
ADVANCED_HUB_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08008a78  08008a78  00018a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e60  08008e60  00020608  2**0
                  CONTENTS
  4 .ARM          00000008  08008e60  08008e60  00018e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e68  08008e68  00020608  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e68  08008e68  00018e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e6c  08008e6c  00018e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000608  20000000  08008e70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004420  20000608  08009478  00020608  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004a28  08009478  00024a28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020608  2**0
                  CONTENTS, READONLY
 12 .debug_line   00043e58  00000000  00000000  00020638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0004c8b8  00000000  00000000  00064490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009130  00000000  00000000  000b0d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e00  00000000  00000000  000b9e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b40a4  00000000  00000000  000bbc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000042f8  00000000  00000000  0016fd20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000242e3  00000000  00000000  00174018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001982fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058dc  00000000  00000000  0019834c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00021f9d  00000000  00000000  0019dc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000608 	.word	0x20000608
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a60 	.word	0x08008a60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000060c 	.word	0x2000060c
 80001dc:	08008a60 	.word	0x08008a60

080001e0 <__aeabi_dmul>:
 80001e0:	b570      	push	{r4, r5, r6, lr}
 80001e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001ee:	bf1d      	ittte	ne
 80001f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001f4:	ea94 0f0c 	teqne	r4, ip
 80001f8:	ea95 0f0c 	teqne	r5, ip
 80001fc:	f000 f8de 	bleq	80003bc <__aeabi_dmul+0x1dc>
 8000200:	442c      	add	r4, r5
 8000202:	ea81 0603 	eor.w	r6, r1, r3
 8000206:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800020a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800020e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000212:	bf18      	it	ne
 8000214:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000218:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800021c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000220:	d038      	beq.n	8000294 <__aeabi_dmul+0xb4>
 8000222:	fba0 ce02 	umull	ip, lr, r0, r2
 8000226:	f04f 0500 	mov.w	r5, #0
 800022a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800022e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000232:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000236:	f04f 0600 	mov.w	r6, #0
 800023a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800023e:	f09c 0f00 	teq	ip, #0
 8000242:	bf18      	it	ne
 8000244:	f04e 0e01 	orrne.w	lr, lr, #1
 8000248:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800024c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000250:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000254:	d204      	bcs.n	8000260 <__aeabi_dmul+0x80>
 8000256:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800025a:	416d      	adcs	r5, r5
 800025c:	eb46 0606 	adc.w	r6, r6, r6
 8000260:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000264:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000268:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800026c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000270:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000274:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000278:	bf88      	it	hi
 800027a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800027e:	d81e      	bhi.n	80002be <__aeabi_dmul+0xde>
 8000280:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000284:	bf08      	it	eq
 8000286:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800028a:	f150 0000 	adcs.w	r0, r0, #0
 800028e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000298:	ea46 0101 	orr.w	r1, r6, r1
 800029c:	ea40 0002 	orr.w	r0, r0, r2
 80002a0:	ea81 0103 	eor.w	r1, r1, r3
 80002a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a8:	bfc2      	ittt	gt
 80002aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002b2:	bd70      	popgt	{r4, r5, r6, pc}
 80002b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b8:	f04f 0e00 	mov.w	lr, #0
 80002bc:	3c01      	subs	r4, #1
 80002be:	f300 80ab 	bgt.w	8000418 <__aeabi_dmul+0x238>
 80002c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002c6:	bfde      	ittt	le
 80002c8:	2000      	movle	r0, #0
 80002ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002ce:	bd70      	pople	{r4, r5, r6, pc}
 80002d0:	f1c4 0400 	rsb	r4, r4, #0
 80002d4:	3c20      	subs	r4, #32
 80002d6:	da35      	bge.n	8000344 <__aeabi_dmul+0x164>
 80002d8:	340c      	adds	r4, #12
 80002da:	dc1b      	bgt.n	8000314 <__aeabi_dmul+0x134>
 80002dc:	f104 0414 	add.w	r4, r4, #20
 80002e0:	f1c4 0520 	rsb	r5, r4, #32
 80002e4:	fa00 f305 	lsl.w	r3, r0, r5
 80002e8:	fa20 f004 	lsr.w	r0, r0, r4
 80002ec:	fa01 f205 	lsl.w	r2, r1, r5
 80002f0:	ea40 0002 	orr.w	r0, r0, r2
 80002f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000300:	fa21 f604 	lsr.w	r6, r1, r4
 8000304:	eb42 0106 	adc.w	r1, r2, r6
 8000308:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800030c:	bf08      	it	eq
 800030e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	f1c4 040c 	rsb	r4, r4, #12
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f304 	lsl.w	r3, r0, r4
 8000320:	fa20 f005 	lsr.w	r0, r0, r5
 8000324:	fa01 f204 	lsl.w	r2, r1, r4
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000330:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800033c:	bf08      	it	eq
 800033e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f1c4 0520 	rsb	r5, r4, #32
 8000348:	fa00 f205 	lsl.w	r2, r0, r5
 800034c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000350:	fa20 f304 	lsr.w	r3, r0, r4
 8000354:	fa01 f205 	lsl.w	r2, r1, r5
 8000358:	ea43 0302 	orr.w	r3, r3, r2
 800035c:	fa21 f004 	lsr.w	r0, r1, r4
 8000360:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000364:	fa21 f204 	lsr.w	r2, r1, r4
 8000368:	ea20 0002 	bic.w	r0, r0, r2
 800036c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f094 0f00 	teq	r4, #0
 8000380:	d10f      	bne.n	80003a2 <__aeabi_dmul+0x1c2>
 8000382:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000386:	0040      	lsls	r0, r0, #1
 8000388:	eb41 0101 	adc.w	r1, r1, r1
 800038c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000390:	bf08      	it	eq
 8000392:	3c01      	subeq	r4, #1
 8000394:	d0f7      	beq.n	8000386 <__aeabi_dmul+0x1a6>
 8000396:	ea41 0106 	orr.w	r1, r1, r6
 800039a:	f095 0f00 	teq	r5, #0
 800039e:	bf18      	it	ne
 80003a0:	4770      	bxne	lr
 80003a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003a6:	0052      	lsls	r2, r2, #1
 80003a8:	eb43 0303 	adc.w	r3, r3, r3
 80003ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b0:	bf08      	it	eq
 80003b2:	3d01      	subeq	r5, #1
 80003b4:	d0f7      	beq.n	80003a6 <__aeabi_dmul+0x1c6>
 80003b6:	ea43 0306 	orr.w	r3, r3, r6
 80003ba:	4770      	bx	lr
 80003bc:	ea94 0f0c 	teq	r4, ip
 80003c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003c4:	bf18      	it	ne
 80003c6:	ea95 0f0c 	teqne	r5, ip
 80003ca:	d00c      	beq.n	80003e6 <__aeabi_dmul+0x206>
 80003cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d0:	bf18      	it	ne
 80003d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003d6:	d1d1      	bne.n	800037c <__aeabi_dmul+0x19c>
 80003d8:	ea81 0103 	eor.w	r1, r1, r3
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	f04f 0000 	mov.w	r0, #0
 80003e4:	bd70      	pop	{r4, r5, r6, pc}
 80003e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003ea:	bf06      	itte	eq
 80003ec:	4610      	moveq	r0, r2
 80003ee:	4619      	moveq	r1, r3
 80003f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f4:	d019      	beq.n	800042a <__aeabi_dmul+0x24a>
 80003f6:	ea94 0f0c 	teq	r4, ip
 80003fa:	d102      	bne.n	8000402 <__aeabi_dmul+0x222>
 80003fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000400:	d113      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000402:	ea95 0f0c 	teq	r5, ip
 8000406:	d105      	bne.n	8000414 <__aeabi_dmul+0x234>
 8000408:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800040c:	bf1c      	itt	ne
 800040e:	4610      	movne	r0, r2
 8000410:	4619      	movne	r1, r3
 8000412:	d10a      	bne.n	800042a <__aeabi_dmul+0x24a>
 8000414:	ea81 0103 	eor.w	r1, r1, r3
 8000418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800041c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800042e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000432:	bd70      	pop	{r4, r5, r6, pc}

08000434 <__aeabi_drsub>:
 8000434:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000438:	e002      	b.n	8000440 <__adddf3>
 800043a:	bf00      	nop

0800043c <__aeabi_dsub>:
 800043c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000440 <__adddf3>:
 8000440:	b530      	push	{r4, r5, lr}
 8000442:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000446:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800044a:	ea94 0f05 	teq	r4, r5
 800044e:	bf08      	it	eq
 8000450:	ea90 0f02 	teqeq	r0, r2
 8000454:	bf1f      	itttt	ne
 8000456:	ea54 0c00 	orrsne.w	ip, r4, r0
 800045a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800045e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000462:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000466:	f000 80e2 	beq.w	800062e <__adddf3+0x1ee>
 800046a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800046e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000472:	bfb8      	it	lt
 8000474:	426d      	neglt	r5, r5
 8000476:	dd0c      	ble.n	8000492 <__adddf3+0x52>
 8000478:	442c      	add	r4, r5
 800047a:	ea80 0202 	eor.w	r2, r0, r2
 800047e:	ea81 0303 	eor.w	r3, r1, r3
 8000482:	ea82 0000 	eor.w	r0, r2, r0
 8000486:	ea83 0101 	eor.w	r1, r3, r1
 800048a:	ea80 0202 	eor.w	r2, r0, r2
 800048e:	ea81 0303 	eor.w	r3, r1, r3
 8000492:	2d36      	cmp	r5, #54	; 0x36
 8000494:	bf88      	it	hi
 8000496:	bd30      	pophi	{r4, r5, pc}
 8000498:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800049c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a8:	d002      	beq.n	80004b0 <__adddf3+0x70>
 80004aa:	4240      	negs	r0, r0
 80004ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004bc:	d002      	beq.n	80004c4 <__adddf3+0x84>
 80004be:	4252      	negs	r2, r2
 80004c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004c4:	ea94 0f05 	teq	r4, r5
 80004c8:	f000 80a7 	beq.w	800061a <__adddf3+0x1da>
 80004cc:	f1a4 0401 	sub.w	r4, r4, #1
 80004d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004d4:	db0d      	blt.n	80004f2 <__adddf3+0xb2>
 80004d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004da:	fa22 f205 	lsr.w	r2, r2, r5
 80004de:	1880      	adds	r0, r0, r2
 80004e0:	f141 0100 	adc.w	r1, r1, #0
 80004e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e8:	1880      	adds	r0, r0, r2
 80004ea:	fa43 f305 	asr.w	r3, r3, r5
 80004ee:	4159      	adcs	r1, r3
 80004f0:	e00e      	b.n	8000510 <__adddf3+0xd0>
 80004f2:	f1a5 0520 	sub.w	r5, r5, #32
 80004f6:	f10e 0e20 	add.w	lr, lr, #32
 80004fa:	2a01      	cmp	r2, #1
 80004fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000500:	bf28      	it	cs
 8000502:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000506:	fa43 f305 	asr.w	r3, r3, r5
 800050a:	18c0      	adds	r0, r0, r3
 800050c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	d507      	bpl.n	8000526 <__adddf3+0xe6>
 8000516:	f04f 0e00 	mov.w	lr, #0
 800051a:	f1dc 0c00 	rsbs	ip, ip, #0
 800051e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000522:	eb6e 0101 	sbc.w	r1, lr, r1
 8000526:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800052a:	d31b      	bcc.n	8000564 <__adddf3+0x124>
 800052c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000530:	d30c      	bcc.n	800054c <__adddf3+0x10c>
 8000532:	0849      	lsrs	r1, r1, #1
 8000534:	ea5f 0030 	movs.w	r0, r0, rrx
 8000538:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800053c:	f104 0401 	add.w	r4, r4, #1
 8000540:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000544:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000548:	f080 809a 	bcs.w	8000680 <__adddf3+0x240>
 800054c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000550:	bf08      	it	eq
 8000552:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000556:	f150 0000 	adcs.w	r0, r0, #0
 800055a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800055e:	ea41 0105 	orr.w	r1, r1, r5
 8000562:	bd30      	pop	{r4, r5, pc}
 8000564:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000568:	4140      	adcs	r0, r0
 800056a:	eb41 0101 	adc.w	r1, r1, r1
 800056e:	3c01      	subs	r4, #1
 8000570:	bf28      	it	cs
 8000572:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000576:	d2e9      	bcs.n	800054c <__adddf3+0x10c>
 8000578:	f091 0f00 	teq	r1, #0
 800057c:	bf04      	itt	eq
 800057e:	4601      	moveq	r1, r0
 8000580:	2000      	moveq	r0, #0
 8000582:	fab1 f381 	clz	r3, r1
 8000586:	bf08      	it	eq
 8000588:	3320      	addeq	r3, #32
 800058a:	f1a3 030b 	sub.w	r3, r3, #11
 800058e:	f1b3 0220 	subs.w	r2, r3, #32
 8000592:	da0c      	bge.n	80005ae <__adddf3+0x16e>
 8000594:	320c      	adds	r2, #12
 8000596:	dd08      	ble.n	80005aa <__adddf3+0x16a>
 8000598:	f102 0c14 	add.w	ip, r2, #20
 800059c:	f1c2 020c 	rsb	r2, r2, #12
 80005a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005a4:	fa21 f102 	lsr.w	r1, r1, r2
 80005a8:	e00c      	b.n	80005c4 <__adddf3+0x184>
 80005aa:	f102 0214 	add.w	r2, r2, #20
 80005ae:	bfd8      	it	le
 80005b0:	f1c2 0c20 	rsble	ip, r2, #32
 80005b4:	fa01 f102 	lsl.w	r1, r1, r2
 80005b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005bc:	bfdc      	itt	le
 80005be:	ea41 010c 	orrle.w	r1, r1, ip
 80005c2:	4090      	lslle	r0, r2
 80005c4:	1ae4      	subs	r4, r4, r3
 80005c6:	bfa2      	ittt	ge
 80005c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005cc:	4329      	orrge	r1, r5
 80005ce:	bd30      	popge	{r4, r5, pc}
 80005d0:	ea6f 0404 	mvn.w	r4, r4
 80005d4:	3c1f      	subs	r4, #31
 80005d6:	da1c      	bge.n	8000612 <__adddf3+0x1d2>
 80005d8:	340c      	adds	r4, #12
 80005da:	dc0e      	bgt.n	80005fa <__adddf3+0x1ba>
 80005dc:	f104 0414 	add.w	r4, r4, #20
 80005e0:	f1c4 0220 	rsb	r2, r4, #32
 80005e4:	fa20 f004 	lsr.w	r0, r0, r4
 80005e8:	fa01 f302 	lsl.w	r3, r1, r2
 80005ec:	ea40 0003 	orr.w	r0, r0, r3
 80005f0:	fa21 f304 	lsr.w	r3, r1, r4
 80005f4:	ea45 0103 	orr.w	r1, r5, r3
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	f1c4 040c 	rsb	r4, r4, #12
 80005fe:	f1c4 0220 	rsb	r2, r4, #32
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 f304 	lsl.w	r3, r1, r4
 800060a:	ea40 0003 	orr.w	r0, r0, r3
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	fa21 f004 	lsr.w	r0, r1, r4
 8000616:	4629      	mov	r1, r5
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	f094 0f00 	teq	r4, #0
 800061e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000622:	bf06      	itte	eq
 8000624:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000628:	3401      	addeq	r4, #1
 800062a:	3d01      	subne	r5, #1
 800062c:	e74e      	b.n	80004cc <__adddf3+0x8c>
 800062e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000632:	bf18      	it	ne
 8000634:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000638:	d029      	beq.n	800068e <__adddf3+0x24e>
 800063a:	ea94 0f05 	teq	r4, r5
 800063e:	bf08      	it	eq
 8000640:	ea90 0f02 	teqeq	r0, r2
 8000644:	d005      	beq.n	8000652 <__adddf3+0x212>
 8000646:	ea54 0c00 	orrs.w	ip, r4, r0
 800064a:	bf04      	itt	eq
 800064c:	4619      	moveq	r1, r3
 800064e:	4610      	moveq	r0, r2
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	ea91 0f03 	teq	r1, r3
 8000656:	bf1e      	ittt	ne
 8000658:	2100      	movne	r1, #0
 800065a:	2000      	movne	r0, #0
 800065c:	bd30      	popne	{r4, r5, pc}
 800065e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000662:	d105      	bne.n	8000670 <__adddf3+0x230>
 8000664:	0040      	lsls	r0, r0, #1
 8000666:	4149      	adcs	r1, r1
 8000668:	bf28      	it	cs
 800066a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd30      	pop	{r4, r5, pc}
 8000670:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000674:	bf3c      	itt	cc
 8000676:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800067a:	bd30      	popcc	{r4, r5, pc}
 800067c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000680:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000684:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000688:	f04f 0000 	mov.w	r0, #0
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000692:	bf1a      	itte	ne
 8000694:	4619      	movne	r1, r3
 8000696:	4610      	movne	r0, r2
 8000698:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800069c:	bf1c      	itt	ne
 800069e:	460b      	movne	r3, r1
 80006a0:	4602      	movne	r2, r0
 80006a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006a6:	bf06      	itte	eq
 80006a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ac:	ea91 0f03 	teqeq	r1, r3
 80006b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	bf00      	nop

080006b8 <__aeabi_ui2d>:
 80006b8:	f090 0f00 	teq	r0, #0
 80006bc:	bf04      	itt	eq
 80006be:	2100      	moveq	r1, #0
 80006c0:	4770      	bxeq	lr
 80006c2:	b530      	push	{r4, r5, lr}
 80006c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006cc:	f04f 0500 	mov.w	r5, #0
 80006d0:	f04f 0100 	mov.w	r1, #0
 80006d4:	e750      	b.n	8000578 <__adddf3+0x138>
 80006d6:	bf00      	nop

080006d8 <__aeabi_i2d>:
 80006d8:	f090 0f00 	teq	r0, #0
 80006dc:	bf04      	itt	eq
 80006de:	2100      	moveq	r1, #0
 80006e0:	4770      	bxeq	lr
 80006e2:	b530      	push	{r4, r5, lr}
 80006e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f0:	bf48      	it	mi
 80006f2:	4240      	negmi	r0, r0
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	e73e      	b.n	8000578 <__adddf3+0x138>
 80006fa:	bf00      	nop

080006fc <__aeabi_f2d>:
 80006fc:	0042      	lsls	r2, r0, #1
 80006fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000702:	ea4f 0131 	mov.w	r1, r1, rrx
 8000706:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800070a:	bf1f      	itttt	ne
 800070c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000710:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000714:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000718:	4770      	bxne	lr
 800071a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800071e:	bf08      	it	eq
 8000720:	4770      	bxeq	lr
 8000722:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000726:	bf04      	itt	eq
 8000728:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800072c:	4770      	bxeq	lr
 800072e:	b530      	push	{r4, r5, lr}
 8000730:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000734:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	e71c      	b.n	8000578 <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_ul2d>:
 8000740:	ea50 0201 	orrs.w	r2, r0, r1
 8000744:	bf08      	it	eq
 8000746:	4770      	bxeq	lr
 8000748:	b530      	push	{r4, r5, lr}
 800074a:	f04f 0500 	mov.w	r5, #0
 800074e:	e00a      	b.n	8000766 <__aeabi_l2d+0x16>

08000750 <__aeabi_l2d>:
 8000750:	ea50 0201 	orrs.w	r2, r0, r1
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800075e:	d502      	bpl.n	8000766 <__aeabi_l2d+0x16>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800076a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000772:	f43f aed8 	beq.w	8000526 <__adddf3+0xe6>
 8000776:	f04f 0203 	mov.w	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000786:	bf18      	it	ne
 8000788:	3203      	addne	r2, #3
 800078a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800078e:	f1c2 0320 	rsb	r3, r2, #32
 8000792:	fa00 fc03 	lsl.w	ip, r0, r3
 8000796:	fa20 f002 	lsr.w	r0, r0, r2
 800079a:	fa01 fe03 	lsl.w	lr, r1, r3
 800079e:	ea40 000e 	orr.w	r0, r0, lr
 80007a2:	fa21 f102 	lsr.w	r1, r1, r2
 80007a6:	4414      	add	r4, r2
 80007a8:	e6bd      	b.n	8000526 <__adddf3+0xe6>
 80007aa:	bf00      	nop

080007ac <__aeabi_d2f>:
 80007ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007b4:	bf24      	itt	cs
 80007b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007be:	d90d      	bls.n	80007dc <__aeabi_d2f+0x30>
 80007c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007d4:	bf08      	it	eq
 80007d6:	f020 0001 	biceq.w	r0, r0, #1
 80007da:	4770      	bx	lr
 80007dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007e0:	d121      	bne.n	8000826 <__aeabi_d2f+0x7a>
 80007e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007e6:	bfbc      	itt	lt
 80007e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007ec:	4770      	bxlt	lr
 80007ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007f6:	f1c2 0218 	rsb	r2, r2, #24
 80007fa:	f1c2 0c20 	rsb	ip, r2, #32
 80007fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000802:	fa20 f002 	lsr.w	r0, r0, r2
 8000806:	bf18      	it	ne
 8000808:	f040 0001 	orrne.w	r0, r0, #1
 800080c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000810:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000814:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000818:	ea40 000c 	orr.w	r0, r0, ip
 800081c:	fa23 f302 	lsr.w	r3, r3, r2
 8000820:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000824:	e7cc      	b.n	80007c0 <__aeabi_d2f+0x14>
 8000826:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800082a:	d107      	bne.n	800083c <__aeabi_d2f+0x90>
 800082c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000830:	bf1e      	ittt	ne
 8000832:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000836:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800083a:	4770      	bxne	lr
 800083c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000840:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000844:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop

0800084c <__aeabi_uldivmod>:
 800084c:	b953      	cbnz	r3, 8000864 <__aeabi_uldivmod+0x18>
 800084e:	b94a      	cbnz	r2, 8000864 <__aeabi_uldivmod+0x18>
 8000850:	2900      	cmp	r1, #0
 8000852:	bf08      	it	eq
 8000854:	2800      	cmpeq	r0, #0
 8000856:	bf1c      	itt	ne
 8000858:	f04f 31ff 	movne.w	r1, #4294967295
 800085c:	f04f 30ff 	movne.w	r0, #4294967295
 8000860:	f000 b974 	b.w	8000b4c <__aeabi_idiv0>
 8000864:	f1ad 0c08 	sub.w	ip, sp, #8
 8000868:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800086c:	f000 f806 	bl	800087c <__udivmoddi4>
 8000870:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000878:	b004      	add	sp, #16
 800087a:	4770      	bx	lr

0800087c <__udivmoddi4>:
 800087c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000880:	9d08      	ldr	r5, [sp, #32]
 8000882:	4604      	mov	r4, r0
 8000884:	468e      	mov	lr, r1
 8000886:	2b00      	cmp	r3, #0
 8000888:	d14d      	bne.n	8000926 <__udivmoddi4+0xaa>
 800088a:	428a      	cmp	r2, r1
 800088c:	4694      	mov	ip, r2
 800088e:	d969      	bls.n	8000964 <__udivmoddi4+0xe8>
 8000890:	fab2 f282 	clz	r2, r2
 8000894:	b152      	cbz	r2, 80008ac <__udivmoddi4+0x30>
 8000896:	fa01 f302 	lsl.w	r3, r1, r2
 800089a:	f1c2 0120 	rsb	r1, r2, #32
 800089e:	fa20 f101 	lsr.w	r1, r0, r1
 80008a2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008a6:	ea41 0e03 	orr.w	lr, r1, r3
 80008aa:	4094      	lsls	r4, r2
 80008ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008b0:	0c21      	lsrs	r1, r4, #16
 80008b2:	fbbe f6f8 	udiv	r6, lr, r8
 80008b6:	fa1f f78c 	uxth.w	r7, ip
 80008ba:	fb08 e316 	mls	r3, r8, r6, lr
 80008be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008c2:	fb06 f107 	mul.w	r1, r6, r7
 80008c6:	4299      	cmp	r1, r3
 80008c8:	d90a      	bls.n	80008e0 <__udivmoddi4+0x64>
 80008ca:	eb1c 0303 	adds.w	r3, ip, r3
 80008ce:	f106 30ff 	add.w	r0, r6, #4294967295
 80008d2:	f080 811f 	bcs.w	8000b14 <__udivmoddi4+0x298>
 80008d6:	4299      	cmp	r1, r3
 80008d8:	f240 811c 	bls.w	8000b14 <__udivmoddi4+0x298>
 80008dc:	3e02      	subs	r6, #2
 80008de:	4463      	add	r3, ip
 80008e0:	1a5b      	subs	r3, r3, r1
 80008e2:	b2a4      	uxth	r4, r4
 80008e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80008e8:	fb08 3310 	mls	r3, r8, r0, r3
 80008ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008f0:	fb00 f707 	mul.w	r7, r0, r7
 80008f4:	42a7      	cmp	r7, r4
 80008f6:	d90a      	bls.n	800090e <__udivmoddi4+0x92>
 80008f8:	eb1c 0404 	adds.w	r4, ip, r4
 80008fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000900:	f080 810a 	bcs.w	8000b18 <__udivmoddi4+0x29c>
 8000904:	42a7      	cmp	r7, r4
 8000906:	f240 8107 	bls.w	8000b18 <__udivmoddi4+0x29c>
 800090a:	4464      	add	r4, ip
 800090c:	3802      	subs	r0, #2
 800090e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000912:	1be4      	subs	r4, r4, r7
 8000914:	2600      	movs	r6, #0
 8000916:	b11d      	cbz	r5, 8000920 <__udivmoddi4+0xa4>
 8000918:	40d4      	lsrs	r4, r2
 800091a:	2300      	movs	r3, #0
 800091c:	e9c5 4300 	strd	r4, r3, [r5]
 8000920:	4631      	mov	r1, r6
 8000922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000926:	428b      	cmp	r3, r1
 8000928:	d909      	bls.n	800093e <__udivmoddi4+0xc2>
 800092a:	2d00      	cmp	r5, #0
 800092c:	f000 80ef 	beq.w	8000b0e <__udivmoddi4+0x292>
 8000930:	2600      	movs	r6, #0
 8000932:	e9c5 0100 	strd	r0, r1, [r5]
 8000936:	4630      	mov	r0, r6
 8000938:	4631      	mov	r1, r6
 800093a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800093e:	fab3 f683 	clz	r6, r3
 8000942:	2e00      	cmp	r6, #0
 8000944:	d14a      	bne.n	80009dc <__udivmoddi4+0x160>
 8000946:	428b      	cmp	r3, r1
 8000948:	d302      	bcc.n	8000950 <__udivmoddi4+0xd4>
 800094a:	4282      	cmp	r2, r0
 800094c:	f200 80f9 	bhi.w	8000b42 <__udivmoddi4+0x2c6>
 8000950:	1a84      	subs	r4, r0, r2
 8000952:	eb61 0303 	sbc.w	r3, r1, r3
 8000956:	2001      	movs	r0, #1
 8000958:	469e      	mov	lr, r3
 800095a:	2d00      	cmp	r5, #0
 800095c:	d0e0      	beq.n	8000920 <__udivmoddi4+0xa4>
 800095e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000962:	e7dd      	b.n	8000920 <__udivmoddi4+0xa4>
 8000964:	b902      	cbnz	r2, 8000968 <__udivmoddi4+0xec>
 8000966:	deff      	udf	#255	; 0xff
 8000968:	fab2 f282 	clz	r2, r2
 800096c:	2a00      	cmp	r2, #0
 800096e:	f040 8092 	bne.w	8000a96 <__udivmoddi4+0x21a>
 8000972:	eba1 010c 	sub.w	r1, r1, ip
 8000976:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800097a:	fa1f fe8c 	uxth.w	lr, ip
 800097e:	2601      	movs	r6, #1
 8000980:	0c20      	lsrs	r0, r4, #16
 8000982:	fbb1 f3f7 	udiv	r3, r1, r7
 8000986:	fb07 1113 	mls	r1, r7, r3, r1
 800098a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800098e:	fb0e f003 	mul.w	r0, lr, r3
 8000992:	4288      	cmp	r0, r1
 8000994:	d908      	bls.n	80009a8 <__udivmoddi4+0x12c>
 8000996:	eb1c 0101 	adds.w	r1, ip, r1
 800099a:	f103 38ff 	add.w	r8, r3, #4294967295
 800099e:	d202      	bcs.n	80009a6 <__udivmoddi4+0x12a>
 80009a0:	4288      	cmp	r0, r1
 80009a2:	f200 80cb 	bhi.w	8000b3c <__udivmoddi4+0x2c0>
 80009a6:	4643      	mov	r3, r8
 80009a8:	1a09      	subs	r1, r1, r0
 80009aa:	b2a4      	uxth	r4, r4
 80009ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80009b0:	fb07 1110 	mls	r1, r7, r0, r1
 80009b4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009b8:	fb0e fe00 	mul.w	lr, lr, r0
 80009bc:	45a6      	cmp	lr, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x156>
 80009c0:	eb1c 0404 	adds.w	r4, ip, r4
 80009c4:	f100 31ff 	add.w	r1, r0, #4294967295
 80009c8:	d202      	bcs.n	80009d0 <__udivmoddi4+0x154>
 80009ca:	45a6      	cmp	lr, r4
 80009cc:	f200 80bb 	bhi.w	8000b46 <__udivmoddi4+0x2ca>
 80009d0:	4608      	mov	r0, r1
 80009d2:	eba4 040e 	sub.w	r4, r4, lr
 80009d6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80009da:	e79c      	b.n	8000916 <__udivmoddi4+0x9a>
 80009dc:	f1c6 0720 	rsb	r7, r6, #32
 80009e0:	40b3      	lsls	r3, r6
 80009e2:	fa22 fc07 	lsr.w	ip, r2, r7
 80009e6:	ea4c 0c03 	orr.w	ip, ip, r3
 80009ea:	fa20 f407 	lsr.w	r4, r0, r7
 80009ee:	fa01 f306 	lsl.w	r3, r1, r6
 80009f2:	431c      	orrs	r4, r3
 80009f4:	40f9      	lsrs	r1, r7
 80009f6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009fa:	fa00 f306 	lsl.w	r3, r0, r6
 80009fe:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a02:	0c20      	lsrs	r0, r4, #16
 8000a04:	fa1f fe8c 	uxth.w	lr, ip
 8000a08:	fb09 1118 	mls	r1, r9, r8, r1
 8000a0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a10:	fb08 f00e 	mul.w	r0, r8, lr
 8000a14:	4288      	cmp	r0, r1
 8000a16:	fa02 f206 	lsl.w	r2, r2, r6
 8000a1a:	d90b      	bls.n	8000a34 <__udivmoddi4+0x1b8>
 8000a1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a24:	f080 8088 	bcs.w	8000b38 <__udivmoddi4+0x2bc>
 8000a28:	4288      	cmp	r0, r1
 8000a2a:	f240 8085 	bls.w	8000b38 <__udivmoddi4+0x2bc>
 8000a2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a32:	4461      	add	r1, ip
 8000a34:	1a09      	subs	r1, r1, r0
 8000a36:	b2a4      	uxth	r4, r4
 8000a38:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a3c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a40:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a48:	458e      	cmp	lr, r1
 8000a4a:	d908      	bls.n	8000a5e <__udivmoddi4+0x1e2>
 8000a4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a50:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a54:	d26c      	bcs.n	8000b30 <__udivmoddi4+0x2b4>
 8000a56:	458e      	cmp	lr, r1
 8000a58:	d96a      	bls.n	8000b30 <__udivmoddi4+0x2b4>
 8000a5a:	3802      	subs	r0, #2
 8000a5c:	4461      	add	r1, ip
 8000a5e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a62:	fba0 9402 	umull	r9, r4, r0, r2
 8000a66:	eba1 010e 	sub.w	r1, r1, lr
 8000a6a:	42a1      	cmp	r1, r4
 8000a6c:	46c8      	mov	r8, r9
 8000a6e:	46a6      	mov	lr, r4
 8000a70:	d356      	bcc.n	8000b20 <__udivmoddi4+0x2a4>
 8000a72:	d053      	beq.n	8000b1c <__udivmoddi4+0x2a0>
 8000a74:	b15d      	cbz	r5, 8000a8e <__udivmoddi4+0x212>
 8000a76:	ebb3 0208 	subs.w	r2, r3, r8
 8000a7a:	eb61 010e 	sbc.w	r1, r1, lr
 8000a7e:	fa01 f707 	lsl.w	r7, r1, r7
 8000a82:	fa22 f306 	lsr.w	r3, r2, r6
 8000a86:	40f1      	lsrs	r1, r6
 8000a88:	431f      	orrs	r7, r3
 8000a8a:	e9c5 7100 	strd	r7, r1, [r5]
 8000a8e:	2600      	movs	r6, #0
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	f1c2 0320 	rsb	r3, r2, #32
 8000a9a:	40d8      	lsrs	r0, r3
 8000a9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aa0:	fa21 f303 	lsr.w	r3, r1, r3
 8000aa4:	4091      	lsls	r1, r2
 8000aa6:	4301      	orrs	r1, r0
 8000aa8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aac:	fa1f fe8c 	uxth.w	lr, ip
 8000ab0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ab4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ab8:	0c0b      	lsrs	r3, r1, #16
 8000aba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000abe:	fb00 f60e 	mul.w	r6, r0, lr
 8000ac2:	429e      	cmp	r6, r3
 8000ac4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ac8:	d908      	bls.n	8000adc <__udivmoddi4+0x260>
 8000aca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ace:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ad2:	d22f      	bcs.n	8000b34 <__udivmoddi4+0x2b8>
 8000ad4:	429e      	cmp	r6, r3
 8000ad6:	d92d      	bls.n	8000b34 <__udivmoddi4+0x2b8>
 8000ad8:	3802      	subs	r0, #2
 8000ada:	4463      	add	r3, ip
 8000adc:	1b9b      	subs	r3, r3, r6
 8000ade:	b289      	uxth	r1, r1
 8000ae0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ae4:	fb07 3316 	mls	r3, r7, r6, r3
 8000ae8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000aec:	fb06 f30e 	mul.w	r3, r6, lr
 8000af0:	428b      	cmp	r3, r1
 8000af2:	d908      	bls.n	8000b06 <__udivmoddi4+0x28a>
 8000af4:	eb1c 0101 	adds.w	r1, ip, r1
 8000af8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000afc:	d216      	bcs.n	8000b2c <__udivmoddi4+0x2b0>
 8000afe:	428b      	cmp	r3, r1
 8000b00:	d914      	bls.n	8000b2c <__udivmoddi4+0x2b0>
 8000b02:	3e02      	subs	r6, #2
 8000b04:	4461      	add	r1, ip
 8000b06:	1ac9      	subs	r1, r1, r3
 8000b08:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b0c:	e738      	b.n	8000980 <__udivmoddi4+0x104>
 8000b0e:	462e      	mov	r6, r5
 8000b10:	4628      	mov	r0, r5
 8000b12:	e705      	b.n	8000920 <__udivmoddi4+0xa4>
 8000b14:	4606      	mov	r6, r0
 8000b16:	e6e3      	b.n	80008e0 <__udivmoddi4+0x64>
 8000b18:	4618      	mov	r0, r3
 8000b1a:	e6f8      	b.n	800090e <__udivmoddi4+0x92>
 8000b1c:	454b      	cmp	r3, r9
 8000b1e:	d2a9      	bcs.n	8000a74 <__udivmoddi4+0x1f8>
 8000b20:	ebb9 0802 	subs.w	r8, r9, r2
 8000b24:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b28:	3801      	subs	r0, #1
 8000b2a:	e7a3      	b.n	8000a74 <__udivmoddi4+0x1f8>
 8000b2c:	4646      	mov	r6, r8
 8000b2e:	e7ea      	b.n	8000b06 <__udivmoddi4+0x28a>
 8000b30:	4620      	mov	r0, r4
 8000b32:	e794      	b.n	8000a5e <__udivmoddi4+0x1e2>
 8000b34:	4640      	mov	r0, r8
 8000b36:	e7d1      	b.n	8000adc <__udivmoddi4+0x260>
 8000b38:	46d0      	mov	r8, sl
 8000b3a:	e77b      	b.n	8000a34 <__udivmoddi4+0x1b8>
 8000b3c:	3b02      	subs	r3, #2
 8000b3e:	4461      	add	r1, ip
 8000b40:	e732      	b.n	80009a8 <__udivmoddi4+0x12c>
 8000b42:	4630      	mov	r0, r6
 8000b44:	e709      	b.n	800095a <__udivmoddi4+0xde>
 8000b46:	4464      	add	r4, ip
 8000b48:	3802      	subs	r0, #2
 8000b4a:	e742      	b.n	80009d2 <__udivmoddi4+0x156>

08000b4c <__aeabi_idiv0>:
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b88 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b54:	480d      	ldr	r0, [pc, #52]	; (8000b8c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b56:	490e      	ldr	r1, [pc, #56]	; (8000b90 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b58:	4a0e      	ldr	r2, [pc, #56]	; (8000b94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b6c:	4c0b      	ldr	r4, [pc, #44]	; (8000b9c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b7a:	f002 fd75 	bl	8003668 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b7e:	f007 fe7f 	bl	8008880 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b82:	f000 f87d 	bl	8000c80 <main>
  bx  lr    
 8000b86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b90:	20000608 	.word	0x20000608
  ldr r2, =_sidata
 8000b94:	08008e70 	.word	0x08008e70
  ldr r2, =_sbss
 8000b98:	20000608 	.word	0x20000608
  ldr r4, =_ebss
 8000b9c:	20004a28 	.word	0x20004a28

08000ba0 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ba0:	e7fe      	b.n	8000ba0 <BusFault_Handler>
	...

08000ba4 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <vApplicationGetIdleTaskMemory+0x14>)
 8000ba6:	6003      	str	r3, [r0, #0]
{
 8000ba8:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000baa:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bac:	4c03      	ldr	r4, [pc, #12]	; (8000bbc <vApplicationGetIdleTaskMemory+0x18>)
 8000bae:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8000bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bb4:	6013      	str	r3, [r2, #0]
}
 8000bb6:	4770      	bx	lr
 8000bb8:	20000824 	.word	0x20000824
 8000bbc:	20000624 	.word	0x20000624

08000bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc0:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bc2:	2300      	movs	r3, #0
{
 8000bc4:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bc6:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000bca:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000bd2:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd6:	4928      	ldr	r1, [pc, #160]	; (8000c78 <SystemClock_Config+0xb8>)
 8000bd8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bda:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bdc:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bde:	4a27      	ldr	r2, [pc, #156]	; (8000c7c <SystemClock_Config+0xbc>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be0:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000be4:	6408      	str	r0, [r1, #64]	; 0x40
 8000be6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000be8:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8000bec:	9100      	str	r1, [sp, #0]
 8000bee:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	6813      	ldr	r3, [r2, #0]
 8000bf4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000bf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bfc:	6013      	str	r3, [r2, #0]
 8000bfe:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c00:	ed9f 7b17 	vldr	d7, [pc, #92]	; 8000c60 <SystemClock_Config+0xa0>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c08:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c0a:	2308      	movs	r3, #8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c0c:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c0e:	9801      	ldr	r0, [sp, #4]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c10:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c12:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000c16:	2254      	movs	r2, #84	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c18:	2304      	movs	r3, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c1a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1c:	ed8d 7b08 	vstr	d7, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c20:	e9cd 410e 	strd	r4, r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c24:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c28:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f003 f943 	bl	8003eb4 <HAL_RCC_OscConfig>
 8000c2e:	b108      	cbz	r0, 8000c34 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c30:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c34:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8000c68 <SystemClock_Config+0xa8>
 8000c38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000c3c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8000c70 <SystemClock_Config+0xb0>
 8000c40:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c42:	4621      	mov	r1, r4
 8000c44:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c46:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c4c:	f003 fb42 	bl	80042d4 <HAL_RCC_ClockConfig>
 8000c50:	b108      	cbz	r0, 8000c56 <SystemClock_Config+0x96>
 8000c52:	b672      	cpsid	i
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <SystemClock_Config+0x94>
  HAL_RCC_EnableCSS();
 8000c56:	f003 fb11 	bl	800427c <HAL_RCC_EnableCSS>
}
 8000c5a:	b014      	add	sp, #80	; 0x50
 8000c5c:	bd10      	pop	{r4, pc}
 8000c5e:	bf00      	nop
 8000c60:	00000001 	.word	0x00000001
 8000c64:	00010000 	.word	0x00010000
 8000c68:	0000000f 	.word	0x0000000f
 8000c6c:	00000002 	.word	0x00000002
 8000c70:	00000000 	.word	0x00000000
 8000c74:	00001000 	.word	0x00001000
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40007000 	.word	0x40007000

08000c80 <main>:
{
 8000c80:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c82:	2400      	movs	r4, #0
{
 8000c84:	b09c      	sub	sp, #112	; 0x70
  HAL_Init();
 8000c86:	f002 fcf9 	bl	800367c <HAL_Init>
  SystemClock_Config();
 8000c8a:	f7ff ff99 	bl	8000bc0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
 8000c92:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c96:	4baf      	ldr	r3, [pc, #700]	; (8000f54 <main+0x2d4>)
 8000c98:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000c9e:	48ae      	ldr	r0, [pc, #696]	; (8000f58 <main+0x2d8>)
  hadc1.Instance = ADC1;
 8000ca0:	4dae      	ldr	r5, [pc, #696]	; (8000f5c <main+0x2dc>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ca2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8000ca6:	6319      	str	r1, [r3, #48]	; 0x30
 8000ca8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000caa:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8000cae:	9100      	str	r1, [sp, #0]
 8000cb0:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb2:	9401      	str	r4, [sp, #4]
 8000cb4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cb6:	f041 0104 	orr.w	r1, r1, #4
 8000cba:	6319      	str	r1, [r3, #48]	; 0x30
 8000cbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cbe:	f001 0104 	and.w	r1, r1, #4
 8000cc2:	9101      	str	r1, [sp, #4]
 8000cc4:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	9402      	str	r4, [sp, #8]
 8000cc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cca:	f041 0101 	orr.w	r1, r1, #1
 8000cce:	6319      	str	r1, [r3, #48]	; 0x30
 8000cd0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cd2:	f001 0101 	and.w	r1, r1, #1
 8000cd6:	9102      	str	r1, [sp, #8]
 8000cd8:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	9403      	str	r4, [sp, #12]
 8000cdc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cde:	f041 0102 	orr.w	r1, r1, #2
 8000ce2:	6319      	str	r1, [r3, #48]	; 0x30
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000cea:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cec:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000cee:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf2:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000cf4:	2600      	movs	r6, #0
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000cf6:	f003 f8af 	bl	8003e58 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000cfa:	2700      	movs	r7, #0
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d02:	4895      	ldr	r0, [pc, #596]	; (8000f58 <main+0x2d8>)
 8000d04:	a914      	add	r1, sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d06:	f04f 0820 	mov.w	r8, #32
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000d0a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8000d0e:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d12:	f002 ffaf 	bl	8003c74 <HAL_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d16:	4642      	mov	r2, r8
 8000d18:	4621      	mov	r1, r4
 8000d1a:	a814      	add	r0, sp, #80	; 0x50
 8000d1c:	f007 fdd6 	bl	80088cc <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d20:	f8df c24c 	ldr.w	ip, [pc, #588]	; 8000f70 <main+0x2f0>
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d24:	4a8e      	ldr	r2, [pc, #568]	; (8000f60 <main+0x2e0>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d26:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d2c:	e9c5 c300 	strd	ip, r3, [r5]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d34:	60eb      	str	r3, [r5, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d36:	2300      	movs	r3, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d38:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8000d3c:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d40:	762c      	strb	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d42:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d46:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d4a:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
  hadc1.Init.ScanConvMode = ENABLE;
 8000d4e:	2401      	movs	r4, #1
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d50:	4628      	mov	r0, r5
  hadc1.Init.ScanConvMode = ENABLE;
 8000d52:	612c      	str	r4, [r5, #16]
  hadc1.Init.NbrOfConversion = 1;
 8000d54:	61ec      	str	r4, [r5, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d56:	616c      	str	r4, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d58:	f002 fcce 	bl	80036f8 <HAL_ADC_Init>
 8000d5c:	b108      	cbz	r0, 8000d62 <main+0xe2>
 8000d5e:	b672      	cpsid	i
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <main+0xe0>
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d62:	2303      	movs	r3, #3
  sConfigInjected.InjectedRank = 1;
 8000d64:	e9cd 0414 	strd	r0, r4, [sp, #80]	; 0x50
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d68:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d6a:	f8ad 0064 	strh.w	r0, [sp, #100]	; 0x64
  sConfigInjected.InjectedOffset = 0;
 8000d6e:	9017      	str	r0, [sp, #92]	; 0x5c
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d70:	9318      	str	r3, [sp, #96]	; 0x60
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d78:	a914      	add	r1, sp, #80	; 0x50
 8000d7a:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000d7c:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d80:	f002 fe16 	bl	80039b0 <HAL_ADCEx_InjectedConfigChannel>
 8000d84:	b108      	cbz	r0, 8000d8a <main+0x10a>
 8000d86:	b672      	cpsid	i
  while (1)
 8000d88:	e7fe      	b.n	8000d88 <main+0x108>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8000d8a:	220b      	movs	r2, #11
 8000d8c:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d8e:	a914      	add	r1, sp, #80	; 0x50
 8000d90:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8000d92:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d96:	f002 fe0b 	bl	80039b0 <HAL_ADCEx_InjectedConfigChannel>
 8000d9a:	b108      	cbz	r0, 8000da0 <main+0x120>
 8000d9c:	b672      	cpsid	i
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <main+0x11e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8000da0:	220a      	movs	r2, #10
 8000da2:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000da4:	a914      	add	r1, sp, #80	; 0x50
 8000da6:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8000da8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dac:	f002 fe00 	bl	80039b0 <HAL_ADCEx_InjectedConfigChannel>
 8000db0:	b108      	cbz	r0, 8000db6 <main+0x136>
 8000db2:	b672      	cpsid	i
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <main+0x134>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db6:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 8000db8:	2201      	movs	r2, #1
 8000dba:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbc:	a90c      	add	r1, sp, #48	; 0x30
  sConfig.Channel = ADC_CHANNEL_1;
 8000dbe:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
 8000dc2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc6:	f002 fd45 	bl	8003854 <HAL_ADC_ConfigChannel>
 8000dca:	4605      	mov	r5, r0
 8000dcc:	b108      	cbz	r0, 8000dd2 <main+0x152>
 8000dce:	b672      	cpsid	i
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <main+0x150>
  htim1.Instance = TIM1;
 8000dd2:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8000f68 <main+0x2e8>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000dd6:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd8:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8000ddc:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 8000de0:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000de4:	e9cd 0007 	strd	r0, r0, [sp, #28]
 8000de8:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dec:	9004      	str	r0, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dee:	9012      	str	r0, [sp, #72]	; 0x48
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df0:	9005      	str	r0, [sp, #20]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000df2:	4601      	mov	r1, r0
 8000df4:	4642      	mov	r2, r8
 8000df6:	a814      	add	r0, sp, #80	; 0x50
 8000df8:	f007 fd68 	bl	80088cc <memset>
  htim1.Instance = TIM1;
 8000dfc:	4b59      	ldr	r3, [pc, #356]	; (8000f64 <main+0x2e4>)
 8000dfe:	f8c9 3000 	str.w	r3, [r9]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000e02:	f640 2041 	movw	r0, #2625	; 0xa41
 8000e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0a:	e9c9 0303 	strd	r0, r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e0e:	4648      	mov	r0, r9
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000e10:	f8c9 8008 	str.w	r8, [r9, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000e14:	f8c9 4014 	str.w	r4, [r9, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000e18:	f8c9 5004 	str.w	r5, [r9, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e1c:	f8c9 5018 	str.w	r5, [r9, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e20:	f003 fb3e 	bl	80044a0 <HAL_TIM_Base_Init>
 8000e24:	b108      	cbz	r0, 8000e2a <main+0x1aa>
 8000e26:	b672      	cpsid	i
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <main+0x1a8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e2a:	4648      	mov	r0, r9
 8000e2c:	f003 fbec 	bl	8004608 <HAL_TIM_PWM_Init>
 8000e30:	b108      	cbz	r0, 8000e36 <main+0x1b6>
 8000e32:	b672      	cpsid	i
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <main+0x1b4>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000e36:	2206      	movs	r2, #6
 8000e38:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000e3a:	a906      	add	r1, sp, #24
 8000e3c:	4648      	mov	r0, r9
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000e3e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000e42:	f003 fe15 	bl	8004a70 <HAL_TIM_SlaveConfigSynchro>
 8000e46:	b108      	cbz	r0, 8000e4c <main+0x1cc>
 8000e48:	b672      	cpsid	i
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <main+0x1ca>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e4c:	a904      	add	r1, sp, #16
 8000e4e:	4648      	mov	r0, r9
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e50:	e9cd 6704 	strd	r6, r7, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e54:	f004 f86a 	bl	8004f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	b108      	cbz	r0, 8000e60 <main+0x1e0>
 8000e5c:	b672      	cpsid	i
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <main+0x1de>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e60:	2460      	movs	r4, #96	; 0x60
 8000e62:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e64:	4648      	mov	r0, r9
 8000e66:	a90c      	add	r1, sp, #48	; 0x30
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e68:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
 8000e6c:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8000e70:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e74:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e76:	f003 fc45 	bl	8004704 <HAL_TIM_PWM_ConfigChannel>
 8000e7a:	b108      	cbz	r0, 8000e80 <main+0x200>
 8000e7c:	b672      	cpsid	i
  while (1)
 8000e7e:	e7fe      	b.n	8000e7e <main+0x1fe>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e80:	4839      	ldr	r0, [pc, #228]	; (8000f68 <main+0x2e8>)
 8000e82:	2204      	movs	r2, #4
 8000e84:	a90c      	add	r1, sp, #48	; 0x30
 8000e86:	f003 fc3d 	bl	8004704 <HAL_TIM_PWM_ConfigChannel>
 8000e8a:	b108      	cbz	r0, 8000e90 <main+0x210>
 8000e8c:	b672      	cpsid	i
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <main+0x20e>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e90:	4835      	ldr	r0, [pc, #212]	; (8000f68 <main+0x2e8>)
 8000e92:	2208      	movs	r2, #8
 8000e94:	a90c      	add	r1, sp, #48	; 0x30
 8000e96:	f003 fc35 	bl	8004704 <HAL_TIM_PWM_ConfigChannel>
 8000e9a:	b108      	cbz	r0, 8000ea0 <main+0x220>
 8000e9c:	b672      	cpsid	i
  while (1)
 8000e9e:	e7fe      	b.n	8000e9e <main+0x21e>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000ea0:	2270      	movs	r2, #112	; 0x70
 8000ea2:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8000ea6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000eaa:	482f      	ldr	r0, [pc, #188]	; (8000f68 <main+0x2e8>)
 8000eac:	220c      	movs	r2, #12
 8000eae:	a90c      	add	r1, sp, #48	; 0x30
 8000eb0:	f003 fc28 	bl	8004704 <HAL_TIM_PWM_ConfigChannel>
 8000eb4:	b108      	cbz	r0, 8000eba <main+0x23a>
 8000eb6:	b672      	cpsid	i
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <main+0x238>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000eba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ec6:	901b      	str	r0, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ec8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ecc:	232e      	movs	r3, #46	; 0x2e
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ece:	4826      	ldr	r0, [pc, #152]	; (8000f68 <main+0x2e8>)
 8000ed0:	a914      	add	r1, sp, #80	; 0x50
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ed2:	2600      	movs	r6, #0
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8000eda:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ede:	f004 f85d 	bl	8004f9c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ee2:	4604      	mov	r4, r0
 8000ee4:	b108      	cbz	r0, 8000eea <main+0x26a>
 8000ee6:	b672      	cpsid	i
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <main+0x268>
  htim2.Instance = TIM2;
 8000eea:	4d20      	ldr	r5, [pc, #128]	; (8000f6c <main+0x2ec>)
  HAL_TIM_MspPostInit(&htim1);
 8000eec:	481e      	ldr	r0, [pc, #120]	; (8000f68 <main+0x2e8>)
 8000eee:	f001 fe31 	bl	8002b54 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8000ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ef6:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ef8:	4628      	mov	r0, r5
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8000efa:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000efe:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
 8000f02:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000f06:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8000f0a:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f0e:	e9cd 4406 	strd	r4, r4, [sp, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f12:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f16:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f18:	61ac      	str	r4, [r5, #24]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 8000f1a:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f1c:	f003 fac0 	bl	80044a0 <HAL_TIM_Base_Init>
 8000f20:	b108      	cbz	r0, 8000f26 <main+0x2a6>
 8000f22:	b672      	cpsid	i
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <main+0x2a4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f2a:	a914      	add	r1, sp, #80	; 0x50
 8000f2c:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f2e:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f30:	f003 fcee 	bl	8004910 <HAL_TIM_ConfigClockSource>
 8000f34:	b108      	cbz	r0, 8000f3a <main+0x2ba>
 8000f36:	b672      	cpsid	i
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <main+0x2b8>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f3a:	220b      	movs	r2, #11
 8000f3c:	2300      	movs	r3, #0
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8000f3e:	a90c      	add	r1, sp, #48	; 0x30
 8000f40:	4628      	mov	r0, r5
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f42:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 8000f46:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8000f4a:	f003 ff8b 	bl	8004e64 <HAL_TIMEx_HallSensor_Init>
 8000f4e:	b188      	cbz	r0, 8000f74 <main+0x2f4>
 8000f50:	b672      	cpsid	i
  while (1)
 8000f52:	e7fe      	b.n	8000f52 <main+0x2d2>
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40020400 	.word	0x40020400
 8000f5c:	200008d8 	.word	0x200008d8
 8000f60:	0f000001 	.word	0x0f000001
 8000f64:	40010000 	.word	0x40010000
 8000f68:	20000920 	.word	0x20000920
 8000f6c:	20000968 	.word	0x20000968
 8000f70:	40012000 	.word	0x40012000
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000f74:	2250      	movs	r2, #80	; 0x50
 8000f76:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f78:	a906      	add	r1, sp, #24
 8000f7a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8000f7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f80:	f003 ffd4 	bl	8004f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000f84:	4602      	mov	r2, r0
 8000f86:	b108      	cbz	r0, 8000f8c <main+0x30c>
 8000f88:	b672      	cpsid	i
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <main+0x30a>
  huart2.Instance = USART2;
 8000f8c:	4832      	ldr	r0, [pc, #200]	; (8001058 <main+0x3d8>)
  huart2.Init.BaudRate = 115200;
 8000f8e:	4b33      	ldr	r3, [pc, #204]	; (800105c <main+0x3dc>)
 8000f90:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f94:	e9c0 3100 	strd	r3, r1, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f98:	210c      	movs	r1, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f9a:	e9c0 2202 	strd	r2, r2, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f9e:	e9c0 2104 	strd	r2, r1, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fa2:	e9c0 2206 	strd	r2, r2, [r0, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fa6:	f004 f827 	bl	8004ff8 <HAL_UART_Init>
 8000faa:	4605      	mov	r5, r0
 8000fac:	b108      	cbz	r0, 8000fb2 <main+0x332>
 8000fae:	b672      	cpsid	i
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <main+0x330>
  ESCOOTER_init();
 8000fb2:	f004 faf5 	bl	80055a0 <ESCOOTER_init>
  MX_MotorControl_Init();
 8000fb6:	f001 fb9b 	bl	80026f0 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8000fba:	462a      	mov	r2, r5
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	2012      	movs	r0, #18
 8000fc0:	f002 fde0 	bl	8003b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000fc4:	2012      	movs	r0, #18
 8000fc6:	f002 fe1b 	bl	8003c00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000fca:	462a      	mov	r2, r5
 8000fcc:	4629      	mov	r1, r5
 8000fce:	2019      	movs	r0, #25
 8000fd0:	f002 fdd8 	bl	8003b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000fd4:	2019      	movs	r0, #25
 8000fd6:	f002 fe13 	bl	8003c00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 4, 0);
 8000fda:	462a      	mov	r2, r5
 8000fdc:	2104      	movs	r1, #4
 8000fde:	2018      	movs	r0, #24
 8000fe0:	f002 fdd0 	bl	8003b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8000fe4:	2018      	movs	r0, #24
 8000fe6:	f002 fe0b 	bl	8003c00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8000fea:	462a      	mov	r2, r5
 8000fec:	2103      	movs	r1, #3
 8000fee:	201c      	movs	r0, #28
 8000ff0:	f002 fdc8 	bl	8003b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ff4:	201c      	movs	r0, #28
 8000ff6:	f002 fe03 	bl	8003c00 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8000ffa:	4c19      	ldr	r4, [pc, #100]	; (8001060 <main+0x3e0>)
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8000ffc:	462a      	mov	r2, r5
 8000ffe:	2103      	movs	r1, #3
 8001000:	2026      	movs	r0, #38	; 0x26
 8001002:	f002 fdbf 	bl	8003b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001006:	2026      	movs	r0, #38	; 0x26
 8001008:	f002 fdfa 	bl	8003c00 <HAL_NVIC_EnableIRQ>
  POWER_CONTROL_Init();
 800100c:	f007 fbfa 	bl	8008804 <POWER_CONTROL_Init>
  POWER_CONTROL_START_MONITORING();
 8001010:	f007 fc0e 	bl	8008830 <POWER_CONTROL_START_MONITORING>
  retransmissionTimerStart();
 8001014:	f007 fb3c 	bl	8008690 <retransmissionTimerStart>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8001018:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800101a:	ae0c      	add	r6, sp, #48	; 0x30
 800101c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800101e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001022:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8001026:	4629      	mov	r1, r5
 8001028:	a80c      	add	r0, sp, #48	; 0x30
 800102a:	f004 faff 	bl	800562c <osThreadCreate>
 800102e:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <main+0x3e4>)
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8001030:	340c      	adds	r4, #12
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8001032:	6018      	str	r0, [r3, #0]
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8001034:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001036:	ae14      	add	r6, sp, #80	; 0x50
 8001038:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800103a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800103e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  safetyHandle = osThreadCreate(osThread(safety), NULL);
 8001042:	4629      	mov	r1, r5
 8001044:	a814      	add	r0, sp, #80	; 0x50
 8001046:	f004 faf1 	bl	800562c <osThreadCreate>
 800104a:	4b07      	ldr	r3, [pc, #28]	; (8001068 <main+0x3e8>)
 800104c:	6018      	str	r0, [r3, #0]
  ESCOOTER_RunCoreTask();
 800104e:	f004 faa9 	bl	80055a4 <ESCOOTER_RunCoreTask>
  osKernelStart();
 8001052:	f004 fae5 	bl	8005620 <osKernelStart>
  while (1)
 8001056:	e7fe      	b.n	8001056 <main+0x3d6>
 8001058:	200009b0 	.word	0x200009b0
 800105c:	40004400 	.word	0x40004400
 8001060:	08008a78 	.word	0x08008a78
 8001064:	200009f4 	.word	0x200009f4
 8001068:	200009f8 	.word	0x200009f8

0800106c <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM5) {
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x10>)
 800106e:	6802      	ldr	r2, [r0, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d000      	beq.n	8001076 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001074:	4770      	bx	lr
    HAL_IncTick();
 8001076:	f002 bb1b 	b.w	80036b0 <HAL_IncTick>
 800107a:	bf00      	nop
 800107c:	40000c00 	.word	0x40000c00

08001080 <suspend_SystemTask>:
{
 8001080:	b508      	push	{r3, lr}
    vTaskSuspend(mediumFrequencyHandle);
 8001082:	4b05      	ldr	r3, [pc, #20]	; (8001098 <suspend_SystemTask+0x18>)
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	f005 fa9b 	bl	80065c0 <vTaskSuspend>
    vTaskSuspend(safetyHandle);
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <suspend_SystemTask+0x1c>)
 800108c:	6818      	ldr	r0, [r3, #0]
}
 800108e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    vTaskSuspend(safetyHandle);
 8001092:	f005 ba95 	b.w	80065c0 <vTaskSuspend>
 8001096:	bf00      	nop
 8001098:	200009f4 	.word	0x200009f4
 800109c:	200009f8 	.word	0x200009f8

080010a0 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 80010a0:	4b01      	ldr	r3, [pc, #4]	; (80010a8 <MC_StartMotor1+0x8>)
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	f000 b864 	b.w	8001170 <MCI_StartMotor>
 80010a8:	20000b04 	.word	0x20000b04

080010ac <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 80010ac:	4b01      	ldr	r3, [pc, #4]	; (80010b4 <MC_StopMotor1+0x8>)
 80010ae:	6818      	ldr	r0, [r3, #0]
 80010b0:	f000 b868 	b.w	8001184 <MCI_StopMotor>
 80010b4:	20000b04 	.word	0x20000b04

080010b8 <MC_ProgramTorqueRampMotor1>:
  * @param  hDurationms Duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the torque
  *         value.
  */
__weak void MC_ProgramTorqueRampMotor1( int16_t hFinalTorque, uint16_t hDurationms )
{
 80010b8:	b410      	push	{r4}
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 80010ba:	4c04      	ldr	r4, [pc, #16]	; (80010cc <MC_ProgramTorqueRampMotor1+0x14>)
{
 80010bc:	4603      	mov	r3, r0
 80010be:	460a      	mov	r2, r1
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 80010c0:	6820      	ldr	r0, [r4, #0]
}
 80010c2:	f85d 4b04 	ldr.w	r4, [sp], #4
	MCI_ExecTorqueRamp( pMCI[M1], hFinalTorque, hDurationms );
 80010c6:	4619      	mov	r1, r3
 80010c8:	f000 b83e 	b.w	8001148 <MCI_ExecTorqueRamp>
 80010cc:	20000b04 	.word	0x20000b04

080010d0 <MC_GetMecSpeedAverageMotor1>:
/**
 * @brief Returns the last computed average mechanical rotor speed for Motor 1, expressed in the unit defined by #SPEED_UNIT
 */
__weak int16_t MC_GetMecSpeedAverageMotor1(void)
{
	return MCI_GetAvrgMecSpeedUnit( pMCI[M1] );
 80010d0:	4b01      	ldr	r3, [pc, #4]	; (80010d8 <MC_GetMecSpeedAverageMotor1+0x8>)
 80010d2:	6818      	ldr	r0, [r3, #0]
 80010d4:	f000 b8bc 	b.w	8001250 <MCI_GetAvrgMecSpeedUnit>
 80010d8:	20000b04 	.word	0x20000b04

080010dc <MC_GetPhaseCurrentAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseCurrentAmplitudeMotor1(void)
{
	return MCI_GetPhaseCurrentAmplitude( pMCI[M1] );
 80010dc:	4b01      	ldr	r3, [pc, #4]	; (80010e4 <MC_GetPhaseCurrentAmplitudeMotor1+0x8>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	f000 b91a 	b.w	8001318 <MCI_GetPhaseCurrentAmplitude>
 80010e4:	20000b04 	.word	0x20000b04

080010e8 <MC_GetPhaseVoltageAmplitudeMotor1>:
 * @f]
 *
 */
__weak int16_t MC_GetPhaseVoltageAmplitudeMotor1(void)
{
	return MCI_GetPhaseVoltageAmplitude( pMCI[M1] );
 80010e8:	4b01      	ldr	r3, [pc, #4]	; (80010f0 <MC_GetPhaseVoltageAmplitudeMotor1+0x8>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	f000 b928 	b.w	8001340 <MCI_GetPhaseVoltageAmplitude>
 80010f0:	20000b04 	.word	0x20000b04

080010f4 <MC_GetOccurredFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
	return MCI_GetOccurredFaults( pMCI[M1] );
 80010f4:	4b01      	ldr	r3, [pc, #4]	; (80010fc <MC_GetOccurredFaultsMotor1+0x8>)
 80010f6:	6818      	ldr	r0, [r3, #0]
 80010f8:	f000 b890 	b.w	800121c <MCI_GetOccurredFaults>
 80010fc:	20000b04 	.word	0x20000b04

08001100 <MC_GetCurrentFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetCurrentFaultsMotor1(void)
{
	return MCI_GetCurrentFaults( pMCI[M1] );
 8001100:	4b01      	ldr	r3, [pc, #4]	; (8001108 <MC_GetCurrentFaultsMotor1+0x8>)
 8001102:	6818      	ldr	r0, [r3, #0]
 8001104:	f000 b890 	b.w	8001228 <MCI_GetCurrentFaults>
 8001108:	20000b04 	.word	0x20000b04

0800110c <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 800110c:	4b01      	ldr	r3, [pc, #4]	; (8001114 <MC_GetSTMStateMotor1+0x8>)
 800110e:	6818      	ldr	r0, [r3, #0]
 8001110:	f000 b880 	b.w	8001214 <MCI_GetSTMState>
 8001114:	20000b04 	.word	0x20000b04

08001118 <MCI_Init>:
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001118:	f04f 0c00 	mov.w	ip, #0
  pHandle->pSTC = pSTC;
 800111c:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 8001120:	6083      	str	r3, [r0, #8]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001122:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = 0;
 8001126:	f8c0 c00e 	str.w	ip, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 800112a:	f8a0 c016 	strh.w	ip, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 800112e:	f880 c018 	strb.w	ip, [r0, #24]
}
 8001132:	4770      	bx	lr

08001134 <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8001134:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001138:	f240 1301 	movw	r3, #257	; 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 800113c:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 8001140:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8001142:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001144:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 8001146:	4770      	bx	lr

08001148 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8001148:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800114c:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 800114e:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 8001152:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8001154:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001156:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 800115c:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 800115e:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001160:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8001162:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 8001164:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001168:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 800116a:	b002      	add	sp, #8
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop

08001170 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8001170:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8001172:	2103      	movs	r1, #3
{
 8001174:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8001176:	6800      	ldr	r0, [r0, #0]
 8001178:	f007 f8ae 	bl	80082d8 <STM_NextState>

  if ( RetVal == true )
 800117c:	b108      	cbz	r0, 8001182 <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800117e:	2301      	movs	r3, #1
 8001180:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8001182:	bd10      	pop	{r4, pc}

08001184 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8001184:	6800      	ldr	r0, [r0, #0]
 8001186:	2107      	movs	r1, #7
 8001188:	f007 b8a6 	b.w	80082d8 <STM_NextState>

0800118c <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 800118c:	6800      	ldr	r0, [r0, #0]
 800118e:	f007 b919 	b.w	80083c4 <STM_FaultAcknowledged>
 8001192:	bf00      	nop

08001194 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8001194:	6800      	ldr	r0, [r0, #0]
 8001196:	2101      	movs	r1, #1
 8001198:	f007 b89e 	b.w	80082d8 <STM_NextState>

0800119c <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 800119c:	b178      	cbz	r0, 80011be <MCI_ExecBufferedCommands+0x22>
{
 800119e:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80011a0:	7e03      	ldrb	r3, [r0, #24]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	4604      	mov	r4, r0
 80011a6:	d000      	beq.n	80011aa <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 80011a8:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 80011aa:	7b01      	ldrb	r1, [r0, #12]
 80011ac:	2902      	cmp	r1, #2
 80011ae:	d020      	beq.n	80011f2 <MCI_ExecBufferedCommands+0x56>
 80011b0:	2903      	cmp	r1, #3
 80011b2:	d005      	beq.n	80011c0 <MCI_ExecBufferedCommands+0x24>
 80011b4:	2901      	cmp	r1, #1
 80011b6:	d00c      	beq.n	80011d2 <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 80011b8:	2303      	movs	r3, #3
 80011ba:	7623      	strb	r3, [r4, #24]
}
 80011bc:	bd10      	pop	{r4, pc}
 80011be:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80011c0:	6882      	ldr	r2, [r0, #8]
 80011c2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80011c6:	f8d0 3012 	ldr.w	r3, [r0, #18]
 80011ca:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 80011cc:	2302      	movs	r3, #2
 80011ce:	7623      	strb	r3, [r4, #24]
}
 80011d0:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80011d2:	6883      	ldr	r3, [r0, #8]
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 80011da:	6840      	ldr	r0, [r0, #4]
 80011dc:	f006 ffb8 	bl	8008150 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 80011e0:	8ae2      	ldrh	r2, [r4, #22]
 80011e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80011e6:	6860      	ldr	r0, [r4, #4]
 80011e8:	f006 ffb6 	bl	8008158 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 80011ec:	2800      	cmp	r0, #0
 80011ee:	d0e3      	beq.n	80011b8 <MCI_ExecBufferedCommands+0x1c>
 80011f0:	e7ec      	b.n	80011cc <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80011f2:	6883      	ldr	r3, [r0, #8]
 80011f4:	2100      	movs	r1, #0
 80011f6:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 80011fa:	6840      	ldr	r0, [r0, #4]
 80011fc:	f006 ffa8 	bl	8008150 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8001200:	8ae2      	ldrh	r2, [r4, #22]
 8001202:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001206:	6860      	ldr	r0, [r4, #4]
 8001208:	f006 ffa6 	bl	8008158 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 800120c:	2800      	cmp	r0, #0
 800120e:	d0d3      	beq.n	80011b8 <MCI_ExecBufferedCommands+0x1c>
 8001210:	e7dc      	b.n	80011cc <MCI_ExecBufferedCommands+0x30>
 8001212:	bf00      	nop

08001214 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8001214:	6800      	ldr	r0, [r0, #0]
 8001216:	f007 b8d3 	b.w	80083c0 <STM_GetState>
 800121a:	bf00      	nop

0800121c <MCI_GetOccurredFaults>:
  *         historically occurred since the state machine has been moved into
  *         FAULT_NOW state.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults( MCI_Handle_t * pHandle )
{
 800121c:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) );
 800121e:	6800      	ldr	r0, [r0, #0]
 8001220:	f007 f8dc 	bl	80083dc <STM_GetFaultState>
}
 8001224:	b280      	uxth	r0, r0
 8001226:	bd08      	pop	{r3, pc}

08001228 <MCI_GetCurrentFaults>:
  * @retval uint16_t  16 bit fields with information about about currently
  *         present faults.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults( MCI_Handle_t * pHandle )
{
 8001228:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) >> 16 );
 800122a:	6800      	ldr	r0, [r0, #0]
 800122c:	f007 f8d6 	bl	80083dc <STM_GetFaultState>
}
 8001230:	0c00      	lsrs	r0, r0, #16
 8001232:	bd08      	pop	{r3, pc}

08001234 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 8001234:	7e40      	ldrb	r0, [r0, #25]
 8001236:	4770      	bx	lr

08001238 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8001238:	7b03      	ldrb	r3, [r0, #12]
 800123a:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 800123c:	bf0c      	ite	eq
 800123e:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 8001242:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8001248:	6840      	ldr	r0, [r0, #4]
 800124a:	f006 bfcd 	b.w	80081e8 <STC_StopRamp>
 800124e:	bf00      	nop

08001250 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8001250:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 8001252:	6840      	ldr	r0, [r0, #4]
 8001254:	f006 ff62 	bl	800811c <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 8001258:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 800125c:	f006 bf00 	b.w	8008060 <SPD_GetAvrgMecSpeedUnit>

08001260 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8001260:	6840      	ldr	r0, [r0, #4]
 8001262:	f006 bf65 	b.w	8008130 <STC_GetMecSpeedRefUnit>
 8001266:	bf00      	nop

08001268 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8001268:	6882      	ldr	r2, [r0, #8]
 800126a:	6810      	ldr	r0, [r2, #0]
 800126c:	2300      	movs	r3, #0
 800126e:	b282      	uxth	r2, r0
 8001270:	f362 030f 	bfi	r3, r2, #0, #16
 8001274:	0c00      	lsrs	r0, r0, #16
 8001276:	f360 431f 	bfi	r3, r0, #16, #16
{
 800127a:	b082      	sub	sp, #8
}
 800127c:	4618      	mov	r0, r3
 800127e:	b002      	add	sp, #8
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop

08001284 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001284:	6882      	ldr	r2, [r0, #8]
 8001286:	6850      	ldr	r0, [r2, #4]
 8001288:	2300      	movs	r3, #0
 800128a:	b282      	uxth	r2, r0
 800128c:	f362 030f 	bfi	r3, r2, #0, #16
 8001290:	0c00      	lsrs	r0, r0, #16
 8001292:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001296:	b082      	sub	sp, #8
}
 8001298:	4618      	mov	r0, r3
 800129a:	b002      	add	sp, #8
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop

080012a0 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 80012a0:	6882      	ldr	r2, [r0, #8]
 80012a2:	68d0      	ldr	r0, [r2, #12]
 80012a4:	2300      	movs	r3, #0
 80012a6:	b282      	uxth	r2, r0
 80012a8:	f362 030f 	bfi	r3, r2, #0, #16
 80012ac:	0c00      	lsrs	r0, r0, #16
 80012ae:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012b2:	b082      	sub	sp, #8
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	b002      	add	sp, #8
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop

080012bc <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 80012bc:	6882      	ldr	r2, [r0, #8]
 80012be:	6910      	ldr	r0, [r2, #16]
 80012c0:	2300      	movs	r3, #0
 80012c2:	b282      	uxth	r2, r0
 80012c4:	f362 030f 	bfi	r3, r2, #0, #16
 80012c8:	0c00      	lsrs	r0, r0, #16
 80012ca:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012ce:	b082      	sub	sp, #8
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	b002      	add	sp, #8
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop

080012d8 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 80012d8:	6882      	ldr	r2, [r0, #8]
 80012da:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80012de:	2300      	movs	r3, #0
 80012e0:	b282      	uxth	r2, r0
 80012e2:	f362 030f 	bfi	r3, r2, #0, #16
 80012e6:	0c00      	lsrs	r0, r0, #16
 80012e8:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012ec:	b082      	sub	sp, #8
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	b002      	add	sp, #8
 80012f2:	4770      	bx	lr

080012f4 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 80012f4:	6882      	ldr	r2, [r0, #8]
 80012f6:	f8d2 001a 	ldr.w	r0, [r2, #26]
 80012fa:	2300      	movs	r3, #0
 80012fc:	b282      	uxth	r2, r0
 80012fe:	f362 030f 	bfi	r3, r2, #0, #16
 8001302:	0c00      	lsrs	r0, r0, #16
 8001304:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001308:	b082      	sub	sp, #8
}
 800130a:	4618      	mov	r0, r3
 800130c:	b002      	add	sp, #8
 800130e:	4770      	bx	lr

08001310 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8001310:	6883      	ldr	r3, [r0, #8]
}
 8001312:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8001316:	4770      	bx	lr

08001318 <MCI_GetPhaseCurrentAmplitude>:
__weak int16_t MCI_GetPhaseCurrentAmplitude( MCI_Handle_t * pHandle )
{
  alphabeta_t Local_Curr;
  int32_t wAux1, wAux2;

  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 8001318:	6882      	ldr	r2, [r0, #8]
{
 800131a:	b508      	push	{r3, lr}
  Local_Curr = pHandle->pFOCVars->Ialphabeta;
 800131c:	f9b2 3006 	ldrsh.w	r3, [r2, #6]
 8001320:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
  wAux1 = ( int32_t )( Local_Curr.alpha ) * Local_Curr.alpha;
  wAux2 = ( int32_t )( Local_Curr.beta ) * Local_Curr.beta;
 8001324:	fb03 f303 	mul.w	r3, r3, r3

  wAux1 += wAux2;
  wAux1 = MCM_Sqrt( wAux1 );
 8001328:	fb00 3000 	mla	r0, r0, r0, r3
 800132c:	f000 f90a 	bl	8001544 <MCM_Sqrt>
  if ( wAux1 > INT16_MAX )
  {
    wAux1 = ( int32_t ) INT16_MAX;
  }

  return ( ( int16_t )wAux1 );
 8001330:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001334:	4298      	cmp	r0, r3
 8001336:	bfa8      	it	ge
 8001338:	4618      	movge	r0, r3
}
 800133a:	b200      	sxth	r0, r0
 800133c:	bd08      	pop	{r3, pc}
 800133e:	bf00      	nop

08001340 <MCI_GetPhaseVoltageAmplitude>:
__weak int16_t MCI_GetPhaseVoltageAmplitude( MCI_Handle_t * pHandle )
{
  alphabeta_t Local_Voltage;
  int32_t wAux1, wAux2;

  Local_Voltage = pHandle->pFOCVars->Valphabeta;
 8001340:	6882      	ldr	r2, [r0, #8]
{
 8001342:	b508      	push	{r3, lr}
  Local_Voltage = pHandle->pFOCVars->Valphabeta;
 8001344:	f9b2 301c 	ldrsh.w	r3, [r2, #28]
 8001348:	f9b2 001a 	ldrsh.w	r0, [r2, #26]
  wAux1 = ( int32_t )( Local_Voltage.alpha ) * Local_Voltage.alpha;
  wAux2 = ( int32_t )( Local_Voltage.beta ) * Local_Voltage.beta;
 800134c:	fb03 f303 	mul.w	r3, r3, r3

  wAux1 += wAux2;
  wAux1 = MCM_Sqrt( wAux1 );
 8001350:	fb00 3000 	mla	r0, r0, r0, r3
 8001354:	f000 f8f6 	bl	8001544 <MCM_Sqrt>
  if ( wAux1 > INT16_MAX )
  {
    wAux1 = ( int32_t ) INT16_MAX;
  }

  return ( ( int16_t ) wAux1 );
 8001358:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800135c:	4298      	cmp	r0, r3
 800135e:	bfa8      	it	ge
 8001360:	4618      	movge	r0, r3
}
 8001362:	b200      	sxth	r0, r0
 8001364:	bd08      	pop	{r3, pc}
 8001366:	bf00      	nop

08001368 <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8001368:	2300      	movs	r3, #0
 800136a:	6882      	ldr	r2, [r0, #8]
 800136c:	f361 030f 	bfi	r3, r1, #0, #16
 8001370:	f361 431f 	bfi	r3, r1, #16, #16
 8001374:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop

0800137c <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 800137c:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 800137e:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 8001382:	f006 ff71 	bl	8008268 <STC_GetDefaultIqdref>
 8001386:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800138a:	8220      	strh	r0, [r4, #16]
 800138c:	8263      	strh	r3, [r4, #18]
}
 800138e:	bd10      	pop	{r4, pc}

08001390 <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001390:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8001394:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 8001396:	fb13 f201 	smulbb	r2, r3, r1
{
 800139a:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 800139e:	fb10 f101 	smulbb	r1, r0, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 80013a2:	4250      	negs	r0, r2
 80013a4:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 80013a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 80013ac:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 80013ae:	da05      	bge.n	80013bc <MCM_Clarke+0x2c>
 80013b0:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 80013b2:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 80013b6:	da0c      	bge.n	80013d2 <MCM_Clarke+0x42>
 80013b8:	4a09      	ldr	r2, [pc, #36]	; (80013e0 <MCM_Clarke+0x50>)
 80013ba:	e001      	b.n	80013c0 <MCM_Clarke+0x30>
 80013bc:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	2000      	movs	r0, #0
 80013c4:	f363 000f 	bfi	r0, r3, #0, #16
 80013c8:	b293      	uxth	r3, r2
 80013ca:	f363 401f 	bfi	r0, r3, #16, #16
}
 80013ce:	b004      	add	sp, #16
 80013d0:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 80013d2:	4803      	ldr	r0, [pc, #12]	; (80013e0 <MCM_Clarke+0x50>)
 80013d4:	b20a      	sxth	r2, r1
 80013d6:	4282      	cmp	r2, r0
 80013d8:	bfb8      	it	lt
 80013da:	4602      	movlt	r2, r0
 80013dc:	e7f0      	b.n	80013c0 <MCM_Clarke+0x30>
 80013de:	bf00      	nop
 80013e0:	ffff8001 	.word	0xffff8001

080013e4 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 80013e4:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
  uhindex = ( uint16_t )shindex;
  uhindex /= ( uint16_t )64;
 80013e8:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 80013ec:	f400 7140 	and.w	r1, r0, #768	; 0x300
 80013f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
{
 80013f4:	b082      	sub	sp, #8
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 80013f6:	d028      	beq.n	800144a <MCM_Trig_Functions+0x66>
 80013f8:	f04f 0300 	mov.w	r3, #0
 80013fc:	461a      	mov	r2, r3
 80013fe:	d816      	bhi.n	800142e <MCM_Trig_Functions+0x4a>
 8001400:	b361      	cbz	r1, 800145c <MCM_Trig_Functions+0x78>
 8001402:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001406:	d109      	bne.n	800141c <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
      break;

    case U270_360:
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001408:	b2c0      	uxtb	r0, r0
 800140a:	43c2      	mvns	r2, r0
 800140c:	491a      	ldr	r1, [pc, #104]	; (8001478 <MCM_Trig_Functions+0x94>)
 800140e:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8001410:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001414:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001418:	4252      	negs	r2, r2
 800141a:	b212      	sxth	r2, r2
      break;
    default:
      break;
  }
  return ( Local_Components );
 800141c:	b29b      	uxth	r3, r3
 800141e:	2000      	movs	r0, #0
 8001420:	f363 000f 	bfi	r0, r3, #0, #16
 8001424:	b292      	uxth	r2, r2
 8001426:	f362 401f 	bfi	r0, r2, #16, #16
}
 800142a:	b002      	add	sp, #8
 800142c:	4770      	bx	lr
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 800142e:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8001432:	d1f3      	bne.n	800141c <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001434:	4910      	ldr	r1, [pc, #64]	; (8001478 <MCM_Trig_Functions+0x94>)
 8001436:	b2c0      	uxtb	r0, r0
 8001438:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800143a:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800143e:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001440:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001442:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001446:	b21b      	sxth	r3, r3
      break;
 8001448:	e7e8      	b.n	800141c <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 800144a:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800144c:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 800144e:	490a      	ldr	r1, [pc, #40]	; (8001478 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001450:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8001452:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001456:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 800145a:	e7df      	b.n	800141c <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800145c:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800145e:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001460:	4905      	ldr	r1, [pc, #20]	; (8001478 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001462:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001464:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001468:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 800146c:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 800146e:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8001470:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001472:	b21b      	sxth	r3, r3
      break;
 8001474:	e7d2      	b.n	800141c <MCM_Trig_Functions+0x38>
 8001476:	bf00      	nop
 8001478:	08008b1c 	.word	0x08008b1c

0800147c <MCM_Park>:
{
 800147c:	b530      	push	{r4, r5, lr}
 800147e:	b085      	sub	sp, #20
 8001480:	4603      	mov	r3, r0
 8001482:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001484:	4608      	mov	r0, r1
 8001486:	141c      	asrs	r4, r3, #16
{
 8001488:	9301      	str	r3, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800148a:	f7ff ffab 	bl	80013e4 <MCM_Trig_Functions>
 800148e:	b22d      	sxth	r5, r5
 8001490:	fa0f fc80 	sxth.w	ip, r0
 8001494:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8001496:	fb05 f10c 	mul.w	r1, r5, ip
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 800149a:	fb04 1113 	mls	r1, r4, r3, r1
  if ( wqd_tmp > INT16_MAX )
 800149e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80014a2:	da05      	bge.n	80014b0 <MCM_Park+0x34>
 80014a4:	13ca      	asrs	r2, r1, #15
  else if ( wqd_tmp < ( -32768 ) )
 80014a6:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 80014aa:	da22      	bge.n	80014f2 <MCM_Park+0x76>
 80014ac:	4914      	ldr	r1, [pc, #80]	; (8001500 <MCM_Park+0x84>)
 80014ae:	e001      	b.n	80014b4 <MCM_Park+0x38>
 80014b0:	f647 71ff 	movw	r1, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 80014b4:	fb0c f404 	mul.w	r4, ip, r4
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 80014b8:	fb05 4403 	mla	r4, r5, r3, r4
  if ( wqd_tmp > INT16_MAX )
 80014bc:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 80014c0:	ea4f 32e4 	mov.w	r2, r4, asr #15
  if ( wqd_tmp > INT16_MAX )
 80014c4:	da04      	bge.n	80014d0 <MCM_Park+0x54>
  else if ( wqd_tmp < ( -32768 ) )
 80014c6:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 80014ca:	da0c      	bge.n	80014e6 <MCM_Park+0x6a>
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <MCM_Park+0x84>)
 80014ce:	e001      	b.n	80014d4 <MCM_Park+0x58>
 80014d0:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 80014d4:	b28a      	uxth	r2, r1
 80014d6:	2000      	movs	r0, #0
 80014d8:	f362 000f 	bfi	r0, r2, #0, #16
 80014dc:	b29b      	uxth	r3, r3
 80014de:	f363 401f 	bfi	r0, r3, #16, #16
}
 80014e2:	b005      	add	sp, #20
 80014e4:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 80014e6:	4806      	ldr	r0, [pc, #24]	; (8001500 <MCM_Park+0x84>)
 80014e8:	b213      	sxth	r3, r2
 80014ea:	4283      	cmp	r3, r0
 80014ec:	bfb8      	it	lt
 80014ee:	4603      	movlt	r3, r0
 80014f0:	e7f0      	b.n	80014d4 <MCM_Park+0x58>
    hqd_tmp = ( int16_t )( wqd_tmp );
 80014f2:	4903      	ldr	r1, [pc, #12]	; (8001500 <MCM_Park+0x84>)
 80014f4:	b212      	sxth	r2, r2
 80014f6:	4291      	cmp	r1, r2
 80014f8:	bfb8      	it	lt
 80014fa:	4611      	movlt	r1, r2
 80014fc:	e7da      	b.n	80014b4 <MCM_Park+0x38>
 80014fe:	bf00      	nop
 8001500:	ffff8001 	.word	0xffff8001

08001504 <MCM_Rev_Park>:
{
 8001504:	b530      	push	{r4, r5, lr}
 8001506:	b085      	sub	sp, #20
 8001508:	4604      	mov	r4, r0
 800150a:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800150c:	4608      	mov	r0, r1
{
 800150e:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001510:	f7ff ff68 	bl	80013e4 <MCM_Trig_Functions>
 8001514:	1424      	asrs	r4, r4, #16
 8001516:	1402      	asrs	r2, r0, #16
 8001518:	b22d      	sxth	r5, r5
 800151a:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 800151c:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8001520:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8001524:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001528:	fb05 4412 	mls	r4, r5, r2, r4
  return ( Output );
 800152c:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001530:	2000      	movs	r0, #0
 8001532:	f363 000f 	bfi	r0, r3, #0, #16
 8001536:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 800153a:	f364 401f 	bfi	r0, r4, #16, #16
}
 800153e:	b005      	add	sp, #20
 8001540:	bd30      	pop	{r4, r5, pc}
 8001542:	bf00      	nop

08001544 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	dd32      	ble.n	80015ae <MCM_Sqrt+0x6a>
    {
      wtemproot = ( int32_t )128;
    }
    else
    {
      wtemproot = ( int32_t )8192;
 8001548:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800154c:	bfd4      	ite	le
 800154e:	2080      	movle	r0, #128	; 0x80
 8001550:	f44f 5000 	movgt.w	r0, #8192	; 0x2000
    }

    do
    {
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001554:	fb93 f2f0 	sdiv	r2, r3, r0
 8001558:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 800155a:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 800155e:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001562:	d025      	beq.n	80015b0 <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001564:	fb93 f2f1 	sdiv	r2, r3, r1
 8001568:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 800156a:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 800156e:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001572:	d01d      	beq.n	80015b0 <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001574:	fb93 f2f0 	sdiv	r2, r3, r0
 8001578:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 800157a:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 800157e:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001582:	d015      	beq.n	80015b0 <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001584:	fb93 f2f1 	sdiv	r2, r3, r1
 8001588:	440a      	add	r2, r1
      if ( wtemprootnew == wtemproot )
 800158a:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 800158e:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ( wtemprootnew == wtemproot )
 8001592:	d00d      	beq.n	80015b0 <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 8001594:	fb93 f2f0 	sdiv	r2, r3, r0
 8001598:	4402      	add	r2, r0
      if ( wtemprootnew == wtemproot )
 800159a:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 800159e:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ( wtemprootnew == wtemproot )
 80015a2:	d005      	beq.n	80015b0 <MCM_Sqrt+0x6c>
      wtemprootnew = ( wtemproot + wInput / wtemproot ) / ( int32_t )2;
 80015a4:	fb93 f0f1 	sdiv	r0, r3, r1
 80015a8:	4408      	add	r0, r1
 80015aa:	1040      	asrs	r0, r0, #1
      if ( wtemprootnew == wtemproot )
 80015ac:	4770      	bx	lr
    while ( biter < 6u );

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 80015ae:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop

080015b4 <FOC_Clear>:
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 80015b4:	2226      	movs	r2, #38	; 0x26
{
 80015b6:	b538      	push	{r3, r4, r5, lr}
 80015b8:	fb00 f202 	mul.w	r2, r0, r2
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 80015be:	2400      	movs	r4, #0
 80015c0:	509c      	str	r4, [r3, r2]
{
 80015c2:	4605      	mov	r5, r0
 80015c4:	f102 0108 	add.w	r1, r2, #8
 80015c8:	1898      	adds	r0, r3, r2
 80015ca:	3210      	adds	r2, #16
 80015cc:	4419      	add	r1, r3
 80015ce:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80015d0:	4a11      	ldr	r2, [pc, #68]	; (8001618 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 80015d2:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80015d4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 80015d8:	604c      	str	r4, [r1, #4]
 80015da:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 80015dc:	f8c3 4006 	str.w	r4, [r3, #6]
 80015e0:	f8c3 400a 	str.w	r4, [r3, #10]
 80015e4:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80015e8:	4621      	mov	r1, r4
 80015ea:	f005 fd67 	bl	80070bc <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 80015ee:	4b0b      	ldr	r3, [pc, #44]	; (800161c <FOC_Clear+0x68>)
 80015f0:	4621      	mov	r1, r4
 80015f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80015f6:	f005 fd61 	bl	80070bc <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <FOC_Clear+0x6c>)
 80015fc:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001600:	f006 fd8e 	bl	8008120 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001604:	4b07      	ldr	r3, [pc, #28]	; (8001624 <FOC_Clear+0x70>)
 8001606:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800160a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800160e:	f005 bf6f 	b.w	80074f0 <PWMC_SwitchOffPWM>
 8001612:	bf00      	nop
 8001614:	20000a28 	.word	0x20000a28
 8001618:	20000ae4 	.word	0x20000ae4
 800161c:	20000ae0 	.word	0x20000ae0
 8001620:	20000af0 	.word	0x20000af0
 8001624:	20000af8 	.word	0x20000af8

08001628 <MCboot>:
{
 8001628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 800162c:	4e5b      	ldr	r6, [pc, #364]	; (800179c <MCboot+0x174>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800162e:	4d5c      	ldr	r5, [pc, #368]	; (80017a0 <MCboot+0x178>)
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001630:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 80017e8 <MCboot+0x1c0>
  HALL_Init (&HALL_M1);
 8001634:	4f5b      	ldr	r7, [pc, #364]	; (80017a4 <MCboot+0x17c>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001636:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 80017ec <MCboot+0x1c4>
  PID_HandleInit(&PIDIqHandle_M1);
 800163a:	f8df b1b4 	ldr.w	fp, [pc, #436]	; 80017f0 <MCboot+0x1c8>
  PID_HandleInit(&PIDIdHandle_M1);
 800163e:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 80017f4 <MCboot+0x1cc>
{
 8001642:	b087      	sub	sp, #28
 8001644:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 8001646:	4630      	mov	r0, r6
{
 8001648:	e9cd 3101 	strd	r3, r1, [sp, #4]
  STM_Init(&STM[M1]);
 800164c:	f006 fe22 	bl	8008294 <STM_Init>
  bMCBootCompleted = 0;
 8001650:	4a55      	ldr	r2, [pc, #340]	; (80017a8 <MCboot+0x180>)
  pCLM[M1] = &CircleLimitationM1;
 8001652:	4b56      	ldr	r3, [pc, #344]	; (80017ac <MCboot+0x184>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001654:	4856      	ldr	r0, [pc, #344]	; (80017b0 <MCboot+0x188>)
 8001656:	6028      	str	r0, [r5, #0]
  bMCBootCompleted = 0;
 8001658:	2400      	movs	r4, #0
 800165a:	7014      	strb	r4, [r2, #0]
  pCLM[M1] = &CircleLimitationM1;
 800165c:	4a55      	ldr	r2, [pc, #340]	; (80017b4 <MCboot+0x18c>)
 800165e:	601a      	str	r2, [r3, #0]
  R3_1_Init(&PWM_Handle_M1);
 8001660:	f006 f9cc 	bl	80079fc <R3_1_Init>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001664:	4d54      	ldr	r5, [pc, #336]	; (80017b8 <MCboot+0x190>)
  startTimers();
 8001666:	f005 fdb1 	bl	80071cc <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 800166a:	4640      	mov	r0, r8
 800166c:	f005 fd12 	bl	8007094 <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001670:	4b52      	ldr	r3, [pc, #328]	; (80017bc <MCboot+0x194>)
 8001672:	602b      	str	r3, [r5, #0]
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001674:	f8c9 8000 	str.w	r8, [r9]
  HALL_Init (&HALL_M1);
 8001678:	4638      	mov	r0, r7
 800167a:	f005 f885 	bl	8006788 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 800167e:	463a      	mov	r2, r7
 8001680:	f8d9 1000 	ldr.w	r1, [r9]
 8001684:	6828      	ldr	r0, [r5, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001686:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80017f8 <MCboot+0x1d0>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 800168a:	f006 fd31 	bl	80080f0 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 800168e:	4658      	mov	r0, fp
 8001690:	f005 fd00 	bl	8007094 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8001694:	4650      	mov	r0, sl
 8001696:	f005 fcfd 	bl	8007094 <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 800169a:	4949      	ldr	r1, [pc, #292]	; (80017c0 <MCboot+0x198>)
  pPIDId[M1] = &PIDIdHandle_M1;
 800169c:	4b49      	ldr	r3, [pc, #292]	; (80017c4 <MCboot+0x19c>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 800169e:	f8c1 b000 	str.w	fp, [r1]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 80016a2:	4849      	ldr	r0, [pc, #292]	; (80017c8 <MCboot+0x1a0>)
  pPIDId[M1] = &PIDIdHandle_M1;
 80016a4:	f8c3 a000 	str.w	sl, [r3]
  NTC_Init(&TempSensorParamsM1);
 80016a8:	f8df b150 	ldr.w	fp, [pc, #336]	; 80017fc <MCboot+0x1d4>
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 80016ac:	f8c8 0000 	str.w	r0, [r8]
  RVBS_Init(pBusSensorM1);
 80016b0:	f006 fc50 	bl	8007f54 <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 80016b4:	4a45      	ldr	r2, [pc, #276]	; (80017cc <MCboot+0x1a4>)
 80016b6:	4b46      	ldr	r3, [pc, #280]	; (80017d0 <MCboot+0x1a8>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80016b8:	f8df a144 	ldr.w	sl, [pc, #324]	; 8001800 <MCboot+0x1d8>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 80016bc:	6013      	str	r3, [r2, #0]
  NTC_Init(&TempSensorParamsM1);
 80016be:	4658      	mov	r0, fp
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 80016c0:	f8d8 2000 	ldr.w	r2, [r8]
 80016c4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80016c8:	f8c3 a10c 	str.w	sl, [r3, #268]	; 0x10c
  NTC_Init(&TempSensorParamsM1);
 80016cc:	f005 fc9e 	bl	800700c <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80016d0:	4940      	ldr	r1, [pc, #256]	; (80017d4 <MCboot+0x1ac>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80016d2:	4b41      	ldr	r3, [pc, #260]	; (80017d8 <MCboot+0x1b0>)
 80016d4:	4841      	ldr	r0, [pc, #260]	; (80017dc <MCboot+0x1b4>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80016d6:	f8c1 b000 	str.w	fp, [r1]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80016da:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 80016dc:	f006 fc88 	bl	8007ff0 <REMNG_Init>
  FOCVars[M1].bDriveInput = EXTERNAL;
 80016e0:	f04f 0b01 	mov.w	fp, #1
  FOC_Clear(M1);
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7ff ff65 	bl	80015b4 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 80016ea:	f88a b024 	strb.w	fp, [sl, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80016ee:	6828      	ldr	r0, [r5, #0]
 80016f0:	f006 fdba 	bl	8008268 <STC_GetDefaultIqdref>
 80016f4:	f8ca 0010 	str.w	r0, [sl, #16]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80016f8:	6828      	ldr	r0, [r5, #0]
 80016fa:	f006 fdb5 	bl	8008268 <STC_GetDefaultIqdref>
 80016fe:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8001702:	f8aa 0014 	strh.w	r0, [sl, #20]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001706:	4653      	mov	r3, sl
  oMCInterface[M1] = & Mci[M1];
 8001708:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 8001804 <MCboot+0x1dc>
 800170c:	4834      	ldr	r0, [pc, #208]	; (80017e0 <MCboot+0x1b8>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 800170e:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001710:	f8ca 0000 	str.w	r0, [sl]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001714:	4631      	mov	r1, r6
 8001716:	f7ff fcff 	bl	8001118 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 800171a:	f8da 3000 	ldr.w	r3, [sl]
 800171e:	6828      	ldr	r0, [r5, #0]
 8001720:	9303      	str	r3, [sp, #12]
 8001722:	f006 fd97 	bl	8008254 <STC_GetMecSpeedRefUnitDefault>
 8001726:	9b03      	ldr	r3, [sp, #12]
 8001728:	4601      	mov	r1, r0
 800172a:	4622      	mov	r2, r4
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fd01 	bl	8001134 <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 8001732:	9801      	ldr	r0, [sp, #4]
 8001734:	f8da 3000 	ldr.w	r3, [sl]
 8001738:	6003      	str	r3, [r0, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 800173a:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <MCboot+0x178>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 800173c:	4820      	ldr	r0, [pc, #128]	; (80017c0 <MCboot+0x198>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 800173e:	6819      	ldr	r1, [r3, #0]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001740:	682a      	ldr	r2, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001742:	4b22      	ldr	r3, [pc, #136]	; (80017cc <MCboot+0x1a4>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001744:	4d23      	ldr	r5, [pc, #140]	; (80017d4 <MCboot+0x1ac>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001746:	f8d0 c000 	ldr.w	ip, [r0]
  MCT[M1].pPIDId = pPIDId[M1];
 800174a:	481e      	ldr	r0, [pc, #120]	; (80017c4 <MCboot+0x19c>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 800174c:	f8d9 e000 	ldr.w	lr, [r9]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001750:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001752:	f8d3 9000 	ldr.w	r9, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001756:	f8d8 8000 	ldr.w	r8, [r8]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 800175a:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <MCboot+0x1bc>)
  MCT[M1].pPIDId = pPIDId[M1];
 800175c:	6800      	ldr	r0, [r0, #0]
 800175e:	6098      	str	r0, [r3, #8]
  MCT[M1].pStateMachine = &STM[M1];
 8001760:	e9c3 2609 	strd	r2, r6, [r3, #36]	; 0x24
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001764:	e9c3 ec00 	strd	lr, ip, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001768:	e9c3 580b 	strd	r5, r8, [r3, #44]	; 0x2c
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 800176c:	e9c3 4407 	strd	r4, r4, [r3, #28]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001770:	e9c3 440d 	strd	r4, r4, [r3, #52]	; 0x34
  MCT[M1].pFF = MC_NULL;
 8001774:	e9c3 4410 	strd	r4, r4, [r3, #64]	; 0x40
  MCT[M1].pSCC = MC_NULL;
 8001778:	e9c3 4412 	strd	r4, r4, [r3, #72]	; 0x48
  bMCBootCompleted = 1;
 800177c:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <MCboot+0x180>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 800177e:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 8001780:	619f      	str	r7, [r3, #24]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001782:	f8c3 903c 	str.w	r9, [r3, #60]	; 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 8001786:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 8001788:	615c      	str	r4, [r3, #20]
  MCT[M1].pOTT = MC_NULL;
 800178a:	651c      	str	r4, [r3, #80]	; 0x50
  pMCTList[M1] = &MCT[M1];
 800178c:	9902      	ldr	r1, [sp, #8]
 800178e:	600b      	str	r3, [r1, #0]
  bMCBootCompleted = 1;
 8001790:	f882 b000 	strb.w	fp, [r2]
}
 8001794:	b007      	add	sp, #28
 8001796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800179a:	bf00      	nop
 800179c:	20000ac0 	.word	0x20000ac0
 80017a0:	20000af8 	.word	0x20000af8
 80017a4:	200000b4 	.word	0x200000b4
 80017a8:	20000ac6 	.word	0x20000ac6
 80017ac:	20000ad8 	.word	0x20000ad8
 80017b0:	20000314 	.word	0x20000314
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000af0 	.word	0x20000af0
 80017bc:	200003d0 	.word	0x200003d0
 80017c0:	20000ae4 	.word	0x20000ae4
 80017c4:	20000ae0 	.word	0x20000ae0
 80017c8:	200003a8 	.word	0x200003a8
 80017cc:	20000adc 	.word	0x20000adc
 80017d0:	20000200 	.word	0x20000200
 80017d4:	20000af4 	.word	0x20000af4
 80017d8:	20000aec 	.word	0x20000aec
 80017dc:	20000390 	.word	0x20000390
 80017e0:	20000aa4 	.word	0x20000aa4
 80017e4:	20000a50 	.word	0x20000a50
 80017e8:	200001d4 	.word	0x200001d4
 80017ec:	20000ae8 	.word	0x20000ae8
 80017f0:	200001a8 	.word	0x200001a8
 80017f4:	2000017c 	.word	0x2000017c
 80017f8:	20000ad4 	.word	0x20000ad4
 80017fc:	20000404 	.word	0x20000404
 8001800:	20000a28 	.word	0x20000a28
 8001804:	20000ad0 	.word	0x20000ad0

08001808 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop

0800180c <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 800180c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 800180e:	4c08      	ldr	r4, [pc, #32]	; (8001830 <FOC_CalcCurrRef+0x24>)
 8001810:	2326      	movs	r3, #38	; 0x26
 8001812:	fb03 4400 	mla	r4, r3, r0, r4
 8001816:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800181a:	b103      	cbz	r3, 800181e <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 800181c:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 800181e:	4b05      	ldr	r3, [pc, #20]	; (8001834 <FOC_CalcCurrRef+0x28>)
 8001820:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001824:	f006 fce4 	bl	80081f0 <STC_CalcTorqueReference>
 8001828:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 800182a:	8220      	strh	r0, [r4, #16]
}
 800182c:	bd10      	pop	{r4, pc}
 800182e:	bf00      	nop
 8001830:	20000a28 	.word	0x20000a28
 8001834:	20000af0 	.word	0x20000af0

08001838 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001838:	4b01      	ldr	r3, [pc, #4]	; (8001840 <TSK_SetChargeBootCapDelayM1+0x8>)
 800183a:	8018      	strh	r0, [r3, #0]
}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	20000ac8 	.word	0x20000ac8

08001844 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001844:	4b03      	ldr	r3, [pc, #12]	; (8001854 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001846:	8818      	ldrh	r0, [r3, #0]
 8001848:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800184a:	fab0 f080 	clz	r0, r0
 800184e:	0940      	lsrs	r0, r0, #5
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20000ac8 	.word	0x20000ac8

08001858 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001858:	4b01      	ldr	r3, [pc, #4]	; (8001860 <TSK_SetStopPermanencyTimeM1+0x8>)
 800185a:	8018      	strh	r0, [r3, #0]
}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000acc 	.word	0x20000acc

08001864 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001866:	8818      	ldrh	r0, [r3, #0]
 8001868:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800186a:	fab0 f080 	clz	r0, r0
 800186e:	0940      	lsrs	r0, r0, #5
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	20000acc 	.word	0x20000acc

08001878 <TSK_MediumFrequencyTaskM1>:
{
 8001878:	b530      	push	{r4, r5, lr}
 800187a:	b083      	sub	sp, #12
  int16_t wAux = 0;
 800187c:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 800187e:	f10d 0106 	add.w	r1, sp, #6
 8001882:	484d      	ldr	r0, [pc, #308]	; (80019b8 <TSK_MediumFrequencyTaskM1+0x140>)
  int16_t wAux = 0;
 8001884:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001888:	f005 f8d4 	bl	8006a34 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 800188c:	4d4b      	ldr	r5, [pc, #300]	; (80019bc <TSK_MediumFrequencyTaskM1+0x144>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 800188e:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001890:	6828      	ldr	r0, [r5, #0]
 8001892:	f005 fc65 	bl	8007160 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001896:	484a      	ldr	r0, [pc, #296]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 8001898:	f006 fd92 	bl	80083c0 <STM_GetState>
  switch ( StateM1 )
 800189c:	1ec3      	subs	r3, r0, #3
 800189e:	2b0f      	cmp	r3, #15
 80018a0:	d80d      	bhi.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
 80018a2:	e8df f003 	tbb	[pc, r3]
 80018a6:	2b1f      	.short	0x2b1f
 80018a8:	65524330 	.word	0x65524330
 80018ac:	0c0c0c08 	.word	0x0c0c0c08
 80018b0:	6e0c0c0c 	.word	0x6e0c0c0c
 80018b4:	0e7c      	.short	0x0e7c
    STM_NextState( &STM[M1], IDLE );
 80018b6:	4842      	ldr	r0, [pc, #264]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 80018b8:	2100      	movs	r1, #0
 80018ba:	f006 fd0d 	bl	80082d8 <STM_NextState>
}
 80018be:	b003      	add	sp, #12
 80018c0:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 80018c2:	483d      	ldr	r0, [pc, #244]	; (80019b8 <TSK_MediumFrequencyTaskM1+0x140>)
 80018c4:	f004 ffee 	bl	80068a4 <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 80018c8:	483d      	ldr	r0, [pc, #244]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 80018ca:	2104      	movs	r1, #4
 80018cc:	f006 fd04 	bl	80082d8 <STM_NextState>
 80018d0:	2800      	cmp	r0, #0
 80018d2:	d0f4      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
      FOC_Clear( M1 );
 80018d4:	2000      	movs	r0, #0
 80018d6:	f7ff fe6d 	bl	80015b4 <FOC_Clear>
      R3_1_SwitchOnPWM( pwmcHandle[M1] );
 80018da:	4b3a      	ldr	r3, [pc, #232]	; (80019c4 <TSK_MediumFrequencyTaskM1+0x14c>)
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	f005 ff6b 	bl	80077b8 <R3_1_SwitchOnPWM>
 80018e2:	e7ec      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    R3_1_TurnOnLowSides( pwmcHandle[M1] );
 80018e4:	4b37      	ldr	r3, [pc, #220]	; (80019c4 <TSK_MediumFrequencyTaskM1+0x14c>)
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	f005 ff3c 	bl	8007764 <R3_1_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 80018ec:	2014      	movs	r0, #20
 80018ee:	f7ff ffa3 	bl	8001838 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 80018f2:	2110      	movs	r1, #16
 80018f4:	4832      	ldr	r0, [pc, #200]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 80018f6:	f006 fcef 	bl	80082d8 <STM_NextState>
    break;
 80018fa:	e7e0      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80018fc:	2105      	movs	r1, #5
 80018fe:	4830      	ldr	r0, [pc, #192]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 8001900:	f006 fcea 	bl	80082d8 <STM_NextState>
    break;
 8001904:	e7db      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
	  FOC_InitAdditionalMethods(M1);
 8001906:	2000      	movs	r0, #0
 8001908:	f7ff ff7e 	bl	8001808 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 800190c:	2000      	movs	r0, #0
 800190e:	f7ff ff7d 	bl	800180c <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001912:	2106      	movs	r1, #6
 8001914:	482a      	ldr	r0, [pc, #168]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 8001916:	f006 fcdf 	bl	80082d8 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 800191a:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <TSK_MediumFrequencyTaskM1+0x150>)
 800191c:	6818      	ldr	r0, [r3, #0]
 800191e:	f006 fcb1 	bl	8008284 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001922:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <TSK_MediumFrequencyTaskM1+0x154>)
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	f7ff fc39 	bl	800119c <MCI_ExecBufferedCommands>
    break;
 800192a:	e7c8      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 800192c:	4b27      	ldr	r3, [pc, #156]	; (80019cc <TSK_MediumFrequencyTaskM1+0x154>)
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	f7ff fc34 	bl	800119c <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff ff69 	bl	800180c <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 800193a:	2c00      	cmp	r4, #0
 800193c:	d1bf      	bne.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 800193e:	4622      	mov	r2, r4
 8001940:	2120      	movs	r1, #32
 8001942:	481f      	ldr	r0, [pc, #124]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 8001944:	f006 fcac 	bl	80082a0 <STM_FaultProcessing>
 8001948:	e7b9      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    R3_1_SwitchOffPWM( pwmcHandle[M1] );
 800194a:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <TSK_MediumFrequencyTaskM1+0x14c>)
 800194c:	6818      	ldr	r0, [r3, #0]
 800194e:	f005 ff7d 	bl	800784c <R3_1_SwitchOffPWM>
    FOC_Clear( M1 );
 8001952:	2000      	movs	r0, #0
 8001954:	f7ff fe2e 	bl	80015b4 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001958:	6828      	ldr	r0, [r5, #0]
 800195a:	f005 fb15 	bl	8006f88 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 800195e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001962:	f7ff ff79 	bl	8001858 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001966:	2108      	movs	r1, #8
 8001968:	4815      	ldr	r0, [pc, #84]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 800196a:	f006 fcb5 	bl	80082d8 <STM_NextState>
    break;
 800196e:	e7a6      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001970:	f7ff ff78 	bl	8001864 <TSK_StopPermanencyTimeHasElapsedM1>
 8001974:	2800      	cmp	r0, #0
 8001976:	d0a2      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001978:	2109      	movs	r1, #9
 800197a:	4811      	ldr	r0, [pc, #68]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 800197c:	f006 fcac 	bl	80082d8 <STM_NextState>
 8001980:	e79d      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001982:	f7ff ff5f 	bl	8001844 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001986:	2800      	cmp	r0, #0
 8001988:	d099      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <TSK_MediumFrequencyTaskM1+0x14c>)
 800198c:	2100      	movs	r1, #0
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	f005 fdb0 	bl	80074f4 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001994:	2111      	movs	r1, #17
 8001996:	480a      	ldr	r0, [pc, #40]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 8001998:	f006 fc9e 	bl	80082d8 <STM_NextState>
 800199c:	e78f      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 800199e:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <TSK_MediumFrequencyTaskM1+0x14c>)
 80019a0:	2101      	movs	r1, #1
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	f005 fda6 	bl	80074f4 <PWMC_CurrentReadingCalibr>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	d088      	beq.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], CLEAR );
 80019ac:	2112      	movs	r1, #18
 80019ae:	4804      	ldr	r0, [pc, #16]	; (80019c0 <TSK_MediumFrequencyTaskM1+0x148>)
 80019b0:	f006 fc92 	bl	80082d8 <STM_NextState>
 80019b4:	e783      	b.n	80018be <TSK_MediumFrequencyTaskM1+0x46>
 80019b6:	bf00      	nop
 80019b8:	200000b4 	.word	0x200000b4
 80019bc:	20000adc 	.word	0x20000adc
 80019c0:	20000ac0 	.word	0x20000ac0
 80019c4:	20000af8 	.word	0x20000af8
 80019c8:	20000af0 	.word	0x20000af0
 80019cc:	20000ad0 	.word	0x20000ad0

080019d0 <MC_Scheduler>:
{
 80019d0:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MC_Scheduler+0x48>)
 80019d4:	781c      	ldrb	r4, [r3, #0]
 80019d6:	2c01      	cmp	r4, #1
 80019d8:	d000      	beq.n	80019dc <MC_Scheduler+0xc>
}
 80019da:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 80019dc:	4d0f      	ldr	r5, [pc, #60]	; (8001a1c <MC_Scheduler+0x4c>)
 80019de:	882b      	ldrh	r3, [r5, #0]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	b1ab      	cbz	r3, 8001a10 <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 80019e4:	882b      	ldrh	r3, [r5, #0]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 80019ec:	4a0c      	ldr	r2, [pc, #48]	; (8001a20 <MC_Scheduler+0x50>)
 80019ee:	8813      	ldrh	r3, [r2, #0]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b11b      	cbz	r3, 80019fc <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 80019f4:	8813      	ldrh	r3, [r2, #0]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 80019fc:	4a09      	ldr	r2, [pc, #36]	; (8001a24 <MC_Scheduler+0x54>)
 80019fe:	8813      	ldrh	r3, [r2, #0]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0e9      	beq.n	80019da <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8001a06:	8813      	ldrh	r3, [r2, #0]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	8013      	strh	r3, [r2, #0]
}
 8001a0e:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 8001a10:	f7ff ff32 	bl	8001878 <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001a14:	802c      	strh	r4, [r5, #0]
 8001a16:	e7e9      	b.n	80019ec <MC_Scheduler+0x1c>
 8001a18:	20000ac6 	.word	0x20000ac6
 8001a1c:	20000aca 	.word	0x20000aca
 8001a20:	20000ac8 	.word	0x20000ac8
 8001a24:	20000acc 	.word	0x20000acc

08001a28 <MC_RunMotorControlTasks>:
{
 8001a28:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <MC_RunMotorControlTasks+0x18>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	b903      	cbnz	r3, 8001a32 <MC_RunMotorControlTasks+0xa>
}
 8001a30:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001a32:	f7ff ffcd 	bl	80019d0 <MC_Scheduler>
}
 8001a36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 8001a3a:	f001 ba6f 	b.w	8002f1c <UI_Scheduler>
 8001a3e:	bf00      	nop
 8001a40:	20000ac6 	.word	0x20000ac6

08001a44 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 8001a48:	4830      	ldr	r0, [pc, #192]	; (8001b0c <TSK_HighFrequencyTask+0xc8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001a4a:	4f31      	ldr	r7, [pc, #196]	; (8001b10 <TSK_HighFrequencyTask+0xcc>)
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001a4c:	4c31      	ldr	r4, [pc, #196]	; (8001b14 <TSK_HighFrequencyTask+0xd0>)
{
 8001a4e:	b086      	sub	sp, #24
  HALL_CalcElAngle (&HALL_M1);
 8001a50:	f004 ffd2 	bl	80069f8 <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001a54:	4b30      	ldr	r3, [pc, #192]	; (8001b18 <TSK_HighFrequencyTask+0xd4>)
 8001a56:	6818      	ldr	r0, [r3, #0]
 8001a58:	f006 fb60 	bl	800811c <STC_GetSpeedSensor>
 8001a5c:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001a5e:	f006 fafb 	bl	8008058 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001a62:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8001a64:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001a66:	6838      	ldr	r0, [r7, #0]
 8001a68:	f005 fc0a 	bl	8007280 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001a6c:	9803      	ldr	r0, [sp, #12]
 8001a6e:	f7ff fc8f 	bl	8001390 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001a72:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001a74:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001a76:	f7ff fd01 	bl	800147c <MCM_Park>
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001a7a:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001a7e:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001a80:	b203      	sxth	r3, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001a82:	1ac9      	subs	r1, r1, r3
 8001a84:	4b25      	ldr	r3, [pc, #148]	; (8001b1c <TSK_HighFrequencyTask+0xd8>)
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	f005 fb24 	bl	80070d4 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001a8c:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8001a90:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001a94:	1ac9      	subs	r1, r1, r3
 8001a96:	4b22      	ldr	r3, [pc, #136]	; (8001b20 <TSK_HighFrequencyTask+0xdc>)
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001a98:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	f005 fb1a 	bl	80070d4 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001aa0:	4b20      	ldr	r3, [pc, #128]	; (8001b24 <TSK_HighFrequencyTask+0xe0>)
 8001aa2:	f8ad 8008 	strh.w	r8, [sp, #8]
 8001aa6:	f8ad 000a 	strh.w	r0, [sp, #10]
 8001aaa:	9902      	ldr	r1, [sp, #8]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	f004 fe11 	bl	80066d4 <Circle_Limitation>
 8001ab2:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001ab4:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001ab6:	fa0f f883 	sxth.w	r8, r3
 8001aba:	141d      	asrs	r5, r3, #16
 8001abc:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001abe:	f006 fad3 	bl	8008068 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001ac2:	4631      	mov	r1, r6
 8001ac4:	9802      	ldr	r0, [sp, #8]
 8001ac6:	f7ff fd1d 	bl	8001504 <MCM_Rev_Park>
 8001aca:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001acc:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001ace:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001ad0:	f005 fbd8 	bl	8007284 <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001ad4:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001ad6:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 8001ad8:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001ada:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8001adc:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001ade:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 8001ae0:	f8a4 8016 	strh.w	r8, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 8001ae4:	2901      	cmp	r1, #1
  FOCVars[M1].Vqd = Vqd;
 8001ae6:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001ae8:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001aea:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001aec:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8001af0:	8426      	strh	r6, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 8001af2:	d003      	beq.n	8001afc <TSK_HighFrequencyTask+0xb8>
}
 8001af4:	2000      	movs	r0, #0
 8001af6:	b006      	add	sp, #24
 8001af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	480a      	ldr	r0, [pc, #40]	; (8001b28 <TSK_HighFrequencyTask+0xe4>)
 8001b00:	f006 fbce 	bl	80082a0 <STM_FaultProcessing>
}
 8001b04:	2000      	movs	r0, #0
 8001b06:	b006      	add	sp, #24
 8001b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b0c:	200000b4 	.word	0x200000b4
 8001b10:	20000af8 	.word	0x20000af8
 8001b14:	20000a28 	.word	0x20000a28
 8001b18:	20000af0 	.word	0x20000af0
 8001b1c:	20000ae4 	.word	0x20000ae4
 8001b20:	20000ae0 	.word	0x20000ae0
 8001b24:	20000ad8 	.word	0x20000ad8
 8001b28:	20000ac0 	.word	0x20000ac0

08001b2c <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001b2e:	4b20      	ldr	r3, [pc, #128]	; (8001bb0 <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001b30:	4e20      	ldr	r6, [pc, #128]	; (8001bb4 <TSK_SafetyTask_PWMOFF+0x88>)
{
 8001b32:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001b34:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001b38:	f005 fa7a 	bl	8007030 <NTC_CalcAvTemp>
 8001b3c:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001b3e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001b42:	f005 fd01 	bl	8007548 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001b46:	f025 0508 	bic.w	r5, r5, #8
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001b4a:	4328      	orrs	r0, r5
 8001b4c:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001b4e:	b334      	cbz	r4, 8001b9e <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001b50:	4f19      	ldr	r7, [pc, #100]	; (8001bb8 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001b52:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8001b56:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 8001b5a:	43ea      	mvns	r2, r5
 8001b5c:	b292      	uxth	r2, r2
 8001b5e:	4629      	mov	r1, r5
 8001b60:	4638      	mov	r0, r7
 8001b62:	f006 fb9d 	bl	80082a0 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 8001b66:	4638      	mov	r0, r7
 8001b68:	f006 fc2a 	bl	80083c0 <STM_GetState>
 8001b6c:	280a      	cmp	r0, #10
 8001b6e:	d002      	beq.n	8001b76 <TSK_SafetyTask_PWMOFF+0x4a>
 8001b70:	280b      	cmp	r0, #11
 8001b72:	d00e      	beq.n	8001b92 <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b76:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001b7a:	f005 fcb9 	bl	80074f0 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001b7e:	4620      	mov	r0, r4
 8001b80:	f7ff fd18 	bl	80015b4 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001b84:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <TSK_SafetyTask_PWMOFF+0x90>)
 8001b86:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001b8a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001b8e:	f005 b9fb 	b.w	8006f88 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 8001b96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001b9a:	f005 bca9 	b.w	80074f0 <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <TSK_SafetyTask_PWMOFF+0x94>)
 8001ba0:	6818      	ldr	r0, [r3, #0]
 8001ba2:	f006 f9ef 	bl	8007f84 <RVBS_CalcAvVbus>
 8001ba6:	f020 0008 	bic.w	r0, r0, #8
 8001baa:	4305      	orrs	r5, r0
 8001bac:	b2ad      	uxth	r5, r5
 8001bae:	e7cf      	b.n	8001b50 <TSK_SafetyTask_PWMOFF+0x24>
 8001bb0:	20000af4 	.word	0x20000af4
 8001bb4:	20000af8 	.word	0x20000af8
 8001bb8:	20000ac0 	.word	0x20000ac0
 8001bbc:	20000adc 	.word	0x20000adc
 8001bc0:	20000ad4 	.word	0x20000ad4

08001bc4 <TSK_SafetyTask>:
{
 8001bc4:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <TSK_SafetyTask+0x1c>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d000      	beq.n	8001bd0 <TSK_SafetyTask+0xc>
}
 8001bce:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f7ff ffab 	bl	8001b2c <TSK_SafetyTask_PWMOFF>
}
 8001bd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8001bda:	f000 becb 	b.w	8002974 <RCM_ExecUserConv>
 8001bde:	bf00      	nop
 8001be0:	20000ac6 	.word	0x20000ac6

08001be4 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001be4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  R3_1_SwitchOffPWM(pwmcHandle[M1]);
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <TSK_HardwareFaultTask+0x18>)
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	f005 fe2f 	bl	800784c <R3_1_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001bee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001bf2:	4803      	ldr	r0, [pc, #12]	; (8001c00 <TSK_HardwareFaultTask+0x1c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2180      	movs	r1, #128	; 0x80
 8001bf8:	f006 bb52 	b.w	80082a0 <STM_FaultProcessing>
 8001bfc:	20000af8 	.word	0x20000af8
 8001c00:	20000ac0 	.word	0x20000ac0

08001c04 <startMediumFrequencyTask>:

/* startMediumFrequencyTask function */
void startMediumFrequencyTask(void const * argument)
{
 8001c04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f004 fbac 	bl	8006364 <vTaskDelay>
    MC_RunMotorControlTasks();
 8001c0c:	f7ff ff0c 	bl	8001a28 <MC_RunMotorControlTasks>
  for(;;)
 8001c10:	e7f9      	b.n	8001c06 <startMediumFrequencyTask+0x2>
 8001c12:	bf00      	nop

08001c14 <StartSafetyTask>:
  /* USER CODE END MF task 1 */
}

/* startSafetyTask function */
void StartSafetyTask(void const * argument)
{
 8001c14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 8001c16:	2001      	movs	r0, #1
 8001c18:	f004 fba4 	bl	8006364 <vTaskDelay>
    TSK_SafetyTask();
 8001c1c:	f7ff ffd2 	bl	8001bc4 <TSK_SafetyTask>
  for(;;)
 8001c20:	e7f9      	b.n	8001c16 <StartSafetyTask+0x2>
 8001c22:	bf00      	nop

08001c24 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001c24:	b470      	push	{r4, r5, r6}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c26:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <mc_lock_pins+0xdc>)
 8001c28:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <mc_lock_pins+0xe0>)
 8001c2a:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c2c:	2108      	movs	r1, #8
 8001c2e:	61d1      	str	r1, [r2, #28]
 8001c30:	b08f      	sub	sp, #60	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c32:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c34:	69d3      	ldr	r3, [r2, #28]
 8001c36:	930d      	str	r3, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c38:	f44f 3082 	mov.w	r0, #66560	; 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c3c:	f44f 6580 	mov.w	r5, #1024	; 0x400
  (void) temp;
 8001c40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c42:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c44:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c46:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c48:	69d1      	ldr	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c4a:	4b2f      	ldr	r3, [pc, #188]	; (8001d08 <mc_lock_pins+0xe4>)
  temp = READ_REG(GPIOx->LCKR);
 8001c4c:	910c      	str	r1, [sp, #48]	; 0x30
  (void) temp;
 8001c4e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c50:	f44f 31c0 	mov.w	r1, #98304	; 0x18000
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c54:	f44f 4400 	mov.w	r4, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c58:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c5a:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c5c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c5e:	69d9      	ldr	r1, [r3, #28]
 8001c60:	910b      	str	r1, [sp, #44]	; 0x2c
  (void) temp;
 8001c62:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c64:	4929      	ldr	r1, [pc, #164]	; (8001d0c <mc_lock_pins+0xe8>)
 8001c66:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c68:	f44f 7480 	mov.w	r4, #256	; 0x100
 8001c6c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c6e:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c70:	69d9      	ldr	r1, [r3, #28]
 8001c72:	910a      	str	r1, [sp, #40]	; 0x28
  (void) temp;
 8001c74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c76:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c7a:	f44f 7400 	mov.w	r4, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c7e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c80:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c82:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c84:	69d9      	ldr	r1, [r3, #28]
 8001c86:	9109      	str	r1, [sp, #36]	; 0x24
  (void) temp;
 8001c88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c8a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c8e:	2401      	movs	r4, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c90:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c92:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c94:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c96:	69d6      	ldr	r6, [r2, #28]
 8001c98:	9608      	str	r6, [sp, #32]
  (void) temp;
 8001c9a:	9e08      	ldr	r6, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c9c:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c9e:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ca0:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ca2:	69d8      	ldr	r0, [r3, #28]
 8001ca4:	9007      	str	r0, [sp, #28]
  (void) temp;
 8001ca6:	9d07      	ldr	r5, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ca8:	4819      	ldr	r0, [pc, #100]	; (8001d10 <mc_lock_pins+0xec>)
 8001caa:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cac:	2502      	movs	r5, #2
 8001cae:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cb0:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cb2:	69d2      	ldr	r2, [r2, #28]
 8001cb4:	9206      	str	r2, [sp, #24]
  (void) temp;
 8001cb6:	9a06      	ldr	r2, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cb8:	4a16      	ldr	r2, [pc, #88]	; (8001d14 <mc_lock_pins+0xf0>)
 8001cba:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cbc:	2680      	movs	r6, #128	; 0x80
 8001cbe:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cc0:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cc2:	69da      	ldr	r2, [r3, #28]
 8001cc4:	9205      	str	r2, [sp, #20]
  (void) temp;
 8001cc6:	9a05      	ldr	r2, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cc8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cca:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ccc:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cce:	69da      	ldr	r2, [r3, #28]
 8001cd0:	9204      	str	r2, [sp, #16]
  (void) temp;
 8001cd2:	9a04      	ldr	r2, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cd4:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cd6:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cd8:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <mc_lock_pins+0xf4>)
  (void) temp;
 8001ce0:	9a03      	ldr	r2, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ce2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ce4:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ce6:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	9202      	str	r2, [sp, #8]
  (void) temp;
 8001cec:	9a02      	ldr	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cee:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cf0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cf2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001cf8:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
}
 8001cfa:	b00f      	add	sp, #60	; 0x3c
 8001cfc:	bc70      	pop	{r4, r5, r6}
 8001cfe:	4770      	bx	lr
 8001d00:	40020400 	.word	0x40020400
 8001d04:	00010008 	.word	0x00010008
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	00010100 	.word	0x00010100
 8001d10:	00010002 	.word	0x00010002
 8001d14:	00010080 	.word	0x00010080
 8001d18:	40020800 	.word	0x40020800

08001d1c <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 8001d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d1e:	460c      	mov	r4, r1
 8001d20:	b08d      	sub	sp, #52	; 0x34
 8001d22:	4616      	mov	r6, r2
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8001d24:	2100      	movs	r1, #0
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 8001d26:	0962      	lsrs	r2, r4, #5
{
 8001d28:	4605      	mov	r5, r0
 8001d2a:	461f      	mov	r7, r3
  bool bNoError = false; // Default is error
 8001d2c:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 8001d30:	d122      	bne.n	8001d78 <MCP_ReceivedFrame+0x5c>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 8001d32:	2c1e      	cmp	r4, #30
 8001d34:	d871      	bhi.n	8001e1a <MCP_ReceivedFrame+0xfe>
 8001d36:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001d3a:	0064      	.short	0x0064
 8001d3c:	019302af 	.word	0x019302af
 8001d40:	0070017f 	.word	0x0070017f
 8001d44:	01550070 	.word	0x01550070
 8001d48:	00360140 	.word	0x00360140
 8001d4c:	010d011e 	.word	0x010d011e
 8001d50:	00d500f6 	.word	0x00d500f6
 8001d54:	00b000c5 	.word	0x00b000c5
 8001d58:	00700070 	.word	0x00700070
 8001d5c:	00640070 	.word	0x00640070
 8001d60:	007f0090 	.word	0x007f0090
 8001d64:	00700070 	.word	0x00700070
 8001d68:	00700070 	.word	0x00700070
 8001d6c:	00700070 	.word	0x00700070
 8001d70:	00700070 	.word	0x00700070
 8001d74:	00760070 	.word	0x00760070
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 8001d78:	3a01      	subs	r2, #1
 8001d7a:	f001 f90f 	bl	8002f9c <UI_SetReg>
 8001d7e:	b110      	cbz	r0, 8001d86 <MCP_ReceivedFrame+0x6a>
      Code &= 0x1F; /* Mask: 0001|1111 */
 8001d80:	f004 041f 	and.w	r4, r4, #31
 8001d84:	e7d5      	b.n	8001d32 <MCP_ReceivedFrame+0x16>
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001d86:	230b      	movs	r3, #11
    break;
  }

  if (RequireAck)
  {
    if (bNoError)
 8001d88:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001d8c:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d13a      	bne.n	8001e0a <MCP_ReceivedFrame+0xee>
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8001d94:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f10d 020e 	add.w	r2, sp, #14
 8001d9e:	21ff      	movs	r1, #255	; 0xff
 8001da0:	47a0      	blx	r4
    }
  }
}
 8001da2:	b00d      	add	sp, #52	; 0x34
 8001da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 8001da6:	f10d 000e 	add.w	r0, sp, #14
 8001daa:	7831      	ldrb	r1, [r6, #0]
 8001dac:	9000      	str	r0, [sp, #0]
 8001dae:	ab03      	add	r3, sp, #12
 8001db0:	f10d 020a 	add.w	r2, sp, #10
 8001db4:	4628      	mov	r0, r5
 8001db6:	f001 fc0d 	bl	80035d4 <UI_GetRevupData>
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001dba:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      outBuff[4] = (uint8_t)(FinalTorque);
 8001dbe:	f9bd 100e 	ldrsh.w	r1, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 8001dc2:	f8bd 200a 	ldrh.w	r2, [sp, #10]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001dc6:	69ec      	ldr	r4, [r5, #28]
      outBuff[4] = (uint8_t)(FinalTorque);
 8001dc8:	f88d 1014 	strb.w	r1, [sp, #20]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001dcc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001dd0:	005b      	lsls	r3, r3, #1
      outBuff[1] = (uint8_t)(rpm >> 8);
 8001dd2:	1218      	asrs	r0, r3, #8
      outBuff[0] = (uint8_t)(rpm);
 8001dd4:	f88d 3010 	strb.w	r3, [sp, #16]
      outBuff[1] = (uint8_t)(rpm >> 8);
 8001dd8:	f88d 0011 	strb.w	r0, [sp, #17]
      outBuff[2] = (uint8_t)(rpm >> 16);
 8001ddc:	1418      	asrs	r0, r3, #16
      outBuff[3] = (uint8_t)(rpm >> 24);
 8001dde:	161b      	asrs	r3, r3, #24
      outBuff[2] = (uint8_t)(rpm >> 16);
 8001de0:	f88d 0012 	strb.w	r0, [sp, #18]
      outBuff[3] = (uint8_t)(rpm >> 24);
 8001de4:	f88d 3013 	strb.w	r3, [sp, #19]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001de8:	1208      	asrs	r0, r1, #8
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8001dea:	0a13      	lsrs	r3, r2, #8
 8001dec:	f88d 3017 	strb.w	r3, [sp, #23]
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001df0:	f88d 0015 	strb.w	r0, [sp, #21]
      outBuff[6] = (uint8_t)(Durationms);
 8001df4:	f88d 2016 	strb.w	r2, [sp, #22]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001df8:	2308      	movs	r3, #8
 8001dfa:	69a8      	ldr	r0, [r5, #24]
 8001dfc:	aa04      	add	r2, sp, #16
 8001dfe:	21f0      	movs	r1, #240	; 0xf0
 8001e00:	47a0      	blx	r4
    if (bNoError)
 8001e02:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001e06:	2800      	cmp	r0, #0
 8001e08:	d0c4      	beq.n	8001d94 <MCP_ReceivedFrame+0x78>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001e10:	461a      	mov	r2, r3
 8001e12:	21f0      	movs	r1, #240	; 0xf0
 8001e14:	47a0      	blx	r4
}
 8001e16:	b00d      	add	sp, #52	; 0x34
 8001e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001e1a:	2301      	movs	r3, #1
    if (bNoError)
 8001e1c:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001e20:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001e24:	e7b4      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
    	switch(bSysID)
 8001e26:	7833      	ldrb	r3, [r6, #0]
 8001e28:	2b03      	cmp	r3, #3
 8001e2a:	d8ea      	bhi.n	8001e02 <MCP_ReceivedFrame+0xe6>
 8001e2c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001e30:	039203a4 	.word	0x039203a4
 8001e34:	03720383 	.word	0x03720383
      	int16_t throttle_IQ = buffer[4] + (buffer[5] << 8) + (buffer[6] << 16) + (buffer[7] << 24);
 8001e38:	7973      	ldrb	r3, [r6, #5]
 8001e3a:	7930      	ldrb	r0, [r6, #4]
 8001e3c:	eb00 2003 	add.w	r0, r0, r3, lsl #8
      	bNoError = true;
 8001e40:	2401      	movs	r4, #1
      	ESCOOTER_InputThrottleSignal(throttle_IQ);
 8001e42:	b200      	sxth	r0, r0
      	bNoError = true;
 8001e44:	f88d 4009 	strb.w	r4, [sp, #9]
      	ESCOOTER_InputThrottleSignal(throttle_IQ);
 8001e48:	f003 fa3a 	bl	80052c0 <ESCOOTER_InputThrottleSignal>
      	pHandle -> fFcpSend(pHandle->pFCP,ACK_NOERROR, &THROTTLE_SIGNAL_RECEIVED,1);
 8001e4c:	69ee      	ldr	r6, [r5, #28]
 8001e4e:	4a7f      	ldr	r2, [pc, #508]	; (800204c <MCP_ReceivedFrame+0x330>)
 8001e50:	69a8      	ldr	r0, [r5, #24]
 8001e52:	4623      	mov	r3, r4
 8001e54:	21f0      	movs	r1, #240	; 0xf0
 8001e56:	47b0      	blx	r6
  if (RequireAck)
 8001e58:	e7a3      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
      	uint16_t time_Ramp = buffer[8] + (buffer[9] << 8);
 8001e5a:	7a71      	ldrb	r1, [r6, #9]
 8001e5c:	7a32      	ldrb	r2, [r6, #8]
      	int16_t  max_Speed = buffer[4] + (buffer[5] << 8) + (buffer[6] << 16) + (buffer[7] << 24);
 8001e5e:	7973      	ldrb	r3, [r6, #5]
      	int16_t  max_IQ    = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001e60:	7830      	ldrb	r0, [r6, #0]
      	uint16_t time_Ramp = buffer[8] + (buffer[9] << 8);
 8001e62:	eb02 2201 	add.w	r2, r2, r1, lsl #8
      	int16_t  max_Speed = buffer[4] + (buffer[5] << 8) + (buffer[6] << 16) + (buffer[7] << 24);
 8001e66:	7931      	ldrb	r1, [r6, #4]
 8001e68:	eb01 2103 	add.w	r1, r1, r3, lsl #8
      	int16_t  max_IQ    = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001e6c:	7873      	ldrb	r3, [r6, #1]
 8001e6e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
      	bNoError = true;
 8001e72:	2401      	movs	r4, #1
      	ESCOOTER_DriveModeConfig(max_IQ,max_Speed,time_Ramp);
 8001e74:	b292      	uxth	r2, r2
 8001e76:	b209      	sxth	r1, r1
 8001e78:	b200      	sxth	r0, r0
      	bNoError = true;
 8001e7a:	f88d 4009 	strb.w	r4, [sp, #9]
      	ESCOOTER_DriveModeConfig(max_IQ,max_Speed,time_Ramp);
 8001e7e:	f003 fa15 	bl	80052ac <ESCOOTER_DriveModeConfig>
      	pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR, &DRIVE_MODE_CONFIG_SUCCESS,1);
 8001e82:	69ee      	ldr	r6, [r5, #28]
 8001e84:	4a72      	ldr	r2, [pc, #456]	; (8002050 <MCP_ReceivedFrame+0x334>)
 8001e86:	69a8      	ldr	r0, [r5, #24]
 8001e88:	4623      	mov	r3, r4
 8001e8a:	21f0      	movs	r1, #240	; 0xf0
 8001e8c:	47b0      	blx	r6
      	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001e8e:	4871      	ldr	r0, [pc, #452]	; (8002054 <MCP_ReceivedFrame+0x338>)
 8001e90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e94:	f001 ffe4 	bl	8003e60 <HAL_GPIO_TogglePin>
  if (RequireAck)
 8001e98:	e783      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
    	switch(bSysID)
 8001e9a:	7833      	ldrb	r3, [r6, #0]
 8001e9c:	2b06      	cmp	r3, #6
 8001e9e:	d8b0      	bhi.n	8001e02 <MCP_ReceivedFrame+0xe6>
 8001ea0:	a201      	add	r2, pc, #4	; (adr r2, 8001ea8 <MCP_ReceivedFrame+0x18c>)
 8001ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea6:	bf00      	nop
 8001ea8:	080025ed 	.word	0x080025ed
 8001eac:	080025e1 	.word	0x080025e1
 8001eb0:	080025b9 	.word	0x080025b9
 8001eb4:	08001da3 	.word	0x08001da3
 8001eb8:	08001da3 	.word	0x08001da3
 8001ebc:	08001da3 	.word	0x08001da3
 8001ec0:	08001da3 	.word	0x08001da3
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001ec4:	7870      	ldrb	r0, [r6, #1]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001ec6:	7973      	ldrb	r3, [r6, #5]
 8001ec8:	7932      	ldrb	r2, [r6, #4]
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001eca:	7831      	ldrb	r1, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001ecc:	eb02 2203 	add.w	r2, r2, r3, lsl #8
      int32_t torque = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001ed0:	eb01 2100 	add.w	r1, r1, r0, lsl #8
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8001ed4:	b292      	uxth	r2, r2
 8001ed6:	b209      	sxth	r1, r1
 8001ed8:	4628      	mov	r0, r5
 8001eda:	f001 fb71 	bl	80035c0 <UI_ExecTorqueRamp>
 8001ede:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001ee2:	e755      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
 8001ee4:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001ee8:	ac04      	add	r4, sp, #16
 8001eea:	3b01      	subs	r3, #1
 8001eec:	4622      	mov	r2, r4
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001eee:	2000      	movs	r0, #0
 8001ef0:	e004      	b.n	8001efc <MCP_ReceivedFrame+0x1e0>
 8001ef2:	3001      	adds	r0, #1
 8001ef4:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 8001ef6:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001efa:	d00a      	beq.n	8001f12 <MCP_ReceivedFrame+0x1f6>
 8001efc:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001f00:	b2c6      	uxtb	r6, r0
 8001f02:	2900      	cmp	r1, #0
 8001f04:	d1f5      	bne.n	8001ef2 <MCP_ReceivedFrame+0x1d6>
        outBuff[i] = 0;
 8001f06:	f1c6 0220 	rsb	r2, r6, #32
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	4420      	add	r0, r4
 8001f0e:	f006 fcdd 	bl	80088cc <memset>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001f12:	69ee      	ldr	r6, [r5, #28]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001f14:	69a8      	ldr	r0, [r5, #24]
 8001f16:	2320      	movs	r3, #32
 8001f18:	4622      	mov	r2, r4
 8001f1a:	21f0      	movs	r1, #240	; 0xf0
 8001f1c:	47b0      	blx	r6
      bNoError = true;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001f24:	e771      	b.n	8001e0a <MCP_ReceivedFrame+0xee>
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001f26:	4c4c      	ldr	r4, [pc, #304]	; (8002058 <MCP_ReceivedFrame+0x33c>)
      stepList.data = buffer;
 8001f28:	9604      	str	r6, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001f2a:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	a804      	add	r0, sp, #16
      stepList.len = Size;
 8001f30:	f88d 7014 	strb.w	r7, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001f34:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001f38:	f001 fb94 	bl	8003664 <UI_GetMPInfo>
 8001f3c:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 8001f40:	2800      	cmp	r0, #0
 8001f42:	f43f af27 	beq.w	8001d94 <MCP_ReceivedFrame+0x78>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8001f46:	69ee      	ldr	r6, [r5, #28]
 8001f48:	7923      	ldrb	r3, [r4, #4]
 8001f4a:	6822      	ldr	r2, [r4, #0]
 8001f4c:	69a8      	ldr	r0, [r5, #24]
 8001f4e:	21f0      	movs	r1, #240	; 0xf0
 8001f50:	47b0      	blx	r6
  if (RequireAck)
 8001f52:	e726      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001f54:	78f3      	ldrb	r3, [r6, #3]
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001f56:	7870      	ldrb	r0, [r6, #1]
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001f58:	78b2      	ldrb	r2, [r6, #2]
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001f5a:	7831      	ldrb	r1, [r6, #0]
      hIdRef = buffer[2] + (buffer[3] << 8);
 8001f5c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
      hIqRef = buffer[0] + (buffer[1] << 8);
 8001f60:	eb01 2100 	add.w	r1, r1, r0, lsl #8
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 8001f64:	b212      	sxth	r2, r2
 8001f66:	b209      	sxth	r1, r1
 8001f68:	4628      	mov	r0, r5
 8001f6a:	f001 fb6d 	bl	8003648 <UI_SetCurrentReferences>
      bNoError = true;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001f74:	e749      	b.n	8001e0a <MCP_ReceivedFrame+0xee>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001f76:	78b1      	ldrb	r1, [r6, #2]
 8001f78:	7873      	ldrb	r3, [r6, #1]
 8001f7a:	78f2      	ldrb	r2, [r6, #3]
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001f7c:	7970      	ldrb	r0, [r6, #5]
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001f7e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8001f82:	7931      	ldrb	r1, [r6, #4]
 8001f84:	eb03 4302 	add.w	r3, r3, r2, lsl #16
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001f88:	4a34      	ldr	r2, [pc, #208]	; (800205c <MCP_ReceivedFrame+0x340>)
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001f8a:	eb03 6301 	add.w	r3, r3, r1, lsl #24
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001f8e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f92:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
      hDurationms = buffer[7] + (buffer[8] << 8);
 8001f96:	7a31      	ldrb	r1, [r6, #8]
 8001f98:	79f2      	ldrb	r2, [r6, #7]
 8001f9a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
      hFinalTorque = buffer[5] + (buffer[6] << 8);
 8001f9e:	79b1      	ldrb	r1, [r6, #6]
 8001fa0:	eb00 2001 	add.w	r0, r0, r1, lsl #8
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001fa4:	b200      	sxth	r0, r0
 8001fa6:	7831      	ldrb	r1, [r6, #0]
 8001fa8:	9000      	str	r0, [sp, #0]
 8001faa:	b21b      	sxth	r3, r3
 8001fac:	b292      	uxth	r2, r2
 8001fae:	4628      	mov	r0, r5
 8001fb0:	f001 fb2e 	bl	8003610 <UI_SetRevupData>
 8001fb4:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001fb8:	e6ea      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001fba:	7871      	ldrb	r1, [r6, #1]
 8001fbc:	7833      	ldrb	r3, [r6, #0]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001fbe:	7970      	ldrb	r0, [r6, #5]
 8001fc0:	7932      	ldrb	r2, [r6, #4]
      int32_t rpm = buffer[0] + (buffer[1] << 8) + (buffer[2] << 16) + (buffer[3] << 24);
 8001fc2:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8001fc6:	78b1      	ldrb	r1, [r6, #2]
 8001fc8:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8001fcc:	78f1      	ldrb	r1, [r6, #3]
      uint16_t duration = buffer[4] + (buffer[5] << 8);
 8001fce:	eb02 2200 	add.w	r2, r2, r0, lsl #8
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001fd2:	eb03 6101 	add.w	r1, r3, r1, lsl #24
 8001fd6:	b292      	uxth	r2, r2
 8001fd8:	4628      	mov	r0, r5
 8001fda:	f001 fadf 	bl	800359c <UI_ExecSpeedRamp>
 8001fde:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001fe2:	e6d5      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
        outBuff[i] = 0;
 8001fe4:	ac04      	add	r4, sp, #16
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	2220      	movs	r2, #32
 8001fea:	4620      	mov	r0, r4
 8001fec:	f006 fc6e 	bl	80088cc <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001ff0:	f8d5 70a8 	ldr.w	r7, [r5, #168]	; 0xa8
 8001ff4:	f10d 0012 	add.w	r0, sp, #18
 8001ff8:	1e79      	subs	r1, r7, #1
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	e004      	b.n	8002008 <MCP_ReceivedFrame+0x2ec>
 8001ffe:	2b1d      	cmp	r3, #29
        outBuff[3+i] = pHandle->s_fwVer[i];
 8002000:	f800 2f01 	strb.w	r2, [r0, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8002004:	f000 832f 	beq.w	8002666 <MCP_ReceivedFrame+0x94a>
 8002008:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800200c:	2a09      	cmp	r2, #9
 800200e:	b2de      	uxtb	r6, r3
 8002010:	f103 0301 	add.w	r3, r3, #1
 8002014:	d1f3      	bne.n	8001ffe <MCP_ReceivedFrame+0x2e2>
      outBuff[0] = pHandle->s_fwVer[i+5];
 8002016:	1d72      	adds	r2, r6, #5
      outBuff[1] = pHandle->s_fwVer[i+7];
 8002018:	1df3      	adds	r3, r6, #7
      outBuff[2] = pHandle->s_fwVer[i+9];
 800201a:	3609      	adds	r6, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 800201c:	b2d2      	uxtb	r2, r2
      outBuff[1] = pHandle->s_fwVer[i+7];
 800201e:	b2db      	uxtb	r3, r3
      outBuff[2] = pHandle->s_fwVer[i+9];
 8002020:	b2f6      	uxtb	r6, r6
      outBuff[0] = pHandle->s_fwVer[i+5];
 8002022:	5cba      	ldrb	r2, [r7, r2]
 8002024:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 8002028:	5cfb      	ldrb	r3, [r7, r3]
 800202a:	f88d 3011 	strb.w	r3, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 800202e:	5dbb      	ldrb	r3, [r7, r6]
 8002030:	f88d 3012 	strb.w	r3, [sp, #18]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8002034:	69ee      	ldr	r6, [r5, #28]
 8002036:	e76d      	b.n	8001f14 <MCP_ReceivedFrame+0x1f8>
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8002038:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 800203a:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 800203c:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8002040:	4628      	mov	r0, r5
 8002042:	f001 fa6f 	bl	8003524 <UI_ExecCmd>
 8002046:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800204a:	e6a1      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
 800204c:	2000056a 	.word	0x2000056a
 8002050:	20000569 	.word	0x20000569
 8002054:	40020400 	.word	0x40020400
 8002058:	20000afc 	.word	0x20000afc
 800205c:	2aaaaaab 	.word	0x2aaaaaab
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002060:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 8002062:	2303      	movs	r3, #3
 8002064:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8002068:	2988      	cmp	r1, #136	; 0x88
 800206a:	f63f aeca 	bhi.w	8001e02 <MCP_ReceivedFrame+0xe6>
 800206e:	a301      	add	r3, pc, #4	; (adr r3, 8002074 <MCP_ReceivedFrame+0x358>)
 8002070:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8002074:	0800261f 	.word	0x0800261f
 8002078:	08002593 	.word	0x08002593
 800207c:	0800261f 	.word	0x0800261f
 8002080:	0800261f 	.word	0x0800261f
 8002084:	08002593 	.word	0x08002593
 8002088:	080024d1 	.word	0x080024d1
 800208c:	080024d1 	.word	0x080024d1
 8002090:	080024d1 	.word	0x080024d1
 8002094:	080024d1 	.word	0x080024d1
 8002098:	080024d1 	.word	0x080024d1
 800209c:	080024d1 	.word	0x080024d1
 80020a0:	080024d1 	.word	0x080024d1
 80020a4:	080024d1 	.word	0x080024d1
 80020a8:	080024d1 	.word	0x080024d1
 80020ac:	080024d1 	.word	0x080024d1
 80020b0:	080024d1 	.word	0x080024d1
 80020b4:	080024d1 	.word	0x080024d1
 80020b8:	080024d1 	.word	0x080024d1
 80020bc:	080024d1 	.word	0x080024d1
 80020c0:	080024d1 	.word	0x080024d1
 80020c4:	080024d1 	.word	0x080024d1
 80020c8:	080024d1 	.word	0x080024d1
 80020cc:	080024d1 	.word	0x080024d1
 80020d0:	080024d1 	.word	0x080024d1
 80020d4:	080024d1 	.word	0x080024d1
 80020d8:	080024d1 	.word	0x080024d1
 80020dc:	080024d1 	.word	0x080024d1
 80020e0:	080024d1 	.word	0x080024d1
 80020e4:	08001e03 	.word	0x08001e03
 80020e8:	08001e03 	.word	0x08001e03
 80020ec:	08002593 	.word	0x08002593
 80020f0:	080024d1 	.word	0x080024d1
 80020f4:	080024d1 	.word	0x080024d1
 80020f8:	080024d1 	.word	0x080024d1
 80020fc:	0800261f 	.word	0x0800261f
 8002100:	08001e03 	.word	0x08001e03
 8002104:	08001e03 	.word	0x08001e03
 8002108:	08001e03 	.word	0x08001e03
 800210c:	08001e03 	.word	0x08001e03
 8002110:	08001e03 	.word	0x08001e03
 8002114:	08001e03 	.word	0x08001e03
 8002118:	08001e03 	.word	0x08001e03
 800211c:	08001e03 	.word	0x08001e03
 8002120:	08001e03 	.word	0x08001e03
 8002124:	08001e03 	.word	0x08001e03
 8002128:	08001e03 	.word	0x08001e03
 800212c:	08001e03 	.word	0x08001e03
 8002130:	08001e03 	.word	0x08001e03
 8002134:	08001e03 	.word	0x08001e03
 8002138:	08001e03 	.word	0x08001e03
 800213c:	08001e03 	.word	0x08001e03
 8002140:	08001e03 	.word	0x08001e03
 8002144:	08001e03 	.word	0x08001e03
 8002148:	08001e03 	.word	0x08001e03
 800214c:	08001e03 	.word	0x08001e03
 8002150:	08001e03 	.word	0x08001e03
 8002154:	08001e03 	.word	0x08001e03
 8002158:	08001e03 	.word	0x08001e03
 800215c:	08001e03 	.word	0x08001e03
 8002160:	08001e03 	.word	0x08001e03
 8002164:	08001e03 	.word	0x08001e03
 8002168:	08001e03 	.word	0x08001e03
 800216c:	08001e03 	.word	0x08001e03
 8002170:	08001e03 	.word	0x08001e03
 8002174:	08001e03 	.word	0x08001e03
 8002178:	080024d1 	.word	0x080024d1
 800217c:	08001e03 	.word	0x08001e03
 8002180:	08001e03 	.word	0x08001e03
 8002184:	08001e03 	.word	0x08001e03
 8002188:	08001e03 	.word	0x08001e03
 800218c:	08002593 	.word	0x08002593
 8002190:	08002593 	.word	0x08002593
 8002194:	08002593 	.word	0x08002593
 8002198:	080024d1 	.word	0x080024d1
 800219c:	080024d1 	.word	0x080024d1
 80021a0:	080024d1 	.word	0x080024d1
 80021a4:	080024d1 	.word	0x080024d1
 80021a8:	0800261f 	.word	0x0800261f
 80021ac:	08002593 	.word	0x08002593
 80021b0:	080024d1 	.word	0x080024d1
 80021b4:	080024d1 	.word	0x080024d1
 80021b8:	080024d1 	.word	0x080024d1
 80021bc:	080024d1 	.word	0x080024d1
 80021c0:	080024d1 	.word	0x080024d1
 80021c4:	080024d1 	.word	0x080024d1
 80021c8:	080024d1 	.word	0x080024d1
 80021cc:	080024d1 	.word	0x080024d1
 80021d0:	080024d1 	.word	0x080024d1
 80021d4:	080024d1 	.word	0x080024d1
 80021d8:	080024d1 	.word	0x080024d1
 80021dc:	0800261f 	.word	0x0800261f
 80021e0:	08002593 	.word	0x08002593
 80021e4:	08001e03 	.word	0x08001e03
 80021e8:	080024d1 	.word	0x080024d1
 80021ec:	080024d1 	.word	0x080024d1
 80021f0:	080024d1 	.word	0x080024d1
 80021f4:	080024d1 	.word	0x080024d1
 80021f8:	080024d1 	.word	0x080024d1
 80021fc:	08001e03 	.word	0x08001e03
 8002200:	08001e03 	.word	0x08001e03
 8002204:	080024d1 	.word	0x080024d1
 8002208:	080024d1 	.word	0x080024d1
 800220c:	0800261f 	.word	0x0800261f
 8002210:	0800261f 	.word	0x0800261f
 8002214:	08002593 	.word	0x08002593
 8002218:	08002593 	.word	0x08002593
 800221c:	08002593 	.word	0x08002593
 8002220:	08002593 	.word	0x08002593
 8002224:	08002593 	.word	0x08002593
 8002228:	0800261f 	.word	0x0800261f
 800222c:	080024d1 	.word	0x080024d1
 8002230:	080024d1 	.word	0x080024d1
 8002234:	08002593 	.word	0x08002593
 8002238:	08001e03 	.word	0x08001e03
 800223c:	080024d1 	.word	0x080024d1
 8002240:	080024d1 	.word	0x080024d1
 8002244:	0800261f 	.word	0x0800261f
 8002248:	08002593 	.word	0x08002593
 800224c:	08002593 	.word	0x08002593
 8002250:	08002593 	.word	0x08002593
 8002254:	08002593 	.word	0x08002593
 8002258:	08002593 	.word	0x08002593
 800225c:	08002593 	.word	0x08002593
 8002260:	08002593 	.word	0x08002593
 8002264:	08002593 	.word	0x08002593
 8002268:	08002593 	.word	0x08002593
 800226c:	08002593 	.word	0x08002593
 8002270:	08002593 	.word	0x08002593
 8002274:	0800261f 	.word	0x0800261f
 8002278:	08001e03 	.word	0x08001e03
 800227c:	0800261f 	.word	0x0800261f
 8002280:	08002593 	.word	0x08002593
 8002284:	08002593 	.word	0x08002593
 8002288:	08002593 	.word	0x08002593
 800228c:	080024d1 	.word	0x080024d1
 8002290:	080024d1 	.word	0x080024d1
 8002294:	080024d1 	.word	0x080024d1
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8002298:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 800229a:	2305      	movs	r3, #5
 800229c:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 80022a0:	2988      	cmp	r1, #136	; 0x88
 80022a2:	f200 8127 	bhi.w	80024f4 <MCP_ReceivedFrame+0x7d8>
 80022a6:	a301      	add	r3, pc, #4	; (adr r3, 80022ac <MCP_ReceivedFrame+0x590>)
 80022a8:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 80022ac:	08002655 	.word	0x08002655
 80022b0:	080024f5 	.word	0x080024f5
 80022b4:	080024f5 	.word	0x080024f5
 80022b8:	08002645 	.word	0x08002645
 80022bc:	080024f5 	.word	0x080024f5
 80022c0:	08002501 	.word	0x08002501
 80022c4:	08002501 	.word	0x08002501
 80022c8:	08002501 	.word	0x08002501
 80022cc:	08002501 	.word	0x08002501
 80022d0:	08002501 	.word	0x08002501
 80022d4:	08002501 	.word	0x08002501
 80022d8:	08002501 	.word	0x08002501
 80022dc:	08002501 	.word	0x08002501
 80022e0:	08002501 	.word	0x08002501
 80022e4:	08002501 	.word	0x08002501
 80022e8:	08002501 	.word	0x08002501
 80022ec:	080025fd 	.word	0x080025fd
 80022f0:	080025fd 	.word	0x080025fd
 80022f4:	080024f5 	.word	0x080024f5
 80022f8:	080024f5 	.word	0x080024f5
 80022fc:	08002501 	.word	0x08002501
 8002300:	08002501 	.word	0x08002501
 8002304:	08002501 	.word	0x08002501
 8002308:	08002501 	.word	0x08002501
 800230c:	08002501 	.word	0x08002501
 8002310:	080024f5 	.word	0x080024f5
 8002314:	080024f5 	.word	0x080024f5
 8002318:	080024f5 	.word	0x080024f5
 800231c:	08001f1f 	.word	0x08001f1f
 8002320:	08001f1f 	.word	0x08001f1f
 8002324:	080024f5 	.word	0x080024f5
 8002328:	080024f5 	.word	0x080024f5
 800232c:	080024f5 	.word	0x080024f5
 8002330:	080024f5 	.word	0x080024f5
 8002334:	080024f5 	.word	0x080024f5
 8002338:	080024f5 	.word	0x080024f5
 800233c:	080024f5 	.word	0x080024f5
 8002340:	080024f5 	.word	0x080024f5
 8002344:	080024f5 	.word	0x080024f5
 8002348:	080024f5 	.word	0x080024f5
 800234c:	080024f5 	.word	0x080024f5
 8002350:	080024f5 	.word	0x080024f5
 8002354:	080024f5 	.word	0x080024f5
 8002358:	080024f5 	.word	0x080024f5
 800235c:	080024f5 	.word	0x080024f5
 8002360:	080024f5 	.word	0x080024f5
 8002364:	080024f5 	.word	0x080024f5
 8002368:	080024f5 	.word	0x080024f5
 800236c:	080024f5 	.word	0x080024f5
 8002370:	080024f5 	.word	0x080024f5
 8002374:	080024f5 	.word	0x080024f5
 8002378:	080024f5 	.word	0x080024f5
 800237c:	080024f5 	.word	0x080024f5
 8002380:	080024f5 	.word	0x080024f5
 8002384:	080024f5 	.word	0x080024f5
 8002388:	080024f5 	.word	0x080024f5
 800238c:	080024f5 	.word	0x080024f5
 8002390:	080024f5 	.word	0x080024f5
 8002394:	080024f5 	.word	0x080024f5
 8002398:	080024f5 	.word	0x080024f5
 800239c:	080024f5 	.word	0x080024f5
 80023a0:	080024f5 	.word	0x080024f5
 80023a4:	080024f5 	.word	0x080024f5
 80023a8:	080024f5 	.word	0x080024f5
 80023ac:	080024f5 	.word	0x080024f5
 80023b0:	08002501 	.word	0x08002501
 80023b4:	080024f5 	.word	0x080024f5
 80023b8:	080024f5 	.word	0x080024f5
 80023bc:	080024f5 	.word	0x080024f5
 80023c0:	080024f5 	.word	0x080024f5
 80023c4:	080025fd 	.word	0x080025fd
 80023c8:	080025fd 	.word	0x080025fd
 80023cc:	080025fd 	.word	0x080025fd
 80023d0:	080024f5 	.word	0x080024f5
 80023d4:	080024f5 	.word	0x080024f5
 80023d8:	080024f5 	.word	0x080024f5
 80023dc:	080024f5 	.word	0x080024f5
 80023e0:	080024f5 	.word	0x080024f5
 80023e4:	080024f5 	.word	0x080024f5
 80023e8:	08002501 	.word	0x08002501
 80023ec:	080024f5 	.word	0x080024f5
 80023f0:	080024f5 	.word	0x080024f5
 80023f4:	080024f5 	.word	0x080024f5
 80023f8:	08002501 	.word	0x08002501
 80023fc:	08002501 	.word	0x08002501
 8002400:	08002501 	.word	0x08002501
 8002404:	08002501 	.word	0x08002501
 8002408:	08002501 	.word	0x08002501
 800240c:	08002501 	.word	0x08002501
 8002410:	08002501 	.word	0x08002501
 8002414:	080024f5 	.word	0x080024f5
 8002418:	080025fd 	.word	0x080025fd
 800241c:	080024f5 	.word	0x080024f5
 8002420:	080024f5 	.word	0x080024f5
 8002424:	080024f5 	.word	0x080024f5
 8002428:	080024f5 	.word	0x080024f5
 800242c:	080024f5 	.word	0x080024f5
 8002430:	08002501 	.word	0x08002501
 8002434:	080024f5 	.word	0x080024f5
 8002438:	080024f5 	.word	0x080024f5
 800243c:	08002501 	.word	0x08002501
 8002440:	08002501 	.word	0x08002501
 8002444:	080024f5 	.word	0x080024f5
 8002448:	080024f5 	.word	0x080024f5
 800244c:	080024f5 	.word	0x080024f5
 8002450:	080024f5 	.word	0x080024f5
 8002454:	080024f5 	.word	0x080024f5
 8002458:	080024f5 	.word	0x080024f5
 800245c:	080024f5 	.word	0x080024f5
 8002460:	080024f5 	.word	0x080024f5
 8002464:	080024f5 	.word	0x080024f5
 8002468:	080024f5 	.word	0x080024f5
 800246c:	080024f5 	.word	0x080024f5
 8002470:	080024f5 	.word	0x080024f5
 8002474:	080024f5 	.word	0x080024f5
 8002478:	080024f5 	.word	0x080024f5
 800247c:	08002645 	.word	0x08002645
 8002480:	080025fd 	.word	0x080025fd
 8002484:	080025fd 	.word	0x080025fd
 8002488:	080025fd 	.word	0x080025fd
 800248c:	080025fd 	.word	0x080025fd
 8002490:	080025fd 	.word	0x080025fd
 8002494:	080024f5 	.word	0x080024f5
 8002498:	080024f5 	.word	0x080024f5
 800249c:	080024f5 	.word	0x080024f5
 80024a0:	080025fd 	.word	0x080025fd
 80024a4:	080025fd 	.word	0x080025fd
 80024a8:	080024f5 	.word	0x080024f5
 80024ac:	080024f5 	.word	0x080024f5
 80024b0:	080024f5 	.word	0x080024f5
 80024b4:	080024f5 	.word	0x080024f5
 80024b8:	080024f5 	.word	0x080024f5
 80024bc:	080024f5 	.word	0x080024f5
 80024c0:	080024f5 	.word	0x080024f5
 80024c4:	08002501 	.word	0x08002501
 80024c8:	08002501 	.word	0x08002501
 80024cc:	08002501 	.word	0x08002501
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 80024d0:	f10d 0209 	add.w	r2, sp, #9
 80024d4:	4628      	mov	r0, r5
 80024d6:	f000 fe21 	bl	800311c <UI_GetReg>
          if ( bNoError == true )
 80024da:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 80024de:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f43f ac57 	beq.w	8001d94 <MCP_ReceivedFrame+0x78>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 80024e6:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 80024ea:	2302      	movs	r3, #2
 80024ec:	aa04      	add	r2, sp, #16
 80024ee:	21f0      	movs	r1, #240	; 0xf0
 80024f0:	47a0      	blx	r4
  if (RequireAck)
 80024f2:	e456      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 80024f4:	2302      	movs	r3, #2
    if (bNoError)
 80024f6:	f89d 0009 	ldrb.w	r0, [sp, #9]
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 80024fa:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 80024fe:	e447      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
          int32_t wValue = buffer[1] + (buffer[2] << 8);
 8002500:	78b2      	ldrb	r2, [r6, #2]
 8002502:	7873      	ldrb	r3, [r6, #1]
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002504:	4628      	mov	r0, r5
 8002506:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 800250a:	f000 fd47 	bl	8002f9c <UI_SetReg>
 800250e:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8002512:	e43d      	b.n	8001d90 <MCP_ReceivedFrame+0x74>
               bNoError = true;
 8002514:	2301      	movs	r3, #1
               pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR, &debug_torque_output,1);
 8002516:	69ec      	ldr	r4, [r5, #28]
 8002518:	4a55      	ldr	r2, [pc, #340]	; (8002670 <MCP_ReceivedFrame+0x954>)
 800251a:	69a8      	ldr	r0, [r5, #24]
               bNoError = true;
 800251c:	f88d 3009 	strb.w	r3, [sp, #9]
               pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR, &debug_torque_output,1);
 8002520:	21f0      	movs	r1, #240	; 0xf0
 8002522:	47a0      	blx	r4
               ESCOOTER_DriveModeConfig(11450,480,3000);
 8002524:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002528:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800252c:	f642 40ba 	movw	r0, #11450	; 0x2cba
 8002530:	f002 febc 	bl	80052ac <ESCOOTER_DriveModeConfig>
  if (RequireAck)
 8002534:	e435      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
    		   bNoError = true;
 8002536:	2301      	movs	r3, #1
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&release_Brake,1);
 8002538:	69ec      	ldr	r4, [r5, #28]
 800253a:	4a4e      	ldr	r2, [pc, #312]	; (8002674 <MCP_ReceivedFrame+0x958>)
 800253c:	69a8      	ldr	r0, [r5, #24]
    		   bNoError = true;
 800253e:	f88d 3009 	strb.w	r3, [sp, #9]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&release_Brake,1);
 8002542:	21f0      	movs	r1, #240	; 0xf0
 8002544:	47a0      	blx	r4
    		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,GPIO_PIN_RESET);
 8002546:	484c      	ldr	r0, [pc, #304]	; (8002678 <MCP_ReceivedFrame+0x95c>)
 8002548:	2200      	movs	r2, #0
 800254a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800254e:	f001 fc83 	bl	8003e58 <HAL_GPIO_WritePin>
  if (RequireAck)
 8002552:	e426      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
              bNoError = true;
 8002554:	2401      	movs	r4, #1
              pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&BRAKE_SIGNAL_RECEIVED,1);
 8002556:	4623      	mov	r3, r4
 8002558:	e9d5 0606 	ldrd	r0, r6, [r5, #24]
 800255c:	4a47      	ldr	r2, [pc, #284]	; (800267c <MCP_ReceivedFrame+0x960>)
              bNoError = true;
 800255e:	f88d 4009 	strb.w	r4, [sp, #9]
              pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&BRAKE_SIGNAL_RECEIVED,1);
 8002562:	21f0      	movs	r1, #240	; 0xf0
 8002564:	47b0      	blx	r6
              HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,GPIO_PIN_SET);
 8002566:	4844      	ldr	r0, [pc, #272]	; (8002678 <MCP_ReceivedFrame+0x95c>)
 8002568:	4622      	mov	r2, r4
 800256a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800256e:	f001 fc73 	bl	8003e58 <HAL_GPIO_WritePin>
              MOTOR_BRAKE();
 8002572:	f002 fe77 	bl	8005264 <MOTOR_BRAKE>
  if (RequireAck)
 8002576:	e414      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
               bNoError = true;
 8002578:	2301      	movs	r3, #1
               pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&THROTTLE_SIGNAL_RECEIVED,1);
 800257a:	69ec      	ldr	r4, [r5, #28]
 800257c:	4a40      	ldr	r2, [pc, #256]	; (8002680 <MCP_ReceivedFrame+0x964>)
 800257e:	69a8      	ldr	r0, [r5, #24]
               bNoError = true;
 8002580:	f88d 3009 	strb.w	r3, [sp, #9]
               pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&THROTTLE_SIGNAL_RECEIVED,1);
 8002584:	21f0      	movs	r1, #240	; 0xf0
 8002586:	47a0      	blx	r4
               ESCOOTER_InputThrottleSignal(7600);
 8002588:	f641 50b0 	movw	r0, #7600	; 0x1db0
 800258c:	f002 fe98 	bl	80052c0 <ESCOOTER_InputThrottleSignal>
  if (RequireAck)
 8002590:	e407      	b.n	8001da2 <MCP_ReceivedFrame+0x86>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8002592:	f10d 0209 	add.w	r2, sp, #9
 8002596:	4628      	mov	r0, r5
 8002598:	f000 fdc0 	bl	800311c <UI_GetReg>
          if ( bNoError == true )
 800259c:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 80025a0:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f43f abf6 	beq.w	8001d94 <MCP_ReceivedFrame+0x78>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 80025a8:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 80025ac:	2304      	movs	r3, #4
 80025ae:	aa04      	add	r2, sp, #16
 80025b0:	21f0      	movs	r1, #240	; 0xf0
 80025b2:	47a0      	blx	r4
  if (RequireAck)
 80025b4:	f7ff bbf5 	b.w	8001da2 <MCP_ReceivedFrame+0x86>
                bNoError = true;
 80025b8:	2401      	movs	r4, #1
                uint8_t heartbeat = 0x20;
 80025ba:	2620      	movs	r6, #32
                bNoError = true;
 80025bc:	f88d 4009 	strb.w	r4, [sp, #9]
                POWER_PACKET_ACK();
 80025c0:	f006 f874 	bl	80086ac <POWER_PACKET_ACK>
                Stop_RetransmissionTimer();
 80025c4:	f006 f858 	bl	8008678 <Stop_RetransmissionTimer>
                pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&heartbeat,1);
 80025c8:	4623      	mov	r3, r4
 80025ca:	aa04      	add	r2, sp, #16
 80025cc:	21f0      	movs	r1, #240	; 0xf0
 80025ce:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
                uint8_t heartbeat = 0x20;
 80025d2:	f88d 6010 	strb.w	r6, [sp, #16]
                pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&heartbeat,1);
 80025d6:	47a0      	blx	r4
                retransmissionTimerStart();
 80025d8:	f006 f85a 	bl	8008690 <retransmissionTimerStart>
  if (RequireAck)
 80025dc:	f7ff bbe1 	b.w	8001da2 <MCP_ReceivedFrame+0x86>
    	    	uint8_t BRAKE_SIGNAL_RECEIVED = 0x06;
 80025e0:	2306      	movs	r3, #6
 80025e2:	f88d 3010 	strb.w	r3, [sp, #16]
    	    	pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&BRAKE_SIGNAL_RECEIVED,1);
 80025e6:	69ec      	ldr	r4, [r5, #28]
 80025e8:	2301      	movs	r3, #1
 80025ea:	e406      	b.n	8001dfa <MCP_ReceivedFrame+0xde>
                 bNoError = true;
 80025ec:	2301      	movs	r3, #1
                 POWER_CHANGE_STATE(POWER_OFF);
 80025ee:	2000      	movs	r0, #0
                 bNoError = true;
 80025f0:	f88d 3009 	strb.w	r3, [sp, #9]
                 POWER_CHANGE_STATE(POWER_OFF);
 80025f4:	f006 f83a 	bl	800866c <POWER_CHANGE_STATE>
  if (RequireAck)
 80025f8:	f7ff bbd3 	b.w	8001da2 <MCP_ReceivedFrame+0x86>
          int32_t wValue = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 80025fc:	78b2      	ldrb	r2, [r6, #2]
 80025fe:	7873      	ldrb	r3, [r6, #1]
 8002600:	78f0      	ldrb	r0, [r6, #3]
 8002602:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002606:	7932      	ldrb	r2, [r6, #4]
 8002608:	eb03 4300 	add.w	r3, r3, r0, lsl #16
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 800260c:	eb03 6202 	add.w	r2, r3, r2, lsl #24
 8002610:	4628      	mov	r0, r5
 8002612:	f000 fcc3 	bl	8002f9c <UI_SetReg>
 8002616:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800261a:	f7ff bbb9 	b.w	8001d90 <MCP_ReceivedFrame+0x74>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 800261e:	f10d 0209 	add.w	r2, sp, #9
 8002622:	4628      	mov	r0, r5
 8002624:	f000 fd7a 	bl	800311c <UI_GetReg>
           if ( bNoError == true )
 8002628:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 800262c:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 800262e:	2b00      	cmp	r3, #0
 8002630:	f43f abb0 	beq.w	8001d94 <MCP_ReceivedFrame+0x78>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8002634:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8002638:	2301      	movs	r3, #1
 800263a:	aa04      	add	r2, sp, #16
 800263c:	21f0      	movs	r1, #240	; 0xf0
 800263e:	47a0      	blx	r4
  if (RequireAck)
 8002640:	f7ff bbaf 	b.w	8001da2 <MCP_ReceivedFrame+0x86>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8002644:	7872      	ldrb	r2, [r6, #1]
 8002646:	4628      	mov	r0, r5
 8002648:	f000 fca8 	bl	8002f9c <UI_SetReg>
 800264c:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8002650:	f7ff bb9e 	b.w	8001d90 <MCP_ReceivedFrame+0x74>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8002654:	7872      	ldrb	r2, [r6, #1]
 8002656:	2100      	movs	r1, #0
 8002658:	4628      	mov	r0, r5
 800265a:	f000 fc9f 	bl	8002f9c <UI_SetReg>
 800265e:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8002662:	f7ff bb95 	b.w	8001d90 <MCP_ReceivedFrame+0x74>
 8002666:	2626      	movs	r6, #38	; 0x26
 8002668:	2324      	movs	r3, #36	; 0x24
 800266a:	2222      	movs	r2, #34	; 0x22
 800266c:	e4d9      	b.n	8002022 <MCP_ReceivedFrame+0x306>
 800266e:	bf00      	nop
 8002670:	2000056b 	.word	0x2000056b
 8002674:	2000056c 	.word	0x2000056c
 8002678:	40020400 	.word	0x40020400
 800267c:	20000568 	.word	0x20000568
 8002680:	2000056a 	.word	0x2000056a

08002684 <MCP_WaitNextFrame>:
{
 8002684:	b510      	push	{r4, lr}
 8002686:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8002688:	6980      	ldr	r0, [r0, #24]
 800268a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800268c:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 800268e:	2280      	movs	r2, #128	; 0x80
 8002690:	f884 20ac 	strb.w	r2, [r4, #172]	; 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 8002694:	6a23      	ldr	r3, [r4, #32]
 8002696:	69a0      	ldr	r0, [r4, #24]
}
 8002698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 800269c:	4718      	bx	r3
 800269e:	bf00      	nop

080026a0 <MCP_Init>:
{
 80026a0:	b570      	push	{r4, r5, r6, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	4604      	mov	r4, r0
 80026a6:	461d      	mov	r5, r3
 80026a8:	9b07      	ldr	r3, [sp, #28]
  pHandle->s_fwVer = s_fwVer;
 80026aa:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
  FCP_SetClient( pFCP, pHandle,
 80026ae:	4b09      	ldr	r3, [pc, #36]	; (80026d4 <MCP_Init+0x34>)
  pHandle->pFCP = pFCP;
 80026b0:	61a1      	str	r1, [r4, #24]
{
 80026b2:	4608      	mov	r0, r1
 80026b4:	4616      	mov	r6, r2
  FCP_SetClient( pFCP, pHandle,
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	4a07      	ldr	r2, [pc, #28]	; (80026d8 <MCP_Init+0x38>)
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <MCP_Init+0x3c>)
 80026bc:	4621      	mov	r1, r4
 80026be:	f004 f845 	bl	800674c <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 80026c2:	9b06      	ldr	r3, [sp, #24]
 80026c4:	6263      	str	r3, [r4, #36]	; 0x24
  pHandle->fFcpReceive = fFcpReceive;
 80026c6:	e9c4 6507 	strd	r6, r5, [r4, #28]
  MCP_WaitNextFrame(pHandle);
 80026ca:	4620      	mov	r0, r4
 80026cc:	f7ff ffda 	bl	8002684 <MCP_WaitNextFrame>
}
 80026d0:	b002      	add	sp, #8
 80026d2:	bd70      	pop	{r4, r5, r6, pc}
 80026d4:	080026e1 	.word	0x080026e1
 80026d8:	080026e9 	.word	0x080026e9
 80026dc:	08001d1d 	.word	0x08001d1d

080026e0 <MCP_OnTimeOut>:
{
 80026e0:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 80026e2:	f7ff ffcf 	bl	8002684 <MCP_WaitNextFrame>
}
 80026e6:	bd08      	pop	{r3, pc}

080026e8 <MCP_SentFrame>:
{
 80026e8:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 80026ea:	f7ff ffcb 	bl	8002684 <MCP_WaitNextFrame>
}
 80026ee:	bd08      	pop	{r3, pc}

080026f0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80026f0:	b500      	push	{lr}
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 80026f2:	4b0a      	ldr	r3, [pc, #40]	; (800271c <MX_MotorControl_Init+0x2c>)
 80026f4:	4a0a      	ldr	r2, [pc, #40]	; (8002720 <MX_MotorControl_Init+0x30>)
{
 80026f6:	b083      	sub	sp, #12
  MCboot(pMCI,pMCT);
 80026f8:	4619      	mov	r1, r3
 80026fa:	4610      	mov	r0, r2
 80026fc:	f7fe ff94 	bl	8001628 <MCboot>
  mc_lock_pins();
 8002700:	f7ff fa90 	bl	8001c24 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8002704:	4907      	ldr	r1, [pc, #28]	; (8002724 <MX_MotorControl_Init+0x34>)
 8002706:	9100      	str	r1, [sp, #0]
 8002708:	4807      	ldr	r0, [pc, #28]	; (8002728 <MX_MotorControl_Init+0x38>)
 800270a:	4b04      	ldr	r3, [pc, #16]	; (800271c <MX_MotorControl_Init+0x2c>)
 800270c:	4a04      	ldr	r2, [pc, #16]	; (8002720 <MX_MotorControl_Init+0x30>)
 800270e:	2101      	movs	r1, #1
 8002710:	f000 fbc2 	bl	8002e98 <UI_TaskInit>
}
 8002714:	b003      	add	sp, #12
 8002716:	f85d fb04 	ldr.w	pc, [sp], #4
 800271a:	bf00      	nop
 800271c:	20000b08 	.word	0x20000b08
 8002720:	20000b04 	.word	0x20000b04
 8002724:	08008d8c 	.word	0x08008d8c
 8002728:	20000570 	.word	0x20000570

0800272c <vPortSetupTimerInterrupt>:

void vPortSetupTimerInterrupt( void )
{
 800272c:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 800272e:	f001 fe6f 	bl	8004410 <HAL_RCC_GetHCLKFreq>
 8002732:	4b04      	ldr	r3, [pc, #16]	; (8002744 <vPortSetupTimerInterrupt+0x18>)
 8002734:	fba3 3000 	umull	r3, r0, r3, r0
 8002738:	09c0      	lsrs	r0, r0, #7
}
 800273a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 800273e:	f001 ba7f 	b.w	8003c40 <HAL_SYSTICK_Config>
 8002742:	bf00      	nop
 8002744:	10624dd3 	.word	0x10624dd3

08002748 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002748:	4b6b      	ldr	r3, [pc, #428]	; (80028f8 <RCM_RegisterRegConv+0x1b0>)
 800274a:	681a      	ldr	r2, [r3, #0]
{
 800274c:	b570      	push	{r4, r5, r6, lr}
 800274e:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002750:	2a00      	cmp	r2, #0
 8002752:	d02f      	beq.n	80027b4 <RCM_RegisterRegConv+0x6c>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002754:	f890 c004 	ldrb.w	ip, [r0, #4]
 8002758:	7910      	ldrb	r0, [r2, #4]
 800275a:	4584      	cmp	ip, r0
 800275c:	d01d      	beq.n	800279a <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800275e:	685c      	ldr	r4, [r3, #4]
 8002760:	2c00      	cmp	r4, #0
 8002762:	f000 80ac 	beq.w	80028be <RCM_RegisterRegConv+0x176>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002766:	7922      	ldrb	r2, [r4, #4]
 8002768:	4562      	cmp	r2, ip
  uint8_t handle=255;
 800276a:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800276e:	d02b      	beq.n	80027c8 <RCM_RegisterRegConv+0x80>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002770:	689c      	ldr	r4, [r3, #8]
 8002772:	2c00      	cmp	r4, #0
 8002774:	f000 808f 	beq.w	8002896 <RCM_RegisterRegConv+0x14e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002778:	7922      	ldrb	r2, [r4, #4]
 800277a:	4562      	cmp	r2, ip
 800277c:	d02a      	beq.n	80027d4 <RCM_RegisterRegConv+0x8c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800277e:	68dc      	ldr	r4, [r3, #12]
 8002780:	2c00      	cmp	r4, #0
 8002782:	f000 8091 	beq.w	80028a8 <RCM_RegisterRegConv+0x160>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002786:	7922      	ldrb	r2, [r4, #4]
 8002788:	4562      	cmp	r2, ip
 800278a:	f000 8092 	beq.w	80028b2 <RCM_RegisterRegConv+0x16a>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 800278e:	2803      	cmp	r0, #3
 8002790:	bf88      	it	hi
 8002792:	20ff      	movhi	r0, #255	; 0xff
 8002794:	f240 80a1 	bls.w	80028da <RCM_RegisterRegConv+0x192>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8002798:	bd70      	pop	{r4, r5, r6, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800279a:	6810      	ldr	r0, [r2, #0]
 800279c:	680a      	ldr	r2, [r1, #0]
 800279e:	4290      	cmp	r0, r2
 80027a0:	d01e      	beq.n	80027e0 <RCM_RegisterRegConv+0x98>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80027a2:	685c      	ldr	r4, [r3, #4]
 80027a4:	2c00      	cmp	r4, #0
 80027a6:	d1de      	bne.n	8002766 <RCM_RegisterRegConv+0x1e>
 80027a8:	689c      	ldr	r4, [r3, #8]
 80027aa:	2c00      	cmp	r4, #0
 80027ac:	f000 809a 	beq.w	80028e4 <RCM_RegisterRegConv+0x19c>
      i++;
 80027b0:	2001      	movs	r0, #1
 80027b2:	e7e1      	b.n	8002778 <RCM_RegisterRegConv+0x30>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80027b4:	685c      	ldr	r4, [r3, #4]
 80027b6:	2c00      	cmp	r4, #0
 80027b8:	f000 808d 	beq.w	80028d6 <RCM_RegisterRegConv+0x18e>
 80027bc:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 80027c0:	4610      	mov	r0, r2
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80027c2:	7922      	ldrb	r2, [r4, #4]
 80027c4:	4562      	cmp	r2, ip
 80027c6:	d1d3      	bne.n	8002770 <RCM_RegisterRegConv+0x28>
 80027c8:	6824      	ldr	r4, [r4, #0]
 80027ca:	680a      	ldr	r2, [r1, #0]
 80027cc:	4294      	cmp	r4, r2
 80027ce:	d1cf      	bne.n	8002770 <RCM_RegisterRegConv+0x28>
      i++;
 80027d0:	2001      	movs	r0, #1
    if (handle < RCM_MAX_CONV )
 80027d2:	e006      	b.n	80027e2 <RCM_RegisterRegConv+0x9a>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80027d4:	6824      	ldr	r4, [r4, #0]
 80027d6:	680a      	ldr	r2, [r1, #0]
 80027d8:	4294      	cmp	r4, r2
 80027da:	d1d0      	bne.n	800277e <RCM_RegisterRegConv+0x36>
      i++;
 80027dc:	2002      	movs	r0, #2
 80027de:	e000      	b.n	80027e2 <RCM_RegisterRegConv+0x9a>
  uint8_t i=0;
 80027e0:	2000      	movs	r0, #0
      RCM_handle_array [handle] = regConv;
 80027e2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 80027e6:	6893      	ldr	r3, [r2, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80027e8:	4c44      	ldr	r4, [pc, #272]	; (80028fc <RCM_RegisterRegConv+0x1b4>)
 80027ea:	2500      	movs	r5, #0
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 80027ec:	07db      	lsls	r3, r3, #31
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80027ee:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 80027f2:	d411      	bmi.n	8002818 <RCM_RegisterRegConv+0xd0>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 80027f4:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 80027f6:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 80027fa:	f023 0320 	bic.w	r3, r3, #32
 80027fe:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8002800:	6014      	str	r4, [r2, #0]
{
  /* Note: on this STM32 series, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002802:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8002804:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8002808:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800280c:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800280e:	6014      	str	r4, [r2, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8002810:	6893      	ldr	r3, [r2, #8]
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002818:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800281a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800281e:	62d3      	str	r3, [r2, #44]	; 0x2c
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002820:	790b      	ldrb	r3, [r1, #4]
 8002822:	2b09      	cmp	r3, #9
 8002824:	d82d      	bhi.n	8002882 <RCM_RegisterRegConv+0x13a>
 8002826:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800282a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 800282e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002832:	f04f 7e00 	mov.w	lr, #33554432	; 0x2000000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800283a:	fa94 f4a4 	rbit	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800283e:	fab4 f484 	clz	r4, r4
 8002842:	fa2e fe04 	lsr.w	lr, lr, r4
 8002846:	320c      	adds	r2, #12
  MODIFY_REG(*preg,
 8002848:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800284c:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 8002850:	f04f 7cf8 	mov.w	ip, #32505856	; 0x1f00000
 8002854:	fa9c f5ac 	rbit	r5, ip
 8002858:	fab5 f585 	clz	r5, r5
 800285c:	fa9c fcac 	rbit	ip, ip
 8002860:	688e      	ldr	r6, [r1, #8]
 8002862:	fabc fc8c 	clz	ip, ip
 8002866:	fa23 f105 	lsr.w	r1, r3, r5
 800286a:	fa23 f30c 	lsr.w	r3, r3, ip
 800286e:	fa06 f503 	lsl.w	r5, r6, r3
 8002872:	2307      	movs	r3, #7
 8002874:	408b      	lsls	r3, r1
 8002876:	ea24 0303 	bic.w	r3, r4, r3
 800287a:	432b      	orrs	r3, r5
 800287c:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
}
 8002880:	bd70      	pop	{r4, r5, r6, pc}
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002882:	2403      	movs	r4, #3
 8002884:	f06f 051d 	mvn.w	r5, #29
 8002888:	fb14 5403 	smlabb	r4, r4, r3, r5
 800288c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8002890:	f003 7e00 	and.w	lr, r3, #33554432	; 0x2000000
 8002894:	e7cf      	b.n	8002836 <RCM_RegisterRegConv+0xee>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002896:	2804      	cmp	r0, #4
 8002898:	d917      	bls.n	80028ca <RCM_RegisterRegConv+0x182>
 800289a:	68dc      	ldr	r4, [r3, #12]
 800289c:	b114      	cbz	r4, 80028a4 <RCM_RegisterRegConv+0x15c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800289e:	7922      	ldrb	r2, [r4, #4]
 80028a0:	4562      	cmp	r2, ip
 80028a2:	d01c      	beq.n	80028de <RCM_RegisterRegConv+0x196>
 80028a4:	680a      	ldr	r2, [r1, #0]
 80028a6:	e799      	b.n	80027dc <RCM_RegisterRegConv+0x94>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80028a8:	2804      	cmp	r0, #4
 80028aa:	680a      	ldr	r2, [r1, #0]
 80028ac:	d999      	bls.n	80027e2 <RCM_RegisterRegConv+0x9a>
      i++;
 80028ae:	2003      	movs	r0, #3
 80028b0:	e797      	b.n	80027e2 <RCM_RegisterRegConv+0x9a>
 80028b2:	680a      	ldr	r2, [r1, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80028b4:	6824      	ldr	r4, [r4, #0]
 80028b6:	4294      	cmp	r4, r2
 80028b8:	f47f af69 	bne.w	800278e <RCM_RegisterRegConv+0x46>
 80028bc:	e7f7      	b.n	80028ae <RCM_RegisterRegConv+0x166>
      i++;
 80028be:	2001      	movs	r0, #1
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80028c0:	689c      	ldr	r4, [r3, #8]
 80028c2:	b11c      	cbz	r4, 80028cc <RCM_RegisterRegConv+0x184>
 80028c4:	f891 c004 	ldrb.w	ip, [r1, #4]
 80028c8:	e756      	b.n	8002778 <RCM_RegisterRegConv+0x30>
 80028ca:	4620      	mov	r0, r4
 80028cc:	68dc      	ldr	r4, [r3, #12]
 80028ce:	b124      	cbz	r4, 80028da <RCM_RegisterRegConv+0x192>
 80028d0:	f891 c004 	ldrb.w	ip, [r1, #4]
 80028d4:	e757      	b.n	8002786 <RCM_RegisterRegConv+0x3e>
  uint8_t i=0;
 80028d6:	4620      	mov	r0, r4
 80028d8:	e7f2      	b.n	80028c0 <RCM_RegisterRegConv+0x178>
 80028da:	680a      	ldr	r2, [r1, #0]
 80028dc:	e781      	b.n	80027e2 <RCM_RegisterRegConv+0x9a>
 80028de:	680a      	ldr	r2, [r1, #0]
      i++;
 80028e0:	2002      	movs	r0, #2
 80028e2:	e7e7      	b.n	80028b4 <RCM_RegisterRegConv+0x16c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80028e4:	68dc      	ldr	r4, [r3, #12]
 80028e6:	2c00      	cmp	r4, #0
 80028e8:	f43f af72 	beq.w	80027d0 <RCM_RegisterRegConv+0x88>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80028ec:	7920      	ldrb	r0, [r4, #4]
 80028ee:	4560      	cmp	r0, ip
 80028f0:	f47f af6e 	bne.w	80027d0 <RCM_RegisterRegConv+0x88>
      i++;
 80028f4:	2001      	movs	r0, #1
 80028f6:	e7dd      	b.n	80028b4 <RCM_RegisterRegConv+0x16c>
 80028f8:	20000b30 	.word	0x20000b30
 80028fc:	20000b0c 	.word	0x20000b0c

08002900 <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
  uint16_t retVal;

  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002900:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <RCM_ExecRegularConv+0x70>)
 8002902:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002906:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002908:	6812      	ldr	r2, [r2, #0]
 800290a:	2b09      	cmp	r3, #9
 800290c:	d827      	bhi.n	800295e <RCM_ExecRegularConv+0x5e>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800290e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002912:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002916:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800291a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800291e:	fa91 f1a1 	rbit	r1, r1
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002922:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8002926:	fab1 f181 	clz	r1, r1
 800292a:	f102 002c 	add.w	r0, r2, #44	; 0x2c
 800292e:	fa2c fc01 	lsr.w	ip, ip, r1
  MODIFY_REG(*preg,
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	f850 102c 	ldr.w	r1, [r0, ip, lsl #2]
 800293a:	f021 011f 	bic.w	r1, r1, #31
 800293e:	430b      	orrs	r3, r1

  LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 8002940:	0151      	lsls	r1, r2, #5
 8002942:	f840 302c 	str.w	r3, [r0, ip, lsl #2]
 8002946:	f101 4184 	add.w	r1, r1, #1107296256	; 0x42000000
 800294a:	2301      	movs	r3, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800294c:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 800294e:	f8c1 3178 	str.w	r3, [r1, #376]	; 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8002952:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 8002954:	079b      	lsls	r3, r3, #30
 8002956:	d5fc      	bpl.n	8002952 <RCM_ExecRegularConv+0x52>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002958:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
  retVal = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
return retVal;
}
 800295a:	b280      	uxth	r0, r0
 800295c:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800295e:	2103      	movs	r1, #3
 8002960:	f06f 001d 	mvn.w	r0, #29
 8002964:	fb11 0103 	smlabb	r1, r1, r3, r0
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002968:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 800296c:	e7d5      	b.n	800291a <RCM_ExecRegularConv+0x1a>
 800296e:	bf00      	nop
 8002970:	20000b30 	.word	0x20000b30

08002974 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8002974:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8002976:	4c0f      	ldr	r4, [pc, #60]	; (80029b4 <RCM_ExecUserConv+0x40>)
 8002978:	7823      	ldrb	r3, [r4, #0]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d000      	beq.n	8002980 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 800297e:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002980:	4d0d      	ldr	r5, [pc, #52]	; (80029b8 <RCM_ExecUserConv+0x44>)
 8002982:	7828      	ldrb	r0, [r5, #0]
 8002984:	f7ff ffbc 	bl	8002900 <RCM_ExecRegularConv>
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002988:	f895 c000 	ldrb.w	ip, [r5]
 800298c:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <RCM_ExecUserConv+0x48>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800298e:	4a0c      	ldr	r2, [pc, #48]	; (80029c0 <RCM_ExecUserConv+0x4c>)
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8002990:	f853 503c 	ldr.w	r5, [r3, ip, lsl #3]
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002994:	8010      	strh	r0, [r2, #0]
    RCM_UserConvState = RCM_USERCONV_EOC;
 8002996:	2202      	movs	r2, #2
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002998:	4601      	mov	r1, r0
    RCM_UserConvState = RCM_USERCONV_EOC;
 800299a:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 800299c:	2d00      	cmp	r5, #0
 800299e:	d0ee      	beq.n	800297e <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80029a0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80029a4:	4660      	mov	r0, ip
 80029a6:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	7023      	strb	r3, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80029ac:	462b      	mov	r3, r5
}
 80029ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80029b2:	4718      	bx	r3
 80029b4:	20000b2d 	.word	0x20000b2d
 80029b8:	20000b2c 	.word	0x20000b2c
 80029bc:	20000b0c 	.word	0x20000b0c
 80029c0:	20000b2e 	.word	0x20000b2e

080029c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029c4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029c6:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <HAL_MspInit+0x3c>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	9200      	str	r2, [sp, #0]
 80029cc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80029ce:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80029d2:	6459      	str	r1, [r3, #68]	; 0x44
 80029d4:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80029d6:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
 80029da:	9000      	str	r0, [sp, #0]
 80029dc:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029de:	9201      	str	r2, [sp, #4]
 80029e0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80029e2:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80029e6:	6418      	str	r0, [r3, #64]	; 0x40
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029f2:	210f      	movs	r1, #15
 80029f4:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f8:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029fa:	f001 b8c3 	b.w	8003b84 <HAL_NVIC_SetPriority>
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800

08002a04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a04:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002a06:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <HAL_ADC_MspInit+0x80>)
 8002a08:	6802      	ldr	r2, [r0, #0]
{
 8002a0a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0c:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8002a0e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a10:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002a14:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002a18:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8002a1a:	d001      	beq.n	8002a20 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a1c:	b00a      	add	sp, #40	; 0x28
 8002a1e:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a20:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002a24:	9401      	str	r4, [sp, #4]
 8002a26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a28:	4817      	ldr	r0, [pc, #92]	; (8002a88 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a2e:	645a      	str	r2, [r3, #68]	; 0x44
 8002a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a32:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002a36:	9201      	str	r2, [sp, #4]
 8002a38:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3a:	9402      	str	r4, [sp, #8]
 8002a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a3e:	f042 0204 	orr.w	r2, r2, #4
 8002a42:	631a      	str	r2, [r3, #48]	; 0x30
 8002a44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a46:	f002 0204 	and.w	r2, r2, #4
 8002a4a:	9202      	str	r2, [sp, #8]
 8002a4c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4e:	9403      	str	r4, [sp, #12]
 8002a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a52:	f042 0201 	orr.w	r2, r2, #1
 8002a56:	631a      	str	r2, [r3, #48]	; 0x30
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8002a60:	2603      	movs	r6, #3
 8002a62:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a64:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a66:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8002a68:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6c:	f001 f902 	bl	8003c74 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a70:	4806      	ldr	r0, [pc, #24]	; (8002a8c <HAL_ADC_MspInit+0x88>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a74:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 8002a76:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7a:	f001 f8fb 	bl	8003c74 <HAL_GPIO_Init>
}
 8002a7e:	b00a      	add	sp, #40	; 0x28
 8002a80:	bdd0      	pop	{r4, r6, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40012000 	.word	0x40012000
 8002a88:	40020800 	.word	0x40020800
 8002a8c:	40020000 	.word	0x40020000

08002a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a90:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8002a92:	6802      	ldr	r2, [r0, #0]
 8002a94:	492b      	ldr	r1, [pc, #172]	; (8002b44 <HAL_TIM_Base_MspInit+0xb4>)
{
 8002a96:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8002a9a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002aa0:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002aa4:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 8002aa6:	d004      	beq.n	8002ab2 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002aa8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002aac:	d00e      	beq.n	8002acc <HAL_TIM_Base_MspInit+0x3c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002aae:	b00a      	add	sp, #40	; 0x28
 8002ab0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ab2:	4a25      	ldr	r2, [pc, #148]	; (8002b48 <HAL_TIM_Base_MspInit+0xb8>)
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6453      	str	r3, [r2, #68]	; 0x44
 8002abe:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	9b00      	ldr	r3, [sp, #0]
}
 8002ac8:	b00a      	add	sp, #40	; 0x28
 8002aca:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002acc:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 8002ad0:	9301      	str	r3, [sp, #4]
 8002ad2:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad4:	481d      	ldr	r0, [pc, #116]	; (8002b4c <HAL_TIM_Base_MspInit+0xbc>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ad6:	f041 0101 	orr.w	r1, r1, #1
 8002ada:	6411      	str	r1, [r2, #64]	; 0x40
 8002adc:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002ade:	f001 0101 	and.w	r1, r1, #1
 8002ae2:	9101      	str	r1, [sp, #4]
 8002ae4:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae6:	9302      	str	r3, [sp, #8]
 8002ae8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002aea:	f041 0102 	orr.w	r1, r1, #2
 8002aee:	6311      	str	r1, [r2, #48]	; 0x30
 8002af0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002af2:	f001 0102 	and.w	r1, r1, #2
 8002af6:	9102      	str	r1, [sp, #8]
 8002af8:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afa:	9303      	str	r3, [sp, #12]
 8002afc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6313      	str	r3, [r2, #48]	; 0x30
 8002b04:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b06:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b08:	4023      	ands	r3, r4
 8002b0a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_HALL_H3_Pin|M1_HALL_H2_Pin;
 8002b0c:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8002b10:	2302      	movs	r3, #2
 8002b12:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b16:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b18:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b1a:	e9cd 3407 	strd	r3, r4, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1e:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b20:	f001 f8a8 	bl	8003c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002b24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b28:	2302      	movs	r3, #2
 8002b2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002b2e:	4808      	ldr	r0, [pc, #32]	; (8002b50 <HAL_TIM_Base_MspInit+0xc0>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b30:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002b32:	2200      	movs	r2, #0
 8002b34:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002b36:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin;
 8002b38:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(M1_HALL_H1_GPIO_Port, &GPIO_InitStruct);
 8002b3c:	f001 f89a 	bl	8003c74 <HAL_GPIO_Init>
}
 8002b40:	b00a      	add	sp, #40	; 0x28
 8002b42:	bd10      	pop	{r4, pc}
 8002b44:	40010000 	.word	0x40010000
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40020400 	.word	0x40020400
 8002b50:	40020000 	.word	0x40020000

08002b54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b54:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8002b56:	4a1f      	ldr	r2, [pc, #124]	; (8002bd4 <HAL_TIM_MspPostInit+0x80>)
 8002b58:	6801      	ldr	r1, [r0, #0]
{
 8002b5a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5c:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8002b5e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b60:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002b64:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002b68:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8002b6a:	d001      	beq.n	8002b70 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002b6c:	b008      	add	sp, #32
 8002b6e:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b70:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b78:	4817      	ldr	r0, [pc, #92]	; (8002bd8 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7a:	f041 0101 	orr.w	r1, r1, #1
 8002b7e:	6311      	str	r1, [r2, #48]	; 0x30
 8002b80:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002b82:	f001 0101 	and.w	r1, r1, #1
 8002b86:	9100      	str	r1, [sp, #0]
 8002b88:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8a:	9301      	str	r3, [sp, #4]
 8002b8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b8e:	f043 0302 	orr.w	r3, r3, #2
 8002b92:	6313      	str	r3, [r2, #48]	; 0x30
 8002b94:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b9e:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002ba2:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	2602      	movs	r6, #2
 8002baa:	2702      	movs	r7, #2
 8002bac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002bb0:	e9cd 6704 	strd	r6, r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bb4:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb6:	f001 f85d 	bl	8003c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002bba:	2203      	movs	r2, #3
 8002bbc:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbe:	4807      	ldr	r0, [pc, #28]	; (8002bdc <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bc0:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002bc4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002bc8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bcc:	f001 f852 	bl	8003c74 <HAL_GPIO_Init>
}
 8002bd0:	b008      	add	sp, #32
 8002bd2:	bdd0      	pop	{r4, r6, r7, pc}
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	40020000 	.word	0x40020000
 8002bdc:	40020400 	.word	0x40020400

08002be0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002be0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8002be2:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <HAL_UART_MspInit+0x70>)
 8002be4:	6801      	ldr	r1, [r0, #0]
{
 8002be6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 8002bea:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002bf0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002bf4:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 8002bf6:	d002      	beq.n	8002bfe <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002bf8:	b009      	add	sp, #36	; 0x24
 8002bfa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bfe:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002c06:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8002c0a:	6410      	str	r0, [r2, #64]	; 0x40
 8002c0c:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002c0e:	f400 3000 	and.w	r0, r0, #131072	; 0x20000
 8002c12:	9000      	str	r0, [sp, #0]
 8002c14:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1a:	480e      	ldr	r0, [pc, #56]	; (8002c54 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	6313      	str	r3, [r2, #48]	; 0x30
 8002c22:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002c24:	ed9f 7b08 	vldr	d7, [pc, #32]	; 8002c48 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c30:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002c32:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c36:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c38:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c3a:	f001 f81b 	bl	8003c74 <HAL_GPIO_Init>
}
 8002c3e:	b009      	add	sp, #36	; 0x24
 8002c40:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c44:	f3af 8000 	nop.w
 8002c48:	0000000c 	.word	0x0000000c
 8002c4c:	00000002 	.word	0x00000002
 8002c50:	40004400 	.word	0x40004400
 8002c54:	40020000 	.word	0x40020000

08002c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c58:	b570      	push	{r4, r5, r6, lr}
 8002c5a:	b088      	sub	sp, #32
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002c5c:	4b23      	ldr	r3, [pc, #140]	; (8002cec <HAL_InitTick+0x94>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	9202      	str	r2, [sp, #8]
 8002c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c64:	f042 0208 	orr.w	r2, r2, #8
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	9302      	str	r3, [sp, #8]
{
 8002c72:	4605      	mov	r5, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c74:	a901      	add	r1, sp, #4
 8002c76:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002c78:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c7a:	f001 fbef 	bl	800445c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002c7e:	9b06      	ldr	r3, [sp, #24]
 8002c80:	b9d3      	cbnz	r3, 8002cb8 <HAL_InitTick+0x60>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002c82:	f001 fbcb 	bl	800441c <HAL_RCC_GetPCLK1Freq>
 8002c86:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c88:	4819      	ldr	r0, [pc, #100]	; (8002cf0 <HAL_InitTick+0x98>)

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002c8a:	4c1a      	ldr	r4, [pc, #104]	; (8002cf4 <HAL_InitTick+0x9c>)
 8002c8c:	491a      	ldr	r1, [pc, #104]	; (8002cf8 <HAL_InitTick+0xa0>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c8e:	fba0 2303 	umull	r2, r3, r0, r3
 8002c92:	0c9b      	lsrs	r3, r3, #18
 8002c94:	3b01      	subs	r3, #1
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
  htim5.Init.Prescaler = uwPrescalerValue;
  htim5.Init.ClockDivision = 0;
 8002c96:	2200      	movs	r2, #0
  htim5.Init.Prescaler = uwPrescalerValue;
 8002c98:	e9c4 1300 	strd	r1, r3, [r4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim5);
 8002c9c:	4620      	mov	r0, r4
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002c9e:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim5.Init.ClockDivision = 0;
 8002ca2:	6122      	str	r2, [r4, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca4:	60a2      	str	r2, [r4, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca6:	61a2      	str	r2, [r4, #24]
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002ca8:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim5);
 8002caa:	f001 fbf9 	bl	80044a0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8002cae:	4606      	mov	r6, r0
 8002cb0:	b130      	cbz	r0, 8002cc0 <HAL_InitTick+0x68>
    }
  }

 /* Return function status */
  return status;
}
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	b008      	add	sp, #32
 8002cb6:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cb8:	f001 fbb0 	bl	800441c <HAL_RCC_GetPCLK1Freq>
 8002cbc:	0043      	lsls	r3, r0, #1
 8002cbe:	e7e3      	b.n	8002c88 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002cc0:	4620      	mov	r0, r4
 8002cc2:	f001 fc6b 	bl	800459c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8002cc6:	4606      	mov	r6, r0
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	d1f2      	bne.n	8002cb2 <HAL_InitTick+0x5a>
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ccc:	2032      	movs	r0, #50	; 0x32
 8002cce:	f000 ff97 	bl	8003c00 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cd2:	2d0f      	cmp	r5, #15
 8002cd4:	d901      	bls.n	8002cda <HAL_InitTick+0x82>
        status = HAL_ERROR;
 8002cd6:	2601      	movs	r6, #1
 8002cd8:	e7eb      	b.n	8002cb2 <HAL_InitTick+0x5a>
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002cda:	4632      	mov	r2, r6
 8002cdc:	4629      	mov	r1, r5
 8002cde:	2032      	movs	r0, #50	; 0x32
 8002ce0:	f000 ff50 	bl	8003b84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_InitTick+0xa4>)
 8002ce6:	601d      	str	r5, [r3, #0]
 8002ce8:	e7e3      	b.n	8002cb2 <HAL_InitTick+0x5a>
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	431bde83 	.word	0x431bde83
 8002cf4:	20000b40 	.word	0x20000b40
 8002cf8:	40000c00 	.word	0x40000c00
 8002cfc:	20000580 	.word	0x20000580

08002d00 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d00:	4801      	ldr	r0, [pc, #4]	; (8002d08 <TIM5_IRQHandler+0x8>)
 8002d02:	f001 bf49 	b.w	8004b98 <HAL_TIM_IRQHandler>
 8002d06:	bf00      	nop
 8002d08:	20000b40 	.word	0x20000b40

08002d0c <ADC_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 8002d0c:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <ADC_IRQHandler+0x18>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 8002d10:	0752      	lsls	r2, r2, #29
 8002d12:	d400      	bmi.n	8002d16 <ADC_IRQHandler+0xa>
  }
#endif
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002d14:	4770      	bx	lr
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	f022 020c 	bic.w	r2, r2, #12
 8002d1c:	601a      	str	r2, [r3, #0]
    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 8002d1e:	f7fe be91 	b.w	8001a44 <TSK_HighFrequencyTask>
 8002d22:	bf00      	nop
 8002d24:	40012000 	.word	0x40012000

08002d28 <TIM1_UP_TIM10_IRQHandler>:
{
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
 8002d28:	4803      	ldr	r0, [pc, #12]	; (8002d38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002d2a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002d2c:	685b      	ldr	r3, [r3, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002d2e:	f06f 0201 	mvn.w	r2, #1
 8002d32:	611a      	str	r2, [r3, #16]
  R3_1_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8002d34:	f004 bf8e 	b.w	8007c54 <R3_1_TIMx_UP_IRQHandler>
 8002d38:	20000314 	.word	0x20000314

08002d3c <TIM1_BRK_TIM9_IRQHandler>:
void TIMx_BRK_M1_IRQHandler(void)
{
  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8002d3c:	4807      	ldr	r0, [pc, #28]	; (8002d5c <TIM1_BRK_TIM9_IRQHandler+0x20>)
{
 8002d3e:	b508      	push	{r3, lr}
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8002d40:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002d42:	685b      	ldr	r3, [r3, #4]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002d44:	691a      	ldr	r2, [r3, #16]
 8002d46:	0612      	lsls	r2, r2, #24
 8002d48:	d504      	bpl.n	8002d54 <TIM1_BRK_TIM9_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002d4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d4e:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    R3_1_BRK_IRQHandler(&PWM_Handle_M1);
 8002d50:	f004 ff9e 	bl	8007c90 <R3_1_BRK_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8002d54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8002d58:	f7fe be3a 	b.w	80019d0 <MC_Scheduler>
 8002d5c:	20000314 	.word	0x20000314

08002d60 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8002d60:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 8002d62:	4c0c      	ldr	r4, [pc, #48]	; (8002d94 <TIM2_IRQHandler+0x34>)
 8002d64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	07d1      	lsls	r1, r2, #31
 8002d6a:	d40b      	bmi.n	8002d84 <TIM2_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002d6c:	691a      	ldr	r2, [r3, #16]
 8002d6e:	0792      	lsls	r2, r2, #30
 8002d70:	d507      	bpl.n	8002d82 <TIM2_IRQHandler+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002d72:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8002d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8002d7a:	4806      	ldr	r0, [pc, #24]	; (8002d94 <TIM2_IRQHandler+0x34>)
 8002d7c:	611a      	str	r2, [r3, #16]
 8002d7e:	f003 bea3 	b.w	8006ac8 <HALL_TIMx_CC_IRQHandler>
}
 8002d82:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002d84:	f06f 0201 	mvn.w	r2, #1
 8002d88:	611a      	str	r2, [r3, #16]
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f004 f842 	bl	8006e14 <HALL_TIMx_UP_IRQHandler>
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 8002d90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d92:	e7eb      	b.n	8002d6c <TIM2_IRQHandler+0xc>
 8002d94:	200000b4 	.word	0x200000b4

08002d98 <USART2_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 8002d98:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002d9a:	4c1f      	ldr	r4, [pc, #124]	; (8002e18 <USART2_IRQHandler+0x80>)
 8002d9c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	0691      	lsls	r1, r2, #26
{
 8002da4:	b082      	sub	sp, #8
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002da6:	d407      	bmi.n	8002db8 <USART2_IRQHandler+0x20>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002da8:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002daa:	0612      	lsls	r2, r2, #24
 8002dac:	d413      	bmi.n	8002dd6 <USART2_IRQHandler+0x3e>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002dae:	681b      	ldr	r3, [r3, #0]
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002db0:	071b      	lsls	r3, r3, #28
 8002db2:	d418      	bmi.n	8002de6 <USART2_IRQHandler+0x4e>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 8002db4:	b002      	add	sp, #8
 8002db6:	bd10      	pop	{r4, pc}
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002db8:	6859      	ldr	r1, [r3, #4]
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 8002dba:	4620      	mov	r0, r4
 8002dbc:	b2c9      	uxtb	r1, r1
 8002dbe:	f005 fbbd 	bl	800853c <UFCP_RX_IRQ_Handler>
 8002dc2:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d021      	beq.n	8002e0c <USART2_IRQHandler+0x74>
    if (retVal == 2)
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d01c      	beq.n	8002e06 <USART2_IRQHandler+0x6e>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002dcc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	0612      	lsls	r2, r2, #24
 8002dd4:	d5eb      	bpl.n	8002dae <USART2_IRQHandler+0x16>
    UFCP_TX_IRQ_Handler(&pUSART);
 8002dd6:	4810      	ldr	r0, [pc, #64]	; (8002e18 <USART2_IRQHandler+0x80>)
 8002dd8:	f005 fb08 	bl	80083ec <UFCP_TX_IRQ_Handler>
  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002ddc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	071b      	lsls	r3, r3, #28
 8002de4:	d5e6      	bpl.n	8002db4 <USART2_IRQHandler+0x1c>
    UFCP_OVR_IRQ_Handler(&pUSART);
 8002de6:	480c      	ldr	r0, [pc, #48]	; (8002e18 <USART2_IRQHandler+0x80>)
 8002de8:	f005 fc14 	bl	8008614 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002dec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  tmpreg = USARTx->SR;
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002df4:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002dfa:	9b01      	ldr	r3, [sp, #4]
}
 8002dfc:	b002      	add	sp, #8
 8002dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UI_SerialCommunicationTimeOutStop();
 8002e02:	f000 b8ad 	b.w	8002f60 <UI_SerialCommunicationTimeOutStop>
      UI_SerialCommunicationTimeOutStop();
 8002e06:	f000 f8ab 	bl	8002f60 <UI_SerialCommunicationTimeOutStop>
 8002e0a:	e7df      	b.n	8002dcc <USART2_IRQHandler+0x34>
      UI_SerialCommunicationTimeOutStart();
 8002e0c:	f000 f8ae 	bl	8002f6c <UI_SerialCommunicationTimeOutStart>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002e10:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e14:	e7c8      	b.n	8002da8 <USART2_IRQHandler+0x10>
 8002e16:	bf00      	nop
 8002e18:	2000042c 	.word	0x2000042c

08002e1c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002e1c:	b510      	push	{r4, lr}
 8002e1e:	b082      	sub	sp, #8
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8002e20:	f7fe fee0 	bl	8001be4 <TSK_HardwareFaultTask>
 8002e24:	4c1b      	ldr	r4, [pc, #108]	; (8002e94 <HardFault_Handler+0x78>)

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002e26:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	0712      	lsls	r2, r2, #28
 8002e2e:	d41d      	bmi.n	8002e6c <HardFault_Handler+0x50>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002e30:	681a      	ldr	r2, [r3, #0]
        UFCP_OVR_IRQ_Handler(&pUSART);
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
        UI_SerialCommunicationTimeOutStop();
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002e32:	0610      	lsls	r0, r2, #24
 8002e34:	d40f      	bmi.n	8002e56 <HardFault_Handler+0x3a>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e36:	681a      	ldr	r2, [r3, #0]
      {
        UFCP_TX_IRQ_Handler(&pUSART);
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002e38:	0692      	lsls	r2, r2, #26
 8002e3a:	d5f6      	bpl.n	8002e2a <HardFault_Handler+0xe>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002e3c:	6859      	ldr	r1, [r3, #4]
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 8002e3e:	4620      	mov	r0, r4
 8002e40:	b2c9      	uxtb	r1, r1
 8002e42:	f005 fb7b 	bl	800853c <UFCP_RX_IRQ_Handler>
 8002e46:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d01f      	beq.n	8002e8c <HardFault_Handler+0x70>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d1ea      	bne.n	8002e26 <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 8002e50:	f000 f886 	bl	8002f60 <UI_SerialCommunicationTimeOutStop>
 8002e54:	e7e7      	b.n	8002e26 <HardFault_Handler+0xa>
        UFCP_TX_IRQ_Handler(&pUSART);
 8002e56:	4620      	mov	r0, r4
 8002e58:	f005 fac8 	bl	80083ec <UFCP_TX_IRQ_Handler>
      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002e5c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	0691      	lsls	r1, r2, #26
 8002e64:	d4ea      	bmi.n	8002e3c <HardFault_Handler+0x20>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002e66:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002e68:	0712      	lsls	r2, r2, #28
 8002e6a:	d5e1      	bpl.n	8002e30 <HardFault_Handler+0x14>
        UFCP_OVR_IRQ_Handler(&pUSART);
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f005 fbd1 	bl	8008614 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002e72:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
  tmpreg = USARTx->SR;
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002e7a:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8002e80:	9b01      	ldr	r3, [sp, #4]
        UI_SerialCommunicationTimeOutStop();
 8002e82:	f000 f86d 	bl	8002f60 <UI_SerialCommunicationTimeOutStop>
      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002e86:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e8a:	e7d1      	b.n	8002e30 <HardFault_Handler+0x14>
          UI_SerialCommunicationTimeOutStart();
 8002e8c:	f000 f86e 	bl	8002f6c <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 8002e90:	e7c9      	b.n	8002e26 <HardFault_Handler+0xa>
 8002e92:	bf00      	nop
 8002e94:	2000042c 	.word	0x2000042c

08002e98 <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 8002e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
 8002e9c:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8002f10 <UI_TaskInit+0x78>
    pMCP->_Super = UI_Params;
 8002ea0:	f8df e070 	ldr.w	lr, [pc, #112]	; 8002f14 <UI_TaskInit+0x7c>

    UFCP_Init( & pUSART );
 8002ea4:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8002f18 <UI_TaskInit+0x80>
{
 8002ea8:	461e      	mov	r6, r3
    pMCP = &MCP_UI_Params;
 8002eaa:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <UI_TaskInit+0x68>)
 8002eac:	f8c8 3000 	str.w	r3, [r8]
{
 8002eb0:	4607      	mov	r7, r0
 8002eb2:	460c      	mov	r4, r1
 8002eb4:	4615      	mov	r5, r2
    pMCP->_Super = UI_Params;
 8002eb6:	469c      	mov	ip, r3
 8002eb8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8002ebc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002ec0:	e89e 0003 	ldmia.w	lr, {r0, r1}
{
 8002ec4:	b082      	sub	sp, #8
    pMCP->_Super = UI_Params;
 8002ec6:	e88c 0003 	stmia.w	ip, {r0, r1}
    UFCP_Init( & pUSART );
 8002eca:	4648      	mov	r0, r9
{
 8002ecc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    UFCP_Init( & pUSART );
 8002ed0:	f005 fa8a 	bl	80083e8 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <UI_TaskInit+0x6c>)
 8002ed6:	f8d8 0000 	ldr.w	r0, [r8]
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	4649      	mov	r1, r9
 8002ede:	4b0a      	ldr	r3, [pc, #40]	; (8002f08 <UI_TaskInit+0x70>)
 8002ee0:	4a0a      	ldr	r2, [pc, #40]	; (8002f0c <UI_TaskInit+0x74>)
 8002ee2:	f8cd a004 	str.w	sl, [sp, #4]
 8002ee6:	f7ff fbdb 	bl	80026a0 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002eea:	f8d8 0000 	ldr.w	r0, [r8]
 8002eee:	970a      	str	r7, [sp, #40]	; 0x28
 8002ef0:	4633      	mov	r3, r6
 8002ef2:	462a      	mov	r2, r5
 8002ef4:	4621      	mov	r1, r4

}
 8002ef6:	b002      	add	sp, #8
 8002ef8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002efc:	f000 b83c 	b.w	8002f78 <UI_Init>
 8002f00:	20000b88 	.word	0x20000b88
 8002f04:	08008635 	.word	0x08008635
 8002f08:	08008455 	.word	0x08008455
 8002f0c:	08008481 	.word	0x08008481
 8002f10:	20000c3c 	.word	0x20000c3c
 8002f14:	20000a10 	.word	0x20000a10
 8002f18:	2000042c 	.word	0x2000042c

08002f1c <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 8002f1c:	4a0d      	ldr	r2, [pc, #52]	; (8002f54 <UI_Scheduler+0x38>)
 8002f1e:	8813      	ldrh	r3, [r2, #0]
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	b11b      	cbz	r3, 8002f2c <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8002f24:	8813      	ldrh	r3, [r2, #0]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	; (8002f58 <UI_Scheduler+0x3c>)
 8002f2e:	8813      	ldrh	r3, [r2, #0]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d903      	bls.n	8002f3e <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 8002f36:	8813      	ldrh	r3, [r2, #0]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 8002f3e:	4a07      	ldr	r2, [pc, #28]	; (8002f5c <UI_Scheduler+0x40>)
 8002f40:	8813      	ldrh	r3, [r2, #0]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d903      	bls.n	8002f50 <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 8002f48:	8813      	ldrh	r3, [r2, #0]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	8013      	strh	r3, [r2, #0]
  }
}
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	20000c3a 	.word	0x20000c3a
 8002f58:	20000c38 	.word	0x20000c38
 8002f5c:	20000574 	.word	0x20000574

08002f60 <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 8002f60:	4b01      	ldr	r3, [pc, #4]	; (8002f68 <UI_SerialCommunicationTimeOutStop+0x8>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	801a      	strh	r2, [r3, #0]
}
 8002f66:	4770      	bx	lr
 8002f68:	20000c38 	.word	0x20000c38

08002f6c <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8002f6c:	4b01      	ldr	r3, [pc, #4]	; (8002f74 <UI_SerialCommunicationTimeOutStart+0x8>)
 8002f6e:	224f      	movs	r2, #79	; 0x4f
 8002f70:	801a      	strh	r2, [r3, #0]
}
 8002f72:	4770      	bx	lr
 8002f74:	20000c38 	.word	0x20000c38

08002f78 <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 8002f78:	e9c0 2302 	strd	r2, r3, [r0, #8]
  pHandle->bDriveNum = bMCNum;
 8002f7c:	7101      	strb	r1, [r0, #4]
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 8002f7e:	9b00      	ldr	r3, [sp, #0]
 8002f80:	6103      	str	r3, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 8002f82:	2100      	movs	r1, #0
 8002f84:	7501      	strb	r1, [r0, #20]
}
 8002f86:	4770      	bx	lr

08002f88 <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 8002f88:	7903      	ldrb	r3, [r0, #4]
 8002f8a:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8002f8c:	bf86      	itte	hi
 8002f8e:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 8002f90:	2001      	movhi	r0, #1
    retVal = false;
 8002f92:	2000      	movls	r0, #0
  }
  return retVal;
}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop

08002f98 <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 8002f98:	7d00      	ldrb	r0, [r0, #20]
 8002f9a:	4770      	bx	lr

08002f9c <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8002f9c:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002f9e:	6884      	ldr	r4, [r0, #8]
 8002fa0:	7d03      	ldrb	r3, [r0, #20]
 8002fa2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
{
 8002fa6:	4614      	mov	r4, r2
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002fa8:	68c2      	ldr	r2, [r0, #12]
{
 8002faa:	b083      	sub	sp, #12
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 8002fb0:	295b      	cmp	r1, #91	; 0x5b
 8002fb2:	d82f      	bhi.n	8003014 <UI_SetReg+0x78>
 8002fb4:	e8df f001 	tbb	[pc, r1]
 8002fb8:	412e2e3d 	.word	0x412e2e3d
 8002fbc:	544e482e 	.word	0x544e482e
 8002fc0:	726c665a 	.word	0x726c665a
 8002fc4:	908a8478 	.word	0x908a8478
 8002fc8:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fcc:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fd0:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fd4:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fd8:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fdc:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fe0:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fe4:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fe8:	2e2e2e2e 	.word	0x2e2e2e2e
 8002fec:	2e2e2e2e 	.word	0x2e2e2e2e
 8002ff0:	2e2e2e2e 	.word	0x2e2e2e2e
 8002ff4:	2e2e2e2e 	.word	0x2e2e2e2e
 8002ff8:	2e2e962e 	.word	0x2e2e962e
 8002ffc:	2e2e2e2e 	.word	0x2e2e2e2e
 8003000:	2e2e2e2e 	.word	0x2e2e2e2e
 8003004:	2e2e2e2e 	.word	0x2e2e2e2e
 8003008:	2e2e2e2e 	.word	0x2e2e2e2e
 800300c:	2e2e2e2e 	.word	0x2e2e2e2e
 8003010:	312e2e2e 	.word	0x312e2e2e
 8003014:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 8003016:	b003      	add	sp, #12
 8003018:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 800301a:	493f      	ldr	r1, [pc, #252]	; (8003118 <UI_SetReg+0x17c>)
 800301c:	fb81 3104 	smull	r3, r1, r1, r4
 8003020:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8003024:	4628      	mov	r0, r5
 8003026:	2200      	movs	r2, #0
 8003028:	b209      	sxth	r1, r1
 800302a:	f7fe f883 	bl	8001134 <MCI_ExecSpeedRamp>
  bool retVal = true;
 800302e:	2001      	movs	r0, #1
    break;
 8003030:	e7f1      	b.n	8003016 <UI_SetReg+0x7a>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 8003032:	b2e1      	uxtb	r1, r4
 8003034:	f7ff ffa8 	bl	8002f88 <UI_SelectMC>
    break;
 8003038:	e7ed      	b.n	8003016 <UI_SetReg+0x7a>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 800303a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800303e:	d057      	beq.n	80030f0 <UI_SetReg+0x154>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 8003040:	2c01      	cmp	r4, #1
 8003042:	d05f      	beq.n	8003104 <UI_SetReg+0x168>
  bool retVal = true;
 8003044:	2001      	movs	r0, #1
 8003046:	e7e6      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	b221      	sxth	r1, r4
 800304c:	f004 f82a 	bl	80070a4 <PID_SetKP>
  bool retVal = true;
 8003050:	2001      	movs	r0, #1
    break;
 8003052:	e7e0      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	b221      	sxth	r1, r4
 8003058:	f004 f826 	bl	80070a8 <PID_SetKI>
  bool retVal = true;
 800305c:	2001      	movs	r0, #1
    break;
 800305e:	e7da      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	b221      	sxth	r1, r4
 8003064:	f004 f830 	bl	80070c8 <PID_SetKD>
  bool retVal = true;
 8003068:	2001      	movs	r0, #1
    break;
 800306a:	e7d4      	b.n	8003016 <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 800306c:	4628      	mov	r0, r5
 800306e:	f7fe f925 	bl	80012bc <MCI_GetIqdref>
 8003072:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 8003074:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 8003078:	4628      	mov	r0, r5
 800307a:	9901      	ldr	r1, [sp, #4]
 800307c:	f7fe f86e 	bl	800115c <MCI_SetCurrentReferences>
  bool retVal = true;
 8003080:	2001      	movs	r0, #1
    break;
 8003082:	e7c8      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 8003084:	6858      	ldr	r0, [r3, #4]
 8003086:	b221      	sxth	r1, r4
 8003088:	f004 f80c 	bl	80070a4 <PID_SetKP>
  bool retVal = true;
 800308c:	2001      	movs	r0, #1
    break;
 800308e:	e7c2      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8003090:	6858      	ldr	r0, [r3, #4]
 8003092:	b221      	sxth	r1, r4
 8003094:	f004 f808 	bl	80070a8 <PID_SetKI>
  bool retVal = true;
 8003098:	2001      	movs	r0, #1
    break;
 800309a:	e7bc      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 800309c:	6858      	ldr	r0, [r3, #4]
 800309e:	b221      	sxth	r1, r4
 80030a0:	f004 f812 	bl	80070c8 <PID_SetKD>
  bool retVal = true;
 80030a4:	2001      	movs	r0, #1
    break;
 80030a6:	e7b6      	b.n	8003016 <UI_SetReg+0x7a>
      currComp = MCI_GetIqdref(pMCI);
 80030a8:	4628      	mov	r0, r5
 80030aa:	f7fe f907 	bl	80012bc <MCI_GetIqdref>
 80030ae:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 80030b0:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 80030b4:	4628      	mov	r0, r5
 80030b6:	9901      	ldr	r1, [sp, #4]
 80030b8:	f7fe f850 	bl	800115c <MCI_SetCurrentReferences>
  bool retVal = true;
 80030bc:	2001      	movs	r0, #1
    break;
 80030be:	e7aa      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 80030c0:	6898      	ldr	r0, [r3, #8]
 80030c2:	b221      	sxth	r1, r4
 80030c4:	f003 ffee 	bl	80070a4 <PID_SetKP>
  bool retVal = true;
 80030c8:	2001      	movs	r0, #1
    break;
 80030ca:	e7a4      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 80030cc:	6898      	ldr	r0, [r3, #8]
 80030ce:	b221      	sxth	r1, r4
 80030d0:	f003 ffea 	bl	80070a8 <PID_SetKI>
  bool retVal = true;
 80030d4:	2001      	movs	r0, #1
    break;
 80030d6:	e79e      	b.n	8003016 <UI_SetReg+0x7a>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 80030d8:	6898      	ldr	r0, [r3, #8]
 80030da:	b221      	sxth	r1, r4
 80030dc:	f003 fff4 	bl	80070c8 <PID_SetKD>
  bool retVal = true;
 80030e0:	2001      	movs	r0, #1
    break;
 80030e2:	e798      	b.n	8003016 <UI_SetReg+0x7a>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 80030e4:	4628      	mov	r0, r5
 80030e6:	b221      	sxth	r1, r4
 80030e8:	f7fe f93e 	bl	8001368 <MCI_SetIdref>
  bool retVal = true;
 80030ec:	2001      	movs	r0, #1
    break;
 80030ee:	e792      	b.n	8003016 <UI_SetReg+0x7a>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 80030f0:	4628      	mov	r0, r5
 80030f2:	f7fe f90d 	bl	8001310 <MCI_GetTeref>
 80030f6:	4622      	mov	r2, r4
 80030f8:	4601      	mov	r1, r0
 80030fa:	4628      	mov	r0, r5
 80030fc:	f7fe f824 	bl	8001148 <MCI_ExecTorqueRamp>
  bool retVal = true;
 8003100:	2001      	movs	r0, #1
 8003102:	e788      	b.n	8003016 <UI_SetReg+0x7a>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8003104:	4628      	mov	r0, r5
 8003106:	f7fe f8ab 	bl	8001260 <MCI_GetMecSpeedRefUnit>
 800310a:	2200      	movs	r2, #0
 800310c:	4601      	mov	r1, r0
 800310e:	4628      	mov	r0, r5
 8003110:	f7fe f810 	bl	8001134 <MCI_ExecSpeedRamp>
  bool retVal = true;
 8003114:	4620      	mov	r0, r4
 8003116:	e77e      	b.n	8003016 <UI_SetReg+0x7a>
 8003118:	2aaaaaab 	.word	0x2aaaaaab

0800311c <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 800311c:	b530      	push	{r4, r5, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 800311e:	68c4      	ldr	r4, [r0, #12]
 8003120:	7d03      	ldrb	r3, [r0, #20]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003122:	6885      	ldr	r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8003124:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003128:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
{
 800312c:	b08d      	sub	sp, #52	; 0x34

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 800312e:	2a00      	cmp	r2, #0
 8003130:	f000 808b 	beq.w	800324a <UI_GetReg+0x12e>
  {
    *success = true;
 8003134:	f04f 0c01 	mov.w	ip, #1
 8003138:	f882 c000 	strb.w	ip, [r2]
  }

  switch (bRegID)
 800313c:	2981      	cmp	r1, #129	; 0x81
 800313e:	f200 8101 	bhi.w	8003344 <UI_GetReg+0x228>
 8003142:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003146:	0143      	.short	0x0143
 8003148:	016f013d 	.word	0x016f013d
 800314c:	0164016b 	.word	0x0164016b
 8003150:	015c0160 	.word	0x015c0160
 8003154:	01020158 	.word	0x01020158
 8003158:	01aa01a2 	.word	0x01aa01a2
 800315c:	00fa01a6 	.word	0x00fa01a6
 8003160:	01b201b6 	.word	0x01b201b6
 8003164:	00ff01ae 	.word	0x00ff01ae
 8003168:	00ff00ff 	.word	0x00ff00ff
 800316c:	00ff00ff 	.word	0x00ff00ff
 8003170:	00ff00ff 	.word	0x00ff00ff
 8003174:	00ff00ff 	.word	0x00ff00ff
 8003178:	01540116 	.word	0x01540116
 800317c:	00ff0150 	.word	0x00ff0150
 8003180:	01d700ff 	.word	0x01d700ff
 8003184:	0107010c 	.word	0x0107010c
 8003188:	01d000ff 	.word	0x01d000ff
 800318c:	01bc01cb 	.word	0x01bc01cb
 8003190:	0146014b 	.word	0x0146014b
 8003194:	0107010c 	.word	0x0107010c
 8003198:	00fa0102 	.word	0x00fa0102
 800319c:	01c60111 	.word	0x01c60111
 80031a0:	019d01c1 	.word	0x019d01c1
 80031a4:	01730188 	.word	0x01730188
 80031a8:	00ff00ff 	.word	0x00ff00ff
 80031ac:	00ff00ff 	.word	0x00ff00ff
 80031b0:	00ff00ff 	.word	0x00ff00ff
 80031b4:	00ff00ff 	.word	0x00ff00ff
 80031b8:	00ff00ff 	.word	0x00ff00ff
 80031bc:	00ff00ff 	.word	0x00ff00ff
 80031c0:	00ff00ff 	.word	0x00ff00ff
 80031c4:	012f0136 	.word	0x012f0136
 80031c8:	00ff00fa 	.word	0x00ff00fa
 80031cc:	00ff00ff 	.word	0x00ff00ff
 80031d0:	00ff00ff 	.word	0x00ff00ff
 80031d4:	00ff00ff 	.word	0x00ff00ff
 80031d8:	00ff00ff 	.word	0x00ff00ff
 80031dc:	00ff00ff 	.word	0x00ff00ff
 80031e0:	00ff00ff 	.word	0x00ff00ff
 80031e4:	00ff00ff 	.word	0x00ff00ff
 80031e8:	00ff00ff 	.word	0x00ff00ff
 80031ec:	00ff00ff 	.word	0x00ff00ff
 80031f0:	00ff00ff 	.word	0x00ff00ff
 80031f4:	00ff00ff 	.word	0x00ff00ff
 80031f8:	00ff00ff 	.word	0x00ff00ff
 80031fc:	00ff011e 	.word	0x00ff011e
 8003200:	00ff00ff 	.word	0x00ff00ff
 8003204:	00ff00ff 	.word	0x00ff00ff
 8003208:	00ff00ff 	.word	0x00ff00ff
 800320c:	00ff00ff 	.word	0x00ff00ff
 8003210:	00ff00ff 	.word	0x00ff00ff
 8003214:	00ff00ff 	.word	0x00ff00ff
 8003218:	00ff00ff 	.word	0x00ff00ff
 800321c:	00ff00ff 	.word	0x00ff00ff
 8003220:	011a00ff 	.word	0x011a00ff
 8003224:	01ba012b 	.word	0x01ba012b
 8003228:	00f700ff 	.word	0x00f700ff
 800322c:	00ff00f7 	.word	0x00ff00f7
 8003230:	00ff00ff 	.word	0x00ff00ff
 8003234:	00ff00ff 	.word	0x00ff00ff
 8003238:	00ff00ff 	.word	0x00ff00ff
 800323c:	00ff00ff 	.word	0x00ff00ff
 8003240:	00ff00ff 	.word	0x00ff00ff
 8003244:	00ff00ff 	.word	0x00ff00ff
 8003248:	00f7      	.short	0x00f7
 800324a:	2970      	cmp	r1, #112	; 0x70
 800324c:	d872      	bhi.n	8003334 <UI_GetReg+0x218>
 800324e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003252:	00bd      	.short	0x00bd
 8003254:	00e900b7 	.word	0x00e900b7
 8003258:	00de00e5 	.word	0x00de00e5
 800325c:	00d600da 	.word	0x00d600da
 8003260:	007c00d2 	.word	0x007c00d2
 8003264:	0124011c 	.word	0x0124011c
 8003268:	00740120 	.word	0x00740120
 800326c:	012c0130 	.word	0x012c0130
 8003270:	00710128 	.word	0x00710128
 8003274:	00710071 	.word	0x00710071
 8003278:	00710071 	.word	0x00710071
 800327c:	00710071 	.word	0x00710071
 8003280:	00710071 	.word	0x00710071
 8003284:	00ce0090 	.word	0x00ce0090
 8003288:	007100ca 	.word	0x007100ca
 800328c:	01510071 	.word	0x01510071
 8003290:	00810086 	.word	0x00810086
 8003294:	014a0071 	.word	0x014a0071
 8003298:	01360145 	.word	0x01360145
 800329c:	00c000c5 	.word	0x00c000c5
 80032a0:	00810086 	.word	0x00810086
 80032a4:	0074007c 	.word	0x0074007c
 80032a8:	0140008b 	.word	0x0140008b
 80032ac:	0117013b 	.word	0x0117013b
 80032b0:	00ed0102 	.word	0x00ed0102
 80032b4:	00710071 	.word	0x00710071
 80032b8:	00710071 	.word	0x00710071
 80032bc:	00710071 	.word	0x00710071
 80032c0:	00710071 	.word	0x00710071
 80032c4:	00710071 	.word	0x00710071
 80032c8:	00710071 	.word	0x00710071
 80032cc:	00710071 	.word	0x00710071
 80032d0:	00a900b0 	.word	0x00a900b0
 80032d4:	00710074 	.word	0x00710074
 80032d8:	00710071 	.word	0x00710071
 80032dc:	00710071 	.word	0x00710071
 80032e0:	00710071 	.word	0x00710071
 80032e4:	00710071 	.word	0x00710071
 80032e8:	00710071 	.word	0x00710071
 80032ec:	00710071 	.word	0x00710071
 80032f0:	00710071 	.word	0x00710071
 80032f4:	00710071 	.word	0x00710071
 80032f8:	00710071 	.word	0x00710071
 80032fc:	00710071 	.word	0x00710071
 8003300:	00710071 	.word	0x00710071
 8003304:	00710071 	.word	0x00710071
 8003308:	00710098 	.word	0x00710098
 800330c:	00710071 	.word	0x00710071
 8003310:	00710071 	.word	0x00710071
 8003314:	00710071 	.word	0x00710071
 8003318:	00710071 	.word	0x00710071
 800331c:	00710071 	.word	0x00710071
 8003320:	00710071 	.word	0x00710071
 8003324:	00710071 	.word	0x00710071
 8003328:	00710071 	.word	0x00710071
 800332c:	00940071 	.word	0x00940071
 8003330:	013400a5 	.word	0x013400a5
  int32_t bRetVal = 0;
 8003334:	2000      	movs	r0, #0
      }
	}
    break;
  }
  return bRetVal;
}
 8003336:	b00d      	add	sp, #52	; 0x34
 8003338:	bd30      	pop	{r4, r5, pc}
      bRetVal = MCI_GetIqdref(pMCI).d;
 800333a:	4628      	mov	r0, r5
 800333c:	f7fd ffbe 	bl	80012bc <MCI_GetIqdref>
 8003340:	1400      	asrs	r0, r0, #16
    break;
 8003342:	e7f8      	b.n	8003336 <UI_GetReg+0x21a>
        *success = false;
 8003344:	2000      	movs	r0, #0
 8003346:	7010      	strb	r0, [r2, #0]
  return bRetVal;
 8003348:	e7f5      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIqdref(pMCI).q;
 800334a:	4628      	mov	r0, r5
 800334c:	f7fd ffb6 	bl	80012bc <MCI_GetIqdref>
 8003350:	b200      	sxth	r0, r0
    break;
 8003352:	e7f0      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIqd(pMCI).d;
 8003354:	4628      	mov	r0, r5
 8003356:	f7fd ffa3 	bl	80012a0 <MCI_GetIqd>
 800335a:	1400      	asrs	r0, r0, #16
    break;
 800335c:	e7eb      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIqd(pMCI).q;
 800335e:	4628      	mov	r0, r5
 8003360:	f7fd ff9e 	bl	80012a0 <MCI_GetIqd>
 8003364:	b200      	sxth	r0, r0
    break;
 8003366:	e7e6      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetVqd(pMCI).q;
 8003368:	4628      	mov	r0, r5
 800336a:	f7fd ffb5 	bl	80012d8 <MCI_GetVqd>
 800336e:	b200      	sxth	r0, r0
    break;
 8003370:	e7e1      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 8003372:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003374:	f003 f9a8 	bl	80066c8 <VBS_GetAvBusVoltage_V>
    break;
 8003378:	e7dd      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 800337a:	6820      	ldr	r0, [r4, #0]
 800337c:	f003 fea0 	bl	80070c0 <PID_GetKPDivisor>
    break;
 8003380:	e7d9      	b.n	8003336 <UI_GetReg+0x21a>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8003382:	4628      	mov	r0, r5
 8003384:	f7fd ff56 	bl	8001234 <MCI_GetControlMode>
 8003388:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 800338a:	4628      	mov	r0, r5
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 800338c:	f000 80c1 	beq.w	8003512 <UI_GetReg+0x3f6>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 8003390:	f7fd ff66 	bl	8001260 <MCI_GetMecSpeedRefUnit>
 8003394:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003398:	0040      	lsls	r0, r0, #1
 800339a:	e7cc      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 800339c:	6820      	ldr	r0, [r4, #0]
 800339e:	f003 fe91 	bl	80070c4 <PID_GetKIDivisor>
    break;
 80033a2:	e7c8      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 80033a4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80033a6:	f004 ff5b 	bl	8008260 <STC_GetMinAppNegativeMecSpeedUnit>
 80033aa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80033ae:	0040      	lsls	r0, r0, #1
    break;
 80033b0:	e7c1      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 80033b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80033b4:	f004 ff52 	bl	800825c <STC_GetMaxAppPositiveMecSpeedUnit>
 80033b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80033bc:	0040      	lsls	r0, r0, #1
    break;
 80033be:	e7ba      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 80033c0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
}
 80033c2:	b00d      	add	sp, #52	; 0x34
 80033c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 80033c8:	f005 b808 	b.w	80083dc <STM_GetFaultState>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 80033cc:	f7ff fde4 	bl	8002f98 <UI_GetSelectedMC>
    break;
 80033d0:	e7b1      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 80033d2:	4628      	mov	r0, r5
 80033d4:	f7fd ff56 	bl	8001284 <MCI_GetIalphabeta>
 80033d8:	1400      	asrs	r0, r0, #16
    break;
 80033da:	e7ac      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 80033dc:	4628      	mov	r0, r5
 80033de:	f7fd ff51 	bl	8001284 <MCI_GetIalphabeta>
 80033e2:	b200      	sxth	r0, r0
    break;
 80033e4:	e7a7      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 80033e6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80033e8:	f003 fdfa 	bl	8006fe0 <MPM_GetAvrgElMotorPowerW>
    break;
 80033ec:	e7a3      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 80033ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80033f0:	f003 fe3a 	bl	8007068 <NTC_GetAvTemp_C>
    break;
 80033f4:	e79f      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 80033f6:	6820      	ldr	r0, [r4, #0]
 80033f8:	f003 fe68 	bl	80070cc <PID_GetKD>
    break;
 80033fc:	e79b      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 80033fe:	6820      	ldr	r0, [r4, #0]
 8003400:	f003 fe58 	bl	80070b4 <PID_GetKI>
    break;
 8003404:	e797      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8003406:	6820      	ldr	r0, [r4, #0]
 8003408:	f003 fe50 	bl	80070ac <PID_GetKP>
    break;
 800340c:	e793      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 800340e:	4628      	mov	r0, r5
 8003410:	f7fd ff26 	bl	8001260 <MCI_GetMecSpeedRefUnit>
 8003414:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003418:	0040      	lsls	r0, r0, #1
    break;
 800341a:	e78c      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 800341c:	4628      	mov	r0, r5
 800341e:	f7fd ff09 	bl	8001234 <MCI_GetControlMode>
    break;
 8003422:	e788      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8003424:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003426:	f004 ffcb 	bl	80083c0 <STM_GetState>
	break;
 800342a:	e784      	b.n	8003336 <UI_GetReg+0x21a>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800342c:	6902      	ldr	r2, [r0, #16]
 800342e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003432:	0f1a      	lsrs	r2, r3, #28
 8003434:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003436:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800343a:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800343c:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003440:	d963      	bls.n	800350a <UI_GetReg+0x3ee>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003442:	2b01      	cmp	r3, #1
 8003444:	f63f af76 	bhi.w	8003334 <UI_GetReg+0x218>
        pSPD = pMCT->pSpeedSensorAux;
 8003448:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 800344a:	2800      	cmp	r0, #0
 800344c:	f43f af72 	beq.w	8003334 <UI_GetReg+0x218>
        bRetVal = SPD_GetS16Speed(pSPD);
 8003450:	f004 fe44 	bl	80080dc <SPD_GetS16Speed>
 8003454:	e76f      	b.n	8003336 <UI_GetReg+0x21a>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003456:	6902      	ldr	r2, [r0, #16]
 8003458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800345c:	0f1a      	lsrs	r2, r3, #28
 800345e:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003460:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003464:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003466:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800346a:	d94a      	bls.n	8003502 <UI_GetReg+0x3e6>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800346c:	2b01      	cmp	r3, #1
 800346e:	f63f af61 	bhi.w	8003334 <UI_GetReg+0x218>
        pSPD = pMCT->pSpeedSensorAux;
 8003472:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003474:	2800      	cmp	r0, #0
 8003476:	f43f af5d 	beq.w	8003334 <UI_GetReg+0x218>
        bRetVal = SPD_GetElAngle(pSPD);
 800347a:	f004 fded 	bl	8008058 <SPD_GetElAngle>
 800347e:	e75a      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8003480:	4628      	mov	r0, r5
 8003482:	f7fd ff37 	bl	80012f4 <MCI_GetValphabeta>
 8003486:	1400      	asrs	r0, r0, #16
    break;
 8003488:	e755      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 800348a:	6860      	ldr	r0, [r4, #4]
 800348c:	f003 fe0e 	bl	80070ac <PID_GetKP>
    break;
 8003490:	e751      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8003492:	6860      	ldr	r0, [r4, #4]
 8003494:	f003 fe1a 	bl	80070cc <PID_GetKD>
    break;
 8003498:	e74d      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 800349a:	6860      	ldr	r0, [r4, #4]
 800349c:	f003 fe0a 	bl	80070b4 <PID_GetKI>
    break;
 80034a0:	e749      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 80034a2:	68a0      	ldr	r0, [r4, #8]
 80034a4:	f003 fe12 	bl	80070cc <PID_GetKD>
    break;
 80034a8:	e745      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 80034aa:	68a0      	ldr	r0, [r4, #8]
 80034ac:	f003 fe02 	bl	80070b4 <PID_GetKI>
    break;
 80034b0:	e741      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 80034b2:	68a0      	ldr	r0, [r4, #8]
 80034b4:	f003 fdfa 	bl	80070ac <PID_GetKP>
    break;
 80034b8:	e73d      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)(MC_UID);
 80034ba:	4819      	ldr	r0, [pc, #100]	; (8003520 <UI_GetReg+0x404>)
 80034bc:	e73b      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIab(pMCI).b;
 80034be:	4628      	mov	r0, r5
 80034c0:	f7fd fed2 	bl	8001268 <MCI_GetIab>
 80034c4:	1400      	asrs	r0, r0, #16
    break;
 80034c6:	e736      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 80034c8:	4628      	mov	r0, r5
 80034ca:	f7fd ff13 	bl	80012f4 <MCI_GetValphabeta>
 80034ce:	b200      	sxth	r0, r0
    break;
 80034d0:	e731      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetVqd(pMCI).d;
 80034d2:	4628      	mov	r0, r5
 80034d4:	f7fd ff00 	bl	80012d8 <MCI_GetVqd>
 80034d8:	1400      	asrs	r0, r0, #16
    break;
 80034da:	e72c      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = MCI_GetIab(pMCI).a;
 80034dc:	4628      	mov	r0, r5
 80034de:	f7fd fec3 	bl	8001268 <MCI_GetIab>
 80034e2:	b200      	sxth	r0, r0
    break;
 80034e4:	e727      	b.n	8003336 <UI_GetReg+0x21a>
      if (pMCT->pRevupCtrl)
 80034e6:	6960      	ldr	r0, [r4, #20]
 80034e8:	2800      	cmp	r0, #0
 80034ea:	f43f af23 	beq.w	8003334 <UI_GetReg+0x218>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 80034ee:	f004 fdaf 	bl	8008050 <RUC_GetNumberOfPhases>
 80034f2:	e720      	b.n	8003336 <UI_GetReg+0x21a>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 80034f4:	4628      	mov	r0, r5
 80034f6:	f7fd feab 	bl	8001250 <MCI_GetAvrgMecSpeedUnit>
 80034fa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80034fe:	0040      	lsls	r0, r0, #1
    break;
 8003500:	e719      	b.n	8003336 <UI_GetReg+0x21a>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003502:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 8003504:	69a0      	ldr	r0, [r4, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8003506:	d8b5      	bhi.n	8003474 <UI_GetReg+0x358>
 8003508:	e7b3      	b.n	8003472 <UI_GetReg+0x356>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800350a:	2b01      	cmp	r3, #1
        pSPD = pMCT->pSpeedSensorMain;
 800350c:	69a0      	ldr	r0, [r4, #24]
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 800350e:	d89c      	bhi.n	800344a <UI_GetReg+0x32e>
 8003510:	e79a      	b.n	8003448 <UI_GetReg+0x32c>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8003512:	f7fd fe91 	bl	8001238 <MCI_GetLastRampFinalSpeed>
 8003516:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800351a:	0040      	lsls	r0, r0, #1
 800351c:	e70b      	b.n	8003336 <UI_GetReg+0x21a>
 800351e:	bf00      	nop
 8003520:	34a6847a 	.word	0x34a6847a

08003524 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8003524:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003526:	6883      	ldr	r3, [r0, #8]
 8003528:	7d02      	ldrb	r2, [r0, #20]

  switch (bCmdID)
 800352a:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800352c:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 8003530:	290d      	cmp	r1, #13
 8003532:	d808      	bhi.n	8003546 <UI_ExecCmd+0x22>
 8003534:	e8df f001 	tbb	[pc, r1]
 8003538:	0e091419 	.word	0x0e091419
 800353c:	231e100e 	.word	0x231e100e
 8003540:	07070728 	.word	0x07070728
 8003544:	1407      	.short	0x1407
 8003546:	2000      	movs	r0, #0
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8003548:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == RUN)
 800354a:	4620      	mov	r0, r4
 800354c:	f7fd fe62 	bl	8001214 <MCI_GetSTMState>
 8003550:	2806      	cmp	r0, #6
 8003552:	d01e      	beq.n	8003592 <UI_ExecCmd+0x6e>
  bool retVal = true;
 8003554:	2001      	movs	r0, #1
}
 8003556:	bd10      	pop	{r4, pc}
      if (MCI_GetSTMState(pMCI) == IDLE)
 8003558:	4620      	mov	r0, r4
 800355a:	f7fd fe5b 	bl	8001214 <MCI_GetSTMState>
 800355e:	b120      	cbz	r0, 800356a <UI_ExecCmd+0x46>
        MCI_StopMotor(pMCI);
 8003560:	4620      	mov	r0, r4
 8003562:	f7fd fe0f 	bl	8001184 <MCI_StopMotor>
  bool retVal = true;
 8003566:	2001      	movs	r0, #1
}
 8003568:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 800356a:	4620      	mov	r0, r4
 800356c:	f7fd fe00 	bl	8001170 <MCI_StartMotor>
  bool retVal = true;
 8003570:	2001      	movs	r0, #1
}
 8003572:	bd10      	pop	{r4, pc}
      MCI_FaultAcknowledged(pMCI);
 8003574:	4620      	mov	r0, r4
 8003576:	f7fd fe09 	bl	800118c <MCI_FaultAcknowledged>
  bool retVal = true;
 800357a:	2001      	movs	r0, #1
}
 800357c:	bd10      	pop	{r4, pc}
      MCI_EncoderAlign(pMCI);
 800357e:	4620      	mov	r0, r4
 8003580:	f7fd fe08 	bl	8001194 <MCI_EncoderAlign>
  bool retVal = true;
 8003584:	2001      	movs	r0, #1
}
 8003586:	bd10      	pop	{r4, pc}
      MCI_Clear_Iqdref(pMCI);
 8003588:	4620      	mov	r0, r4
 800358a:	f7fd fef7 	bl	800137c <MCI_Clear_Iqdref>
  bool retVal = true;
 800358e:	2001      	movs	r0, #1
}
 8003590:	bd10      	pop	{r4, pc}
        MCI_StopRamp(pMCI);
 8003592:	4620      	mov	r0, r4
 8003594:	f7fd fe58 	bl	8001248 <MCI_StopRamp>
  bool retVal = true;
 8003598:	2001      	movs	r0, #1
}
 800359a:	bd10      	pop	{r4, pc}

0800359c <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 800359c:	b508      	push	{r3, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 800359e:	4b07      	ldr	r3, [pc, #28]	; (80035bc <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80035a0:	f890 c014 	ldrb.w	ip, [r0, #20]
 80035a4:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 80035a6:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 80035aa:	fb83 c301 	smull	ip, r3, r3, r1
 80035ae:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 80035b2:	b209      	sxth	r1, r1
 80035b4:	f7fd fdbe 	bl	8001134 <MCI_ExecSpeedRamp>
  return true;
}
 80035b8:	2001      	movs	r0, #1
 80035ba:	bd08      	pop	{r3, pc}
 80035bc:	2aaaaaab 	.word	0x2aaaaaab

080035c0 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 80035c0:	b508      	push	{r3, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80035c2:	6883      	ldr	r3, [r0, #8]
 80035c4:	f890 c014 	ldrb.w	ip, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 80035c8:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 80035cc:	f7fd fdbc 	bl	8001148 <MCI_ExecTorqueRamp>
  return true;
}
 80035d0:	2001      	movs	r0, #1
 80035d2:	bd08      	pop	{r3, pc}

080035d4 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 80035d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d6:	4617      	mov	r7, r2
 80035d8:	461e      	mov	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80035da:	7d02      	ldrb	r2, [r0, #20]
 80035dc:	68c3      	ldr	r3, [r0, #12]
 80035de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e2:	695c      	ldr	r4, [r3, #20]
  if (pRevupCtrl)
 80035e4:	b18c      	cbz	r4, 800360a <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 80035e6:	4620      	mov	r0, r4
 80035e8:	460d      	mov	r5, r1
 80035ea:	f004 fd1b 	bl	8008024 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80035ee:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 80035f0:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80035f2:	4620      	mov	r0, r4
 80035f4:	f004 fd1c 	bl	8008030 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 80035f8:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 80035fa:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 80035fc:	4620      	mov	r0, r4
 80035fe:	f004 fd1f 	bl	8008040 <RUC_GetPhaseFinalTorque>
 8003602:	9b06      	ldr	r3, [sp, #24]
 8003604:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 8003606:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 8003608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 800360a:	4620      	mov	r0, r4
}
 800360c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800360e:	bf00      	nop

08003610 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 8003610:	b570      	push	{r4, r5, r6, lr}
 8003612:	461d      	mov	r5, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003614:	7d06      	ldrb	r6, [r0, #20]
 8003616:	68c3      	ldr	r3, [r0, #12]
{
 8003618:	b082      	sub	sp, #8
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 800361a:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
{
 800361e:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8003622:	6958      	ldr	r0, [r3, #20]
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8003624:	9001      	str	r0, [sp, #4]
{
 8003626:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8003628:	f004 fcea 	bl	8008000 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 800362c:	9801      	ldr	r0, [sp, #4]
 800362e:	462a      	mov	r2, r5
 8003630:	4621      	mov	r1, r4
 8003632:	f004 fceb 	bl	800800c <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8003636:	9801      	ldr	r0, [sp, #4]
 8003638:	4632      	mov	r2, r6
 800363a:	4621      	mov	r1, r4
 800363c:	f004 fcec 	bl	8008018 <RUC_SetPhaseFinalTorque>
  return true;
}
 8003640:	2001      	movs	r0, #1
 8003642:	b002      	add	sp, #8
 8003644:	bd70      	pop	{r4, r5, r6, pc}
 8003646:	bf00      	nop

08003648 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8003648:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 800364a:	f890 c014 	ldrb.w	ip, [r0, #20]
 800364e:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 8003650:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 8003654:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 8003658:	9901      	ldr	r1, [sp, #4]
 800365a:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
}
 800365e:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 8003660:	f7fd bd7c 	b.w	800115c <MCI_SetCurrentReferences>

08003664 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 8003664:	2000      	movs	r0, #0
 8003666:	4770      	bx	lr

08003668 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003668:	4a03      	ldr	r2, [pc, #12]	; (8003678 <SystemInit+0x10>)
 800366a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800366e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003672:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003676:	4770      	bx	lr
 8003678:	e000ed00 	.word	0xe000ed00

0800367c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800367c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800367e:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <HAL_Init+0x30>)
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003686:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800368e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003696:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003698:	2003      	movs	r0, #3
 800369a:	f000 fa61 	bl	8003b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800369e:	2000      	movs	r0, #0
 80036a0:	f7ff fada 	bl	8002c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036a4:	f7ff f98e 	bl	80029c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80036a8:	2000      	movs	r0, #0
 80036aa:	bd08      	pop	{r3, pc}
 80036ac:	40023c00 	.word	0x40023c00

080036b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80036b0:	4a03      	ldr	r2, [pc, #12]	; (80036c0 <HAL_IncTick+0x10>)
 80036b2:	4b04      	ldr	r3, [pc, #16]	; (80036c4 <HAL_IncTick+0x14>)
 80036b4:	6811      	ldr	r1, [r2, #0]
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	440b      	add	r3, r1
 80036ba:	6013      	str	r3, [r2, #0]
}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	20000c40 	.word	0x20000c40
 80036c4:	2000057c 	.word	0x2000057c

080036c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80036c8:	4b01      	ldr	r3, [pc, #4]	; (80036d0 <HAL_GetTick+0x8>)
 80036ca:	6818      	ldr	r0, [r3, #0]
}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	20000c40 	.word	0x20000c40

080036d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80036d8:	f7ff fff6 	bl	80036c8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036dc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80036de:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80036e0:	d002      	beq.n	80036e8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e2:	4b04      	ldr	r3, [pc, #16]	; (80036f4 <HAL_Delay+0x20>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036e8:	f7ff ffee 	bl	80036c8 <HAL_GetTick>
 80036ec:	1b43      	subs	r3, r0, r5
 80036ee:	42a3      	cmp	r3, r4
 80036f0:	d3fa      	bcc.n	80036e8 <HAL_Delay+0x14>
  {
  }
}
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	2000057c 	.word	0x2000057c

080036f8 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036f8:	2800      	cmp	r0, #0
 80036fa:	f000 809f 	beq.w	800383c <HAL_ADC_Init+0x144>
{
 80036fe:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003700:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003702:	4604      	mov	r4, r0
 8003704:	b13d      	cbz	r5, 8003716 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003706:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003708:	06db      	lsls	r3, r3, #27
 800370a:	d50c      	bpl.n	8003726 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800370c:	2300      	movs	r3, #0
 800370e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8003712:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8003714:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003716:	f7ff f975 	bl	8002a04 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800371a:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800371c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800371e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003722:	06db      	lsls	r3, r3, #27
 8003724:	d4f2      	bmi.n	800370c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8003726:	6c23      	ldr	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003728:	4a48      	ldr	r2, [pc, #288]	; (800384c <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 800372a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800372e:	f023 0302 	bic.w	r3, r3, #2
 8003732:	f043 0302 	orr.w	r3, r3, #2
 8003736:	6423      	str	r3, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003738:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800373a:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800373c:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003740:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003742:	6851      	ldr	r1, [r2, #4]
 8003744:	6860      	ldr	r0, [r4, #4]
 8003746:	4301      	orrs	r1, r0
 8003748:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800374a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800374c:	6925      	ldr	r5, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800374e:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003750:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003754:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800375c:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800375e:	6859      	ldr	r1, [r3, #4]
 8003760:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 8003764:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	4302      	orrs	r2, r0
 800376a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800376c:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800376e:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003770:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003774:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003776:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003778:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800377a:	4302      	orrs	r2, r0
 800377c:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800377e:	4a34      	ldr	r2, [pc, #208]	; (8003850 <HAL_ADC_Init+0x158>)
 8003780:	4291      	cmp	r1, r2
 8003782:	d052      	beq.n	800382a <HAL_ADC_Init+0x132>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003784:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003786:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003788:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 800378c:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	4311      	orrs	r1, r2
 8003792:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003794:	6899      	ldr	r1, [r3, #8]
 8003796:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800379a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	432a      	orrs	r2, r5
 80037a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	f022 0202 	bic.w	r2, r2, #2
 80037a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	7e21      	ldrb	r1, [r4, #24]
 80037ae:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80037b2:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037b4:	f894 2020 	ldrb.w	r2, [r4, #32]
 80037b8:	2a00      	cmp	r2, #0
 80037ba:	d041      	beq.n	8003840 <HAL_ADC_Init+0x148>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037bc:	6859      	ldr	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037be:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037c0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80037c4:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037c6:	6858      	ldr	r0, [r3, #4]
 80037c8:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80037cc:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037ce:	1e51      	subs	r1, r2, #1
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80037d6:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80037d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037da:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037dc:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80037de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80037e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e6:	3901      	subs	r1, #1
 80037e8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80037ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037ee:	6899      	ldr	r1, [r3, #8]
 80037f0:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80037f4:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037f6:	6899      	ldr	r1, [r3, #8]
 80037f8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80037fc:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8003800:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003802:	6899      	ldr	r1, [r3, #8]
 8003804:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003808:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800380a:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800380c:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800380e:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8003812:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003814:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003816:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003818:	f023 0303 	bic.w	r3, r3, #3
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003822:	2300      	movs	r3, #0
 8003824:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003828:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003830:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003838:	609a      	str	r2, [r3, #8]
 800383a:	e7b2      	b.n	80037a2 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 800383c:	2001      	movs	r0, #1
}
 800383e:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	e7c6      	b.n	80037d8 <HAL_ADC_Init+0xe0>
 800384a:	bf00      	nop
 800384c:	40012300 	.word	0x40012300
 8003850:	0f000001 	.word	0x0f000001

08003854 <HAL_ADC_ConfigChannel>:
{
 8003854:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8003856:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800385a:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800385c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800385e:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003860:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003862:	f000 809c 	beq.w	800399e <HAL_ADC_ConfigChannel+0x14a>
 8003866:	2301      	movs	r3, #1
 8003868:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800386c:	680c      	ldr	r4, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800386e:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003870:	2c09      	cmp	r4, #9
 8003872:	d82d      	bhi.n	80038d0 <HAL_ADC_ConfigChannel+0x7c>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003874:	691d      	ldr	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003876:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003878:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 800387c:	f04f 0c07 	mov.w	ip, #7
 8003880:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003884:	ea25 050c 	bic.w	r5, r5, ip
 8003888:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800388a:	691d      	ldr	r5, [r3, #16]
 800388c:	fa02 f20e 	lsl.w	r2, r2, lr
 8003890:	432a      	orrs	r2, r5
 8003892:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7U)
 8003894:	684a      	ldr	r2, [r1, #4]
 8003896:	2a06      	cmp	r2, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003898:	46a4      	mov	ip, r4
  if (sConfig->Rank < 7U)
 800389a:	d82f      	bhi.n	80038fc <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800389c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80038a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038a2:	3a05      	subs	r2, #5
 80038a4:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038a8:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038ac:	fa0e f202 	lsl.w	r2, lr, r2
 80038b0:	ea21 0202 	bic.w	r2, r1, r2
 80038b4:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038b8:	ea4c 0202 	orr.w	r2, ip, r2
 80038bc:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038be:	4a39      	ldr	r2, [pc, #228]	; (80039a4 <HAL_ADC_ConfigChannel+0x150>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d030      	beq.n	8003926 <HAL_ADC_ConfigChannel+0xd2>
  __HAL_UNLOCK(hadc);
 80038c4:	2300      	movs	r3, #0
 80038c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80038ca:	4618      	mov	r0, r3
}
 80038cc:	b003      	add	sp, #12
 80038ce:	bd30      	pop	{r4, r5, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80038d0:	fa1f fc84 	uxth.w	ip, r4
 80038d4:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80038d8:	68dd      	ldr	r5, [r3, #12]
 80038da:	f1a2 0e1e 	sub.w	lr, r2, #30
 80038de:	2207      	movs	r2, #7
 80038e0:	fa02 f20e 	lsl.w	r2, r2, lr
 80038e4:	ea25 0202 	bic.w	r2, r5, r2
 80038e8:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80038ea:	688a      	ldr	r2, [r1, #8]
 80038ec:	68dd      	ldr	r5, [r3, #12]
 80038ee:	fa02 f20e 	lsl.w	r2, r2, lr
 80038f2:	432a      	orrs	r2, r5
 80038f4:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 80038f6:	684a      	ldr	r2, [r1, #4]
 80038f8:	2a06      	cmp	r2, #6
 80038fa:	d9cf      	bls.n	800389c <HAL_ADC_ConfigChannel+0x48>
  else if (sConfig->Rank < 13U)
 80038fc:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038fe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13U)
 8003902:	d836      	bhi.n	8003972 <HAL_ADC_ConfigChannel+0x11e>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003904:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003906:	3a23      	subs	r2, #35	; 0x23
 8003908:	251f      	movs	r5, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800390a:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800390e:	fa05 f202 	lsl.w	r2, r5, r2
 8003912:	ea21 0202 	bic.w	r2, r1, r2
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800391a:	ea4c 0202 	orr.w	r2, ip, r2
 800391e:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003920:	4a20      	ldr	r2, [pc, #128]	; (80039a4 <HAL_ADC_ConfigChannel+0x150>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d1ce      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
 8003926:	2c12      	cmp	r4, #18
 8003928:	d032      	beq.n	8003990 <HAL_ADC_ConfigChannel+0x13c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800392a:	f1a4 0310 	sub.w	r3, r4, #16
 800392e:	2b01      	cmp	r3, #1
 8003930:	d8c8      	bhi.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003932:	4a1d      	ldr	r2, [pc, #116]	; (80039a8 <HAL_ADC_ConfigChannel+0x154>)
 8003934:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003936:	2c10      	cmp	r4, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003938:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800393c:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800393e:	d1c1      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003940:	4b1a      	ldr	r3, [pc, #104]	; (80039ac <HAL_ADC_ConfigChannel+0x158>)
 8003942:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 800394c:	f202 3283 	addw	r2, r2, #899	; 0x383
 8003950:	fba2 2303 	umull	r2, r3, r2, r3
 8003954:	0c9b      	lsrs	r3, r3, #18
 8003956:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800395e:	9b01      	ldr	r3, [sp, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0af      	beq.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003964:	9b01      	ldr	r3, [sp, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800396a:	9b01      	ldr	r3, [sp, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1f9      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x110>
 8003970:	e7a8      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003972:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003974:	3a41      	subs	r2, #65	; 0x41
 8003976:	251f      	movs	r5, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003978:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800397c:	fa05 f202 	lsl.w	r2, r5, r2
 8003980:	ea21 0202 	bic.w	r2, r1, r2
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003988:	ea4c 0202 	orr.w	r2, ip, r2
 800398c:	62da      	str	r2, [r3, #44]	; 0x2c
 800398e:	e796      	b.n	80038be <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003990:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8003994:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003998:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800399c:	e792      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 800399e:	2002      	movs	r0, #2
}
 80039a0:	b003      	add	sp, #12
 80039a2:	bd30      	pop	{r4, r5, pc}
 80039a4:	40012000 	.word	0x40012000
 80039a8:	40012300 	.word	0x40012300
 80039ac:	20000578 	.word	0x20000578

080039b0 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80039b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80039b6:	698e      	ldr	r6, [r1, #24]
  __HAL_LOCK(hadc);
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	f000 80c8 	beq.w	8003b4e <HAL_ADCEx_InjectedConfigChannel+0x19e>
 80039be:	2301      	movs	r3, #1
 80039c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80039c4:	680d      	ldr	r5, [r1, #0]
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80039c6:	6803      	ldr	r3, [r0, #0]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 80039c8:	2d09      	cmp	r5, #9
 80039ca:	d868      	bhi.n	8003a9e <HAL_ADCEx_InjectedConfigChannel+0xee>
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80039cc:	691c      	ldr	r4, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80039ce:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80039d0:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 80039d4:	2707      	movs	r7, #7
 80039d6:	fa07 f70c 	lsl.w	r7, r7, ip
 80039da:	ea24 0407 	bic.w	r4, r4, r7
 80039de:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80039e0:	691c      	ldr	r4, [r3, #16]
 80039e2:	fa02 f20c 	lsl.w	r2, r2, ip
 80039e6:	4322      	orrs	r2, r4
 80039e8:	611a      	str	r2, [r3, #16]
 80039ea:	46ac      	mov	ip, r5
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80039ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80039ee:	f8d1 e010 	ldr.w	lr, [r1, #16]
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80039f2:	684c      	ldr	r4, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80039f4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80039f8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80039fa:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 80039fc:	f10e 32ff 	add.w	r2, lr, #4294967295
 8003a00:	ea47 5702 	orr.w	r7, r7, r2, lsl #20
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003a04:	1ce2      	adds	r2, r4, #3
 8003a06:	eba2 020e 	sub.w	r2, r2, lr
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003a0a:	639f      	str	r7, [r3, #56]	; 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8003a10:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003a14:	f04f 0e1f 	mov.w	lr, #31
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003a18:	fa0c fc02 	lsl.w	ip, ip, r2
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003a1c:	fa0e f202 	lsl.w	r2, lr, r2
 8003a20:	ea27 0202 	bic.w	r2, r7, r2
 8003a24:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003a26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a28:	ea4c 0202 	orr.w	r2, ip, r2
 8003a2c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003a2e:	4a49      	ldr	r2, [pc, #292]	; (8003b54 <HAL_ADCEx_InjectedConfigChannel+0x1a4>)
 8003a30:	4296      	cmp	r6, r2
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003a38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003a3a:	689a      	ldr	r2, [r3, #8]
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003a3c:	d066      	beq.n	8003b0c <HAL_ADCEx_InjectedConfigChannel+0x15c>
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003a3e:	4316      	orrs	r6, r2
 8003a40:	609e      	str	r6, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003a42:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003a44:	69ce      	ldr	r6, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003a46:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003a4a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	4332      	orrs	r2, r6
 8003a50:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003a52:	7d4a      	ldrb	r2, [r1, #21]
 8003a54:	2a00      	cmp	r2, #0
 8003a56:	d034      	beq.n	8003ac2 <HAL_ADCEx_InjectedConfigChannel+0x112>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a5e:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003a60:	7d0a      	ldrb	r2, [r1, #20]
 8003a62:	2a00      	cmp	r2, #0
 8003a64:	d034      	beq.n	8003ad0 <HAL_ADCEx_InjectedConfigChannel+0x120>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8003a66:	685a      	ldr	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }
  
  switch(sConfigInjected->InjectedRank)
 8003a68:	2c02      	cmp	r4, #2
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8003a6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a6e:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003a70:	d034      	beq.n	8003adc <HAL_ADCEx_InjectedConfigChannel+0x12c>
 8003a72:	2c03      	cmp	r4, #3
 8003a74:	d059      	beq.n	8003b2a <HAL_ADCEx_InjectedConfigChannel+0x17a>
 8003a76:	2c01      	cmp	r4, #1
 8003a78:	d04c      	beq.n	8003b14 <HAL_ADCEx_InjectedConfigChannel+0x164>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003a7a:	6a1a      	ldr	r2, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8003a7c:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8003a7e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003a82:	f022 020f 	bic.w	r2, r2, #15
 8003a86:	621a      	str	r2, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8003a88:	6a1a      	ldr	r2, [r3, #32]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003a8e:	4a32      	ldr	r2, [pc, #200]	; (8003b58 <HAL_ADCEx_InjectedConfigChannel+0x1a8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d030      	beq.n	8003af6 <HAL_ADCEx_InjectedConfigChannel+0x146>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a94:	2300      	movs	r3, #0
 8003a96:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a9a:	4618      	mov	r0, r3
}
 8003a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003a9e:	fa1f fc85 	uxth.w	ip, r5
 8003aa2:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8003aa6:	f1a2 041e 	sub.w	r4, r2, #30
 8003aaa:	2707      	movs	r7, #7
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	40a7      	lsls	r7, r4
 8003ab0:	ea22 0207 	bic.w	r2, r2, r7
 8003ab4:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003ab6:	688a      	ldr	r2, [r1, #8]
 8003ab8:	40a2      	lsls	r2, r4
 8003aba:	68dc      	ldr	r4, [r3, #12]
 8003abc:	4322      	orrs	r2, r4
 8003abe:	60da      	str	r2, [r3, #12]
 8003ac0:	e794      	b.n	80039ec <HAL_ADCEx_InjectedConfigChannel+0x3c>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac8:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003aca:	7d0a      	ldrb	r2, [r1, #20]
 8003acc:	2a00      	cmp	r2, #0
 8003ace:	d1ca      	bne.n	8003a66 <HAL_ADCEx_InjectedConfigChannel+0xb6>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003ad0:	685a      	ldr	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003ad2:	2c02      	cmp	r4, #2
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003ad4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ad8:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003ada:	d1ca      	bne.n	8003a72 <HAL_ADCEx_InjectedConfigChannel+0xc2>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8003adc:	699a      	ldr	r2, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8003ade:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8003ae0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003ae4:	f022 020f 	bic.w	r2, r2, #15
 8003ae8:	619a      	str	r2, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8003aea:	699a      	ldr	r2, [r3, #24]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003af0:	4a19      	ldr	r2, [pc, #100]	; (8003b58 <HAL_ADCEx_InjectedConfigChannel+0x1a8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d1ce      	bne.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0xe4>
 8003af6:	2d12      	cmp	r5, #18
 8003af8:	d022      	beq.n	8003b40 <HAL_ADCEx_InjectedConfigChannel+0x190>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003afa:	3d10      	subs	r5, #16
 8003afc:	2d01      	cmp	r5, #1
 8003afe:	d8c9      	bhi.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003b00:	4a16      	ldr	r2, [pc, #88]	; (8003b5c <HAL_ADCEx_InjectedConfigChannel+0x1ac>)
 8003b02:	6853      	ldr	r3, [r2, #4]
 8003b04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b08:	6053      	str	r3, [r2, #4]
 8003b0a:	e7c3      	b.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0xe4>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8003b0c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003b10:	609a      	str	r2, [r3, #8]
 8003b12:	e79e      	b.n	8003a52 <HAL_ADCEx_InjectedConfigChannel+0xa2>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8003b14:	695a      	ldr	r2, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003b16:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8003b18:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003b1c:	f022 020f 	bic.w	r2, r2, #15
 8003b20:	615a      	str	r2, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003b22:	695a      	ldr	r2, [r3, #20]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	615a      	str	r2, [r3, #20]
      break;
 8003b28:	e7b1      	b.n	8003a8e <HAL_ADCEx_InjectedConfigChannel+0xde>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8003b2a:	69da      	ldr	r2, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003b2c:	68c9      	ldr	r1, [r1, #12]
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8003b2e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003b32:	f022 020f 	bic.w	r2, r2, #15
 8003b36:	61da      	str	r2, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003b38:	69da      	ldr	r2, [r3, #28]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	61da      	str	r2, [r3, #28]
      break;
 8003b3e:	e7a6      	b.n	8003a8e <HAL_ADCEx_InjectedConfigChannel+0xde>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b40:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8003b44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b48:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8003b4c:	e7a2      	b.n	8003a94 <HAL_ADCEx_InjectedConfigChannel+0xe4>
  __HAL_LOCK(hadc);
 8003b4e:	2002      	movs	r0, #2
}
 8003b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b52:	bf00      	nop
 8003b54:	000f0001 	.word	0x000f0001
 8003b58:	40012000 	.word	0x40012000
 8003b5c:	40012300 	.word	0x40012300

08003b60 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b60:	4907      	ldr	r1, [pc, #28]	; (8003b80 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003b62:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b64:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b66:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b6e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b70:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b72:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003b7a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	e000ed00 	.word	0xe000ed00

08003b84 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b84:	4b1c      	ldr	r3, [pc, #112]	; (8003bf8 <HAL_NVIC_SetPriority+0x74>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b8c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b8e:	f1c3 0e07 	rsb	lr, r3, #7
 8003b92:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b96:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b9a:	bf28      	it	cs
 8003b9c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ba0:	f1bc 0f06 	cmp.w	ip, #6
 8003ba4:	d91b      	bls.n	8003bde <HAL_NVIC_SetPriority+0x5a>
 8003ba6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ba8:	f04f 3cff 	mov.w	ip, #4294967295
 8003bac:	fa0c fc03 	lsl.w	ip, ip, r3
 8003bb0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb4:	f04f 3cff 	mov.w	ip, #4294967295
 8003bb8:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003bbc:	ea21 010c 	bic.w	r1, r1, ip
 8003bc0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003bc2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8003bc8:	db0c      	blt.n	8003be4 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bca:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003bce:	0109      	lsls	r1, r1, #4
 8003bd0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003bd4:	b2c9      	uxtb	r1, r1
 8003bd6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003bda:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bde:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003be0:	4613      	mov	r3, r2
 8003be2:	e7e7      	b.n	8003bb4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be4:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <HAL_NVIC_SetPriority+0x78>)
 8003be6:	f000 000f 	and.w	r0, r0, #15
 8003bea:	0109      	lsls	r1, r1, #4
 8003bec:	4403      	add	r3, r0
 8003bee:	b2c9      	uxtb	r1, r1
 8003bf0:	7619      	strb	r1, [r3, #24]
 8003bf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bf6:	bf00      	nop
 8003bf8:	e000ed00 	.word	0xe000ed00
 8003bfc:	e000ecfc 	.word	0xe000ecfc

08003c00 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003c00:	2800      	cmp	r0, #0
 8003c02:	db08      	blt.n	8003c16 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c04:	0941      	lsrs	r1, r0, #5
 8003c06:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_NVIC_EnableIRQ+0x18>)
 8003c08:	f000 001f 	and.w	r0, r0, #31
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	fa03 f000 	lsl.w	r0, r3, r0
 8003c12:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003c16:	4770      	bx	lr
 8003c18:	e000e100 	.word	0xe000e100

08003c1c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003c1c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003c20:	4905      	ldr	r1, [pc, #20]	; (8003c38 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003c22:	4b06      	ldr	r3, [pc, #24]	; (8003c3c <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003c24:	68ca      	ldr	r2, [r1, #12]
 8003c26:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	60cb      	str	r3, [r1, #12]
 8003c2e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003c32:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8003c34:	e7fd      	b.n	8003c32 <HAL_NVIC_SystemReset+0x16>
 8003c36:	bf00      	nop
 8003c38:	e000ed00 	.word	0xe000ed00
 8003c3c:	05fa0004 	.word	0x05fa0004

08003c40 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c40:	3801      	subs	r0, #1
 8003c42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003c46:	d210      	bcs.n	8003c6a <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c48:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c4a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c4e:	4c08      	ldr	r4, [pc, #32]	; (8003c70 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c50:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c52:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8003c56:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c5a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c5c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c5e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c60:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8003c62:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c66:	6119      	str	r1, [r3, #16]
 8003c68:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003c6a:	2001      	movs	r0, #1
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	e000ed00 	.word	0xe000ed00

08003c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c78:	2200      	movs	r2, #0
 8003c7a:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c7c:	4e70      	ldr	r6, [pc, #448]	; (8003e40 <HAL_GPIO_Init+0x1cc>)
{
 8003c7e:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c80:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 8003c82:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c86:	4689      	mov	r9, r1
 8003c88:	e004      	b.n	8003c94 <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	2b10      	cmp	r3, #16
 8003c8e:	f102 0202 	add.w	r2, r2, #2
 8003c92:	d078      	beq.n	8003d86 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8003c94:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c98:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8003c9c:	43a1      	bics	r1, r4
 8003c9e:	d1f4      	bne.n	8003c8a <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ca0:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8003ca4:	f00c 0103 	and.w	r1, ip, #3
 8003ca8:	1e4d      	subs	r5, r1, #1
 8003caa:	2d01      	cmp	r5, #1
 8003cac:	d96e      	bls.n	8003d8c <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cae:	2903      	cmp	r1, #3
 8003cb0:	f040 80ae 	bne.w	8003e10 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cb4:	4091      	lsls	r1, r2
 8003cb6:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8003cb8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cba:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cbc:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cbe:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 8003cc2:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc4:	d0e1      	beq.n	8003c8a <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cc6:	4d5f      	ldr	r5, [pc, #380]	; (8003e44 <HAL_GPIO_Init+0x1d0>)
 8003cc8:	2100      	movs	r1, #0
 8003cca:	9103      	str	r1, [sp, #12]
 8003ccc:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8003cce:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003cd2:	6469      	str	r1, [r5, #68]	; 0x44
 8003cd4:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8003cd6:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8003cda:	9103      	str	r1, [sp, #12]
 8003cdc:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003cde:	f023 0103 	bic.w	r1, r3, #3
 8003ce2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003ce6:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cea:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003cee:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cf2:	00bf      	lsls	r7, r7, #2
 8003cf4:	250f      	movs	r5, #15
 8003cf6:	40bd      	lsls	r5, r7
 8003cf8:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cfc:	4d52      	ldr	r5, [pc, #328]	; (8003e48 <HAL_GPIO_Init+0x1d4>)
 8003cfe:	42a8      	cmp	r0, r5
 8003d00:	d017      	beq.n	8003d32 <HAL_GPIO_Init+0xbe>
 8003d02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d06:	42a8      	cmp	r0, r5
 8003d08:	f000 8086 	beq.w	8003e18 <HAL_GPIO_Init+0x1a4>
 8003d0c:	4d4f      	ldr	r5, [pc, #316]	; (8003e4c <HAL_GPIO_Init+0x1d8>)
 8003d0e:	42a8      	cmp	r0, r5
 8003d10:	f000 8087 	beq.w	8003e22 <HAL_GPIO_Init+0x1ae>
 8003d14:	4d4e      	ldr	r5, [pc, #312]	; (8003e50 <HAL_GPIO_Init+0x1dc>)
 8003d16:	42a8      	cmp	r0, r5
 8003d18:	f000 808a 	beq.w	8003e30 <HAL_GPIO_Init+0x1bc>
 8003d1c:	4d4d      	ldr	r5, [pc, #308]	; (8003e54 <HAL_GPIO_Init+0x1e0>)
 8003d1e:	42a8      	cmp	r0, r5
 8003d20:	bf0c      	ite	eq
 8003d22:	f04f 0e04 	moveq.w	lr, #4
 8003d26:	f04f 0e07 	movne.w	lr, #7
 8003d2a:	fa0e f707 	lsl.w	r7, lr, r7
 8003d2e:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d32:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 8003d36:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8003d38:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d3c:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8003d40:	bf0c      	ite	eq
 8003d42:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003d44:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 8003d48:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8003d4a:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d4c:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8003d50:	bf0c      	ite	eq
 8003d52:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003d54:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 8003d58:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 8003d5a:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d5c:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8003d60:	bf0c      	ite	eq
 8003d62:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003d64:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 8003d68:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d6a:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d6c:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d70:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8003d74:	bf0c      	ite	eq
 8003d76:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8003d78:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d7c:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 8003d7e:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d80:	f102 0202 	add.w	r2, r2, #2
 8003d84:	d186      	bne.n	8003c94 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003d86:	b005      	add	sp, #20
 8003d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d8c:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 8003d90:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d92:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d96:	2503      	movs	r5, #3
 8003d98:	fa05 fe02 	lsl.w	lr, r5, r2
 8003d9c:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003da0:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8003da4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003da6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003da8:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dac:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db0:	f3cc 1700 	ubfx	r7, ip, #4, #1
 8003db4:	409f      	lsls	r7, r3
 8003db6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8003dba:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8003dbc:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dbe:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc2:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8003dc6:	4097      	lsls	r7, r2
 8003dc8:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dcc:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8003dce:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd0:	fa01 f102 	lsl.w	r1, r1, r2
 8003dd4:	f47f af70 	bne.w	8003cb8 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 8003dd8:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8003ddc:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003de0:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8003de4:	f8de 7020 	ldr.w	r7, [lr, #32]
 8003de8:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dea:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dee:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003df2:	fa07 f708 	lsl.w	r7, r7, r8
 8003df6:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003df8:	270f      	movs	r7, #15
 8003dfa:	fa07 f808 	lsl.w	r8, r7, r8
 8003dfe:	9f00      	ldr	r7, [sp, #0]
 8003e00:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e04:	9f01      	ldr	r7, [sp, #4]
 8003e06:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8003e0a:	f8ce 7020 	str.w	r7, [lr, #32]
 8003e0e:	e753      	b.n	8003cb8 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e10:	2503      	movs	r5, #3
 8003e12:	4095      	lsls	r5, r2
 8003e14:	43ed      	mvns	r5, r5
 8003e16:	e7d1      	b.n	8003dbc <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e18:	fa0a f707 	lsl.w	r7, sl, r7
 8003e1c:	ea48 0807 	orr.w	r8, r8, r7
 8003e20:	e787      	b.n	8003d32 <HAL_GPIO_Init+0xbe>
 8003e22:	f04f 0e02 	mov.w	lr, #2
 8003e26:	fa0e f707 	lsl.w	r7, lr, r7
 8003e2a:	ea48 0807 	orr.w	r8, r8, r7
 8003e2e:	e780      	b.n	8003d32 <HAL_GPIO_Init+0xbe>
 8003e30:	f04f 0e03 	mov.w	lr, #3
 8003e34:	fa0e f707 	lsl.w	r7, lr, r7
 8003e38:	ea48 0807 	orr.w	r8, r8, r7
 8003e3c:	e779      	b.n	8003d32 <HAL_GPIO_Init+0xbe>
 8003e3e:	bf00      	nop
 8003e40:	40013c00 	.word	0x40013c00
 8003e44:	40023800 	.word	0x40023800
 8003e48:	40020000 	.word	0x40020000
 8003e4c:	40020800 	.word	0x40020800
 8003e50:	40020c00 	.word	0x40020c00
 8003e54:	40021000 	.word	0x40021000

08003e58 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e58:	b902      	cbnz	r2, 8003e5c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e5a:	0409      	lsls	r1, r1, #16
 8003e5c:	6181      	str	r1, [r0, #24]
  }
}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e60:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e62:	ea01 0203 	and.w	r2, r1, r3
 8003e66:	ea21 0103 	bic.w	r1, r1, r3
 8003e6a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003e6e:	6181      	str	r1, [r0, #24]
}
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop

08003e74 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003e74:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8003e76:	4c0d      	ldr	r4, [pc, #52]	; (8003eac <HAL_PWR_EnterSTOPMode+0x38>)
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e78:	4a0d      	ldr	r2, [pc, #52]	; (8003eb0 <HAL_PWR_EnterSTOPMode+0x3c>)
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	f023 0303 	bic.w	r3, r3, #3
 8003e80:	4318      	orrs	r0, r3
 8003e82:	6020      	str	r0, [r4, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e84:	6913      	ldr	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003e86:	2901      	cmp	r1, #1
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e88:	f043 0304 	orr.w	r3, r3, #4
 8003e8c:	6113      	str	r3, [r2, #16]
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003e8e:	d00a      	beq.n	8003ea6 <HAL_PWR_EnterSTOPMode+0x32>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003e90:	bf40      	sev
    __WFE();
 8003e92:	bf20      	wfe
    __WFE();
 8003e94:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8003e96:	4a06      	ldr	r2, [pc, #24]	; (8003eb0 <HAL_PWR_EnterSTOPMode+0x3c>)
}
 8003e98:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8003e9c:	6913      	ldr	r3, [r2, #16]
 8003e9e:	f023 0304 	bic.w	r3, r3, #4
 8003ea2:	6113      	str	r3, [r2, #16]
}
 8003ea4:	4770      	bx	lr
    __WFI();
 8003ea6:	bf30      	wfi
 8003ea8:	e7f5      	b.n	8003e96 <HAL_PWR_EnterSTOPMode+0x22>
 8003eaa:	bf00      	nop
 8003eac:	40007000 	.word	0x40007000
 8003eb0:	e000ed00 	.word	0xe000ed00

08003eb4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	f000 81a2 	beq.w	80041fe <HAL_RCC_OscConfig+0x34a>
{
 8003eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ebe:	6803      	ldr	r3, [r0, #0]
 8003ec0:	07dd      	lsls	r5, r3, #31
{
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ec6:	d52f      	bpl.n	8003f28 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ec8:	499e      	ldr	r1, [pc, #632]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003eca:	688a      	ldr	r2, [r1, #8]
 8003ecc:	f002 020c 	and.w	r2, r2, #12
 8003ed0:	2a04      	cmp	r2, #4
 8003ed2:	f000 80ed 	beq.w	80040b0 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ed6:	688a      	ldr	r2, [r1, #8]
 8003ed8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003edc:	2a08      	cmp	r2, #8
 8003ede:	f000 80e3 	beq.w	80040a8 <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee2:	6863      	ldr	r3, [r4, #4]
 8003ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee8:	f000 80ec 	beq.w	80040c4 <HAL_RCC_OscConfig+0x210>
 8003eec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ef0:	f000 8175 	beq.w	80041de <HAL_RCC_OscConfig+0x32a>
 8003ef4:	4d93      	ldr	r5, [pc, #588]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003ef6:	682a      	ldr	r2, [r5, #0]
 8003ef8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003efc:	602a      	str	r2, [r5, #0]
 8003efe:	682a      	ldr	r2, [r5, #0]
 8003f00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f04:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f040 80e1 	bne.w	80040ce <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7ff fbdc 	bl	80036c8 <HAL_GetTick>
 8003f10:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f12:	e005      	b.n	8003f20 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f14:	f7ff fbd8 	bl	80036c8 <HAL_GetTick>
 8003f18:	1b80      	subs	r0, r0, r6
 8003f1a:	2864      	cmp	r0, #100	; 0x64
 8003f1c:	f200 8101 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f20:	682b      	ldr	r3, [r5, #0]
 8003f22:	039b      	lsls	r3, r3, #14
 8003f24:	d4f6      	bmi.n	8003f14 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f26:	6823      	ldr	r3, [r4, #0]
 8003f28:	079f      	lsls	r7, r3, #30
 8003f2a:	d528      	bpl.n	8003f7e <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f2c:	4a85      	ldr	r2, [pc, #532]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003f2e:	6891      	ldr	r1, [r2, #8]
 8003f30:	f011 0f0c 	tst.w	r1, #12
 8003f34:	f000 8090 	beq.w	8004058 <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f38:	6891      	ldr	r1, [r2, #8]
 8003f3a:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f3e:	2908      	cmp	r1, #8
 8003f40:	f000 8086 	beq.w	8004050 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f44:	68e3      	ldr	r3, [r4, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 810e 	beq.w	8004168 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f4c:	4b7e      	ldr	r3, [pc, #504]	; (8004148 <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4e:	4e7d      	ldr	r6, [pc, #500]	; (8004144 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 8003f50:	2201      	movs	r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003f54:	f7ff fbb8 	bl	80036c8 <HAL_GetTick>
 8003f58:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5a:	e005      	b.n	8003f68 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f5c:	f7ff fbb4 	bl	80036c8 <HAL_GetTick>
 8003f60:	1b40      	subs	r0, r0, r5
 8003f62:	2802      	cmp	r0, #2
 8003f64:	f200 80dd 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	6833      	ldr	r3, [r6, #0]
 8003f6a:	0798      	lsls	r0, r3, #30
 8003f6c:	d5f6      	bpl.n	8003f5c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f6e:	6833      	ldr	r3, [r6, #0]
 8003f70:	6922      	ldr	r2, [r4, #16]
 8003f72:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003f76:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003f7a:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	071a      	lsls	r2, r3, #28
 8003f80:	d451      	bmi.n	8004026 <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f82:	0758      	lsls	r0, r3, #29
 8003f84:	d52f      	bpl.n	8003fe6 <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f86:	4a6f      	ldr	r2, [pc, #444]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003f88:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003f8a:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8003f8e:	d07f      	beq.n	8004090 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 8003f90:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f92:	4e6e      	ldr	r6, [pc, #440]	; (800414c <HAL_RCC_OscConfig+0x298>)
 8003f94:	6833      	ldr	r3, [r6, #0]
 8003f96:	05d9      	lsls	r1, r3, #23
 8003f98:	f140 80b3 	bpl.w	8004102 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f9c:	68a3      	ldr	r3, [r4, #8]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	f000 80c3 	beq.w	800412a <HAL_RCC_OscConfig+0x276>
 8003fa4:	2b05      	cmp	r3, #5
 8003fa6:	f000 812c 	beq.w	8004202 <HAL_RCC_OscConfig+0x34e>
 8003faa:	4e66      	ldr	r6, [pc, #408]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003fac:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	6732      	str	r2, [r6, #112]	; 0x70
 8003fb4:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8003fb6:	f022 0204 	bic.w	r2, r2, #4
 8003fba:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f040 80b9 	bne.w	8004134 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc2:	f7ff fb81 	bl	80036c8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003fca:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fcc:	e005      	b.n	8003fda <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fce:	f7ff fb7b 	bl	80036c8 <HAL_GetTick>
 8003fd2:	1bc0      	subs	r0, r0, r7
 8003fd4:	4540      	cmp	r0, r8
 8003fd6:	f200 80a4 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fda:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003fdc:	0798      	lsls	r0, r3, #30
 8003fde:	d4f6      	bmi.n	8003fce <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fe0:	2d00      	cmp	r5, #0
 8003fe2:	f040 8106 	bne.w	80041f2 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe6:	69a0      	ldr	r0, [r4, #24]
 8003fe8:	b1c8      	cbz	r0, 800401e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fea:	4d56      	ldr	r5, [pc, #344]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 8003fec:	68ab      	ldr	r3, [r5, #8]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	f000 80c9 	beq.w	800418a <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff8:	4b53      	ldr	r3, [pc, #332]	; (8004148 <HAL_RCC_OscConfig+0x294>)
 8003ffa:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ffc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004000:	f000 8109 	beq.w	8004216 <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7ff fb60 	bl	80036c8 <HAL_GetTick>
 8004008:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800400a:	e005      	b.n	8004018 <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800400c:	f7ff fb5c 	bl	80036c8 <HAL_GetTick>
 8004010:	1b00      	subs	r0, r0, r4
 8004012:	2802      	cmp	r0, #2
 8004014:	f200 8085 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004018:	682b      	ldr	r3, [r5, #0]
 800401a:	019b      	lsls	r3, r3, #6
 800401c:	d4f6      	bmi.n	800400c <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800401e:	2000      	movs	r0, #0
}
 8004020:	b002      	add	sp, #8
 8004022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004026:	6963      	ldr	r3, [r4, #20]
 8004028:	b30b      	cbz	r3, 800406e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 800402a:	4b47      	ldr	r3, [pc, #284]	; (8004148 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800402c:	4e45      	ldr	r6, [pc, #276]	; (8004144 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 800402e:	2201      	movs	r2, #1
 8004030:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8004034:	f7ff fb48 	bl	80036c8 <HAL_GetTick>
 8004038:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800403a:	e004      	b.n	8004046 <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800403c:	f7ff fb44 	bl	80036c8 <HAL_GetTick>
 8004040:	1b40      	subs	r0, r0, r5
 8004042:	2802      	cmp	r0, #2
 8004044:	d86d      	bhi.n	8004122 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004046:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004048:	079b      	lsls	r3, r3, #30
 800404a:	d5f7      	bpl.n	800403c <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	e798      	b.n	8003f82 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004050:	6852      	ldr	r2, [r2, #4]
 8004052:	0256      	lsls	r6, r2, #9
 8004054:	f53f af76 	bmi.w	8003f44 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004058:	4a3a      	ldr	r2, [pc, #232]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	0795      	lsls	r5, r2, #30
 800405e:	d544      	bpl.n	80040ea <HAL_RCC_OscConfig+0x236>
 8004060:	68e2      	ldr	r2, [r4, #12]
 8004062:	2a01      	cmp	r2, #1
 8004064:	d041      	beq.n	80040ea <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 8004066:	2001      	movs	r0, #1
}
 8004068:	b002      	add	sp, #8
 800406a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800406e:	4a36      	ldr	r2, [pc, #216]	; (8004148 <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004070:	4e34      	ldr	r6, [pc, #208]	; (8004144 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 8004072:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8004076:	f7ff fb27 	bl	80036c8 <HAL_GetTick>
 800407a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407c:	e004      	b.n	8004088 <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800407e:	f7ff fb23 	bl	80036c8 <HAL_GetTick>
 8004082:	1b40      	subs	r0, r0, r5
 8004084:	2802      	cmp	r0, #2
 8004086:	d84c      	bhi.n	8004122 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004088:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800408a:	079f      	lsls	r7, r3, #30
 800408c:	d4f7      	bmi.n	800407e <HAL_RCC_OscConfig+0x1ca>
 800408e:	e7dd      	b.n	800404c <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004090:	9301      	str	r3, [sp, #4]
 8004092:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004098:	6413      	str	r3, [r2, #64]	; 0x40
 800409a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800409c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040a0:	9301      	str	r3, [sp, #4]
 80040a2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80040a4:	2501      	movs	r5, #1
 80040a6:	e774      	b.n	8003f92 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040a8:	684a      	ldr	r2, [r1, #4]
 80040aa:	0250      	lsls	r0, r2, #9
 80040ac:	f57f af19 	bpl.w	8003ee2 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b0:	4a24      	ldr	r2, [pc, #144]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 80040b2:	6812      	ldr	r2, [r2, #0]
 80040b4:	0391      	lsls	r1, r2, #14
 80040b6:	f57f af37 	bpl.w	8003f28 <HAL_RCC_OscConfig+0x74>
 80040ba:	6862      	ldr	r2, [r4, #4]
 80040bc:	2a00      	cmp	r2, #0
 80040be:	f47f af33 	bne.w	8003f28 <HAL_RCC_OscConfig+0x74>
 80040c2:	e7d0      	b.n	8004066 <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c4:	4a1f      	ldr	r2, [pc, #124]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 80040c6:	6813      	ldr	r3, [r2, #0]
 80040c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040cc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80040ce:	f7ff fafb 	bl	80036c8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d2:	4e1c      	ldr	r6, [pc, #112]	; (8004144 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 80040d4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	e004      	b.n	80040e2 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040d8:	f7ff faf6 	bl	80036c8 <HAL_GetTick>
 80040dc:	1b40      	subs	r0, r0, r5
 80040de:	2864      	cmp	r0, #100	; 0x64
 80040e0:	d81f      	bhi.n	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	6833      	ldr	r3, [r6, #0]
 80040e4:	039a      	lsls	r2, r3, #14
 80040e6:	d5f7      	bpl.n	80040d8 <HAL_RCC_OscConfig+0x224>
 80040e8:	e71d      	b.n	8003f26 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ea:	4916      	ldr	r1, [pc, #88]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 80040ec:	6920      	ldr	r0, [r4, #16]
 80040ee:	680a      	ldr	r2, [r1, #0]
 80040f0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80040f4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80040f8:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040fa:	071a      	lsls	r2, r3, #28
 80040fc:	f57f af41 	bpl.w	8003f82 <HAL_RCC_OscConfig+0xce>
 8004100:	e791      	b.n	8004026 <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004102:	6833      	ldr	r3, [r6, #0]
 8004104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004108:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800410a:	f7ff fadd 	bl	80036c8 <HAL_GetTick>
 800410e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004110:	6833      	ldr	r3, [r6, #0]
 8004112:	05da      	lsls	r2, r3, #23
 8004114:	f53f af42 	bmi.w	8003f9c <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004118:	f7ff fad6 	bl	80036c8 <HAL_GetTick>
 800411c:	1bc0      	subs	r0, r0, r7
 800411e:	2802      	cmp	r0, #2
 8004120:	d9f6      	bls.n	8004110 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004122:	2003      	movs	r0, #3
}
 8004124:	b002      	add	sp, #8
 8004126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800412a:	4a06      	ldr	r2, [pc, #24]	; (8004144 <HAL_RCC_OscConfig+0x290>)
 800412c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800412e:	f043 0301 	orr.w	r3, r3, #1
 8004132:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004134:	f7ff fac8 	bl	80036c8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004138:	4f02      	ldr	r7, [pc, #8]	; (8004144 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 800413a:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800413c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	e00b      	b.n	800415a <HAL_RCC_OscConfig+0x2a6>
 8004142:	bf00      	nop
 8004144:	40023800 	.word	0x40023800
 8004148:	42470000 	.word	0x42470000
 800414c:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004150:	f7ff faba 	bl	80036c8 <HAL_GetTick>
 8004154:	1b80      	subs	r0, r0, r6
 8004156:	4540      	cmp	r0, r8
 8004158:	d8e3      	bhi.n	8004122 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800415c:	079b      	lsls	r3, r3, #30
 800415e:	d5f7      	bpl.n	8004150 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8004160:	2d00      	cmp	r5, #0
 8004162:	f43f af40 	beq.w	8003fe6 <HAL_RCC_OscConfig+0x132>
 8004166:	e044      	b.n	80041f2 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8004168:	4a42      	ldr	r2, [pc, #264]	; (8004274 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800416a:	4e43      	ldr	r6, [pc, #268]	; (8004278 <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 800416c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800416e:	f7ff faab 	bl	80036c8 <HAL_GetTick>
 8004172:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004174:	e004      	b.n	8004180 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004176:	f7ff faa7 	bl	80036c8 <HAL_GetTick>
 800417a:	1b40      	subs	r0, r0, r5
 800417c:	2802      	cmp	r0, #2
 800417e:	d8d0      	bhi.n	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004180:	6833      	ldr	r3, [r6, #0]
 8004182:	0799      	lsls	r1, r3, #30
 8004184:	d4f7      	bmi.n	8004176 <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	e6f9      	b.n	8003f7e <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800418a:	2801      	cmp	r0, #1
 800418c:	f43f af48 	beq.w	8004020 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8004190:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004192:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004194:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004198:	4291      	cmp	r1, r2
 800419a:	f47f af64 	bne.w	8004066 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800419e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a0:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041a4:	4291      	cmp	r1, r2
 80041a6:	f47f af5e 	bne.w	8004066 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80041ac:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80041b0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041b2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80041b6:	f47f af56 	bne.w	8004066 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80041bc:	0852      	lsrs	r2, r2, #1
 80041be:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80041c2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041c4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80041c8:	f47f af4d 	bne.w	8004066 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80041ce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041d2:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 80041d6:	bf14      	ite	ne
 80041d8:	2001      	movne	r0, #1
 80041da:	2000      	moveq	r0, #0
 80041dc:	e720      	b.n	8004020 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041de:	4b26      	ldr	r3, [pc, #152]	; (8004278 <HAL_RCC_OscConfig+0x3c4>)
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80041ee:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041f0:	e76d      	b.n	80040ce <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 80041f2:	4a21      	ldr	r2, [pc, #132]	; (8004278 <HAL_RCC_OscConfig+0x3c4>)
 80041f4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80041f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041fa:	6413      	str	r3, [r2, #64]	; 0x40
 80041fc:	e6f3      	b.n	8003fe6 <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 80041fe:	2001      	movs	r0, #1
}
 8004200:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004202:	4b1d      	ldr	r3, [pc, #116]	; (8004278 <HAL_RCC_OscConfig+0x3c4>)
 8004204:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004206:	f042 0204 	orr.w	r2, r2, #4
 800420a:	671a      	str	r2, [r3, #112]	; 0x70
 800420c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800420e:	f042 0201 	orr.w	r2, r2, #1
 8004212:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004214:	e78e      	b.n	8004134 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8004216:	f7ff fa57 	bl	80036c8 <HAL_GetTick>
 800421a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421c:	e005      	b.n	800422a <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800421e:	f7ff fa53 	bl	80036c8 <HAL_GetTick>
 8004222:	1b80      	subs	r0, r0, r6
 8004224:	2802      	cmp	r0, #2
 8004226:	f63f af7c 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422a:	682b      	ldr	r3, [r5, #0]
 800422c:	0199      	lsls	r1, r3, #6
 800422e:	d4f6      	bmi.n	800421e <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004230:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004234:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004236:	430b      	orrs	r3, r1
 8004238:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800423c:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8004240:	0852      	lsrs	r2, r2, #1
 8004242:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004246:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004248:	490a      	ldr	r1, [pc, #40]	; (8004274 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800424a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800424e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004250:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004252:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8004254:	f7ff fa38 	bl	80036c8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004258:	4d07      	ldr	r5, [pc, #28]	; (8004278 <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 800425a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800425c:	e005      	b.n	800426a <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800425e:	f7ff fa33 	bl	80036c8 <HAL_GetTick>
 8004262:	1b00      	subs	r0, r0, r4
 8004264:	2802      	cmp	r0, #2
 8004266:	f63f af5c 	bhi.w	8004122 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800426a:	682b      	ldr	r3, [r5, #0]
 800426c:	019a      	lsls	r2, r3, #6
 800426e:	d5f6      	bpl.n	800425e <HAL_RCC_OscConfig+0x3aa>
 8004270:	e6d5      	b.n	800401e <HAL_RCC_OscConfig+0x16a>
 8004272:	bf00      	nop
 8004274:	42470000 	.word	0x42470000
 8004278:	40023800 	.word	0x40023800

0800427c <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800427c:	4b01      	ldr	r3, [pc, #4]	; (8004284 <HAL_RCC_EnableCSS+0x8>)
 800427e:	2201      	movs	r2, #1
 8004280:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004282:	4770      	bx	lr
 8004284:	42470000 	.word	0x42470000

08004288 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004288:	4910      	ldr	r1, [pc, #64]	; (80042cc <HAL_RCC_GetSysClockFreq+0x44>)
{
 800428a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800428c:	688b      	ldr	r3, [r1, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b08      	cmp	r3, #8
 8004294:	d001      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004296:	480e      	ldr	r0, [pc, #56]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004298:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800429a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800429c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800429e:	6849      	ldr	r1, [r1, #4]
 80042a0:	480b      	ldr	r0, [pc, #44]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x48>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042a2:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042a6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80042aa:	bf18      	it	ne
 80042ac:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042ae:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b2:	fba1 0100 	umull	r0, r1, r1, r0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b6:	f7fc fac9 	bl	800084c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042ba:	4b04      	ldr	r3, [pc, #16]	; (80042cc <HAL_RCC_GetSysClockFreq+0x44>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80042c2:	3301      	adds	r3, #1
 80042c4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80042c6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80042ca:	bd08      	pop	{r3, pc}
 80042cc:	40023800 	.word	0x40023800
 80042d0:	00f42400 	.word	0x00f42400

080042d4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80042d4:	2800      	cmp	r0, #0
 80042d6:	f000 8087 	beq.w	80043e8 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042da:	4a48      	ldr	r2, [pc, #288]	; (80043fc <HAL_RCC_ClockConfig+0x128>)
 80042dc:	6813      	ldr	r3, [r2, #0]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	428b      	cmp	r3, r1
{
 80042e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042e8:	460d      	mov	r5, r1
 80042ea:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042ec:	d209      	bcs.n	8004302 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ee:	b2cb      	uxtb	r3, r1
 80042f0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f2:	6813      	ldr	r3, [r2, #0]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	428b      	cmp	r3, r1
 80042fa:	d002      	beq.n	8004302 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80042fc:	2001      	movs	r0, #1
}
 80042fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	0798      	lsls	r0, r3, #30
 8004306:	d514      	bpl.n	8004332 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004308:	0759      	lsls	r1, r3, #29
 800430a:	d504      	bpl.n	8004316 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800430c:	493c      	ldr	r1, [pc, #240]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 800430e:	688a      	ldr	r2, [r1, #8]
 8004310:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004314:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004316:	071a      	lsls	r2, r3, #28
 8004318:	d504      	bpl.n	8004324 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800431a:	4939      	ldr	r1, [pc, #228]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 800431c:	688a      	ldr	r2, [r1, #8]
 800431e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004322:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004324:	4936      	ldr	r1, [pc, #216]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 8004326:	68a0      	ldr	r0, [r4, #8]
 8004328:	688a      	ldr	r2, [r1, #8]
 800432a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800432e:	4302      	orrs	r2, r0
 8004330:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004332:	07df      	lsls	r7, r3, #31
 8004334:	d521      	bpl.n	800437a <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004336:	6862      	ldr	r2, [r4, #4]
 8004338:	2a01      	cmp	r2, #1
 800433a:	d057      	beq.n	80043ec <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800433c:	1e93      	subs	r3, r2, #2
 800433e:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004340:	4b2f      	ldr	r3, [pc, #188]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 8004342:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004344:	d94d      	bls.n	80043e2 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004346:	0799      	lsls	r1, r3, #30
 8004348:	d5d8      	bpl.n	80042fc <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800434a:	4e2d      	ldr	r6, [pc, #180]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 800434c:	68b3      	ldr	r3, [r6, #8]
 800434e:	f023 0303 	bic.w	r3, r3, #3
 8004352:	4313      	orrs	r3, r2
 8004354:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004356:	f7ff f9b7 	bl	80036c8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800435a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800435e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004360:	e004      	b.n	800436c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004362:	f7ff f9b1 	bl	80036c8 <HAL_GetTick>
 8004366:	1bc0      	subs	r0, r0, r7
 8004368:	4540      	cmp	r0, r8
 800436a:	d844      	bhi.n	80043f6 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436c:	68b3      	ldr	r3, [r6, #8]
 800436e:	6862      	ldr	r2, [r4, #4]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004378:	d1f3      	bne.n	8004362 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800437a:	4a20      	ldr	r2, [pc, #128]	; (80043fc <HAL_RCC_ClockConfig+0x128>)
 800437c:	6813      	ldr	r3, [r2, #0]
 800437e:	f003 0307 	and.w	r3, r3, #7
 8004382:	42ab      	cmp	r3, r5
 8004384:	d906      	bls.n	8004394 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004386:	b2eb      	uxtb	r3, r5
 8004388:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	42ab      	cmp	r3, r5
 8004392:	d1b3      	bne.n	80042fc <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004394:	6823      	ldr	r3, [r4, #0]
 8004396:	075a      	lsls	r2, r3, #29
 8004398:	d506      	bpl.n	80043a8 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800439a:	4919      	ldr	r1, [pc, #100]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 800439c:	68e0      	ldr	r0, [r4, #12]
 800439e:	688a      	ldr	r2, [r1, #8]
 80043a0:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80043a4:	4302      	orrs	r2, r0
 80043a6:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a8:	071b      	lsls	r3, r3, #28
 80043aa:	d507      	bpl.n	80043bc <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043ac:	4a14      	ldr	r2, [pc, #80]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 80043ae:	6921      	ldr	r1, [r4, #16]
 80043b0:	6893      	ldr	r3, [r2, #8]
 80043b2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80043b6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80043ba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043bc:	f7ff ff64 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 80043c0:	4a0f      	ldr	r2, [pc, #60]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 80043c2:	4c10      	ldr	r4, [pc, #64]	; (8004404 <HAL_RCC_ClockConfig+0x130>)
 80043c4:	6892      	ldr	r2, [r2, #8]
 80043c6:	4910      	ldr	r1, [pc, #64]	; (8004408 <HAL_RCC_ClockConfig+0x134>)
 80043c8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80043cc:	4603      	mov	r3, r0
 80043ce:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 80043d0:	480e      	ldr	r0, [pc, #56]	; (800440c <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043d2:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 80043d4:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043d6:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 80043d8:	f7fe fc3e 	bl	8002c58 <HAL_InitTick>
  return HAL_OK;
 80043dc:	2000      	movs	r0, #0
}
 80043de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043e2:	0198      	lsls	r0, r3, #6
 80043e4:	d4b1      	bmi.n	800434a <HAL_RCC_ClockConfig+0x76>
 80043e6:	e789      	b.n	80042fc <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80043e8:	2001      	movs	r0, #1
}
 80043ea:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ec:	4b04      	ldr	r3, [pc, #16]	; (8004400 <HAL_RCC_ClockConfig+0x12c>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	039e      	lsls	r6, r3, #14
 80043f2:	d4aa      	bmi.n	800434a <HAL_RCC_ClockConfig+0x76>
 80043f4:	e782      	b.n	80042fc <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80043f6:	2003      	movs	r0, #3
 80043f8:	e781      	b.n	80042fe <HAL_RCC_ClockConfig+0x2a>
 80043fa:	bf00      	nop
 80043fc:	40023c00 	.word	0x40023c00
 8004400:	40023800 	.word	0x40023800
 8004404:	08008dac 	.word	0x08008dac
 8004408:	20000578 	.word	0x20000578
 800440c:	20000580 	.word	0x20000580

08004410 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8004410:	4b01      	ldr	r3, [pc, #4]	; (8004418 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000578 	.word	0x20000578

0800441c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800441c:	4b04      	ldr	r3, [pc, #16]	; (8004430 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800441e:	4905      	ldr	r1, [pc, #20]	; (8004434 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	4a05      	ldr	r2, [pc, #20]	; (8004438 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004424:	6808      	ldr	r0, [r1, #0]
 8004426:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800442a:	5cd3      	ldrb	r3, [r2, r3]
}
 800442c:	40d8      	lsrs	r0, r3
 800442e:	4770      	bx	lr
 8004430:	40023800 	.word	0x40023800
 8004434:	20000578 	.word	0x20000578
 8004438:	08008dbc 	.word	0x08008dbc

0800443c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800443e:	4905      	ldr	r1, [pc, #20]	; (8004454 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	4a05      	ldr	r2, [pc, #20]	; (8004458 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004444:	6808      	ldr	r0, [r1, #0]
 8004446:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800444a:	5cd3      	ldrb	r3, [r2, r3]
}
 800444c:	40d8      	lsrs	r0, r3
 800444e:	4770      	bx	lr
 8004450:	40023800 	.word	0x40023800
 8004454:	20000578 	.word	0x20000578
 8004458:	08008dbc 	.word	0x08008dbc

0800445c <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800445c:	4b0e      	ldr	r3, [pc, #56]	; (8004498 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800445e:	220f      	movs	r2, #15
 8004460:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	f002 0203 	and.w	r2, r2, #3
 8004468:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8004470:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004472:	689a      	ldr	r2, [r3, #8]
 8004474:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8004478:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	08db      	lsrs	r3, r3, #3
{
 800447e:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004480:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004484:	4c05      	ldr	r4, [pc, #20]	; (800449c <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004486:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004488:	6823      	ldr	r3, [r4, #0]
}
 800448a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	600b      	str	r3, [r1, #0]
}
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	40023800 	.word	0x40023800
 800449c:	40023c00 	.word	0x40023c00

080044a0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044a0:	2800      	cmp	r0, #0
 80044a2:	d076      	beq.n	8004592 <HAL_TIM_Base_Init+0xf2>
{
 80044a4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044a6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80044aa:	4604      	mov	r4, r0
 80044ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d055      	beq.n	8004560 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b4:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044b6:	4938      	ldr	r1, [pc, #224]	; (8004598 <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 80044b8:	2302      	movs	r3, #2
 80044ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044be:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80044c0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c2:	d052      	beq.n	800456a <HAL_TIM_Base_Init+0xca>
 80044c4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80044c8:	d021      	beq.n	800450e <HAL_TIM_Base_Init+0x6e>
 80044ca:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80044ce:	428a      	cmp	r2, r1
 80044d0:	d01d      	beq.n	800450e <HAL_TIM_Base_Init+0x6e>
 80044d2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80044d6:	428a      	cmp	r2, r1
 80044d8:	d019      	beq.n	800450e <HAL_TIM_Base_Init+0x6e>
 80044da:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80044de:	428a      	cmp	r2, r1
 80044e0:	d015      	beq.n	800450e <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044e2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80044e6:	428a      	cmp	r2, r1
 80044e8:	d015      	beq.n	8004516 <HAL_TIM_Base_Init+0x76>
 80044ea:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80044ee:	428a      	cmp	r2, r1
 80044f0:	d011      	beq.n	8004516 <HAL_TIM_Base_Init+0x76>
 80044f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80044f6:	428a      	cmp	r2, r1
 80044f8:	d00d      	beq.n	8004516 <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044fa:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044fc:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004502:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8004504:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004506:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004508:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800450a:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800450c:	e010      	b.n	8004530 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800450e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004510:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004514:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004516:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004518:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800451a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800451e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004524:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004526:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004528:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800452a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800452c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800452e:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004530:	2301      	movs	r3, #1
 8004532:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004534:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800453c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004540:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004544:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800454c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004550:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004554:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004558:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800455c:	2000      	movs	r0, #0
}
 800455e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004560:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004564:	f7fe fa94 	bl	8002a90 <HAL_TIM_Base_MspInit>
 8004568:	e7a4      	b.n	80044b4 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800456a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800456c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800456e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004572:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004578:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800457a:	69a1      	ldr	r1, [r4, #24]
 800457c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004580:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004582:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004584:	68e3      	ldr	r3, [r4, #12]
 8004586:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004588:	6863      	ldr	r3, [r4, #4]
 800458a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800458c:	6963      	ldr	r3, [r4, #20]
 800458e:	6313      	str	r3, [r2, #48]	; 0x30
 8004590:	e7ce      	b.n	8004530 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8004592:	2001      	movs	r0, #1
}
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40010000 	.word	0x40010000

0800459c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800459c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d127      	bne.n	80045f4 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045a4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a6:	4915      	ldr	r1, [pc, #84]	; (80045fc <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	2202      	movs	r2, #2
 80045aa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ae:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b8:	d011      	beq.n	80045de <HAL_TIM_Base_Start_IT+0x42>
 80045ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045be:	d00e      	beq.n	80045de <HAL_TIM_Base_Start_IT+0x42>
 80045c0:	4a0f      	ldr	r2, [pc, #60]	; (8004600 <HAL_TIM_Base_Start_IT+0x64>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00b      	beq.n	80045de <HAL_TIM_Base_Start_IT+0x42>
 80045c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d007      	beq.n	80045de <HAL_TIM_Base_Start_IT+0x42>
 80045ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d003      	beq.n	80045de <HAL_TIM_Base_Start_IT+0x42>
 80045d6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80045da:	4293      	cmp	r3, r2
 80045dc:	d104      	bne.n	80045e8 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e4:	2a06      	cmp	r2, #6
 80045e6:	d007      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 80045ee:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	4770      	bx	lr
    return HAL_ERROR;
 80045f4:	2001      	movs	r0, #1
 80045f6:	4770      	bx	lr
  return HAL_OK;
 80045f8:	2000      	movs	r0, #0
}
 80045fa:	4770      	bx	lr
 80045fc:	40010000 	.word	0x40010000
 8004600:	40000400 	.word	0x40000400

08004604 <HAL_TIM_PWM_MspInit>:
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop

08004608 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004608:	2800      	cmp	r0, #0
 800460a:	d076      	beq.n	80046fa <HAL_TIM_PWM_Init+0xf2>
{
 800460c:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800460e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004612:	4604      	mov	r4, r0
 8004614:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004618:	2b00      	cmp	r3, #0
 800461a:	d055      	beq.n	80046c8 <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800461c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461e:	4938      	ldr	r1, [pc, #224]	; (8004700 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004620:	2302      	movs	r3, #2
 8004622:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004626:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004628:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800462a:	d052      	beq.n	80046d2 <HAL_TIM_PWM_Init+0xca>
 800462c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004630:	d021      	beq.n	8004676 <HAL_TIM_PWM_Init+0x6e>
 8004632:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004636:	428a      	cmp	r2, r1
 8004638:	d01d      	beq.n	8004676 <HAL_TIM_PWM_Init+0x6e>
 800463a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800463e:	428a      	cmp	r2, r1
 8004640:	d019      	beq.n	8004676 <HAL_TIM_PWM_Init+0x6e>
 8004642:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004646:	428a      	cmp	r2, r1
 8004648:	d015      	beq.n	8004676 <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800464a:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800464e:	428a      	cmp	r2, r1
 8004650:	d015      	beq.n	800467e <HAL_TIM_PWM_Init+0x76>
 8004652:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004656:	428a      	cmp	r2, r1
 8004658:	d011      	beq.n	800467e <HAL_TIM_PWM_Init+0x76>
 800465a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800465e:	428a      	cmp	r2, r1
 8004660:	d00d      	beq.n	800467e <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004662:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004664:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800466a:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800466c:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800466e:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004670:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004672:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004674:	e010      	b.n	8004698 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8004676:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800467c:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004680:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004686:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004688:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800468c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800468e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004690:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004692:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004694:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004696:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004698:	2301      	movs	r3, #1
 800469a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800469c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80046a4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80046a8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80046ac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80046bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80046c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80046c4:	2000      	movs	r0, #0
}
 80046c6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80046c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80046cc:	f7ff ff9a 	bl	8004604 <HAL_TIM_PWM_MspInit>
 80046d0:	e7a4      	b.n	800461c <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80046d2:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046d4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80046da:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80046dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046e0:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046e2:	69a1      	ldr	r1, [r4, #24]
 80046e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046e8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80046ea:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046ec:	68e3      	ldr	r3, [r4, #12]
 80046ee:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046f0:	6863      	ldr	r3, [r4, #4]
 80046f2:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80046f4:	6963      	ldr	r3, [r4, #20]
 80046f6:	6313      	str	r3, [r2, #48]	; 0x30
 80046f8:	e7ce      	b.n	8004698 <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 80046fa:	2001      	movs	r0, #1
}
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	40010000 	.word	0x40010000

08004704 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004704:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004708:	2b01      	cmp	r3, #1
 800470a:	f000 80ca 	beq.w	80048a2 <HAL_TIM_PWM_ConfigChannel+0x19e>
 800470e:	2301      	movs	r3, #1
{
 8004710:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8004712:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8004716:	2a0c      	cmp	r2, #12
 8004718:	d808      	bhi.n	800472c <HAL_TIM_PWM_ConfigChannel+0x28>
 800471a:	e8df f002 	tbb	[pc, r2]
 800471e:	073d      	.short	0x073d
 8004720:	07680707 	.word	0x07680707
 8004724:	07960707 	.word	0x07960707
 8004728:	0707      	.short	0x0707
 800472a:	0e          	.byte	0x0e
 800472b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800472c:	2300      	movs	r3, #0
 800472e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8004732:	2201      	movs	r2, #1
}
 8004734:	4610      	mov	r0, r2
 8004736:	bcf0      	pop	{r4, r5, r6, r7}
 8004738:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800473a:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800473c:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800473e:	6a1a      	ldr	r2, [r3, #32]
 8004740:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004744:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004746:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004748:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800474a:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800474c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004750:	ea44 2406 	orr.w	r4, r4, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004754:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8004756:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800475a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800475e:	4e6b      	ldr	r6, [pc, #428]	; (800490c <HAL_TIM_PWM_ConfigChannel+0x208>)
 8004760:	42b3      	cmp	r3, r6
 8004762:	f000 80bd 	beq.w	80048e0 <HAL_TIM_PWM_ConfigChannel+0x1dc>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004766:	605d      	str	r5, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004768:	61dc      	str	r4, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800476a:	684c      	ldr	r4, [r1, #4]
 800476c:	641c      	str	r4, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004770:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004772:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004774:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800477a:	69dc      	ldr	r4, [r3, #28]
 800477c:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004780:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004782:	69d9      	ldr	r1, [r3, #28]
 8004784:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8004788:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 800478a:	2300      	movs	r3, #0
 800478c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8004790:	2200      	movs	r2, #0
}
 8004792:	4610      	mov	r0, r2
 8004794:	bcf0      	pop	{r4, r5, r6, r7}
 8004796:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004798:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800479a:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800479c:	6a1a      	ldr	r2, [r3, #32]
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80047a4:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80047a6:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80047a8:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047aa:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80047ae:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 80047b0:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80047b2:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80047b6:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047b8:	4e54      	ldr	r6, [pc, #336]	; (800490c <HAL_TIM_PWM_ConfigChannel+0x208>)
 80047ba:	42b3      	cmp	r3, r6
 80047bc:	d074      	beq.n	80048a8 <HAL_TIM_PWM_ConfigChannel+0x1a4>
  TIMx->CR2 = tmpcr2;
 80047be:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80047c0:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80047c2:	684c      	ldr	r4, [r1, #4]
 80047c4:	635c      	str	r4, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80047c6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047c8:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047ca:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047cc:	f042 0208 	orr.w	r2, r2, #8
 80047d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047d2:	699c      	ldr	r4, [r3, #24]
 80047d4:	f024 0404 	bic.w	r4, r4, #4
 80047d8:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047da:	6999      	ldr	r1, [r3, #24]
 80047dc:	4329      	orrs	r1, r5
 80047de:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 80047e0:	2300      	movs	r3, #0
 80047e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80047e6:	2200      	movs	r2, #0
}
 80047e8:	4610      	mov	r0, r2
 80047ea:	bcf0      	pop	{r4, r5, r6, r7}
 80047ec:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047ee:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047f0:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f2:	6a1a      	ldr	r2, [r3, #32]
 80047f4:	f022 0210 	bic.w	r2, r2, #16
 80047f8:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80047fa:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80047fc:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80047fe:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004800:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004804:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004808:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800480a:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800480e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004812:	4e3e      	ldr	r6, [pc, #248]	; (800490c <HAL_TIM_PWM_ConfigChannel+0x208>)
 8004814:	42b3      	cmp	r3, r6
 8004816:	d054      	beq.n	80048c2 <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CR2 = tmpcr2;
 8004818:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 800481a:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800481c:	684c      	ldr	r4, [r1, #4]
 800481e:	639c      	str	r4, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004820:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004822:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004824:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004826:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800482a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800482c:	699c      	ldr	r4, [r3, #24]
 800482e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004832:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004834:	6999      	ldr	r1, [r3, #24]
 8004836:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800483a:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 800483c:	2300      	movs	r3, #0
 800483e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8004842:	2200      	movs	r2, #0
}
 8004844:	4610      	mov	r0, r2
 8004846:	bcf0      	pop	{r4, r5, r6, r7}
 8004848:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800484a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800484c:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800484e:	6a1a      	ldr	r2, [r3, #32]
 8004850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004854:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004856:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004858:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800485a:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800485c:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8004860:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004862:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8004864:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004868:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800486c:	4e27      	ldr	r6, [pc, #156]	; (800490c <HAL_TIM_PWM_ConfigChannel+0x208>)
 800486e:	42b3      	cmp	r3, r6
 8004870:	d03c      	beq.n	80048ec <HAL_TIM_PWM_ConfigChannel+0x1e8>
  TIMx->CR2 = tmpcr2;
 8004872:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004874:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004876:	684c      	ldr	r4, [r1, #4]
 8004878:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800487a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800487c:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800487e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004880:	f042 0208 	orr.w	r2, r2, #8
 8004884:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004886:	69dc      	ldr	r4, [r3, #28]
 8004888:	f024 0404 	bic.w	r4, r4, #4
 800488c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800488e:	69d9      	ldr	r1, [r3, #28]
 8004890:	4329      	orrs	r1, r5
 8004892:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 8004894:	2300      	movs	r3, #0
 8004896:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800489a:	2200      	movs	r2, #0
}
 800489c:	4610      	mov	r0, r2
 800489e:	bcf0      	pop	{r4, r5, r6, r7}
 80048a0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80048a2:	2202      	movs	r2, #2
}
 80048a4:	4610      	mov	r0, r2
 80048a6:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 80048a8:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80048aa:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 80048ae:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 80048b0:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048b4:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80048b8:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 80048ba:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80048be:	4335      	orrs	r5, r6
 80048c0:	e77d      	b.n	80047be <HAL_TIM_PWM_ConfigChannel+0xba>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c2:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80048c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048cc:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048d0:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048d4:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048da:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 80048de:	e79b      	b.n	8004818 <HAL_TIM_PWM_ConfigChannel+0x114>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048e0:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048e2:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048e6:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 80048ea:	e73c      	b.n	8004766 <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048ec:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80048ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048f2:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048f6:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048fa:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048fe:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8004900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004904:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8004908:	e7b3      	b.n	8004872 <HAL_TIM_PWM_ConfigChannel+0x16e>
 800490a:	bf00      	nop
 800490c:	40010000 	.word	0x40010000

08004910 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004910:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004914:	2b01      	cmp	r3, #1
 8004916:	d075      	beq.n	8004a04 <HAL_TIM_ConfigClockSource+0xf4>
 8004918:	4602      	mov	r2, r0
{
 800491a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800491c:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800491e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004924:	2001      	movs	r0, #1
 8004926:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800492a:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800492c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004930:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004934:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004936:	680b      	ldr	r3, [r1, #0]
 8004938:	2b60      	cmp	r3, #96	; 0x60
 800493a:	d065      	beq.n	8004a08 <HAL_TIM_ConfigClockSource+0xf8>
 800493c:	d824      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x78>
 800493e:	2b40      	cmp	r3, #64	; 0x40
 8004940:	d07c      	beq.n	8004a3c <HAL_TIM_ConfigClockSource+0x12c>
 8004942:	d94b      	bls.n	80049dc <HAL_TIM_ConfigClockSource+0xcc>
 8004944:	2b50      	cmp	r3, #80	; 0x50
 8004946:	d117      	bne.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004948:	6848      	ldr	r0, [r1, #4]
 800494a:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800494c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494e:	6a23      	ldr	r3, [r4, #32]
 8004950:	f023 0301 	bic.w	r3, r3, #1
 8004954:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004956:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004958:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800495c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8004960:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004962:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004966:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004968:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800496a:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800496c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004970:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 8004974:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004976:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8004978:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800497a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800497c:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004980:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8004984:	bc30      	pop	{r4, r5}
 8004986:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800498c:	d038      	beq.n	8004a00 <HAL_TIM_ConfigClockSource+0xf0>
 800498e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004992:	d110      	bne.n	80049b6 <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004994:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004998:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800499a:	432b      	orrs	r3, r5
 800499c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800499e:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049a2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80049a6:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049a8:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049aa:	68a3      	ldr	r3, [r4, #8]
 80049ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 80049b0:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049b2:	60a3      	str	r3, [r4, #8]
      break;
 80049b4:	e7e0      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80049b6:	2b70      	cmp	r3, #112	; 0x70
 80049b8:	d1de      	bne.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049ba:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80049be:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049c0:	432b      	orrs	r3, r5
 80049c2:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c4:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049c8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80049cc:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80049ce:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80049d0:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 80049d6:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 80049d8:	60a3      	str	r3, [r4, #8]
      break;
 80049da:	e7cd      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80049dc:	2b20      	cmp	r3, #32
 80049de:	d002      	beq.n	80049e6 <HAL_TIM_ConfigClockSource+0xd6>
 80049e0:	d90a      	bls.n	80049f8 <HAL_TIM_ConfigClockSource+0xe8>
 80049e2:	2b30      	cmp	r3, #48	; 0x30
 80049e4:	d1c8      	bne.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80049e6:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049e8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049ec:	430b      	orrs	r3, r1
 80049ee:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 80049f2:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80049f4:	60a3      	str	r3, [r4, #8]
}
 80049f6:	e7bf      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80049f8:	f033 0110 	bics.w	r1, r3, #16
 80049fc:	d1bc      	bne.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
 80049fe:	e7f2      	b.n	80049e6 <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8004a00:	2000      	movs	r0, #0
 8004a02:	e7b9      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8004a04:	2002      	movs	r0, #2
}
 8004a06:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a08:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a0a:	68cb      	ldr	r3, [r1, #12]
 8004a0c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a0e:	f020 0010 	bic.w	r0, r0, #16
 8004a12:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a14:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a16:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a1a:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 8004a1e:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8004a20:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a26:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8004a2a:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004a2c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a32:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8004a36:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004a38:	60a3      	str	r3, [r4, #8]
}
 8004a3a:	e79d      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3c:	6848      	ldr	r0, [r1, #4]
 8004a3e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8004a40:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a42:	6a23      	ldr	r3, [r4, #32]
 8004a44:	f023 0301 	bic.w	r3, r3, #1
 8004a48:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a4a:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a4c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8004a54:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a56:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004a5a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004a5c:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004a5e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a64:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8004a68:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8004a6a:	60a3      	str	r3, [r4, #8]
}
 8004a6c:	e784      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x68>
 8004a6e:	bf00      	nop

08004a70 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8004a70:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8004a74:	2a01      	cmp	r2, #1
 8004a76:	d050      	beq.n	8004b1a <HAL_TIM_SlaveConfigSynchro+0xaa>
 8004a78:	4603      	mov	r3, r0
{
 8004a7a:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7c:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8004a7e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004a84:	2001      	movs	r0, #1
 8004a86:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004a8a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004a8c:	6848      	ldr	r0, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004a8e:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a90:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004a94:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004a96:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004a9a:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 8004a9c:	2850      	cmp	r0, #80	; 0x50
  htim->Instance->SMCR = tmpsmcr;
 8004a9e:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8004aa0:	d060      	beq.n	8004b64 <HAL_TIM_SlaveConfigSynchro+0xf4>
 8004aa2:	d90f      	bls.n	8004ac4 <HAL_TIM_SlaveConfigSynchro+0x54>
 8004aa4:	2860      	cmp	r0, #96	; 0x60
 8004aa6:	d03a      	beq.n	8004b1e <HAL_TIM_SlaveConfigSynchro+0xae>
 8004aa8:	2870      	cmp	r0, #112	; 0x70
 8004aaa:	d10e      	bne.n	8004aca <HAL_TIM_SlaveConfigSynchro+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004aac:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8004ab0:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ab2:	432a      	orrs	r2, r5
 8004ab4:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ab6:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004aba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004abe:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8004ac0:	60a2      	str	r2, [r4, #8]
 8004ac2:	e00f      	b.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 8004ac4:	2840      	cmp	r0, #64	; 0x40
 8004ac6:	d03d      	beq.n	8004b44 <HAL_TIM_SlaveConfigSynchro+0xd4>
 8004ac8:	d907      	bls.n	8004ada <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 8004aca:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8004acc:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8004ace:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004ad6:	bc70      	pop	{r4, r5, r6}
 8004ad8:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8004ada:	2820      	cmp	r0, #32
 8004adc:	d002      	beq.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>
 8004ade:	d912      	bls.n	8004b06 <HAL_TIM_SlaveConfigSynchro+0x96>
 8004ae0:	2830      	cmp	r0, #48	; 0x30
 8004ae2:	d1f2      	bne.n	8004aca <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004ae4:	68e2      	ldr	r2, [r4, #12]
 8004ae6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aea:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004aec:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 8004aee:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 8004af0:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004af2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004af6:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8004af8:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004afc:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
  return HAL_OK;
 8004b00:	4608      	mov	r0, r1
}
 8004b02:	bc70      	pop	{r4, r5, r6}
 8004b04:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8004b06:	f030 0210 	bics.w	r2, r0, #16
 8004b0a:	d0eb      	beq.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8004b0c:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8004b0e:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8004b10:	f883 003d 	strb.w	r0, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004b18:	e7dd      	b.n	8004ad6 <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8004b1a:	2002      	movs	r0, #2
}
 8004b1c:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b1e:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b20:	690a      	ldr	r2, [r1, #16]
 8004b22:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b24:	f020 0010 	bic.w	r0, r0, #16
 8004b28:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b2a:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b2c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b30:	ea41 3102 	orr.w	r1, r1, r2, lsl #12
  tmpccer = TIMx->CCER;
 8004b34:	6a22      	ldr	r2, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8004b36:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b38:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b3c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCER = tmpccer;
 8004b40:	6222      	str	r2, [r4, #32]
 8004b42:	e7cf      	b.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004b44:	2d05      	cmp	r5, #5
 8004b46:	d0c0      	beq.n	8004aca <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 8004b48:	6a25      	ldr	r5, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004b4a:	6a20      	ldr	r0, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004b4c:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004b4e:	f020 0001 	bic.w	r0, r0, #1
 8004b52:	6220      	str	r0, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004b54:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004b5a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8004b5e:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8004b60:	6225      	str	r5, [r4, #32]
      break;
 8004b62:	e7bf      	b.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b64:	6888      	ldr	r0, [r1, #8]
 8004b66:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8004b68:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b6a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004b6e:	4301      	orrs	r1, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b70:	6a20      	ldr	r0, [r4, #32]
 8004b72:	f020 0001 	bic.w	r0, r0, #1
 8004b76:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b78:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b7e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004b82:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8004b84:	6221      	str	r1, [r4, #32]
 8004b86:	e7ad      	b.n	8004ae4 <HAL_TIM_SlaveConfigSynchro+0x74>

08004b88 <HAL_TIM_OC_DelayElapsedCallback>:
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop

08004b8c <HAL_TIM_IC_CaptureCallback>:
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop

08004b90 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop

08004b94 <HAL_TIM_TriggerCallback>:
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop

08004b98 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b98:	6803      	ldr	r3, [r0, #0]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	0791      	lsls	r1, r2, #30
{
 8004b9e:	b510      	push	{r4, lr}
 8004ba0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ba2:	d502      	bpl.n	8004baa <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	0792      	lsls	r2, r2, #30
 8004ba8:	d45f      	bmi.n	8004c6a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	0750      	lsls	r0, r2, #29
 8004bae:	d502      	bpl.n	8004bb6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	0751      	lsls	r1, r2, #29
 8004bb4:	d446      	bmi.n	8004c44 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	0712      	lsls	r2, r2, #28
 8004bba:	d502      	bpl.n	8004bc2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	0710      	lsls	r0, r2, #28
 8004bc0:	d42e      	bmi.n	8004c20 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bc2:	691a      	ldr	r2, [r3, #16]
 8004bc4:	06d2      	lsls	r2, r2, #27
 8004bc6:	d502      	bpl.n	8004bce <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	06d0      	lsls	r0, r2, #27
 8004bcc:	d418      	bmi.n	8004c00 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	07d1      	lsls	r1, r2, #31
 8004bd2:	d502      	bpl.n	8004bda <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	07d2      	lsls	r2, r2, #31
 8004bd8:	d45d      	bmi.n	8004c96 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bda:	691a      	ldr	r2, [r3, #16]
 8004bdc:	0610      	lsls	r0, r2, #24
 8004bde:	d502      	bpl.n	8004be6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004be0:	68da      	ldr	r2, [r3, #12]
 8004be2:	0611      	lsls	r1, r2, #24
 8004be4:	d45f      	bmi.n	8004ca6 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004be6:	691a      	ldr	r2, [r3, #16]
 8004be8:	0652      	lsls	r2, r2, #25
 8004bea:	d502      	bpl.n	8004bf2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	0650      	lsls	r0, r2, #25
 8004bf0:	d461      	bmi.n	8004cb6 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	0691      	lsls	r1, r2, #26
 8004bf6:	d502      	bpl.n	8004bfe <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	0692      	lsls	r2, r2, #26
 8004bfc:	d443      	bmi.n	8004c86 <HAL_TIM_IRQHandler+0xee>
}
 8004bfe:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c00:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c04:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c06:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c08:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004c10:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c12:	d064      	beq.n	8004cde <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8004c14:	f7ff ffba 	bl	8004b8c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c18:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c1a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1c:	7722      	strb	r2, [r4, #28]
 8004c1e:	e7d6      	b.n	8004bce <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c20:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c24:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c26:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c28:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c2a:	69db      	ldr	r3, [r3, #28]
 8004c2c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004c2e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c30:	d152      	bne.n	8004cd8 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c32:	f7ff ffa9 	bl	8004b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c36:	4620      	mov	r0, r4
 8004c38:	f7ff ffaa 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c3e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c40:	7722      	strb	r2, [r4, #28]
 8004c42:	e7be      	b.n	8004bc2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c44:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c48:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c4a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c4c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004c54:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c56:	d13c      	bne.n	8004cd2 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c58:	f7ff ff96 	bl	8004b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c5c:	4620      	mov	r0, r4
 8004c5e:	f7ff ff97 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c62:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c64:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	7722      	strb	r2, [r4, #28]
 8004c68:	e7a5      	b.n	8004bb6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c6a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c6e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c70:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c72:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	079b      	lsls	r3, r3, #30
 8004c78:	d025      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004c7a:	f7ff ff87 	bl	8004b8c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c7e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c80:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c82:	7722      	strb	r2, [r4, #28]
 8004c84:	e791      	b.n	8004baa <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c86:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004c8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c8c:	611a      	str	r2, [r3, #16]
}
 8004c8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8004c92:	f000 b9ad 	b.w	8004ff0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c96:	f06f 0201 	mvn.w	r2, #1
 8004c9a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f7fc f9e5 	bl	800106c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	e799      	b.n	8004bda <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ca6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004caa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004cac:	4620      	mov	r0, r4
 8004cae:	f000 f9a1 	bl	8004ff4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	e797      	b.n	8004be6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004cba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f7ff ff69 	bl	8004b94 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	e795      	b.n	8004bf2 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc6:	f7ff ff5f 	bl	8004b88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f7ff ff60 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
 8004cd0:	e7d5      	b.n	8004c7e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	f7ff ff5b 	bl	8004b8c <HAL_TIM_IC_CaptureCallback>
 8004cd6:	e7c4      	b.n	8004c62 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd8:	f7ff ff58 	bl	8004b8c <HAL_TIM_IC_CaptureCallback>
 8004cdc:	e7ae      	b.n	8004c3c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cde:	f7ff ff53 	bl	8004b88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f7ff ff54 	bl	8004b90 <HAL_TIM_PWM_PulseFinishedCallback>
 8004ce8:	e796      	b.n	8004c18 <HAL_TIM_IRQHandler+0x80>
 8004cea:	bf00      	nop

08004cec <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cec:	4a2a      	ldr	r2, [pc, #168]	; (8004d98 <TIM_Base_SetConfig+0xac>)
  tmpcr1 = TIMx->CR1;
 8004cee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cf0:	4290      	cmp	r0, r2
{
 8004cf2:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cf4:	d039      	beq.n	8004d6a <TIM_Base_SetConfig+0x7e>
 8004cf6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004cfa:	d021      	beq.n	8004d40 <TIM_Base_SetConfig+0x54>
 8004cfc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004d00:	4290      	cmp	r0, r2
 8004d02:	d01d      	beq.n	8004d40 <TIM_Base_SetConfig+0x54>
 8004d04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d08:	4290      	cmp	r0, r2
 8004d0a:	d019      	beq.n	8004d40 <TIM_Base_SetConfig+0x54>
 8004d0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d10:	4290      	cmp	r0, r2
 8004d12:	d015      	beq.n	8004d40 <TIM_Base_SetConfig+0x54>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d14:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004d18:	4290      	cmp	r0, r2
 8004d1a:	d015      	beq.n	8004d48 <TIM_Base_SetConfig+0x5c>
 8004d1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d20:	4290      	cmp	r0, r2
 8004d22:	d011      	beq.n	8004d48 <TIM_Base_SetConfig+0x5c>
 8004d24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d28:	4290      	cmp	r0, r2
 8004d2a:	d00d      	beq.n	8004d48 <TIM_Base_SetConfig+0x5c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d2c:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d2e:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8004d30:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d36:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004d38:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d3a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d3c:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d3e:	e010      	b.n	8004d62 <TIM_Base_SetConfig+0x76>
    tmpcr1 |= Structure->CounterMode;
 8004d40:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004d46:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d48:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d4a:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d50:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d56:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d58:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8004d5a:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8004d5c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d5e:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d60:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004d62:	2301      	movs	r3, #1
}
 8004d64:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8004d66:	6143      	str	r3, [r0, #20]
}
 8004d68:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8004d6a:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d6c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004d72:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d78:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d7a:	694a      	ldr	r2, [r1, #20]
 8004d7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d80:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004d82:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d84:	688b      	ldr	r3, [r1, #8]
 8004d86:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d88:	680b      	ldr	r3, [r1, #0]
 8004d8a:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004d8c:	690b      	ldr	r3, [r1, #16]
 8004d8e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004d90:	2301      	movs	r3, #1
}
 8004d92:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8004d94:	6143      	str	r3, [r0, #20]
}
 8004d96:	4770      	bx	lr
 8004d98:	40010000 	.word	0x40010000

08004d9c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d9c:	6a03      	ldr	r3, [r0, #32]
 8004d9e:	f023 0310 	bic.w	r3, r3, #16
 8004da2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8004da4:	6a03      	ldr	r3, [r0, #32]
{
 8004da6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8004da8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004daa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004dae:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004db2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004db6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004db8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dbc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004dc0:	4d0c      	ldr	r5, [pc, #48]	; (8004df4 <TIM_OC2_SetConfig+0x58>)
 8004dc2:	42a8      	cmp	r0, r5
 8004dc4:	d006      	beq.n	8004dd4 <TIM_OC2_SetConfig+0x38>
  TIMx->CCR2 = OC_Config->Pulse;
 8004dc6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004dc8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004dca:	6182      	str	r2, [r0, #24]
}
 8004dcc:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8004dce:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004dd0:	6203      	str	r3, [r0, #32]
}
 8004dd2:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dd4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dda:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dde:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004de2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004de6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004de8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dec:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004df0:	e7e9      	b.n	8004dc6 <TIM_OC2_SetConfig+0x2a>
 8004df2:	bf00      	nop
 8004df4:	40010000 	.word	0x40010000

08004df8 <TIM_TI1_SetConfig>:
{
 8004df8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfa:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004dfc:	4e17      	ldr	r6, [pc, #92]	; (8004e5c <TIM_TI1_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfe:	f025 0501 	bic.w	r5, r5, #1
 8004e02:	6205      	str	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004e04:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8004e06:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004e08:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004e0a:	d015      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
 8004e0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004e10:	d012      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
 8004e12:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8004e16:	42b0      	cmp	r0, r6
 8004e18:	d00e      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
 8004e1a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004e1e:	42b0      	cmp	r0, r6
 8004e20:	d00a      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
 8004e22:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004e26:	42b0      	cmp	r0, r6
 8004e28:	d006      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
 8004e2a:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 8004e2e:	42b0      	cmp	r0, r6
 8004e30:	d002      	beq.n	8004e38 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e32:	f044 0201 	orr.w	r2, r4, #1
 8004e36:	e002      	b.n	8004e3e <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e38:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8004e3c:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e3e:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e40:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e44:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e48:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e4a:	f001 010a 	and.w	r1, r1, #10
 8004e4e:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e50:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8004e52:	6183      	str	r3, [r0, #24]
}
 8004e54:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8004e56:	6201      	str	r1, [r0, #32]
}
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	40010000 	.word	0x40010000

08004e60 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop

08004e64 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8004e64:	2800      	cmp	r0, #0
 8004e66:	d05f      	beq.n	8004f28 <HAL_TIMEx_HallSensor_Init+0xc4>
{
 8004e68:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004e6a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8004e6e:	b088      	sub	sp, #32
 8004e70:	460d      	mov	r5, r1
 8004e72:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004e74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d050      	beq.n	8004f1e <HAL_TIMEx_HallSensor_Init+0xba>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e7c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7e:	2302      	movs	r3, #2
 8004e80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e84:	f851 0b04 	ldr.w	r0, [r1], #4
 8004e88:	f7ff ff30 	bl	8004cec <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8004e8c:	68ab      	ldr	r3, [r5, #8]
 8004e8e:	6829      	ldr	r1, [r5, #0]
 8004e90:	6820      	ldr	r0, [r4, #0]
 8004e92:	2203      	movs	r2, #3
 8004e94:	f7ff ffb0 	bl	8004df8 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e98:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8004e9a:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e9c:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8004e9e:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004ea0:	f022 020c 	bic.w	r2, r2, #12
 8004ea4:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8004ea6:	6983      	ldr	r3, [r0, #24]
 8004ea8:	4333      	orrs	r3, r6
 8004eaa:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8004eac:	6843      	ldr	r3, [r0, #4]
 8004eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eb2:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004eb4:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8004eb6:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ebc:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8004ebe:	6883      	ldr	r3, [r0, #8]
 8004ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ec4:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004ec6:	6883      	ldr	r3, [r0, #8]
 8004ec8:	f023 0307 	bic.w	r3, r3, #7
 8004ecc:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8004ece:	6883      	ldr	r3, [r0, #8]
 8004ed0:	f043 0304 	orr.w	r3, r3, #4
 8004ed4:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8004ed6:	2500      	movs	r5, #0
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004ed8:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8004eda:	2370      	movs	r3, #112	; 0x70
 8004edc:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004ede:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ee2:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004ee6:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004ee8:	f7ff ff58 	bl	8004d9c <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004eec:	6822      	ldr	r2, [r4, #0]
 8004eee:	6851      	ldr	r1, [r2, #4]
 8004ef0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8004ef4:	6051      	str	r1, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004ef6:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ef8:	2301      	movs	r3, #1
  return HAL_OK;
 8004efa:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004efc:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 8004f00:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f02:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f06:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f0a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8004f16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004f1a:	b008      	add	sp, #32
 8004f1c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004f1e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 8004f22:	f7ff ff9d 	bl	8004e60 <HAL_TIMEx_HallSensor_MspInit>
 8004f26:	e7a9      	b.n	8004e7c <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8004f28:	2001      	movs	r0, #1
}
 8004f2a:	4770      	bx	lr

08004f2c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f2c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d02f      	beq.n	8004f94 <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f34:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004f36:	2202      	movs	r2, #2
{
 8004f38:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004f3a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8004f3e:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f40:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004f42:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f48:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f4a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4c:	4a12      	ldr	r2, [pc, #72]	; (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d012      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f56:	d00f      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f58:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d00b      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d007      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d003      	beq.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f70:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d104      	bne.n	8004f82 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f78:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f7a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f7e:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f80:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004f82:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004f84:	2201      	movs	r2, #1
 8004f86:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004f8a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8004f8e:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8004f90:	4618      	mov	r0, r3
}
 8004f92:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004f94:	2002      	movs	r0, #2
}
 8004f96:	4770      	bx	lr
 8004f98:	40010000 	.word	0x40010000

08004f9c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f9c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d023      	beq.n	8004fec <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 8004fa4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004fa6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8004faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fae:	4602      	mov	r2, r0
 8004fb0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fb2:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fb4:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fc0:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fc2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fc8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fca:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fcc:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fd2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004fd8:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 8004fda:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fdc:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 8004fde:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004fe0:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8004fe4:	4608      	mov	r0, r1
}
 8004fe6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fea:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004fec:	2002      	movs	r0, #2
}
 8004fee:	4770      	bx	lr

08004ff0 <HAL_TIMEx_CommutCallback>:
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop

08004ff4 <HAL_TIMEx_BreakCallback>:
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop

08004ff8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	f000 808f 	beq.w	800511c <HAL_UART_Init+0x124>
{
 8004ffe:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005000:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005004:	4604      	mov	r4, r0
 8005006:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 8081 	beq.w	8005112 <HAL_UART_Init+0x11a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005010:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005012:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005014:	2224      	movs	r2, #36	; 0x24
 8005016:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800501a:	68da      	ldr	r2, [r3, #12]
 800501c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005020:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005022:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005024:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005026:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800502a:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800502c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800502e:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005030:	4302      	orrs	r2, r0
 8005032:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005034:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005036:	4302      	orrs	r2, r0
 8005038:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 800503a:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 800503e:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005042:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005044:	430a      	orrs	r2, r1
 8005046:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005048:	695a      	ldr	r2, [r3, #20]
 800504a:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800504c:	4934      	ldr	r1, [pc, #208]	; (8005120 <HAL_UART_Init+0x128>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800504e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005052:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005054:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005056:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005058:	d035      	beq.n	80050c6 <HAL_UART_Init+0xce>
 800505a:	4a32      	ldr	r2, [pc, #200]	; (8005124 <HAL_UART_Init+0x12c>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d032      	beq.n	80050c6 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005060:	f7ff f9dc 	bl	800441c <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005064:	69e3      	ldr	r3, [r4, #28]
 8005066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800506a:	d032      	beq.n	80050d2 <HAL_UART_Init+0xda>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800506c:	6863      	ldr	r3, [r4, #4]
 800506e:	2119      	movs	r1, #25
 8005070:	009a      	lsls	r2, r3, #2
 8005072:	fba0 0101 	umull	r0, r1, r0, r1
 8005076:	0f9b      	lsrs	r3, r3, #30
 8005078:	f7fb fbe8 	bl	800084c <__aeabi_uldivmod>
 800507c:	492a      	ldr	r1, [pc, #168]	; (8005128 <HAL_UART_Init+0x130>)
 800507e:	fba1 3200 	umull	r3, r2, r1, r0
 8005082:	0952      	lsrs	r2, r2, #5
 8005084:	2564      	movs	r5, #100	; 0x64
 8005086:	fb05 0012 	mls	r0, r5, r2, r0
 800508a:	0100      	lsls	r0, r0, #4
 800508c:	3032      	adds	r0, #50	; 0x32
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	fba1 1000 	umull	r1, r0, r1, r0
 8005094:	0112      	lsls	r2, r2, #4
 8005096:	eb02 1050 	add.w	r0, r2, r0, lsr #5
 800509a:	6098      	str	r0, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800509c:	691a      	ldr	r2, [r3, #16]
 800509e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050aa:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80050ac:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ae:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 80050b0:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80050b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050b6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b8:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80050ba:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80050be:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 80050c2:	4628      	mov	r0, r5
}
 80050c4:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80050c6:	f7ff f9b9 	bl	800443c <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ca:	69e3      	ldr	r3, [r4, #28]
 80050cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050d0:	d1cc      	bne.n	800506c <HAL_UART_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050d2:	6862      	ldr	r2, [r4, #4]
 80050d4:	2119      	movs	r1, #25
 80050d6:	1892      	adds	r2, r2, r2
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	415b      	adcs	r3, r3
 80050de:	fba0 0101 	umull	r0, r1, r0, r1
 80050e2:	f7fb fbb3 	bl	800084c <__aeabi_uldivmod>
 80050e6:	4b10      	ldr	r3, [pc, #64]	; (8005128 <HAL_UART_Init+0x130>)
 80050e8:	fba3 2100 	umull	r2, r1, r3, r0
 80050ec:	094d      	lsrs	r5, r1, #5
 80050ee:	2264      	movs	r2, #100	; 0x64
 80050f0:	fb02 0215 	mls	r2, r2, r5, r0
 80050f4:	00d2      	lsls	r2, r2, #3
 80050f6:	3232      	adds	r2, #50	; 0x32
 80050f8:	fba3 3202 	umull	r3, r2, r3, r2
 80050fc:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8005100:	0912      	lsrs	r2, r2, #4
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8005108:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 800510c:	440a      	add	r2, r1
 800510e:	609a      	str	r2, [r3, #8]
 8005110:	e7c4      	b.n	800509c <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8005112:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8005116:	f7fd fd63 	bl	8002be0 <HAL_UART_MspInit>
 800511a:	e779      	b.n	8005010 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 800511c:	2001      	movs	r0, #1
}
 800511e:	4770      	bx	lr
 8005120:	40011000 	.word	0x40011000
 8005124:	40011400 	.word	0x40011400
 8005128:	51eb851f 	.word	0x51eb851f

0800512c <ESCOOTER_ThrottleSignalTrigger>:
/**To be called by motor control protocol**/
/**Before running the Main Task, please verify this function carefully**/
/*Input some dummy commands -> check it*/
bool ESCOOTER_ThrottleSignalTrigger(ESCOOTER_BrakeANDThrottleInput_t *inputHandle)
{
	if(inputHandle->TARGET_IQ != 0)
 800512c:	f9b0 0000 	ldrsh.w	r0, [r0]
	{
		return true;
	}
	return false;
}
 8005130:	3800      	subs	r0, #0
 8005132:	bf18      	it	ne
 8005134:	2001      	movne	r0, #1
 8005136:	4770      	bx	lr

08005138 <ESCOOTER_saveStatus>:
ESCOOTER_BrakeANDThrottleInput_t modeControl; /*Motor Physical Limitations*/
ESCOOTER_Physical_State_t motorStatus; /*Current Motor Physical Status*/

void ESCOOTER_saveStatus (uint8_t state)
{
	  Driving_State = state;
 8005138:	4b01      	ldr	r3, [pc, #4]	; (8005140 <ESCOOTER_saveStatus+0x8>)
 800513a:	7018      	strb	r0, [r3, #0]
}
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	20000c46 	.word	0x20000c46

08005144 <ESCOOTER_getStatus>:

ESCOOTER_Driving_State_t ESCOOTER_getStatus()
{
	return Driving_State;
 8005144:	4b01      	ldr	r3, [pc, #4]	; (800514c <ESCOOTER_getStatus+0x8>)
}
 8005146:	7818      	ldrb	r0, [r3, #0]
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	20000c46 	.word	0x20000c46

08005150 <ESCOOTER_Set_Limit>:

void ESCOOTER_Set_Limit(ESCOOTER_BrakeANDThrottleInput_t *limitHandle)
{
 8005150:	4602      	mov	r2, r0
     modeControl = *limitHandle;
 8005152:	4b03      	ldr	r3, [pc, #12]	; (8005160 <ESCOOTER_Set_Limit+0x10>)
 8005154:	6851      	ldr	r1, [r2, #4]
 8005156:	6800      	ldr	r0, [r0, #0]
 8005158:	c303      	stmia	r3!, {r0, r1}
 800515a:	8912      	ldrh	r2, [r2, #8]
 800515c:	801a      	strh	r2, [r3, #0]
}
 800515e:	4770      	bx	lr
 8005160:	20000c58 	.word	0x20000c58

08005164 <ESCOOTER_Set_PhysicalParam>:

void ESCOOTER_Set_PhysicalParam(ESCOOTER_Physical_State_t *motorParam)
{
	 motorStatus = *motorParam;
 8005164:	c80f      	ldmia	r0, {r0, r1, r2, r3}
{
 8005166:	b410      	push	{r4}
	 motorStatus = *motorParam;
 8005168:	4c02      	ldr	r4, [pc, #8]	; (8005174 <ESCOOTER_Set_PhysicalParam+0x10>)
 800516a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800516e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	20000c64 	.word	0x20000c64

08005178 <ESCOOTER_Get_Speed>:

int16_t MOTOR_SPEED = 0;
void ESCOOTER_Get_Speed()
{
	/*Convert Back to RPM since the rotor speed is expressed in tenths of Hz*/
	MOTOR_SPEED = (motorStatus.current_speed*_RPM)/SPEED_UNIT;
 8005178:	4b03      	ldr	r3, [pc, #12]	; (8005188 <ESCOOTER_Get_Speed+0x10>)
 800517a:	4a04      	ldr	r2, [pc, #16]	; (800518c <ESCOOTER_Get_Speed+0x14>)
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	8013      	strh	r3, [r2, #0]
}
 8005186:	4770      	bx	lr
 8005188:	20000c64 	.word	0x20000c64
 800518c:	20000c48 	.word	0x20000c48

08005190 <ESCOOTER_Get_PhaseCurrent>:

float PHASE_CURRENT = 0;
void ESCOOTER_Get_PhaseCurrent()
{
   /*Convert back to Amps from s16A*/
	PHASE_CURRENT = ((motorStatus.phase_current)*3.3) / (65536*20*0.002);
 8005190:	4b07      	ldr	r3, [pc, #28]	; (80051b0 <ESCOOTER_Get_PhaseCurrent+0x20>)
{
 8005192:	b510      	push	{r4, lr}
	PHASE_CURRENT = ((motorStatus.phase_current)*3.3) / (65536*20*0.002);
 8005194:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8005198:	4c06      	ldr	r4, [pc, #24]	; (80051b4 <ESCOOTER_Get_PhaseCurrent+0x24>)
 800519a:	f7fb fa9d 	bl	80006d8 <__aeabi_i2d>
 800519e:	4b06      	ldr	r3, [pc, #24]	; (80051b8 <ESCOOTER_Get_PhaseCurrent+0x28>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	f7fb f81d 	bl	80001e0 <__aeabi_dmul>
 80051a6:	f7fb fb01 	bl	80007ac <__aeabi_d2f>
 80051aa:	6020      	str	r0, [r4, #0]
}
 80051ac:	bd10      	pop	{r4, pc}
 80051ae:	bf00      	nop
 80051b0:	20000c64 	.word	0x20000c64
 80051b4:	20000c4c 	.word	0x20000c4c
 80051b8:	3f54a000 	.word	0x3f54a000
 80051bc:	00000000 	.word	0x00000000

080051c0 <ESCOOTER_Get_PhaseVoltage>:

float PHASE_VOLTAGE = 0;
void ESCOOTER_Get_PhaseVoltage()
{
   /*Convert back to Volt from s16V*/
	PHASE_VOLTAGE = ((motorStatus.phase_voltage)/(1.7321*32767))*36;
 80051c0:	4b11      	ldr	r3, [pc, #68]	; (8005208 <ESCOOTER_Get_PhaseVoltage+0x48>)
{
 80051c2:	b510      	push	{r4, lr}
	PHASE_VOLTAGE = ((motorStatus.phase_voltage)/(1.7321*32767))*36;
 80051c4:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
	PHASE_VOLTAGE = PHASE_VOLTAGE/1.4142;
 80051c8:	4c10      	ldr	r4, [pc, #64]	; (800520c <ESCOOTER_Get_PhaseVoltage+0x4c>)
	PHASE_VOLTAGE = ((motorStatus.phase_voltage)/(1.7321*32767))*36;
 80051ca:	f7fb fa85 	bl	80006d8 <__aeabi_i2d>
 80051ce:	a30a      	add	r3, pc, #40	; (adr r3, 80051f8 <ESCOOTER_Get_PhaseVoltage+0x38>)
 80051d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d4:	f7fb f804 	bl	80001e0 <__aeabi_dmul>
 80051d8:	f7fb fae8 	bl	80007ac <__aeabi_d2f>
	PHASE_VOLTAGE = PHASE_VOLTAGE/1.4142;
 80051dc:	f7fb fa8e 	bl	80006fc <__aeabi_f2d>
 80051e0:	a307      	add	r3, pc, #28	; (adr r3, 8005200 <ESCOOTER_Get_PhaseVoltage+0x40>)
 80051e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e6:	f7fa fffb 	bl	80001e0 <__aeabi_dmul>
 80051ea:	f7fb fadf 	bl	80007ac <__aeabi_d2f>
 80051ee:	6020      	str	r0, [r4, #0]
}
 80051f0:	bd10      	pop	{r4, pc}
 80051f2:	bf00      	nop
 80051f4:	f3af 8000 	nop.w
 80051f8:	1089c3bb 	.word	0x1089c3bb
 80051fc:	3f44c8df 	.word	0x3f44c8df
 8005200:	9f275a9f 	.word	0x9f275a9f
 8005204:	3fe6a0ac 	.word	0x3fe6a0ac
 8005208:	20000c64 	.word	0x20000c64
 800520c:	20000c50 	.word	0x20000c50

08005210 <ESCOOTER_Driving_Start>:
int16_t throttle_Current = 0;
int16_t speedLimit = 0;
int16_t AMPMAX = 0;
uint16_t acceleration = 0;
void ESCOOTER_Driving_Start()
{
 8005210:	b510      	push	{r4, lr}
	//retransmissionTimerStart();
	//MC_ProgramTorqueRampMotor1(modeControl.TARGET_IQ,modeControl.RAMP_DURATION);
	//MC_StartMotor1();
    throttle_Current = modeControl.TARGET_IQ;
 8005212:	4b0c      	ldr	r3, [pc, #48]	; (8005244 <ESCOOTER_Driving_Start+0x34>)
    speedLimit = modeControl.SPEED_LIMIT;
 8005214:	4a0c      	ldr	r2, [pc, #48]	; (8005248 <ESCOOTER_Driving_Start+0x38>)
 8005216:	f8b3 e004 	ldrh.w	lr, [r3, #4]
    throttle_Current = modeControl.TARGET_IQ;
 800521a:	f9b3 0000 	ldrsh.w	r0, [r3]
    speedLimit = modeControl.SPEED_LIMIT;
 800521e:	f8a2 e000 	strh.w	lr, [r2]
    AMPMAX = modeControl.IQ_LIMIT;
    acceleration = modeControl.RAMP_DURATION;
 8005222:	88d9      	ldrh	r1, [r3, #6]
    AMPMAX = modeControl.IQ_LIMIT;
 8005224:	f8b3 c002 	ldrh.w	ip, [r3, #2]
    throttle_Current = modeControl.TARGET_IQ;
 8005228:	4c08      	ldr	r4, [pc, #32]	; (800524c <ESCOOTER_Driving_Start+0x3c>)
    AMPMAX = modeControl.IQ_LIMIT;
 800522a:	4a09      	ldr	r2, [pc, #36]	; (8005250 <ESCOOTER_Driving_Start+0x40>)
    acceleration = modeControl.RAMP_DURATION;
 800522c:	4b09      	ldr	r3, [pc, #36]	; (8005254 <ESCOOTER_Driving_Start+0x44>)
    throttle_Current = modeControl.TARGET_IQ;
 800522e:	8020      	strh	r0, [r4, #0]
    AMPMAX = modeControl.IQ_LIMIT;
 8005230:	f8a2 c000 	strh.w	ip, [r2]
    acceleration = modeControl.RAMP_DURATION;
 8005234:	8019      	strh	r1, [r3, #0]
    MC_ProgramTorqueRampMotor1(throttle_Current,acceleration);
 8005236:	f7fb ff3f 	bl	80010b8 <MC_ProgramTorqueRampMotor1>
    MC_StartMotor1();
}
 800523a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_StartMotor1();
 800523e:	f7fb bf2f 	b.w	80010a0 <MC_StartMotor1>
 8005242:	bf00      	nop
 8005244:	20000c58 	.word	0x20000c58
 8005248:	20000c74 	.word	0x20000c74
 800524c:	20000c78 	.word	0x20000c78
 8005250:	20000c44 	.word	0x20000c44
 8005254:	20000c54 	.word	0x20000c54

08005258 <ESCOOTER_Driving_Stop>:

uint8_t stop = 0;
void ESCOOTER_Driving_Stop()
{
	stop = 1;
 8005258:	4b01      	ldr	r3, [pc, #4]	; (8005260 <ESCOOTER_Driving_Stop+0x8>)
 800525a:	2201      	movs	r2, #1
 800525c:	701a      	strb	r2, [r3, #0]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
	/*Stop Motor!*/
	//MC_StopMotor1();
}
 800525e:	4770      	bx	lr
 8005260:	20000c76 	.word	0x20000c76

08005264 <MOTOR_BRAKE>:

uint8_t fuckup = 0;
void MOTOR_BRAKE()
{
   fuckup = 1;
 8005264:	4b02      	ldr	r3, [pc, #8]	; (8005270 <MOTOR_BRAKE+0xc>)
 8005266:	2201      	movs	r2, #1
 8005268:	701a      	strb	r2, [r3, #0]
   MC_StopMotor1();
 800526a:	f7fb bf1f 	b.w	80010ac <MC_StopMotor1>
 800526e:	bf00      	nop
 8005270:	20000c56 	.word	0x20000c56

08005274 <ESboot>:
ESCOOTER_Physical_State_t pstateHandle; //Monitor the Escooter's Electrical & Mechanical Parameters
ESCOOTER_BrakeANDThrottleInput_t inputHandle;

/*ESboot() must be called when the E-Scooter is turned-on！*/
void ESboot()
{
 8005274:	b510      	push	{r4, lr}
	tempHandle.bDrivingState    = DRIVING_IDLE;
 8005276:	4b0a      	ldr	r3, [pc, #40]	; (80052a0 <ESboot+0x2c>)

    /*Save the current driving status. IDLE Mode is set in Default*/
    ESCOOTER_saveStatus(tempHandle.bDrivingState);

    /*Initialize the E-Scooter in Ambler Mode*/
    ESCOOTER_DrivingModeSetDefault(&inputHandle);
 8005278:	4c0a      	ldr	r4, [pc, #40]	; (80052a4 <ESboot+0x30>)
	tempHandle.bDrivingState    = DRIVING_IDLE;
 800527a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	tempHandle.BRAKE_Trigger    = false;
 800527e:	2000      	movs	r0, #0
 8005280:	8098      	strh	r0, [r3, #4]
	tempHandle.bDrivingState    = DRIVING_IDLE;
 8005282:	601a      	str	r2, [r3, #0]
    ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005284:	f7ff ff58 	bl	8005138 <ESCOOTER_saveStatus>
    ESCOOTER_DrivingModeSetDefault(&inputHandle);
 8005288:	4620      	mov	r0, r4
 800528a:	f000 f905 	bl	8005498 <ESCOOTER_DrivingModeSetDefault>
    ESCOOTER_DetermineDrivingMode(&inputHandle);
 800528e:	4620      	mov	r0, r4
 8005290:	f000 f94c 	bl	800552c <ESCOOTER_DetermineDrivingMode>

    /*Initialize the Motor Parameters*/
    ESCOOTER_PhysicalParameterInit(&pstateHandle);


}
 8005294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ESCOOTER_PhysicalParameterInit(&pstateHandle);
 8005298:	4803      	ldr	r0, [pc, #12]	; (80052a8 <ESboot+0x34>)
 800529a:	f000 b8db 	b.w	8005454 <ESCOOTER_PhysicalParameterInit>
 800529e:	bf00      	nop
 80052a0:	20000ca0 	.word	0x20000ca0
 80052a4:	20000c80 	.word	0x20000c80
 80052a8:	20000c8c 	.word	0x20000c8c

080052ac <ESCOOTER_DriveModeConfig>:
/*Triggered by Dashboard's commands! Configure the driving mode by adjusting the current, speed and acceleration ramp limits*/
/*Save those parameters in form of &inputHandle pointer*/
/*Input some dummy commands -> check it*/
/*It's assumed that the E-Scooter is in IDLE State*/
void ESCOOTER_DriveModeConfig(int16_t max_IQ, int16_t allowable_rpm, uint16_t acceleration_ramp)
{
 80052ac:	4684      	mov	ip, r0
 80052ae:	4613      	mov	r3, r2
	ESCOOTER_ConfigDrivingMode(&inputHandle,max_IQ,allowable_rpm,acceleration_ramp);
 80052b0:	4802      	ldr	r0, [pc, #8]	; (80052bc <ESCOOTER_DriveModeConfig+0x10>)
 80052b2:	460a      	mov	r2, r1
 80052b4:	4661      	mov	r1, ip
 80052b6:	f000 b8ff 	b.w	80054b8 <ESCOOTER_ConfigDrivingMode>
 80052ba:	bf00      	nop
 80052bc:	20000c80 	.word	0x20000c80

080052c0 <ESCOOTER_InputThrottleSignal>:

/**To be called by motor control protocol**/
/**Before running the Main Task, please verify this function carefully**/
/*Input some dummy commands -> check it*/
void ESCOOTER_InputThrottleSignal(int16_t targetCurrent)
{
 80052c0:	b510      	push	{r4, lr}
	inputHandle.TARGET_IQ = targetCurrent;
 80052c2:	4c07      	ldr	r4, [pc, #28]	; (80052e0 <ESCOOTER_InputThrottleSignal+0x20>)
{
 80052c4:	4603      	mov	r3, r0

	/*to give the message if the throttle is pressed or not ! */
	tempHandle.THROTTLE_Pressed = ESCOOTER_ThrottleSignalTrigger(&inputHandle);
 80052c6:	4620      	mov	r0, r4
	inputHandle.TARGET_IQ = targetCurrent;
 80052c8:	8023      	strh	r3, [r4, #0]
	tempHandle.THROTTLE_Pressed = ESCOOTER_ThrottleSignalTrigger(&inputHandle);
 80052ca:	f7ff ff2f 	bl	800512c <ESCOOTER_ThrottleSignalTrigger>
 80052ce:	4b05      	ldr	r3, [pc, #20]	; (80052e4 <ESCOOTER_InputThrottleSignal+0x24>)
 80052d0:	4602      	mov	r2, r0

	/*Send the Iq signal to the ESCOOTER_DRIVING (?)*/
	ESCOOTER_Set_Limit(&inputHandle);
 80052d2:	4620      	mov	r0, r4

}
 80052d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tempHandle.THROTTLE_Pressed = ESCOOTER_ThrottleSignalTrigger(&inputHandle);
 80052d8:	709a      	strb	r2, [r3, #2]
	ESCOOTER_Set_Limit(&inputHandle);
 80052da:	f7ff bf39 	b.w	8005150 <ESCOOTER_Set_Limit>
 80052de:	bf00      	nop
 80052e0:	20000c80 	.word	0x20000c80
 80052e4:	20000ca0 	.word	0x20000ca0

080052e8 <ESCOOTER_SendReportStatus>:
    return false;
}

void ESCOOTER_SendReportStatus(bool error)
{
	tempHandle.systemError = error;
 80052e8:	4b01      	ldr	r3, [pc, #4]	; (80052f0 <ESCOOTER_SendReportStatus+0x8>)
 80052ea:	7158      	strb	r0, [r3, #5]
}
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	20000ca0 	.word	0x20000ca0

080052f4 <ESCOOTER_StateMachineHighFrequencyTask>:
/*Please check all the functionalities e.g. brake,throttle,parameter inputs carefully before running the High Frequency Task*/
/*Input some dummy commands -> check it*/
uint8_t failure = 0;
uint16_t error = 0;
__weak void ESCOOTER_StateMachineHighFrequencyTask(void const *argument)
{
 80052f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     for(;;)
     {
    	  /*Before using the MC_API to track the Motor's status, to ensure the State Machine runs properly, it's better to input dummy data to check if the
    	   *logic is right*/
           //uint16_t error = MC_GetOccurredFaultsMotor1();
           ESCOOTER_saveStatus(tempHandle.bDrivingState);
 80052f8:	4c2c      	ldr	r4, [pc, #176]	; (80053ac <ESCOOTER_StateMachineHighFrequencyTask+0xb8>)
 80052fa:	4d2d      	ldr	r5, [pc, #180]	; (80053b0 <ESCOOTER_StateMachineHighFrequencyTask+0xbc>)
 80052fc:	7820      	ldrb	r0, [r4, #0]
 80052fe:	4f2d      	ldr	r7, [pc, #180]	; (80053b4 <ESCOOTER_StateMachineHighFrequencyTask+0xc0>)
 8005300:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 80053b8 <ESCOOTER_StateMachineHighFrequencyTask+0xc4>
           /*To verify the state machine for debug purpose, please un-comment the following lines: */
    	   //int32_t status = 0;
         ESCOOTER_DRIVING_CONTROL();
         if(failure == 0)
         {
             tempHandle.THROTTLE_Pressed = true;
 8005304:	2601      	movs	r6, #1
            	 tempHandle.bDrivingState = DRIVING_STOP;
            	 tempHandle.BRAKE_Trigger = false;
            	 tempHandle.ESCOOTER_MOVE = false;
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
            	 HAL_Delay(1500);
            	 tempHandle.bDrivingState = DRIVING_IDLE;
 8005306:	f04f 0800 	mov.w	r8, #0
           ESCOOTER_saveStatus(tempHandle.bDrivingState);
 800530a:	f7ff ff15 	bl	8005138 <ESCOOTER_saveStatus>
	if(ESCOOTER_getStatus() == DRIVING_IDLE)
 800530e:	f7ff ff19 	bl	8005144 <ESCOOTER_getStatus>
 8005312:	b1d8      	cbz	r0, 800534c <ESCOOTER_StateMachineHighFrequencyTask+0x58>
	else if (ESCOOTER_getStatus() == DRIVING_START)
 8005314:	f7ff ff16 	bl	8005144 <ESCOOTER_getStatus>
 8005318:	2801      	cmp	r0, #1
 800531a:	d034      	beq.n	8005386 <ESCOOTER_StateMachineHighFrequencyTask+0x92>
	else if(ESCOOTER_getStatus() == DRIVING_STOP)
 800531c:	f7ff ff12 	bl	8005144 <ESCOOTER_getStatus>
 8005320:	2802      	cmp	r0, #2
 8005322:	d013      	beq.n	800534c <ESCOOTER_StateMachineHighFrequencyTask+0x58>
         if(failure == 0)
 8005324:	782b      	ldrb	r3, [r5, #0]
 8005326:	b903      	cbnz	r3, 800532a <ESCOOTER_StateMachineHighFrequencyTask+0x36>
             tempHandle.THROTTLE_Pressed = true;
 8005328:	70a6      	strb	r6, [r4, #2]
         if ((tempHandle.ESCOOTER_MOVE == false) && (tempHandle.need_KICK_OFF == true))
 800532a:	7923      	ldrb	r3, [r4, #4]
 800532c:	b18b      	cbz	r3, 8005352 <ESCOOTER_StateMachineHighFrequencyTask+0x5e>
             if (tempHandle.BRAKE_Trigger == true && (inputHandle.TARGET_IQ <= 6) )
 800532e:	7863      	ldrb	r3, [r4, #1]
 8005330:	b11b      	cbz	r3, 800533a <ESCOOTER_StateMachineHighFrequencyTask+0x46>
 8005332:	f9b9 3000 	ldrsh.w	r3, [r9]
 8005336:	2b06      	cmp	r3, #6
 8005338:	dd28      	ble.n	800538c <ESCOOTER_StateMachineHighFrequencyTask+0x98>
                 //HAL_Delay(2000);
             }

             /*Emergency Stop due to motor error, system error, ..... Once error occurs, system jumps to the following instructions... */
             /*As the MCSDK automatically stops the motor,we no need to call the driving stop functions....*/
             else if(error != 0)
 800533a:	883b      	ldrh	r3, [r7, #0]
 800533c:	bb33      	cbnz	r3, 800538c <ESCOOTER_StateMachineHighFrequencyTask+0x98>
           ESCOOTER_saveStatus(tempHandle.bDrivingState);
 800533e:	7820      	ldrb	r0, [r4, #0]
 8005340:	f7ff fefa 	bl	8005138 <ESCOOTER_saveStatus>
	if(ESCOOTER_getStatus() == DRIVING_IDLE)
 8005344:	f7ff fefe 	bl	8005144 <ESCOOTER_getStatus>
 8005348:	2800      	cmp	r0, #0
 800534a:	d1e3      	bne.n	8005314 <ESCOOTER_StateMachineHighFrequencyTask+0x20>
		ESCOOTER_Driving_Stop();
 800534c:	f7ff ff84 	bl	8005258 <ESCOOTER_Driving_Stop>
 8005350:	e7e8      	b.n	8005324 <ESCOOTER_StateMachineHighFrequencyTask+0x30>
         if ((tempHandle.ESCOOTER_MOVE == false) && (tempHandle.need_KICK_OFF == true))
 8005352:	78e3      	ldrb	r3, [r4, #3]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0f2      	beq.n	800533e <ESCOOTER_StateMachineHighFrequencyTask+0x4a>
             if ( (ESCOOTER_IsCarReady() == true) && (tempHandle.THROTTLE_Pressed == true) && (error == 0)
 8005358:	78a3      	ldrb	r3, [r4, #2]
 800535a:	b16b      	cbz	r3, 8005378 <ESCOOTER_StateMachineHighFrequencyTask+0x84>
 800535c:	883b      	ldrh	r3, [r7, #0]
 800535e:	b95b      	cbnz	r3, 8005378 <ESCOOTER_StateMachineHighFrequencyTask+0x84>
                   && (tempHandle.BRAKE_Trigger == false) )
 8005360:	7863      	ldrb	r3, [r4, #1]
 8005362:	b94b      	cbnz	r3, 8005378 <ESCOOTER_StateMachineHighFrequencyTask+0x84>
            	 tempHandle.need_KICK_OFF = false;
 8005364:	f44f 7380 	mov.w	r3, #256	; 0x100
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005368:	2001      	movs	r0, #1
            	 tempHandle.need_KICK_OFF = false;
 800536a:	f8a4 3003 	strh.w	r3, [r4, #3]
            	 tempHandle.bDrivingState = DRIVING_START;
 800536e:	7026      	strb	r6, [r4, #0]
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005370:	f7ff fee2 	bl	8005138 <ESCOOTER_saveStatus>
           ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005374:	7820      	ldrb	r0, [r4, #0]
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005376:	e7c8      	b.n	800530a <ESCOOTER_StateMachineHighFrequencyTask+0x16>
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005378:	2000      	movs	r0, #0
            	 tempHandle.bDrivingState = DRIVING_IDLE;
 800537a:	f884 8000 	strb.w	r8, [r4]
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 800537e:	f7ff fedb 	bl	8005138 <ESCOOTER_saveStatus>
           ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005382:	7820      	ldrb	r0, [r4, #0]
 8005384:	e7c1      	b.n	800530a <ESCOOTER_StateMachineHighFrequencyTask+0x16>
		ESCOOTER_Driving_Start();
 8005386:	f7ff ff43 	bl	8005210 <ESCOOTER_Driving_Start>
 800538a:	e7cb      	b.n	8005324 <ESCOOTER_StateMachineHighFrequencyTask+0x30>
            	 tempHandle.bDrivingState = DRIVING_STOP;
 800538c:	2002      	movs	r0, #2
            	 tempHandle.BRAKE_Trigger = false;
 800538e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
            	 tempHandle.bDrivingState = DRIVING_STOP;
 8005392:	7020      	strb	r0, [r4, #0]
            	 tempHandle.BRAKE_Trigger = false;
 8005394:	f8c4 3001 	str.w	r3, [r4, #1]
            	 ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005398:	f7ff fece 	bl	8005138 <ESCOOTER_saveStatus>
            	 HAL_Delay(1500);
 800539c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80053a0:	f7fe f998 	bl	80036d4 <HAL_Delay>
            	 tempHandle.bDrivingState = DRIVING_IDLE;
 80053a4:	f884 8000 	strb.w	r8, [r4]
 80053a8:	2000      	movs	r0, #0
 80053aa:	e7ae      	b.n	800530a <ESCOOTER_StateMachineHighFrequencyTask+0x16>
 80053ac:	20000ca0 	.word	0x20000ca0
 80053b0:	20000c7c 	.word	0x20000c7c
 80053b4:	20000c7a 	.word	0x20000c7a
 80053b8:	20000c80 	.word	0x20000c80

080053bc <ESCOOTER_ParameterMonitoring>:
/*Input some dummy commands -> check it*/
/*It's better to call this task regularly with specific time interval*/
uint16_t timer_interval = PERIODIC_CAPTURE_TIME;
uint16_t task_Counter = 0;
void ESCOOTER_ParameterMonitoring(void const *argument)
{
 80053bc:	b500      	push	{lr}
    for(;;)
    {
    	/*Sample it in every 100 ms*/
    	if((task_Counter % 2) == 0)
 80053be:	4e10      	ldr	r6, [pc, #64]	; (8005400 <ESCOOTER_ParameterMonitoring+0x44>)
 80053c0:	4c10      	ldr	r4, [pc, #64]	; (8005404 <ESCOOTER_ParameterMonitoring+0x48>)
 80053c2:	8833      	ldrh	r3, [r6, #0]
{
 80053c4:	b085      	sub	sp, #20
 80053c6:	466d      	mov	r5, sp
    	if((task_Counter % 2) == 0)
 80053c8:	07db      	lsls	r3, r3, #31
    	{
        	pstateHandle = ESCOOTER_PhysicalParameterMonitoring(&pstateHandle);
 80053ca:	4621      	mov	r1, r4
 80053cc:	4628      	mov	r0, r5
    	if((task_Counter % 2) == 0)
 80053ce:	d40e      	bmi.n	80053ee <ESCOOTER_ParameterMonitoring+0x32>
        	pstateHandle = ESCOOTER_PhysicalParameterMonitoring(&pstateHandle);
 80053d0:	f000 f846 	bl	8005460 <ESCOOTER_PhysicalParameterMonitoring>
 80053d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80053d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        	ESCOOTER_Set_PhysicalParam(&pstateHandle);
 80053dc:	4620      	mov	r0, r4
 80053de:	f7ff fec1 	bl	8005164 <ESCOOTER_Set_PhysicalParam>
        	ESCOOTER_Get_Speed();
 80053e2:	f7ff fec9 	bl	8005178 <ESCOOTER_Get_Speed>
        	ESCOOTER_Get_PhaseCurrent();
 80053e6:	f7ff fed3 	bl	8005190 <ESCOOTER_Get_PhaseCurrent>
        	ESCOOTER_Get_PhaseVoltage();
 80053ea:	f7ff fee9 	bl	80051c0 <ESCOOTER_Get_PhaseVoltage>
    	}
    	osDelay(PERIODIC_CAPTURE_TIME);
 80053ee:	2064      	movs	r0, #100	; 0x64
 80053f0:	f000 f94e 	bl	8005690 <osDelay>
    	task_Counter ++;
 80053f4:	8833      	ldrh	r3, [r6, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	8033      	strh	r3, [r6, #0]
    	if((task_Counter % 2) == 0)
 80053fc:	e7e4      	b.n	80053c8 <ESCOOTER_ParameterMonitoring+0xc>
 80053fe:	bf00      	nop
 8005400:	20000c9c 	.word	0x20000c9c
 8005404:	20000c8c 	.word	0x20000c8c

08005408 <ESCOOTER_Stop_Driving_Task>:
    }
}

void ESCOOTER_Stop_Driving_Task()
{
 8005408:	b510      	push	{r4, lr}
	/*Failure occurs when the E-Scooter is in operation*/
	if((ESCOOTER_getStatus() == DRIVING_START) && (tempHandle.ESCOOTER_MOVE == true))
 800540a:	f7ff fe9b 	bl	8005144 <ESCOOTER_getStatus>
 800540e:	2801      	cmp	r0, #1
 8005410:	d102      	bne.n	8005418 <ESCOOTER_Stop_Driving_Task+0x10>
 8005412:	4c0e      	ldr	r4, [pc, #56]	; (800544c <ESCOOTER_Stop_Driving_Task+0x44>)
 8005414:	7922      	ldrb	r2, [r4, #4]
 8005416:	b91a      	cbnz	r2, 8005420 <ESCOOTER_Stop_Driving_Task+0x18>
	else if (ESCOOTER_getStatus() == DRIVING_IDLE)
	{
		//vTaskSuspend(opInitHandle.EScooterInDriving);
	}
	//osThreadTerminate(opInitHandle.EScooterInDriving);
}
 8005418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (ESCOOTER_getStatus() == DRIVING_IDLE)
 800541c:	f7ff be92 	b.w	8005144 <ESCOOTER_getStatus>
		failure = 1;
 8005420:	4a0b      	ldr	r2, [pc, #44]	; (8005450 <ESCOOTER_Stop_Driving_Task+0x48>)
 8005422:	4603      	mov	r3, r0
		tempHandle.BRAKE_Trigger = false;
 8005424:	f44f 3180 	mov.w	r1, #65536	; 0x10000
		tempHandle.bDrivingState = DRIVING_STOP;
 8005428:	2002      	movs	r0, #2
		tempHandle.BRAKE_Trigger = false;
 800542a:	f8c4 1001 	str.w	r1, [r4, #1]
		failure = 1;
 800542e:	7013      	strb	r3, [r2, #0]
		tempHandle.bDrivingState = DRIVING_STOP;
 8005430:	7020      	strb	r0, [r4, #0]
		ESCOOTER_saveStatus(tempHandle.bDrivingState);
 8005432:	f7ff fe81 	bl	8005138 <ESCOOTER_saveStatus>
		HAL_Delay(1500);
 8005436:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800543a:	f7fe f94b 	bl	80036d4 <HAL_Delay>
		tempHandle.bDrivingState = DRIVING_IDLE;
 800543e:	2300      	movs	r3, #0
 8005440:	7023      	strb	r3, [r4, #0]
}
 8005442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ESCOOTER_Driving_Stop();
 8005446:	f7ff bf07 	b.w	8005258 <ESCOOTER_Driving_Stop>
 800544a:	bf00      	nop
 800544c:	20000ca0 	.word	0x20000ca0
 8005450:	20000c7c 	.word	0x20000c7c

08005454 <ESCOOTER_PhysicalParameterInit>:
#include "mc_api.h"
#include "main.h"

void ESCOOTER_PhysicalParameterInit(ESCOOTER_Physical_State_t *stateHandle)
{
	stateHandle->current_speed  = 0;
 8005454:	2300      	movs	r3, #0
	stateHandle->phase_current  = 0;
	stateHandle->phase_voltage  = 0;
	stateHandle->motor_status   = 0;
	stateHandle->error_status   = 0;
 8005456:	e9c0 3302 	strd	r3, r3, [r0, #8]
	stateHandle->current_speed  = 0;
 800545a:	6003      	str	r3, [r0, #0]
	stateHandle->phase_voltage  = 0;
 800545c:	8083      	strh	r3, [r0, #4]
	stateHandle->previous_error = 0;
}
 800545e:	4770      	bx	lr

08005460 <ESCOOTER_PhysicalParameterMonitoring>:
 * Software Error:                 0x0080u
 *
 *
 */
ESCOOTER_Physical_State_t ESCOOTER_PhysicalParameterMonitoring(ESCOOTER_Physical_State_t *stateHandle)
{
 8005460:	b538      	push	{r3, r4, r5, lr}
 8005462:	460c      	mov	r4, r1
 8005464:	4605      	mov	r5, r0
	/*You could test it by inputing dummy data */
    stateHandle->current_speed  = MC_GetMecSpeedAverageMotor1();
 8005466:	f7fb fe33 	bl	80010d0 <MC_GetMecSpeedAverageMotor1>
 800546a:	8020      	strh	r0, [r4, #0]
    stateHandle->phase_current  = MC_GetPhaseCurrentAmplitudeMotor1();
 800546c:	f7fb fe36 	bl	80010dc <MC_GetPhaseCurrentAmplitudeMotor1>
 8005470:	8060      	strh	r0, [r4, #2]
    stateHandle->phase_voltage  = MC_GetPhaseVoltageAmplitudeMotor1();
 8005472:	f7fb fe39 	bl	80010e8 <MC_GetPhaseVoltageAmplitudeMotor1>
 8005476:	80a0      	strh	r0, [r4, #4]
    stateHandle->motor_status   = (int32_t)MC_GetSTMStateMotor1();
 8005478:	f7fb fe48 	bl	800110c <MC_GetSTMStateMotor1>
 800547c:	60a0      	str	r0, [r4, #8]
    stateHandle->error_status   = MC_GetCurrentFaultsMotor1();
 800547e:	f7fb fe3f 	bl	8001100 <MC_GetCurrentFaultsMotor1>
 8005482:	81a0      	strh	r0, [r4, #12]
    stateHandle->previous_error = MC_GetOccurredFaultsMotor1();
 8005484:	f7fb fe36 	bl	80010f4 <MC_GetOccurredFaultsMotor1>
 8005488:	81e0      	strh	r0, [r4, #14]
    return *stateHandle;
 800548a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800548e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8005492:	4628      	mov	r0, r5
 8005494:	bd38      	pop	{r3, r4, r5, pc}
 8005496:	bf00      	nop

08005498 <ESCOOTER_DrivingModeSetDefault>:

EScooter_Driving_Mode_t driving_mode;

/*Static + Default*/
void ESCOOTER_DrivingModeSetDefault(ESCOOTER_BrakeANDThrottleInput_t *limit)
{
 8005498:	b410      	push	{r4}
   limit->TARGET_IQ = 0;
   limit->IQ_LIMIT = 15750;
   limit->SPEED_LIMIT = 663;
 800549a:	f240 2197 	movw	r1, #663	; 0x297
   limit->TARGET_IQ = 0;
 800549e:	4c05      	ldr	r4, [pc, #20]	; (80054b4 <ESCOOTER_DrivingModeSetDefault+0x1c>)
 80054a0:	6004      	str	r4, [r0, #0]
   limit->RAMP_DURATION = 2000;
 80054a2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
   ESCOOTER_Set_Limit(limit);
}
 80054a6:	f85d 4b04 	ldr.w	r4, [sp], #4
   limit->SPEED_LIMIT = 663;
 80054aa:	8081      	strh	r1, [r0, #4]
   limit->RAMP_DURATION = 2000;
 80054ac:	80c2      	strh	r2, [r0, #6]
   ESCOOTER_Set_Limit(limit);
 80054ae:	f7ff be4f 	b.w	8005150 <ESCOOTER_Set_Limit>
 80054b2:	bf00      	nop
 80054b4:	3d860000 	.word	0x3d860000

080054b8 <ESCOOTER_ConfigDrivingMode>:

/*Dynamic*/
void ESCOOTER_ConfigDrivingMode(ESCOOTER_BrakeANDThrottleInput_t *limit,int16_t max_IQ, int16_t allowable_rpm, uint16_t acceleration_ramp)
{
 80054b8:	b500      	push	{lr}
{
	int16_t max_Current[3] = {6457,11497,15750};
	int16_t max_RPM[3]     = {270,480,663};
	int16_t max_Ramp[3]    = {4000,3000,2000};

	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 80054ba:	f641 1e39 	movw	lr, #6457	; 0x1939
	limit->TARGET_IQ = 0;
 80054be:	f04f 0c00 	mov.w	ip, #0
	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 80054c2:	4571      	cmp	r1, lr
	limit->TARGET_IQ = 0;
 80054c4:	f8a0 c000 	strh.w	ip, [r0]
	limit->IQ_LIMIT = max_IQ;
 80054c8:	8041      	strh	r1, [r0, #2]
	limit->SPEED_LIMIT = allowable_rpm;
 80054ca:	8082      	strh	r2, [r0, #4]
	limit->RAMP_DURATION = acceleration_ramp;
 80054cc:	80c3      	strh	r3, [r0, #6]
	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 80054ce:	d01a      	beq.n	8005506 <ESCOOTER_ConfigDrivingMode+0x4e>
	{
       driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_AMBLE;
	}
	else if ( ((limit->IQ_LIMIT) == max_Current[1]) && ((limit->SPEED_LIMIT) == max_RPM[1]) && ((limit->RAMP_DURATION) == max_Ramp[1]) )
 80054d0:	f642 4ce9 	movw	ip, #11497	; 0x2ce9
 80054d4:	4561      	cmp	r1, ip
 80054d6:	d00b      	beq.n	80054f0 <ESCOOTER_ConfigDrivingMode+0x38>
	{
	   driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_LEISURE;
	}
	else if ( ((limit->IQ_LIMIT) == max_Current[2]) && ((limit->SPEED_LIMIT) == max_RPM[2]) && ((limit->RAMP_DURATION) == max_Ramp[2]) )
 80054d8:	f643 5c86 	movw	ip, #15750	; 0x3d86
 80054dc:	4561      	cmp	r1, ip
 80054de:	d103      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
 80054e0:	f240 2197 	movw	r1, #663	; 0x297
 80054e4:	428a      	cmp	r2, r1
 80054e6:	d018      	beq.n	800551a <ESCOOTER_ConfigDrivingMode+0x62>
}
 80054e8:	f85d eb04 	ldr.w	lr, [sp], #4
	ESCOOTER_Set_Limit(limit);
 80054ec:	f7ff be30 	b.w	8005150 <ESCOOTER_Set_Limit>
	else if ( ((limit->IQ_LIMIT) == max_Current[1]) && ((limit->SPEED_LIMIT) == max_RPM[1]) && ((limit->RAMP_DURATION) == max_Ramp[1]) )
 80054f0:	f5b2 7ff0 	cmp.w	r2, #480	; 0x1e0
 80054f4:	d1f8      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
 80054f6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d1f4      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
	   driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_LEISURE;
 80054fe:	4b0a      	ldr	r3, [pc, #40]	; (8005528 <ESCOOTER_ConfigDrivingMode+0x70>)
 8005500:	2201      	movs	r2, #1
 8005502:	701a      	strb	r2, [r3, #0]
 8005504:	e7f0      	b.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 8005506:	f5b2 7f87 	cmp.w	r2, #270	; 0x10e
 800550a:	d1ed      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
 800550c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8005510:	d1ea      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
       driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_AMBLE;
 8005512:	4b05      	ldr	r3, [pc, #20]	; (8005528 <ESCOOTER_ConfigDrivingMode+0x70>)
 8005514:	f883 c000 	strb.w	ip, [r3]
 8005518:	e7e6      	b.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
	else if ( ((limit->IQ_LIMIT) == max_Current[2]) && ((limit->SPEED_LIMIT) == max_RPM[2]) && ((limit->RAMP_DURATION) == max_Ramp[2]) )
 800551a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800551e:	d1e3      	bne.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
	{
	   driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_SPORTS;
 8005520:	4b01      	ldr	r3, [pc, #4]	; (8005528 <ESCOOTER_ConfigDrivingMode+0x70>)
 8005522:	2202      	movs	r2, #2
 8005524:	701a      	strb	r2, [r3, #0]
 8005526:	e7df      	b.n	80054e8 <ESCOOTER_ConfigDrivingMode+0x30>
 8005528:	20000cac 	.word	0x20000cac

0800552c <ESCOOTER_DetermineDrivingMode>:
	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 800552c:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8005530:	f641 1239 	movw	r2, #6457	; 0x1939
 8005534:	4293      	cmp	r3, r2
 8005536:	d01c      	beq.n	8005572 <ESCOOTER_DetermineDrivingMode+0x46>
	else if ( ((limit->IQ_LIMIT) == max_Current[1]) && ((limit->SPEED_LIMIT) == max_RPM[1]) && ((limit->RAMP_DURATION) == max_Ramp[1]) )
 8005538:	f642 42e9 	movw	r2, #11497	; 0x2ce9
 800553c:	4293      	cmp	r3, r2
 800553e:	d00a      	beq.n	8005556 <ESCOOTER_DetermineDrivingMode+0x2a>
	else if ( ((limit->IQ_LIMIT) == max_Current[2]) && ((limit->SPEED_LIMIT) == max_RPM[2]) && ((limit->RAMP_DURATION) == max_Ramp[2]) )
 8005540:	f643 5286 	movw	r2, #15750	; 0x3d86
 8005544:	4293      	cmp	r3, r2
 8005546:	d105      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
 8005548:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 800554c:	f240 2397 	movw	r3, #663	; 0x297
 8005550:	429a      	cmp	r2, r3
 8005552:	d01b      	beq.n	800558c <ESCOOTER_DetermineDrivingMode+0x60>
	}
	else
	{
		driving_mode = driving_mode;
	}
}
 8005554:	4770      	bx	lr
	else if ( ((limit->IQ_LIMIT) == max_Current[1]) && ((limit->SPEED_LIMIT) == max_RPM[1]) && ((limit->RAMP_DURATION) == max_Ramp[1]) )
 8005556:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800555a:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800555e:	d1f9      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
 8005560:	88c2      	ldrh	r2, [r0, #6]
 8005562:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005566:	429a      	cmp	r2, r3
 8005568:	d1f4      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
	   driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_LEISURE;
 800556a:	4b0c      	ldr	r3, [pc, #48]	; (800559c <ESCOOTER_DetermineDrivingMode+0x70>)
 800556c:	2201      	movs	r2, #1
 800556e:	701a      	strb	r2, [r3, #0]
 8005570:	4770      	bx	lr
	if ( ((limit->IQ_LIMIT) == max_Current[0]) && ((limit->SPEED_LIMIT) == max_RPM[0]) && ((limit->RAMP_DURATION) == max_Ramp[0]) )
 8005572:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8005576:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800557a:	d1eb      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
 800557c:	88c3      	ldrh	r3, [r0, #6]
 800557e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8005582:	d1e7      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
       driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_AMBLE;
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <ESCOOTER_DetermineDrivingMode+0x70>)
 8005586:	2200      	movs	r2, #0
 8005588:	701a      	strb	r2, [r3, #0]
 800558a:	4770      	bx	lr
	else if ( ((limit->IQ_LIMIT) == max_Current[2]) && ((limit->SPEED_LIMIT) == max_RPM[2]) && ((limit->RAMP_DURATION) == max_Ramp[2]) )
 800558c:	88c3      	ldrh	r3, [r0, #6]
 800558e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005592:	d1df      	bne.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
	   driving_mode = BRAKE_AND_THROTTLE_SPEED_MODE_SPORTS;
 8005594:	4b01      	ldr	r3, [pc, #4]	; (800559c <ESCOOTER_DetermineDrivingMode+0x70>)
 8005596:	2202      	movs	r2, #2
 8005598:	701a      	strb	r2, [r3, #0]
}
 800559a:	e7db      	b.n	8005554 <ESCOOTER_DetermineDrivingMode+0x28>
 800559c:	20000cac 	.word	0x20000cac

080055a0 <ESCOOTER_init>:
osThreadId EScooterMonitorHandle;


__weak void ESCOOTER_init()
{
   ESboot();
 80055a0:	f7ff be68 	b.w	8005274 <ESboot>

080055a4 <ESCOOTER_RunCoreTask>:
}

__weak void ESCOOTER_RunCoreTask(void)
{
 80055a4:	b510      	push	{r4, lr}
	/*Controls the E-Scooter's main operation*/
    osThreadDef(stateMachine,ESCOOTER_StateMachineHighFrequencyTask,osPriorityBelowNormal,0,128);
 80055a6:	4c12      	ldr	r4, [pc, #72]	; (80055f0 <ESCOOTER_RunCoreTask+0x4c>)
 80055a8:	46a6      	mov	lr, r4
 80055aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
{
 80055ae:	b08e      	sub	sp, #56	; 0x38
    osThreadDef(stateMachine,ESCOOTER_StateMachineHighFrequencyTask,osPriorityBelowNormal,0,128);
 80055b0:	46ec      	mov	ip, sp
 80055b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80055b6:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 80055ba:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
    EScooterStateMachineHandle = osThreadCreate(osThread(stateMachine), NULL);
 80055be:	2100      	movs	r1, #0
 80055c0:	4668      	mov	r0, sp
 80055c2:	f000 f833 	bl	800562c <osThreadCreate>
 80055c6:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <ESCOOTER_RunCoreTask+0x50>)

    /*Might be it's not necessary (?) */
    osThreadDef(motorParameter,ESCOOTER_ParameterMonitoring,osPriorityBelowNormal,0,128);
 80055c8:	f104 0c1c 	add.w	ip, r4, #28
    EScooterStateMachineHandle = osThreadCreate(osThread(stateMachine), NULL);
 80055cc:	6018      	str	r0, [r3, #0]
    osThreadDef(motorParameter,ESCOOTER_ParameterMonitoring,osPriorityBelowNormal,0,128);
 80055ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80055d2:	ac07      	add	r4, sp, #28
 80055d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055d6:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80055da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    EScooterMonitorHandle = osThreadCreate(osThread(motorParameter), NULL);
 80055de:	2100      	movs	r1, #0
 80055e0:	a807      	add	r0, sp, #28
 80055e2:	f000 f823 	bl	800562c <osThreadCreate>
 80055e6:	4b04      	ldr	r3, [pc, #16]	; (80055f8 <ESCOOTER_RunCoreTask+0x54>)
 80055e8:	6018      	str	r0, [r3, #0]

}
 80055ea:	b00e      	add	sp, #56	; 0x38
 80055ec:	bd10      	pop	{r4, pc}
 80055ee:	bf00      	nop
 80055f0:	08008ab0 	.word	0x08008ab0
 80055f4:	20000cb4 	.word	0x20000cb4
 80055f8:	20000cb0 	.word	0x20000cb0

080055fc <ESCOOTER_StopCoreTask>:

__weak void ESCOOTER_StopCoreTask(void)
{
 80055fc:	b508      	push	{r3, lr}
    /*Stops the E-Scooter's main application*/
	ESCOOTER_Stop_Driving_Task();
 80055fe:	f7ff ff03 	bl	8005408 <ESCOOTER_Stop_Driving_Task>
	vTaskSuspend(EScooterStateMachineHandle);
 8005602:	4b05      	ldr	r3, [pc, #20]	; (8005618 <ESCOOTER_StopCoreTask+0x1c>)
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	f000 ffdb 	bl	80065c0 <vTaskSuspend>
	vTaskSuspend(EScooterMonitorHandle);
 800560a:	4b04      	ldr	r3, [pc, #16]	; (800561c <ESCOOTER_StopCoreTask+0x20>)
 800560c:	6818      	ldr	r0, [r3, #0]
}
 800560e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	vTaskSuspend(EScooterMonitorHandle);
 8005612:	f000 bfd5 	b.w	80065c0 <vTaskSuspend>
 8005616:	bf00      	nop
 8005618:	20000cb4 	.word	0x20000cb4
 800561c:	20000cb0 	.word	0x20000cb0

08005620 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005620:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8005622:	f000 fecf 	bl	80063c4 <vTaskStartScheduler>
  
  return osOK;
}
 8005626:	2000      	movs	r0, #0
 8005628:	bd08      	pop	{r3, pc}
 800562a:	bf00      	nop

0800562c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800562c:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800562e:	6944      	ldr	r4, [r0, #20]
{
 8005630:	b086      	sub	sp, #24
 8005632:	4684      	mov	ip, r0
 8005634:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005636:	b1ac      	cbz	r4, 8005664 <osThreadCreate+0x38>
 8005638:	6986      	ldr	r6, [r0, #24]
 800563a:	b19e      	cbz	r6, 8005664 <osThreadCreate+0x38>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800563c:	f9bc e008 	ldrsh.w	lr, [ip, #8]
 8005640:	f8dc 1000 	ldr.w	r1, [ip]
 8005644:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8005648:	6840      	ldr	r0, [r0, #4]
  if (priority != osPriorityError) {
 800564a:	f1be 0f84 	cmp.w	lr, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800564e:	bf14      	ite	ne
 8005650:	f10e 0503 	addne.w	r5, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005654:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005656:	e9cd 4601 	strd	r4, r6, [sp, #4]
 800565a:	9500      	str	r5, [sp, #0]
 800565c:	f000 fe16 	bl	800628c <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8005660:	b006      	add	sp, #24
 8005662:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005664:	f9bc 4008 	ldrsh.w	r4, [ip, #8]
 8005668:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  if (priority != osPriorityError) {
 800566c:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800566e:	bf14      	ite	ne
 8005670:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005672:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005674:	e9dc 1000 	ldrd	r1, r0, [ip]
 8005678:	9400      	str	r4, [sp, #0]
 800567a:	ac05      	add	r4, sp, #20
 800567c:	9401      	str	r4, [sp, #4]
 800567e:	f000 fe3f 	bl	8006300 <xTaskCreate>
 8005682:	2801      	cmp	r0, #1
  return handle;
 8005684:	bf0c      	ite	eq
 8005686:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8005688:	2000      	movne	r0, #0
}
 800568a:	b006      	add	sp, #24
 800568c:	bd70      	pop	{r4, r5, r6, pc}
 800568e:	bf00      	nop

08005690 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005690:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005692:	2801      	cmp	r0, #1
 8005694:	bf38      	it	cc
 8005696:	2001      	movcc	r0, #1
 8005698:	f000 fe64 	bl	8006364 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800569c:	2000      	movs	r0, #0
 800569e:	bd08      	pop	{r3, pc}

080056a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80056a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a4:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 80056a6:	f000 ff25 	bl	80064f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80056aa:	4b52      	ldr	r3, [pc, #328]	; (80057f4 <pvPortMalloc+0x154>)
 80056ac:	681d      	ldr	r5, [r3, #0]
 80056ae:	2d00      	cmp	r5, #0
 80056b0:	d06e      	beq.n	8005790 <pvPortMalloc+0xf0>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80056b2:	4b51      	ldr	r3, [pc, #324]	; (80057f8 <pvPortMalloc+0x158>)
 80056b4:	681f      	ldr	r7, [r3, #0]
 80056b6:	423e      	tst	r6, r7
 80056b8:	d12e      	bne.n	8005718 <pvPortMalloc+0x78>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80056ba:	b36e      	cbz	r6, 8005718 <pvPortMalloc+0x78>
			{
				xWantedSize += xHeapStructSize;
 80056bc:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056c0:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80056c2:	bf1c      	itt	ne
 80056c4:	f024 0407 	bicne.w	r4, r4, #7
 80056c8:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056ca:	b32c      	cbz	r4, 8005718 <pvPortMalloc+0x78>
 80056cc:	f8df c13c 	ldr.w	ip, [pc, #316]	; 800580c <pvPortMalloc+0x16c>
 80056d0:	f8dc 6000 	ldr.w	r6, [ip]
 80056d4:	42a6      	cmp	r6, r4
 80056d6:	d31f      	bcc.n	8005718 <pvPortMalloc+0x78>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 80056d8:	4848      	ldr	r0, [pc, #288]	; (80057fc <pvPortMalloc+0x15c>)
 80056da:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056dc:	e003      	b.n	80056e6 <pvPortMalloc+0x46>
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	b122      	cbz	r2, 80056ec <pvPortMalloc+0x4c>
 80056e2:	4618      	mov	r0, r3
 80056e4:	4613      	mov	r3, r2
 80056e6:	6859      	ldr	r1, [r3, #4]
 80056e8:	42a1      	cmp	r1, r4
 80056ea:	d3f8      	bcc.n	80056de <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056ec:	42ab      	cmp	r3, r5
 80056ee:	d013      	beq.n	8005718 <pvPortMalloc+0x78>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80056f0:	4698      	mov	r8, r3
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80056f2:	1b0a      	subs	r2, r1, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80056f4:	f858 eb08 	ldr.w	lr, [r8], #8
 80056f8:	f8c0 e000 	str.w	lr, [r0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80056fc:	2a10      	cmp	r2, #16
 80056fe:	d929      	bls.n	8005754 <pvPortMalloc+0xb4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005700:	1919      	adds	r1, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005702:	0748      	lsls	r0, r1, #29
 8005704:	d00f      	beq.n	8005726 <pvPortMalloc+0x86>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570a:	f383 8811 	msr	BASEPRI, r3
 800570e:	f3bf 8f6f 	isb	sy
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	e7fe      	b.n	8005716 <pvPortMalloc+0x76>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005718:	f000 fef4 	bl	8006504 <xTaskResumeAll>
 800571c:	f04f 0800 	mov.w	r8, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8005720:	4640      	mov	r0, r8
 8005722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005726:	604a      	str	r2, [r1, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005728:	4a34      	ldr	r2, [pc, #208]	; (80057fc <pvPortMalloc+0x15c>)
						pxBlock->xBlockSize = xWantedSize;
 800572a:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800572c:	4614      	mov	r4, r2
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	4291      	cmp	r1, r2
 8005732:	d8fb      	bhi.n	800572c <pvPortMalloc+0x8c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005734:	6860      	ldr	r0, [r4, #4]
 8005736:	eb04 0e00 	add.w	lr, r4, r0
 800573a:	4571      	cmp	r1, lr
 800573c:	d04a      	beq.n	80057d4 <pvPortMalloc+0x134>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800573e:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8005742:	eb01 000e 	add.w	r0, r1, lr
 8005746:	4282      	cmp	r2, r0
 8005748:	d04b      	beq.n	80057e2 <pvPortMalloc+0x142>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800574a:	600a      	str	r2, [r1, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800574c:	428c      	cmp	r4, r1
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800574e:	bf18      	it	ne
 8005750:	6021      	strne	r1, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005752:	6859      	ldr	r1, [r3, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005754:	4a2a      	ldr	r2, [pc, #168]	; (8005800 <pvPortMalloc+0x160>)
 8005756:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005758:	1a76      	subs	r6, r6, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800575a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800575c:	bf38      	it	cc
 800575e:	6016      	strcc	r6, [r2, #0]
					xNumberOfSuccessfulAllocations++;
 8005760:	4a28      	ldr	r2, [pc, #160]	; (8005804 <pvPortMalloc+0x164>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005762:	f8cc 6000 	str.w	r6, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005766:	4339      	orrs	r1, r7
					pxBlock->pxNextFreeBlock = NULL;
 8005768:	2000      	movs	r0, #0
 800576a:	e9c3 0100 	strd	r0, r1, [r3]
					xNumberOfSuccessfulAllocations++;
 800576e:	6813      	ldr	r3, [r2, #0]
 8005770:	3301      	adds	r3, #1
 8005772:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8005774:	f000 fec6 	bl	8006504 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005778:	f018 0f07 	tst.w	r8, #7
 800577c:	d0d0      	beq.n	8005720 <pvPortMalloc+0x80>
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	e7fe      	b.n	800578e <pvPortMalloc+0xee>
	uxAddress = ( size_t ) ucHeap;
 8005790:	491d      	ldr	r1, [pc, #116]	; (8005808 <pvPortMalloc+0x168>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005792:	4c19      	ldr	r4, [pc, #100]	; (80057f8 <pvPortMalloc+0x158>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005794:	074f      	lsls	r7, r1, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005796:	bf14      	ite	ne
 8005798:	1dca      	addne	r2, r1, #7
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800579a:	460a      	moveq	r2, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800579c:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
	uxAddress -= xHeapStructSize;
 80057a0:	f1a1 0508 	sub.w	r5, r1, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80057a4:	f025 0507 	bic.w	r5, r5, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80057a8:	bf18      	it	ne
 80057aa:	f022 0207 	bicne.w	r2, r2, #7
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057ae:	4914      	ldr	r1, [pc, #80]	; (8005800 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 80057b0:	601d      	str	r5, [r3, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80057b2:	4610      	mov	r0, r2
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80057b4:	1aab      	subs	r3, r5, r2
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057b6:	4a15      	ldr	r2, [pc, #84]	; (800580c <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057b8:	600b      	str	r3, [r1, #0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80057ba:	4910      	ldr	r1, [pc, #64]	; (80057fc <pvPortMalloc+0x15c>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80057bc:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80057be:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 80057c2:	2200      	movs	r2, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80057c4:	6008      	str	r0, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80057c6:	604a      	str	r2, [r1, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80057c8:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80057ca:	e9c5 2200 	strd	r2, r2, [r5]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80057ce:	e9c0 5300 	strd	r5, r3, [r0]
}
 80057d2:	e770      	b.n	80056b6 <pvPortMalloc+0x16>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057d4:	6849      	ldr	r1, [r1, #4]
 80057d6:	eb00 0e01 	add.w	lr, r0, r1
 80057da:	f8c4 e004 	str.w	lr, [r4, #4]
		pxBlockToInsert = pxIterator;
 80057de:	4621      	mov	r1, r4
 80057e0:	e7af      	b.n	8005742 <pvPortMalloc+0xa2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80057e2:	42aa      	cmp	r2, r5
 80057e4:	d0b1      	beq.n	800574a <pvPortMalloc+0xaa>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057e6:	6850      	ldr	r0, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057e8:	6812      	ldr	r2, [r2, #0]
 80057ea:	600a      	str	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057ec:	4470      	add	r0, lr
 80057ee:	6048      	str	r0, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057f0:	e7ac      	b.n	800574c <pvPortMalloc+0xac>
 80057f2:	bf00      	nop
 80057f4:	20000cb8 	.word	0x20000cb8
 80057f8:	200048bc 	.word	0x200048bc
 80057fc:	200048d0 	.word	0x200048d0
 8005800:	200048c4 	.word	0x200048c4
 8005804:	200048c8 	.word	0x200048c8
 8005808:	20000cbc 	.word	0x20000cbc
 800580c:	200048c0 	.word	0x200048c0

08005810 <vPortFree>:
	if( pv != NULL )
 8005810:	b1d0      	cbz	r0, 8005848 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005812:	4a2b      	ldr	r2, [pc, #172]	; (80058c0 <vPortFree+0xb0>)
 8005814:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	4213      	tst	r3, r2
 800581c:	d00b      	beq.n	8005836 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800581e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8005822:	b191      	cbz	r1, 800584a <vPortFree+0x3a>
 8005824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005828:	f383 8811 	msr	BASEPRI, r3
 800582c:	f3bf 8f6f 	isb	sy
 8005830:	f3bf 8f4f 	dsb	sy
 8005834:	e7fe      	b.n	8005834 <vPortFree+0x24>
 8005836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583a:	f383 8811 	msr	BASEPRI, r3
 800583e:	f3bf 8f6f 	isb	sy
 8005842:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005846:	e7fe      	b.n	8005846 <vPortFree+0x36>
 8005848:	4770      	bx	lr
{
 800584a:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800584c:	ea23 0302 	bic.w	r3, r3, r2
{
 8005850:	b082      	sub	sp, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005852:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005856:	4c1b      	ldr	r4, [pc, #108]	; (80058c4 <vPortFree+0xb4>)
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005858:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 800585a:	f000 fe4b 	bl	80064f4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800585e:	9801      	ldr	r0, [sp, #4]
 8005860:	6822      	ldr	r2, [r4, #0]
 8005862:	f850 1c04 	ldr.w	r1, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005866:	4b18      	ldr	r3, [pc, #96]	; (80058c8 <vPortFree+0xb8>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005868:	440a      	add	r2, r1
		puc -= xHeapStructSize;
 800586a:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800586c:	6022      	str	r2, [r4, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800586e:	461a      	mov	r2, r3
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4298      	cmp	r0, r3
 8005874:	d8fb      	bhi.n	800586e <vPortFree+0x5e>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005876:	6854      	ldr	r4, [r2, #4]
 8005878:	eb02 0e04 	add.w	lr, r2, r4
 800587c:	4570      	cmp	r0, lr
 800587e:	d01a      	beq.n	80058b6 <vPortFree+0xa6>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005880:	eb00 0c01 	add.w	ip, r0, r1
 8005884:	4563      	cmp	r3, ip
 8005886:	d00c      	beq.n	80058a2 <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005888:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 800588a:	4282      	cmp	r2, r0
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800588c:	bf18      	it	ne
 800588e:	6010      	strne	r0, [r2, #0]
					xNumberOfSuccessfulFrees++;
 8005890:	4a0e      	ldr	r2, [pc, #56]	; (80058cc <vPortFree+0xbc>)
 8005892:	6813      	ldr	r3, [r2, #0]
 8005894:	3301      	adds	r3, #1
 8005896:	6013      	str	r3, [r2, #0]
}
 8005898:	b002      	add	sp, #8
 800589a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800589e:	f000 be31 	b.w	8006504 <xTaskResumeAll>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80058a2:	4c0b      	ldr	r4, [pc, #44]	; (80058d0 <vPortFree+0xc0>)
 80058a4:	6824      	ldr	r4, [r4, #0]
 80058a6:	42a3      	cmp	r3, r4
 80058a8:	d0ee      	beq.n	8005888 <vPortFree+0x78>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80058aa:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80058ae:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80058b0:	e9c0 3100 	strd	r3, r1, [r0]
 80058b4:	e7e9      	b.n	800588a <vPortFree+0x7a>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058b6:	4421      	add	r1, r4
 80058b8:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 80058ba:	4610      	mov	r0, r2
 80058bc:	e7e0      	b.n	8005880 <vPortFree+0x70>
 80058be:	bf00      	nop
 80058c0:	200048bc 	.word	0x200048bc
 80058c4:	200048c0 	.word	0x200048c0
 80058c8:	200048d0 	.word	0x200048d0
 80058cc:	200048cc 	.word	0x200048cc
 80058d0:	20000cb8 	.word	0x20000cb8

080058d4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058d4:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058d8:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058dc:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058de:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058e2:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058e6:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop

080058ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80058ec:	2300      	movs	r3, #0
 80058ee:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop

080058f4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80058f4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80058f6:	689a      	ldr	r2, [r3, #8]
 80058f8:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80058fa:	6802      	ldr	r2, [r0, #0]
{
 80058fc:	b410      	push	{r4}
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80058fe:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8005900:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8005902:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005904:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005906:	6099      	str	r1, [r3, #8]
}
 8005908:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 800590c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800590e:	6002      	str	r2, [r0, #0]
}
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop

08005914 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005914:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005916:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005918:	1c6b      	adds	r3, r5, #1
 800591a:	d010      	beq.n	800593e <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800591c:	f100 0308 	add.w	r3, r0, #8
 8005920:	461c      	mov	r4, r3
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	42aa      	cmp	r2, r5
 8005928:	d9fa      	bls.n	8005920 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800592a:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800592c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800592e:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005930:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005932:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005934:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8005936:	6108      	str	r0, [r1, #16]
}
 8005938:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 800593a:	6002      	str	r2, [r0, #0]
}
 800593c:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800593e:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8005940:	6863      	ldr	r3, [r4, #4]
 8005942:	e7f2      	b.n	800592a <vListInsert+0x16>

08005944 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005944:	6903      	ldr	r3, [r0, #16]
{
 8005946:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005948:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800594c:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800594e:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8005950:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005952:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005954:	bf08      	it	eq
 8005956:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8005958:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800595a:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 800595e:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8005960:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8005962:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8005964:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8005966:	6818      	ldr	r0, [r3, #0]
}
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop

0800596c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800596c:	4808      	ldr	r0, [pc, #32]	; (8005990 <prvPortStartFirstTask+0x24>)
 800596e:	6800      	ldr	r0, [r0, #0]
 8005970:	6800      	ldr	r0, [r0, #0]
 8005972:	f380 8808 	msr	MSP, r0
 8005976:	f04f 0000 	mov.w	r0, #0
 800597a:	f380 8814 	msr	CONTROL, r0
 800597e:	b662      	cpsie	i
 8005980:	b661      	cpsie	f
 8005982:	f3bf 8f4f 	dsb	sy
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	df00      	svc	0
 800598c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800598e:	0000      	.short	0x0000
 8005990:	e000ed08 	.word	0xe000ed08

08005994 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005994:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80059a4 <vPortEnableVFP+0x10>
 8005998:	6801      	ldr	r1, [r0, #0]
 800599a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800599e:	6001      	str	r1, [r0, #0]
 80059a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80059a2:	0000      	.short	0x0000
 80059a4:	e000ed88 	.word	0xe000ed88

080059a8 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 80059a8:	4b0e      	ldr	r3, [pc, #56]	; (80059e4 <prvTaskExitError+0x3c>)
 80059aa:	681b      	ldr	r3, [r3, #0]
{
 80059ac:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80059ae:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 80059b0:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 80059b2:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80059b4:	d008      	beq.n	80059c8 <prvTaskExitError+0x20>
 80059b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ba:	f383 8811 	msr	BASEPRI, r3
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f3bf 8f4f 	dsb	sy
 80059c6:	e7fe      	b.n	80059c6 <prvTaskExitError+0x1e>
 80059c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059cc:	f383 8811 	msr	BASEPRI, r3
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80059d8:	9b01      	ldr	r3, [sp, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d0fc      	beq.n	80059d8 <prvTaskExitError+0x30>
}
 80059de:	b002      	add	sp, #8
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20000584 	.word	0x20000584

080059e8 <pxPortInitialiseStack>:
{
 80059e8:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80059ee:	4c07      	ldr	r4, [pc, #28]	; (8005a0c <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059f0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80059f4:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80059f8:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80059fc:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a00:	e940 3209 	strd	r3, r2, [r0, #-36]	; 0x24
}
 8005a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a08:	3844      	subs	r0, #68	; 0x44
 8005a0a:	4770      	bx	lr
 8005a0c:	080059a9 	.word	0x080059a9

08005a10 <SVC_Handler>:
	__asm volatile (
 8005a10:	4b07      	ldr	r3, [pc, #28]	; (8005a30 <pxCurrentTCBConst2>)
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	6808      	ldr	r0, [r1, #0]
 8005a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1a:	f380 8809 	msr	PSP, r0
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f04f 0000 	mov.w	r0, #0
 8005a26:	f380 8811 	msr	BASEPRI, r0
 8005a2a:	4770      	bx	lr
 8005a2c:	f3af 8000 	nop.w

08005a30 <pxCurrentTCBConst2>:
 8005a30:	200048e0 	.word	0x200048e0

08005a34 <vPortEnterCritical>:
 8005a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8005a44:	4a0b      	ldr	r2, [pc, #44]	; (8005a74 <vPortEnterCritical+0x40>)
 8005a46:	6813      	ldr	r3, [r2, #0]
 8005a48:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8005a4a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8005a4c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8005a4e:	d000      	beq.n	8005a52 <vPortEnterCritical+0x1e>
}
 8005a50:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a52:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005a56:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0f7      	beq.n	8005a50 <vPortEnterCritical+0x1c>
 8005a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	e7fe      	b.n	8005a70 <vPortEnterCritical+0x3c>
 8005a72:	bf00      	nop
 8005a74:	20000584 	.word	0x20000584

08005a78 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005a78:	4a08      	ldr	r2, [pc, #32]	; (8005a9c <vPortExitCritical+0x24>)
 8005a7a:	6813      	ldr	r3, [r2, #0]
 8005a7c:	b943      	cbnz	r3, 8005a90 <vPortExitCritical+0x18>
 8005a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	e7fe      	b.n	8005a8e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005a90:	3b01      	subs	r3, #1
 8005a92:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005a94:	b90b      	cbnz	r3, 8005a9a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a96:	f383 8811 	msr	BASEPRI, r3
}
 8005a9a:	4770      	bx	lr
 8005a9c:	20000584 	.word	0x20000584

08005aa0 <PendSV_Handler>:
	__asm volatile
 8005aa0:	f3ef 8009 	mrs	r0, PSP
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	4b15      	ldr	r3, [pc, #84]	; (8005b00 <pxCurrentTCBConst>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	f01e 0f10 	tst.w	lr, #16
 8005ab0:	bf08      	it	eq
 8005ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aba:	6010      	str	r0, [r2, #0]
 8005abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ac0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ac4:	f380 8811 	msr	BASEPRI, r0
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	f3bf 8f6f 	isb	sy
 8005ad0:	f000 fd38 	bl	8006544 <vTaskSwitchContext>
 8005ad4:	f04f 0000 	mov.w	r0, #0
 8005ad8:	f380 8811 	msr	BASEPRI, r0
 8005adc:	bc09      	pop	{r0, r3}
 8005ade:	6819      	ldr	r1, [r3, #0]
 8005ae0:	6808      	ldr	r0, [r1, #0]
 8005ae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae6:	f01e 0f10 	tst.w	lr, #16
 8005aea:	bf08      	it	eq
 8005aec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005af0:	f380 8809 	msr	PSP, r0
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	f3af 8000 	nop.w

08005b00 <pxCurrentTCBConst>:
 8005b00:	200048e0 	.word	0x200048e0

08005b04 <SysTick_Handler>:
{
 8005b04:	b508      	push	{r3, lr}
	__asm volatile
 8005b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b0a:	f383 8811 	msr	BASEPRI, r3
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8005b16:	f000 fd05 	bl	8006524 <xTaskIncrementTick>
 8005b1a:	b128      	cbz	r0, 8005b28 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b1c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b24:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8005b28:	2300      	movs	r3, #0
 8005b2a:	f383 8811 	msr	BASEPRI, r3
}
 8005b2e:	bd08      	pop	{r3, pc}

08005b30 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005b30:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005b34:	4a48      	ldr	r2, [pc, #288]	; (8005c58 <xPortStartScheduler+0x128>)
 8005b36:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 8005b3a:	4291      	cmp	r1, r2
 8005b3c:	d041      	beq.n	8005bc2 <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005b3e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8005b42:	4b46      	ldr	r3, [pc, #280]	; (8005c5c <xPortStartScheduler+0x12c>)
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d033      	beq.n	8005bb0 <xPortStartScheduler+0x80>
{
 8005b48:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b4a:	4b45      	ldr	r3, [pc, #276]	; (8005c60 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b4c:	4c45      	ldr	r4, [pc, #276]	; (8005c64 <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b4e:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b50:	4845      	ldr	r0, [pc, #276]	; (8005c68 <xPortStartScheduler+0x138>)
{
 8005b52:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b54:	21ff      	movs	r1, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b5a:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b64:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b68:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b70:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b72:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b74:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b76:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b78:	bf48      	it	mi
 8005b7a:	2206      	movmi	r2, #6
 8005b7c:	d50f      	bpl.n	8005b9e <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b8e:	061b      	lsls	r3, r3, #24
 8005b90:	4611      	mov	r1, r2
 8005b92:	f102 32ff 	add.w	r2, r2, #4294967295
 8005b96:	d4f2      	bmi.n	8005b7e <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b98:	2903      	cmp	r1, #3
 8005b9a:	d01b      	beq.n	8005bd4 <xPortStartScheduler+0xa4>
 8005b9c:	6001      	str	r1, [r0, #0]
	__asm volatile
 8005b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	e7fe      	b.n	8005bae <xPortStartScheduler+0x7e>
 8005bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb4:	f383 8811 	msr	BASEPRI, r3
 8005bb8:	f3bf 8f6f 	isb	sy
 8005bbc:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005bc0:	e7fe      	b.n	8005bc0 <xPortStartScheduler+0x90>
 8005bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005bd2:	e7fe      	b.n	8005bd2 <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005bd4:	9b02      	ldr	r3, [sp, #8]
 8005bd6:	4a22      	ldr	r2, [pc, #136]	; (8005c60 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8005bd8:	4d24      	ldr	r5, [pc, #144]	; (8005c6c <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005bda:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005bde:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005be2:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005be4:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005be6:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005be8:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8005bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005bf0:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005bf4:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8005bf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005bfc:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	uxCriticalNesting = 0;
 8005c00:	2600      	movs	r6, #0
	vPortSetupTimerInterrupt();
 8005c02:	f7fc fd93 	bl	800272c <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005c06:	602e      	str	r6, [r5, #0]
	vPortEnableVFP();
 8005c08:	f7ff fec4 	bl	8005994 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c0c:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8005c10:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005c14:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 8005c18:	f7ff fea8 	bl	800596c <prvPortStartFirstTask>
	vTaskSwitchContext();
 8005c1c:	f000 fc92 	bl	8006544 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8005c20:	682b      	ldr	r3, [r5, #0]
volatile uint32_t ulDummy = 0;
 8005c22:	9603      	str	r6, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8005c24:	3301      	adds	r3, #1
 8005c26:	d008      	beq.n	8005c3a <xPortStartScheduler+0x10a>
 8005c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	e7fe      	b.n	8005c38 <xPortStartScheduler+0x108>
 8005c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3e:	f383 8811 	msr	BASEPRI, r3
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8005c4a:	9b03      	ldr	r3, [sp, #12]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0fc      	beq.n	8005c4a <xPortStartScheduler+0x11a>
}
 8005c50:	2000      	movs	r0, #0
 8005c52:	b004      	add	sp, #16
 8005c54:	bd70      	pop	{r4, r5, r6, pc}
 8005c56:	bf00      	nop
 8005c58:	410fc271 	.word	0x410fc271
 8005c5c:	410fc270 	.word	0x410fc270
 8005c60:	e000e400 	.word	0xe000e400
 8005c64:	200048d8 	.word	0x200048d8
 8005c68:	200048dc 	.word	0x200048dc
 8005c6c:	20000584 	.word	0x20000584

08005c70 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c74:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c76:	f7ff fedd 	bl	8005a34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c7a:	4a34      	ldr	r2, [pc, #208]	; (8005d4c <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8005c7c:	4d34      	ldr	r5, [pc, #208]	; (8005d50 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8005c7e:	6813      	ldr	r3, [r2, #0]
 8005c80:	3301      	adds	r3, #1
 8005c82:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c84:	682b      	ldr	r3, [r5, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d032      	beq.n	8005cf0 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c8a:	4e32      	ldr	r6, [pc, #200]	; (8005d54 <prvAddNewTaskToReadyList+0xe4>)
 8005c8c:	6833      	ldr	r3, [r6, #0]
 8005c8e:	b33b      	cbz	r3, 8005ce0 <prvAddNewTaskToReadyList+0x70>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c92:	4f31      	ldr	r7, [pc, #196]	; (8005d58 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 8005c94:	4831      	ldr	r0, [pc, #196]	; (8005d5c <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8005c96:	4932      	ldr	r1, [pc, #200]	; (8005d60 <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8005c98:	6802      	ldr	r2, [r0, #0]
 8005c9a:	3201      	adds	r2, #1
 8005c9c:	6002      	str	r2, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005c9e:	6808      	ldr	r0, [r1, #0]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	409a      	lsls	r2, r3
 8005ca4:	4302      	orrs	r2, r0
 8005ca6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005caa:	600a      	str	r2, [r1, #0]
 8005cac:	eb07 0083 	add.w	r0, r7, r3, lsl #2
 8005cb0:	1d21      	adds	r1, r4, #4
 8005cb2:	f7ff fe1f 	bl	80058f4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005cb6:	f7ff fedf 	bl	8005a78 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005cba:	6833      	ldr	r3, [r6, #0]
 8005cbc:	b173      	cbz	r3, 8005cdc <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005cbe:	682a      	ldr	r2, [r5, #0]
 8005cc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005cc2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d209      	bcs.n	8005cdc <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005cc8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cd0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005cd4:	f3bf 8f4f 	dsb	sy
 8005cd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ce0:	682a      	ldr	r2, [r5, #0]
 8005ce2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005ce4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ce6:	4f1c      	ldr	r7, [pc, #112]	; (8005d58 <prvAddNewTaskToReadyList+0xe8>)
 8005ce8:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8005cea:	bf98      	it	ls
 8005cec:	602c      	strls	r4, [r5, #0]
 8005cee:	e7d1      	b.n	8005c94 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8005cf0:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cf2:	6813      	ldr	r3, [r2, #0]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d003      	beq.n	8005d00 <prvAddNewTaskToReadyList+0x90>
		prvAddTaskToReadyList( pxNewTCB );
 8005cf8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005cfa:	4f17      	ldr	r7, [pc, #92]	; (8005d58 <prvAddNewTaskToReadyList+0xe8>)
 8005cfc:	4e15      	ldr	r6, [pc, #84]	; (8005d54 <prvAddNewTaskToReadyList+0xe4>)
 8005cfe:	e7c9      	b.n	8005c94 <prvAddNewTaskToReadyList+0x24>
 8005d00:	4f15      	ldr	r7, [pc, #84]	; (8005d58 <prvAddNewTaskToReadyList+0xe8>)
 8005d02:	463e      	mov	r6, r7
 8005d04:	f107 088c 	add.w	r8, r7, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d08:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d0a:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d0c:	f7ff fde2 	bl	80058d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d10:	45b0      	cmp	r8, r6
 8005d12:	d1f9      	bne.n	8005d08 <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d14:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8005d78 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8005d18:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8005d7c <prvAddNewTaskToReadyList+0x10c>
 8005d1c:	4e0d      	ldr	r6, [pc, #52]	; (8005d54 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 8005d1e:	4648      	mov	r0, r9
 8005d20:	f7ff fdd8 	bl	80058d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d24:	4640      	mov	r0, r8
 8005d26:	f7ff fdd5 	bl	80058d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d2a:	480e      	ldr	r0, [pc, #56]	; (8005d64 <prvAddNewTaskToReadyList+0xf4>)
 8005d2c:	f7ff fdd2 	bl	80058d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d30:	480d      	ldr	r0, [pc, #52]	; (8005d68 <prvAddNewTaskToReadyList+0xf8>)
 8005d32:	f7ff fdcf 	bl	80058d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d36:	480d      	ldr	r0, [pc, #52]	; (8005d6c <prvAddNewTaskToReadyList+0xfc>)
 8005d38:	f7ff fdcc 	bl	80058d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <prvAddNewTaskToReadyList+0x100>)
 8005d3e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d42:	4b0c      	ldr	r3, [pc, #48]	; (8005d74 <prvAddNewTaskToReadyList+0x104>)
 8005d44:	f8c3 8000 	str.w	r8, [r3]
		prvAddTaskToReadyList( pxNewTCB );
 8005d48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
}
 8005d4a:	e7a3      	b.n	8005c94 <prvAddNewTaskToReadyList+0x24>
 8005d4c:	20004978 	.word	0x20004978
 8005d50:	200048e0 	.word	0x200048e0
 8005d54:	200049d4 	.word	0x200049d4
 8005d58:	200048ec 	.word	0x200048ec
 8005d5c:	20004984 	.word	0x20004984
 8005d60:	20004988 	.word	0x20004988
 8005d64:	200049c0 	.word	0x200049c0
 8005d68:	200049ec 	.word	0x200049ec
 8005d6c:	200049d8 	.word	0x200049d8
 8005d70:	200048e4 	.word	0x200048e4
 8005d74:	200048e8 	.word	0x200048e8
 8005d78:	2000498c 	.word	0x2000498c
 8005d7c:	200049a0 	.word	0x200049a0

08005d80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005d82:	4b1b      	ldr	r3, [pc, #108]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d84:	4e1b      	ldr	r6, [pc, #108]	; (8005df4 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8005d86:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d88:	6833      	ldr	r3, [r6, #0]
{
 8005d8a:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d8c:	1d18      	adds	r0, r3, #4
{
 8005d8e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d90:	f7ff fdd8 	bl	8005944 <uxListRemove>
 8005d94:	b948      	cbnz	r0, 8005daa <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005d96:	6833      	ldr	r3, [r6, #0]
 8005d98:	4917      	ldr	r1, [pc, #92]	; (8005df8 <prvAddCurrentTaskToDelayedList+0x78>)
 8005d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	fa03 f202 	lsl.w	r2, r3, r2
 8005da2:	680b      	ldr	r3, [r1, #0]
 8005da4:	ea23 0302 	bic.w	r3, r3, r2
 8005da8:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005daa:	1c6b      	adds	r3, r5, #1
 8005dac:	d017      	beq.n	8005dde <prvAddCurrentTaskToDelayedList+0x5e>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dae:	6833      	ldr	r3, [r6, #0]
 8005db0:	1964      	adds	r4, r4, r5
 8005db2:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005db4:	d307      	bcc.n	8005dc6 <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005db6:	4b11      	ldr	r3, [pc, #68]	; (8005dfc <prvAddCurrentTaskToDelayedList+0x7c>)
 8005db8:	6818      	ldr	r0, [r3, #0]
 8005dba:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005dbc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dc0:	3104      	adds	r1, #4
 8005dc2:	f7ff bda7 	b.w	8005914 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dc6:	4b0e      	ldr	r3, [pc, #56]	; (8005e00 <prvAddCurrentTaskToDelayedList+0x80>)
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	6831      	ldr	r1, [r6, #0]
 8005dcc:	3104      	adds	r1, #4
 8005dce:	f7ff fda1 	bl	8005914 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005dd2:	4b0c      	ldr	r3, [pc, #48]	; (8005e04 <prvAddCurrentTaskToDelayedList+0x84>)
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8005dd8:	bf88      	it	hi
 8005dda:	601c      	strhi	r4, [r3, #0]
}
 8005ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dde:	2f00      	cmp	r7, #0
 8005de0:	d0e5      	beq.n	8005dae <prvAddCurrentTaskToDelayedList+0x2e>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005de2:	6831      	ldr	r1, [r6, #0]
 8005de4:	4808      	ldr	r0, [pc, #32]	; (8005e08 <prvAddCurrentTaskToDelayedList+0x88>)
}
 8005de6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dea:	3104      	adds	r1, #4
 8005dec:	f7ff bd82 	b.w	80058f4 <vListInsertEnd>
 8005df0:	20004a00 	.word	0x20004a00
 8005df4:	200048e0 	.word	0x200048e0
 8005df8:	20004988 	.word	0x20004988
 8005dfc:	200048e8 	.word	0x200048e8
 8005e00:	200048e4 	.word	0x200048e4
 8005e04:	200049b4 	.word	0x200049b4
 8005e08:	200049d8 	.word	0x200049d8

08005e0c <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e10:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005e14:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005e18:	6b26      	ldr	r6, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005e1a:	9d08      	ldr	r5, [sp, #32]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005e1c:	3a01      	subs	r2, #1
 8005e1e:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005e22:	4607      	mov	r7, r0
 8005e24:	4699      	mov	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e26:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8005e2a:	2900      	cmp	r1, #0
 8005e2c:	f000 8089 	beq.w	8005f42 <prvInitialiseNewTask.constprop.0+0x136>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e30:	780b      	ldrb	r3, [r1, #0]
 8005e32:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8005e36:	780b      	ldrb	r3, [r1, #0]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d04d      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e3c:	784b      	ldrb	r3, [r1, #1]
 8005e3e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 8005e42:	784b      	ldrb	r3, [r1, #1]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d047      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e48:	788b      	ldrb	r3, [r1, #2]
 8005e4a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 8005e4e:	788b      	ldrb	r3, [r1, #2]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d041      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e54:	78cb      	ldrb	r3, [r1, #3]
 8005e56:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 8005e5a:	78cb      	ldrb	r3, [r1, #3]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d03b      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e60:	790b      	ldrb	r3, [r1, #4]
 8005e62:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 8005e66:	790b      	ldrb	r3, [r1, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d035      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e6c:	794b      	ldrb	r3, [r1, #5]
 8005e6e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 8005e72:	794b      	ldrb	r3, [r1, #5]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d02f      	beq.n	8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e78:	798b      	ldrb	r3, [r1, #6]
 8005e7a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 8005e7e:	798b      	ldrb	r3, [r1, #6]
 8005e80:	b353      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e82:	79cb      	ldrb	r3, [r1, #7]
 8005e84:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 8005e88:	79cb      	ldrb	r3, [r1, #7]
 8005e8a:	b32b      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e8c:	7a0b      	ldrb	r3, [r1, #8]
 8005e8e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 8005e92:	7a0b      	ldrb	r3, [r1, #8]
 8005e94:	b303      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e96:	7a4b      	ldrb	r3, [r1, #9]
 8005e98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 8005e9c:	7a4b      	ldrb	r3, [r1, #9]
 8005e9e:	b1db      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ea0:	7a8b      	ldrb	r3, [r1, #10]
 8005ea2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 8005ea6:	7a8b      	ldrb	r3, [r1, #10]
 8005ea8:	b1b3      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005eaa:	7acb      	ldrb	r3, [r1, #11]
 8005eac:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8005eb0:	7acb      	ldrb	r3, [r1, #11]
 8005eb2:	b18b      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005eb4:	7b0b      	ldrb	r3, [r1, #12]
 8005eb6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 8005eba:	7b0b      	ldrb	r3, [r1, #12]
 8005ebc:	b163      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ebe:	7b4b      	ldrb	r3, [r1, #13]
 8005ec0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8005ec4:	7b4b      	ldrb	r3, [r1, #13]
 8005ec6:	b13b      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ec8:	7b8b      	ldrb	r3, [r1, #14]
 8005eca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
			if( pcName[ x ] == ( char ) 0x00 )
 8005ece:	7b8b      	ldrb	r3, [r1, #14]
 8005ed0:	b113      	cbz	r3, 8005ed8 <prvInitialiseNewTask.constprop.0+0xcc>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ed2:	7bcb      	ldrb	r3, [r1, #15]
 8005ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ed8:	2300      	movs	r3, #0
 8005eda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ede:	2d06      	cmp	r5, #6
 8005ee0:	bf28      	it	cs
 8005ee2:	2506      	movcs	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005ee4:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8005ee8:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005eea:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005eec:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8005eee:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ef2:	f7ff fcfb 	bl	80058ec <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ef6:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005efa:	f104 0018 	add.w	r0, r4, #24
 8005efe:	f7ff fcf5 	bl	80058ec <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8005f02:	f8c4 a0ac 	str.w	sl, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005f06:	4651      	mov	r1, sl
 8005f08:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f0a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f0c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f0e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f10:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005f14:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8005f18:	f002 fcd8 	bl	80088cc <memset>
 8005f1c:	4b0a      	ldr	r3, [pc, #40]	; (8005f48 <prvInitialiseNewTask.constprop.0+0x13c>)
 8005f1e:	6523      	str	r3, [r4, #80]	; 0x50
 8005f20:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <prvInitialiseNewTask.constprop.0+0x140>)
 8005f22:	6563      	str	r3, [r4, #84]	; 0x54
 8005f24:	4b0a      	ldr	r3, [pc, #40]	; (8005f50 <prvInitialiseNewTask.constprop.0+0x144>)
 8005f26:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f28:	464a      	mov	r2, r9
 8005f2a:	4639      	mov	r1, r7
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f7ff fd5b 	bl	80059e8 <pxPortInitialiseStack>
 8005f32:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005f34:	f1b8 0f00 	cmp.w	r8, #0
 8005f38:	d001      	beq.n	8005f3e <prvInitialiseNewTask.constprop.0+0x132>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f3a:	f8c8 4000 	str.w	r4, [r8]
}
 8005f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f42:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8005f46:	e7ca      	b.n	8005ede <prvInitialiseNewTask.constprop.0+0xd2>
 8005f48:	08008e20 	.word	0x08008e20
 8005f4c:	08008e40 	.word	0x08008e40
 8005f50:	08008e00 	.word	0x08008e00

08005f54 <prvIdleTask>:
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	4d23      	ldr	r5, [pc, #140]	; (8005fe4 <prvIdleTask+0x90>)
 8005f58:	4f23      	ldr	r7, [pc, #140]	; (8005fe8 <prvIdleTask+0x94>)
 8005f5a:	4e24      	ldr	r6, [pc, #144]	; (8005fec <prvIdleTask+0x98>)
 8005f5c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8005ff0 <prvIdleTask+0x9c>
				taskYIELD();
 8005f60:	f04f 2ae0 	mov.w	sl, #3758153728	; 0xe000e000
 8005f64:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	b35b      	cbz	r3, 8005fc4 <prvIdleTask+0x70>
			taskENTER_CRITICAL();
 8005f6c:	f7ff fd62 	bl	8005a34 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f74:	1d20      	adds	r0, r4, #4
 8005f76:	f7ff fce5 	bl	8005944 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f7a:	6833      	ldr	r3, [r6, #0]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f80:	682b      	ldr	r3, [r5, #0]
 8005f82:	3b01      	subs	r3, #1
 8005f84:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 8005f86:	f7ff fd77 	bl	8005a78 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f8a:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8005f8e:	f002 fcb3 	bl	80088f8 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f92:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 8005f96:	b163      	cbz	r3, 8005fb2 <prvIdleTask+0x5e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d01e      	beq.n	8005fda <prvIdleTask+0x86>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d0e3      	beq.n	8005f68 <prvIdleTask+0x14>
 8005fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa4:	f383 8811 	msr	BASEPRI, r3
 8005fa8:	f3bf 8f6f 	isb	sy
 8005fac:	f3bf 8f4f 	dsb	sy
 8005fb0:	e7fe      	b.n	8005fb0 <prvIdleTask+0x5c>
				vPortFree( pxTCB->pxStack );
 8005fb2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005fb4:	f7ff fc2c 	bl	8005810 <vPortFree>
				vPortFree( pxTCB );
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f7ff fc29 	bl	8005810 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fbe:	682b      	ldr	r3, [r5, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1d3      	bne.n	8005f6c <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d9cd      	bls.n	8005f68 <prvIdleTask+0x14>
				taskYIELD();
 8005fcc:	f8ca 9d04 	str.w	r9, [sl, #3332]	; 0xd04
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	e7c6      	b.n	8005f68 <prvIdleTask+0x14>
				vPortFree( pxTCB );
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f7ff fc18 	bl	8005810 <vPortFree>
 8005fe0:	e7c2      	b.n	8005f68 <prvIdleTask+0x14>
 8005fe2:	bf00      	nop
 8005fe4:	2000497c 	.word	0x2000497c
 8005fe8:	200049ec 	.word	0x200049ec
 8005fec:	20004978 	.word	0x20004978
 8005ff0:	200048ec 	.word	0x200048ec

08005ff4 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8005ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ff8:	4b4a      	ldr	r3, [pc, #296]	; (8006124 <xTaskIncrementTick.part.0+0x130>)
 8005ffa:	681d      	ldr	r5, [r3, #0]
 8005ffc:	3501      	adds	r5, #1
BaseType_t xTaskIncrementTick( void )
 8005ffe:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8006000:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006002:	2d00      	cmp	r5, #0
 8006004:	d045      	beq.n	8006092 <xTaskIncrementTick.part.0+0x9e>
 8006006:	4b48      	ldr	r3, [pc, #288]	; (8006128 <xTaskIncrementTick.part.0+0x134>)
 8006008:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	429d      	cmp	r5, r3
 800600e:	d34d      	bcc.n	80060ac <xTaskIncrementTick.part.0+0xb8>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006010:	4e46      	ldr	r6, [pc, #280]	; (800612c <xTaskIncrementTick.part.0+0x138>)
 8006012:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8006140 <xTaskIncrementTick.part.0+0x14c>
 8006016:	6833      	ldr	r3, [r6, #0]
 8006018:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006144 <xTaskIncrementTick.part.0+0x150>
 800601c:	681c      	ldr	r4, [r3, #0]
 800601e:	2c00      	cmp	r4, #0
 8006020:	d07a      	beq.n	8006118 <xTaskIncrementTick.part.0+0x124>
					prvAddTaskToReadyList( pxTCB );
 8006022:	4f43      	ldr	r7, [pc, #268]	; (8006130 <xTaskIncrementTick.part.0+0x13c>)
BaseType_t xSwitchRequired = pdFALSE;
 8006024:	2400      	movs	r4, #0
					prvAddTaskToReadyList( pxTCB );
 8006026:	f04f 0a01 	mov.w	sl, #1
 800602a:	e024      	b.n	8006076 <xTaskIncrementTick.part.0+0x82>
 800602c:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800602e:	f7ff fc89 	bl	8005944 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006032:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8006036:	9900      	ldr	r1, [sp, #0]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006038:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800603c:	b112      	cbz	r2, 8006044 <xTaskIncrementTick.part.0+0x50>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800603e:	f7ff fc81 	bl	8005944 <uxListRemove>
 8006042:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 8006044:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	fa0a f200 	lsl.w	r2, sl, r0
 800604e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006052:	431a      	orrs	r2, r3
 8006054:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8006058:	603a      	str	r2, [r7, #0]
 800605a:	f7ff fc4b 	bl	80058f4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800605e:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006062:	6830      	ldr	r0, [r6, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006064:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
 8006068:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800606a:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 800606c:	4291      	cmp	r1, r2
 800606e:	bf28      	it	cs
 8006070:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006072:	2b00      	cmp	r3, #0
 8006074:	d050      	beq.n	8006118 <xTaskIncrementTick.part.0+0x124>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006076:	6833      	ldr	r3, [r6, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800607e:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006082:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8006086:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006088:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 800608a:	d2cf      	bcs.n	800602c <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 800608c:	9b01      	ldr	r3, [sp, #4]
 800608e:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006090:	e011      	b.n	80060b6 <xTaskIncrementTick.part.0+0xc2>
			taskSWITCH_DELAYED_LISTS();
 8006092:	4b26      	ldr	r3, [pc, #152]	; (800612c <xTaskIncrementTick.part.0+0x138>)
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	6812      	ldr	r2, [r2, #0]
 8006098:	b30a      	cbz	r2, 80060de <xTaskIncrementTick.part.0+0xea>
 800609a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609e:	f383 8811 	msr	BASEPRI, r3
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	e7fe      	b.n	80060aa <xTaskIncrementTick.part.0+0xb6>
 80060ac:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8006140 <xTaskIncrementTick.part.0+0x14c>
 80060b0:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8006144 <xTaskIncrementTick.part.0+0x150>
BaseType_t xSwitchRequired = pdFALSE;
 80060b4:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80060b6:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 80060ba:	491e      	ldr	r1, [pc, #120]	; (8006134 <xTaskIncrementTick.part.0+0x140>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 80060c8:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 80060ca:	2a02      	cmp	r2, #2
 80060cc:	bf28      	it	cs
 80060ce:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 80060d0:	2b00      	cmp	r3, #0
}
 80060d2:	bf0c      	ite	eq
 80060d4:	4620      	moveq	r0, r4
 80060d6:	2001      	movne	r0, #1
 80060d8:	b003      	add	sp, #12
 80060da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80060de:	4a16      	ldr	r2, [pc, #88]	; (8006138 <xTaskIncrementTick.part.0+0x144>)
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	6811      	ldr	r1, [r2, #0]
 80060e4:	6019      	str	r1, [r3, #0]
 80060e6:	4915      	ldr	r1, [pc, #84]	; (800613c <xTaskIncrementTick.part.0+0x148>)
 80060e8:	6010      	str	r0, [r2, #0]
 80060ea:	680a      	ldr	r2, [r1, #0]
 80060ec:	3201      	adds	r2, #1
 80060ee:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	6812      	ldr	r2, [r2, #0]
 80060f4:	b93a      	cbnz	r2, 8006106 <xTaskIncrementTick.part.0+0x112>
		xNextTaskUnblockTime = portMAX_DELAY;
 80060f6:	4b0c      	ldr	r3, [pc, #48]	; (8006128 <xTaskIncrementTick.part.0+0x134>)
 80060f8:	9301      	str	r3, [sp, #4]
 80060fa:	461a      	mov	r2, r3
 80060fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006100:	6013      	str	r3, [r2, #0]
 8006102:	4613      	mov	r3, r2
 8006104:	e781      	b.n	800600a <xTaskIncrementTick.part.0+0x16>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006106:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006108:	4a07      	ldr	r2, [pc, #28]	; (8006128 <xTaskIncrementTick.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800610a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800610c:	9201      	str	r2, [sp, #4]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	6013      	str	r3, [r2, #0]
 8006114:	4613      	mov	r3, r2
}
 8006116:	e778      	b.n	800600a <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006118:	9a01      	ldr	r2, [sp, #4]
 800611a:	f04f 33ff 	mov.w	r3, #4294967295
 800611e:	6013      	str	r3, [r2, #0]
					break;
 8006120:	e7c9      	b.n	80060b6 <xTaskIncrementTick.part.0+0xc2>
 8006122:	bf00      	nop
 8006124:	20004a00 	.word	0x20004a00
 8006128:	200049b4 	.word	0x200049b4
 800612c:	200048e4 	.word	0x200048e4
 8006130:	20004988 	.word	0x20004988
 8006134:	20004a04 	.word	0x20004a04
 8006138:	200048e8 	.word	0x200048e8
 800613c:	200049b8 	.word	0x200049b8
 8006140:	200048ec 	.word	0x200048ec
 8006144:	200048e0 	.word	0x200048e0

08006148 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8006148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 800614c:	4c45      	ldr	r4, [pc, #276]	; (8006264 <xTaskResumeAll.part.0+0x11c>)
BaseType_t xTaskResumeAll( void )
 800614e:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8006150:	f7ff fc70 	bl	8005a34 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	3b01      	subs	r3, #1
 8006158:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d167      	bne.n	8006230 <xTaskResumeAll.part.0+0xe8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006160:	4b41      	ldr	r3, [pc, #260]	; (8006268 <xTaskResumeAll.part.0+0x120>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d063      	beq.n	8006230 <xTaskResumeAll.part.0+0xe8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006168:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006284 <xTaskResumeAll.part.0+0x13c>
 800616c:	f8db 3000 	ldr.w	r3, [fp]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d073      	beq.n	800625c <xTaskResumeAll.part.0+0x114>
 8006174:	4b3d      	ldr	r3, [pc, #244]	; (800626c <xTaskResumeAll.part.0+0x124>)
 8006176:	4d3e      	ldr	r5, [pc, #248]	; (8006270 <xTaskResumeAll.part.0+0x128>)
 8006178:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8006288 <xTaskResumeAll.part.0+0x140>
 800617c:	4f3d      	ldr	r7, [pc, #244]	; (8006274 <xTaskResumeAll.part.0+0x12c>)
 800617e:	9301      	str	r3, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8006180:	2601      	movs	r6, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006182:	f8db 300c 	ldr.w	r3, [fp, #12]
 8006186:	f8d3 a00c 	ldr.w	sl, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800618a:	f10a 0904 	add.w	r9, sl, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800618e:	f10a 0018 	add.w	r0, sl, #24
 8006192:	f7ff fbd7 	bl	8005944 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006196:	4648      	mov	r0, r9
 8006198:	f7ff fbd4 	bl	8005944 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800619c:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 80061a0:	682a      	ldr	r2, [r5, #0]
 80061a2:	fa06 f300 	lsl.w	r3, r6, r0
 80061a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80061aa:	4313      	orrs	r3, r2
 80061ac:	4649      	mov	r1, r9
 80061ae:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80061b2:	602b      	str	r3, [r5, #0]
 80061b4:	f7ff fb9e 	bl	80058f4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 80061be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d33d      	bcc.n	8006240 <xTaskResumeAll.part.0+0xf8>
						xYieldPending = pdTRUE;
 80061c4:	9b01      	ldr	r3, [sp, #4]
 80061c6:	601e      	str	r6, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061c8:	f8db 3000 	ldr.w	r3, [fp]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1d8      	bne.n	8006182 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061d0:	4b29      	ldr	r3, [pc, #164]	; (8006278 <xTaskResumeAll.part.0+0x130>)
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	6812      	ldr	r2, [r2, #0]
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	d03b      	beq.n	8006252 <xTaskResumeAll.part.0+0x10a>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061da:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061dc:	4b27      	ldr	r3, [pc, #156]	; (800627c <xTaskResumeAll.part.0+0x134>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061de:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061e0:	68d2      	ldr	r2, [r2, #12]
 80061e2:	6852      	ldr	r2, [r2, #4]
 80061e4:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80061e6:	4e26      	ldr	r6, [pc, #152]	; (8006280 <xTaskResumeAll.part.0+0x138>)
 80061e8:	6835      	ldr	r5, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80061ea:	b195      	cbz	r5, 8006212 <xTaskResumeAll.part.0+0xca>
								xYieldPending = pdTRUE;
 80061ec:	2701      	movs	r7, #1
 80061ee:	e006      	b.n	80061fe <xTaskResumeAll.part.0+0xb6>
 80061f0:	f7ff ff00 	bl	8005ff4 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 80061f4:	b108      	cbz	r0, 80061fa <xTaskResumeAll.part.0+0xb2>
								xYieldPending = pdTRUE;
 80061f6:	9b01      	ldr	r3, [sp, #4]
 80061f8:	601f      	str	r7, [r3, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80061fa:	3d01      	subs	r5, #1
 80061fc:	d008      	beq.n	8006210 <xTaskResumeAll.part.0+0xc8>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d0f5      	beq.n	80061f0 <xTaskResumeAll.part.0+0xa8>
		++xPendedTicks;
 8006204:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006206:	3d01      	subs	r5, #1
		++xPendedTicks;
 8006208:	f103 0301 	add.w	r3, r3, #1
 800620c:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800620e:	d1f6      	bne.n	80061fe <xTaskResumeAll.part.0+0xb6>
						xPendedTicks = 0;
 8006210:	6035      	str	r5, [r6, #0]
				if( xYieldPending != pdFALSE )
 8006212:	9b01      	ldr	r3, [sp, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	b15b      	cbz	r3, 8006230 <xTaskResumeAll.part.0+0xe8>
					taskYIELD_IF_USING_PREEMPTION();
 8006218:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800621c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006220:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800622c:	2001      	movs	r0, #1
 800622e:	e000      	b.n	8006232 <xTaskResumeAll.part.0+0xea>
BaseType_t xAlreadyYielded = pdFALSE;
 8006230:	2000      	movs	r0, #0
 8006232:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8006234:	f7ff fc20 	bl	8005a78 <vPortExitCritical>
}
 8006238:	9801      	ldr	r0, [sp, #4]
 800623a:	b003      	add	sp, #12
 800623c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006240:	f8db 3000 	ldr.w	r3, [fp]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d19c      	bne.n	8006182 <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006248:	4b0b      	ldr	r3, [pc, #44]	; (8006278 <xTaskResumeAll.part.0+0x130>)
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	6812      	ldr	r2, [r2, #0]
 800624e:	2a00      	cmp	r2, #0
 8006250:	d1c3      	bne.n	80061da <xTaskResumeAll.part.0+0x92>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006252:	4b0a      	ldr	r3, [pc, #40]	; (800627c <xTaskResumeAll.part.0+0x134>)
 8006254:	f04f 32ff 	mov.w	r2, #4294967295
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	e7c4      	b.n	80061e6 <xTaskResumeAll.part.0+0x9e>
 800625c:	4b03      	ldr	r3, [pc, #12]	; (800626c <xTaskResumeAll.part.0+0x124>)
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	e7c1      	b.n	80061e6 <xTaskResumeAll.part.0+0x9e>
 8006262:	bf00      	nop
 8006264:	20004980 	.word	0x20004980
 8006268:	20004978 	.word	0x20004978
 800626c:	20004a04 	.word	0x20004a04
 8006270:	20004988 	.word	0x20004988
 8006274:	200048e0 	.word	0x200048e0
 8006278:	200048e4 	.word	0x200048e4
 800627c:	200049b4 	.word	0x200049b4
 8006280:	200049bc 	.word	0x200049bc
 8006284:	200049c0 	.word	0x200049c0
 8006288:	200048ec 	.word	0x200048ec

0800628c <xTaskCreateStatic>:
	{
 800628c:	b530      	push	{r4, r5, lr}
 800628e:	b087      	sub	sp, #28
 8006290:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8006292:	b1c4      	cbz	r4, 80062c6 <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 8006294:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006296:	b16d      	cbz	r5, 80062b4 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006298:	25b4      	movs	r5, #180	; 0xb4
 800629a:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800629c:	9d05      	ldr	r5, [sp, #20]
 800629e:	2db4      	cmp	r5, #180	; 0xb4
 80062a0:	d01a      	beq.n	80062d8 <xTaskCreateStatic+0x4c>
 80062a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a6:	f383 8811 	msr	BASEPRI, r3
 80062aa:	f3bf 8f6f 	isb	sy
 80062ae:	f3bf 8f4f 	dsb	sy
 80062b2:	e7fe      	b.n	80062b2 <xTaskCreateStatic+0x26>
 80062b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80062c4:	e7fe      	b.n	80062c4 <xTaskCreateStatic+0x38>
 80062c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ca:	f383 8811 	msr	BASEPRI, r3
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80062d6:	e7fe      	b.n	80062d6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80062d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062da:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80062dc:	2402      	movs	r4, #2
 80062de:	f885 40b1 	strb.w	r4, [r5, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80062e2:	ac04      	add	r4, sp, #16
 80062e4:	e9cd 4501 	strd	r4, r5, [sp, #4]
 80062e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80062ea:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062ec:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80062ee:	f7ff fd8d 	bl	8005e0c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062f2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80062f4:	f7ff fcbc 	bl	8005c70 <prvAddNewTaskToReadyList>
	}
 80062f8:	9804      	ldr	r0, [sp, #16]
 80062fa:	b007      	add	sp, #28
 80062fc:	bd30      	pop	{r4, r5, pc}
 80062fe:	bf00      	nop

08006300 <xTaskCreate>:
	{
 8006300:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006304:	4607      	mov	r7, r0
 8006306:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006308:	0090      	lsls	r0, r2, #2
	{
 800630a:	4615      	mov	r5, r2
 800630c:	4688      	mov	r8, r1
 800630e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006310:	f7ff f9c6 	bl	80056a0 <pvPortMalloc>
			if( pxStack != NULL )
 8006314:	b1d8      	cbz	r0, 800634e <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006316:	4604      	mov	r4, r0
 8006318:	20b4      	movs	r0, #180	; 0xb4
 800631a:	f7ff f9c1 	bl	80056a0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800631e:	4606      	mov	r6, r0
 8006320:	b1d0      	cbz	r0, 8006358 <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 8006322:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006324:	2400      	movs	r4, #0
 8006326:	f886 40b1 	strb.w	r4, [r6, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800632a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800632c:	9401      	str	r4, [sp, #4]
 800632e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006330:	9602      	str	r6, [sp, #8]
 8006332:	464b      	mov	r3, r9
 8006334:	462a      	mov	r2, r5
 8006336:	4641      	mov	r1, r8
 8006338:	4638      	mov	r0, r7
 800633a:	9400      	str	r4, [sp, #0]
 800633c:	f7ff fd66 	bl	8005e0c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006340:	4630      	mov	r0, r6
 8006342:	f7ff fc95 	bl	8005c70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006346:	2001      	movs	r0, #1
	}
 8006348:	b005      	add	sp, #20
 800634a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800634e:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8006352:	b005      	add	sp, #20
 8006354:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8006358:	4620      	mov	r0, r4
 800635a:	f7ff fa59 	bl	8005810 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800635e:	f04f 30ff 	mov.w	r0, #4294967295
 8006362:	e7f1      	b.n	8006348 <xTaskCreate+0x48>

08006364 <vTaskDelay>:
	{
 8006364:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006366:	b950      	cbnz	r0, 800637e <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8006368:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800636c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006370:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	f3bf 8f6f 	isb	sy
	}
 800637c:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800637e:	4c10      	ldr	r4, [pc, #64]	; (80063c0 <vTaskDelay+0x5c>)
 8006380:	6821      	ldr	r1, [r4, #0]
 8006382:	b141      	cbz	r1, 8006396 <vTaskDelay+0x32>
 8006384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006388:	f383 8811 	msr	BASEPRI, r3
 800638c:	f3bf 8f6f 	isb	sy
 8006390:	f3bf 8f4f 	dsb	sy
 8006394:	e7fe      	b.n	8006394 <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	3301      	adds	r3, #1
 800639a:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800639c:	f7ff fcf0 	bl	8005d80 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	b943      	cbnz	r3, 80063b6 <vTaskDelay+0x52>
 80063a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	e7fe      	b.n	80063b4 <vTaskDelay+0x50>
 80063b6:	f7ff fec7 	bl	8006148 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d0d4      	beq.n	8006368 <vTaskDelay+0x4>
	}
 80063be:	bd10      	pop	{r4, pc}
 80063c0:	20004980 	.word	0x20004980

080063c4 <vTaskStartScheduler>:
{
 80063c4:	b570      	push	{r4, r5, r6, lr}
 80063c6:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80063c8:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063ca:	aa02      	add	r2, sp, #8
 80063cc:	a901      	add	r1, sp, #4
 80063ce:	4668      	mov	r0, sp
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80063d0:	e9cd 4400 	strd	r4, r4, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063d4:	f7fa fbe6 	bl	8000ba4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063d8:	9b01      	ldr	r3, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 80063da:	b1cb      	cbz	r3, 8006410 <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063dc:	9d00      	ldr	r5, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 80063de:	b175      	cbz	r5, 80063fe <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80063e0:	22b4      	movs	r2, #180	; 0xb4
 80063e2:	9203      	str	r2, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 80063e4:	9903      	ldr	r1, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063e6:	9a02      	ldr	r2, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 80063e8:	29b4      	cmp	r1, #180	; 0xb4
 80063ea:	d01a      	beq.n	8006422 <vTaskStartScheduler+0x5e>
 80063ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f0:	f383 8811 	msr	BASEPRI, r3
 80063f4:	f3bf 8f6f 	isb	sy
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	e7fe      	b.n	80063fc <vTaskStartScheduler+0x38>
 80063fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800640e:	e7fe      	b.n	800640e <vTaskStartScheduler+0x4a>
 8006410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8006420:	e7fe      	b.n	8006420 <vTaskStartScheduler+0x5c>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006422:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006426:	3a01      	subs	r2, #1
 8006428:	eb03 0282 	add.w	r2, r3, r2, lsl #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800642c:	2102      	movs	r1, #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800642e:	632b      	str	r3, [r5, #48]	; 0x30
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006430:	4b26      	ldr	r3, [pc, #152]	; (80064cc <vTaskStartScheduler+0x108>)
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006432:	f885 10b1 	strb.w	r1, [r5, #177]	; 0xb1
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006436:	1d28      	adds	r0, r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006438:	636b      	str	r3, [r5, #52]	; 0x34
		pxNewTCB->uxMutexesHeld = 0;
 800643a:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800643e:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006442:	f885 4043 	strb.w	r4, [r5, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 8006446:	62ec      	str	r4, [r5, #44]	; 0x2c
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006448:	f022 0607 	bic.w	r6, r2, #7
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800644c:	9b03      	ldr	r3, [sp, #12]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800644e:	f7ff fa4d 	bl	80058ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006452:	f105 0018 	add.w	r0, r5, #24
 8006456:	f7ff fa49 	bl	80058ec <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800645a:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 800645c:	f8c5 40ac 	str.w	r4, [r5, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006460:	4621      	mov	r1, r4
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006462:	61ab      	str	r3, [r5, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006464:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006466:	626d      	str	r5, [r5, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006468:	f885 40b0 	strb.w	r4, [r5, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800646c:	2260      	movs	r2, #96	; 0x60
 800646e:	f105 004c 	add.w	r0, r5, #76	; 0x4c
 8006472:	f002 fa2b 	bl	80088cc <memset>
 8006476:	4a16      	ldr	r2, [pc, #88]	; (80064d0 <vTaskStartScheduler+0x10c>)
 8006478:	4b16      	ldr	r3, [pc, #88]	; (80064d4 <vTaskStartScheduler+0x110>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800647a:	4917      	ldr	r1, [pc, #92]	; (80064d8 <vTaskStartScheduler+0x114>)
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800647c:	e9c5 2314 	strd	r2, r3, [r5, #80]	; 0x50
 8006480:	4b16      	ldr	r3, [pc, #88]	; (80064dc <vTaskStartScheduler+0x118>)
 8006482:	65ab      	str	r3, [r5, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006484:	4622      	mov	r2, r4
 8006486:	4630      	mov	r0, r6
 8006488:	f7ff faae 	bl	80059e8 <pxPortInitialiseStack>
 800648c:	6028      	str	r0, [r5, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800648e:	4628      	mov	r0, r5
 8006490:	f7ff fbee 	bl	8005c70 <prvAddNewTaskToReadyList>
 8006494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006498:	f383 8811 	msr	BASEPRI, r3
 800649c:	f3bf 8f6f 	isb	sy
 80064a0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80064a4:	4a0e      	ldr	r2, [pc, #56]	; (80064e0 <vTaskStartScheduler+0x11c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80064a6:	4b0f      	ldr	r3, [pc, #60]	; (80064e4 <vTaskStartScheduler+0x120>)
 80064a8:	490f      	ldr	r1, [pc, #60]	; (80064e8 <vTaskStartScheduler+0x124>)
 80064aa:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80064ac:	f04f 30ff 	mov.w	r0, #4294967295
 80064b0:	6010      	str	r0, [r2, #0]
		xSchedulerRunning = pdTRUE;
 80064b2:	4a0e      	ldr	r2, [pc, #56]	; (80064ec <vTaskStartScheduler+0x128>)
 80064b4:	2001      	movs	r0, #1
 80064b6:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80064b8:	4a0d      	ldr	r2, [pc, #52]	; (80064f0 <vTaskStartScheduler+0x12c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80064ba:	334c      	adds	r3, #76	; 0x4c
 80064bc:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80064be:	6014      	str	r4, [r2, #0]
}
 80064c0:	b004      	add	sp, #16
 80064c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if( xPortStartScheduler() != pdFALSE )
 80064c6:	f7ff bb33 	b.w	8005b30 <xPortStartScheduler>
 80064ca:	bf00      	nop
 80064cc:	454c4449 	.word	0x454c4449
 80064d0:	08008e20 	.word	0x08008e20
 80064d4:	08008e40 	.word	0x08008e40
 80064d8:	08005f55 	.word	0x08005f55
 80064dc:	08008e00 	.word	0x08008e00
 80064e0:	200049b4 	.word	0x200049b4
 80064e4:	200048e0 	.word	0x200048e0
 80064e8:	200005a4 	.word	0x200005a4
 80064ec:	200049d4 	.word	0x200049d4
 80064f0:	20004a00 	.word	0x20004a00

080064f4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80064f4:	4a02      	ldr	r2, [pc, #8]	; (8006500 <vTaskSuspendAll+0xc>)
 80064f6:	6813      	ldr	r3, [r2, #0]
 80064f8:	3301      	adds	r3, #1
 80064fa:	6013      	str	r3, [r2, #0]
}
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20004980 	.word	0x20004980

08006504 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8006504:	4b06      	ldr	r3, [pc, #24]	; (8006520 <xTaskResumeAll+0x1c>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	b943      	cbnz	r3, 800651c <xTaskResumeAll+0x18>
 800650a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650e:	f383 8811 	msr	BASEPRI, r3
 8006512:	f3bf 8f6f 	isb	sy
 8006516:	f3bf 8f4f 	dsb	sy
 800651a:	e7fe      	b.n	800651a <xTaskResumeAll+0x16>
 800651c:	f7ff be14 	b.w	8006148 <xTaskResumeAll.part.0>
 8006520:	20004980 	.word	0x20004980

08006524 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <xTaskIncrementTick+0x18>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	b90b      	cbnz	r3, 800652e <xTaskIncrementTick+0xa>
 800652a:	f7ff bd63 	b.w	8005ff4 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 800652e:	4a04      	ldr	r2, [pc, #16]	; (8006540 <xTaskIncrementTick+0x1c>)
 8006530:	6813      	ldr	r3, [r2, #0]
 8006532:	3301      	adds	r3, #1
}
 8006534:	2000      	movs	r0, #0
		++xPendedTicks;
 8006536:	6013      	str	r3, [r2, #0]
}
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	20004980 	.word	0x20004980
 8006540:	200049bc 	.word	0x200049bc

08006544 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006544:	4b18      	ldr	r3, [pc, #96]	; (80065a8 <vTaskSwitchContext+0x64>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	b11b      	cbz	r3, 8006552 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800654a:	4b18      	ldr	r3, [pc, #96]	; (80065ac <vTaskSwitchContext+0x68>)
 800654c:	2201      	movs	r2, #1
 800654e:	601a      	str	r2, [r3, #0]
 8006550:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8006552:	4916      	ldr	r1, [pc, #88]	; (80065ac <vTaskSwitchContext+0x68>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006554:	4a16      	ldr	r2, [pc, #88]	; (80065b0 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8006556:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006558:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800655a:	fab3 f383 	clz	r3, r3
 800655e:	b2db      	uxtb	r3, r3
 8006560:	f1c3 031f 	rsb	r3, r3, #31
 8006564:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006568:	4a12      	ldr	r2, [pc, #72]	; (80065b4 <vTaskSwitchContext+0x70>)
 800656a:	0099      	lsls	r1, r3, #2
 800656c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006570:	5850      	ldr	r0, [r2, r1]
 8006572:	b940      	cbnz	r0, 8006586 <vTaskSwitchContext+0x42>
	__asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	e7fe      	b.n	8006584 <vTaskSwitchContext+0x40>
 8006586:	6858      	ldr	r0, [r3, #4]
 8006588:	3108      	adds	r1, #8
 800658a:	6840      	ldr	r0, [r0, #4]
 800658c:	6058      	str	r0, [r3, #4]
 800658e:	440a      	add	r2, r1
 8006590:	4290      	cmp	r0, r2
 8006592:	bf04      	itt	eq
 8006594:	6840      	ldreq	r0, [r0, #4]
 8006596:	6058      	streq	r0, [r3, #4]
 8006598:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <vTaskSwitchContext+0x74>)
 800659a:	68c2      	ldr	r2, [r0, #12]
 800659c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a06      	ldr	r2, [pc, #24]	; (80065bc <vTaskSwitchContext+0x78>)
 80065a2:	334c      	adds	r3, #76	; 0x4c
 80065a4:	6013      	str	r3, [r2, #0]
}
 80065a6:	4770      	bx	lr
 80065a8:	20004980 	.word	0x20004980
 80065ac:	20004a04 	.word	0x20004a04
 80065b0:	20004988 	.word	0x20004988
 80065b4:	200048ec 	.word	0x200048ec
 80065b8:	200048e0 	.word	0x200048e0
 80065bc:	200005a4 	.word	0x200005a4

080065c0 <vTaskSuspend>:
	{
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80065c4:	4e37      	ldr	r6, [pc, #220]	; (80066a4 <vTaskSuspend+0xe4>)
		taskENTER_CRITICAL();
 80065c6:	f7ff fa35 	bl	8005a34 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80065ca:	2c00      	cmp	r4, #0
 80065cc:	d04b      	beq.n	8006666 <vTaskSuspend+0xa6>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065ce:	1d25      	adds	r5, r4, #4
 80065d0:	4628      	mov	r0, r5
 80065d2:	f7ff f9b7 	bl	8005944 <uxListRemove>
 80065d6:	b930      	cbnz	r0, 80065e6 <vTaskSuspend+0x26>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80065d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80065da:	4933      	ldr	r1, [pc, #204]	; (80066a8 <vTaskSuspend+0xe8>)
 80065dc:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	58cb      	ldr	r3, [r1, r3]
 80065e4:	b343      	cbz	r3, 8006638 <vTaskSuspend+0x78>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80065e8:	b11b      	cbz	r3, 80065f2 <vTaskSuspend+0x32>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065ea:	f104 0018 	add.w	r0, r4, #24
 80065ee:	f7ff f9a9 	bl	8005944 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80065f2:	4629      	mov	r1, r5
 80065f4:	482d      	ldr	r0, [pc, #180]	; (80066ac <vTaskSuspend+0xec>)
		if( xSchedulerRunning != pdFALSE )
 80065f6:	4d2e      	ldr	r5, [pc, #184]	; (80066b0 <vTaskSuspend+0xf0>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80065f8:	f7ff f97c 	bl	80058f4 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80065fc:	f894 30b0 	ldrb.w	r3, [r4, #176]	; 0xb0
 8006600:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006602:	bf04      	itt	eq
 8006604:	2300      	moveq	r3, #0
 8006606:	f884 30b0 	strbeq.w	r3, [r4, #176]	; 0xb0
		taskEXIT_CRITICAL();
 800660a:	f7ff fa35 	bl	8005a78 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 800660e:	682b      	ldr	r3, [r5, #0]
 8006610:	b9d3      	cbnz	r3, 8006648 <vTaskSuspend+0x88>
		if( pxTCB == pxCurrentTCB )
 8006612:	6833      	ldr	r3, [r6, #0]
 8006614:	42a3      	cmp	r3, r4
 8006616:	d000      	beq.n	800661a <vTaskSuspend+0x5a>
	}
 8006618:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 800661a:	682b      	ldr	r3, [r5, #0]
 800661c:	b353      	cbz	r3, 8006674 <vTaskSuspend+0xb4>
				configASSERT( uxSchedulerSuspended == 0 );
 800661e:	4b25      	ldr	r3, [pc, #148]	; (80066b4 <vTaskSuspend+0xf4>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d02e      	beq.n	8006684 <vTaskSuspend+0xc4>
 8006626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	e7fe      	b.n	8006636 <vTaskSuspend+0x76>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006638:	491f      	ldr	r1, [pc, #124]	; (80066b8 <vTaskSuspend+0xf8>)
 800663a:	2301      	movs	r3, #1
 800663c:	4093      	lsls	r3, r2
 800663e:	680a      	ldr	r2, [r1, #0]
 8006640:	ea22 0203 	bic.w	r2, r2, r3
 8006644:	600a      	str	r2, [r1, #0]
 8006646:	e7ce      	b.n	80065e6 <vTaskSuspend+0x26>
			taskENTER_CRITICAL();
 8006648:	f7ff f9f4 	bl	8005a34 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800664c:	4b1b      	ldr	r3, [pc, #108]	; (80066bc <vTaskSuspend+0xfc>)
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	6812      	ldr	r2, [r2, #0]
 8006652:	b152      	cbz	r2, 800666a <vTaskSuspend+0xaa>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006654:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006656:	4b1a      	ldr	r3, [pc, #104]	; (80066c0 <vTaskSuspend+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006658:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800665a:	68d2      	ldr	r2, [r2, #12]
 800665c:	6852      	ldr	r2, [r2, #4]
 800665e:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8006660:	f7ff fa0a 	bl	8005a78 <vPortExitCritical>
 8006664:	e7d5      	b.n	8006612 <vTaskSuspend+0x52>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006666:	6834      	ldr	r4, [r6, #0]
 8006668:	e7b1      	b.n	80065ce <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 800666a:	4b15      	ldr	r3, [pc, #84]	; (80066c0 <vTaskSuspend+0x100>)
 800666c:	f04f 32ff 	mov.w	r2, #4294967295
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	e7f5      	b.n	8006660 <vTaskSuspend+0xa0>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006674:	490d      	ldr	r1, [pc, #52]	; (80066ac <vTaskSuspend+0xec>)
 8006676:	4a13      	ldr	r2, [pc, #76]	; (80066c4 <vTaskSuspend+0x104>)
 8006678:	6809      	ldr	r1, [r1, #0]
 800667a:	6812      	ldr	r2, [r2, #0]
 800667c:	4291      	cmp	r1, r2
 800667e:	d10c      	bne.n	800669a <vTaskSuspend+0xda>
					pxCurrentTCB = NULL;
 8006680:	6033      	str	r3, [r6, #0]
	}
 8006682:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 8006684:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006688:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800668c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006690:	f3bf 8f4f 	dsb	sy
 8006694:	f3bf 8f6f 	isb	sy
	}
 8006698:	bd70      	pop	{r4, r5, r6, pc}
 800669a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 800669e:	f7ff bf51 	b.w	8006544 <vTaskSwitchContext>
 80066a2:	bf00      	nop
 80066a4:	200048e0 	.word	0x200048e0
 80066a8:	200048ec 	.word	0x200048ec
 80066ac:	200049d8 	.word	0x200049d8
 80066b0:	200049d4 	.word	0x200049d4
 80066b4:	20004980 	.word	0x20004980
 80066b8:	20004988 	.word	0x20004988
 80066bc:	200048e4 	.word	0x200048e4
 80066c0:	200049b4 	.word	0x200049b4
 80066c4:	20004978 	.word	0x20004978

080066c8 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 80066c8:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 80066ca:	8840      	ldrh	r0, [r0, #2]
 80066cc:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 80066d0:	0c00      	lsrs	r0, r0, #16
 80066d2:	4770      	bx	lr

080066d4 <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 80066d4:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 80066d6:	8802      	ldrh	r2, [r0, #0]
 80066d8:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 80066da:	fb03 fc03 	mul.w	ip, r3, r3
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 80066de:	fb01 cc01 	mla	ip, r1, r1, ip
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 80066e2:	fb02 f202 	mul.w	r2, r2, r2
 80066e6:	4562      	cmp	r2, ip
{
 80066e8:	b084      	sub	sp, #16
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 80066ea:	d21a      	bcs.n	8006722 <Circle_Limitation+0x4e>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 80066ec:	f890 20b2 	ldrb.w	r2, [r0, #178]	; 0xb2
 80066f0:	ebc2 6c1c 	rsb	ip, r2, ip, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 80066f4:	fa5f fc8c 	uxtb.w	ip, ip
 80066f8:	eb00 004c 	add.w	r0, r0, ip, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 80066fc:	8882      	ldrh	r2, [r0, #4]
 80066fe:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8006702:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 8006704:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8006708:	bfbc      	itt	lt
 800670a:	f501 41ff 	addlt.w	r1, r1, #32640	; 0x7f80
 800670e:	317f      	addlt	r1, #127	; 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8006710:	2b00      	cmp	r3, #0
 8006712:	bfbc      	itt	lt
 8006714:	f503 43ff 	addlt.w	r3, r3, #32640	; 0x7f80
 8006718:	337f      	addlt	r3, #127	; 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800671a:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 800671e:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 8006722:	b289      	uxth	r1, r1
 8006724:	2000      	movs	r0, #0
 8006726:	f361 000f 	bfi	r0, r1, #0, #16
 800672a:	b29b      	uxth	r3, r3
 800672c:	f363 401f 	bfi	r0, r3, #16, #16
}
 8006730:	b004      	add	sp, #16
 8006732:	4770      	bx	lr

08006734 <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 8006734:	2300      	movs	r3, #0
 8006736:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 8006738:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 800673a:	f8c0 3096 	str.w	r3, [r0, #150]	; 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 800673e:	f880 309a 	strb.w	r3, [r0, #154]	; 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 8006742:	f8a0 311b 	strh.w	r3, [r0, #283]	; 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
  pHandle->RxFrameLevel = 0;
 8006746:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
}
 800674a:	4770      	bx	lr

0800674c <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 800674c:	b120      	cbz	r0, 8006758 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 800674e:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 8006752:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 8006754:	9b00      	ldr	r3, [sp, #0]
 8006756:	60c3      	str	r3, [r0, #12]
  }
}
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop

0800675c <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 800675c:	b190      	cbz	r0, 8006784 <FCP_CalcCRC+0x28>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 800675e:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8006760:	7802      	ldrb	r2, [r0, #0]
    nSum += pFrame->Size;
 8006762:	1853      	adds	r3, r2, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8006764:	b151      	cbz	r1, 800677c <FCP_CalcCRC+0x20>
 8006766:	1c82      	adds	r2, r0, #2
 8006768:	3901      	subs	r1, #1
 800676a:	3001      	adds	r0, #1
 800676c:	fa52 f181 	uxtab	r1, r2, r1
    {
      nSum += pFrame->Buffer[idx];
 8006770:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8006774:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8006776:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 8006778:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 800677a:	d1f9      	bne.n	8006770 <FCP_CalcCRC+0x14>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 800677c:	eb03 2013 	add.w	r0, r3, r3, lsr #8
 8006780:	f000 00ff 	and.w	r0, r0, #255	; 0xff
  }

  return nCRC ;
}
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop

08006788 <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
 8006788:	b530      	push	{r4, r5, lr}
  TIM_TypeDef * TIMx = pHandle->TIMx;

  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 800678a:	f8b0 c016 	ldrh.w	ip, [r0, #22]
                                     pHandle->_Super.bElToMecRatio;
 800678e:	7843      	ldrb	r3, [r0, #1]
  reliable speed */
  hMinReliableElSpeedUnit /= 4u;

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;
 8006790:	f8b0 e014 	ldrh.w	lr, [r0, #20]

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8006794:	6a82      	ldr	r2, [r0, #40]	; 0x28
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8006796:	fb1c fc03 	smulbb	ip, ip, r3
  hMaxReliableElSpeedUnit *= 2u;
 800679a:	fb1e fe03 	smulbb	lr, lr, r3
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 800679e:	fa1f fc8c 	uxth.w	ip, ip
  hMaxReliableElSpeedUnit *= 2u;
 80067a2:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 80067a6:	0c11      	lsrs	r1, r2, #16

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 80067a8:	f1bc 0f03 	cmp.w	ip, #3
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80067ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 80067ae:	f8a0 10c2 	strh.w	r1, [r0, #194]	; 0xc2
  hMaxReliableElSpeedUnit *= 2u;
 80067b2:	fa1f fe8e 	uxth.w	lr, lr
  if ( hMinReliableElSpeedUnit == 0u )
 80067b6:	d96d      	bls.n	8006894 <HALL_Init+0x10c>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 80067b8:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 80067bc:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 80067c0:	f242 7410 	movw	r4, #10000	; 0x2710
 80067c4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80067c8:	fbb4 fcfc 	udiv	ip, r4, ip
 80067cc:	fa1f f48c 	uxth.w	r4, ip
 80067d0:	f8a0 40c0 	strh.w	r4, [r0, #192]	; 0xc0
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80067d4:	4c31      	ldr	r4, [pc, #196]	; (800689c <HALL_Init+0x114>)
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80067d6:	69c5      	ldr	r5, [r0, #28]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 80067d8:	f8a0 e0b0 	strh.w	lr, [r0, #176]	; 0xb0
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80067dc:	fb0c f101 	mul.w	r1, ip, r1
 80067e0:	fba4 4101 	umull	r4, r1, r4, r1
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80067e4:	4c2e      	ldr	r4, [pc, #184]	; (80068a0 <HALL_Init+0x118>)
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80067e6:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80067ea:	0989      	lsrs	r1, r1, #6
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80067ec:	fba4 4202 	umull	r4, r2, r4, r2
 80067f0:	0892      	lsrs	r2, r2, #2
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 80067f2:	040c      	lsls	r4, r1, #16
 80067f4:	f8c0 40b8 	str.w	r4, [r0, #184]	; 0xb8

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80067f8:	eb02 0482 	add.w	r4, r2, r2, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80067fc:	fbb2 f2fc 	udiv	r2, r2, ip
 8006800:	fb05 f202 	mul.w	r2, r5, r2
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8006804:	f8c0 20b4 	str.w	r2, [r0, #180]	; 0xb4
                       / hMaxReliableElSpeedUnit);

  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8006808:	f890 20c6 	ldrb.w	r2, [r0, #198]	; 0xc6
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 800680c:	f8a0 10ae 	strh.w	r1, [r0, #174]	; 0xae
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8006810:	0064      	lsls	r4, r4, #1
                       / hMaxReliableElSpeedUnit);
 8006812:	fbb4 f4fe 	udiv	r4, r4, lr
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8006816:	f8c0 40bc 	str.w	r4, [r0, #188]	; 0xbc
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800681a:	fb0c f202 	mul.w	r2, ip, r2
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 800681e:	8c84      	ldrh	r4, [r0, #36]	; 0x24
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8006820:	fbb2 f2f4 	udiv	r2, r2, r4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8006824:	699c      	ldr	r4, [r3, #24]
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8006826:	3a01      	subs	r2, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8006828:	f8a0 20c4 	strh.w	r2, [r0, #196]	; 0xc4

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 800682c:	f890 2048 	ldrb.w	r2, [r0, #72]	; 0x48
 8006830:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8006834:	b289      	uxth	r1, r1
  pHandle->SensorIsReliable = true;
 8006836:	2401      	movs	r4, #1
 8006838:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
 800683c:	f880 4049 	strb.w	r4, [r0, #73]	; 0x49
 8006840:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006842:	6299      	str	r1, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006844:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8006846:	2100      	movs	r1, #0
 8006848:	4322      	orrs	r2, r4
 800684a:	615a      	str	r2, [r3, #20]
 800684c:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	f042 0204 	orr.w	r2, r2, #4
 8006854:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8006856:	68da      	ldr	r2, [r3, #12]
 8006858:	f042 0202 	orr.w	r2, r2, #2
 800685c:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	4322      	orrs	r2, r4
 8006862:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8006864:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8006866:	6a1a      	ldr	r2, [r3, #32]
 8006868:	4322      	orrs	r2, r4
 800686a:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	4322      	orrs	r2, r4
 8006870:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 8006872:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8006876:	b163      	cbz	r3, 8006892 <HALL_Init+0x10a>
 8006878:	3b01      	subs	r3, #1
 800687a:	b2d9      	uxtb	r1, r3
 800687c:	f100 0350 	add.w	r3, r0, #80	; 0x50
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8006880:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8006884:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006888:	304c      	adds	r0, #76	; 0x4c
 800688a:	f840 2f04 	str.w	r2, [r0, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 800688e:	4298      	cmp	r0, r3
 8006890:	d1fb      	bne.n	800688a <HALL_Init+0x102>
  }
}
 8006892:	bd30      	pop	{r4, r5, pc}
 8006894:	f04f 0c96 	mov.w	ip, #150	; 0x96
    pHandle->HallTimeout = 150u;
 8006898:	4664      	mov	r4, ip
 800689a:	e799      	b.n	80067d0 <HALL_Init+0x48>
 800689c:	10624dd3 	.word	0x10624dd3
 80068a0:	aaaaaaab 	.word	0xaaaaaaab

080068a4 <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80068a4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80068a6:	68d1      	ldr	r1, [r2, #12]
 80068a8:	f021 0102 	bic.w	r1, r1, #2

  /* Mask interrupts to insure a clean intialization */
  LL_TIM_DisableIT_CC1 ( TIMx );

  pHandle->RatioDec = false;
 80068ac:	2300      	movs	r3, #0
{
 80068ae:	b430      	push	{r4, r5}

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 80068b0:	f8b0 40ae 	ldrh.w	r4, [r0, #174]	; 0xae
 80068b4:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 80068b6:	2101      	movs	r1, #1
  pHandle->RatioDec = false;
 80068b8:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
  pHandle->Direction = POSITIVE;
 80068bc:	f880 10a2 	strb.w	r1, [r0, #162]	; 0xa2
  pHandle->RatioInc = false;
 80068c0:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
  pHandle->SpeedFIFOIdx = 0u;
 80068c4:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
  pHandle->FirstCapt = 0u;
 80068c8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  pHandle->_Super.bSpeedErrorNumber = 0;
 80068cc:	7003      	strb	r3, [r0, #0]
  pHandle->BufferFilled = 0u;
 80068ce:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
  pHandle->_Super.hMecAccelUnitP = 0;
 80068d2:	8243      	strh	r3, [r0, #18]
  pHandle->OVFCounter = 0u;
 80068d4:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  pHandle->CompSpeed = 0;
 80068d8:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
  pHandle->SensorIsReliable = true;
 80068dc:	f880 1049 	strb.w	r1, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 80068e0:	6294      	str	r4, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 80068e2:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80068e4:	6813      	ldr	r3, [r2, #0]
 80068e6:	430b      	orrs	r3, r1
 80068e8:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80068ea:	68d3      	ldr	r3, [r2, #12]
 80068ec:	f043 0302 	orr.w	r3, r3, #2
 80068f0:	60d3      	str	r3, [r2, #12]
* @retval none
*/
static void HALL_Init_Electrical_Angle( HALL_Handle_t * pHandle )
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
 80068f2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80068f6:	bb0b      	cbnz	r3, 800693c <HALL_Clear+0x98>
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80068f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80068fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80068fc:	6911      	ldr	r1, [r2, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80068fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006900:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8006902:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006904:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006906:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 800690a:	bf0c      	ite	eq
 800690c:	2401      	moveq	r4, #1
 800690e:	2400      	movne	r4, #0
 8006910:	43ab      	bics	r3, r5
 8006912:	bf0c      	ite	eq
 8006914:	2301      	moveq	r3, #1
 8006916:	2300      	movne	r3, #0
 8006918:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 800691a:	005b      	lsls	r3, r3, #1
 800691c:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 8006920:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006922:	bf08      	it	eq
 8006924:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 8006928:	1e5a      	subs	r2, r3, #1
 800692a:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 800692e:	2a05      	cmp	r2, #5
 8006930:	d85c      	bhi.n	80069ec <HALL_Clear+0x148>
 8006932:	e8df f002 	tbb	[pc, r2]
 8006936:	3329      	.short	0x3329
 8006938:	1f51473d 	.word	0x1f51473d
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800693c:	6b82      	ldr	r2, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 800693e:	6c01      	ldr	r1, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006940:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006942:	6914      	ldr	r4, [r2, #16]
 8006944:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8006946:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006948:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800694a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800694c:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800694e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006950:	bf0c      	ite	eq
 8006952:	2101      	moveq	r1, #1
 8006954:	2100      	movne	r1, #0
 8006956:	43ab      	bics	r3, r5
 8006958:	bf0c      	ite	eq
 800695a:	2301      	moveq	r3, #1
 800695c:	2300      	movne	r3, #0
 800695e:	43a2      	bics	r2, r4
 8006960:	bf0c      	ite	eq
 8006962:	2201      	moveq	r2, #1
 8006964:	2200      	movne	r2, #0
 8006966:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006968:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800696c:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006970:	4313      	orrs	r3, r2
 8006972:	e7d9      	b.n	8006928 <HALL_Clear+0x84>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8006974:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006976:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 800697a:	3b3f      	subs	r3, #63	; 0x3f
 800697c:	b21b      	sxth	r3, r3
 800697e:	8083      	strh	r3, [r0, #4]
}
 8006980:	bc30      	pop	{r4, r5}
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006982:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8006986:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8006988:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800698a:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800698e:	333f      	adds	r3, #63	; 0x3f
 8006990:	b21b      	sxth	r3, r3
}
 8006992:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8006994:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006996:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800699a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 800699c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800699e:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 80069a2:	3b2a      	subs	r3, #42	; 0x2a
 80069a4:	b21b      	sxth	r3, r3
}
 80069a6:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 80069a8:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80069aa:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80069ae:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80069b0:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80069b2:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80069b6:	332a      	adds	r3, #42	; 0x2a
 80069b8:	b21b      	sxth	r3, r3
}
 80069ba:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80069bc:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80069be:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80069c2:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 80069c4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80069c6:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 80069ca:	3b15      	subs	r3, #21
 80069cc:	b21b      	sxth	r3, r3
}
 80069ce:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 80069d0:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80069d2:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80069d6:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 80069d8:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80069da:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 80069de:	3315      	adds	r3, #21
 80069e0:	b21b      	sxth	r3, r3
}
 80069e2:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 80069e4:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80069e6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 80069ea:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 80069ec:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80069ee:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 80069f2:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 80069f6:	e7c3      	b.n	8006980 <HALL_Clear+0xdc>

080069f8 <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 80069f8:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 80069fc:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8006a00:	429a      	cmp	r2, r3
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8006a02:	8883      	ldrh	r3, [r0, #4]
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8006a04:	d00f      	beq.n	8006a26 <HALL_CalcElAngle+0x2e>
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8006a06:	f8b0 c0aa 	ldrh.w	ip, [r0, #170]	; 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8006a0a:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8006a0e:	b291      	uxth	r1, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8006a10:	440b      	add	r3, r1
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8006a12:	4461      	add	r1, ip
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8006a14:	f8b0 c0ac 	ldrh.w	ip, [r0, #172]	; 0xac
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8006a18:	f8a0 10aa 	strh.w	r1, [r0, #170]	; 0xaa
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8006a1c:	4463      	add	r3, ip
 8006a1e:	b21b      	sxth	r3, r3
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8006a20:	8083      	strh	r3, [r0, #4]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8006a26:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 8006a2a:	4413      	add	r3, r2
 8006a2c:	b21b      	sxth	r3, r3
 8006a2e:	8083      	strh	r3, [r0, #4]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	4770      	bx	lr

08006a34 <HALL_CalcAvrgMecSpeedUnit>:
{
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 8006a38:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 8006a3c:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 8006a3e:	b180      	cbz	r0, 8006a62 <HALL_CalcAvrgMecSpeedUnit+0x2e>
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8006a40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 8006a42:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d811      	bhi.n	8006a70 <HALL_CalcAvrgMecSpeedUnit+0x3c>
      pHandle->_Super.hElSpeedDpp = 0;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	81e3      	strh	r3, [r4, #14]
      *hMecSpeedUnit = 0;
 8006a50:	800b      	strh	r3, [r1, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 8006a52:	4629      	mov	r1, r5
 8006a54:	4620      	mov	r0, r4
 8006a56:	f001 fb0b 	bl	8008070 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8006a5a:	f9b5 3000 	ldrsh.w	r3, [r5]
 8006a5e:	81a3      	strh	r3, [r4, #12]
}
 8006a60:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8006a62:	78e3      	ldrb	r3, [r4, #3]
 8006a64:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8006a66:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 8006a68:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8006a6a:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8006a6c:	81a3      	strh	r3, [r4, #12]
}
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8006a70:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 8006a74:	81e3      	strh	r3, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 8006a76:	b31b      	cbz	r3, 8006ac0 <HALL_CalcAvrgMecSpeedUnit+0x8c>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8006a78:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d01d      	beq.n	8006abc <HALL_CalcAvrgMecSpeedUnit+0x88>
          if (pHandle->HallMtpa == true)
 8006a80:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8006a84:	b9f2      	cbnz	r2, 8006ac4 <HALL_CalcAvrgMecSpeedUnit+0x90>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8006a86:	88a2      	ldrh	r2, [r4, #4]
 8006a88:	f8b4 10aa 	ldrh.w	r1, [r4, #170]	; 0xaa
 8006a8c:	1a89      	subs	r1, r1, r2
 8006a8e:	b209      	sxth	r1, r1
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8006a90:	f8b4 20c4 	ldrh.w	r2, [r4, #196]	; 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8006a94:	f8a4 10a8 	strh.w	r1, [r4, #168]	; 0xa8
            pHandle->CompSpeed = ( int16_t )
 8006a98:	fb91 f1f2 	sdiv	r1, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8006a9c:	8b62      	ldrh	r2, [r4, #26]
 8006a9e:	f8a4 10ac 	strh.w	r1, [r4, #172]	; 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8006aa2:	fb02 f303 	mul.w	r3, r2, r3
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8006aa6:	69e1      	ldr	r1, [r4, #28]
 8006aa8:	7862      	ldrb	r2, [r4, #1]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8006aaa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006aae:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8006ab0:	fb01 f202 	mul.w	r2, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8006ab4:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8006ab8:	802b      	strh	r3, [r5, #0]
 8006aba:	e7ca      	b.n	8006a52 <HALL_CalcAvrgMecSpeedUnit+0x1e>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8006abc:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 8006ac0:	802b      	strh	r3, [r5, #0]
 8006ac2:	e7c6      	b.n	8006a52 <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->CompSpeed = 0;
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	e7e9      	b.n	8006a9c <HALL_CalcAvrgMecSpeedUnit+0x68>

08006ac8 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8006ac8:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d047      	beq.n	8006b60 <HALL_TIMx_CC_IRQHandler+0x98>
{
 8006ad0:	b570      	push	{r4, r5, r6, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8006ad2:	f890 3020 	ldrb.w	r3, [r0, #32]
    bPrevHallState = pHandle->HallState;
 8006ad6:	f890 c0a6 	ldrb.w	ip, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8006ada:	f990 10a2 	ldrsb.w	r1, [r0, #162]	; 0xa2
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8006ade:	b333      	cbz	r3, 8006b2e <HALL_TIMx_CC_IRQHandler+0x66>
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8006ae0:	e9d0 340e 	ldrd	r3, r4, [r0, #56]	; 0x38
 8006ae4:	691d      	ldr	r5, [r3, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 8006ae6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006ae8:	691a      	ldr	r2, [r3, #16]
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8006aea:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006aec:	691e      	ldr	r6, [r3, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 8006aee:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006af0:	4393      	bics	r3, r2
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8006af2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006af4:	bf0c      	ite	eq
 8006af6:	2201      	moveq	r2, #1
 8006af8:	2200      	movne	r2, #0
 8006afa:	43b3      	bics	r3, r6
 8006afc:	bf0c      	ite	eq
 8006afe:	2301      	moveq	r3, #1
 8006b00:	2300      	movne	r3, #0
 8006b02:	43ac      	bics	r4, r5
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8006b04:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8006b08:	bf0c      	ite	eq
 8006b0a:	2201      	moveq	r2, #1
 8006b0c:	2200      	movne	r2, #0
 8006b0e:	0092      	lsls	r2, r2, #2
 8006b10:	f082 0204 	eor.w	r2, r2, #4
 8006b14:	4313      	orrs	r3, r2
 8006b16:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch ( pHandle->HallState )
 8006b1a:	3b01      	subs	r3, #1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8006b1c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    switch ( pHandle->HallState )
 8006b1e:	2b05      	cmp	r3, #5
 8006b20:	f200 8174 	bhi.w	8006e0c <HALL_TIMx_CC_IRQHandler+0x344>
 8006b24:	e8df f003 	tbb	[pc, r3]
 8006b28:	4d5c6e80 	.word	0x4d5c6e80
 8006b2c:	1e3b      	.short	0x1e3b
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8006b2e:	e9d0 2310 	ldrd	r2, r3, [r0, #64]	; 0x40
 8006b32:	6912      	ldr	r2, [r2, #16]
 8006b34:	4393      	bics	r3, r2
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8006b36:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006b38:	691c      	ldr	r4, [r3, #16]
 8006b3a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006b3c:	bf0c      	ite	eq
 8006b3e:	2201      	moveq	r2, #1
 8006b40:	2200      	movne	r2, #0
 8006b42:	43a3      	bics	r3, r4
 8006b44:	bf0c      	ite	eq
 8006b46:	2301      	moveq	r3, #1
 8006b48:	2300      	movne	r3, #0
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8006b50:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006b52:	6914      	ldr	r4, [r2, #16]
 8006b54:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006b56:	43a2      	bics	r2, r4
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8006b58:	bf08      	it	eq
 8006b5a:	f043 0301 	orreq.w	r3, r3, #1
 8006b5e:	e7da      	b.n	8006b16 <HALL_TIMx_CC_IRQHandler+0x4e>
}
 8006b60:	2000      	movs	r0, #0
 8006b62:	4770      	bx	lr
        if ( bPrevHallState == STATE_2 )
 8006b64:	f1bc 0f02 	cmp.w	ip, #2
 8006b68:	f000 808b 	beq.w	8006c82 <HALL_TIMx_CC_IRQHandler+0x1ba>
        else if ( bPrevHallState == STATE_4 )
 8006b6c:	f1bc 0f04 	cmp.w	ip, #4
 8006b70:	f000 80ac 	beq.w	8006ccc <HALL_TIMx_CC_IRQHandler+0x204>
    PrevDirection = pHandle->Direction;
 8006b74:	460b      	mov	r3, r1
    if (pHandle->HallMtpa == true)
 8006b76:	f890 20c7 	ldrb.w	r2, [r0, #199]	; 0xc7
 8006b7a:	b112      	cbz	r2, 8006b82 <HALL_TIMx_CC_IRQHandler+0xba>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8006b7c:	f8b0 20aa 	ldrh.w	r2, [r0, #170]	; 0xaa
 8006b80:	8082      	strh	r2, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 8006b82:	f890 204c 	ldrb.w	r2, [r0, #76]	; 0x4c
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	f040 80ac 	bne.w	8006ce4 <HALL_TIMx_CC_IRQHandler+0x21c>
      pHandle->FirstCapt++;
 8006b8c:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8006b90:	3301      	adds	r3, #1
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8006b98:	6b63      	ldr	r3, [r4, #52]	; 0x34
}
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	bd70      	pop	{r4, r5, r6, pc}
        if ( bPrevHallState == STATE_4 )
 8006b9e:	f1bc 0f04 	cmp.w	ip, #4
 8006ba2:	d078      	beq.n	8006c96 <HALL_TIMx_CC_IRQHandler+0x1ce>
        else if ( bPrevHallState == STATE_1 )
 8006ba4:	f1bc 0f01 	cmp.w	ip, #1
 8006ba8:	d1e4      	bne.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8006baa:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006bac:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8006bb0:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8006bb2:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8006bb4:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006bb8:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8006bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc0:	e04d      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_6 )
 8006bc2:	f1bc 0f06 	cmp.w	ip, #6
 8006bc6:	d077      	beq.n	8006cb8 <HALL_TIMx_CC_IRQHandler+0x1f0>
        else if ( bPrevHallState == STATE_5 )
 8006bc8:	f1bc 0f05 	cmp.w	ip, #5
 8006bcc:	d1d2      	bne.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8006bce:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006bd0:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006bd4:	22ff      	movs	r2, #255	; 0xff
 8006bd6:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8006bda:	f04f 33ff 	mov.w	r3, #4294967295
 8006bde:	e03e      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_1 )
 8006be0:	f1bc 0f01 	cmp.w	ip, #1
 8006be4:	d05e      	beq.n	8006ca4 <HALL_TIMx_CC_IRQHandler+0x1dc>
        else if ( bPrevHallState == STATE_2 )
 8006be6:	f1bc 0f02 	cmp.w	ip, #2
 8006bea:	d1c3      	bne.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006bec:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006bee:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8006bf2:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 8006bf4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006bf6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006bfa:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006c02:	e02c      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_3 )
 8006c04:	f1bc 0f03 	cmp.w	ip, #3
 8006c08:	d031      	beq.n	8006c6e <HALL_TIMx_CC_IRQHandler+0x1a6>
        else if ( bPrevHallState == STATE_6 )
 8006c0a:	f1bc 0f06 	cmp.w	ip, #6
 8006c0e:	d1b1      	bne.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c10:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006c12:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 8006c16:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8006c18:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c1a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006c1e:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c22:	f04f 33ff 	mov.w	r3, #4294967295
 8006c26:	e01a      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
        if ( bPrevHallState == STATE_5 )
 8006c28:	f1bc 0f05 	cmp.w	ip, #5
 8006c2c:	d00e      	beq.n	8006c4c <HALL_TIMx_CC_IRQHandler+0x184>
        else if ( bPrevHallState == STATE_3 )
 8006c2e:	f1bc 0f03 	cmp.w	ip, #3
 8006c32:	d19f      	bne.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006c34:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006c36:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8006c3a:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 8006c3c:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006c3e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006c42:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006c46:	f04f 33ff 	mov.w	r3, #4294967295
 8006c4a:	e008      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8006c4c:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006c4e:	f502 522a 	add.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 8006c52:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8006c54:	322a      	adds	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8006c56:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8006c5a:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
    if (pHandle->Direction != PrevDirection)
 8006c5e:	4299      	cmp	r1, r3
 8006c60:	d089      	beq.n	8006b76 <HALL_TIMx_CC_IRQHandler+0xae>
      pHandle->BufferFilled = 0 ;
 8006c62:	2200      	movs	r2, #0
 8006c64:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8006c68:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
 8006c6c:	e783      	b.n	8006b76 <HALL_TIMx_CC_IRQHandler+0xae>
                                                  + S16_60_PHASE_SHIFT );
 8006c6e:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006c70:	f502 42ff 	add.w	r2, r2, #32640	; 0x7f80
          pHandle->Direction = POSITIVE;
 8006c74:	2301      	movs	r3, #1
                                                  + S16_60_PHASE_SHIFT );
 8006c76:	327f      	adds	r2, #127	; 0x7f
          pHandle->Direction = POSITIVE;
 8006c78:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 8006c7c:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8006c80:	e7ed      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c82:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006c84:	f5a2 42aa 	sub.w	r2, r2, #21760	; 0x5500
          pHandle->Direction = POSITIVE;
 8006c88:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c8a:	3a55      	subs	r2, #85	; 0x55
          pHandle->Direction = POSITIVE;
 8006c8c:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8006c90:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8006c94:	e7e3      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8006c96:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006c98:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8006ca2:	e7dc      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006ca4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8006ca6:	f880 c0a2 	strb.w	ip, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8006caa:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 8006cae:	3355      	adds	r3, #85	; 0x55
 8006cb0:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8006cb4:	4663      	mov	r3, ip
 8006cb6:	e7d2      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006cb8:	8c42      	ldrh	r2, [r0, #34]	; 0x22
 8006cba:	f5a2 522a 	sub.w	r2, r2, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 8006cbe:	2301      	movs	r3, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006cc0:	3a2a      	subs	r2, #42	; 0x2a
          pHandle->Direction = POSITIVE;
 8006cc2:	f880 30a2 	strb.w	r3, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006cc6:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
 8006cca:	e7c8      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006ccc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006cce:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8006cd2:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8006cd4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006cd6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8006cda:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8006cde:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce2:	e7bc      	b.n	8006c5e <HALL_TIMx_CC_IRQHandler+0x196>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8006ce4:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8006ce8:	f890 c026 	ldrb.w	ip, [r0, #38]	; 0x26
 8006cec:	4562      	cmp	r2, ip
 8006cee:	d205      	bcs.n	8006cfc <HALL_TIMx_CC_IRQHandler+0x234>
        pHandle->BufferFilled++;
 8006cf0:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8006cf4:	3201      	adds	r2, #1
 8006cf6:	b2d2      	uxtb	r2, r2
 8006cf8:	f880 204d 	strb.w	r2, [r0, #77]	; 0x4d
 8006cfc:	6b66      	ldr	r6, [r4, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006cfe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006d00:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
      if ( pHandle->OVFCounter != 0u )
 8006d04:	f890 504e 	ldrb.w	r5, [r0, #78]	; 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006d08:	0412      	lsls	r2, r2, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 8006d0a:	b289      	uxth	r1, r1
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8006d0c:	fa12 f286 	uxtah	r2, r2, r6
      if ( pHandle->OVFCounter != 0u )
 8006d10:	f005 0eff 	and.w	lr, r5, #255	; 0xff
 8006d14:	2d00      	cmp	r5, #0
 8006d16:	d043      	beq.n	8006da0 <HALL_TIMx_CC_IRQHandler+0x2d8>
        hAux = hPrscBuf + 1u;
 8006d18:	3101      	adds	r1, #1
        wCaptBuf *= hAux;
 8006d1a:	b289      	uxth	r1, r1
 8006d1c:	fb01 f202 	mul.w	r2, r1, r2
        if ( pHandle->RatioInc )
 8006d20:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 8006d24:	2900      	cmp	r1, #0
 8006d26:	d045      	beq.n	8006db4 <HALL_TIMx_CC_IRQHandler+0x2ec>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 8006d28:	2100      	movs	r1, #0
 8006d2a:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
        if ( wCaptBuf < pHandle->MinPeriod )
 8006d2e:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 8006d32:	4291      	cmp	r1, r2
 8006d34:	d82f      	bhi.n	8006d96 <HALL_TIMx_CC_IRQHandler+0x2ce>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006d36:	f890 1098 	ldrb.w	r1, [r0, #152]	; 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8006d3a:	f8d0 50b8 	ldr.w	r5, [r0, #184]	; 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006d3e:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 8006d42:	eb00 0e81 	add.w	lr, r0, r1, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8006d46:	4295      	cmp	r5, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006d48:	f8de 6050 	ldr.w	r6, [lr, #80]	; 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8006d4c:	bf88      	it	hi
 8006d4e:	fb03 f502 	mulhi.w	r5, r3, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006d52:	eba4 0406 	sub.w	r4, r4, r6
          pHandle->SpeedFIFOIdx++;
 8006d56:	f101 0101 	add.w	r1, r1, #1
 8006d5a:	b2c9      	uxtb	r1, r1
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8006d5c:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8006d60:	bf8a      	itet	hi
 8006d62:	1964      	addhi	r4, r4, r5
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 8006d64:	435d      	mulls	r5, r3
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8006d66:	f8c0 409c 	strhi.w	r4, [r0, #156]	; 0x9c
          if ( pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize )
 8006d6a:	458c      	cmp	ip, r1
 8006d6c:	f8ce 5050 	str.w	r5, [lr, #80]	; 0x50
            pHandle->SpeedFIFOIdx = 0u;
 8006d70:	bf08      	it	eq
 8006d72:	2100      	moveq	r1, #0
 8006d74:	f880 1098 	strb.w	r1, [r0, #152]	; 0x98
          if ( pHandle->SensorIsReliable) 
 8006d78:	f890 1049 	ldrb.w	r1, [r0, #73]	; 0x49
 8006d7c:	b331      	cbz	r1, 8006dcc <HALL_TIMx_CC_IRQHandler+0x304>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8006d7e:	f890 104d 	ldrb.w	r1, [r0, #77]	; 0x4d
 8006d82:	458c      	cmp	ip, r1
 8006d84:	d937      	bls.n	8006df6 <HALL_TIMx_CC_IRQHandler+0x32e>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8006d86:	f8d0 10b4 	ldr.w	r1, [r0, #180]	; 0xb4
 8006d8a:	fbb1 f2f2 	udiv	r2, r1, r2
 8006d8e:	fb12 f303 	smulbb	r3, r2, r3
 8006d92:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0u;
 8006d96:	2300      	movs	r3, #0
 8006d98:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	bd70      	pop	{r4, r5, r6, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 8006da0:	f890 504a 	ldrb.w	r5, [r0, #74]	; 0x4a
 8006da4:	b1ad      	cbz	r5, 8006dd2 <HALL_TIMx_CC_IRQHandler+0x30a>
          hAux = hPrscBuf + 2u;
 8006da6:	3102      	adds	r1, #2
          wCaptBuf *= hAux;
 8006da8:	b289      	uxth	r1, r1
          pHandle->RatioDec = false;
 8006daa:	f880 e04a 	strb.w	lr, [r0, #74]	; 0x4a
          wCaptBuf *= hAux;
 8006dae:	fb01 f202 	mul.w	r2, r1, r2
          pHandle->RatioDec = false;
 8006db2:	e7bc      	b.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
 8006db4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 8006db6:	f8b0 50ae 	ldrh.w	r5, [r0, #174]	; 0xae
 8006dba:	428d      	cmp	r5, r1
 8006dbc:	d9b7      	bls.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
 8006dbe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 8006dc0:	3101      	adds	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8006dc2:	62a1      	str	r1, [r4, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8006dc4:	2101      	movs	r1, #1
 8006dc6:	f880 104b 	strb.w	r1, [r0, #75]	; 0x4b
 8006dca:	e7b0      	b.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
            pHandle->AvrElSpeedDpp = 0;
 8006dcc:	f8a0 10a4 	strh.w	r1, [r0, #164]	; 0xa4
 8006dd0:	e7e1      	b.n	8006d96 <HALL_TIMx_CC_IRQHandler+0x2ce>
          uint16_t hAux = hPrscBuf + 1u;
 8006dd2:	3101      	adds	r1, #1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006dd4:	b2b6      	uxth	r6, r6
          wCaptBuf *= hAux;
 8006dd6:	b289      	uxth	r1, r1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006dd8:	f5b6 4faa 	cmp.w	r6, #21760	; 0x5500
          wCaptBuf *= hAux;
 8006ddc:	fb01 f202 	mul.w	r2, r1, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006de0:	d2a5      	bcs.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006de2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 8006de4:	2900      	cmp	r1, #0
 8006de6:	d0a2      	beq.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
 8006de8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 8006dea:	3901      	subs	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8006dec:	62a1      	str	r1, [r4, #40]	; 0x28
              pHandle->RatioDec = true;
 8006dee:	2101      	movs	r1, #1
 8006df0:	f880 104a 	strb.w	r1, [r0, #74]	; 0x4a
 8006df4:	e79b      	b.n	8006d2e <HALL_TIMx_CC_IRQHandler+0x266>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 8006df6:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 8006dfa:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
 8006dfe:	fb92 fcfc 	sdiv	ip, r2, ip
 8006e02:	fb93 f3fc 	sdiv	r3, r3, ip
 8006e06:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
 8006e0a:	e7c4      	b.n	8006d96 <HALL_TIMx_CC_IRQHandler+0x2ce>
        pHandle->SensorIsReliable = false;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 8006e12:	e6af      	b.n	8006b74 <HALL_TIMx_CC_IRQHandler+0xac>

08006e14 <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8006e14:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8006e18:	b1e3      	cbz	r3, 8006e54 <HALL_TIMx_UP_IRQHandler+0x40>
{
 8006e1a:	b430      	push	{r4, r5}
    pHandle->OVFCounter++;
 8006e1c:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8006e20:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    pHandle->OVFCounter++;
 8006e22:	3301      	adds	r3, #1
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006e2a:	6a94      	ldr	r4, [r2, #40]	; 0x28
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8006e2c:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	; 0xc0
 8006e30:	f8b0 20c2 	ldrh.w	r2, [r0, #194]	; 0xc2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8006e34:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8006e38:	fb02 f303 	mul.w	r3, r2, r3
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 8006e3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006e40:	fb04 2202 	mla	r2, r4, r2, r2
 8006e44:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	4299      	cmp	r1, r3
 8006e4c:	d204      	bcs.n	8006e58 <HALL_TIMx_UP_IRQHandler+0x44>
}
 8006e4e:	2000      	movs	r0, #0
 8006e50:	bc30      	pop	{r4, r5}
 8006e52:	4770      	bx	lr
 8006e54:	2000      	movs	r0, #0
 8006e56:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8006e58:	f890 3020 	ldrb.w	r3, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	81c2      	strh	r2, [r0, #14]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8006e60:	bb0b      	cbnz	r3, 8006ea6 <HALL_TIMx_UP_IRQHandler+0x92>
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8006e62:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8006e64:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006e66:	6911      	ldr	r1, [r2, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8006e68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006e6a:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8006e6c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006e6e:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006e70:	e9d0 120c 	ldrd	r1, r2, [r0, #48]	; 0x30
 8006e74:	bf0c      	ite	eq
 8006e76:	2401      	moveq	r4, #1
 8006e78:	2400      	movne	r4, #0
 8006e7a:	43ab      	bics	r3, r5
 8006e7c:	bf0c      	ite	eq
 8006e7e:	2301      	moveq	r3, #1
 8006e80:	2300      	movne	r3, #0
 8006e82:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
 8006e8a:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006e8c:	bf08      	it	eq
 8006e8e:	f043 0301 	orreq.w	r3, r3, #1
  switch ( pHandle->HallState )
 8006e92:	1e5a      	subs	r2, r3, #1
 8006e94:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8006e98:	2a05      	cmp	r2, #5
 8006e9a:	d86f      	bhi.n	8006f7c <HALL_TIMx_UP_IRQHandler+0x168>
 8006e9c:	e8df f002 	tbb	[pc, r2]
 8006ea0:	52596067 	.word	0x52596067
 8006ea4:	1f4b      	.short	0x1f4b
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006ea6:	6b82      	ldr	r2, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8006ea8:	6c01      	ldr	r1, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006eaa:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006eac:	6914      	ldr	r4, [r2, #16]
 8006eae:	6909      	ldr	r1, [r1, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8006eb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006eb2:	691d      	ldr	r5, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006eb4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006eb6:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006eb8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006eba:	bf0c      	ite	eq
 8006ebc:	2101      	moveq	r1, #1
 8006ebe:	2100      	movne	r1, #0
 8006ec0:	43ab      	bics	r3, r5
 8006ec2:	bf0c      	ite	eq
 8006ec4:	2301      	moveq	r3, #1
 8006ec6:	2300      	movne	r3, #0
 8006ec8:	43a2      	bics	r2, r4
 8006eca:	bf0c      	ite	eq
 8006ecc:	2201      	moveq	r2, #1
 8006ece:	2200      	movne	r2, #0
 8006ed0:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006ed2:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006ed6:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006eda:	4313      	orrs	r3, r2
 8006edc:	e7d9      	b.n	8006e92 <HALL_TIMx_UP_IRQHandler+0x7e>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8006ede:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006ee0:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8006ee4:	3b3f      	subs	r3, #63	; 0x3f
 8006ee6:	b21b      	sxth	r3, r3
 8006ee8:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006eea:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006eee:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0u;
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
      pHandle->FirstCapt = 0u;
 8006ef8:	f880 204c 	strb.w	r2, [r0, #76]	; 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006efc:	b17c      	cbz	r4, 8006f1e <HALL_TIMx_UP_IRQHandler+0x10a>
 8006efe:	1e62      	subs	r2, r4, #1
 8006f00:	b2d3      	uxtb	r3, r2
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8006f02:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
 8006f06:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8006f0a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006f0e:	f100 034c 	add.w	r3, r0, #76	; 0x4c
 8006f12:	f843 1f04 	str.w	r1, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d1fb      	bne.n	8006f12 <HALL_TIMx_UP_IRQHandler+0xfe>
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006f1a:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0 ;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8006f24:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006f28:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8006f2c:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 8006f30:	bc30      	pop	{r4, r5}
 8006f32:	2000      	movs	r0, #0
 8006f34:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8006f36:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006f38:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8006f3c:	3315      	adds	r3, #21
 8006f3e:	b21b      	sxth	r3, r3
 8006f40:	8083      	strh	r3, [r0, #4]
      break;
 8006f42:	e7d2      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8006f44:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006f46:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8006f4a:	3b15      	subs	r3, #21
 8006f4c:	b21b      	sxth	r3, r3
 8006f4e:	8083      	strh	r3, [r0, #4]
      break;
 8006f50:	e7cb      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8006f52:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006f54:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8006f58:	332a      	adds	r3, #42	; 0x2a
 8006f5a:	b21b      	sxth	r3, r3
 8006f5c:	8083      	strh	r3, [r0, #4]
      break;
 8006f5e:	e7c4      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8006f60:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006f62:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8006f66:	3b2a      	subs	r3, #42	; 0x2a
 8006f68:	b21b      	sxth	r3, r3
 8006f6a:	8083      	strh	r3, [r0, #4]
      break;
 8006f6c:	e7bd      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8006f6e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8006f70:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8006f74:	333f      	adds	r3, #63	; 0x3f
 8006f76:	b21b      	sxth	r3, r3
 8006f78:	8083      	strh	r3, [r0, #4]
      break;
 8006f7a:	e7b6      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>
      pHandle->SensorIsReliable = false;
 8006f7c:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006f7e:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 8006f82:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 8006f86:	e7b0      	b.n	8006eea <HALL_TIMx_UP_IRQHandler+0xd6>

08006f88 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8006f88:	b510      	push	{r4, lr}
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 8006f8a:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 8006f8e:	4604      	mov	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 8006f90:	2100      	movs	r1, #0
 8006f92:	f001 fc9b 	bl	80088cc <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8006f96:	2300      	movs	r3, #0
 8006f98:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 8006f9c:	bd10      	pop	{r4, pc}
 8006f9e:	bf00      	nop

08006fa0 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8006fa0:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 8006fa4:	1c53      	adds	r3, r2, #1
 8006fa6:	b29b      	uxth	r3, r3
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8006fa8:	2b7f      	cmp	r3, #127	; 0x7f
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8006faa:	bf88      	it	hi
 8006fac:	2300      	movhi	r3, #0
{
 8006fae:	b500      	push	{lr}
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8006fb0:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8006fb4:	f100 0efe 	add.w	lr, r0, #254	; 0xfe
 8006fb8:	f8a0 2102 	strh.w	r2, [r0, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 8006fbc:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
  int32_t wAux = 0;
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	1e83      	subs	r3, r0, #2
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8006fc4:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8006fc8:	4573      	cmp	r3, lr
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8006fca:	4462      	add	r2, ip
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8006fcc:	d1fa      	bne.n	8006fc4 <MPM_CalcElMotorPower+0x24>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8006fce:	2a00      	cmp	r2, #0
 8006fd0:	bfb8      	it	lt
 8006fd2:	327f      	addlt	r2, #127	; 0x7f
 8006fd4:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8006fd6:	f8a0 2104 	strh.w	r2, [r0, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8006fda:	4608      	mov	r0, r1
 8006fdc:	f85d fb04 	ldr.w	pc, [sp], #4

08006fe0 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8006fe0:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop

08006fe8 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8006fe8:	8a03      	ldrh	r3, [r0, #16]
 8006fea:	8b42      	ldrh	r2, [r0, #26]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d306      	bcc.n	8006ffe <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8006ff0:	8b82      	ldrh	r2, [r0, #28]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d901      	bls.n	8006ffa <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 8006ff6:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8006ff8:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8006ffa:	8ac0      	ldrh	r0, [r0, #22]
 8006ffc:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8006ffe:	2008      	movs	r0, #8
 8007000:	4770      	bx	lr
 8007002:	bf00      	nop

08007004 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8007004:	2300      	movs	r3, #0
 8007006:	8203      	strh	r3, [r0, #16]
}
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop

0800700c <NTC_Init>:
{
 800700c:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 800700e:	7803      	ldrb	r3, [r0, #0]
{
 8007010:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007012:	b123      	cbz	r3, 800701e <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007014:	8a43      	ldrh	r3, [r0, #18]
 8007016:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8007018:	2200      	movs	r2, #0
 800701a:	82c2      	strh	r2, [r0, #22]
}
 800701c:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 800701e:	3004      	adds	r0, #4
 8007020:	f7fb fb92 	bl	8002748 <RCM_RegisterRegConv>
 8007024:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 8007028:	4620      	mov	r0, r4
 800702a:	f7ff ffeb 	bl	8007004 <NTC_Clear>
}
 800702e:	bd10      	pop	{r4, pc}

08007030 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8007030:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8007032:	7803      	ldrb	r3, [r0, #0]
{
 8007034:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007036:	b113      	cbz	r3, 800703e <NTC_CalcAvTemp+0xe>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 8007038:	2000      	movs	r0, #0
 800703a:	82e0      	strh	r0, [r4, #22]
  }

  return ( pHandle->hFaultState );
}
 800703c:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800703e:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8007042:	f7fb fc5d 	bl	8002900 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 8007046:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800704a:	4298      	cmp	r0, r3
 800704c:	d007      	beq.n	800705e <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 800704e:	8b23      	ldrh	r3, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8007050:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8007052:	1e59      	subs	r1, r3, #1
      wtemp += hAux;
 8007054:	fb01 0002 	mla	r0, r1, r2, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8007058:	fbb0 f0f3 	udiv	r0, r0, r3
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 800705c:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 800705e:	4620      	mov	r0, r4
 8007060:	f7ff ffc2 	bl	8006fe8 <NTC_SetFaultState>
 8007064:	82e0      	strh	r0, [r4, #22]
}
 8007066:	bd10      	pop	{r4, pc}

08007068 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8007068:	7803      	ldrb	r3, [r0, #0]
 800706a:	b983      	cbnz	r3, 800708e <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 800706c:	8a02      	ldrh	r2, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 800706e:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 8007070:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8007074:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 8007076:	1a52      	subs	r2, r2, r1
    wTemp *= pHandle->hSensitivity;
 8007078:	fb02 f303 	mul.w	r3, r2, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 800707c:	2b00      	cmp	r3, #0
 800707e:	bfbc      	itt	lt
 8007080:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8007084:	33ff      	addlt	r3, #255	; 0xff
 8007086:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 800708a:	b200      	sxth	r0, r0
 800708c:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 800708e:	8a80      	ldrh	r0, [r0, #20]
}
 8007090:	b200      	sxth	r0, r0
 8007092:	4770      	bx	lr

08007094 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8007094:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8007096:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007098:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800709a:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 800709c:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 800709e:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 80070a0:	6283      	str	r3, [r0, #40]	; 0x28
}
 80070a2:	4770      	bx	lr

080070a4 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 80070a4:	8081      	strh	r1, [r0, #4]
}
 80070a6:	4770      	bx	lr

080070a8 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 80070a8:	80c1      	strh	r1, [r0, #6]
}
 80070aa:	4770      	bx	lr

080070ac <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 80070ac:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop

080070b4 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 80070b4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop

080070bc <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 80070bc:	6081      	str	r1, [r0, #8]

  return;
}
 80070be:	4770      	bx	lr

080070c0 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 80070c0:	8b00      	ldrh	r0, [r0, #24]
 80070c2:	4770      	bx	lr

080070c4 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 80070c4:	8b40      	ldrh	r0, [r0, #26]
 80070c6:	4770      	bx	lr

080070c8 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 80070c8:	8441      	strh	r1, [r0, #34]	; 0x22
}
 80070ca:	4770      	bx	lr

080070cc <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 80070cc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop

080070d4 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80070d4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 80070d8:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 80070dc:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
{
 80070e0:	b510      	push	{r4, lr}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80070e2:	fb01 f303 	mul.w	r3, r1, r3
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 80070e6:	f9b0 e016 	ldrsh.w	lr, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 80070ea:	b162      	cbz	r2, 8007106 <PI_Controller+0x32>
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 80070ec:	fb01 f202 	mul.w	r2, r1, r2
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 80070f0:	6881      	ldr	r1, [r0, #8]

    if ( wIntegral_sum_temp < 0 )
 80070f2:	188c      	adds	r4, r1, r2
 80070f4:	d420      	bmi.n	8007138 <PI_Controller+0x64>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 80070f6:	2900      	cmp	r1, #0
 80070f8:	db2a      	blt.n	8007150 <PI_Controller+0x7c>
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 80070fa:	68c2      	ldr	r2, [r0, #12]
 80070fc:	42a2      	cmp	r2, r4
 80070fe:	db02      	blt.n	8007106 <PI_Controller+0x32>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8007100:	6902      	ldr	r2, [r0, #16]
 8007102:	42a2      	cmp	r2, r4
 8007104:	dd22      	ble.n	800714c <PI_Controller+0x78>
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8007106:	8b81      	ldrh	r1, [r0, #28]
 8007108:	410b      	asrs	r3, r1
 800710a:	8bc1      	ldrh	r1, [r0, #30]
 800710c:	fa42 f101 	asr.w	r1, r2, r1
 8007110:	440b      	add	r3, r1
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 8007112:	459c      	cmp	ip, r3
 8007114:	da05      	bge.n	8007122 <PI_Controller+0x4e>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 8007116:	ebac 0303 	sub.w	r3, ip, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 800711a:	441a      	add	r2, r3
 800711c:	6082      	str	r2, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 800711e:	4660      	mov	r0, ip
 8007120:	bd10      	pop	{r4, pc}
  else if ( wOutput_32 < hLowerOutputLimit )
 8007122:	459e      	cmp	lr, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
 8007124:	bfc9      	itett	gt
 8007126:	ebae 0303 	subgt.w	r3, lr, r3
  return ( ( int16_t )( wOutput_32 ) );
 800712a:	fa0f fc83 	sxthle.w	ip, r3
  pHandle->wIntegralTerm += wDischarge;
 800712e:	18d2      	addgt	r2, r2, r3
 8007130:	46f4      	movgt	ip, lr
 8007132:	6082      	str	r2, [r0, #8]
}
 8007134:	4660      	mov	r0, ip
 8007136:	bd10      	pop	{r4, pc}
      if ( pHandle->wIntegralTerm > 0 )
 8007138:	2900      	cmp	r1, #0
 800713a:	ddde      	ble.n	80070fa <PI_Controller+0x26>
        if ( wIntegral_Term > 0 )
 800713c:	2a00      	cmp	r2, #0
 800713e:	dddc      	ble.n	80070fa <PI_Controller+0x26>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007140:	68c2      	ldr	r2, [r0, #12]
 8007142:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007146:	428a      	cmp	r2, r1
 8007148:	d1dd      	bne.n	8007106 <PI_Controller+0x32>
          wIntegral_sum_temp = INT32_MAX;
 800714a:	4614      	mov	r4, r2
 800714c:	4622      	mov	r2, r4
 800714e:	e7da      	b.n	8007106 <PI_Controller+0x32>
          wIntegral_sum_temp = -INT32_MAX;
 8007150:	4902      	ldr	r1, [pc, #8]	; (800715c <PI_Controller+0x88>)
 8007152:	ea34 0422 	bics.w	r4, r4, r2, asr #32
 8007156:	bf28      	it	cs
 8007158:	460c      	movcs	r4, r1
 800715a:	e7ce      	b.n	80070fa <PI_Controller+0x26>
 800715c:	80000001 	.word	0x80000001

08007160 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 8007160:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
{
 8007164:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007166:	8b11      	ldrh	r1, [r2, #24]
 8007168:	89d4      	ldrh	r4, [r2, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 800716a:	8993      	ldrh	r3, [r2, #12]
 800716c:	8ad2      	ldrh	r2, [r2, #22]
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 800716e:	f8d0 6108 	ldr.w	r6, [r0, #264]	; 0x108
{
 8007172:	4605      	mov	r5, r0
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8007174:	fb14 f401 	smulbb	r4, r4, r1
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007178:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 800717c:	fb13 4402 	smlabb	r4, r3, r2, r4
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007180:	f7ff faa2 	bl	80066c8 <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 8007184:	1e23      	subs	r3, r4, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007186:	490f      	ldr	r1, [pc, #60]	; (80071c4 <PQD_CalcElMotorPower+0x64>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007188:	fb06 f000 	mul.w	r0, r6, r0
  wAux /= 65536;
 800718c:	bfb8      	it	lt
 800718e:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007192:	ea4f 72e0 	mov.w	r2, r0, asr #31
  wAux /= 65536;
 8007196:	bfb8      	it	lt
 8007198:	33ff      	addlt	r3, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800719a:	fb81 1000 	smull	r1, r0, r1, r0
 800719e:	ebc2 10a0 	rsb	r0, r2, r0, asr #6
  wAux /= 65536;
 80071a2:	141b      	asrs	r3, r3, #16

  wAux3 = wAux * wAux2;
 80071a4:	fb00 f303 	mul.w	r3, r0, r3
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 80071a8:	4907      	ldr	r1, [pc, #28]	; (80071c8 <PQD_CalcElMotorPower+0x68>)
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 80071aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80071ae:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 80071b0:	fb81 2103 	smull	r2, r1, r1, r3
 80071b4:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80071b6:	4628      	mov	r0, r5
 80071b8:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 80071bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80071c0:	f7ff beee 	b.w	8006fa0 <MPM_CalcElMotorPower>
 80071c4:	1b4e81b5 	.word	0x1b4e81b5
 80071c8:	66666667 	.word	0x66666667

080071cc <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 80071cc:	4b17      	ldr	r3, [pc, #92]	; (800722c <startTimers+0x60>)
 80071ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  if ( isTIM2ClockOn == 0 )
 80071d0:	07d2      	lsls	r2, r2, #31
 80071d2:	d415      	bmi.n	8007200 <startTimers+0x34>
  SET_BIT(RCC->APB1ENR, Periphs);
 80071d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071d6:	f042 0201 	orr.w	r2, r2, #1
 80071da:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80071dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80071de:	b082      	sub	sp, #8
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80071e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80071e4:	f002 0201 	and.w	r2, r2, #1
 80071e8:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80071ea:	9a01      	ldr	r2, [sp, #4]
 80071ec:	694a      	ldr	r2, [r1, #20]
 80071ee:	f042 0201 	orr.w	r2, r2, #1
 80071f2:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 80071f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071f6:	f022 0201 	bic.w	r2, r2, #1
 80071fa:	641a      	str	r2, [r3, #64]	; 0x40
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 80071fc:	b002      	add	sp, #8
 80071fe:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8007200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007204:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007206:	6859      	ldr	r1, [r3, #4]
 8007208:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800720c:	f041 0120 	orr.w	r1, r1, #32
 8007210:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007212:	6959      	ldr	r1, [r3, #20]
 8007214:	f041 0101 	orr.w	r1, r1, #1
 8007218:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800721a:	6859      	ldr	r1, [r3, #4]
 800721c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007220:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8007224:	430a      	orrs	r2, r1
 8007226:	605a      	str	r2, [r3, #4]
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40023800 	.word	0x40023800

08007230 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8007230:	b570      	push	{r4, r5, r6, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 8007232:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 8007234:	f014 0460 	ands.w	r4, r4, #96	; 0x60
 8007238:	d11c      	bne.n	8007274 <waitForPolarizationEnd+0x44>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 800723a:	6804      	ldr	r4, [r0, #0]
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 800723c:	3201      	adds	r2, #1
 800723e:	0855      	lsrs	r5, r2, #1
 8007240:	016d      	lsls	r5, r5, #5
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007242:	f06f 0602 	mvn.w	r6, #2
 8007246:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8007248:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 800724a:	f893 c000 	ldrb.w	ip, [r3]
 800724e:	f1bc 0f0f 	cmp.w	ip, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8007252:	f102 0e01 	add.w	lr, r2, #1
  while (*cnt < NB_CONVERSIONS)
 8007256:	d80c      	bhi.n	8007272 <waitForPolarizationEnd+0x42>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8007258:	6904      	ldr	r4, [r0, #16]
 800725a:	07a4      	lsls	r4, r4, #30
 800725c:	d5f5      	bpl.n	800724a <waitForPolarizationEnd+0x1a>
      hCalibrationPeriodCounter++;
 800725e:	fa1f f28e 	uxth.w	r2, lr
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8007262:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007264:	6106      	str	r6, [r0, #16]
 8007266:	d8f0      	bhi.n	800724a <waitForPolarizationEnd+0x1a>
      {
        if (*cnt < NB_CONVERSIONS)
 8007268:	781c      	ldrb	r4, [r3, #0]
 800726a:	2c0f      	cmp	r4, #15
 800726c:	d8ed      	bhi.n	800724a <waitForPolarizationEnd+0x1a>
        {
          *SWerror = 1u;
 800726e:	2301      	movs	r3, #1
 8007270:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8007272:	bd70      	pop	{r4, r5, r6, pc}
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 8007274:	2c60      	cmp	r4, #96	; 0x60
 8007276:	d1e1      	bne.n	800723c <waitForPolarizationEnd+0xc>
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 8007278:	3201      	adds	r2, #1
 800727a:	0155      	lsls	r5, r2, #5
 800727c:	e7e1      	b.n	8007242 <waitForPolarizationEnd+0x12>
 800727e:	bf00      	nop

08007280 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8007280:	6843      	ldr	r3, [r0, #4]
 8007282:	4718      	bx	r3

08007284 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8007284:	b510      	push	{r4, lr}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007286:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800728a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
{
 800728c:	b082      	sub	sp, #8
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800728e:	ea4f 4c21 	mov.w	ip, r1, asr #16
{
 8007292:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007294:	fb04 fc0c 	mul.w	ip, r4, ip
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8007298:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800729a:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800729e:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 80072a2:	eb01 034c 	add.w	r3, r1, ip, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 80072a6:	ebc1 014c 	rsb	r1, r1, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 80072aa:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 80072ae:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 80072b2:	f1b3 3fff 	cmp.w	r3, #4294967295
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 80072b6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 80072ba:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 80072be:	ea4f 0262 	mov.w	r2, r2, asr #1
  if ( wY < 0 )
 80072c2:	db7d      	blt.n	80073c0 <PWMC_SetPhaseVoltage+0x13c>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 80072c4:	f1b1 3fff 	cmp.w	r1, #4294967295
 80072c8:	db51      	blt.n	800736e <PWMC_SetPhaseVoltage+0xea>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80072ca:	ebbe 0e02 	subs.w	lr, lr, r2
 80072ce:	bf44      	itt	mi
 80072d0:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80072d4:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 80072d8:	2900      	cmp	r1, #0
 80072da:	bfbc      	itt	lt
 80072dc:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 80072e0:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	bfb8      	it	lt
 80072e8:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80072ec:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80072f0:	eb02 42ae 	add.w	r2, r2, lr, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80072f4:	bfb8      	it	lt
 80072f6:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 80072fa:	f04f 0c01 	mov.w	ip, #1
      wTimePhB = wTimePhA + wZ / 131072;
 80072fe:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007302:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_2;
 8007306:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhB;
 800730a:	8781      	strh	r1, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 800730c:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhC;
 800730e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 8007312:	f8b0 404e 	ldrh.w	r4, [r0, #78]	; 0x4e
 8007316:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800731a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800731e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007322:	b292      	uxth	r2, r2
 8007324:	b289      	uxth	r1, r1
 8007326:	b29b      	uxth	r3, r3
 8007328:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 800732a:	8642      	strh	r2, [r0, #50]	; 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 800732c:	8681      	strh	r1, [r0, #52]	; 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 800732e:	86c3      	strh	r3, [r0, #54]	; 0x36
  if ( pHandle->DTTest == 1u )
 8007330:	d118      	bne.n	8007364 <PWMC_SetPhaseVoltage+0xe0>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8007332:	f9b0 4048 	ldrsh.w	r4, [r0, #72]	; 0x48
 8007336:	2c00      	cmp	r4, #0
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8007338:	f8b0 4054 	ldrh.w	r4, [r0, #84]	; 0x54
 800733c:	bfcc      	ite	gt
 800733e:	1912      	addgt	r2, r2, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8007340:	1b12      	suble	r2, r2, r4
 8007342:	b292      	uxth	r2, r2
 8007344:	8642      	strh	r2, [r0, #50]	; 0x32
    }

    if ( pHandle->Ib > 0 )
 8007346:	f9b0 204a 	ldrsh.w	r2, [r0, #74]	; 0x4a
 800734a:	2a00      	cmp	r2, #0
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 800734c:	f9b0 204c 	ldrsh.w	r2, [r0, #76]	; 0x4c
      pHandle->CntPhB += pHandle->DTCompCnt;
 8007350:	bfcc      	ite	gt
 8007352:	1909      	addgt	r1, r1, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8007354:	1b09      	suble	r1, r1, r4
    if ( pHandle->Ic > 0 )
 8007356:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8007358:	b289      	uxth	r1, r1
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 800735a:	bfcc      	ite	gt
 800735c:	191b      	addgt	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 800735e:	1b1b      	suble	r3, r3, r4
 8007360:	8681      	strh	r1, [r0, #52]	; 0x34
 8007362:	86c3      	strh	r3, [r0, #54]	; 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8007364:	6983      	ldr	r3, [r0, #24]
}
 8007366:	b002      	add	sp, #8
 8007368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 800736c:	4718      	bx	r3
      if ( wX <= 0 )
 800736e:	f1bc 0f00 	cmp.w	ip, #0
 8007372:	dd4b      	ble.n	800740c <PWMC_SetPhaseVoltage+0x188>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007374:	ebbc 0e02 	subs.w	lr, ip, r2
 8007378:	bf44      	itt	mi
 800737a:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 800737e:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8007382:	2900      	cmp	r1, #0
 8007384:	bfb8      	it	lt
 8007386:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 800738a:	f04f 0300 	mov.w	r3, #0
        wTimePhB = wTimePhA + wZ / 131072;
 800738e:	bfb8      	it	lt
 8007390:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_1;
 8007394:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007398:	08a2      	lsrs	r2, r4, #2
        wTimePhC = wTimePhB - wX / 131072;
 800739a:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800739e:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80073a2:	bfb8      	it	lt
 80073a4:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 80073a8:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80073ac:	bfb8      	it	lt
 80073ae:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80073b2:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhA;
 80073b6:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 80073b8:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhC;
 80073ba:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
 80073be:	e7a8      	b.n	8007312 <PWMC_SetPhaseVoltage+0x8e>
    if ( wZ < 0 )
 80073c0:	f1b1 3fff 	cmp.w	r1, #4294967295
 80073c4:	db6f      	blt.n	80074a6 <PWMC_SetPhaseVoltage+0x222>
      if ( wX <= 0 )
 80073c6:	f1bc 0f00 	cmp.w	ip, #0
 80073ca:	dd46      	ble.n	800745a <PWMC_SetPhaseVoltage+0x1d6>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80073cc:	ebbe 0e0c 	subs.w	lr, lr, ip
 80073d0:	bf48      	it	mi
 80073d2:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 80073d6:	f04f 0202 	mov.w	r2, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80073da:	bf48      	it	mi
 80073dc:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bfb8      	it	lt
 80073e4:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 80073e8:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 80073ec:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80073f0:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 80073f4:	bfb8      	it	lt
 80073f6:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 80073fa:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80073fe:	eb03 416c 	add.w	r1, r3, ip, asr #17
        pHandle->lowDuty = wTimePhB;
 8007402:	8781      	strh	r1, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8007404:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 8007406:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 800740a:	e782      	b.n	8007312 <PWMC_SetPhaseVoltage+0x8e>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800740c:	ebbe 0e0c 	subs.w	lr, lr, ip
 8007410:	bf44      	itt	mi
 8007412:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8007416:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800741a:	2b00      	cmp	r3, #0
 800741c:	bfb8      	it	lt
 800741e:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 8007422:	f04f 0205 	mov.w	r2, #5
        wTimePhC = wTimePhA - wY / 131072;
 8007426:	bfb8      	it	lt
 8007428:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_6;
 800742c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
        wTimePhB = wTimePhC + wX / 131072;
 8007430:	f1bc 0100 	subs.w	r1, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007434:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8007438:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800743c:	bfb8      	it	lt
 800743e:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 8007442:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8007446:	bfb8      	it	lt
 8007448:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 800744c:	eb03 4161 	add.w	r1, r3, r1, asr #17
        pHandle->lowDuty = wTimePhA;
 8007450:	8782      	strh	r2, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhC;
 8007452:	87c3      	strh	r3, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhB;
 8007454:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 8007458:	e75b      	b.n	8007312 <PWMC_SetPhaseVoltage+0x8e>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800745a:	ebbc 0e02 	subs.w	lr, ip, r2
 800745e:	bf44      	itt	mi
 8007460:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8007464:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8007468:	2900      	cmp	r1, #0
 800746a:	bfb8      	it	lt
 800746c:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 8007470:	f04f 0303 	mov.w	r3, #3
        wTimePhB = wTimePhA + wZ / 131072;
 8007474:	bfb8      	it	lt
 8007476:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 800747a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800747e:	08a2      	lsrs	r2, r4, #2
        wTimePhC = wTimePhB - wX / 131072;
 8007480:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007484:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007488:	bfb8      	it	lt
 800748a:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 800748e:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007492:	bfb8      	it	lt
 8007494:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8007498:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhC;
 800749c:	8783      	strh	r3, [r0, #60]	; 0x3c
        pHandle->midDuty = wTimePhB;
 800749e:	87c1      	strh	r1, [r0, #62]	; 0x3e
        pHandle->highDuty = wTimePhA;
 80074a0:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
 80074a4:	e735      	b.n	8007312 <PWMC_SetPhaseVoltage+0x8e>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80074a6:	ebbe 0e02 	subs.w	lr, lr, r2
 80074aa:	bf44      	itt	mi
 80074ac:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 80074b0:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 80074b4:	2900      	cmp	r1, #0
 80074b6:	bfbc      	itt	lt
 80074b8:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 80074bc:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	bfb8      	it	lt
 80074c4:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80074c8:	ea4f 0294 	mov.w	r2, r4, lsr #2
 80074cc:	eb02 42ae 	add.w	r2, r2, lr, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80074d0:	bfb8      	it	lt
 80074d2:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 80074d6:	f04f 0c04 	mov.w	ip, #4
      wTimePhB = wTimePhA + wZ / 131072;
 80074da:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80074de:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_5;
 80074e2:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
      pHandle->lowDuty = wTimePhC;
 80074e6:	8783      	strh	r3, [r0, #60]	; 0x3c
      pHandle->midDuty = wTimePhA;
 80074e8:	87c2      	strh	r2, [r0, #62]	; 0x3e
      pHandle->highDuty = wTimePhB;
 80074ea:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80074ee:	e710      	b.n	8007312 <PWMC_SetPhaseVoltage+0x8e>

080074f0 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 80074f0:	6883      	ldr	r3, [r0, #8]
 80074f2:	4718      	bx	r3

080074f4 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 80074f4:	b510      	push	{r4, lr}
 80074f6:	4604      	mov	r4, r0
 80074f8:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 80074fa:	b199      	cbz	r1, 8007524 <PWMC_CurrentReadingCalibr+0x30>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 80074fc:	2901      	cmp	r1, #1
 80074fe:	d002      	beq.n	8007506 <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8007500:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8007502:	b002      	add	sp, #8
 8007504:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 8007506:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800750a:	b1cb      	cbz	r3, 8007540 <PWMC_CurrentReadingCalibr+0x4c>
      pHandle->OffCalibrWaitTimeCounter--;
 800750c:	3b01      	subs	r3, #1
 800750e:	b29b      	uxth	r3, r3
 8007510:	9101      	str	r1, [sp, #4]
 8007512:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1f2      	bne.n	8007500 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 800751a:	6903      	ldr	r3, [r0, #16]
 800751c:	4798      	blx	r3
        retVal = true;
 800751e:	9901      	ldr	r1, [sp, #4]
 8007520:	4608      	mov	r0, r1
 8007522:	e7ee      	b.n	8007502 <PWMC_CurrentReadingCalibr+0xe>
    PWMC_SwitchOffPWM( pHandle );
 8007524:	f7ff ffe4 	bl	80074f0 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8007528:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800752c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e5      	bne.n	8007500 <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 8007534:	4620      	mov	r0, r4
 8007536:	6923      	ldr	r3, [r4, #16]
 8007538:	4798      	blx	r3
      retVal = true;
 800753a:	2001      	movs	r0, #1
}
 800753c:	b002      	add	sp, #8
 800753e:	bd10      	pop	{r4, pc}
      retVal = true;
 8007540:	4608      	mov	r0, r1
}
 8007542:	b002      	add	sp, #8
 8007544:	bd10      	pop	{r4, pc}
 8007546:	bf00      	nop

08007548 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 8007548:	69c3      	ldr	r3, [r0, #28]
 800754a:	4718      	bx	r3

0800754c <R3_1_GetPhaseCurrents>:
  * @retval Ia and Ib current in ab_t format
  */
__weak void R3_1_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800754c:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 800754e:	b530      	push	{r4, r5, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007550:	685c      	ldr	r4, [r3, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007552:	6a22      	ldr	r2, [r4, #32]
 8007554:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007558:	6222      	str	r2, [r4, #32]
  uint8_t bSector;

  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  bSector = ( uint8_t )( pHandle->_Super.Sector );
 800755a:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a

  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 800755e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 8007562:	6d1c      	ldr	r4, [r3, #80]	; 0x50
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 8007564:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8007566:	682b      	ldr	r3, [r5, #0]
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 8007568:	6824      	ldr	r4, [r4, #0]
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 800756a:	005b      	lsls	r3, r3, #1
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 800756c:	ea4f 0c44 	mov.w	ip, r4, lsl #1
  hReg1 =  *pHandle->pParams_str->ADCDataReg1[bSector]*2;
 8007570:	b29b      	uxth	r3, r3
  hReg2 =  *pHandle->pParams_str->ADCDataReg2[bSector]*2;
 8007572:	fa1f fc8c 	uxth.w	ip, ip

  switch ( bSector )
 8007576:	2a05      	cmp	r2, #5
 8007578:	f200 80a6 	bhi.w	80076c8 <R3_1_GetPhaseCurrents+0x17c>
 800757c:	e8df f002 	tbb	[pc, r2]
 8007580:	031c1c36 	.word	0x031c1c36
 8007584:	3603      	.short	0x3603
    case SECTOR_4:
    case SECTOR_5:
    {
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8007586:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8007588:	1ad3      	subs	r3, r2, r3
      /* Saturation of Ia */
      if ( wAux < -INT16_MAX )
 800758a:	4a53      	ldr	r2, [pc, #332]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
 800758c:	4293      	cmp	r3, r2
 800758e:	db5a      	blt.n	8007646 <R3_1_GetPhaseCurrents+0xfa>
      {
        pStator_Currents->a = ( int16_t )wAux;
      }

      /* Ib = PhaseBOffset - ADC converted value) */
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8007590:	6e02      	ldr	r2, [r0, #96]	; 0x60

      /* Saturation of Ib */
      if ( wAux < -INT16_MAX )
 8007592:	4d51      	ldr	r5, [pc, #324]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
      else  if ( wAux > INT16_MAX )
 8007594:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8007598:	eba2 0c0c 	sub.w	ip, r2, ip
        pStator_Currents->a = INT16_MAX;
 800759c:	bfa8      	it	ge
 800759e:	f647 73ff 	movwge	r3, #32767	; 0x7fff
      if ( wAux < -INT16_MAX )
 80075a2:	45ac      	cmp	ip, r5
        pStator_Currents->a = ( int16_t )wAux;
 80075a4:	800b      	strh	r3, [r1, #0]
      if ( wAux < -INT16_MAX )
 80075a6:	da55      	bge.n	8007654 <R3_1_GetPhaseCurrents+0x108>
    default:
    {
    }
    break;
  }
  pHandle->_Super.Ia = pStator_Currents->a;
 80075a8:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = -INT16_MAX;
 80075ac:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80075ae:	fa1f f38e 	uxth.w	r3, lr
 80075b2:	f248 0201 	movw	r2, #32769	; 0x8001
 80075b6:	e031      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 80075b8:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 80075ba:	1ae4      	subs	r4, r4, r3
      if ( wAux < -INT16_MAX )
 80075bc:	4b46      	ldr	r3, [pc, #280]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
 80075be:	429c      	cmp	r4, r3
 80075c0:	db3b      	blt.n	800763a <R3_1_GetPhaseCurrents+0xee>
      else  if ( wAux > INT16_MAX )
 80075c2:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80075c6:	db6f      	blt.n	80076a8 <R3_1_GetPhaseCurrents+0x15c>
        pStator_Currents->a = INT16_MAX;
 80075c8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80075cc:	4613      	mov	r3, r2
 80075ce:	800a      	strh	r2, [r1, #0]
 80075d0:	4614      	mov	r4, r2
 80075d2:	4696      	mov	lr, r2
      wAux = -wAux -  ( int32_t )pStator_Currents->a;
 80075d4:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80075d6:	ebac 0202 	sub.w	r2, ip, r2
 80075da:	1b12      	subs	r2, r2, r4
      if ( wAux > INT16_MAX )
 80075dc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80075e0:	db4d      	blt.n	800767e <R3_1_GetPhaseCurrents+0x132>
        pStator_Currents->b = INT16_MAX;
 80075e2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80075e6:	804a      	strh	r2, [r1, #2]
 80075e8:	4615      	mov	r5, r2
 80075ea:	e017      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 80075ec:	6e04      	ldr	r4, [r0, #96]	; 0x60
      if ( wAux < -INT16_MAX )
 80075ee:	4a3a      	ldr	r2, [pc, #232]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 80075f0:	1ae3      	subs	r3, r4, r3
      if ( wAux < -INT16_MAX )
 80075f2:	4293      	cmp	r3, r2
 80075f4:	db1b      	blt.n	800762e <R3_1_GetPhaseCurrents+0xe2>
      else  if ( wAux > INT16_MAX )
 80075f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075fa:	db47      	blt.n	800768c <R3_1_GetPhaseCurrents+0x140>
        pStator_Currents->b = INT16_MAX;
 80075fc:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8007600:	461a      	mov	r2, r3
 8007602:	804b      	strh	r3, [r1, #2]
 8007604:	461d      	mov	r5, r3
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8007606:	6e44      	ldr	r4, [r0, #100]	; 0x64
 8007608:	ebac 0404 	sub.w	r4, ip, r4
 800760c:	1ae3      	subs	r3, r4, r3
      if ( wAux > INT16_MAX )
 800760e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007612:	db2c      	blt.n	800766e <R3_1_GetPhaseCurrents+0x122>
        pStator_Currents->a = INT16_MAX;
 8007614:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8007618:	800b      	strh	r3, [r1, #0]
 800761a:	469e      	mov	lr, r3
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800761c:	4413      	add	r3, r2
 800761e:	425b      	negs	r3, r3
  pHandle->_Super.Ia = pStator_Currents->a;
 8007620:	f8a0 e048 	strh.w	lr, [r0, #72]	; 0x48
  pHandle->_Super.Ib = pStator_Currents->b;
 8007624:	f8a0 504a 	strh.w	r5, [r0, #74]	; 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8007628:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
}
 800762c:	bd30      	pop	{r4, r5, pc}
        pStator_Currents->b = -INT16_MAX;
 800762e:	4613      	mov	r3, r2
 8007630:	804a      	strh	r2, [r1, #2]
 8007632:	461d      	mov	r5, r3
 8007634:	f248 0201 	movw	r2, #32769	; 0x8001
 8007638:	e7e5      	b.n	8007606 <R3_1_GetPhaseCurrents+0xba>
        pStator_Currents->a = -INT16_MAX;
 800763a:	461c      	mov	r4, r3
 800763c:	800b      	strh	r3, [r1, #0]
 800763e:	46a6      	mov	lr, r4
 8007640:	f248 0301 	movw	r3, #32769	; 0x8001
 8007644:	e7c6      	b.n	80075d4 <R3_1_GetPhaseCurrents+0x88>
        pStator_Currents->a = -INT16_MAX;
 8007646:	800a      	strh	r2, [r1, #0]
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8007648:	6e02      	ldr	r2, [r0, #96]	; 0x60
      if ( wAux < -INT16_MAX )
 800764a:	4d23      	ldr	r5, [pc, #140]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 800764c:	eba2 0c0c 	sub.w	ip, r2, ip
      if ( wAux < -INT16_MAX )
 8007650:	45ac      	cmp	ip, r5
 8007652:	dba9      	blt.n	80075a8 <R3_1_GetPhaseCurrents+0x5c>
      else  if ( wAux > INT16_MAX )
 8007654:	f5bc 4f00 	cmp.w	ip, #32768	; 0x8000
 8007658:	db1c      	blt.n	8007694 <R3_1_GetPhaseCurrents+0x148>
        pStator_Currents->b = INT16_MAX;
 800765a:	f647 73ff 	movw	r3, #32767	; 0x7fff
  pHandle->_Super.Ia = pStator_Currents->a;
 800765e:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = INT16_MAX;
 8007662:	804b      	strh	r3, [r1, #2]
 8007664:	461a      	mov	r2, r3
 8007666:	4615      	mov	r5, r2
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8007668:	fa1f f38e 	uxth.w	r3, lr
 800766c:	e7d6      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
      else  if ( wAux < -INT16_MAX )
 800766e:	4c1a      	ldr	r4, [pc, #104]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
 8007670:	42a3      	cmp	r3, r4
 8007672:	da1f      	bge.n	80076b4 <R3_1_GetPhaseCurrents+0x168>
        pStator_Currents->a = -INT16_MAX;
 8007674:	800c      	strh	r4, [r1, #0]
 8007676:	f248 0301 	movw	r3, #32769	; 0x8001
 800767a:	46a6      	mov	lr, r4
 800767c:	e7ce      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
      else  if ( wAux < -INT16_MAX )
 800767e:	4d16      	ldr	r5, [pc, #88]	; (80076d8 <R3_1_GetPhaseCurrents+0x18c>)
 8007680:	42aa      	cmp	r2, r5
 8007682:	da1d      	bge.n	80076c0 <R3_1_GetPhaseCurrents+0x174>
        pStator_Currents->b = -INT16_MAX;
 8007684:	804d      	strh	r5, [r1, #2]
 8007686:	f248 0201 	movw	r2, #32769	; 0x8001
 800768a:	e7c7      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->b = ( int16_t )wAux;
 800768c:	b21d      	sxth	r5, r3
 800768e:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8007690:	b29a      	uxth	r2, r3
 8007692:	e7b8      	b.n	8007606 <R3_1_GetPhaseCurrents+0xba>
  pHandle->_Super.Ia = pStator_Currents->a;
 8007694:	f9b1 e000 	ldrsh.w	lr, [r1]
        pStator_Currents->b = ( int16_t )wAux;
 8007698:	fa0f f58c 	sxth.w	r5, ip
 800769c:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800769e:	fa1f f38e 	uxth.w	r3, lr
 80076a2:	fa1f f28c 	uxth.w	r2, ip
 80076a6:	e7b9      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->a = ( int16_t )wAux;
 80076a8:	fa0f fe84 	sxth.w	lr, r4
 80076ac:	f8a1 e000 	strh.w	lr, [r1]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80076b0:	b2a3      	uxth	r3, r4
 80076b2:	e78f      	b.n	80075d4 <R3_1_GetPhaseCurrents+0x88>
        pStator_Currents->a = ( int16_t )wAux;
 80076b4:	fa0f fe83 	sxth.w	lr, r3
 80076b8:	f8a1 e000 	strh.w	lr, [r1]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80076bc:	b29b      	uxth	r3, r3
 80076be:	e7ad      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
        pStator_Currents->b = ( int16_t )wAux;
 80076c0:	b215      	sxth	r5, r2
 80076c2:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80076c4:	b292      	uxth	r2, r2
 80076c6:	e7a9      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
  pHandle->_Super.Ia = pStator_Currents->a;
 80076c8:	f9b1 e000 	ldrsh.w	lr, [r1]
  pHandle->_Super.Ib = pStator_Currents->b;
 80076cc:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 80076d0:	880b      	ldrh	r3, [r1, #0]
 80076d2:	884a      	ldrh	r2, [r1, #2]
 80076d4:	e7a2      	b.n	800761c <R3_1_GetPhaseCurrents+0xd0>
 80076d6:	bf00      	nop
 80076d8:	ffff8001 	.word	0xffff8001

080076dc <R3_1_HFCurrentsCalibrationAB>:
 * @retval It always returns {0,0} in ab_t format
 */
void R3_1_HFCurrentsCalibrationAB(PWMC_Handle_t *pHdl,ab_t* pStator_Currents)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80076dc:	6f83      	ldr	r3, [r0, #120]	; 0x78
{  
 80076de:	b410      	push	{r4}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80076e0:	685c      	ldr	r4, [r3, #4]
 80076e2:	6a22      	ldr	r2, [r4, #32]
 80076e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076e8:	6222      	str	r2, [r4, #32]
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80076ea:	f890 2073 	ldrb.w	r2, [r0, #115]	; 0x73
 80076ee:	2a0f      	cmp	r2, #15
 80076f0:	d813      	bhi.n	800771a <R3_1_HFCurrentsCalibrationAB+0x3e>
  {
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[pHandle->CalibSector];
 80076f2:	f890 4072 	ldrb.w	r4, [r0, #114]	; 0x72
 80076f6:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80076f8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80076fc:	6b9c      	ldr	r4, [r3, #56]	; 0x38
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 80076fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    pHandle->PhaseAOffset += *pHandle->pParams_str->ADCDataReg1[pHandle->CalibSector];
 8007700:	6824      	ldr	r4, [r4, #0]
 8007702:	4422      	add	r2, r4
 8007704:	65c2      	str	r2, [r0, #92]	; 0x5c
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8007706:	681c      	ldr	r4, [r3, #0]
    pHandle->PolarizationCounter++;
 8007708:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 800770c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    pHandle->PolarizationCounter++;
 800770e:	3301      	adds	r3, #1
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8007710:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8007712:	b2db      	uxtb	r3, r3
    pHandle->PhaseBOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 8007714:	6602      	str	r2, [r0, #96]	; 0x60
    pHandle->PolarizationCounter++;
 8007716:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 800771a:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 800771c:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 8007720:	600b      	str	r3, [r1, #0]
}
 8007722:	4770      	bx	lr

08007724 <R3_1_HFCurrentsCalibrationC>:
  *         the offset computation.
  * @param pHdl: handler of the current instance of the PWM component
  * @retval It always returns {0,0} in ab_t format
  */
__weak void R3_1_HFCurrentsCalibrationC(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
 8007724:	b410      	push	{r4}
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007726:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8007728:	6862      	ldr	r2, [r4, #4]
 800772a:	6a13      	ldr	r3, [r2, #32]
 800772c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007730:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8007732:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
 8007736:	2b0f      	cmp	r3, #15
 8007738:	d80e      	bhi.n	8007758 <R3_1_HFCurrentsCalibrationC+0x34>
  {
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 800773a:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 800773e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8007740:	3214      	adds	r2, #20
 8007742:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	441a      	add	r2, r3
    pHandle->PolarizationCounter++;
 800774a:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
    pHandle->PhaseCOffset += *pHandle->pParams_str->ADCDataReg2[pHandle->CalibSector];
 800774e:	6642      	str	r2, [r0, #100]	; 0x64
    pHandle->PolarizationCounter++;
 8007750:	3301      	adds	r3, #1
 8007752:	b2db      	uxtb	r3, r3
 8007754:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8007758:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 800775a:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 800775e:	600b      	str	r3, [r1, #0]
}
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop

08007764 <R3_1_TurnOnLowSides>:
  * @retval none
  */
__weak void R3_1_TurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007764:	6f81      	ldr	r1, [r0, #120]	; 0x78

  pHandle->_Super.TurnOnLowSidesAction = true;
 8007766:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800776a:	684a      	ldr	r2, [r1, #4]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800776c:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007770:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007772:	f06f 0001 	mvn.w	r0, #1
 8007776:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007778:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800777a:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800777c:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800777e:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1( TIMx, 0 );
  LL_TIM_OC_SetCompareCH2( TIMx, 0 );
  LL_TIM_OC_SetCompareCH3( TIMx, 0 );

  /* Wait until next update */
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 8007780:	07db      	lsls	r3, r3, #31
 8007782:	d5fc      	bpl.n	800777e <R3_1_TurnOnLowSides+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007784:	f06f 0301 	mvn.w	r3, #1
 8007788:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800778a:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800778c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007790:	6453      	str	r3, [r2, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);
  
  if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8007792:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8007796:	2b02      	cmp	r3, #2
 8007798:	d000      	beq.n	800779c <R3_1_TurnOnLowSides+0x38>
 800779a:	4770      	bx	lr
{
 800779c:	b410      	push	{r4}
  {
    /* Enable signals activation */
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800779e:	e9d1 2002 	ldrd	r2, r0, [r1, #8]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80077a2:	e9d1 3404 	ldrd	r3, r4, [r1, #16]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80077a6:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80077a8:	e9d1 4206 	ldrd	r4, r2, [r1, #24]
 80077ac:	6184      	str	r4, [r0, #24]
  }
  return; 
}
 80077ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077b2:	619a      	str	r2, [r3, #24]
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop

080077b8 <R3_1_SwitchOnPWM>:
  * @param pHdl handler of the current instance of the PWM component
  */
__weak void R3_1_SwitchOnPWM(PWMC_Handle_t *pHdl)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80077b8:	6f81      	ldr	r1, [r0, #120]	; 0x78

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 80077ba:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80077be:	684b      	ldr	r3, [r1, #4]
  pHandle->_Super.TurnOnLowSidesAction = false;
 80077c0:	f04f 0c00 	mov.w	ip, #0
{  
 80077c4:	b430      	push	{r4, r5}
  pHandle->_Super.TurnOnLowSidesAction = false;
 80077c6:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 80077ca:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80077cc:	6358      	str	r0, [r3, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 80077ce:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 80077d0:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80077d2:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80077d4:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 80077d8:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80077da:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80077dc:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 80077de:	07d2      	lsls	r2, r2, #31
 80077e0:	d5fc      	bpl.n	80077dc <R3_1_SwitchOnPWM+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80077e2:	f06f 0201 	mvn.w	r2, #1
 80077e6:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80077e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80077ee:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80077f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077f6:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80077f8:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 80077fc:	2a02      	cmp	r2, #2
 80077fe:	d008      	beq.n	8007812 <R3_1_SwitchOnPWM+0x5a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007800:	f06f 0201 	mvn.w	r2, #1
 8007804:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007806:	68da      	ldr	r2, [r3, #12]
 8007808:	f042 0201 	orr.w	r2, r2, #1
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 800780c:	bc30      	pop	{r4, r5}
 800780e:	60da      	str	r2, [r3, #12]
 8007810:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8007812:	6a18      	ldr	r0, [r3, #32]
 8007814:	f240 5255 	movw	r2, #1365	; 0x555
 8007818:	4210      	tst	r0, r2
 800781a:	d009      	beq.n	8007830 <R3_1_SwitchOnPWM+0x78>
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800781c:	e9d1 4002 	ldrd	r4, r0, [r1, #8]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007820:	e9d1 2504 	ldrd	r2, r5, [r1, #16]
 8007824:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007826:	e9d1 4106 	ldrd	r4, r1, [r1, #24]
 800782a:	6184      	str	r4, [r0, #24]
 800782c:	6191      	str	r1, [r2, #24]
}
 800782e:	e7e7      	b.n	8007800 <R3_1_SwitchOnPWM+0x48>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8007830:	e9d1 4005 	ldrd	r4, r0, [r1, #20]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007834:	688d      	ldr	r5, [r1, #8]
 8007836:	69ca      	ldr	r2, [r1, #28]
 8007838:	0424      	lsls	r4, r4, #16
 800783a:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800783c:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
 8007840:	0400      	lsls	r0, r0, #16
 8007842:	0412      	lsls	r2, r2, #16
 8007844:	61a8      	str	r0, [r5, #24]
 8007846:	61a2      	str	r2, [r4, #24]
}
 8007848:	e7da      	b.n	8007800 <R3_1_SwitchOnPWM+0x48>
 800784a:	bf00      	nop

0800784c <R3_1_SwitchOffPWM>:
  * @param pHdl handler of the current instance of the PWM component
  */
__weak void R3_1_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800784c:	6f81      	ldr	r1, [r0, #120]	; 0x78
 800784e:	684a      	ldr	r2, [r1, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007850:	68d3      	ldr	r3, [r2, #12]
 8007852:	f023 0301 	bic.w	r3, r3, #1
 8007856:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007858:	6c53      	ldr	r3, [r2, #68]	; 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 800785a:	f04f 0c00 	mov.w	ip, #0
 800785e:	f880 c042 	strb.w	ip, [r0, #66]	; 0x42

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (pHandle->BrakeActionLock == true)
 8007862:	f890 0076 	ldrb.w	r0, [r0, #118]	; 0x76
 8007866:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800786a:	6453      	str	r3, [r2, #68]	; 0x44
 800786c:	b918      	cbnz	r0, 8007876 <R3_1_SwitchOffPWM+0x2a>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800786e:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8007872:	2b02      	cmp	r3, #2
 8007874:	d009      	beq.n	800788a <R3_1_SwitchOffPWM+0x3e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007876:	f06f 0301 	mvn.w	r3, #1
 800787a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800787c:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 800787e:	07db      	lsls	r3, r3, #31
 8007880:	d5fc      	bpl.n	800787c <R3_1_SwitchOffPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007882:	f06f 0301 	mvn.w	r3, #1
 8007886:	6113      	str	r3, [r2, #16]
 8007888:	4770      	bx	lr
{
 800788a:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800788c:	e9d1 4005 	ldrd	r4, r0, [r1, #20]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007890:	688d      	ldr	r5, [r1, #8]
 8007892:	69cb      	ldr	r3, [r1, #28]
 8007894:	0424      	lsls	r4, r4, #16
 8007896:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007898:	e9d1 5403 	ldrd	r5, r4, [r1, #12]
 800789c:	041b      	lsls	r3, r3, #16
 800789e:	0400      	lsls	r0, r0, #16
 80078a0:	61a8      	str	r0, [r5, #24]
 80078a2:	61a3      	str	r3, [r4, #24]
 80078a4:	f06f 0301 	mvn.w	r3, #1
 80078a8:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80078aa:	6913      	ldr	r3, [r2, #16]
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
 80078ac:	07d9      	lsls	r1, r3, #31
 80078ae:	d5fc      	bpl.n	80078aa <R3_1_SwitchOffPWM+0x5e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80078b0:	f06f 0301 	mvn.w	r3, #1
  {}
  LL_TIM_ClearFlag_UPDATE(TIMx);

  return;
}
 80078b4:	bc30      	pop	{r4, r5}
 80078b6:	6113      	str	r3, [r2, #16]
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop

080078bc <R3_1_RLGetPhaseCurrents>:
  *         during RL detection phase
  * @param pHdl: handler of the current instance of the PWM component
  * @retval Ia and Ib current in ab_t format
  */
void R3_1_RLGetPhaseCurrents(PWMC_Handle_t *pHdl,ab_t* pStator_Currents)
{
 80078bc:	b410      	push	{r4}

  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80078be:	6f84      	ldr	r4, [r0, #120]	; 0x78
 80078c0:	6862      	ldr	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 80078c2:	6a13      	ldr	r3, [r2, #32]
 80078c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078c8:	6213      	str	r3, [r2, #32]
  int32_t wAux;
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
  
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]*2;
 80078ca:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 80078ce:	6e03      	ldr	r3, [r0, #96]	; 0x60
  
  /* Check saturation */
  if (wAux > -INT16_MAX)
 80078d0:	480d      	ldr	r0, [pc, #52]	; (8007908 <R3_1_RLGetPhaseCurrents+0x4c>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]*2;
 80078d2:	3214      	adds	r2, #20
 80078d4:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
  if (wAux > -INT16_MAX)
 80078de:	4283      	cmp	r3, r0
 80078e0:	db05      	blt.n	80078ee <R3_1_RLGetPhaseCurrents+0x32>
  {
    if (wAux < INT16_MAX)
 80078e2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80078e6:	4293      	cmp	r3, r2
 80078e8:	dc0b      	bgt.n	8007902 <R3_1_RLGetPhaseCurrents+0x46>
  else
  {
    wAux = -INT16_MAX;
  }
  /* First value read of Phase B*/
  pStator_Currents->a = ( int16_t )( wAux );
 80078ea:	b21b      	sxth	r3, r3
 80078ec:	e000      	b.n	80078f0 <R3_1_RLGetPhaseCurrents+0x34>
 80078ee:	4b07      	ldr	r3, [pc, #28]	; (800790c <R3_1_RLGetPhaseCurrents+0x50>)
  pStator_Currents->b = ( int16_t )( wAux );

}
 80078f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = ( int16_t )( wAux );
 80078f4:	2200      	movs	r2, #0
 80078f6:	f363 020f 	bfi	r2, r3, #0, #16
 80078fa:	f363 421f 	bfi	r2, r3, #16, #16
 80078fe:	600a      	str	r2, [r1, #0]
}
 8007900:	4770      	bx	lr
 8007902:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8007906:	e7f3      	b.n	80078f0 <R3_1_RLGetPhaseCurrents+0x34>
 8007908:	ffff8002 	.word	0xffff8002
 800790c:	ffff8001 	.word	0xffff8001

08007910 <R3_1_RLTurnOnLowSides>:
  * @retval none
  */
void R3_1_RLTurnOnLowSides(PWMC_Handle_t *pHdl)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007910:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8007912:	684a      	ldr	r2, [r1, #4]
{  
 8007914:	b410      	push	{r4}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007916:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800791a:	2400      	movs	r4, #0
 800791c:	6354      	str	r4, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800791e:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007920:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 8007922:	07db      	lsls	r3, r3, #31
 8007924:	d5fc      	bpl.n	8007920 <R3_1_RLTurnOnLowSides+0x10>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007926:	f06f 0301 	mvn.w	r3, #1
 800792a:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800792c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800792e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007932:	6453      	str	r3, [r2, #68]	; 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007934:	f891 306e 	ldrb.w	r3, [r1, #110]	; 0x6e
 8007938:	2b02      	cmp	r3, #2
 800793a:	d10a      	bne.n	8007952 <R3_1_RLTurnOnLowSides+0x42>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800793c:	6888      	ldr	r0, [r1, #8]
 800793e:	694c      	ldr	r4, [r1, #20]
 8007940:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007944:	6184      	str	r4, [r0, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007946:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800794a:	0412      	lsls	r2, r2, #16
 800794c:	041b      	lsls	r3, r3, #16
 800794e:	6182      	str	r2, [r0, #24]
 8007950:	618b      	str	r3, [r1, #24]
  }
  return; 
}
 8007952:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007956:	4770      	bx	lr

08007958 <R3_1_RLSwitchOnPWM>:
  * @retval none
  */
void R3_1_RLSwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007958:	6f81      	ldr	r1, [r0, #120]	; 0x78
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
  
  pHandle->_Super.TurnOnLowSidesAction = false;
 800795a:	2200      	movs	r2, #0
{
 800795c:	b430      	push	{r4, r5}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 800795e:	e9d1 4300 	ldrd	r4, r3, [r1]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007962:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  /* The following while cycles ensure the identification of the nergative counting mode of TIM1
   * for correct modification of Repetition Counter value of TIM1.*/

  /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction*/

  while ( ( TIMx->CR1 & DIR_MASK ) == DIR_MASK )
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	06d2      	lsls	r2, r2, #27
 800796a:	d4fc      	bmi.n	8007966 <R3_1_RLSwitchOnPWM+0xe>
  {
  }
  /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
  while ( ( TIMx->CR1 & DIR_MASK ) == 0u )
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	06d5      	lsls	r5, r2, #27
 8007970:	d5fc      	bpl.n	800796c <R3_1_RLSwitchOnPWM+0x14>
  /* Set channel 1 Compare/Capture register to 1 */
  LL_TIM_OC_SetCompareCH1(TIMx, 1u);

  /* Set channel 4 Compare/Capture register to trig ADC in the middle 
     of the PWM period */
  LL_TIM_OC_SetCompareCH4(TIMx,(( uint32_t )( pHandle->Half_PWMPeriod ) - 5u));
 8007972:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007976:	2001      	movs	r0, #1
 8007978:	3a05      	subs	r2, #5
 800797a:	6358      	str	r0, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 800797c:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800797e:	f06f 0201 	mvn.w	r2, #1
 8007982:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007984:	691a      	ldr	r2, [r3, #16]
  

  LL_TIM_ClearFlag_UPDATE( TIMx ); /* Clear flag to wait next update */

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 8007986:	07d2      	lsls	r2, r2, #31
 8007988:	d5fc      	bpl.n	8007984 <R3_1_RLSwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800798a:	f06f 0201 	mvn.w	r2, #1
 800798e:	611a      	str	r2, [r3, #16]
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007992:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007996:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007998:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800799a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800799e:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80079a0:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 80079a4:	2a02      	cmp	r2, #2
 80079a6:	d00b      	beq.n	80079c0 <R3_1_RLSwitchOnPWM+0x68>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80079a8:	f06f 0201 	mvn.w	r2, #1
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 80079ac:	f06f 0104 	mvn.w	r1, #4
 80079b0:	6021      	str	r1, [r4, #0]
 80079b2:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80079b4:	68da      	ldr	r2, [r3, #12]
 80079b6:	f042 0201 	orr.w	r2, r2, #1

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 80079ba:	bc30      	pop	{r4, r5}
 80079bc:	60da      	str	r2, [r3, #12]
 80079be:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80079c0:	6a18      	ldr	r0, [r3, #32]
 80079c2:	f240 5255 	movw	r2, #1365	; 0x555
 80079c6:	4210      	tst	r0, r2
 80079c8:	d00a      	beq.n	80079e0 <R3_1_RLSwitchOnPWM+0x88>
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80079ca:	688a      	ldr	r2, [r1, #8]
 80079cc:	6948      	ldr	r0, [r1, #20]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80079ce:	6190      	str	r0, [r2, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80079d0:	68ca      	ldr	r2, [r1, #12]
 80079d2:	6988      	ldr	r0, [r1, #24]
 80079d4:	6190      	str	r0, [r2, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80079d6:	69ca      	ldr	r2, [r1, #28]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80079d8:	6909      	ldr	r1, [r1, #16]
 80079da:	0412      	lsls	r2, r2, #16
 80079dc:	618a      	str	r2, [r1, #24]
}
 80079de:	e7e3      	b.n	80079a8 <R3_1_RLSwitchOnPWM+0x50>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80079e0:	e9d1 0205 	ldrd	r0, r2, [r1, #20]
 80079e4:	688d      	ldr	r5, [r1, #8]
 80079e6:	0400      	lsls	r0, r0, #16
 80079e8:	61a8      	str	r0, [r5, #24]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80079ea:	68c8      	ldr	r0, [r1, #12]
 80079ec:	0412      	lsls	r2, r2, #16
 80079ee:	6182      	str	r2, [r0, #24]
 80079f0:	69ca      	ldr	r2, [r1, #28]
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80079f2:	6909      	ldr	r1, [r1, #16]
 80079f4:	0412      	lsls	r2, r2, #16
 80079f6:	618a      	str	r2, [r1, #24]
}
 80079f8:	e7d6      	b.n	80079a8 <R3_1_RLSwitchOnPWM+0x50>
 80079fa:	bf00      	nop

080079fc <R3_1_Init>:
{
 80079fc:	b430      	push	{r4, r5}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80079fe:	6f84      	ldr	r4, [r0, #120]	; 0x78
  ADC_TypeDef* ADCx  = pHandle->pParams_str->ADCx;
 8007a00:	6823      	ldr	r3, [r4, #0]
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007a02:	6862      	ldr	r2, [r4, #4]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8007a04:	6859      	ldr	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8007a06:	f06f 0502 	mvn.w	r5, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8007a0a:	f021 0120 	bic.w	r1, r1, #32
 8007a0e:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8007a10:	601d      	str	r5, [r3, #0]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8007a12:	6859      	ldr	r1, [r3, #4]
 8007a14:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007a18:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8007a1a:	f06f 0104 	mvn.w	r1, #4
 8007a1e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007a20:	6811      	ldr	r1, [r2, #0]
 8007a22:	f021 0101 	bic.w	r1, r1, #1
 8007a26:	6011      	str	r1, [r2, #0]
    if ( TIMx == TIM1 )
 8007a28:	491a      	ldr	r1, [pc, #104]	; (8007a94 <R3_1_Init+0x98>)
 8007a2a:	428a      	cmp	r2, r1
 8007a2c:	d02c      	beq.n	8007a88 <R3_1_Init+0x8c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8007a2e:	f06f 0180 	mvn.w	r1, #128	; 0x80
 8007a32:	6111      	str	r1, [r2, #16]
    if ( ( pHandle->pParams_str->EmergencyStop ) != DISABLE )
 8007a34:	f894 106c 	ldrb.w	r1, [r4, #108]	; 0x6c
 8007a38:	b119      	cbz	r1, 8007a42 <R3_1_Init+0x46>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8007a3a:	68d1      	ldr	r1, [r2, #12]
 8007a3c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8007a40:	60d1      	str	r1, [r2, #12]
  SET_BIT(TIMx->CCER, Channels);
 8007a42:	6a11      	ldr	r1, [r2, #32]
 8007a44:	f441 61aa 	orr.w	r1, r1, #1360	; 0x550
 8007a48:	f041 0105 	orr.w	r1, r1, #5
 8007a4c:	6211      	str	r1, [r2, #32]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8007a4e:	689a      	ldr	r2, [r3, #8]
 8007a50:	f042 0201 	orr.w	r2, r2, #1
 8007a54:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8007a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8007a58:	f06f 0404 	mvn.w	r4, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8007a5c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007a60:	62da      	str	r2, [r3, #44]	; 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8007a62:	601c      	str	r4, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a6a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
 8007a6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    pHandle->OverCurrentFlag = false;
 8007a6e:	2100      	movs	r1, #0
    pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007a70:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
 8007a74:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007a78:	66c4      	str	r4, [r0, #108]	; 0x6c
 8007a7a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007a7c:	bc30      	pop	{r4, r5}
    pHandle->OverCurrentFlag = false;
 8007a7e:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
    pHandle->_Super.DTTest = 0u;
 8007a82:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
}
 8007a86:	4770      	bx	lr
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8007a88:	4d03      	ldr	r5, [pc, #12]	; (8007a98 <R3_1_Init+0x9c>)
 8007a8a:	68e9      	ldr	r1, [r5, #12]
 8007a8c:	f041 0101 	orr.w	r1, r1, #1
 8007a90:	60e9      	str	r1, [r5, #12]
}
 8007a92:	e7cc      	b.n	8007a2e <R3_1_Init+0x32>
 8007a94:	40010000 	.word	0x40010000
 8007a98:	e0042000 	.word	0xe0042000

08007a9c <R3_1_CurrentReadingCalibration>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007a9c:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8007a9e:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007aa0:	685d      	ldr	r5, [r3, #4]
  pHandle->PhaseAOffset = 0u;
 8007aa2:	2600      	movs	r6, #0
  pHandle->PolarizationCounter = 0u;
 8007aa4:	f880 6073 	strb.w	r6, [r0, #115]	; 0x73
  CLEAR_BIT(TIMx->CCER, Channels);
 8007aa8:	6a2b      	ldr	r3, [r5, #32]
  pHandle->PhaseAOffset = 0u;
 8007aaa:	65c6      	str	r6, [r0, #92]	; 0x5c
 8007aac:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 8007ab0:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseCOffset = 0u;
 8007ab4:	e9c0 6618 	strd	r6, r6, [r0, #96]	; 0x60
 8007ab8:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationAB;
 8007aba:	4b34      	ldr	r3, [pc, #208]	; (8007b8c <R3_1_CurrentReadingCalibration+0xf0>)
 8007abc:	6043      	str	r3, [r0, #4]
{
 8007abe:	4604      	mov	r4, r0
  pHandle->CalibSector = SECTOR_5;
 8007ac0:	2704      	movs	r7, #4
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 8007ac2:	4b33      	ldr	r3, [pc, #204]	; (8007b90 <R3_1_CurrentReadingCalibration+0xf4>)
 8007ac4:	6183      	str	r3, [r0, #24]
{
 8007ac6:	b083      	sub	sp, #12
  pHandle->CalibSector = SECTOR_5;
 8007ac8:	f880 7072 	strb.w	r7, [r0, #114]	; 0x72
  pHandle->_Super.Sector = SECTOR_5; 
 8007acc:	f880 703a 	strb.w	r7, [r0, #58]	; 0x3a
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8007ad0:	f7ff fe72 	bl	80077b8 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8007ad4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8007ad6:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8007ada:	f893 206d 	ldrb.w	r2, [r3, #109]	; 0x6d
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f104 0373 	add.w	r3, r4, #115	; 0x73
 8007ae4:	e9cd 1300 	strd	r1, r3, [sp]
 8007ae8:	f7ff fba2 	bl	8007230 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 8007aec:	4620      	mov	r0, r4
 8007aee:	f7ff fead 	bl	800784c <R3_1_SwitchOffPWM>
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 8007af2:	4a28      	ldr	r2, [pc, #160]	; (8007b94 <R3_1_CurrentReadingCalibration+0xf8>)
 8007af4:	6062      	str	r2, [r4, #4]
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8007af6:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 8007af8:	f884 6073 	strb.w	r6, [r4, #115]	; 0x73
  pHandle->CalibSector = SECTOR_1;
 8007afc:	f884 6072 	strb.w	r6, [r4, #114]	; 0x72
  pHandle->_Super.Sector = SECTOR_1; 
 8007b00:	f884 603a 	strb.w	r6, [r4, #58]	; 0x3a
  R3_1_SwitchOnPWM( &pHandle->_Super );
 8007b04:	f7ff fe58 	bl	80077b8 <R3_1_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8007b08:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8007b0a:	e9dd 1300 	ldrd	r1, r3, [sp]
 8007b0e:	f892 206d 	ldrb.w	r2, [r2, #109]	; 0x6d
 8007b12:	4628      	mov	r0, r5
 8007b14:	f7ff fb8c 	bl	8007230 <waitForPolarizationEnd>
  R3_1_SwitchOffPWM( &pHandle->_Super );
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f7ff fe97 	bl	800784c <R3_1_SwitchOffPWM>
  pHandle->PhaseAOffset >>= 3;
 8007b1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007b20:	08db      	lsrs	r3, r3, #3
 8007b22:	65e3      	str	r3, [r4, #92]	; 0x5c
  pHandle->PhaseBOffset >>= 3;
 8007b24:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007b26:	08db      	lsrs	r3, r3, #3
 8007b28:	6623      	str	r3, [r4, #96]	; 0x60
  pHandle->PhaseCOffset >>= 3;
 8007b2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b2c:	08db      	lsrs	r3, r3, #3
 8007b2e:	6663      	str	r3, [r4, #100]	; 0x64
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8007b30:	4b19      	ldr	r3, [pc, #100]	; (8007b98 <R3_1_CurrentReadingCalibration+0xfc>)
 8007b32:	6063      	str	r3, [r4, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointSectX;
 8007b34:	4b19      	ldr	r3, [pc, #100]	; (8007b9c <R3_1_CurrentReadingCalibration+0x100>)
 8007b36:	61a3      	str	r3, [r4, #24]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007b38:	69ab      	ldr	r3, [r5, #24]
 8007b3a:	f023 0308 	bic.w	r3, r3, #8
 8007b3e:	61ab      	str	r3, [r5, #24]
 8007b40:	69ab      	ldr	r3, [r5, #24]
 8007b42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b46:	61ab      	str	r3, [r5, #24]
 8007b48:	69eb      	ldr	r3, [r5, #28]
 8007b4a:	f023 0308 	bic.w	r3, r3, #8
 8007b4e:	61eb      	str	r3, [r5, #28]
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->Half_PWMPeriod);
 8007b50:	f8b4 3070 	ldrh.w	r3, [r4, #112]	; 0x70
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007b54:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007b56:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007b58:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007b5a:	69ab      	ldr	r3, [r5, #24]
 8007b5c:	f043 0308 	orr.w	r3, r3, #8
 8007b60:	61ab      	str	r3, [r5, #24]
 8007b62:	69ab      	ldr	r3, [r5, #24]
 8007b64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007b68:	61ab      	str	r3, [r5, #24]
 8007b6a:	69eb      	ldr	r3, [r5, #28]
 8007b6c:	f043 0308 	orr.w	r3, r3, #8
 8007b70:	61eb      	str	r3, [r5, #28]
  pHandle->_Super.Sector = SECTOR_5;
 8007b72:	f884 703a 	strb.w	r7, [r4, #58]	; 0x3a
  SET_BIT(TIMx->CCER, Channels);
 8007b76:	6a2b      	ldr	r3, [r5, #32]
 8007b78:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8007b7c:	f043 0305 	orr.w	r3, r3, #5
 8007b80:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 8007b82:	f884 6076 	strb.w	r6, [r4, #118]	; 0x76
}
 8007b86:	b003      	add	sp, #12
 8007b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	080076dd 	.word	0x080076dd
 8007b90:	08007bcd 	.word	0x08007bcd
 8007b94:	08007725 	.word	0x08007725
 8007b98:	0800754d 	.word	0x0800754d
 8007b9c:	08007bed 	.word	0x08007bed

08007ba0 <R3_1_WriteTIMRegisters>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007ba0:	6f83      	ldr	r3, [r0, #120]	; 0x78
  LL_TIM_OC_SetCompareCH2 (TIMx,pHandle->_Super.CntPhB);
 8007ba2:	8e82      	ldrh	r2, [r0, #52]	; 0x34
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007ba4:	685b      	ldr	r3, [r3, #4]
  LL_TIM_OC_SetCompareCH3 (TIMx,pHandle->_Super.CntPhC);
 8007ba6:	8ec1      	ldrh	r1, [r0, #54]	; 0x36
{
 8007ba8:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->_Super.CntPhA);
 8007baa:	8e44      	ldrh	r4, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007bac:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007bae:	639a      	str	r2, [r3, #56]	; 0x38
  if ( pHandle->_Super.SWerror == 1u )
 8007bb0:	8f02      	ldrh	r2, [r0, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007bb2:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
}
 8007bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
  if ( pHandle->_Super.SWerror == 1u )
 8007bba:	2a01      	cmp	r2, #1
    hAux = MC_FOC_DURATION;
 8007bbc:	bf12      	itee	ne
 8007bbe:	f3c3 3200 	ubfxne	r2, r3, #12, #1
    pHandle->_Super.SWerror = 0u;
 8007bc2:	2300      	moveq	r3, #0
 8007bc4:	8703      	strheq	r3, [r0, #56]	; 0x38
}
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop

08007bcc <R3_1_SetADCSampPointCalibration>:
{
 8007bcc:	b510      	push	{r4, lr}
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8007bce:	f8b0 1070 	ldrh.w	r1, [r0, #112]	; 0x70
  pHandle->_Super.Sector = pHandle->CalibSector;
 8007bd2:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8007bd6:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007bda:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8007bde:	3901      	subs	r1, #1
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007be0:	66c4      	str	r4, [r0, #108]	; 0x6c
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8007be2:	b289      	uxth	r1, r1
 8007be4:	f7ff ffdc 	bl	8007ba0 <R3_1_WriteTIMRegisters>
}
 8007be8:	bd10      	pop	{r4, pc}
 8007bea:	bf00      	nop

08007bec <R3_1_SetADCSampPointSectX>:
{
 8007bec:	b510      	push	{r4, lr}
  register uint16_t lowDuty = pHdl->lowDuty;
 8007bee:	8f81      	ldrh	r1, [r0, #60]	; 0x3c
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 8007bf0:	f8b0 e070 	ldrh.w	lr, [r0, #112]	; 0x70
 8007bf4:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8007bf6:	ebae 0201 	sub.w	r2, lr, r1
 8007bfa:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8007bfe:	b292      	uxth	r2, r2
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d908      	bls.n	8007c16 <R3_1_SetADCSampPointSectX+0x2a>
    pHandle->_Super.Sector = SECTOR_5;
 8007c04:	2304      	movs	r3, #4
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 8007c06:	f10e 31ff 	add.w	r1, lr, #4294967295
    pHandle->_Super.Sector = SECTOR_5;
 8007c0a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 8007c0e:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8007c10:	f7ff ffc6 	bl	8007ba0 <R3_1_WriteTIMRegisters>
}
 8007c14:	bd10      	pop	{r4, pc}
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 8007c16:	f8b0 c03e 	ldrh.w	ip, [r0, #62]	; 0x3e
 8007c1a:	eba1 0c0c 	sub.w	ip, r1, ip
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 8007c1e:	fa1f fc8c 	uxth.w	ip, ip
 8007c22:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8007c26:	d906      	bls.n	8007c36 <R3_1_SetADCSampPointSectX+0x4a>
      hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 8007c28:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8007c2c:	1ac9      	subs	r1, r1, r3
 8007c2e:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8007c30:	f7ff ffb6 	bl	8007ba0 <R3_1_WriteTIMRegisters>
}
 8007c34:	bd10      	pop	{r4, pc}
      hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 8007c36:	440b      	add	r3, r1
 8007c38:	b299      	uxth	r1, r3
      if ( hCntSmp >= pHandle->Half_PWMPeriod )
 8007c3a:	458e      	cmp	lr, r1
 8007c3c:	d8e8      	bhi.n	8007c10 <R3_1_SetADCSampPointSectX+0x24>
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 8007c3e:	43c9      	mvns	r1, r1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8007c40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 8007c44:	eb01 014e 	add.w	r1, r1, lr, lsl #1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8007c48:	66c3      	str	r3, [r0, #108]	; 0x6c
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 8007c4a:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8007c4c:	f7ff ffa8 	bl	8007ba0 <R3_1_WriteTIMRegisters>
}
 8007c50:	bd10      	pop	{r4, pc}
 8007c52:	bf00      	nop

08007c54 <R3_1_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007c54:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8007c56:	b430      	push	{r4, r5}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007c58:	e9d1 2400 	ldrd	r2, r4, [r1]
{
 8007c5c:	4603      	mov	r3, r0
  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
 8007c5e:	6890      	ldr	r0, [r2, #8]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 8007c60:	6edd      	ldr	r5, [r3, #108]	; 0x6c
  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
 8007c62:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8007c66:	6090      	str	r0, [r2, #8]
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 8007c68:	f893 003a 	ldrb.w	r0, [r3, #58]	; 0x3a
 8007c6c:	3008      	adds	r0, #8
 8007c6e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007c72:	6391      	str	r1, [r2, #56]	; 0x38
  SET_BIT(TIMx->CCER, Channels);
 8007c74:	6a20      	ldr	r0, [r4, #32]
 8007c76:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8007c7a:	6220      	str	r0, [r4, #32]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 8007c7c:	6891      	ldr	r1, [r2, #8]
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007c7e:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
 8007c82:	4329      	orrs	r1, r5
 8007c84:	6091      	str	r1, [r2, #8]
}
 8007c86:	f103 0046 	add.w	r0, r3, #70	; 0x46
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8007c8a:	66dc      	str	r4, [r3, #108]	; 0x6c
}
 8007c8c:	bc30      	pop	{r4, r5}
 8007c8e:	4770      	bx	lr

08007c90 <R3_1_BRK_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 8007c90:	f890 3076 	ldrb.w	r3, [r0, #118]	; 0x76
 8007c94:	b923      	cbnz	r3, 8007ca0 <R3_1_BRK_IRQHandler+0x10>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007c96:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8007c98:	f893 206e 	ldrb.w	r2, [r3, #110]	; 0x6e
 8007c9c:	2a02      	cmp	r2, #2
 8007c9e:	d004      	beq.n	8007caa <R3_1_BRK_IRQHandler+0x1a>
  pHandle->OverCurrentFlag = true;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
}
 8007ca6:	3046      	adds	r0, #70	; 0x46
 8007ca8:	4770      	bx	lr
{
 8007caa:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8007cac:	e9d3 4105 	ldrd	r4, r1, [r3, #20]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007cb0:	689d      	ldr	r5, [r3, #8]
 8007cb2:	69da      	ldr	r2, [r3, #28]
 8007cb4:	0424      	lsls	r4, r4, #16
 8007cb6:	61ac      	str	r4, [r5, #24]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007cb8:	e9d3 5403 	ldrd	r5, r4, [r3, #12]
 8007cbc:	0409      	lsls	r1, r1, #16
 8007cbe:	0412      	lsls	r2, r2, #16
  pHandle->OverCurrentFlag = true;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	61a9      	str	r1, [r5, #24]
}
 8007cc4:	3046      	adds	r0, #70	; 0x46
 8007cc6:	61a2      	str	r2, [r4, #24]
  pHandle->OverCurrentFlag = true;
 8007cc8:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
}
 8007ccc:	bc30      	pop	{r4, r5}
 8007cce:	4770      	bx	lr

08007cd0 <R3_1_IsOverCurrentOccurred>:
  if (pHandle->OverCurrentFlag == true )
 8007cd0:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8007cd4:	b90b      	cbnz	r3, 8007cda <R3_1_IsOverCurrentOccurred+0xa>
  uint16_t retVal = MC_NO_FAULTS;
 8007cd6:	4618      	mov	r0, r3
}
 8007cd8:	4770      	bx	lr
    pHandle->OverCurrentFlag = false;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    retVal |= MC_BREAK_IN;
 8007ce0:	2040      	movs	r0, #64	; 0x40
 8007ce2:	4770      	bx	lr

08007ce4 <R3_1_RLDetectionModeEnable>:
  if (pHandle->_Super.RLDetectionMode == false)
 8007ce4:	f890 1047 	ldrb.w	r1, [r0, #71]	; 0x47
{
 8007ce8:	b430      	push	{r4, r5}
  if (pHandle->_Super.RLDetectionMode == false)
 8007cea:	2900      	cmp	r1, #0
 8007cec:	d134      	bne.n	8007d58 <R3_1_RLDetectionModeEnable+0x74>
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007cee:	6f85      	ldr	r5, [r0, #120]	; 0x78
 8007cf0:	686b      	ldr	r3, [r5, #4]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007cf2:	699a      	ldr	r2, [r3, #24]
 8007cf4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007cf8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007cfc:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007cfe:	6a1a      	ldr	r2, [r3, #32]
 8007d00:	f042 0201 	orr.w	r2, r2, #1
 8007d04:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007d06:	6a1a      	ldr	r2, [r3, #32]
 8007d08:	f022 0204 	bic.w	r2, r2, #4
 8007d0c:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007d0e:	6359      	str	r1, [r3, #52]	; 0x34
    if ((pHandle->pParams_str->LowSideOutputs)== LS_PWM_TIMER)
 8007d10:	f895 206e 	ldrb.w	r2, [r5, #110]	; 0x6e
 8007d14:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8007d16:	f103 0418 	add.w	r4, r3, #24
 8007d1a:	d02a      	beq.n	8007d72 <R3_1_RLDetectionModeEnable+0x8e>
    else if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8007d1c:	2a02      	cmp	r2, #2
 8007d1e:	d10d      	bne.n	8007d3c <R3_1_RLDetectionModeEnable+0x58>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007d20:	699a      	ldr	r2, [r3, #24]
 8007d22:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8007d26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d2a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007d2c:	6a1a      	ldr	r2, [r3, #32]
 8007d2e:	f042 0210 	orr.w	r2, r2, #16
 8007d32:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007d34:	6a1a      	ldr	r2, [r3, #32]
 8007d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d3a:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007d3c:	6862      	ldr	r2, [r4, #4]
 8007d3e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007d42:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8007d46:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007d48:	6a1a      	ldr	r2, [r3, #32]
 8007d4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d4e:	621a      	str	r2, [r3, #32]
 8007d50:	6a1a      	ldr	r2, [r3, #32]
 8007d52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d56:	621a      	str	r2, [r3, #32]
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 8007d58:	4b0d      	ldr	r3, [pc, #52]	; (8007d90 <R3_1_RLDetectionModeEnable+0xac>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_1_RLSwitchOnPWM;
 8007d5a:	490e      	ldr	r1, [pc, #56]	; (8007d94 <R3_1_RLDetectionModeEnable+0xb0>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8007d5c:	4a0e      	ldr	r2, [pc, #56]	; (8007d98 <R3_1_RLDetectionModeEnable+0xb4>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8007d5e:	4c0f      	ldr	r4, [pc, #60]	; (8007d9c <R3_1_RLDetectionModeEnable+0xb8>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 8007d60:	6143      	str	r3, [r0, #20]
  pHandle->_Super.RLDetectionMode = true;
 8007d62:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8007d64:	6044      	str	r4, [r0, #4]
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8007d66:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8007d6a:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8007d6c:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 8007d70:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007d72:	699a      	ldr	r2, [r3, #24]
 8007d74:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8007d78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d7c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007d7e:	6a1a      	ldr	r2, [r3, #32]
 8007d80:	f022 0210 	bic.w	r2, r2, #16
 8007d84:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8007d86:	6a1a      	ldr	r2, [r3, #32]
 8007d88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d8c:	621a      	str	r2, [r3, #32]
}
 8007d8e:	e7d5      	b.n	8007d3c <R3_1_RLDetectionModeEnable+0x58>
 8007d90:	08007911 	.word	0x08007911
 8007d94:	08007959 	.word	0x08007959
 8007d98:	0800784d 	.word	0x0800784d
 8007d9c:	080078bd 	.word	0x080078bd

08007da0 <R3_1_RLDetectionModeDisable>:
  if (pHandle->_Super.RLDetectionMode == true)
 8007da0:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d048      	beq.n	8007e3a <R3_1_RLDetectionModeDisable+0x9a>
{
 8007da8:	b410      	push	{r4}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8007daa:	6f81      	ldr	r1, [r0, #120]	; 0x78
 8007dac:	684b      	ldr	r3, [r1, #4]
    while ((TIMx->CR1 & DIR_MASK) == 0u)
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	06d4      	lsls	r4, r2, #27
 8007db2:	d5fc      	bpl.n	8007dae <R3_1_RLDetectionModeDisable+0xe>
    while ((TIMx->CR1 & DIR_MASK) == DIR_MASK)
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	06d2      	lsls	r2, r2, #27
 8007db8:	d4fc      	bmi.n	8007db4 <R3_1_RLDetectionModeDisable+0x14>
    TIMx->RCR = pHandle->pParams_str->RepetitionCounter;
 8007dba:	f891 206d 	ldrb.w	r2, [r1, #109]	; 0x6d
 8007dbe:	631a      	str	r2, [r3, #48]	; 0x30
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007dc0:	699a      	ldr	r2, [r3, #24]
 8007dc2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8007dc6:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007dca:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007dcc:	6a1a      	ldr	r2, [r3, #32]
 8007dce:	f042 0201 	orr.w	r2, r2, #1
 8007dd2:	621a      	str	r2, [r3, #32]
    if ((pHandle->pParams_str-> LowSideOutputs)== LS_PWM_TIMER)
 8007dd4:	f891 206e 	ldrb.w	r2, [r1, #110]	; 0x6e
 8007dd8:	2a01      	cmp	r2, #1
 8007dda:	d02f      	beq.n	8007e3c <R3_1_RLDetectionModeDisable+0x9c>
    else if ((pHandle->pParams_str->LowSideOutputs)== ES_GPIO)
 8007ddc:	2a02      	cmp	r2, #2
 8007dde:	d053      	beq.n	8007e88 <R3_1_RLDetectionModeDisable+0xe8>
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 8007de0:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 8007de4:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007de6:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007de8:	699c      	ldr	r4, [r3, #24]
 8007dea:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8007dee:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 8007df2:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007df4:	6a1c      	ldr	r4, [r3, #32]
 8007df6:	f044 0410 	orr.w	r4, r4, #16
 8007dfa:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007dfc:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007dfe:	69dc      	ldr	r4, [r3, #28]
 8007e00:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8007e04:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8007e08:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8007e0a:	6a1c      	ldr	r4, [r3, #32]
 8007e0c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8007e10:	621c      	str	r4, [r3, #32]
    LL_ADC_INJ_SetSequencerDiscont(pHandle->pParams_str->ADCx,
 8007e12:	6809      	ldr	r1, [r1, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007e14:	63da      	str	r2, [r3, #60]	; 0x3c
  MODIFY_REG(ADCx->CR1, ADC_CR1_JDISCEN, SeqDiscont);
 8007e16:	684b      	ldr	r3, [r1, #4]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8007e18:	4a2e      	ldr	r2, [pc, #184]	; (8007ed4 <R3_1_RLDetectionModeDisable+0x134>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8007e1a:	4c2f      	ldr	r4, [pc, #188]	; (8007ed8 <R3_1_RLDetectionModeDisable+0x138>)
 8007e1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e20:	604b      	str	r3, [r1, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_1_SwitchOnPWM;
 8007e22:	492e      	ldr	r1, [pc, #184]	; (8007edc <R3_1_RLDetectionModeDisable+0x13c>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8007e24:	6042      	str	r2, [r0, #4]
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8007e26:	4a2e      	ldr	r2, [pc, #184]	; (8007ee0 <R3_1_RLDetectionModeDisable+0x140>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8007e28:	6144      	str	r4, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8007e2a:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8007e2c:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8007e30:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8007e34:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
}
 8007e38:	4770      	bx	lr
 8007e3a:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8007e3c:	6a1c      	ldr	r4, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 8007e3e:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 8007e42:	f044 0404 	orr.w	r4, r4, #4
 8007e46:	0852      	lsrs	r2, r2, #1
 8007e48:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007e4a:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007e4c:	699c      	ldr	r4, [r3, #24]
 8007e4e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8007e52:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 8007e56:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007e58:	6a1c      	ldr	r4, [r3, #32]
 8007e5a:	f044 0410 	orr.w	r4, r4, #16
 8007e5e:	621c      	str	r4, [r3, #32]
 8007e60:	6a1c      	ldr	r4, [r3, #32]
 8007e62:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8007e66:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007e68:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007e6a:	69dc      	ldr	r4, [r3, #28]
 8007e6c:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8007e70:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8007e74:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8007e76:	6a1c      	ldr	r4, [r3, #32]
 8007e78:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8007e7c:	621c      	str	r4, [r3, #32]
 8007e7e:	6a1c      	ldr	r4, [r3, #32]
 8007e80:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8007e84:	621c      	str	r4, [r3, #32]
}
 8007e86:	e7c4      	b.n	8007e12 <R3_1_RLDetectionModeDisable+0x72>
  CLEAR_BIT(TIMx->CCER, Channels);
 8007e88:	6a1c      	ldr	r4, [r3, #32]
 8007e8a:	f8b0 2070 	ldrh.w	r2, [r0, #112]	; 0x70
 8007e8e:	f024 0404 	bic.w	r4, r4, #4
 8007e92:	0852      	lsrs	r2, r2, #1
 8007e94:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007e96:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007e98:	699c      	ldr	r4, [r3, #24]
 8007e9a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8007e9e:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 8007ea2:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8007ea4:	6a1c      	ldr	r4, [r3, #32]
 8007ea6:	f044 0410 	orr.w	r4, r4, #16
 8007eaa:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007eac:	6a1c      	ldr	r4, [r3, #32]
 8007eae:	f024 0440 	bic.w	r4, r4, #64	; 0x40
 8007eb2:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007eb4:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8007eb6:	69dc      	ldr	r4, [r3, #28]
 8007eb8:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8007ebc:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8007ec0:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8007ec2:	6a1c      	ldr	r4, [r3, #32]
 8007ec4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8007ec8:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007eca:	6a1c      	ldr	r4, [r3, #32]
 8007ecc:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8007ed0:	621c      	str	r4, [r3, #32]
}
 8007ed2:	e79e      	b.n	8007e12 <R3_1_RLDetectionModeDisable+0x72>
 8007ed4:	0800754d 	.word	0x0800754d
 8007ed8:	08007765 	.word	0x08007765
 8007edc:	080077b9 	.word	0x080077b9
 8007ee0:	0800784d 	.word	0x0800784d

08007ee4 <R3_1_RLDetectionModeSetDuty>:
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8007ee4:	f8b0 3070 	ldrh.w	r3, [r0, #112]	; 0x70
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007ee8:	6f82      	ldr	r2, [r0, #120]	; 0x78
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8007eea:	fb03 f101 	mul.w	r1, r3, r1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007eee:	6852      	ldr	r2, [r2, #4]
  if (pHandle->_Super.SWerror == 1u)
 8007ef0:	8f03      	ldrh	r3, [r0, #56]	; 0x38
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8007ef2:	0c09      	lsrs	r1, r1, #16
  pHandle->_Super.Sector = SECTOR_4;
 8007ef4:	f04f 0c03 	mov.w	ip, #3
 8007ef8:	f880 c03a 	strb.w	ip, [r0, #58]	; 0x3a
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 8007efc:	8641      	strh	r1, [r0, #50]	; 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007efe:	6351      	str	r1, [r2, #52]	; 0x34
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8007f00:	6a12      	ldr	r2, [r2, #32]
  if (pHandle->_Super.SWerror == 1u)
 8007f02:	2b01      	cmp	r3, #1
    hAux = MC_FOC_DURATION;
 8007f04:	bf12      	itee	ne
 8007f06:	f3c2 3300 	ubfxne	r3, r2, #12, #1
    pHandle->_Super.SWerror = 0u;
 8007f0a:	2200      	moveq	r2, #0
 8007f0c:	8702      	strheq	r2, [r0, #56]	; 0x38
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop

08007f14 <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8007f14:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8007f18:	8b82      	ldrh	r2, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007f1a:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8007f1c:	4494      	add	ip, r2
{
 8007f1e:	b410      	push	{r4}
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8007f20:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007f24:	b14b      	cbz	r3, 8007f3a <RVBS_Clear+0x26>
  {
    pHandle->aBuffer[index] = aux;
 8007f26:	6a04      	ldr	r4, [r0, #32]
 8007f28:	2300      	movs	r3, #0
 8007f2a:	b29a      	uxth	r2, r3
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007f2c:	3301      	adds	r3, #1
    pHandle->aBuffer[index] = aux;
 8007f2e:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8007f32:	8b01      	ldrh	r1, [r0, #24]
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	4291      	cmp	r1, r2
 8007f38:	d8f7      	bhi.n	8007f2a <RVBS_Clear+0x16>
  }
  pHandle->_Super.LatestConv = aux;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f36c 030f 	bfi	r3, ip, #0, #16
 8007f40:	f36c 431f 	bfi	r3, ip, #16, #16
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8007f44:	2200      	movs	r2, #0
}
 8007f46:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.LatestConv = aux;
 8007f4a:	6043      	str	r3, [r0, #4]
  pHandle->index = 0;
 8007f4c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop

08007f54 <RVBS_Init>:
{
 8007f54:	b510      	push	{r4, lr}
 8007f56:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8007f58:	300c      	adds	r0, #12
 8007f5a:	f7fa fbf5 	bl	8002748 <RCM_RegisterRegConv>
 8007f5e:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 8007f62:	4620      	mov	r0, r4
 8007f64:	f7ff ffd6 	bl	8007f14 <RVBS_Clear>
}
 8007f68:	bd10      	pop	{r4, pc}
 8007f6a:	bf00      	nop

08007f6c <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8007f6c:	88c3      	ldrh	r3, [r0, #6]
 8007f6e:	8b42      	ldrh	r2, [r0, #26]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d305      	bcc.n	8007f80 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8007f74:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 8007f76:	4298      	cmp	r0, r3
 8007f78:	bf8c      	ite	hi
 8007f7a:	2004      	movhi	r0, #4
 8007f7c:	2000      	movls	r0, #0
 8007f7e:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8007f80:	2002      	movs	r0, #2
  }
  return fault;
}
 8007f82:	4770      	bx	lr

08007f84 <RVBS_CalcAvVbus>:
{
 8007f84:	b570      	push	{r4, r5, r6, lr}
 8007f86:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8007f88:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8007f8c:	f7fa fcb8 	bl	8002900 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8007f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007f94:	4298      	cmp	r0, r3
 8007f96:	d01b      	beq.n	8007fd0 <RVBS_CalcAvVbus+0x4c>
    pHandle->aBuffer[pHandle->index] = hAux;
 8007f98:	6a26      	ldr	r6, [r4, #32]
 8007f9a:	f894 e025 	ldrb.w	lr, [r4, #37]	; 0x25
 8007f9e:	f826 001e 	strh.w	r0, [r6, lr, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8007fa2:	8b25      	ldrh	r5, [r4, #24]
 8007fa4:	b1cd      	cbz	r5, 8007fda <RVBS_CalcAvVbus+0x56>
 8007fa6:	2300      	movs	r3, #0
    wtemp = 0;
 8007fa8:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8007faa:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8007fae:	3301      	adds	r3, #1
 8007fb0:	b2d9      	uxtb	r1, r3
 8007fb2:	42a9      	cmp	r1, r5
      wtemp += pHandle->aBuffer[i];
 8007fb4:	4462      	add	r2, ip
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	d3f7      	bcc.n	8007faa <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8007fba:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8007fbe:	1e6b      	subs	r3, r5, #1
 8007fc0:	459e      	cmp	lr, r3
    pHandle->_Super.LatestConv = hAux;
 8007fc2:	80a0      	strh	r0, [r4, #4]
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8007fc4:	80e2      	strh	r2, [r4, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8007fc6:	da0a      	bge.n	8007fde <RVBS_CalcAvVbus+0x5a>
      pHandle->index++;
 8007fc8:	f10e 0e01 	add.w	lr, lr, #1
 8007fcc:	f884 e025 	strb.w	lr, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f7ff ffcb 	bl	8007f6c <RVBS_CheckFaultState>
 8007fd6:	8120      	strh	r0, [r4, #8]
}
 8007fd8:	bd70      	pop	{r4, r5, r6, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8007fda:	80e5      	strh	r5, [r4, #6]
    pHandle->_Super.LatestConv = hAux;
 8007fdc:	80a0      	strh	r0, [r4, #4]
      pHandle->index = 0;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f7ff ffc1 	bl	8007f6c <RVBS_CheckFaultState>
 8007fea:	8120      	strh	r0, [r4, #8]
}
 8007fec:	bd70      	pop	{r4, r5, r6, pc}
 8007fee:	bf00      	nop

08007ff0 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8007ff0:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8007ff2:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8007ff4:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8007ff8:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8007ffc:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8007ffe:	4770      	bx	lr

08008000 <RUC_SetPhaseDurationms>:
  *         This parameter must be set in millisecond.
  *  @retval none
  */
__weak void RUC_SetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, uint16_t hDurationms )
{
  pHandle->ParamsData[bPhase].hDurationms = hDurationms;
 8008000:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008004:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008008:	818a      	strh	r2, [r1, #12]
}
 800800a:	4770      	bx	lr

0800800c <RUC_SetPhaseFinalMecSpeedUnit>:
  *  @retval none
  */
__weak void RUC_SetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase,
                                    int16_t hFinalMecSpeedUnit )
{
  pHandle->ParamsData[bPhase].hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800800c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008010:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008014:	81ca      	strh	r2, [r1, #14]
}
 8008016:	4770      	bx	lr

08008018 <RUC_SetPhaseFinalTorque>:
  * @param  hFinalTorque: new targetted motor torque.
  *  @retval none
  */
__weak void RUC_SetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, int16_t hFinalTorque )
{
  pHandle->ParamsData[bPhase].hFinalTorque = hFinalTorque;
 8008018:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800801c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008020:	820a      	strh	r2, [r1, #16]
}
 8008022:	4770      	bx	lr

08008024 <RUC_GetPhaseDurationms>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns duration used in selected phase.
  */
__weak uint16_t RUC_GetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( uint16_t )pHandle->ParamsData[bPhase].hDurationms );
 8008024:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008028:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 800802c:	8988      	ldrh	r0, [r1, #12]
 800802e:	4770      	bx	lr

08008030 <RUC_GetPhaseFinalMecSpeedUnit>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted rotor speed set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalMecSpeedUnit );
 8008030:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008034:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8008038:	f9b1 000e 	ldrsh.w	r0, [r1, #14]
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop

08008040 <RUC_GetPhaseFinalTorque>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted motor torque set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalTorque );
 8008040:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008044:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8008048:	f9b1 0010 	ldrsh.w	r0, [r1, #16]
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop

08008050 <RUC_GetNumberOfPhases>:
  *  @retval Returns number of phases relative to the programmed revup.
  */
__weak uint8_t RUC_GetNumberOfPhases( RevUpCtrl_Handle_t * pHandle )
{
  return ( ( uint8_t )pHandle->bPhaseNbr );
}
 8008050:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop

08008058 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 8008058:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop

08008060 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8008060:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop

08008068 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 8008068:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop

08008070 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8008070:	f9b1 3000 	ldrsh.w	r3, [r1]
  else
  {
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
  }

  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008074:	8a81      	ldrh	r1, [r0, #20]
{
 8008076:	b500      	push	{lr}
  if ( *pMecSpeedUnit < 0 )
 8008078:	2b00      	cmp	r3, #0
    hAux = -( *pMecSpeedUnit );
 800807a:	bfb8      	it	lt
 800807c:	425b      	neglt	r3, r3
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 800807e:	f8b0 e016 	ldrh.w	lr, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008082:	f890 c003 	ldrb.w	ip, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008086:	7802      	ldrb	r2, [r0, #0]
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
 8008088:	b29b      	uxth	r3, r3
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 800808a:	459e      	cmp	lr, r3
 800808c:	d819      	bhi.n	80080c2 <SPD_IsMecSpeedReliable+0x52>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 800808e:	4299      	cmp	r1, r3
 8008090:	bf2c      	ite	cs
 8008092:	2300      	movcs	r3, #0
 8008094:	2301      	movcc	r3, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8008096:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 800809a:	f8b0 e018 	ldrh.w	lr, [r0, #24]
  if ( pHandle->hMecAccelUnitP < 0 )
 800809e:	2900      	cmp	r1, #0
    hAux = -( pHandle->hMecAccelUnitP );
 80080a0:	bfb8      	it	lt
 80080a2:	4249      	neglt	r1, r1
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
 80080a4:	b289      	uxth	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 80080a6:	458e      	cmp	lr, r1
 80080a8:	d300      	bcc.n	80080ac <SPD_IsMecSpeedReliable+0x3c>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 80080aa:	b163      	cbz	r3, 80080c6 <SPD_IsMecSpeedReliable+0x56>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 80080ac:	4594      	cmp	ip, r2
 80080ae:	d901      	bls.n	80080b4 <SPD_IsMecSpeedReliable+0x44>
    {
      bSpeedErrorNumber++;
 80080b0:	3201      	adds	r2, #1
 80080b2:	b2d2      	uxtb	r2, r2
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80080b4:	7002      	strb	r2, [r0, #0]

  return ( SpeedSensorReliability );
}
 80080b6:	ebb2 000c 	subs.w	r0, r2, ip
 80080ba:	bf18      	it	ne
 80080bc:	2001      	movne	r0, #1
 80080be:	f85d fb04 	ldr.w	pc, [sp], #4
    SpeedError = true;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e7e7      	b.n	8008096 <SPD_IsMecSpeedReliable+0x26>
      bSpeedErrorNumber = 0u;
 80080c6:	4594      	cmp	ip, r2
 80080c8:	bf88      	it	hi
 80080ca:	2200      	movhi	r2, #0
  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80080cc:	7002      	strb	r2, [r0, #0]
}
 80080ce:	ebb2 000c 	subs.w	r0, r2, ip
 80080d2:	bf18      	it	ne
 80080d4:	2001      	movne	r0, #1
 80080d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80080da:	bf00      	nop

080080dc <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 80080dc:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80080e0:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 80080e4:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80080e8:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 80080ec:	b200      	sxth	r0, r0
 80080ee:	4770      	bx	lr

080080f0 <STC_Init>:
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 80080f0:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
  pHandle->PISpeed = pPI;
 80080f4:	6101      	str	r1, [r0, #16]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80080f6:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
  pHandle->SPD = SPD_Handle;
 80080fa:	6142      	str	r2, [r0, #20]
{
 80080fc:	b410      	push	{r4}
  pHandle->Mode = pHandle->ModeDefault;
 80080fe:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 8008102:	7004      	strb	r4, [r0, #0]
  pHandle->TargetFinal = 0;
 8008104:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8008106:	ea4f 440c 	mov.w	r4, ip, lsl #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 800810a:	0409      	lsls	r1, r1, #16
 800810c:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->TargetFinal = 0;
 8008110:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 8008112:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->RampRemainingStep = 0u;
 8008116:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8008118:	6183      	str	r3, [r0, #24]
}
 800811a:	4770      	bx	lr

0800811c <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 800811c:	6940      	ldr	r0, [r0, #20]
 800811e:	4770      	bx	lr

08008120 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8008120:	7803      	ldrb	r3, [r0, #0]
 8008122:	2b01      	cmp	r3, #1
 8008124:	d000      	beq.n	8008128 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 8008126:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8008128:	6900      	ldr	r0, [r0, #16]
 800812a:	2100      	movs	r1, #0
 800812c:	f7fe bfc6 	b.w	80070bc <PID_SetIntegralTerm>

08008130 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8008130:	6840      	ldr	r0, [r0, #4]
 8008132:	2800      	cmp	r0, #0
 8008134:	bfbc      	itt	lt
 8008136:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 800813a:	30ff      	addlt	r0, #255	; 0xff
}
 800813c:	1400      	asrs	r0, r0, #16
 800813e:	4770      	bx	lr

08008140 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8008140:	6880      	ldr	r0, [r0, #8]
 8008142:	2800      	cmp	r0, #0
 8008144:	bfbc      	itt	lt
 8008146:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 800814a:	30ff      	addlt	r0, #255	; 0xff
}
 800814c:	1400      	asrs	r0, r0, #16
 800814e:	4770      	bx	lr

08008150 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008150:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8008152:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008154:	60c3      	str	r3, [r0, #12]
}
 8008156:	4770      	bx	lr

08008158 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 8008158:	b570      	push	{r4, r5, r6, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800815a:	7803      	ldrb	r3, [r0, #0]
{
 800815c:	4604      	mov	r4, r0
 800815e:	460d      	mov	r5, r1
 8008160:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8008162:	b323      	cbz	r3, 80081ae <STC_ExecRamp+0x56>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008164:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008166:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008168:	2800      	cmp	r0, #0
 800816a:	bfbc      	itt	lt
 800816c:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8008170:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008172:	4299      	cmp	r1, r3
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008174:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008178:	dd01      	ble.n	800817e <STC_ExecRamp+0x26>
      AllowedRange = false;
 800817a:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 800817c:	bd70      	pop	{r4, r5, r6, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 800817e:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 8008182:	428b      	cmp	r3, r1
 8008184:	dcf9      	bgt.n	800817a <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 8008186:	8c23      	ldrh	r3, [r4, #32]
 8008188:	4299      	cmp	r1, r3
 800818a:	da03      	bge.n	8008194 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 800818c:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 8008190:	428b      	cmp	r3, r1
 8008192:	dbf2      	blt.n	800817a <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 8008194:	b9ae      	cbnz	r6, 80081c2 <STC_ExecRamp+0x6a>
      if ( pHandle->Mode == STC_SPEED_MODE )
 8008196:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8008198:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 800819a:	2b01      	cmp	r3, #1
      pHandle->RampRemainingStep = 0u;
 800819c:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 80081a0:	bf0c      	ite	eq
 80081a2:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 80081a4:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 80081a6:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 80081a8:	61a3      	str	r3, [r4, #24]
 80081aa:	2001      	movs	r0, #1
}
 80081ac:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 80081ae:	f7ff ffc7 	bl	8008140 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 80081b2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80081b4:	429d      	cmp	r5, r3
 80081b6:	dce0      	bgt.n	800817a <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 80081b8:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 80081bc:	42ab      	cmp	r3, r5
 80081be:	dcdc      	bgt.n	800817a <STC_ExecRamp+0x22>
 80081c0:	e7e8      	b.n	8008194 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80081c2:	8ba3      	ldrh	r3, [r4, #28]
      pHandle->TargetFinal = hTargetFinal;
 80081c4:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 80081c6:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 80081ca:	4e06      	ldr	r6, [pc, #24]	; (80081e4 <STC_ExecRamp+0x8c>)
 80081cc:	fba6 2303 	umull	r2, r3, r6, r3
 80081d0:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 80081d2:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80081d4:	1a28      	subs	r0, r5, r0
 80081d6:	0400      	lsls	r0, r0, #16
      pHandle->RampRemainingStep++;
 80081d8:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 80081da:	fb90 f0f3 	sdiv	r0, r0, r3
      pHandle->IncDecAmount = wAux1;
 80081de:	61a0      	str	r0, [r4, #24]
 80081e0:	2001      	movs	r0, #1
}
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
 80081e4:	10624dd3 	.word	0x10624dd3

080081e8 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 80081e8:	2300      	movs	r3, #0
 80081ea:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80081ec:	6183      	str	r3, [r0, #24]
}
 80081ee:	4770      	bx	lr

080081f0 <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 80081f0:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 80081f2:	e9d0 6101 	ldrd	r6, r1, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 80081f6:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 80081f8:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->TorqueRef;
 80081fa:	2a00      	cmp	r2, #0
 80081fc:	bf08      	it	eq
 80081fe:	460e      	moveq	r6, r1
  if ( pHandle->RampRemainingStep > 1u )
 8008200:	2b01      	cmp	r3, #1
{
 8008202:	4604      	mov	r4, r0
  if ( pHandle->RampRemainingStep > 1u )
 8008204:	d90c      	bls.n	8008220 <STC_CalcTorqueReference+0x30>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8008206:	6981      	ldr	r1, [r0, #24]
 8008208:	440e      	add	r6, r1

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 800820a:	3b01      	subs	r3, #1
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 800820c:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 800820e:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8008210:	4630      	mov	r0, r6
 8008212:	db09      	blt.n	8008228 <STC_CalcTorqueReference+0x38>
 8008214:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8008216:	2a01      	cmp	r2, #1
 8008218:	d00a      	beq.n	8008230 <STC_CalcTorqueReference+0x40>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 800821a:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 800821c:	b228      	sxth	r0, r5
  }

  return hTorqueReference;
}
 800821e:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8008220:	d012      	beq.n	8008248 <STC_CalcTorqueReference+0x58>
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8008222:	2e00      	cmp	r6, #0
 8008224:	4630      	mov	r0, r6
 8008226:	daf5      	bge.n	8008214 <STC_CalcTorqueReference+0x24>
 8008228:	f506 407f 	add.w	r0, r6, #65280	; 0xff00
 800822c:	30ff      	adds	r0, #255	; 0xff
 800822e:	e7f1      	b.n	8008214 <STC_CalcTorqueReference+0x24>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8008230:	6960      	ldr	r0, [r4, #20]
 8008232:	f7ff ff15 	bl	8008060 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8008236:	1a29      	subs	r1, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8008238:	b209      	sxth	r1, r1
 800823a:	6920      	ldr	r0, [r4, #16]
 800823c:	f7fe ff4a 	bl	80070d4 <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8008240:	0403      	lsls	r3, r0, #16
 8008242:	e9c4 6301 	strd	r6, r3, [r4, #4]
}
 8008246:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008248:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 800824c:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 800824e:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 8008250:	60c3      	str	r3, [r0, #12]
 8008252:	e7e0      	b.n	8008216 <STC_CalcTorqueReference+0x26>

08008254 <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8008254:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop

0800825c <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 800825c:	8bc0      	ldrh	r0, [r0, #30]
 800825e:	4770      	bx	lr

08008260 <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8008260:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	; 0x24
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop

08008268 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8008268:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 800826c:	2200      	movs	r2, #0
 800826e:	b299      	uxth	r1, r3
 8008270:	f361 020f 	bfi	r2, r1, #0, #16
 8008274:	0c1b      	lsrs	r3, r3, #16
 8008276:	f363 421f 	bfi	r2, r3, #16, #16
{
 800827a:	b082      	sub	sp, #8
}
 800827c:	4610      	mov	r0, r2
 800827e:	b002      	add	sp, #8
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop

08008284 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8008284:	b510      	push	{r4, lr}
 8008286:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8008288:	6940      	ldr	r0, [r0, #20]
 800828a:	f7ff fee9 	bl	8008060 <SPD_GetAvrgMecSpeedUnit>
 800828e:	0400      	lsls	r0, r0, #16
 8008290:	6060      	str	r0, [r4, #4]
}
 8008292:	bd10      	pop	{r4, pc}

08008294 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8008294:	2300      	movs	r3, #0
 8008296:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8008298:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop

080082a0 <STM_FaultProcessing>:
                             hResetErrors )
{
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80082a0:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80082a2:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80082a6:	430b      	orrs	r3, r1
 80082a8:	ea23 0202 	bic.w	r2, r3, r2
  State_t LocalState =  pHandle->bState;
 80082ac:	7803      	ldrb	r3, [r0, #0]
  pHandle->hFaultOccurred |= hSetErrors;
 80082ae:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80082b2:	b292      	uxth	r2, r2

  if ( LocalState == FAULT_NOW )
 80082b4:	2b0a      	cmp	r3, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 80082b6:	8042      	strh	r2, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 80082b8:	8081      	strh	r1, [r0, #4]
  if ( LocalState == FAULT_NOW )
 80082ba:	d006      	beq.n	80082ca <STM_FaultProcessing+0x2a>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 80082bc:	b90a      	cbnz	r2, 80082c2 <STM_FaultProcessing+0x22>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 80082be:	4618      	mov	r0, r3
 80082c0:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 80082c2:	230a      	movs	r3, #10
 80082c4:	7003      	strb	r3, [r0, #0]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 80082ca:	2a00      	cmp	r2, #0
 80082cc:	d1f7      	bne.n	80082be <STM_FaultProcessing+0x1e>
      pHandle->bState = FAULT_OVER;
 80082ce:	230b      	movs	r3, #11
 80082d0:	7003      	strb	r3, [r0, #0]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop

080082d8 <STM_NextState>:
{
 80082d8:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 80082da:	7803      	ldrb	r3, [r0, #0]
 80082dc:	2b14      	cmp	r3, #20
 80082de:	d810      	bhi.n	8008302 <STM_NextState+0x2a>
 80082e0:	e8df f003 	tbb	[pc, r3]
 80082e4:	200d3457 	.word	0x200d3457
 80082e8:	500d532a 	.word	0x500d532a
 80082ec:	0f0f484d 	.word	0x0f0f484d
 80082f0:	455e0b1b 	.word	0x455e0b1b
 80082f4:	3b3f6342 	.word	0x3b3f6342
 80082f8:	31          	.byte	0x31
 80082f9:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 80082fa:	290e      	cmp	r1, #14
 80082fc:	d00f      	beq.n	800831e <STM_NextState+0x46>
      if ( bState == ANY_STOP )
 80082fe:	2907      	cmp	r1, #7
 8008300:	d00d      	beq.n	800831e <STM_NextState+0x46>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008302:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008306:	2b01      	cmp	r3, #1
 8008308:	d014      	beq.n	8008334 <STM_NextState+0x5c>
 800830a:	2907      	cmp	r1, #7
 800830c:	d012      	beq.n	8008334 <STM_NextState+0x5c>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 800830e:	2200      	movs	r2, #0
 8008310:	2180      	movs	r1, #128	; 0x80
 8008312:	f7ff ffc5 	bl	80082a0 <STM_FaultProcessing>
 8008316:	2000      	movs	r0, #0
}
 8008318:	bd08      	pop	{r3, pc}
      if ( bState == IDLE )
 800831a:	2900      	cmp	r1, #0
 800831c:	d1f1      	bne.n	8008302 <STM_NextState+0x2a>
    pHandle->bState = bNewState;
 800831e:	7001      	strb	r1, [r0, #0]
 8008320:	2001      	movs	r0, #1
}
 8008322:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 8008324:	2911      	cmp	r1, #17
 8008326:	d8f2      	bhi.n	800830e <STM_NextState+0x36>
 8008328:	4b23      	ldr	r3, [pc, #140]	; (80083b8 <STM_NextState+0xe0>)
 800832a:	40cb      	lsrs	r3, r1
 800832c:	07da      	lsls	r2, r3, #31
 800832e:	d4f6      	bmi.n	800831e <STM_NextState+0x46>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008330:	2903      	cmp	r1, #3
 8008332:	d1ec      	bne.n	800830e <STM_NextState+0x36>
 8008334:	2000      	movs	r0, #0
}
 8008336:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8008338:	2913      	cmp	r1, #19
 800833a:	d0f0      	beq.n	800831e <STM_NextState+0x46>
 800833c:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8008340:	2b05      	cmp	r3, #5
 8008342:	d1e0      	bne.n	8008306 <STM_NextState+0x2e>
 8008344:	e7eb      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8008346:	2912      	cmp	r1, #18
 8008348:	d1d9      	bne.n	80082fe <STM_NextState+0x26>
 800834a:	e7e8      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 800834c:	2907      	cmp	r1, #7
 800834e:	d0e6      	beq.n	800831e <STM_NextState+0x46>
 8008350:	f1a1 030d 	sub.w	r3, r1, #13
 8008354:	2b01      	cmp	r3, #1
 8008356:	d8d4      	bhi.n	8008302 <STM_NextState+0x2a>
 8008358:	e7e1      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 800835a:	1f0b      	subs	r3, r1, #4
 800835c:	2b01      	cmp	r3, #1
 800835e:	d8ce      	bhi.n	80082fe <STM_NextState+0x26>
 8008360:	e7dd      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8008362:	2904      	cmp	r1, #4
 8008364:	d1cb      	bne.n	80082fe <STM_NextState+0x26>
 8008366:	e7da      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8008368:	2911      	cmp	r1, #17
 800836a:	d1c8      	bne.n	80082fe <STM_NextState+0x26>
 800836c:	e7d7      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 800836e:	2902      	cmp	r1, #2
 8008370:	d1c5      	bne.n	80082fe <STM_NextState+0x26>
 8008372:	e7d4      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8008374:	2900      	cmp	r1, #0
 8008376:	d0d2      	beq.n	800831e <STM_NextState+0x46>
 8008378:	290c      	cmp	r1, #12
 800837a:	d1c2      	bne.n	8008302 <STM_NextState+0x2a>
 800837c:	e7cf      	b.n	800831e <STM_NextState+0x46>
      if ( bState == STOP_IDLE )
 800837e:	2909      	cmp	r1, #9
 8008380:	d1bf      	bne.n	8008302 <STM_NextState+0x2a>
 8008382:	e7cc      	b.n	800831e <STM_NextState+0x46>
      if ( bState == STOP )
 8008384:	2908      	cmp	r1, #8
 8008386:	d1bc      	bne.n	8008302 <STM_NextState+0x2a>
 8008388:	e7c9      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 800838a:	1f8b      	subs	r3, r1, #6
 800838c:	2b01      	cmp	r3, #1
 800838e:	d8b8      	bhi.n	8008302 <STM_NextState+0x2a>
 8008390:	e7c5      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008392:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8008396:	2b01      	cmp	r3, #1
 8008398:	d0c1      	beq.n	800831e <STM_NextState+0x46>
           || ( bState == ICLWAIT ) )
 800839a:	290c      	cmp	r1, #12
 800839c:	d1b5      	bne.n	800830a <STM_NextState+0x32>
 800839e:	e7be      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 80083a0:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 80083a4:	2b07      	cmp	r3, #7
 80083a6:	d1ac      	bne.n	8008302 <STM_NextState+0x2a>
 80083a8:	e7b9      	b.n	800831e <STM_NextState+0x46>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 80083aa:	2914      	cmp	r1, #20
 80083ac:	d8a9      	bhi.n	8008302 <STM_NextState+0x2a>
 80083ae:	4b03      	ldr	r3, [pc, #12]	; (80083bc <STM_NextState+0xe4>)
 80083b0:	40cb      	lsrs	r3, r1
 80083b2:	07db      	lsls	r3, r3, #31
 80083b4:	d4b3      	bmi.n	800831e <STM_NextState+0x46>
 80083b6:	e7a4      	b.n	8008302 <STM_NextState+0x2a>
 80083b8:	00030092 	.word	0x00030092
 80083bc:	00140080 	.word	0x00140080

080083c0 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 80083c0:	7800      	ldrb	r0, [r0, #0]
 80083c2:	4770      	bx	lr

080083c4 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 80083c4:	7803      	ldrb	r3, [r0, #0]
 80083c6:	2b0b      	cmp	r3, #11
 80083c8:	d001      	beq.n	80083ce <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 80083ca:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 80083cc:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 80083ce:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80083d0:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 80083d2:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80083d4:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 80083d6:	2001      	movs	r0, #1
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop

080083dc <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 80083dc:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 80083de:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 80083e0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop

080083e8 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 80083e8:	f7fe b9a4 	b.w	8006734 <FCP_Init>

080083ec <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 80083ec:	f890 3097 	ldrb.w	r3, [r0, #151]	; 0x97
 80083f0:	b16b      	cbz	r3, 800840e <UFCP_TX_IRQ_Handler+0x22>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 80083f2:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 80083f6:	4602      	mov	r2, r0
 80083f8:	b1a3      	cbz	r3, 8008424 <UFCP_TX_IRQ_Handler+0x38>
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d108      	bne.n	8008410 <UFCP_TX_IRQ_Handler+0x24>
      case 0:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
        break;

      case 1:
        tx_data = (uint16_t) pBaseHandle->TxFrame.Size;
 80083fe:	7d41      	ldrb	r1, [r0, #21]
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 8008400:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8008404:	6041      	str	r1, [r0, #4]

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
    {
      pBaseHandle->TxFrameLevel++;
 8008406:	3301      	adds	r3, #1
 8008408:	f882 3098 	strb.w	r3, [r2, #152]	; 0x98
 800840c:	4770      	bx	lr
 800840e:	4770      	bx	lr
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8008410:	7d41      	ldrb	r1, [r0, #21]
 8008412:	3101      	adds	r1, #1
 8008414:	428b      	cmp	r3, r1
 8008416:	dc07      	bgt.n	8008428 <UFCP_TX_IRQ_Handler+0x3c>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 8008418:	18c1      	adds	r1, r0, r3
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 800841a:	f8d0 0120 	ldr.w	r0, [r0, #288]	; 0x120
 800841e:	7d09      	ldrb	r1, [r1, #20]
 8008420:	6041      	str	r1, [r0, #4]
    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8008422:	e7f0      	b.n	8008406 <UFCP_TX_IRQ_Handler+0x1a>
        tx_data = (uint16_t) pBaseHandle->TxFrame.Code;
 8008424:	7d01      	ldrb	r1, [r0, #20]
        break;
 8008426:	e7eb      	b.n	8008400 <UFCP_TX_IRQ_Handler+0x14>
{
 8008428:	b410      	push	{r4}
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 800842a:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
 800842e:	f890 3096 	ldrb.w	r3, [r0, #150]	; 0x96
 8008432:	604b      	str	r3, [r1, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8008434:	310c      	adds	r1, #12
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	e851 3f00 	ldrex	r3, [r1]
 800843a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843e:	e841 3400 	strex	r4, r3, [r1]
 8008442:	2c00      	cmp	r4, #0
 8008444:	d1f7      	bne.n	8008436 <UFCP_TX_IRQ_Handler+0x4a>
    }
    else
    {
      LL_USART_DisableIT_TXE(pHandle->USARTx);
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8008446:	f882 4097 	strb.w	r4, [r2, #151]	; 0x97

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 800844a:	e9d2 0300 	ldrd	r0, r3, [r2]
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 800844e:	f85d 4b04 	ldr.w	r4, [sp], #4
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8008452:	4718      	bx	r3

08008454 <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8008454:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8008458:	b97b      	cbnz	r3, 800847a <UFCP_Receive+0x26>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800845a:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 800845e:	2301      	movs	r3, #1
 8008460:	f8a0 311c 	strh.w	r3, [r0, #284]	; 0x11c
 8008464:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008466:	e852 3f00 	ldrex	r3, [r2]
 800846a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846e:	e842 3100 	strex	r1, r3, [r2]
 8008472:	2900      	cmp	r1, #0
 8008474:	d1f7      	bne.n	8008466 <UFCP_Receive+0x12>

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 8008476:	2002      	movs	r0, #2
 8008478:	4770      	bx	lr
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 800847a:	2001      	movs	r0, #1
  }

  return ret_val;
}
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop

08008480 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8008480:	b570      	push	{r4, r5, r6, lr}
 8008482:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8008484:	f890 0097 	ldrb.w	r0, [r0, #151]	; 0x97
 8008488:	2800      	cmp	r0, #0
 800848a:	d148      	bne.n	800851e <UFCP_Send+0x9e>
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;
    uint8_t *dest = pHandle->TxFrame.Buffer;

    pHandle->TxFrame.Code = code;
    pHandle->TxFrame.Size = size;
    while ( size-- ) *dest++ = *buffer++;
 800848c:	1e58      	subs	r0, r3, #1
    uint8_t *dest = pHandle->TxFrame.Buffer;
 800848e:	f104 0616 	add.w	r6, r4, #22
    pHandle->TxFrame.Code = code;
 8008492:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 8008494:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8008496:	b2c0      	uxtb	r0, r0
 8008498:	b343      	cbz	r3, 80084ec <UFCP_Send+0x6c>
 800849a:	1c51      	adds	r1, r2, #1
 800849c:	1a75      	subs	r5, r6, r1
 800849e:	2d02      	cmp	r5, #2
 80084a0:	d93f      	bls.n	8008522 <UFCP_Send+0xa2>
 80084a2:	2807      	cmp	r0, #7
 80084a4:	d93d      	bls.n	8008522 <UFCP_Send+0xa2>
 80084a6:	089d      	lsrs	r5, r3, #2
 80084a8:	3d01      	subs	r5, #1
 80084aa:	b2e9      	uxtb	r1, r5
 80084ac:	1d15      	adds	r5, r2, #4
 80084ae:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 80084b2:	46b4      	mov	ip, r6
 80084b4:	4611      	mov	r1, r2
 80084b6:	f851 eb04 	ldr.w	lr, [r1], #4
 80084ba:	f84c eb04 	str.w	lr, [ip], #4
 80084be:	42a9      	cmp	r1, r5
 80084c0:	d1f9      	bne.n	80084b6 <UFCP_Send+0x36>
 80084c2:	f003 01fc 	and.w	r1, r3, #252	; 0xfc
 80084c6:	1a40      	subs	r0, r0, r1
 80084c8:	428b      	cmp	r3, r1
 80084ca:	b2c0      	uxtb	r0, r0
 80084cc:	eb02 0c01 	add.w	ip, r2, r1
 80084d0:	eb06 0501 	add.w	r5, r6, r1
 80084d4:	d00a      	beq.n	80084ec <UFCP_Send+0x6c>
 80084d6:	5c53      	ldrb	r3, [r2, r1]
 80084d8:	5473      	strb	r3, [r6, r1]
 80084da:	b138      	cbz	r0, 80084ec <UFCP_Send+0x6c>
 80084dc:	f89c 3001 	ldrb.w	r3, [ip, #1]
 80084e0:	706b      	strb	r3, [r5, #1]
 80084e2:	2801      	cmp	r0, #1
 80084e4:	d002      	beq.n	80084ec <UFCP_Send+0x6c>
 80084e6:	f89c 3002 	ldrb.w	r3, [ip, #2]
 80084ea:	70ab      	strb	r3, [r5, #2]
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 80084ec:	f104 0014 	add.w	r0, r4, #20
 80084f0:	f7fe f934 	bl	800675c <FCP_CalcCRC>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80084f4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 80084f8:	f884 0096 	strb.w	r0, [r4, #150]	; 0x96

    pHandle->TxFrameLevel = 0;
 80084fc:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 80084fe:	2301      	movs	r3, #1
    pHandle->TxFrameLevel = 0;
 8008500:	f884 1098 	strb.w	r1, [r4, #152]	; 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8008504:	f884 3097 	strb.w	r3, [r4, #151]	; 0x97
 8008508:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	e852 3f00 	ldrex	r3, [r2]
 800850e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	e842 3100 	strex	r1, r3, [r2]
 8008516:	2900      	cmp	r1, #0
 8008518:	d1f7      	bne.n	800850a <UFCP_Send+0x8a>
 800851a:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 800851c:	bd70      	pop	{r4, r5, r6, pc}
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 800851e:	2001      	movs	r0, #1
}
 8008520:	bd70      	pop	{r4, r5, r6, pc}
 8008522:	f104 0015 	add.w	r0, r4, #21
 8008526:	4413      	add	r3, r2
 8008528:	e000      	b.n	800852c <UFCP_Send+0xac>
 800852a:	3101      	adds	r1, #1
    while ( size-- ) *dest++ = *buffer++;
 800852c:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8008530:	f800 2f01 	strb.w	r2, [r0, #1]!
 8008534:	4299      	cmp	r1, r3
 8008536:	d1f8      	bne.n	800852a <UFCP_Send+0xaa>
 8008538:	e7d8      	b.n	80084ec <UFCP_Send+0x6c>
 800853a:	bf00      	nop

0800853c <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 800853c:	f890 311c 	ldrb.w	r3, [r0, #284]	; 0x11c
 8008540:	b90b      	cbnz	r3, 8008546 <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8008542:	4831      	ldr	r0, [pc, #196]	; (8008608 <UFCP_RX_IRQ_Handler+0xcc>)
}
 8008544:	4770      	bx	lr
{
 8008546:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 8008548:	f890 311d 	ldrb.w	r3, [r0, #285]	; 0x11d
{
 800854c:	b083      	sub	sp, #12
 800854e:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 8008550:	fa5f fc81 	uxtb.w	ip, r1
    switch ( pBaseHandle->RxFrameLevel )
 8008554:	b39b      	cbz	r3, 80085be <UFCP_RX_IRQ_Handler+0x82>
 8008556:	2b01      	cmp	r3, #1
 8008558:	d03b      	beq.n	80085d2 <UFCP_RX_IRQ_Handler+0x96>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 800855a:	f890 209a 	ldrb.w	r2, [r0, #154]	; 0x9a
 800855e:	3201      	adds	r2, #1
 8008560:	4293      	cmp	r3, r2
 8008562:	dc08      	bgt.n	8008576 <UFCP_RX_IRQ_Handler+0x3a>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8008564:	18c2      	adds	r2, r0, r3
          pBaseHandle->RxFrameLevel++;
 8008566:	3301      	adds	r3, #1
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8008568:	4827      	ldr	r0, [pc, #156]	; (8008608 <UFCP_RX_IRQ_Handler+0xcc>)
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 800856a:	f882 c099 	strb.w	ip, [r2, #153]	; 0x99
          pBaseHandle->RxFrameLevel++;
 800856e:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 8008572:	b003      	add	sp, #12
 8008574:	bd30      	pop	{r4, r5, pc}
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8008576:	f8d0 2120 	ldr.w	r2, [r0, #288]	; 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 800857a:	f880 c11b 	strb.w	ip, [r0, #283]	; 0x11b
          pBaseHandle->RxTimeoutCountdown = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	8243      	strh	r3, [r0, #18]
 8008582:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008584:	e852 3f00 	ldrex	r3, [r2]
 8008588:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	e842 3100 	strex	r1, r3, [r2]
 8008590:	2900      	cmp	r1, #0
 8008592:	d1f7      	bne.n	8008584 <UFCP_RX_IRQ_Handler+0x48>
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8008594:	f884 111c 	strb.w	r1, [r4, #284]	; 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8008598:	f104 0099 	add.w	r0, r4, #153	; 0x99
 800859c:	f7fe f8de 	bl	800675c <FCP_CalcCRC>
 80085a0:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 80085a4:	4283      	cmp	r3, r0
 80085a6:	d122      	bne.n	80085ee <UFCP_RX_IRQ_Handler+0xb2>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 80085a8:	6820      	ldr	r0, [r4, #0]
 80085aa:	68a5      	ldr	r5, [r4, #8]
 80085ac:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 80085b0:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
 80085b4:	f104 029b 	add.w	r2, r4, #155	; 0x9b
 80085b8:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 80085ba:	4814      	ldr	r0, [pc, #80]	; (800860c <UFCP_RX_IRQ_Handler+0xd0>)
 80085bc:	e7d9      	b.n	8008572 <UFCP_RX_IRQ_Handler+0x36>
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 80085be:	8a02      	ldrh	r2, [r0, #16]
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 80085c0:	4813      	ldr	r0, [pc, #76]	; (8008610 <UFCP_RX_IRQ_Handler+0xd4>)
        pBaseHandle->RxFrame.Code = rx_byte;
 80085c2:	f884 c099 	strb.w	ip, [r4, #153]	; 0x99
        pBaseHandle->RxFrameLevel++;
 80085c6:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 80085c8:	8262      	strh	r2, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 80085ca:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
}
 80085ce:	b003      	add	sp, #12
 80085d0:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 80085d2:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrame.Size = rx_byte;
 80085d4:	f880 c09a 	strb.w	ip, [r0, #154]	; 0x9a
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 80085d8:	d404      	bmi.n	80085e4 <UFCP_RX_IRQ_Handler+0xa8>
        pBaseHandle->RxFrameLevel++;
 80085da:	2302      	movs	r3, #2
 80085dc:	f880 311d 	strb.w	r3, [r0, #285]	; 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 80085e0:	4809      	ldr	r0, [pc, #36]	; (8008608 <UFCP_RX_IRQ_Handler+0xcc>)
 80085e2:	e7c6      	b.n	8008572 <UFCP_RX_IRQ_Handler+0x36>
          pBaseHandle->RxFrameLevel =0 ;
 80085e4:	2300      	movs	r3, #0
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 80085e6:	4808      	ldr	r0, [pc, #32]	; (8008608 <UFCP_RX_IRQ_Handler+0xcc>)
          pBaseHandle->RxFrameLevel =0 ;
 80085e8:	f884 311d 	strb.w	r3, [r4, #285]	; 0x11d
 80085ec:	e7c1      	b.n	8008572 <UFCP_RX_IRQ_Handler+0x36>
            error_code = FCP_MSG_RX_BAD_CRC;
 80085ee:	250a      	movs	r5, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80085f0:	2301      	movs	r3, #1
 80085f2:	f10d 0207 	add.w	r2, sp, #7
 80085f6:	21ff      	movs	r1, #255	; 0xff
 80085f8:	4620      	mov	r0, r4
            error_code = FCP_MSG_RX_BAD_CRC;
 80085fa:	f88d 5007 	strb.w	r5, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80085fe:	f7ff ff3f 	bl	8008480 <UFCP_Send>
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8008602:	4802      	ldr	r0, [pc, #8]	; (800860c <UFCP_RX_IRQ_Handler+0xd0>)
  return ret_val;
 8008604:	e7b5      	b.n	8008572 <UFCP_RX_IRQ_Handler+0x36>
 8008606:	bf00      	nop
 8008608:	08008de4 	.word	0x08008de4
 800860c:	08008de8 	.word	0x08008de8
 8008610:	08008de6 	.word	0x08008de6

08008614 <UFCP_OVR_IRQ_Handler>:
{
 8008614:	b500      	push	{lr}
 8008616:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 8008618:	f04f 0c08 	mov.w	ip, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 800861c:	2301      	movs	r3, #1
 800861e:	f10d 0207 	add.w	r2, sp, #7
 8008622:	21ff      	movs	r1, #255	; 0xff
  error_code = UFCP_MSG_OVERRUN;
 8008624:	f88d c007 	strb.w	ip, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8008628:	f7ff ff2a 	bl	8008480 <UFCP_Send>
}
 800862c:	b003      	add	sp, #12
 800862e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008632:	bf00      	nop

08008634 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8008634:	2300      	movs	r3, #0
 8008636:	f880 311c 	strb.w	r3, [r0, #284]	; 0x11c
}
 800863a:	4770      	bx	lr

0800863c <POWER_CONTROL_CONFG>:
POWER_State_t state_Handler;
Power_Control_Heartbeat_t protocolHandler;

void POWER_CONTROL_CONFG(POWER_Control_t *cmd)
{
	pwrControl = cmd;
 800863c:	4b01      	ldr	r3, [pc, #4]	; (8008644 <POWER_CONTROL_CONFG+0x8>)
 800863e:	6018      	str	r0, [r3, #0]
}
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	20004a0c 	.word	0x20004a0c

08008648 <POWER_INDICATOR_CONFG>:

void POWER_INDICATOR_CONFG(Power_Status_Indicator_t *indicator)
{
	tailLightControl = indicator;
 8008648:	4b01      	ldr	r3, [pc, #4]	; (8008650 <POWER_INDICATOR_CONFG+0x8>)
 800864a:	6018      	str	r0, [r3, #0]
}
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	20004a18 	.word	0x20004a18

08008654 <POWER_RETRANSMIT_CTL_CONFG>:

void POWER_RETRANSMIT_CTL_CONFG(Power_sysProtocol_Handler_t *reTransTIM)
{
    reTransMgnt = reTransTIM;
 8008654:	4b01      	ldr	r3, [pc, #4]	; (800865c <POWER_RETRANSMIT_CTL_CONFG+0x8>)
 8008656:	6018      	str	r0, [r3, #0]
}
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	20004a10 	.word	0x20004a10

08008660 <POWER_SET_DEFAULT_STATE>:

void POWER_SET_DEFAULT_STATE(POWER_State_t state)
{
	state_Handler = state;
 8008660:	4b01      	ldr	r3, [pc, #4]	; (8008668 <POWER_SET_DEFAULT_STATE+0x8>)
 8008662:	7018      	strb	r0, [r3, #0]
}
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	20004a14 	.word	0x20004a14

0800866c <POWER_CHANGE_STATE>:
 800866c:	4b01      	ldr	r3, [pc, #4]	; (8008674 <POWER_CHANGE_STATE+0x8>)
 800866e:	7018      	strb	r0, [r3, #0]
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	20004a14 	.word	0x20004a14

08008678 <Stop_RetransmissionTimer>:
}

void Stop_RetransmissionTimer()
{
	protocolHandler.RxPacketLossCount = 0;
	reTransMgnt->reTransmissionOff();
 8008678:	4b03      	ldr	r3, [pc, #12]	; (8008688 <Stop_RetransmissionTimer+0x10>)
	protocolHandler.RxPacketLossCount = 0;
 800867a:	4a04      	ldr	r2, [pc, #16]	; (800868c <Stop_RetransmissionTimer+0x14>)
	reTransMgnt->reTransmissionOff();
 800867c:	681b      	ldr	r3, [r3, #0]
	protocolHandler.RxPacketLossCount = 0;
 800867e:	2100      	movs	r1, #0
	reTransMgnt->reTransmissionOff();
 8008680:	685b      	ldr	r3, [r3, #4]
	protocolHandler.RxPacketLossCount = 0;
 8008682:	7051      	strb	r1, [r2, #1]
	reTransMgnt->reTransmissionOff();
 8008684:	4718      	bx	r3
 8008686:	bf00      	nop
 8008688:	20004a10 	.word	0x20004a10
 800868c:	20004a08 	.word	0x20004a08

08008690 <retransmissionTimerStart>:
}

void retransmissionTimerStart()
{
	reTransMgnt->reTransmissionOn();
 8008690:	4b01      	ldr	r3, [pc, #4]	; (8008698 <retransmissionTimerStart+0x8>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4718      	bx	r3
 8008698:	20004a10 	.word	0x20004a10

0800869c <PacketLossCount>:
}

void PacketLossCount()
{
   protocolHandler.RxPacketLossCount++;
 800869c:	4a02      	ldr	r2, [pc, #8]	; (80086a8 <PacketLossCount+0xc>)
 800869e:	7853      	ldrb	r3, [r2, #1]
 80086a0:	3301      	adds	r3, #1
 80086a2:	7053      	strb	r3, [r2, #1]
}
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	20004a08 	.word	0x20004a08

080086ac <POWER_PACKET_ACK>:

void POWER_PACKET_ACK()
{
	protocolHandler.RxPacketLossCount = 0;
 80086ac:	4b03      	ldr	r3, [pc, #12]	; (80086bc <POWER_PACKET_ACK+0x10>)
	protocolHandler.heartBeatSent++;
 80086ae:	789a      	ldrb	r2, [r3, #2]
	protocolHandler.RxPacketLossCount = 0;
 80086b0:	2100      	movs	r1, #0
	protocolHandler.heartBeatSent++;
 80086b2:	3201      	adds	r2, #1
	protocolHandler.RxPacketLossCount = 0;
 80086b4:	7059      	strb	r1, [r3, #1]
	protocolHandler.heartBeatSent++;
 80086b6:	709a      	strb	r2, [r3, #2]
}
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20004a08 	.word	0x20004a08

080086c0 <POWER_PROTOCOL_CHECKSTATUS>:

void POWER_PROTOCOL_CHECKSTATUS()
{
    if(protocolHandler.RxPacketLossCount == 0)
 80086c0:	4a05      	ldr	r2, [pc, #20]	; (80086d8 <POWER_PROTOCOL_CHECKSTATUS+0x18>)
 80086c2:	7853      	ldrb	r3, [r2, #1]
 80086c4:	b90b      	cbnz	r3, 80086ca <POWER_PROTOCOL_CHECKSTATUS+0xa>
    {
    	protocolHandler.protocolFailure = false;
 80086c6:	7013      	strb	r3, [r2, #0]
 80086c8:	4770      	bx	lr
    }
    else if(protocolHandler.RxPacketLossCount != 0)
    {
    	if(protocolHandler.RxPacketLossCount > MAXIMUM_PACKET_RETRANSMIT)
 80086ca:	2b0a      	cmp	r3, #10
 80086cc:	d800      	bhi.n	80086d0 <POWER_PROTOCOL_CHECKSTATUS+0x10>
             * --> Automatically Power Off
             * */

    	}
    }
}
 80086ce:	4770      	bx	lr
            protocolHandler.protocolFailure = true;
 80086d0:	2001      	movs	r0, #1
 80086d2:	7010      	strb	r0, [r2, #0]
            ESCOOTER_SendReportStatus(true);
 80086d4:	f7fc be08 	b.w	80052e8 <ESCOOTER_SendReportStatus>
 80086d8:	20004a08 	.word	0x20004a08

080086dc <POWER_CTL_MONITORING>:
{
	pwrControl->wake();
}

void POWER_CTL_MONITORING(void const *argument)
{
 80086dc:	b508      	push	{r3, lr}
 80086de:	4d0c      	ldr	r5, [pc, #48]	; (8008710 <POWER_CTL_MONITORING+0x34>)
 80086e0:	4c0c      	ldr	r4, [pc, #48]	; (8008714 <POWER_CTL_MONITORING+0x38>)
 80086e2:	4e0d      	ldr	r6, [pc, #52]	; (8008718 <POWER_CTL_MONITORING+0x3c>)
	for(;;)
	{
		switch(state_Handler)
 80086e4:	782b      	ldrb	r3, [r5, #0]
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d00b      	beq.n	8008702 <POWER_CTL_MONITORING+0x26>
 80086ea:	2b02      	cmp	r3, #2
 80086ec:	d005      	beq.n	80086fa <POWER_CTL_MONITORING+0x1e>
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1f9      	bne.n	80086e6 <POWER_CTL_MONITORING+0xa>
		{
		    case POWER_OFF:
		    	pwrControl -> sleep();
 80086f2:	6823      	ldr	r3, [r4, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4798      	blx	r3
		    	break;
 80086f8:	e7f4      	b.n	80086e4 <POWER_CTL_MONITORING+0x8>
		    	pwrControl -> powerOn();
		    	tailLightControl->switch_on();
		    	break;

		    case WAKEUP:
		    	pwrControl -> wake();
 80086fa:	6823      	ldr	r3, [r4, #0]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	4798      	blx	r3
 8008700:	e7f0      	b.n	80086e4 <POWER_CTL_MONITORING+0x8>
		    	pwrControl -> powerOn();
 8008702:	6823      	ldr	r3, [r4, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	4798      	blx	r3
		    	tailLightControl->switch_on();
 8008708:	6833      	ldr	r3, [r6, #0]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4798      	blx	r3
		    	break;
 800870e:	e7e9      	b.n	80086e4 <POWER_CTL_MONITORING+0x8>
 8008710:	20004a14 	.word	0x20004a14
 8008714:	20004a0c 	.word	0x20004a0c
 8008718:	20004a18 	.word	0x20004a18

0800871c <SYSTEM_START_RETRANSMISSION_TIMER>:
}

static void SYSTEM_START_RETRANSMISSION_TIMER()
{
	//Enable the TIM3 CLOCK
   RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800871c:	4917      	ldr	r1, [pc, #92]	; (800877c <SYSTEM_START_RETRANSMISSION_TIMER+0x60>)

   /*Config for the prescalar + auto reload register*/
   TIM3->PSC = 10000;  /*Pre-scalar*/
 800871e:	4b18      	ldr	r3, [pc, #96]	; (8008780 <SYSTEM_START_RETRANSMISSION_TIMER+0x64>)
   RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8008720:	6c0a      	ldr	r2, [r1, #64]	; 0x40
{
 8008722:	b410      	push	{r4}
   RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8008724:	f042 0202 	orr.w	r2, r2, #2
   TIM3->PSC = 10000;  /*Pre-scalar*/
 8008728:	f242 7410 	movw	r4, #10000	; 0x2710
   TIM3->ARR = 8400;   /*Auto reload register*/
 800872c:	f242 00d0 	movw	r0, #8400	; 0x20d0
   RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8008730:	640a      	str	r2, [r1, #64]	; 0x40
   TIM3->PSC = 10000;  /*Pre-scalar*/
 8008732:	629c      	str	r4, [r3, #40]	; 0x28
   TIM3->ARR = 8400;   /*Auto reload register*/
 8008734:	62d8      	str	r0, [r3, #44]	; 0x2c

   /*Set up the CounterMode: Up*/
   TIM3->CR1 &= ~TIM_CR1_DIR;
 8008736:	681a      	ldr	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008738:	4912      	ldr	r1, [pc, #72]	; (8008784 <SYSTEM_START_RETRANSMISSION_TIMER+0x68>)
 800873a:	f022 0210 	bic.w	r2, r2, #16
 800873e:	601a      	str	r2, [r3, #0]

   /*Setup the clock division as 1*/
   TIM3->CR1 |= TIM_CR1_CKD_1;
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008746:	601a      	str	r2, [r3, #0]

   /*Auto-Reload Pre-load Disable! */
   TIM3->CR1 &= ~TIM_CR1_ARPE;
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800874e:	601a      	str	r2, [r3, #0]

   /*Setup the Clock Source as Internal Clock*/
   TIM3->SMCR &= ~TIM_SMCR_SMS;
 8008750:	689a      	ldr	r2, [r3, #8]
 8008752:	f022 0207 	bic.w	r2, r2, #7
 8008756:	609a      	str	r2, [r3, #8]

   /*Enable the Interrupt*/
   TIM3->DIER |= TIM_DIER_UIE;
 8008758:	68da      	ldr	r2, [r3, #12]
 800875a:	f04f 0ca0 	mov.w	ip, #160	; 0xa0
 800875e:	f042 0201 	orr.w	r2, r2, #1
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008762:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8008766:	60da      	str	r2, [r3, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008768:	f881 c31d 	strb.w	ip, [r1, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800876c:	6008      	str	r0, [r1, #0]
   NVIC_SetPriority(TIM3_IRQn, 10);

   NVIC_EnableIRQ(TIM3_IRQn);

   /*Start the timer*/
   TIM3->CR1 |= TIM_CR1_CEN;
 800876e:	681a      	ldr	r2, [r3, #0]
}
 8008770:	f85d 4b04 	ldr.w	r4, [sp], #4
   TIM3->CR1 |= TIM_CR1_CEN;
 8008774:	f042 0201 	orr.w	r2, r2, #1
 8008778:	601a      	str	r2, [r3, #0]
}
 800877a:	4770      	bx	lr
 800877c:	40023800 	.word	0x40023800
 8008780:	40000400 	.word	0x40000400
 8008784:	e000e100 	.word	0xe000e100

08008788 <SYSTEM_STOP_RETRANSMISSION_TIMER>:

static void SYSTEM_STOP_RETRANSMISSION_TIMER()
{
   /*Stop the timer*/
   TIM3->CR1 &= ~TIM_CR1_CEN;
 8008788:	4b04      	ldr	r3, [pc, #16]	; (800879c <SYSTEM_STOP_RETRANSMISSION_TIMER+0x14>)
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	f022 0201 	bic.w	r2, r2, #1
 8008790:	601a      	str	r2, [r3, #0]

   /*Disable the Interrupt*/
   TIM3->DIER &= ~TIM_DIER_UIE;
 8008792:	68da      	ldr	r2, [r3, #12]
 8008794:	f022 0201 	bic.w	r2, r2, #1
 8008798:	60da      	str	r2, [r3, #12]
}
 800879a:	4770      	bx	lr
 800879c:	40000400 	.word	0x40000400

080087a0 <SYSTEM_INDICATOR_OFF>:
{
 80087a0:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,GPIO_PIN_RESET);
 80087a2:	4807      	ldr	r0, [pc, #28]	; (80087c0 <SYSTEM_INDICATOR_OFF+0x20>)
 80087a4:	2200      	movs	r2, #0
 80087a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80087aa:	f7fb fb55 	bl	8003e58 <HAL_GPIO_WritePin>
}
 80087ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,GPIO_PIN_RESET);
 80087b2:	4803      	ldr	r0, [pc, #12]	; (80087c0 <SYSTEM_INDICATOR_OFF+0x20>)
 80087b4:	2200      	movs	r2, #0
 80087b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80087ba:	f7fb bb4d 	b.w	8003e58 <HAL_GPIO_WritePin>
 80087be:	bf00      	nop
 80087c0:	40020400 	.word	0x40020400

080087c4 <SYSTEM_INDICATOR_ON>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,GPIO_PIN_SET);
 80087c4:	4802      	ldr	r0, [pc, #8]	; (80087d0 <SYSTEM_INDICATOR_ON+0xc>)
 80087c6:	2201      	movs	r2, #1
 80087c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80087cc:	f7fb bb44 	b.w	8003e58 <HAL_GPIO_WritePin>
 80087d0:	40020400 	.word	0x40020400

080087d4 <SYSTEM_POWER_ON>:
	power = 1;
 80087d4:	4b02      	ldr	r3, [pc, #8]	; (80087e0 <SYSTEM_POWER_ON+0xc>)
 80087d6:	2201      	movs	r2, #1
 80087d8:	701a      	strb	r2, [r3, #0]
	POWER_PROTOCOL_CHECKSTATUS();
 80087da:	f7ff bf71 	b.w	80086c0 <POWER_PROTOCOL_CHECKSTATUS>
 80087de:	bf00      	nop
 80087e0:	20004a20 	.word	0x20004a20

080087e4 <SYSTEM_BOOT>:
	HAL_NVIC_SystemReset();
 80087e4:	f7fb ba1a 	b.w	8003c1c <HAL_NVIC_SystemReset>

080087e8 <SYSTEM_POWER_OFF>:
{
 80087e8:	b508      	push	{r3, lr}
	Stop_RetransmissionTimer();
 80087ea:	f7ff ff45 	bl	8008678 <Stop_RetransmissionTimer>
	ESCOOTER_StopCoreTask();
 80087ee:	f7fc ff05 	bl	80055fc <ESCOOTER_StopCoreTask>
	suspend_SystemTask();
 80087f2:	f7f8 fc45 	bl	8001080 <suspend_SystemTask>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 80087f6:	2101      	movs	r1, #1
}
 80087f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 80087fc:	4608      	mov	r0, r1
 80087fe:	f7fb bb39 	b.w	8003e74 <HAL_PWR_EnterSTOPMode>
 8008802:	bf00      	nop

08008804 <POWER_CONTROL_Init>:
{
 8008804:	b508      	push	{r3, lr}
	POWER_CONTROL_CONFG(&power_control);
 8008806:	4807      	ldr	r0, [pc, #28]	; (8008824 <POWER_CONTROL_Init+0x20>)
 8008808:	f7ff ff18 	bl	800863c <POWER_CONTROL_CONFG>
	POWER_INDICATOR_CONFG(&power_status_indicator);
 800880c:	4806      	ldr	r0, [pc, #24]	; (8008828 <POWER_CONTROL_Init+0x24>)
 800880e:	f7ff ff1b 	bl	8008648 <POWER_INDICATOR_CONFG>
	POWER_RETRANSMIT_CTL_CONFG(&protocol_control);
 8008812:	4806      	ldr	r0, [pc, #24]	; (800882c <POWER_CONTROL_Init+0x28>)
 8008814:	f7ff ff1e 	bl	8008654 <POWER_RETRANSMIT_CTL_CONFG>
}
 8008818:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	POWER_SET_DEFAULT_STATE(POWER_ON);
 800881c:	2001      	movs	r0, #1
 800881e:	f7ff bf1f 	b.w	8008660 <POWER_SET_DEFAULT_STATE>
 8008822:	bf00      	nop
 8008824:	20000588 	.word	0x20000588
 8008828:	20000594 	.word	0x20000594
 800882c:	2000059c 	.word	0x2000059c

08008830 <POWER_CONTROL_START_MONITORING>:
{
 8008830:	b510      	push	{r4, lr}
	osThreadDef(PowerStateMachine, POWER_CTL_MONITORING, osPriorityBelowNormal,0,128);
 8008832:	4c09      	ldr	r4, [pc, #36]	; (8008858 <POWER_CONTROL_START_MONITORING+0x28>)
 8008834:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
{
 8008836:	b088      	sub	sp, #32
	osThreadDef(PowerStateMachine, POWER_CTL_MONITORING, osPriorityBelowNormal,0,128);
 8008838:	f10d 0c04 	add.w	ip, sp, #4
 800883c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8008840:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008844:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	PowerControlHandler = osThreadCreate(osThread(PowerStateMachine),NULL);
 8008848:	2100      	movs	r1, #0
 800884a:	a801      	add	r0, sp, #4
 800884c:	f7fc feee 	bl	800562c <osThreadCreate>
 8008850:	4b02      	ldr	r3, [pc, #8]	; (800885c <POWER_CONTROL_START_MONITORING+0x2c>)
 8008852:	6018      	str	r0, [r3, #0]
}
 8008854:	b008      	add	sp, #32
 8008856:	bd10      	pop	{r4, pc}
 8008858:	08008ae8 	.word	0x08008ae8
 800885c:	20004a1c 	.word	0x20004a1c

08008860 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8008860:	b510      	push	{r4, lr}
	if(TIM3->SR & TIM_SR_UIF)
 8008862:	4c06      	ldr	r4, [pc, #24]	; (800887c <TIM3_IRQHandler+0x1c>)
 8008864:	6923      	ldr	r3, [r4, #16]
 8008866:	07db      	lsls	r3, r3, #31
 8008868:	d400      	bmi.n	800886c <TIM3_IRQHandler+0xc>
	{
		PacketLossCount();
		TIM3->SR &= ~TIM_SR_UIF;
	}
}
 800886a:	bd10      	pop	{r4, pc}
		PacketLossCount();
 800886c:	f7ff ff16 	bl	800869c <PacketLossCount>
		TIM3->SR &= ~TIM_SR_UIF;
 8008870:	6923      	ldr	r3, [r4, #16]
 8008872:	f023 0301 	bic.w	r3, r3, #1
 8008876:	6123      	str	r3, [r4, #16]
}
 8008878:	bd10      	pop	{r4, pc}
 800887a:	bf00      	nop
 800887c:	40000400 	.word	0x40000400

08008880 <__libc_init_array>:
 8008880:	b570      	push	{r4, r5, r6, lr}
 8008882:	4d0d      	ldr	r5, [pc, #52]	; (80088b8 <__libc_init_array+0x38>)
 8008884:	4c0d      	ldr	r4, [pc, #52]	; (80088bc <__libc_init_array+0x3c>)
 8008886:	1b64      	subs	r4, r4, r5
 8008888:	10a4      	asrs	r4, r4, #2
 800888a:	2600      	movs	r6, #0
 800888c:	42a6      	cmp	r6, r4
 800888e:	d109      	bne.n	80088a4 <__libc_init_array+0x24>
 8008890:	4d0b      	ldr	r5, [pc, #44]	; (80088c0 <__libc_init_array+0x40>)
 8008892:	4c0c      	ldr	r4, [pc, #48]	; (80088c4 <__libc_init_array+0x44>)
 8008894:	f000 f8e4 	bl	8008a60 <_init>
 8008898:	1b64      	subs	r4, r4, r5
 800889a:	10a4      	asrs	r4, r4, #2
 800889c:	2600      	movs	r6, #0
 800889e:	42a6      	cmp	r6, r4
 80088a0:	d105      	bne.n	80088ae <__libc_init_array+0x2e>
 80088a2:	bd70      	pop	{r4, r5, r6, pc}
 80088a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088a8:	4798      	blx	r3
 80088aa:	3601      	adds	r6, #1
 80088ac:	e7ee      	b.n	800888c <__libc_init_array+0xc>
 80088ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80088b2:	4798      	blx	r3
 80088b4:	3601      	adds	r6, #1
 80088b6:	e7f2      	b.n	800889e <__libc_init_array+0x1e>
 80088b8:	08008e68 	.word	0x08008e68
 80088bc:	08008e68 	.word	0x08008e68
 80088c0:	08008e68 	.word	0x08008e68
 80088c4:	08008e6c 	.word	0x08008e6c

080088c8 <__retarget_lock_acquire_recursive>:
 80088c8:	4770      	bx	lr

080088ca <__retarget_lock_release_recursive>:
 80088ca:	4770      	bx	lr

080088cc <memset>:
 80088cc:	4402      	add	r2, r0
 80088ce:	4603      	mov	r3, r0
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d100      	bne.n	80088d6 <memset+0xa>
 80088d4:	4770      	bx	lr
 80088d6:	f803 1b01 	strb.w	r1, [r3], #1
 80088da:	e7f9      	b.n	80088d0 <memset+0x4>

080088dc <cleanup_glue>:
 80088dc:	b538      	push	{r3, r4, r5, lr}
 80088de:	460c      	mov	r4, r1
 80088e0:	6809      	ldr	r1, [r1, #0]
 80088e2:	4605      	mov	r5, r0
 80088e4:	b109      	cbz	r1, 80088ea <cleanup_glue+0xe>
 80088e6:	f7ff fff9 	bl	80088dc <cleanup_glue>
 80088ea:	4621      	mov	r1, r4
 80088ec:	4628      	mov	r0, r5
 80088ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088f2:	f000 b869 	b.w	80089c8 <_free_r>
	...

080088f8 <_reclaim_reent>:
 80088f8:	4b2c      	ldr	r3, [pc, #176]	; (80089ac <_reclaim_reent+0xb4>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4283      	cmp	r3, r0
 80088fe:	b570      	push	{r4, r5, r6, lr}
 8008900:	4604      	mov	r4, r0
 8008902:	d051      	beq.n	80089a8 <_reclaim_reent+0xb0>
 8008904:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008906:	b143      	cbz	r3, 800891a <_reclaim_reent+0x22>
 8008908:	68db      	ldr	r3, [r3, #12]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d14a      	bne.n	80089a4 <_reclaim_reent+0xac>
 800890e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008910:	6819      	ldr	r1, [r3, #0]
 8008912:	b111      	cbz	r1, 800891a <_reclaim_reent+0x22>
 8008914:	4620      	mov	r0, r4
 8008916:	f000 f857 	bl	80089c8 <_free_r>
 800891a:	6961      	ldr	r1, [r4, #20]
 800891c:	b111      	cbz	r1, 8008924 <_reclaim_reent+0x2c>
 800891e:	4620      	mov	r0, r4
 8008920:	f000 f852 	bl	80089c8 <_free_r>
 8008924:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008926:	b111      	cbz	r1, 800892e <_reclaim_reent+0x36>
 8008928:	4620      	mov	r0, r4
 800892a:	f000 f84d 	bl	80089c8 <_free_r>
 800892e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008930:	b111      	cbz	r1, 8008938 <_reclaim_reent+0x40>
 8008932:	4620      	mov	r0, r4
 8008934:	f000 f848 	bl	80089c8 <_free_r>
 8008938:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800893a:	b111      	cbz	r1, 8008942 <_reclaim_reent+0x4a>
 800893c:	4620      	mov	r0, r4
 800893e:	f000 f843 	bl	80089c8 <_free_r>
 8008942:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008944:	b111      	cbz	r1, 800894c <_reclaim_reent+0x54>
 8008946:	4620      	mov	r0, r4
 8008948:	f000 f83e 	bl	80089c8 <_free_r>
 800894c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800894e:	b111      	cbz	r1, 8008956 <_reclaim_reent+0x5e>
 8008950:	4620      	mov	r0, r4
 8008952:	f000 f839 	bl	80089c8 <_free_r>
 8008956:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008958:	b111      	cbz	r1, 8008960 <_reclaim_reent+0x68>
 800895a:	4620      	mov	r0, r4
 800895c:	f000 f834 	bl	80089c8 <_free_r>
 8008960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008962:	b111      	cbz	r1, 800896a <_reclaim_reent+0x72>
 8008964:	4620      	mov	r0, r4
 8008966:	f000 f82f 	bl	80089c8 <_free_r>
 800896a:	69a3      	ldr	r3, [r4, #24]
 800896c:	b1e3      	cbz	r3, 80089a8 <_reclaim_reent+0xb0>
 800896e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008970:	4620      	mov	r0, r4
 8008972:	4798      	blx	r3
 8008974:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008976:	b1b9      	cbz	r1, 80089a8 <_reclaim_reent+0xb0>
 8008978:	4620      	mov	r0, r4
 800897a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800897e:	f7ff bfad 	b.w	80088dc <cleanup_glue>
 8008982:	5949      	ldr	r1, [r1, r5]
 8008984:	b941      	cbnz	r1, 8008998 <_reclaim_reent+0xa0>
 8008986:	3504      	adds	r5, #4
 8008988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800898a:	2d80      	cmp	r5, #128	; 0x80
 800898c:	68d9      	ldr	r1, [r3, #12]
 800898e:	d1f8      	bne.n	8008982 <_reclaim_reent+0x8a>
 8008990:	4620      	mov	r0, r4
 8008992:	f000 f819 	bl	80089c8 <_free_r>
 8008996:	e7ba      	b.n	800890e <_reclaim_reent+0x16>
 8008998:	680e      	ldr	r6, [r1, #0]
 800899a:	4620      	mov	r0, r4
 800899c:	f000 f814 	bl	80089c8 <_free_r>
 80089a0:	4631      	mov	r1, r6
 80089a2:	e7ef      	b.n	8008984 <_reclaim_reent+0x8c>
 80089a4:	2500      	movs	r5, #0
 80089a6:	e7ef      	b.n	8008988 <_reclaim_reent+0x90>
 80089a8:	bd70      	pop	{r4, r5, r6, pc}
 80089aa:	bf00      	nop
 80089ac:	200005a4 	.word	0x200005a4

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	; (80089b8 <__malloc_lock+0x8>)
 80089b2:	f7ff bf89 	b.w	80088c8 <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	20004a21 	.word	0x20004a21

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	; (80089c4 <__malloc_unlock+0x8>)
 80089be:	f7ff bf84 	b.w	80088ca <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	20004a21 	.word	0x20004a21

080089c8 <_free_r>:
 80089c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80089ca:	2900      	cmp	r1, #0
 80089cc:	d044      	beq.n	8008a58 <_free_r+0x90>
 80089ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089d2:	9001      	str	r0, [sp, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f1a1 0404 	sub.w	r4, r1, #4
 80089da:	bfb8      	it	lt
 80089dc:	18e4      	addlt	r4, r4, r3
 80089de:	f7ff ffe7 	bl	80089b0 <__malloc_lock>
 80089e2:	4a1e      	ldr	r2, [pc, #120]	; (8008a5c <_free_r+0x94>)
 80089e4:	9801      	ldr	r0, [sp, #4]
 80089e6:	6813      	ldr	r3, [r2, #0]
 80089e8:	b933      	cbnz	r3, 80089f8 <_free_r+0x30>
 80089ea:	6063      	str	r3, [r4, #4]
 80089ec:	6014      	str	r4, [r2, #0]
 80089ee:	b003      	add	sp, #12
 80089f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089f4:	f7ff bfe2 	b.w	80089bc <__malloc_unlock>
 80089f8:	42a3      	cmp	r3, r4
 80089fa:	d908      	bls.n	8008a0e <_free_r+0x46>
 80089fc:	6825      	ldr	r5, [r4, #0]
 80089fe:	1961      	adds	r1, r4, r5
 8008a00:	428b      	cmp	r3, r1
 8008a02:	bf01      	itttt	eq
 8008a04:	6819      	ldreq	r1, [r3, #0]
 8008a06:	685b      	ldreq	r3, [r3, #4]
 8008a08:	1949      	addeq	r1, r1, r5
 8008a0a:	6021      	streq	r1, [r4, #0]
 8008a0c:	e7ed      	b.n	80089ea <_free_r+0x22>
 8008a0e:	461a      	mov	r2, r3
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	b10b      	cbz	r3, 8008a18 <_free_r+0x50>
 8008a14:	42a3      	cmp	r3, r4
 8008a16:	d9fa      	bls.n	8008a0e <_free_r+0x46>
 8008a18:	6811      	ldr	r1, [r2, #0]
 8008a1a:	1855      	adds	r5, r2, r1
 8008a1c:	42a5      	cmp	r5, r4
 8008a1e:	d10b      	bne.n	8008a38 <_free_r+0x70>
 8008a20:	6824      	ldr	r4, [r4, #0]
 8008a22:	4421      	add	r1, r4
 8008a24:	1854      	adds	r4, r2, r1
 8008a26:	42a3      	cmp	r3, r4
 8008a28:	6011      	str	r1, [r2, #0]
 8008a2a:	d1e0      	bne.n	80089ee <_free_r+0x26>
 8008a2c:	681c      	ldr	r4, [r3, #0]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	6053      	str	r3, [r2, #4]
 8008a32:	4421      	add	r1, r4
 8008a34:	6011      	str	r1, [r2, #0]
 8008a36:	e7da      	b.n	80089ee <_free_r+0x26>
 8008a38:	d902      	bls.n	8008a40 <_free_r+0x78>
 8008a3a:	230c      	movs	r3, #12
 8008a3c:	6003      	str	r3, [r0, #0]
 8008a3e:	e7d6      	b.n	80089ee <_free_r+0x26>
 8008a40:	6825      	ldr	r5, [r4, #0]
 8008a42:	1961      	adds	r1, r4, r5
 8008a44:	428b      	cmp	r3, r1
 8008a46:	bf04      	itt	eq
 8008a48:	6819      	ldreq	r1, [r3, #0]
 8008a4a:	685b      	ldreq	r3, [r3, #4]
 8008a4c:	6063      	str	r3, [r4, #4]
 8008a4e:	bf04      	itt	eq
 8008a50:	1949      	addeq	r1, r1, r5
 8008a52:	6021      	streq	r1, [r4, #0]
 8008a54:	6054      	str	r4, [r2, #4]
 8008a56:	e7ca      	b.n	80089ee <_free_r+0x26>
 8008a58:	b003      	add	sp, #12
 8008a5a:	bd30      	pop	{r4, r5, pc}
 8008a5c:	20004a24 	.word	0x20004a24

08008a60 <_init>:
 8008a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a62:	bf00      	nop
 8008a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a66:	bc08      	pop	{r3}
 8008a68:	469e      	mov	lr, r3
 8008a6a:	4770      	bx	lr

08008a6c <_fini>:
 8008a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6e:	bf00      	nop
 8008a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a72:	bc08      	pop	{r3}
 8008a74:	469e      	mov	lr, r3
 8008a76:	4770      	bx	lr
