{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 17:34:24 2009 " "Info: Processing started: Tue Mar 31 17:34:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2tolcd -c ps2tolcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2tolcd -c ps2tolcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[6\] " "Warning: Node \"lcd:inst2\|data_in_buf\[6\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[5\] " "Warning: Node \"lcd:inst2\|data_in_buf\[5\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[0\] " "Warning: Node \"lcd:inst2\|data_in_buf\[0\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[4\] " "Warning: Node \"lcd:inst2\|data_in_buf\[4\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[1\] " "Warning: Node \"lcd:inst2\|data_in_buf\[1\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[2\] " "Warning: Node \"lcd:inst2\|data_in_buf\[2\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lcd:inst2\|data_in_buf\[3\] " "Warning: Node \"lcd:inst2\|data_in_buf\[3\]\" is a latch" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[6\] " "Warning: Node \"lcd:inst2\|data_in_buf\[6\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[5\] " "Warning: Node \"lcd:inst2\|data_in_buf\[5\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[4\] " "Warning: Node \"lcd:inst2\|data_in_buf\[4\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[1\] " "Warning: Node \"lcd:inst2\|data_in_buf\[1\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[2\] " "Warning: Node \"lcd:inst2\|data_in_buf\[2\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[3\] " "Warning: Node \"lcd:inst2\|data_in_buf\[3\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lcd:inst2\|data_in_buf\[0\] " "Warning: Node \"lcd:inst2\|data_in_buf\[0\]\"" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 93 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mclk " "Info: Assuming node \"mclk\" is an undefined clock" {  } { { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clk_int " "Info: Detected ripple clock \"lcd:inst2\|clk_int\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 79 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_256:inst1\|count\[3\] " "Info: Detected ripple clock \"div_256:inst1\|count\[3\]\" as buffer" {  } { { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 18 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_256:inst1\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div_256:inst1\|clk " "Info: Detected ripple clock \"div_256:inst1\|clk\" as buffer" {  } { { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_256:inst1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[12\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[12\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[14\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[14\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[15\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[15\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[13\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[13\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[10\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[10\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[11\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[11\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[9\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[9\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[8\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[8\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[5\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[5\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[6\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[6\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[7\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[7\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[4\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[4\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[2\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[2\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[0\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[0\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[3\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[3\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkcnt\[1\] " "Info: Detected ripple clock \"lcd:inst2\|clkcnt\[1\]\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst2\|Equal0~157 " "Info: Detected gated clock \"lcd:inst2\|Equal0~157\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|Equal0~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst2\|Equal0~156 " "Info: Detected gated clock \"lcd:inst2\|Equal0~156\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|Equal0~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst2\|Equal0~155 " "Info: Detected gated clock \"lcd:inst2\|Equal0~155\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|Equal0~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst2\|Equal0~154 " "Info: Detected gated clock \"lcd:inst2\|Equal0~154\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|Equal0~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst2\|clkdiv " "Info: Detected ripple clock \"lcd:inst2\|clkdiv\" as buffer" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 72 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst2\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mclk register ps2_keyboard_interface:inst3\|q\[2\] register ps2_keyboard_interface:inst3\|rx_ascii\[6\] 97.8 MHz 10.225 ns Internal " "Info: Clock \"mclk\" has Internal fmax of 97.8 MHz between source register \"ps2_keyboard_interface:inst3\|q\[2\]\" and destination register \"ps2_keyboard_interface:inst3\|rx_ascii\[6\]\" (period= 10.225 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.966 ns + Longest register register " "Info: + Longest register to register delay is 9.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_keyboard_interface:inst3\|q\[2\] 1 REG LCFF_X33_Y16_N31 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 29; REG Node = 'ps2_keyboard_interface:inst3\|q\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_interface:inst3|q[2] } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 470 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.370 ns) 1.152 ns ps2_keyboard_interface:inst3\|Equal71~6111 2 COMB LCCOMB_X33_Y16_N4 6 " "Info: 2: + IC(0.782 ns) + CELL(0.370 ns) = 1.152 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 6; COMB Node = 'ps2_keyboard_interface:inst3\|Equal71~6111'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { ps2_keyboard_interface:inst3|q[2] ps2_keyboard_interface:inst3|Equal71~6111 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.206 ns) 2.737 ns ps2_keyboard_interface:inst3\|Equal71~6181 3 COMB LCCOMB_X33_Y16_N6 4 " "Info: 3: + IC(1.379 ns) + CELL(0.206 ns) = 2.737 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 4; COMB Node = 'ps2_keyboard_interface:inst3\|Equal71~6181'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { ps2_keyboard_interface:inst3|Equal71~6111 ps2_keyboard_interface:inst3|Equal71~6181 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.604 ns) 5.097 ns ps2_keyboard_interface:inst3\|Equal71~6182 4 COMB LCCOMB_X34_Y16_N30 1 " "Info: 4: + IC(1.756 ns) + CELL(0.604 ns) = 5.097 ns; Loc. = LCCOMB_X34_Y16_N30; Fanout = 1; COMB Node = 'ps2_keyboard_interface:inst3\|Equal71~6182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { ps2_keyboard_interface:inst3|Equal71~6181 ps2_keyboard_interface:inst3|Equal71~6182 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.494 ns) 5.963 ns ps2_keyboard_interface:inst3\|WideOr14~222 5 COMB LCCOMB_X34_Y16_N6 2 " "Info: 5: + IC(0.372 ns) + CELL(0.494 ns) = 5.963 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 2; COMB Node = 'ps2_keyboard_interface:inst3\|WideOr14~222'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { ps2_keyboard_interface:inst3|Equal71~6182 ps2_keyboard_interface:inst3|WideOr14~222 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.651 ns) 8.092 ns ps2_keyboard_interface:inst3\|WideNor6~134 6 COMB LCCOMB_X33_Y15_N14 3 " "Info: 6: + IC(1.478 ns) + CELL(0.651 ns) = 8.092 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 3; COMB Node = 'ps2_keyboard_interface:inst3\|WideNor6~134'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { ps2_keyboard_interface:inst3|WideOr14~222 ps2_keyboard_interface:inst3|WideNor6~134 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.370 ns) 8.852 ns ps2_keyboard_interface:inst3\|WideOr19~204 7 COMB LCCOMB_X33_Y15_N20 2 " "Info: 7: + IC(0.390 ns) + CELL(0.370 ns) = 8.852 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 2; COMB Node = 'ps2_keyboard_interface:inst3\|WideOr19~204'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { ps2_keyboard_interface:inst3|WideNor6~134 ps2_keyboard_interface:inst3|WideOr19~204 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.604 ns) 9.858 ns ps2_keyboard_interface:inst3\|WideOr14 8 COMB LCCOMB_X33_Y15_N18 1 " "Info: 8: + IC(0.402 ns) + CELL(0.604 ns) = 9.858 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 1; COMB Node = 'ps2_keyboard_interface:inst3\|WideOr14'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ps2_keyboard_interface:inst3|WideOr19~204 ps2_keyboard_interface:inst3|WideOr14 } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.966 ns ps2_keyboard_interface:inst3\|rx_ascii\[6\] 9 REG LCFF_X33_Y15_N19 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.966 ns; Loc. = LCFF_X33_Y15_N19; Fanout = 3; REG Node = 'ps2_keyboard_interface:inst3\|rx_ascii\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ps2_keyboard_interface:inst3|WideOr14 ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 541 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 34.19 % ) " "Info: Total cell delay = 3.407 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.559 ns ( 65.81 % ) " "Info: Total interconnect delay = 6.559 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { ps2_keyboard_interface:inst3|q[2] ps2_keyboard_interface:inst3|Equal71~6111 ps2_keyboard_interface:inst3|Equal71~6181 ps2_keyboard_interface:inst3|Equal71~6182 ps2_keyboard_interface:inst3|WideOr14~222 ps2_keyboard_interface:inst3|WideNor6~134 ps2_keyboard_interface:inst3|WideOr19~204 ps2_keyboard_interface:inst3|WideOr14 ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { ps2_keyboard_interface:inst3|q[2] {} ps2_keyboard_interface:inst3|Equal71~6111 {} ps2_keyboard_interface:inst3|Equal71~6181 {} ps2_keyboard_interface:inst3|Equal71~6182 {} ps2_keyboard_interface:inst3|WideOr14~222 {} ps2_keyboard_interface:inst3|WideNor6~134 {} ps2_keyboard_interface:inst3|WideOr19~204 {} ps2_keyboard_interface:inst3|WideOr14 {} ps2_keyboard_interface:inst3|rx_ascii[6] {} } { 0.000ns 0.782ns 1.379ns 1.756ns 0.372ns 1.478ns 0.390ns 0.402ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.604ns 0.494ns 0.651ns 0.370ns 0.604ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 7.816 ns + Shortest register " "Info: + Shortest clock path from clock \"mclk\" to destination register is 7.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.970 ns) 3.856 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(1.806 ns) + CELL(0.970 ns) = 3.856 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.000 ns) 6.070 ns div_256:inst1\|clk~clkctrl 3 COMB CLKCTRL_G1 59 " "Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G1; Fanout = 59; COMB Node = 'div_256:inst1\|clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { div_256:inst1|clk div_256:inst1|clk~clkctrl } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 7.816 ns ps2_keyboard_interface:inst3\|rx_ascii\[6\] 4 REG LCFF_X33_Y15_N19 3 " "Info: 4: + IC(1.080 ns) + CELL(0.666 ns) = 7.816 ns; Loc. = LCFF_X33_Y15_N19; Fanout = 3; REG Node = 'ps2_keyboard_interface:inst3\|rx_ascii\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 541 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.75 % ) " "Info: Total cell delay = 2.716 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 65.25 % ) " "Info: Total interconnect delay = 5.100 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.816 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_ascii[6] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.080ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 7.811 ns - Longest register " "Info: - Longest clock path from clock \"mclk\" to source register is 7.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.970 ns) 3.856 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(1.806 ns) + CELL(0.970 ns) = 3.856 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.000 ns) 6.070 ns div_256:inst1\|clk~clkctrl 3 COMB CLKCTRL_G1 59 " "Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G1; Fanout = 59; COMB Node = 'div_256:inst1\|clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { div_256:inst1|clk div_256:inst1|clk~clkctrl } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.666 ns) 7.811 ns ps2_keyboard_interface:inst3\|q\[2\] 4 REG LCFF_X33_Y16_N31 29 " "Info: 4: + IC(1.075 ns) + CELL(0.666 ns) = 7.811 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 29; REG Node = 'ps2_keyboard_interface:inst3\|q\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|q[2] } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 470 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.77 % ) " "Info: Total cell delay = 2.716 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.095 ns ( 65.23 % ) " "Info: Total interconnect delay = 5.095 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|q[2] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.816 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_ascii[6] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.080ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|q[2] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 470 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 541 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { ps2_keyboard_interface:inst3|q[2] ps2_keyboard_interface:inst3|Equal71~6111 ps2_keyboard_interface:inst3|Equal71~6181 ps2_keyboard_interface:inst3|Equal71~6182 ps2_keyboard_interface:inst3|WideOr14~222 ps2_keyboard_interface:inst3|WideNor6~134 ps2_keyboard_interface:inst3|WideOr19~204 ps2_keyboard_interface:inst3|WideOr14 ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { ps2_keyboard_interface:inst3|q[2] {} ps2_keyboard_interface:inst3|Equal71~6111 {} ps2_keyboard_interface:inst3|Equal71~6181 {} ps2_keyboard_interface:inst3|Equal71~6182 {} ps2_keyboard_interface:inst3|WideOr14~222 {} ps2_keyboard_interface:inst3|WideNor6~134 {} ps2_keyboard_interface:inst3|WideOr19~204 {} ps2_keyboard_interface:inst3|WideOr14 {} ps2_keyboard_interface:inst3|rx_ascii[6] {} } { 0.000ns 0.782ns 1.379ns 1.756ns 0.372ns 1.478ns 0.390ns 0.402ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.604ns 0.494ns 0.651ns 0.370ns 0.604ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.816 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_ascii[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.816 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_ascii[6] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.080ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|q[2] {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.075ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mclk 166 " "Warning: Circuit may not operate. Detected 166 non-operational path(s) clocked by clock \"mclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps2_keyboard_interface:inst3\|rx_released lcd:inst2\|lcd_e mclk 7.572 ns " "Info: Found hold time violation between source  pin or register \"ps2_keyboard_interface:inst3\|rx_released\" and destination pin or register \"lcd:inst2\|lcd_e\" for clock \"mclk\" (Hold time is 7.572 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.574 ns + Largest " "Info: + Largest clock skew is 10.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 18.388 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 18.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.970 ns) 3.504 ns div_256:inst1\|count\[3\] 2 REG LCFF_X29_Y11_N11 18 " "Info: 2: + IC(1.454 ns) + CELL(0.970 ns) = 3.504 ns; Loc. = LCFF_X29_Y11_N11; Fanout = 18; REG Node = 'div_256:inst1\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { mclk div_256:inst1|count[3] } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.491 ns) + CELL(0.970 ns) 6.965 ns lcd:inst2\|clkcnt\[3\] 3 REG LCFF_X11_Y6_N7 3 " "Info: 3: + IC(2.491 ns) + CELL(0.970 ns) = 6.965 ns; Loc. = LCFF_X11_Y6_N7; Fanout = 3; REG Node = 'lcd:inst2\|clkcnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { div_256:inst1|count[3] lcd:inst2|clkcnt[3] } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.529 ns) 8.604 ns lcd:inst2\|Equal0~154 4 COMB LCCOMB_X10_Y6_N16 1 " "Info: 4: + IC(1.110 ns) + CELL(0.529 ns) = 8.604 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'lcd:inst2\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.614 ns) 9.617 ns lcd:inst2\|Equal0 5 COMB LCCOMB_X10_Y6_N10 2 " "Info: 5: + IC(0.399 ns) + CELL(0.614 ns) = 9.617 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = 'lcd:inst2\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { lcd:inst2|Equal0~154 lcd:inst2|Equal0 } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.970 ns) 10.917 ns lcd:inst2\|clkdiv 6 REG LCFF_X10_Y6_N1 3 " "Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 10.917 ns; Loc. = LCFF_X10_Y6_N1; Fanout = 3; REG Node = 'lcd:inst2\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lcd:inst2|Equal0 lcd:inst2|clkdiv } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.805 ns) + CELL(0.666 ns) 18.388 ns lcd:inst2\|lcd_e 7 REG LCFF_X10_Y6_N21 2 " "Info: 7: + IC(6.805 ns) + CELL(0.666 ns) = 18.388 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 2; REG Node = 'lcd:inst2\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { lcd:inst2|clkdiv lcd:inst2|lcd_e } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.799 ns ( 31.54 % ) " "Info: Total cell delay = 5.799 ns ( 31.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.589 ns ( 68.46 % ) " "Info: Total interconnect delay = 12.589 ns ( 68.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.388 ns" { mclk div_256:inst1|count[3] lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 lcd:inst2|Equal0 lcd:inst2|clkdiv lcd:inst2|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.388 ns" { mclk {} mclk~combout {} div_256:inst1|count[3] {} lcd:inst2|clkcnt[3] {} lcd:inst2|Equal0~154 {} lcd:inst2|Equal0 {} lcd:inst2|clkdiv {} lcd:inst2|lcd_e {} } { 0.000ns 0.000ns 1.454ns 2.491ns 1.110ns 0.399ns 0.330ns 6.805ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.529ns 0.614ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 7.814 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to source register is 7.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.970 ns) 3.856 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(1.806 ns) + CELL(0.970 ns) = 3.856 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.000 ns) 6.070 ns div_256:inst1\|clk~clkctrl 3 COMB CLKCTRL_G1 59 " "Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G1; Fanout = 59; COMB Node = 'div_256:inst1\|clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { div_256:inst1|clk div_256:inst1|clk~clkctrl } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.666 ns) 7.814 ns ps2_keyboard_interface:inst3\|rx_released 4 REG LCFF_X29_Y14_N13 16 " "Info: 4: + IC(1.078 ns) + CELL(0.666 ns) = 7.814 ns; Loc. = LCFF_X29_Y14_N13; Fanout = 16; REG Node = 'ps2_keyboard_interface:inst3\|rx_released'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_released } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.76 % ) " "Info: Total cell delay = 2.716 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 65.24 % ) " "Info: Total interconnect delay = 5.098 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_released } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_released {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.078ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.388 ns" { mclk div_256:inst1|count[3] lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 lcd:inst2|Equal0 lcd:inst2|clkdiv lcd:inst2|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.388 ns" { mclk {} mclk~combout {} div_256:inst1|count[3] {} lcd:inst2|clkcnt[3] {} lcd:inst2|Equal0~154 {} lcd:inst2|Equal0 {} lcd:inst2|clkdiv {} lcd:inst2|lcd_e {} } { 0.000ns 0.000ns 1.454ns 2.491ns 1.110ns 0.399ns 0.330ns 6.805ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.529ns 0.614ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_released } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_released {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.078ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.004 ns - Shortest register register " "Info: - Shortest register to register delay is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_keyboard_interface:inst3\|rx_released 1 REG LCFF_X29_Y14_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N13; Fanout = 16; REG Node = 'ps2_keyboard_interface:inst3\|rx_released'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_interface:inst3|rx_released } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.206 ns) 2.896 ns lcd:inst2\|lcd_e~15 2 COMB LCCOMB_X10_Y6_N20 1 " "Info: 2: + IC(2.690 ns) + CELL(0.206 ns) = 2.896 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 1; COMB Node = 'lcd:inst2\|lcd_e~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { ps2_keyboard_interface:inst3|rx_released lcd:inst2|lcd_e~15 } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.004 ns lcd:inst2\|lcd_e 3 REG LCFF_X10_Y6_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.004 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 2; REG Node = 'lcd:inst2\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lcd:inst2|lcd_e~15 lcd:inst2|lcd_e } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 10.45 % ) " "Info: Total cell delay = 0.314 ns ( 10.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.690 ns ( 89.55 % ) " "Info: Total interconnect delay = 2.690 ns ( 89.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { ps2_keyboard_interface:inst3|rx_released lcd:inst2|lcd_e~15 lcd:inst2|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { ps2_keyboard_interface:inst3|rx_released {} lcd:inst2|lcd_e~15 {} lcd:inst2|lcd_e {} } { 0.000ns 2.690ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 188 -1 0 } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.388 ns" { mclk div_256:inst1|count[3] lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 lcd:inst2|Equal0 lcd:inst2|clkdiv lcd:inst2|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.388 ns" { mclk {} mclk~combout {} div_256:inst1|count[3] {} lcd:inst2|clkcnt[3] {} lcd:inst2|Equal0~154 {} lcd:inst2|Equal0 {} lcd:inst2|clkdiv {} lcd:inst2|lcd_e {} } { 0.000ns 0.000ns 1.454ns 2.491ns 1.110ns 0.399ns 0.330ns 6.805ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.529ns 0.614ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|rx_released } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|rx_released {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.078ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { ps2_keyboard_interface:inst3|rx_released lcd:inst2|lcd_e~15 lcd:inst2|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { ps2_keyboard_interface:inst3|rx_released {} lcd:inst2|lcd_e~15 {} lcd:inst2|lcd_e {} } { 0.000ns 2.690ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "div_256:inst1\|clk reset mclk 5.186 ns register " "Info: tsu for register \"div_256:inst1\|clk\" (data pin = \"reset\", clock pin = \"mclk\") is 5.186 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.778 ns + Longest pin register " "Info: + Longest pin to register delay is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AA3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 43; PIN Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 280 -176 -8 296 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.979 ns) + CELL(0.855 ns) 8.778 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(6.979 ns) + CELL(0.855 ns) = 8.778 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.834 ns" { reset div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 20.49 % ) " "Info: Total cell delay = 1.799 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.979 ns ( 79.51 % ) " "Info: Total interconnect delay = 6.979 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { reset div_256:inst1|clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { reset {} reset~combout {} div_256:inst1|clk {} } { 0.000ns 0.000ns 6.979ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 3.552 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to destination register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.666 ns) 3.552 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(1.806 ns) + CELL(0.666 ns) = 3.552 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 49.16 % ) " "Info: Total cell delay = 1.746 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 50.84 % ) " "Info: Total interconnect delay = 1.806 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} } { 0.000ns 0.000ns 1.806ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { reset div_256:inst1|clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { reset {} reset~combout {} div_256:inst1|clk {} } { 0.000ns 0.000ns 6.979ns } { 0.000ns 0.944ns 0.855ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} } { 0.000ns 0.000ns 1.806ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "mclk data\[3\] lcd:inst2\|data\[3\] 25.995 ns register " "Info: tco from clock \"mclk\" to destination pin \"data\[3\]\" through register \"lcd:inst2\|data\[3\]\" is 25.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 18.817 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to source register is 18.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.970 ns) 3.504 ns div_256:inst1\|count\[3\] 2 REG LCFF_X29_Y11_N11 18 " "Info: 2: + IC(1.454 ns) + CELL(0.970 ns) = 3.504 ns; Loc. = LCFF_X29_Y11_N11; Fanout = 18; REG Node = 'div_256:inst1\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { mclk div_256:inst1|count[3] } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.491 ns) + CELL(0.970 ns) 6.965 ns lcd:inst2\|clkcnt\[3\] 3 REG LCFF_X11_Y6_N7 3 " "Info: 3: + IC(2.491 ns) + CELL(0.970 ns) = 6.965 ns; Loc. = LCFF_X11_Y6_N7; Fanout = 3; REG Node = 'lcd:inst2\|clkcnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { div_256:inst1|count[3] lcd:inst2|clkcnt[3] } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.529 ns) 8.604 ns lcd:inst2\|Equal0~154 4 COMB LCCOMB_X10_Y6_N16 1 " "Info: 4: + IC(1.110 ns) + CELL(0.529 ns) = 8.604 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'lcd:inst2\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.614 ns) 9.617 ns lcd:inst2\|Equal0 5 COMB LCCOMB_X10_Y6_N10 2 " "Info: 5: + IC(0.399 ns) + CELL(0.614 ns) = 9.617 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = 'lcd:inst2\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { lcd:inst2|Equal0~154 lcd:inst2|Equal0 } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.970 ns) 10.917 ns lcd:inst2\|clkdiv 6 REG LCFF_X10_Y6_N1 3 " "Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 10.917 ns; Loc. = LCFF_X10_Y6_N1; Fanout = 3; REG Node = 'lcd:inst2\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lcd:inst2|Equal0 lcd:inst2|clkdiv } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.970 ns) 14.470 ns lcd:inst2\|clk_int 7 REG LCFF_X29_Y14_N21 2 " "Info: 7: + IC(2.583 ns) + CELL(0.970 ns) = 14.470 ns; Loc. = LCFF_X29_Y14_N21; Fanout = 2; REG Node = 'lcd:inst2\|clk_int'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { lcd:inst2|clkdiv lcd:inst2|clk_int } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(0.000 ns) 17.086 ns lcd:inst2\|clk_int~clkctrl 8 COMB CLKCTRL_G0 25 " "Info: 8: + IC(2.616 ns) + CELL(0.000 ns) = 17.086 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'lcd:inst2\|clk_int~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { lcd:inst2|clk_int lcd:inst2|clk_int~clkctrl } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.666 ns) 18.817 ns lcd:inst2\|data\[3\] 9 REG LCFF_X22_Y9_N7 2 " "Info: 9: + IC(1.065 ns) + CELL(0.666 ns) = 18.817 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 2; REG Node = 'lcd:inst2\|data\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { lcd:inst2|clk_int~clkctrl lcd:inst2|data[3] } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.769 ns ( 35.97 % ) " "Info: Total cell delay = 6.769 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.048 ns ( 64.03 % ) " "Info: Total interconnect delay = 12.048 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.817 ns" { mclk div_256:inst1|count[3] lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 lcd:inst2|Equal0 lcd:inst2|clkdiv lcd:inst2|clk_int lcd:inst2|clk_int~clkctrl lcd:inst2|data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.817 ns" { mclk {} mclk~combout {} div_256:inst1|count[3] {} lcd:inst2|clkcnt[3] {} lcd:inst2|Equal0~154 {} lcd:inst2|Equal0 {} lcd:inst2|clkdiv {} lcd:inst2|clk_int {} lcd:inst2|clk_int~clkctrl {} lcd:inst2|data[3] {} } { 0.000ns 0.000ns 1.454ns 2.491ns 1.110ns 0.399ns 0.330ns 2.583ns 2.616ns 1.065ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.529ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.874 ns + Longest register pin " "Info: + Longest register to pin delay is 6.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst2\|data\[3\] 1 REG LCFF_X22_Y9_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 2; REG Node = 'lcd:inst2\|data\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst2|data[3] } "NODE_NAME" } } { "../SRC/lcd.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/lcd.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.668 ns) + CELL(3.206 ns) 6.874 ns data\[3\] 2 PIN PIN_Y14 0 " "Info: 2: + IC(3.668 ns) + CELL(3.206 ns) = 6.874 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { lcd:inst2|data[3] data[3] } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 592 856 1032 608 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 46.64 % ) " "Info: Total cell delay = 3.206 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.668 ns ( 53.36 % ) " "Info: Total interconnect delay = 3.668 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { lcd:inst2|data[3] data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { lcd:inst2|data[3] {} data[3] {} } { 0.000ns 3.668ns } { 0.000ns 3.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.817 ns" { mclk div_256:inst1|count[3] lcd:inst2|clkcnt[3] lcd:inst2|Equal0~154 lcd:inst2|Equal0 lcd:inst2|clkdiv lcd:inst2|clk_int lcd:inst2|clk_int~clkctrl lcd:inst2|data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.817 ns" { mclk {} mclk~combout {} div_256:inst1|count[3] {} lcd:inst2|clkcnt[3] {} lcd:inst2|Equal0~154 {} lcd:inst2|Equal0 {} lcd:inst2|clkdiv {} lcd:inst2|clk_int {} lcd:inst2|clk_int~clkctrl {} lcd:inst2|data[3] {} } { 0.000ns 0.000ns 1.454ns 2.491ns 1.110ns 0.399ns 0.330ns 2.583ns 2.616ns 1.065ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.529ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { lcd:inst2|data[3] data[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { lcd:inst2|data[3] {} data[3] {} } { 0.000ns 3.668ns } { 0.000ns 3.206ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_interface:inst3\|ps2_data_s ps2_data mclk 0.040 ns register " "Info: th for register \"ps2_keyboard_interface:inst3\|ps2_data_s\" (data pin = \"ps2_data\", clock pin = \"mclk\") is 0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 7.815 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 7.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 208 -176 -8 224 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.970 ns) 3.856 ns div_256:inst1\|clk 2 REG LCFF_X23_Y9_N17 1 " "Info: 2: + IC(1.806 ns) + CELL(0.970 ns) = 3.856 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'div_256:inst1\|clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { mclk div_256:inst1|clk } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.000 ns) 6.070 ns div_256:inst1\|clk~clkctrl 3 COMB CLKCTRL_G1 59 " "Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G1; Fanout = 59; COMB Node = 'div_256:inst1\|clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { div_256:inst1|clk div_256:inst1|clk~clkctrl } "NODE_NAME" } } { "../SRC/div_256.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/div_256.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.666 ns) 7.815 ns ps2_keyboard_interface:inst3\|ps2_data_s 4 REG LCFF_X30_Y14_N31 4 " "Info: 4: + IC(1.079 ns) + CELL(0.666 ns) = 7.815 ns; Loc. = LCFF_X30_Y14_N31; Fanout = 4; REG Node = 'ps2_keyboard_interface:inst3\|ps2_data_s'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.75 % ) " "Info: Total cell delay = 2.716 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.099 ns ( 65.25 % ) " "Info: Total interconnect delay = 5.099 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.815 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.815 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|ps2_data_s {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.079ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 244 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.081 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_AB17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB17; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 280 608 784 296 "ps2_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ps2_data~0 2 COMB IOC_X37_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X37_Y0_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "ps2tolcd.bdf" "" { Schematic "E:/code/EP2C20_NEW/S9_PS2_LCD/PROJ/ps2tolcd.bdf" { { 280 608 784 296 "ps2_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.677 ns) + CELL(0.460 ns) 8.081 ns ps2_keyboard_interface:inst3\|ps2_data_s 3 REG LCFF_X30_Y14_N31 4 " "Info: 3: + IC(6.677 ns) + CELL(0.460 ns) = 8.081 ns; Loc. = LCFF_X30_Y14_N31; Fanout = 4; REG Node = 'ps2_keyboard_interface:inst3\|ps2_data_s'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.137 ns" { ps2_data~0 ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "../SRC/ps2_keyboard.v" "" { Text "E:/code/EP2C20_NEW/S9_PS2_LCD/SRC/ps2_keyboard.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 17.37 % ) " "Info: Total cell delay = 1.404 ns ( 17.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.677 ns ( 82.63 % ) " "Info: Total interconnect delay = 6.677 ns ( 82.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { ps2_data ps2_data~0 ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_interface:inst3|ps2_data_s {} } { 0.000ns 0.000ns 6.677ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.815 ns" { mclk div_256:inst1|clk div_256:inst1|clk~clkctrl ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.815 ns" { mclk {} mclk~combout {} div_256:inst1|clk {} div_256:inst1|clk~clkctrl {} ps2_keyboard_interface:inst3|ps2_data_s {} } { 0.000ns 0.000ns 1.806ns 2.214ns 1.079ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.081 ns" { ps2_data ps2_data~0 ps2_keyboard_interface:inst3|ps2_data_s } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.081 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_interface:inst3|ps2_data_s {} } { 0.000ns 0.000ns 6.677ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 17:34:26 2009 " "Info: Processing ended: Tue Mar 31 17:34:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
