{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "a724ea45_42a17176",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 10
      },
      "lineNbr": 0,
      "author": {
        "id": 1000000
      },
      "writtenOn": "2022-08-13T18:53:55Z",
      "side": 1,
      "message": "Hold on.  What about riscv pci ecam?\n\nDo we need a riscv64 pci ecam *and* a generic pci ecam?\n\nsrc/add-ons/kernel/bus_managers/pci/arch/riscv64/ecam/pci_ecam.cpp",
      "revId": "2c8382d24c599f9005ad076bb2df1947df8e013a",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "81c14016_9ee52787",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 10
      },
      "lineNbr": 0,
      "author": {
        "id": 1000000
      },
      "writtenOn": "2022-08-13T18:56:06Z",
      "side": 1,
      "message": "anyway.  This is a complex change.   If y\u0027all want to worry about riscv64 ecam later that\u0027s fine... just figured i\u0027d bring it up :-)",
      "parentUuid": "a724ea45_42a17176",
      "revId": "2c8382d24c599f9005ad076bb2df1947df8e013a",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "d1ddb541_3aefc73f",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 10
      },
      "lineNbr": 0,
      "author": {
        "id": 1000341
      },
      "writtenOn": "2022-08-13T19:01:10Z",
      "side": 1,
      "message": "valid suggestion - but i\u0027d rather we tackle that separately as the riscv PCI code has one more layer of abstraction ArchPCIController so merging it with the arm64 ecam implementation would be a larger task",
      "parentUuid": "81c14016_9ee52787",
      "revId": "2c8382d24c599f9005ad076bb2df1947df8e013a",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "dcdac247_6dd95c1d",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 10
      },
      "lineNbr": 0,
      "author": {
        "id": 1000341
      },
      "writtenOn": "2022-08-15T11:33:35Z",
      "side": 1,
      "message": "I took a closer look at the riscv64 ECAM implementation... in its current form it would not be so easy to reuse it for arm64 as the riscv64 implementation does the initialization from FDT (with some values hard coded for plic) while this code does the initialization from ACPI\n\nsome careful refactoring will be needed to split out the arch-specific code vs detection mechanism specific code",
      "parentUuid": "d1ddb541_3aefc73f",
      "revId": "2c8382d24c599f9005ad076bb2df1947df8e013a",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "696c3490_edb897ea",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 10
      },
      "lineNbr": 0,
      "author": {
        "id": 1000341
      },
      "writtenOn": "2022-08-17T19:18:34Z",
      "side": 1,
      "message": "Ack",
      "parentUuid": "dcdac247_6dd95c1d",
      "revId": "2c8382d24c599f9005ad076bb2df1947df8e013a",
      "serverId": "40b9299a-d8a8-485d-9b01-e6d3f45eefb5"
    }
  ]
}