{"vcs1":{"timestamp_begin":1731228176.048793510, "rt":3.87, "ut":1.87, "st":0.21}}
{"vcselab":{"timestamp_begin":1731228179.981636620, "rt":0.97, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1731228181.016895687, "rt":0.29, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731228175.470684565}
{"VCS_COMP_START_TIME": 1731228175.470684565}
{"VCS_COMP_END_TIME": 1731228186.314227575}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336468}}
{"stitch_vcselab": {"peak_mem": 231620}}
