{"index": 348, "svad": "This property verifies that whenever the signal rOPC equals the octal value 46 (6'o46), the signal fBRU must be asserted to 1. The check is triggered on every positive edge of the clock signal gclk. The property is disabled and not evaluated when the reset signal grst is active high (equal to 1).", "reference_sva": "property p_fBRU_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (rOPC == 6'o46) |-> (fBRU == 1);\nendproperty\nassert_p_fBRU_assignment: assert property (p_fBRU_assignment) else $error(\"Assertion failed: When rOPC is 6'o46, fBRU should be 1\");", "generated_sva": "property p_bru_on_opc_46;\n  @(posedge gclk) disable iff (grst == 1)\n  (rOPC == 6'o46) |-> (fBRU == 1);\nendproperty\n\nassert property (p_bru_on_opc_46);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_fBRU_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `fBRU`, `o46`, `rOPC`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(rOPC == 6'o46)`\n    * Response condition: `(fBRU == 1)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(rOPC == 6'o46)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(fBRU == 1)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) (rOPC == 6'o46) |-> (fBRU == 1)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_fBRU_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        (rOPC == 6'o46) |-> (fBRU == 1);\nendproperty\nassert_p_fBRU_assignment: assert property (p_fBRU_assignment) else $error(\"Assertion failed: When rOPC is 6'o46, fBRU should be 1\");\n```\n\n**Summary:**\nProperty `p_fBRU_assignment` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 31.78086495399475, "verification_time": 0.01798701286315918, "from_cache": false}