{
  "design": {
    "design_info": {
      "boundary_crc": "0x6675EA75681B3FAB",
      "device": "xcvp1202-vsva2785-2MHP-e-S",
      "gen_directory": "../../../../versal_ibert.gen/sources_1/bd/versal_ibert",
      "name": "versal_ibert",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "versal_cips_0": "",
      "bridge_refclkGTYP_REFCLK_X0Y12": "",
      "gt_quad_base": "",
      "bufg_gt": "",
      "bufg_gt_1": "",
      "urlp": "",
      "xlcp": "",
      "util_ds_buf": "",
      "bridge_refclkGTYP_REFCLK_X1Y0": "",
      "gt_quad_base_1": "",
      "bufg_gt_2": "",
      "bufg_gt_3": "",
      "urlp_1": "",
      "xlcp_1": "",
      "util_ds_buf_1": "",
      "bridge_refclkGTYP_REFCLK_X1Y2": "",
      "gt_quad_base_2": "",
      "bufg_gt_4": "",
      "bufg_gt_5": "",
      "urlp_2": "",
      "xlcp_2": "",
      "util_ds_buf_2": "",
      "bridge_refclkGTM_REFCLK_X0Y0": "",
      "gt_quad_base_3": "",
      "bufg_gt_6": "",
      "bufg_gt_7": "",
      "urlp_3": "",
      "xlcp_3": "",
      "util_ds_buf_3": "",
      "xlconstant": "",
      "bridge_refclkGTM_REFCLK_X0Y2": "",
      "gt_quad_base_4": "",
      "bufg_gt_8": "",
      "bufg_gt_9": "",
      "urlp_4": "",
      "xlcp_4": "",
      "util_ds_buf_4": "",
      "xlconstant_1": "",
      "bridge_refclkGTM_REFCLK_X0Y4": "",
      "gt_quad_base_5": "",
      "bufg_gt_10": "",
      "bufg_gt_11": "",
      "urlp_5": "",
      "xlcp_5": "",
      "util_ds_buf_5": "",
      "xlconstant_2": "",
      "bridge_refclkGTM_REFCLK_X0Y6": "",
      "gt_quad_base_6": "",
      "bufg_gt_12": "",
      "bufg_gt_13": "",
      "urlp_6": "",
      "xlcp_6": "",
      "util_ds_buf_6": "",
      "xlconstant_3": "",
      "bridge_refclkGTM_REFCLK_X0Y8": "",
      "gt_quad_base_7": "",
      "bufg_gt_14": "",
      "bufg_gt_15": "",
      "urlp_7": "",
      "xlcp_7": "",
      "util_ds_buf_7": "",
      "xlconstant_4": ""
    },
    "interface_ports": {
      "bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_1_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_1_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_1_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_1_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_2_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_2_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_2_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_2_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_3_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_3_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_3_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_3_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_4_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_4_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_4_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_4_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_5": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_5_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_5_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_5_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_5_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_6": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_6_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_6_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_6_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_6_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_7": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_7_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_7_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_7_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_7_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "components": {
      "versal_cips_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "0",
        "xci_name": "versal_ibert_versal_cips_0_0",
        "xci_path": "ip\\versal_ibert_versal_cips_0_0\\versal_ibert_versal_cips_0_0.xci",
        "inst_hier_path": "versal_cips_0",
        "parameters": {
          "BOOT_MODE": {
            "value": "Custom"
          },
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "DESIGN_MODE": {
            "value": "0"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "CLOCK_MODE Custom DESIGN_MODE 0 PMC_CRP_PL0_REF_CTRL_FREQMHZ 125 PS_BOARD_INTERFACE Custom PS_NUM_FABRIC_RESETS 0 PS_USE_PMCPL_CLK0 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_TEMP_AVERAGING_SAMPLES 0"
            ]
          }
        }
      },
      "bridge_refclkGTYP_REFCLK_X0Y12": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0\\versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.xci",
        "inst_hier_path": "bridge_refclkGTYP_REFCLK_X0Y12",
        "parameters": {
          "GT_TYPE": {
            "value": "GTYP"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
              "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_0\\versal_ibert_gt_quad_base_0.xci",
        "inst_hier_path": "gt_quad_base",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX0.0 /gt_quad_base/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX1.1 /gt_quad_base/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX2.2 /gt_quad_base/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_TX3.3 /gt_quad_base/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX0.0 /gt_quad_base/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX1.1 /gt_quad_base/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX2.2 /gt_quad_base/RX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0./bridge_refclkGTYP_REFCLK_X0Y12/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTYP"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100",
              "RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false",
              "RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3",
              "00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false",
              "RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ",
              "0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base {/gt_quad_base",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base {/gt_quad_base",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_0\\versal_ibert_bufg_gt_0.xci",
        "inst_hier_path": "bufg_gt"
      },
      "bufg_gt_1": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_1_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_1_0\\versal_ibert_bufg_gt_1_0.xci",
        "inst_hier_path": "bufg_gt_1"
      },
      "urlp": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_0",
        "xci_path": "ip\\versal_ibert_urlp_0\\versal_ibert_urlp_0.xci",
        "inst_hier_path": "urlp",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_0",
        "xci_path": "ip\\versal_ibert_xlcp_0\\versal_ibert_xlcp_0.xci",
        "inst_hier_path": "xlcp",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_0\\versal_ibert_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "bridge_refclkGTYP_REFCLK_X1Y0": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0\\versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.xci",
        "inst_hier_path": "bridge_refclkGTYP_REFCLK_X1Y0",
        "parameters": {
          "GT_TYPE": {
            "value": "GTYP"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
              "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_1": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_1_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_1_0\\versal_ibert_gt_quad_base_1_0.xci",
        "inst_hier_path": "gt_quad_base_1",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_1/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX0.0 /gt_quad_base_1/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX1.1 /gt_quad_base_1/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX2.2 /gt_quad_base_1/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_TX3.3 /gt_quad_base_1/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX0.0 /gt_quad_base_1/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX1.1 /gt_quad_base_1/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX2.2 /gt_quad_base_1/RX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0./bridge_refclkGTYP_REFCLK_X1Y0/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTYP"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100",
              "RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false",
              "RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3",
              "00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false",
              "RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ",
              "0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_1 {/gt_quad_base_1",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_1 {/gt_quad_base_1",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y0_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_2": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_2_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_2_0\\versal_ibert_bufg_gt_2_0.xci",
        "inst_hier_path": "bufg_gt_2"
      },
      "bufg_gt_3": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_3_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_3_0\\versal_ibert_bufg_gt_3_0.xci",
        "inst_hier_path": "bufg_gt_3"
      },
      "urlp_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_1_0",
        "xci_path": "ip\\versal_ibert_urlp_1_0\\versal_ibert_urlp_1_0.xci",
        "inst_hier_path": "urlp_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_1_0",
        "xci_path": "ip\\versal_ibert_xlcp_1_0\\versal_ibert_xlcp_1_0.xci",
        "inst_hier_path": "xlcp_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_1_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_1_0\\versal_ibert_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "bridge_refclkGTYP_REFCLK_X1Y2": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0\\versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.xci",
        "inst_hier_path": "bridge_refclkGTYP_REFCLK_X1Y2",
        "parameters": {
          "GT_TYPE": {
            "value": "GTYP"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTYP GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1",
              "00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_2": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_2_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_2_0\\versal_ibert_gt_quad_base_2_0.xci",
        "inst_hier_path": "gt_quad_base_2",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_2/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX0.0 /gt_quad_base_2/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX1.1 /gt_quad_base_2/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX2.2 /gt_quad_base_2/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_TX3.3 /gt_quad_base_2/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX0.0 /gt_quad_base_2/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX1.1 /gt_quad_base_2/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX2.2 /gt_quad_base_2/RX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0./bridge_refclkGTYP_REFCLK_X1Y2/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTYP"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTYP REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100",
              "RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false",
              "RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3",
              "00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false",
              "RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ",
              "0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTYP"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_2 {/gt_quad_base_2",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_2 {/gt_quad_base_2",
              "versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH0,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH1,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH2,versal_ibert_bridge_refclkGTYP_REFCLK_X1Y2_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_4": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_4_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_4_0\\versal_ibert_bufg_gt_4_0.xci",
        "inst_hier_path": "bufg_gt_4"
      },
      "bufg_gt_5": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_5_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_5_0\\versal_ibert_bufg_gt_5_0.xci",
        "inst_hier_path": "bufg_gt_5"
      },
      "urlp_2": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_2_0",
        "xci_path": "ip\\versal_ibert_urlp_2_0\\versal_ibert_urlp_2_0.xci",
        "inst_hier_path": "urlp_2",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_2_0",
        "xci_path": "ip\\versal_ibert_xlcp_2_0\\versal_ibert_xlcp_2_0.xci",
        "inst_hier_path": "xlcp_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_2_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_2_0\\versal_ibert_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y0": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.xci",
        "inst_hier_path": "bridge_refclkGTM_REFCLK_X0Y0",
        "parameters": {
          "GT_TYPE": {
            "value": "GTM"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false",
              "RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000",
              "RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_3": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_3_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_3_0\\versal_ibert_gt_quad_base_3_0.xci",
        "inst_hier_path": "gt_quad_base_3",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_3/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX0.0 /gt_quad_base_3/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX1.1 /gt_quad_base_3/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX2.2 /gt_quad_base_3/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_TX3.3 /gt_quad_base_3/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX0.0 /gt_quad_base_3/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX1.1 /gt_quad_base_3/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX2.2 /gt_quad_base_3/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0./bridge_refclkGTM_REFCLK_X0Y0/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTM"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL",
              "1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0",
              "false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false",
              "RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000",
              "RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_3 {/gt_quad_base_3",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_3 {/gt_quad_base_3",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y0_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_6": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_6_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_6_0\\versal_ibert_bufg_gt_6_0.xci",
        "inst_hier_path": "bufg_gt_6"
      },
      "bufg_gt_7": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_7_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_7_0\\versal_ibert_bufg_gt_7_0.xci",
        "inst_hier_path": "bufg_gt_7"
      },
      "urlp_3": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_3_0",
        "xci_path": "ip\\versal_ibert_urlp_3_0\\versal_ibert_urlp_3_0.xci",
        "inst_hier_path": "urlp_3",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_3_0",
        "xci_path": "ip\\versal_ibert_xlcp_3_0\\versal_ibert_xlcp_3_0.xci",
        "inst_hier_path": "xlcp_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_3": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_3_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_3_0\\versal_ibert_util_ds_buf_3_0.xci",
        "inst_hier_path": "util_ds_buf_3",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS_GTME5"
          }
        }
      },
      "xlconstant": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "versal_ibert_xlconstant_0",
        "xci_path": "ip\\versal_ibert_xlconstant_0\\versal_ibert_xlconstant_0.xci",
        "inst_hier_path": "xlconstant",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y2": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.xci",
        "inst_hier_path": "bridge_refclkGTM_REFCLK_X0Y2",
        "parameters": {
          "GT_TYPE": {
            "value": "GTM"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false",
              "RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000",
              "RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_4": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_4_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_4_0\\versal_ibert_gt_quad_base_4_0.xci",
        "inst_hier_path": "gt_quad_base_4",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_4/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX0.0 /gt_quad_base_4/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX1.1 /gt_quad_base_4/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX2.2 /gt_quad_base_4/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_TX3.3 /gt_quad_base_4/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX0.0 /gt_quad_base_4/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX1.1 /gt_quad_base_4/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX2.2 /gt_quad_base_4/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0./bridge_refclkGTM_REFCLK_X0Y2/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTM"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL",
              "1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0",
              "false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false",
              "RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000",
              "RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_4 {/gt_quad_base_4",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_4 {/gt_quad_base_4",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y2_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_8": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_8_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_8_0\\versal_ibert_bufg_gt_8_0.xci",
        "inst_hier_path": "bufg_gt_8"
      },
      "bufg_gt_9": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_9_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_9_0\\versal_ibert_bufg_gt_9_0.xci",
        "inst_hier_path": "bufg_gt_9"
      },
      "urlp_4": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_4_0",
        "xci_path": "ip\\versal_ibert_urlp_4_0\\versal_ibert_urlp_4_0.xci",
        "inst_hier_path": "urlp_4",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_4": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_4_0",
        "xci_path": "ip\\versal_ibert_xlcp_4_0\\versal_ibert_xlcp_4_0.xci",
        "inst_hier_path": "xlcp_4",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_4": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_4_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_4_0\\versal_ibert_util_ds_buf_4_0.xci",
        "inst_hier_path": "util_ds_buf_4",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS_GTME5"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "versal_ibert_xlconstant_1_0",
        "xci_path": "ip\\versal_ibert_xlconstant_1_0\\versal_ibert_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y4": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.xci",
        "inst_hier_path": "bridge_refclkGTM_REFCLK_X0Y4",
        "parameters": {
          "GT_TYPE": {
            "value": "GTM"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false",
              "RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000",
              "RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_5": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_5_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_5_0\\versal_ibert_gt_quad_base_5_0.xci",
        "inst_hier_path": "gt_quad_base_5",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_5/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX0.0 /gt_quad_base_5/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX1.1 /gt_quad_base_5/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX2.2 /gt_quad_base_5/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_TX3.3 /gt_quad_base_5/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX0.0 /gt_quad_base_5/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX1.1 /gt_quad_base_5/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX2.2 /gt_quad_base_5/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0./bridge_refclkGTM_REFCLK_X0Y4/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTM"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL",
              "1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0",
              "false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false",
              "RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000",
              "RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_5 {/gt_quad_base_5",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_5 {/gt_quad_base_5",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y4_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_10": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_10_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_10_0\\versal_ibert_bufg_gt_10_0.xci",
        "inst_hier_path": "bufg_gt_10"
      },
      "bufg_gt_11": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_11_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_11_0\\versal_ibert_bufg_gt_11_0.xci",
        "inst_hier_path": "bufg_gt_11"
      },
      "urlp_5": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_5_0",
        "xci_path": "ip\\versal_ibert_urlp_5_0\\versal_ibert_urlp_5_0.xci",
        "inst_hier_path": "urlp_5",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_5": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_5_0",
        "xci_path": "ip\\versal_ibert_xlcp_5_0\\versal_ibert_xlcp_5_0.xci",
        "inst_hier_path": "xlcp_5",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_5": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_5_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_5_0\\versal_ibert_util_ds_buf_5_0.xci",
        "inst_hier_path": "util_ds_buf_5",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS_GTME5"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "versal_ibert_xlconstant_2_0",
        "xci_path": "ip\\versal_ibert_xlconstant_2_0\\versal_ibert_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y6": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.xci",
        "inst_hier_path": "bridge_refclkGTM_REFCLK_X0Y6",
        "parameters": {
          "GT_TYPE": {
            "value": "GTM"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false",
              "RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000",
              "RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_6": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_6_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_6_0\\versal_ibert_gt_quad_base_6_0.xci",
        "inst_hier_path": "gt_quad_base_6",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_6/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX0.0 /gt_quad_base_6/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX1.1 /gt_quad_base_6/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX2.2 /gt_quad_base_6/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_TX3.3 /gt_quad_base_6/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX0.0 /gt_quad_base_6/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX1.1 /gt_quad_base_6/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX2.2 /gt_quad_base_6/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0./bridge_refclkGTM_REFCLK_X0Y6/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTM"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL",
              "1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0",
              "false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false",
              "RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000",
              "RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_6 {/gt_quad_base_6",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_6 {/gt_quad_base_6",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y6_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_12": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_12_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_12_0\\versal_ibert_bufg_gt_12_0.xci",
        "inst_hier_path": "bufg_gt_12"
      },
      "bufg_gt_13": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_13_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_13_0\\versal_ibert_bufg_gt_13_0.xci",
        "inst_hier_path": "bufg_gt_13"
      },
      "urlp_6": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_6_0",
        "xci_path": "ip\\versal_ibert_urlp_6_0\\versal_ibert_urlp_6_0.xci",
        "inst_hier_path": "urlp_6",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_6": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_6_0",
        "xci_path": "ip\\versal_ibert_xlcp_6_0\\versal_ibert_xlcp_6_0.xci",
        "inst_hier_path": "xlcp_6",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_6": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_6_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_6_0\\versal_ibert_util_ds_buf_6_0.xci",
        "inst_hier_path": "util_ds_buf_6",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS_GTME5"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "versal_ibert_xlconstant_3_0",
        "xci_path": "ip\\versal_ibert_xlconstant_3_0\\versal_ibert_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "bridge_refclkGTM_REFCLK_X0Y8": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0",
        "xci_path": "ip\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0\\versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.xci",
        "inst_hier_path": "bridge_refclkGTM_REFCLK_X0Y8",
        "parameters": {
          "GT_TYPE": {
            "value": "GTM"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET None RX_PAM_SEL PAM4 TX_PAM_SEL PAM4 TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true",
              "RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTM GT_DIRECTION DUPLEX TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000",
              "RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false",
              "RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false",
              "RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false",
              "RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000",
              "RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "4"
          }
        }
      },
      "gt_quad_base_7": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "versal_ibert_gt_quad_base_7_0",
        "xci_path": "ip\\versal_ibert_gt_quad_base_7_0\\versal_ibert_gt_quad_base_7_0.xci",
        "inst_hier_path": "gt_quad_base_7",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "124.998749"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_7/TX0_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX0.0 /gt_quad_base_7/TX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX1.1 /gt_quad_base_7/TX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX2.2 /gt_quad_base_7/TX3_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_TX3.3 /gt_quad_base_7/RX0_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX0.0 /gt_quad_base_7/RX1_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX1.1 /gt_quad_base_7/RX2_GT_IP_Interface",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX2.2 /gt_quad_base_7/RX3_GT_IP_Interface versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0./bridge_refclkGTM_REFCLK_X0Y8/GT_RX3.3"
            ]
          },
          "GT_TYPE": {
            "value": "GTM"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTM REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "GT_DIRECTION DUPLEX TX_PAM_SEL PAM4 TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 53.125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY",
              "156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 160 TX_INT_DATA_WIDTH 128",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 332.031",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None",
              "RX_PAM_SEL PAM4 RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 53.125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY",
              "156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 160 RX_INT_DATA_WIDTH 128",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 332.031 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION VCOM_VREF RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE",
              "false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL",
              "1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0",
              "false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false",
              "RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000",
              "RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false",
              "RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0",
              "false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false",
              "RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000",
              "RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false",
              "RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE",
              "ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTM"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "4"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {",
              "TXQuad_0_/gt_quad_base_7 {/gt_quad_base_7",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}",
              "RX_QUAD_CH {",
              "RXQuad_0_/gt_quad_base_7 {/gt_quad_base_7",
              "versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH0,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH1,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH2,versal_ibert_bridge_refclkGTM_REFCLK_X0Y8_0.IP_CH3",
              "MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}",
              "}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "PROT0"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "PROT0"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "PROT0"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "PROT0"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_14": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_14_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_14_0\\versal_ibert_bufg_gt_14_0.xci",
        "inst_hier_path": "bufg_gt_14"
      },
      "bufg_gt_15": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "versal_ibert_bufg_gt_15_0",
        "xci_path": "ip\\versal_ibert_bufg_gt_15_0\\versal_ibert_bufg_gt_15_0.xci",
        "inst_hier_path": "bufg_gt_15"
      },
      "urlp_7": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "versal_ibert_urlp_7_0",
        "xci_path": "ip\\versal_ibert_urlp_7_0\\versal_ibert_urlp_7_0.xci",
        "inst_hier_path": "urlp_7",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlcp_7": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "versal_ibert_xlcp_7_0",
        "xci_path": "ip\\versal_ibert_xlcp_7_0\\versal_ibert_xlcp_7_0.xci",
        "inst_hier_path": "xlcp_7",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "util_ds_buf_7": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "versal_ibert_util_ds_buf_7_0",
        "xci_path": "ip\\versal_ibert_util_ds_buf_7_0\\versal_ibert_util_ds_buf_7_0.xci",
        "inst_hier_path": "util_ds_buf_7",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS_GTME5"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "versal_ibert_xlconstant_4_0",
        "xci_path": "ip\\versal_ibert_xlconstant_4_0\\versal_ibert_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "bridge_refclkGTM_REFCLK_X0Y0_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_RX0",
          "gt_quad_base_3/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_RX1",
          "gt_quad_base_3/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_RX2",
          "gt_quad_base_3/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_RX3",
          "gt_quad_base_3/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_TX0",
          "gt_quad_base_3/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_TX1",
          "gt_quad_base_3/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_TX2",
          "gt_quad_base_3/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y0/GT_TX3",
          "gt_quad_base_3/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_3/CLK_IN_D1",
          "bridge_refclkGTM_REFCLK_X0Y0_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_RX0",
          "gt_quad_base_4/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_RX1",
          "gt_quad_base_4/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_RX2",
          "gt_quad_base_4/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_RX3",
          "gt_quad_base_4/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_TX0",
          "gt_quad_base_4/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_TX1",
          "gt_quad_base_4/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_TX2",
          "gt_quad_base_4/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y2/GT_TX3",
          "gt_quad_base_4/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_4/CLK_IN_D1",
          "bridge_refclkGTM_REFCLK_X0Y2_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_RX0",
          "gt_quad_base_5/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_RX1",
          "gt_quad_base_5/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_RX2",
          "gt_quad_base_5/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_RX3",
          "gt_quad_base_5/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_TX0",
          "gt_quad_base_5/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_TX1",
          "gt_quad_base_5/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_TX2",
          "gt_quad_base_5/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y4/GT_TX3",
          "gt_quad_base_5/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_5/CLK_IN_D1",
          "bridge_refclkGTM_REFCLK_X0Y4_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_RX0",
          "gt_quad_base_6/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_RX1",
          "gt_quad_base_6/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_RX2",
          "gt_quad_base_6/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_RX3",
          "gt_quad_base_6/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_TX0",
          "gt_quad_base_6/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_TX1",
          "gt_quad_base_6/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_TX2",
          "gt_quad_base_6/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y6/GT_TX3",
          "gt_quad_base_6/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_6/CLK_IN_D1",
          "bridge_refclkGTM_REFCLK_X0Y6_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_RX0",
          "gt_quad_base_7/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_RX1",
          "gt_quad_base_7/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_RX2",
          "gt_quad_base_7/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_RX3",
          "gt_quad_base_7/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_TX0",
          "gt_quad_base_7/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_TX1",
          "gt_quad_base_7/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_TX2",
          "gt_quad_base_7/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTM_REFCLK_X0Y8/GT_TX3",
          "gt_quad_base_7/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_7/CLK_IN_D1",
          "bridge_refclkGTM_REFCLK_X0Y8_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_RX0",
          "gt_quad_base/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_RX1",
          "gt_quad_base/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_RX2",
          "gt_quad_base/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_RX3",
          "gt_quad_base/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_TX0",
          "gt_quad_base/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_TX1",
          "gt_quad_base/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_TX2",
          "gt_quad_base/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X0Y12/GT_TX3",
          "gt_quad_base/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf/CLK_IN_D",
          "bridge_refclkGTYP_REFCLK_X0Y12_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_RX0",
          "gt_quad_base_1/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_RX1",
          "gt_quad_base_1/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_RX2",
          "gt_quad_base_1/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_RX3",
          "gt_quad_base_1/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_TX0",
          "gt_quad_base_1/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_TX1",
          "gt_quad_base_1/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_TX2",
          "gt_quad_base_1/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y0/GT_TX3",
          "gt_quad_base_1/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_1/CLK_IN_D",
          "bridge_refclkGTYP_REFCLK_X1Y0_diff_gt_ref_clock"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_RX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_RX0",
          "gt_quad_base_2/RX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_RX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_RX1",
          "gt_quad_base_2/RX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_RX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_RX2",
          "gt_quad_base_2/RX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_RX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_RX3",
          "gt_quad_base_2/RX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_TX0": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_TX0",
          "gt_quad_base_2/TX0_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_TX1": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_TX1",
          "gt_quad_base_2/TX1_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_TX2": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_TX2",
          "gt_quad_base_2/TX2_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_GT_TX3": {
        "interface_ports": [
          "bridge_refclkGTYP_REFCLK_X1Y2/GT_TX3",
          "gt_quad_base_2/TX3_GT_IP_Interface"
        ]
      },
      "bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock_1": {
        "interface_ports": [
          "util_ds_buf_2/CLK_IN_D",
          "bridge_refclkGTYP_REFCLK_X1Y2_diff_gt_ref_clock"
        ]
      },
      "gt_quad_base_1_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_1/GT_Serial",
          "GT_Serial_1"
        ]
      },
      "gt_quad_base_2_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_2/GT_Serial",
          "GT_Serial_2"
        ]
      },
      "gt_quad_base_3_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_3/GT_Serial",
          "GT_Serial_3"
        ]
      },
      "gt_quad_base_4_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_4/GT_Serial",
          "GT_Serial_4"
        ]
      },
      "gt_quad_base_5_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_5/GT_Serial",
          "GT_Serial_5"
        ]
      },
      "gt_quad_base_6_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_6/GT_Serial",
          "GT_Serial_6"
        ]
      },
      "gt_quad_base_7_GT_Serial": {
        "interface_ports": [
          "gt_quad_base_7/GT_Serial",
          "GT_Serial_7"
        ]
      },
      "gt_quad_base_GT_Serial": {
        "interface_ports": [
          "gt_quad_base/GT_Serial",
          "GT_Serial"
        ]
      }
    },
    "nets": {
      "bufg_gt_10_usrclk": {
        "ports": [
          "bufg_gt_10/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y4/gt_rxusrclk",
          "gt_quad_base_5/ch0_rxusrclk",
          "gt_quad_base_5/ch1_rxusrclk",
          "gt_quad_base_5/ch2_rxusrclk",
          "gt_quad_base_5/ch3_rxusrclk"
        ]
      },
      "bufg_gt_11_usrclk": {
        "ports": [
          "bufg_gt_11/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y4/gt_txusrclk",
          "gt_quad_base_5/ch0_txusrclk",
          "gt_quad_base_5/ch1_txusrclk",
          "gt_quad_base_5/ch2_txusrclk",
          "gt_quad_base_5/ch3_txusrclk"
        ]
      },
      "bufg_gt_12_usrclk": {
        "ports": [
          "bufg_gt_12/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y6/gt_rxusrclk",
          "gt_quad_base_6/ch0_rxusrclk",
          "gt_quad_base_6/ch1_rxusrclk",
          "gt_quad_base_6/ch2_rxusrclk",
          "gt_quad_base_6/ch3_rxusrclk"
        ]
      },
      "bufg_gt_13_usrclk": {
        "ports": [
          "bufg_gt_13/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y6/gt_txusrclk",
          "gt_quad_base_6/ch0_txusrclk",
          "gt_quad_base_6/ch1_txusrclk",
          "gt_quad_base_6/ch2_txusrclk",
          "gt_quad_base_6/ch3_txusrclk"
        ]
      },
      "bufg_gt_14_usrclk": {
        "ports": [
          "bufg_gt_14/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y8/gt_rxusrclk",
          "gt_quad_base_7/ch0_rxusrclk",
          "gt_quad_base_7/ch1_rxusrclk",
          "gt_quad_base_7/ch2_rxusrclk",
          "gt_quad_base_7/ch3_rxusrclk"
        ]
      },
      "bufg_gt_15_usrclk": {
        "ports": [
          "bufg_gt_15/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y8/gt_txusrclk",
          "gt_quad_base_7/ch0_txusrclk",
          "gt_quad_base_7/ch1_txusrclk",
          "gt_quad_base_7/ch2_txusrclk",
          "gt_quad_base_7/ch3_txusrclk"
        ]
      },
      "bufg_gt_1_usrclk": {
        "ports": [
          "bufg_gt_1/usrclk",
          "bridge_refclkGTYP_REFCLK_X0Y12/gt_txusrclk",
          "gt_quad_base/ch0_txusrclk",
          "gt_quad_base/ch1_txusrclk",
          "gt_quad_base/ch2_txusrclk",
          "gt_quad_base/ch3_txusrclk"
        ]
      },
      "bufg_gt_2_usrclk": {
        "ports": [
          "bufg_gt_2/usrclk",
          "bridge_refclkGTYP_REFCLK_X1Y0/gt_rxusrclk",
          "gt_quad_base_1/ch0_rxusrclk",
          "gt_quad_base_1/ch1_rxusrclk",
          "gt_quad_base_1/ch2_rxusrclk",
          "gt_quad_base_1/ch3_rxusrclk"
        ]
      },
      "bufg_gt_3_usrclk": {
        "ports": [
          "bufg_gt_3/usrclk",
          "bridge_refclkGTYP_REFCLK_X1Y0/gt_txusrclk",
          "gt_quad_base_1/ch0_txusrclk",
          "gt_quad_base_1/ch1_txusrclk",
          "gt_quad_base_1/ch2_txusrclk",
          "gt_quad_base_1/ch3_txusrclk"
        ]
      },
      "bufg_gt_4_usrclk": {
        "ports": [
          "bufg_gt_4/usrclk",
          "bridge_refclkGTYP_REFCLK_X1Y2/gt_rxusrclk",
          "gt_quad_base_2/ch0_rxusrclk",
          "gt_quad_base_2/ch1_rxusrclk",
          "gt_quad_base_2/ch2_rxusrclk",
          "gt_quad_base_2/ch3_rxusrclk"
        ]
      },
      "bufg_gt_5_usrclk": {
        "ports": [
          "bufg_gt_5/usrclk",
          "bridge_refclkGTYP_REFCLK_X1Y2/gt_txusrclk",
          "gt_quad_base_2/ch0_txusrclk",
          "gt_quad_base_2/ch1_txusrclk",
          "gt_quad_base_2/ch2_txusrclk",
          "gt_quad_base_2/ch3_txusrclk"
        ]
      },
      "bufg_gt_6_usrclk": {
        "ports": [
          "bufg_gt_6/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y0/gt_rxusrclk",
          "gt_quad_base_3/ch0_rxusrclk",
          "gt_quad_base_3/ch1_rxusrclk",
          "gt_quad_base_3/ch2_rxusrclk",
          "gt_quad_base_3/ch3_rxusrclk"
        ]
      },
      "bufg_gt_7_usrclk": {
        "ports": [
          "bufg_gt_7/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y0/gt_txusrclk",
          "gt_quad_base_3/ch0_txusrclk",
          "gt_quad_base_3/ch1_txusrclk",
          "gt_quad_base_3/ch2_txusrclk",
          "gt_quad_base_3/ch3_txusrclk"
        ]
      },
      "bufg_gt_8_usrclk": {
        "ports": [
          "bufg_gt_8/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y2/gt_rxusrclk",
          "gt_quad_base_4/ch0_rxusrclk",
          "gt_quad_base_4/ch1_rxusrclk",
          "gt_quad_base_4/ch2_rxusrclk",
          "gt_quad_base_4/ch3_rxusrclk"
        ]
      },
      "bufg_gt_9_usrclk": {
        "ports": [
          "bufg_gt_9/usrclk",
          "bridge_refclkGTM_REFCLK_X0Y2/gt_txusrclk",
          "gt_quad_base_4/ch0_txusrclk",
          "gt_quad_base_4/ch1_txusrclk",
          "gt_quad_base_4/ch2_txusrclk",
          "gt_quad_base_4/ch3_txusrclk"
        ]
      },
      "bufg_gt_usrclk": {
        "ports": [
          "bufg_gt/usrclk",
          "bridge_refclkGTYP_REFCLK_X0Y12/gt_rxusrclk",
          "gt_quad_base/ch0_rxusrclk",
          "gt_quad_base/ch1_rxusrclk",
          "gt_quad_base/ch2_rxusrclk",
          "gt_quad_base/ch3_rxusrclk"
        ]
      },
      "gt_quad_base_1_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_1/ch0_rxoutclk",
          "bufg_gt_2/outclk"
        ]
      },
      "gt_quad_base_1_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_1/ch0_txoutclk",
          "bufg_gt_3/outclk"
        ]
      },
      "gt_quad_base_1_gtpowergood": {
        "ports": [
          "gt_quad_base_1/gtpowergood",
          "xlcp_1/In0"
        ]
      },
      "gt_quad_base_2_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_2/ch0_rxoutclk",
          "bufg_gt_4/outclk"
        ]
      },
      "gt_quad_base_2_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_2/ch0_txoutclk",
          "bufg_gt_5/outclk"
        ]
      },
      "gt_quad_base_2_gtpowergood": {
        "ports": [
          "gt_quad_base_2/gtpowergood",
          "xlcp_2/In0"
        ]
      },
      "gt_quad_base_3_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_3/ch0_rxoutclk",
          "bufg_gt_6/outclk"
        ]
      },
      "gt_quad_base_3_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_3/ch0_txoutclk",
          "bufg_gt_7/outclk"
        ]
      },
      "gt_quad_base_3_gtpowergood": {
        "ports": [
          "gt_quad_base_3/gtpowergood",
          "xlcp_3/In0"
        ]
      },
      "gt_quad_base_4_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_4/ch0_rxoutclk",
          "bufg_gt_8/outclk"
        ]
      },
      "gt_quad_base_4_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_4/ch0_txoutclk",
          "bufg_gt_9/outclk"
        ]
      },
      "gt_quad_base_4_gtpowergood": {
        "ports": [
          "gt_quad_base_4/gtpowergood",
          "xlcp_4/In0"
        ]
      },
      "gt_quad_base_5_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_5/ch0_rxoutclk",
          "bufg_gt_10/outclk"
        ]
      },
      "gt_quad_base_5_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_5/ch0_txoutclk",
          "bufg_gt_11/outclk"
        ]
      },
      "gt_quad_base_5_gtpowergood": {
        "ports": [
          "gt_quad_base_5/gtpowergood",
          "xlcp_5/In0"
        ]
      },
      "gt_quad_base_6_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_6/ch0_rxoutclk",
          "bufg_gt_12/outclk"
        ]
      },
      "gt_quad_base_6_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_6/ch0_txoutclk",
          "bufg_gt_13/outclk"
        ]
      },
      "gt_quad_base_6_gtpowergood": {
        "ports": [
          "gt_quad_base_6/gtpowergood",
          "xlcp_6/In0"
        ]
      },
      "gt_quad_base_7_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_7/ch0_rxoutclk",
          "bufg_gt_14/outclk"
        ]
      },
      "gt_quad_base_7_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_7/ch0_txoutclk",
          "bufg_gt_15/outclk"
        ]
      },
      "gt_quad_base_7_gtpowergood": {
        "ports": [
          "gt_quad_base_7/gtpowergood",
          "xlcp_7/In0"
        ]
      },
      "gt_quad_base_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base/ch0_rxoutclk",
          "bufg_gt/outclk"
        ]
      },
      "gt_quad_base_ch0_txoutclk": {
        "ports": [
          "gt_quad_base/ch0_txoutclk",
          "bufg_gt_1/outclk"
        ]
      },
      "gt_quad_base_gtpowergood": {
        "ports": [
          "gt_quad_base/gtpowergood",
          "xlcp/In0"
        ]
      },
      "urlp_1_Res": {
        "ports": [
          "urlp_1/Res",
          "bridge_refclkGTYP_REFCLK_X1Y0/gtpowergood"
        ]
      },
      "urlp_2_Res": {
        "ports": [
          "urlp_2/Res",
          "bridge_refclkGTYP_REFCLK_X1Y2/gtpowergood"
        ]
      },
      "urlp_3_Res": {
        "ports": [
          "urlp_3/Res",
          "bridge_refclkGTM_REFCLK_X0Y0/gtpowergood"
        ]
      },
      "urlp_4_Res": {
        "ports": [
          "urlp_4/Res",
          "bridge_refclkGTM_REFCLK_X0Y2/gtpowergood"
        ]
      },
      "urlp_5_Res": {
        "ports": [
          "urlp_5/Res",
          "bridge_refclkGTM_REFCLK_X0Y4/gtpowergood"
        ]
      },
      "urlp_6_Res": {
        "ports": [
          "urlp_6/Res",
          "bridge_refclkGTM_REFCLK_X0Y6/gtpowergood"
        ]
      },
      "urlp_7_Res": {
        "ports": [
          "urlp_7/Res",
          "bridge_refclkGTM_REFCLK_X0Y8/gtpowergood"
        ]
      },
      "urlp_Res": {
        "ports": [
          "urlp/Res",
          "bridge_refclkGTYP_REFCLK_X0Y12/gtpowergood"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "gt_quad_base_1/GT_REFCLK0"
        ]
      },
      "util_ds_buf_2_IBUF_OUT": {
        "ports": [
          "util_ds_buf_2/IBUF_OUT",
          "gt_quad_base_2/GT_REFCLK0"
        ]
      },
      "util_ds_buf_3_IBUFDS_GTME5_O": {
        "ports": [
          "util_ds_buf_3/IBUFDS_GTME5_O",
          "gt_quad_base_3/GT_REFCLK0"
        ]
      },
      "util_ds_buf_4_IBUFDS_GTME5_O": {
        "ports": [
          "util_ds_buf_4/IBUFDS_GTME5_O",
          "gt_quad_base_4/GT_REFCLK0"
        ]
      },
      "util_ds_buf_5_IBUFDS_GTME5_O": {
        "ports": [
          "util_ds_buf_5/IBUFDS_GTME5_O",
          "gt_quad_base_5/GT_REFCLK0"
        ]
      },
      "util_ds_buf_6_IBUFDS_GTME5_O": {
        "ports": [
          "util_ds_buf_6/IBUFDS_GTME5_O",
          "gt_quad_base_6/GT_REFCLK0"
        ]
      },
      "util_ds_buf_7_IBUFDS_GTME5_O": {
        "ports": [
          "util_ds_buf_7/IBUFDS_GTME5_O",
          "gt_quad_base_7/GT_REFCLK0"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "gt_quad_base/GT_REFCLK0"
        ]
      },
      "versal_cips_0_pl0_ref_clk": {
        "ports": [
          "versal_cips_0/pl0_ref_clk",
          "bridge_refclkGTYP_REFCLK_X0Y12/apb3clk",
          "bridge_refclkGTYP_REFCLK_X1Y0/apb3clk",
          "bridge_refclkGTYP_REFCLK_X1Y2/apb3clk",
          "bridge_refclkGTM_REFCLK_X0Y0/apb3clk",
          "bridge_refclkGTM_REFCLK_X0Y2/apb3clk",
          "bridge_refclkGTM_REFCLK_X0Y4/apb3clk",
          "bridge_refclkGTM_REFCLK_X0Y6/apb3clk",
          "bridge_refclkGTM_REFCLK_X0Y8/apb3clk",
          "gt_quad_base/apb3clk",
          "gt_quad_base_1/apb3clk",
          "gt_quad_base_2/apb3clk",
          "gt_quad_base_3/apb3clk",
          "gt_quad_base_4/apb3clk",
          "gt_quad_base_5/apb3clk",
          "gt_quad_base_6/apb3clk",
          "gt_quad_base_7/apb3clk"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "util_ds_buf_4/IBUFDS_GTME5_CEB"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "util_ds_buf_5/IBUFDS_GTME5_CEB"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "util_ds_buf_6/IBUFDS_GTME5_CEB"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "util_ds_buf_7/IBUFDS_GTME5_CEB"
        ]
      },
      "xlconstant_dout": {
        "ports": [
          "xlconstant/dout",
          "util_ds_buf_3/IBUFDS_GTME5_CEB"
        ]
      },
      "xlcp_1_dout": {
        "ports": [
          "xlcp_1/dout",
          "urlp_1/Op1"
        ]
      },
      "xlcp_2_dout": {
        "ports": [
          "xlcp_2/dout",
          "urlp_2/Op1"
        ]
      },
      "xlcp_3_dout": {
        "ports": [
          "xlcp_3/dout",
          "urlp_3/Op1"
        ]
      },
      "xlcp_4_dout": {
        "ports": [
          "xlcp_4/dout",
          "urlp_4/Op1"
        ]
      },
      "xlcp_5_dout": {
        "ports": [
          "xlcp_5/dout",
          "urlp_5/Op1"
        ]
      },
      "xlcp_6_dout": {
        "ports": [
          "xlcp_6/dout",
          "urlp_6/Op1"
        ]
      },
      "xlcp_7_dout": {
        "ports": [
          "xlcp_7/dout",
          "urlp_7/Op1"
        ]
      },
      "xlcp_dout": {
        "ports": [
          "xlcp/dout",
          "urlp/Op1"
        ]
      }
    }
  }
}