// Seed: 1973543350
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  logic id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_22,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13,
    input supply1 id_14,
    output tri id_15
    , id_23,
    output wor id_16,
    input supply1 id_17,
    input supply1 id_18,
    output logic id_19
    , id_24,
    input supply0 id_20
);
  task id_25;
    begin : LABEL_0
      if (1) id_19 = id_22;
    end
  endtask
  module_0 modCall_1 (
      id_0,
      id_6
  );
  wire id_26 = id_17;
endmodule
