[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC2S300E-6PQG208I production of XILINX from the text:DS077 August 9, 2013 www.xilinx.com 1\nProduct Specification© 2001–2013 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included h erein are trademarks of Xilinx, Inc. All other \ntrademarks are the property of their respective owners.— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nThis document includes all four modules of the Spartan®-IIE FPGA data sheet.\nModule 1:  \nIntroduction and Ordering Information\nDS077-1 (v3.0) August 9, 2013\n\x81 Introduction \n\x81F e a t u r e s  \n\x81 General Overview \n\x81 Product Availability \n\x81 User I/O Chart \n\x81 Ordering Information \nModule 2:  \nFunctional Description\nDS077-2 (v3.0) August 9, 2013\n\x81 Architectural Description\n- Spartan-IIE Array\n- Input/Output Block\n- Configurable Logic Block\n- Block RAM\n- Clock Distribution: Delay-Locked Loop\n- Boundary Scan\n\x81 Development System\n\x81 Configuration Module 3:  \nDC and Switching Characteristics\nDS077-3 (v3.0) August 9, 2013\n\x81 DC Specifications \n- Absolute Maximum Ratings \n- Recommended Operating Conditions \n- DC Characteristics\n- Power-On Requirements\n- DC Input and Output Levels\n\x81 Switching Characteristics \n-P i n - t o - P i n  P a r a m e t e r s\n- IOB Switching Characteristics\n- Clock Distribution Characteristics\n- DLL Timing Parameters\n- CLB Switching Characteristics\n- Block RAM Switching Characteristics\n- TBUF Switching Characteristics\n- JTAG Switching Characteristics\n- Configuration Switching Characteristics\nModule 4:  \nPinout Tables\nDS077-4 (v3.0) August 9, 2013\n\x81 Pin Definitions \n\x81P i n o u t  T a b l e s  \nIMPORTANT NOTE: The Spartan-IIE FPGA data sheet is in four modules. Each module has its own Revision History at the \nend. Use the PDF "Bookmarks" for ea sy navigation in this volume.0\nSpartan-IIE FPGA Family  \nData Sheet\nDS077 August 9, 2013 0 0 Product SpecificationR\n2 www.xilinx.com DS077 August 9, 2013\nProduct Specification R— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDS077-1 (v3.0) August 9, 2013 www.xilinx.com 3\nProduct Specification© 2001–2013 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included h erein are trademarks of Xilinx, Inc. All other \ntrademarks are the property of their respective owners.— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIntroduction\nThe Spartan®-IIE Field-Programmable Gate Array family \ngives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The seven-member family offers densities ranging from 50,000 to 600,000 system gates, as shown in \nTable  1. System per -\nformance is supported beyond 200 MHz. \nFeatures include block RAM (to 288K bits), distributed RAM (to 221,184 bits), 19 selectable I/O standards, and four DLLs (Delay-Locked Loops). Fast, predictable interconnect means that successive design iterations continue to meet timing requirements.\nThe Spartan-IIE family is a superior alternative to mask-programmed ASICs. The FPGA  avoids the initial cost, \nlengthy development cycles, and inherent risk of conventional ASICs. Also, FP GA programmability permits \ndesign upgrades in the field with no hardware replacement necessary (impossible with ASICs).\nFeatures\n\x81 Second generation ASIC replacement technology\n- Densities as high as 15,552 logic cells with up to \n600,000 system gates\n- Streamlined features based on Virtex®-E FPGA \narchitecture\n- Unlimited in-system  reprogrammability\n- Very low cost\n- Cost-effective 0.15 micron technology\n\x81 System level features\n- SelectRAM™ hierarchical memory:\n· 16 bits/LUT distributed RAM\n· Configurable 4K-bit true dual-port block RAM· Fast interfaces to external RAM\n- Fully 3.3V PCI compliant to 64 bits at 66 MHz and \nCardBus compliant\n- Low-power segmented routing architecture\n- Dedicated carry logic for high-speed arithmetic\n- Efficient multiplier support\n- Cascade chain for wide-input functions\n- Abundant registers/latches with enable, set, reset\n- Four dedicated DLLs for advanced clock control\n· Eliminate clock distribution delay\n· Multiply, divide, or phase shift\n- Four primary  low-skew  global  clock  distribution  nets\n- IEEE 1149.1 compatible boundary scan logic\n\x81 Versatile I/O and packaging\n- Pb-free package options\n- Low-cost packages available in all densities\n- Family footprint compatib ility in common packages\n- 19 high-performance interface standards\n· LVTTL, LVCMOS, HSTL, SSTL, AGP , CTT, GTL\n· LVDS and LVPECL differential I/O\n- Up to 205 differential I/O pairs that can be input, \noutput, or bidirectional\n- Hot swap I/O (CompactPCI friendly)\n\x81 Core logic powered at 1.8V and I/Os powered at 1.5V, \n2.5V, or 3.3V\n\x81 Fully supported by powerful Xilinx® ISE® development \nsystem\n- Fully automatic mapping, placement, and routing\n- Integrated with design entry and verification tools\n- Extensive IP library including DSP functions and \nsoft processors  Spartan-IIE FPGA Family: \nIntroduction and Ordering \nInformation\nDS077-1 (v3.0) August 9, 2013 0 Product SpecificationR\nTable  1:  Spartan-IIE FPGA Family Members\nDeviceLogic \nCellsTypical \nSystem  Gate  Range \n(Logic and RAM)CLB \n Array \n(R x C)Total \nCLBsMaximum \nAvailable \nUser I/O(1) Maximum \nDifferential \nI/O Pairs Distributed \nRAM Bits Block RAM \nBits\nXC2S50E 1,728 23,000 - 50,000 16 x 24 384 182 83 24,576 32K\nXC2S100E 2,700 37,000 - 100,000 20 x 30 600 202 86 38,400 40K\nXC2S150E 3,888 52,000 - 150,000 24 x 36 864 265 114 55,296 48K\nXC2S200E 5,292 71,000 - 200,000 28 x 42 1,176 289 120 75,264 56K\nXC2S300E 6,912 93,000 - 300,000 32 x 48 1,536 329 120 98,304 64K\nXC2S400E 10,800 145,000 - 400,000 40 x 60 2,400 410 172 153,600 160K\nXC2S600E 15,552 210,000 - 600,000 48 x 72 3,456 514 205 221,184 288K\nNotes: \n1. User I/O counts include the four globa l clock/user input pins. See details in Table  2, page  5\n4 www.xilinx.com DS077-1 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Introduction and Ordering InformationR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nGeneral Overview\nThe Spartan-IIE family of FPGAs have a regular, flexible, \nprogrammable architecture of Configurable Logic Blocks \n(CLBs), surrounded by a perimeter of programmable Input/Output Blocks (IOBs). There are four Delay-Locked \nLoops (DLLs), one at each corner of the die. Two columns \nof block RAM lie on opposite sides of the die, between the CLBs and the IOB columns. The XC2S400E has four col\n-\numns and the XC2S600E has six columns of block RAM. These functional elements are interconnected by a powerful hierarchy of versatile routing channels (see \nFigure  1).\nSpartan-IIE FPGAs are customized by loading configura -\ntion data into internal static  memory cells. Unlimited repro -\ngramming cycles are possible with this approach. Stored \nvalues in these cells determin e logic functions and intercon -\nnections implemented in the FPGA. Configuration data can \nbe read from an external serial PROM (master serial mode), \nor written into the FPGA in slave serial, slave parallel, or \nBoundary Scan modes. Xilinx offers multiple types of \nlow-cost configuration soluti ons including the Platform \nFlash in-system programmable configuration PROMs.\nSpartan-IIE FPGAs are typically used in high-volume appli -\ncations where the versatility of a fast programmable solution \nadds benefits. Spartan-IIE FPGAs are ideal for shortening \nproduct development cycles while offering a cost-effective solution for high volume production. Spartan-IIE FPGAs achieve high-performance, low-cost operation through advanced architecture and semiconduc\n-\ntor technology. Spartan-IIE devices provide system clock \nrates beyond 200  MHz. In addition to the conventional ben -\nefits of high-volume programmable logic solutions, Spar -\ntan-IIE FPGAs also offer on-chip synchronous single-port and dual-port RAM (block and distributed form), DLL clock \ndrivers, programmable set and reset on all flip-flops, fast carry logic, and many other features.\nSpartan-IIE Family Compared to Spartan-II \nFamily\n\x81 Higher density and more I/O\n\x81 Higher performance\n\x81 Unique pinouts in cost-effective packages\n\x81 Differential signaling\n- LVDS, Bus LVDS, LVPECL\n\x81VCCINT  = 1.8V\n-L o w e r  p o w e r\n- 5V tolerance with external resistor\n- 3V tolerance directly\n\x81 PCI, LVTTL, and LVCMOS2 input buffers powered by \nVCCO instead of VCCINT\n\x81 Unique larger bitstream  \nFigure 1:  Basic Spartan-IIE Family FPGA Block DiagramDLL DLLDLL DLL\nBLOCK RAM BLOCK RAM\nBLOCK RAM BLOCK RAM\nI/O LOGICCLBs CLBs\nCLBs CLBs\nDS077_01_052102\nDS077-1 (v3.0) August 9, 2013 www.xilinx.com 5\nProduct SpecificationSpartan-IIE FPGA Family: Introduction and Ordering InformationR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nSpartan-IIE Product Availability\nTable  2 shows the maximum user I/Os available on the device and the number of user I/Os available for each \ndevice/package combination.\nTable  2:  Spartan-IIE FPGA User I/O Chart  \nDeviceMaximum \nUser I/OAvailable User I/O According to Package Type\nTQ144\nTQG144PQ208\nPQG208FT256\nFTG256FG456\nFGG456FG676\nFGG676\nXC2S50E 182 102 146 182 - -\nXC2S100E 202 102 146 182 202 -\nXC2S150E 265 - 146 182 265 -\nXC2S200E 289 - 146 182 289 -\nXC2S300E 329 - 146 182 329 -\nXC2S400E 410 - - 182 329 410\nXC2S600E 514 - - - 329 514\nNotes: \n1. User I/O counts include the four global clock/user input pins.\n6 www.xilinx.com DS077-1 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Introduction and Ordering InformationR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nOrdering Information\nSpartan-IIE devices are available in both standard and Pb-free packaging options for all device/package combinations. The \nPb-free packages include a special "G" character in the ordering code.\nStandard Packaging\nPb-Free Packaging\n \nDevice Part Marking\nFigure  2 is a top marking example for Spartan-IIE FPGAs in \nthe quad-flat packages. The markings for BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator.\nThe " 7C" and " 6I" Speed Grade/Temperature Range part \ncombinations may be dual marked as " 7C/6I ". Devices \nwith the dual mark can be used as either -7C or -6I devices. Devices with a single mark are only guaranteed for the marked speed grade and temperature range. XC2S50E -6 PQ 208 C\nDevice Type\nSpeed GradeTemperature Range\nPackage TypeNumber of PinsExample:\nDS077-1_03a_072004\nXC2S50E -6 PQ 208 C\nDevice Type\nSpeed GradeTemperature Range\nPackage TypeNumber of Pins\nPb-freeG Example:\nDS077-1_03b_072004\nDevice Ordering Options  \nDevice Speed Grade Package Type / Number of Pins Temperature Range ( TJ )(2)\nXC2S50E -6 Standard Performance TQ(G)144 144-pin Pl astic Thin QFP C = Commercial 0°C to + 85°C\nXC2S100E -7 Higher Performance(1) PQ(G)208 208-pin Plastic QFP I = Industrial – 40°C to +100°C\nXC2S150E FT(G)256 256-ball Fine Pitch BGAXC2S200E FG(G)456 456-ball Fine Pitch BGA\nXC2S300E FG(G)676 676-ball Fine Pitch BGA\nXC2S400EXC2S600E\nNotes: \n1. The -7 speed grade is exclusively available in the Commercial temperature range.2. See www.xilinx.com\n for information on automotive temperature range devices.\nFigure 2:  Spartan-IIE QFP Marking ExampleLot Code (numeric)Date Code\nSample package with part marking\nfor XC2S50E-6PQ208C.XC2S50E\nPQ208xxx0425\nxxxxxxxxx\n6CSPARTAN\nDevice Type\nPackage\nSpeed\nOperating RangeR\nR\nds077-1_02_072804\nDS077-1 (v3.0) August 9, 2013 www.xilinx.com 7\nProduct SpecificationSpartan-IIE FPGA Family: Introduction and Ordering InformationR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nRevision History\nDate Version Description\n06/27/2002 1.1 Updated -7 availability.\n11/18/2002 2.0 Added XC2S400E and XC2S600E. Correct ed XC2S150E max I/O count and XC2S50E \ndifferential I/O count an d updated availability.\n07/09/2003 2.1 Noted hot-swap capability. Updated Table  2 to show that all products are available. Clarified \ndevice part marking.\n07/28/2004 2.2 Added information on Pb-free packaging options.\n06/18/2008 2.3 Added dual mark information in Device Part Marking . Updated all modules for continuous \npage, figure, and table numbering. Updated links. Synchronized all modules to v2.3.\n08/09/2013 3.0 This product is obsolete/discontinued per XCN12026 .\n8 www.xilinx.com DS077-1 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Introduction and Ordering InformationR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 9\nProduct Specification© 2001-2013 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included h erein are trademarks of Xilinx, Inc. All other \ntrademarks are the property of their respective owners.— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nArchitectural Description\nSpartan-IIE FPGA Array\nThe Spartan®-IIE user-programmable gate array, shown in \nFigure  3, is composed of five major configurable elements: \n\x81 IOBs provide the interface between the package pins \nand the internal logic\n\x81 CLBs provide the functional elements for constructing \nmost logic\n\x81 Dedicated block RAM memories of 4096 bits each\n\x81 Clock DLLs for clock-distribution delay compensation \nand clock domain control\n\x81 Versatile multi-level interconnect structureAs can be seen in Figure  3, the CLBs form the central logic \nstructure with easy access to all support and routing struc -\ntures. The IOBs are located around all the logic and mem -\nory elements for easy and quick routing of signals on and off \nthe chip.\nValues stored in static memory  cells control all the configu -\nrable logic elements and interconnect resources. These val -\nues load into the memory cells on power-up, and can reload \nif necessary to change the function of the device.\nEach of these elements will be di scussed in detail in the fol -\nlowing sections.\n  Spartan-IIE FPGA Family:\nFunctional Description\nDS077-2 (v3.0) August 9, 2013 0 Product SpecificationR\nFigure 3:  Basic Spartan-IIE Family FPGA Block DiagramDLL DLLDLL DLL\nBLOCK RAM BLOCK RAM\nBLOCK RAM BLOCK RAM\nI/O LOGICCLBs CLBs\nCLBs CLBs\nDS077_01_052102\n10 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nInput/Output Block\nThe Spartan-IIE FPGA IOB, as seen in Figure  4, features \ninputs and outputs that support a wide variety of I/O signal -\ning standards. These high-speed inputs and outputs are \ncapable of supporting various state of the art memory and \nbus interfaces. The default standard is LVTTL. Table  3 lists \nseveral of the standards which are supported along with the required reference (V\nREF), output (VCCO) and board termi -\nnation (VTT) voltages needed to meet the standard. For \nmore details on the I/O standards and termination applica -\ntion examples, see XAPP179 , "Using SelectIO Interfaces in \nSpartan-II and Spartan-IIE FPGAs ."\nThe three IOB registers function either as edge-triggered \nD-type flip-flops or as level-se nsitive latches. Each IOB has \na clock signal (CLK) shared by the three registers and inde -\npendent Clock Enable (CE) signals for each register.\nIn addition to the CLK and CE control signals, the three reg -\nisters share a Set/Reset (SR). For each register, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asyn\n-\nchronous Clear.\nA feature not shown in the block diagram, but controlled by the software, is polarity control. The input and output buffers and all of the IOB control signals have independent polarity controls.Figure 4:  Spartan-IIE Input/Output Block (IOB)Package PinPackage\nPin\nPackage PinD\nCK\nECSR\nQ\nD\nCK\nECSR\nQ\nD\nCK\nECSR\nQProgrammable\nBias and\nESD Network VCCO\nI/O\nI/O, VREFInternal\nReference\nTo Next I/O\nTo Other\nExternal VREF Inputs\nof Bank Notes:\n1. For some I/O standards.Programmable\nInput BufferProgrammable\nOutput Buffer\nProgrammable\nDelayVCC\nVCC(1)OE\nSR\nO\nOCE\nI\nICEIQCLK\nTCET\nDS077-2_01_051501TFF\nOFF\nIFF\nTable  3:  Standards Supported by I/O (Typical Values)\nI/O StandardInput \nReference \nVoltage \n(VREF)Input \nVoltage \n(VCCO)Output \nSource \nVoltage \n(VCCO)Board \nTermination \nVoltage \n(VTT)\nLVTTL (2-24  mA) N/A 3.3 3.3 N/A\nLVCMOS2 N/A 2.5 2.5 N/A\nLVCMOS18 N/A 1.8 1.8 N/A\nPCI (3V,  \n33 MHz/66 MHz)N/A 3.3 3.3 N/A\nGTL 0.8 N/A N/A 1.2\nGTL+ 1.0 N/A N/A 1.5\nHSTL Class I 0.75 N/A 1.5 0.75 \nHSTL Class III 0.9 N/A 1.5 1.5 \nHSTL Class IV 0.9 N/A 1.5 1.5\nSSTL3 Class I and II 1.5 N/A 3.3 1.5\nSSTL2 Class I and II 1.25 N/A 2.5 1.25\nCTT 1.5 N/A 3.3 1.5\nAGP 1.32 N/A 3.3 N/A\nLVDS, Bus LVDS N/A N/A 2.5 N/A\nLVPECL N/A N/A 3.3 N/A\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 11\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nOptional pull-up and pull-down resistors and an optional \nweak-keeper circuit are attached to each user I/O pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resis\n-\ntors and the weak-keeper circuits are inactive, but inputs may optionally be pulled up. The activation of pull-up resis\n-\ntors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will fl oat. Consequently, external \npull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configura\n-\ntion.\nAll pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. After configuration, clamping diodes are connected to V\nCCO for \nLVTTL, PCI, HSTL, SSTL, CTT, and AGP standards.\nAll Spartan-IIE FPGA IOBs support IEEE 1149.1-compati -\nble boundary scan testing.\nInput Path\nA buffer in the IOB input path routes the input signal directly to internal logic and through an optional input flip-flop. \nAn optional delay element at the D-input of this flip-flop elim -\ninates pad-to-pad hold time. The delay is matched to the \ninternal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.\nEach input buffer can be configured to conform to any of the low-voltage signaling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage, V\nREF. The need to supply VREF imposes \nconstraints on which standards can used in close proximity to each other. See \nI/O Banking .\nThere are optional pull-up and pull-down resistors at each input for use after configuration.\nOutput Path\nThe output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.\nThe 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides syn\n-\nchronous enable and disable.\nEach output driver can be individually programmed for a wide range of low-voltage signaling standards. Each output buffer can source up to 24\n mA and sink up to 48  mA. Drive \nstrength and slew rate controls minimize bus transients. The default output driver is LVTTL with 12 mA drive strength and slow slew rate.\nIn most signaling standards, the output high voltage depends on an externally supplied V\nCCO voltage. The need \nto supply VCCO imposes constraints on which standards can be used in close proximity to each other. See I/O Bank -\ning.\nAn optional weak-keeper circuit is connected to each out -\nput. When selected, the circuit monitors the voltage on the \npad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source sig\n-\nnal, the weak keeper holds the signal in its last state if all drivers are disabled. Maintainin g a valid logic level in this \nway helps eliminate bus chatter.\nBecause the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate V\nREF voltage must \nbe provided if the signaling standard requires one. The pro -\nvision of this voltage must comply with the I/O banking rules.\nI/O Banking\nSome of the I/O standards described above require VCCO\nand/or VREF voltages. These voltages are externally sup -\nplied and connected to device pins that serve groups of IOBs, called banks. Consequently , restrictions exist about \nwhich I/O standards can be combined within a given bank.\nEight I/O banks result from separating each edge of the FPGA into two banks (see \nFigure  5). The pinout tables \nshow the bank affiliati on of each I/O (see Pinout Tables, \npage  53). Each bank has multiple VCCO pins which must be \nconnected to the same voltage. Voltage requirements are \ndetermined by the output standards in use.\n \nIn the TQ144 and PQ208 packages, the eight banks have V\nCCO connected together. Thus, only one VCCO level is \nallowed in these packages, although different VREF values \nare allowed in each of the eight banks.\nWithin a bank, standards may be mixed only if they use the same V\nCCO. Compatible standards are shown in Table  4. \nGTL and GTL+ appear under all voltages because their open-drain outputs do not depend on V\nCCO. Note that VCCOFigure 5:  Spartan-IIE I/O BanksDS077-2_02_051501Bank 0\nGCLK3 GCLK2\nGCLK1 GCLK0Bank 1\nBank 5 Bank 4Spartan-IIE\nDeviceBank 7 Bank 6\nBank 2 Bank 3\n12 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nis required for most output standards and for LVTTL, \nLVCMOS,  and PCI inputs.\nSome input standards require a user-supplied threshold voltage, V\nREF. In this case, certain user-I/O pins are auto -\nmatically configured as inputs for the VREF voltage. About \none in six of the I/O pins in the bank assume this role.\nVREF pins within a bank are interconnected internally and \nconsequently only one VREF voltage can be used within \neach bank. All VREF pins in the bank, however, must be con -\nnected to the external voltage source for correct operation.\nIn a bank, inputs requiring VREF can be mixed with those \nthat do not but only one VREF voltage may be used within a \nbank. The VCCO and VREF pins for each bank appear in the \ndevice pinout tables.\nWithin a given package, the number of VREF and VCCO pins \ncan vary depending on the size of device. In larger devices, more I/O pins convert to V\nREF pins. Since these are always \na superset of the VREF pins used for smaller devices, it is \npossible to design a PCB that permits migration to a larger device. All V\nREF pins for the largest device anticipated must \nbe connected to the VREF voltage, and not used for I/O.\nSee Xilinx® Application Note  XAPP179  for more information \non I/O resources.Hot Swap, Hot Insertion, Hot Socketing Support\nThe I/O pins support hot swap — also called hot insertion and hot socketing — and are considered CompactPCI Friendly according to the PCI Bus v2.2 Specification. Con\n-\nsequently, an unpowered Spartan-IIE FPGA can be \nplugged directly into a powered system or backplane with -\nout affecting or damaging the system or the FPGA. The hot swap functionality is built into every XC2S150E, XC2S400E, and XC2S600E device. All other Spartan-IIE devices built after Product Change Notice\n PCN2002-05  also \ninclude hot swap functionality.\nTo support hot swap, Spartan-IIE devices include the follow -\ning I/O features.\n\x81 Signals can be applied to Spartan-IIE FPGA I/O pins \nbefore powering the FPGA’s VCCINT  or VCCO supply \ninputs.\n\x81 Spartan-IIE FPGA I/O pins are high-impedance (i.e., \nthree-stated) before and throughout the power-up and configuration processes when employing a configuration mode that does not enable the preconfiguration weak pull-up resistors (see \nTable  11, \npage  22). \n\x81 There is no current path from the I/O pin back to the \nVCCINT  or VCCO voltage supplies.\n\x81 Spartan-IIE FPGAs are immune to latch-up during hot \nswap.\nOnce connected to the system, each pin adds a small amount of capacitance (C\nIN). Likewise, each I/O consumes \na small amount of DC current, equivalent to the input leak -\nage specification (IL). There also may be a small amount of \ntemporary AC current (IHSPO ) when the pin input voltage \nexceeds VCCO plus 0.4V, which lasts less than 10 ns.\nA weak-keeper circuit within each user-I/O pin is enabled during the last frame of configuration data and has no noticeable effect on robust system signals driven by an active driver or a strong pull-up or pull-down resistor. Undriven or floating system signals may be affected. The specific effect depends on how the I/O pin is configured. User-I/O pins configured as outputs or enabled outputs have a weak pull-up resistor to V\nCCO during the last config -\nuration frame. User-I/O pins configured as inputs or bidirec -\ntional I/Os have weak pull-down resistors. The weak-keeper circuit turns off when the DONE pin goes High, provided that it is not used in the configured application.Table  4:  Compatible Standards\nVCCO Compatible Standards\n3.3V PCI, LVTTL, SSTL3 I, SSTL3 II, CTT, AGP , \nLVPECL, GTL, GTL+\n2.5V SSTL2 I, SSTL2 II, LVCMOS2, LVDS, Bus LVDS, GTL, GTL+\n1.8V LVCMOS18, GTL, GTL+\n1.5V HSTL I, HSTL III, HSTL IV, GTL, GTL+\nTable  5:  I/O Banking\nPackage TQ144, PQ208FT256, FG456, \nFG676\nVCCO Banks Interconnected as 1 8 independent\nVREF Banks 8 independent 8 independent\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 13\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nConfigurable Logic Block \nThe basic building block of the Spartan-IIE FPGA CLB is the \nlogic cell (LC). An LC includes a 4-input function generator, carry logic, and storage element. The output from the func\n-\ntion generator in each LC drives the CLB output or the D\n input of the flip-flop. Each Spartan-IIE FPGA CLB con -\ntains four LCs, organized in two similar slices; a single slice is shown in \nFigure  6. \nIn addition to the four basic LCs, the Spartan-IIE FPGA CLB contains logic that combines function generators to provide functions of five or six inputs.\nLook-Up Tables\nSpartan-IIE FPGA function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16\n x 1-bit syn -\nchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16\n x 2-bit or 32  x 1-bit syn -\nchronous RAM, or a 16  x 1-bit dual-port synchronous RAM.The Spartan-IIE FPGA LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applica\n-\ntions such as Digital Signal Processing.\nStorage Elements\nStorage elements in the Spartan-IIE FPGA slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D in puts can be driven either by \nfunction generators within the slice or directly from slice inputs, bypassing the function generators.\nIn addition to Clock and Clock Enable signals, each slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state speci\n-\nfied for it in the configuration. BY forces it into the opposite state. Alternatively, these signals may be configured to operate asynchronously. \nAll control signals are independently invertible, and are shared by the two flip-flops within the slice.\n14 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \n \nAdditional Logic\nThe F5 multiplexer in each s lice combines the function gen -\nerator outputs ( Figure  7). This combination provides either \na function generator that can implement any 5-input func -\ntion, a 4:1 multiplexer, or selected functions of up to nine \ninputs.Similarly, the F6 multiplexer co mbines the outputs of all four \nfunction generators in the CLB by selecting one of the two F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected func\n-\ntions of up to 19 inputs.Figure 6:  Spartan-IIE CLB Slice (two identical slices in each CLB)I3I4\nI2\nI1Look-Up\nTableD\nCK\nECQ\nRS\nI3I4\nI2\nI1OO\nLook-Up\nTableD\nCK\nECQ\nRS\nXQXXB\nCECLKCINBXF1F2F3SRBYF5ING1G2YQYYBCOUT\nG3G4\nF4Carry\nand\nControl\nLogic\nCarry\nand\nControl\nLogic\nDS001_04_091400\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 15\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nEach CLB has four direct feedthrough paths, one per LC. \nThese paths provide extra data input lines or additional local routing that does not consume logic resources. \nArithmetic Logic\nDedicated carry logic provid es capability for high-speed \narithmetic functions. The Spartan-IIE FPGA CLB supports two separate carry chains, one per slice. The height of the carry chains is two bits per CLB.\nThe arithmetic logic includes an XOR gate that allows a \n1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementations.\nThe dedicated carry path can also be used to cascade func -\ntion generators for implementing wide logic functions.\nBUFTs \nEach Spartan-IIE FPGA CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. The IOBs on the left and right sides can also drive the on-chip busses. See \nDed-\nicated Routing, page  17. Each Spartan-IIE FPGA BUFT \nhas an independent 3-state control pin and an independent input pin. The 3-state control pin is an active-Low enable (T). When all BUFTs on a net are disabled, the net is High. There is no need to instantiate a pull-up unless desired for simulation purposes. Simultaneously driving BUFTs onto the same net will not cause contention. If driven both High and Low, the net will be Low.Block RAM\nSpartan-IIE FPGAs incorporate several large block RAM memories. These complement the distributed RAM Look-Up Tables (LUTs) that provide shallow memory struc\n-\ntures implemented in CLBs.\nBlock RAM memory blocks are organized in columns. Most Spartan-IIE devices contain two such columns, one along each vertical edge. The XC2S400E has four block RAM col\n-\numns and the XC2S600E has six block RAM columns. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Spartan-IIE\n device 16 CLBs high will contain four memory \nblocks per column, and a total of eight blocks.  \nEach block RAM cell, as illustrated in Figure  8, is a fully syn -\nchronous dual-ported 4096-bit RAM with independent con -\ntrol signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.Figure 7:  F5 and F6 MultiplexersLUT\nDS077-2_05-111501LUT\nMUXF5MUXF6\nLUTSliceSliceCLB\nLUT\nMUXF5Table  6:  Spartan-IIE Block RAM Amounts\nSpartan-IIE \nDevice # of BlocksTotal Block RAM \nBits\nXC2S50E 8 32K\nXC2S100E 10 40K\nXC2S150E 12 48K\nXC2S200E 14 56K\nXC2S300E 16 64K\nXC2S400E 40 160K\nXC2S600E 72 288K\nFigure 8:  Dual-Port Block RAMWEB\nENBRSTB  CLKBADDRB[#:0]DIB[#:0]WEA\nENARSTA  CLKAADD[#:0]DIA[#:0]DOA[#:0]\nDOB[#:0]RAMB4_S#_S#\nDS001_05_060100\n16 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nTable  7 shows the depth and width aspect ratios for the \nblock RAM.\nThe Spartan-IIE FPGA block RAM also includes dedicated \nrouting to provide an efficient interface with both CLBs and other block RAMs. See Xilinx Application Note \nXAPP173  for \nmore information on block RAM.\nProgrammable Routing \nIt is the longest delay path that limits the speed of any design. Consequently, the Spartan-IIE FPGA routing archi\n-\ntecture and its place-and-route software were defined jointly to minimize long-path delays and yield the best system per\n-\nformance.\nThe joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.\nThe software automatically uses the best available routing based on user timing requirements. The details are pro\n-\nvided here for reference.\nLocal Routing\nThe local routing reso urces, as shown in Figure  9, provide \nthe following three types of connections:\n\x81 Interconnections among the LUTs, flip-flops, and \nGeneral Routing Matrix (GRM), described below.\n\x81 Internal CLB feedback paths that provide high-speed \nconnections to LUTs within the same CLB, chaining them together with minimal routing delay\n\x81 Direct paths that provide high-speed connections \nbetween horizontally adjace nt CLBs, elim inating the \ndelay of the GRM \nGeneral Purpose Routing\nMost Spartan-IIE FPGA signals are routed on the general purpose routing, and consequently, the majority of intercon\n-\nnect resources are associated with this level of the routing hierarchy. The general routing resources are located in hor\n-\nizontal and vertical routing channels associated with the rows and columns of CLBs. The general-purpose routing resources are listed below.\n\x81 Adjacent to each CLB is a General Routing Matrix \n(GRM). The GRM is the swit ch matrix through which \nhorizontal and vertical routing resources connect, and is also the means by whic h the CLB gains access to \nthe general purpose routing.\n\x81 24 single-length lines route GRM signals to adjacent \nGRMs in each of the four directions.\n\x81 96 buffered Hex lines route GRM signals to other \nGRMs six blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines \nmay be driven only at their endpoints. Hex-line signals \ncan be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectio nal, while the remaining \nones are unidirectional.\n\x81 12 Longlines are buffered, bidirectional wires that \ndistribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.\nI/O Routing\nSpartan-IIE devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing™ routing, facilitat es pin-swapping and pin-lock\n-\ning, such that logic redesigns can adapt to existing PCB lay -\nouts. Time-to-market is reduced, since PCBs and other \nsystem components can be manufactured while the logic design is still in progress.Table  7:  Block RAM Port Aspect Ratios\nWidth Depth ADDR Bus Data Bus\n1 4096 ADDR<11:0> DATA<0>\n2 2048 ADDR<10:0> DATA<1:0>\n4 1024 ADDR<9:0> DATA<3:0>\n8 512 ADDR<8:0> DATA<7:0>\n16 256 ADDR<7:0> DATA<15:0>\nFigure 9:  Spartan-IIE Local RoutingDS001_06_032300CLBGRMTo\nAdjacent\nGRMTo Adjacent\nGRM\nDirect\nConnectionTo AdjacentCLBTo Adjacent\nGRM\nTo Adjacent\nGRM\nDirect Connection\nTo Adjacent\nCLB\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 17\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDedicated Routing\nSome classes of signal require dedicated routing resources \nto maximize performance. In the Spartan-IIE FPGA archi -\ntecture, dedicated routing resources are provided for two classes of signal.\x81 Horizontal routing resources are provided for on-chip \n3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in \nFigure  10.\n\x81 Two dedicated nets per CLB propagate carry signals \nvertically to the adjacent CLB.\nGlobal Routing\nGlobal Routing resources distribute clocks and other sig -\nnals with very high fanout throughout the device. Spar -\ntan-IIE devices include two tiers of global routing resources referred to as primary and secondary global routing resources.\n\x81 The primary global routing resources are four \ndedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets may only be driven by global buffers. There are four global buffers, one for each global net.\n\x81 The secondary global routing resources consist of 24 \nbackbone lines, 12 across the top of the chip and 12 across the bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.\nClock Distribution\nThe Spartan-IIE family provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in \nFigure  11. \nFour global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.\nFour dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is selected either from these pads or from signals in the gen\n-\neral purpose routing.\nDelay-Locked Loop (DLL)\nAssociated with each global clock input buffer is a fully digi -\ntal Delay-Locked Loop (DLL) that can eliminate skew \nbetween the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distrib\n-\nuted clock, and automatically adjusts a clock delay element (\nFigure  12). Additional delay is introduced such that clock \nedges reach internal flip-flops exactly one clock period after they arrive at the input. This  closed-loop system effectively \neliminates clock-distribution delay by ensuring that clock Figure 10:  BUFT Connections to Dedicated Horizontal Bus LinesCLB CLB CLB CLB3-State\nLines\nDS001_07_090600\nFigure 11:  Global Clock Distribution NetworkGlobal Clock \nSpineGlobal Clock \nColumnGCLKPAD2\nGCLKBUF2GCLKPAD3\nGCLKBUF3\nGCLKBUF1\nGCLKPAD1GCLKBUF0\nGCLKPAD0Global \nClock Rows\nDS001_08_060100\n18 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nedges arrive at internal flip-flops in synchronism with clock \nedges arriving at the input. \nIn addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. The phase-shifted output have optional duty-cycle correction (\nFigure  13).\nThe DLL also operates as a clock mirror. By driving the out -\nput from a DLL off-chip and then back on again, the DLL can be used to deskew a board level clock among multiple Spar\n-\ntan-IIE devices.\nIn order to guarantee that the system clock is operating cor -\nrectly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process \nuntil after it has achieved lock. If the DLL uses external feed -\nback, apply a reset after startup to ensure consistent lock -\ning to the external signal. See Xilinx Application Note \nXAPP174  for more information on DLLs.\nBoundary Scan\nSpartan-IIE devices support all the mandatory bound -\nary-scan instructions specified in the IEEE standard 1149.1. \nA Test Access Port (TAP) and registers are provided that implement the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, and HIGHZ in structions. The TAP also \nsupports two USERCODE inst ructions, internal scan \nchains, and configuration/readback of the device.\nThe TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the V\nCCO for \nBank 2 must be 3.3V. Otherwise, TDO switches rail-to-rail between ground and V\nCCO. The boundary-scan input pins \n(TDI, TMS, TCK) do not have a VCCO requirement and oper -\nate with either 2.5V or 3.3V input signaling levels. TDI, TMS, and TCK hava a default internal weak pull-up resistor, and TDO has no default resistor. Bitstream options allow setting any of the four TAP pins to have an internal pull-up, pull-down, or neither.\nBoundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including unbonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates \nthe testing of external interconnections.\nTable  8 lists the boundary-scan instructions supported in \nSpartan-IIE FPGAs. Internal signals can be captured during EXTEST by connecting them to unbonded or unused IOBs. They may also be connected to the unused outputs of IOBs defined as unidirectional input pins.Figure 12:  Delay-Locked Loop Block Diagram\nFigure 13:  DLL Output CharacteristicsClock\nDistributionNetworkVariable\nDelay LineCLKOUT\nControl\nCLKFBCLKIN\nds077-2_10_070203\nx132_07_092599CLKIN\nCLK2X\nCLK0\nCLK90\nCLK180\nCLK270CLKDVCLKDV_DIVIDE=2\nDUTY_CYCLE_CORRECTION=FALSE\nCLK0\nCLK90\nCLK180\nCLK270DUTY_CYCLE_CORRECTION=TRUEt0 90 180 270 0 90 180 270\nTable  8:  Boundary-Scan Instructions  \nBoundary-Scan \nCommandBinary \nCode[4:0] Description\nEXTEST 00000 Enables boundary-scan \nEXTEST operation\nSAMPLE/\nPRELOAD00001 Enables boundary-scan \nSAMPLE/PRELOAD \noperation\nUSER1 00010 Access user-defined \nregister 1\nUSER2 00011 Access user-defined \nregister 2\nCFG_OUT 00100 Access the \nconfiguration bus for \nReadback\nCFG_IN 00101 Access the \nconfiguration bus for \nConfiguration\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 19\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nThe public boundary-scan instructions are available prior to \nconfiguration, except for USER1 and USER2. After configu -\nration, the public instructions  remain available together with \nany USERCODE instructions in stalled during the configura -\ntion. While the SAMPLE/PRELOAD and BYPASS instruc -\ntions are available during configuration, it is recommended \nthat boundary-scan operations not be performed during this transitional period.\nIn addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.\nTo facilitate internal scan chains, the User Register provides three outputs (Reset, Update, and Shift) that represent the corresponding states in the boundary-scan internal state machine.\nFigure  14 is a diagram of the Spartan-IIE family boundary \nscan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.INTEST 00111 Enables boundary-scan \nINTEST operation\nUSERCODE 01000 Enables shifting out \nUSER code\nIDCODE 01001 Enables shifting out of \nID Code\nHIGHZ 01010 Disables output pins \nwhile enabling the \nBypass Register\nJSTART 01100 Clock the start-up \nsequence when \nStartupClk is TCK\nBYPASS 11111 Enables BYPASS\nRESERVED All other \ncodesXilinx reserved \ninstructionsTable  8:  Boundary-Scan Instructions (Continued)\nBoundary-Scan \nCommandBinary \nCode[4:0] Description\nFigure 14:  Spartan-IIE Family Boundary Scan LogicD QD Q\nIOBIOBIOBIOBIOBIOBIOB\nIOBIOBIOBIOBIOBIOB\nM\nU\nXBypass\nRegisterIOB IOB\nTDO\nTDIIOB IOB IOB\n1\n0\n1\n01\n0\n1\n010\nsd\nLEDQ\nD Q\nD Q1\n0\n1\n01\n0\n10DQ\nLEsd\nsd\nLEDQsd\nLEDQ\nIOB\nD Q1\n0DQ\nLEsdIOB.TDATA IN\nIOB.I\nIOB.Q\nIOB.T\nIOB.I\nSHIFT/\nCAPTURECLOCK DATA\nREGISTERDATAOUTUPDATE EXTEST\nDS001_09_032300Instruction Register\n20 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nBit Sequence \nThe bit sequence within each IOB is: In, Out, 3-State. The \ninput-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits. \nFrom a cavity-up view of the chip (as shown in the FPGA \nEditor), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in \nFigure  15. \nBSDL (Boundary Scan Description Language) files for Spartan-IIE family devices ar e available on the Xilinx web \nsite.\nSpartan-IIE FPGA boundary scan IDCODE values are shown in \nTable  9.\nDevelopment System\nSpartan-IIE FPGAs are sup ported by the Xilinx ISE® CAE \ntools. The basic methodology for Spartan-IIE FPGA design consists of three interrelated steps:\n design entry, imple -\nmentation, and verification. Industry-standard tools are used for design entry and simulation, while Xilinx provides proprietary architecture-specific tools for implementation.\nThe Xilinx development system is integrated under the Xilinx\n Project Navigator software, providing designers with a \ncommon user interface regardless of their choice of entry and verification tools. The so ftware simplifies the selection \nof implementation options with pull-down menus and on-line help. \nSeveral advanced software feat ures facilitat e Spartan-IIE \nFPGA design. CORE  Generator™ tool functions, for exam -\nple, include macros with relative location constraints to guide their placement. They help ensure optimal implemen\n-\ntation of common functions. For HDL design entry, the Xilinx FPGA development system provides interfaces to several synthesis design environ\n-\nments.\nA standard interface-file specification, Electronic Design Interchange Format (EDIF), simp lifies file transfers into and \nout of the development system.\nSpartan-IIE FPGAs are supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accu\n-\nmulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.\nThe design environment supports hierarchical design entry, with high-level designs that comprise major functional blocks, while lower-level designs define the logic in these blocks. These hierarchical design elements are automati\n-\ncally combined by the implementation tools. Different design entry tools can be combined within a hierarchical Figure 15:  Boundary Scan Bit SequenceBit 0 ( TDO end)\nBit 1Bit 2TDO.T\nTDO.O\nTop-edge IOBs (Right to Left)\nLeft-edge IOBs (Top to Bottom)\nMODE.IBottom-edge IOBs (Left to Right)\nRight-edge IOBs (Bottom to Top)\nBSCANT.UPD(TDI end)\nDS001_10_032300\nTable  9:  Spartan-IIE IDCODE Values\nDeviceIDCODE\nVersion Family Array Size Manufacturer Required\nXC2S50E XXXX 0000 101 0 0001 0000 0000 1001 001 1\nXC2S100E XXXX 0000 101 0 0001 0100 0000 1001 001 1\nXC2S150E XXXX 0000 101 0 0001 1000 0000 1001 001 1\nXC2S200E XXXX 0000 101 0 0001 1100 0000 1001 001 1\nXC2S300E XXXX 0000 101 0 0010 0000 0000 1001 001 1\nXC2S400E XXXX 0000 101 0 0010 1000 0000 1001 001 1\nXC2S600E XXXX 0000 101 0 0011 0000 0000 1001 001 1\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 21\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \ndesign, thus allowing the most convenient entry method to \nbe used for each portion of the design.\nDesign Implementation\nThe place-and-route tools automatically provide the imple -\nmentation flow described in th is section. The partitioner \ntakes the EDIF netlist for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks. \nThe algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the pro\n-\ncess. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floorplanning.\nThe implementation software incorporates timing-driven placement and routing. Designers specify timing require\n-\nments along entire paths during design entry. The timing path analysis routines then recognize these user-specified \nrequirements and accommodate them.\nTiming requirements are entered in a form directly relating to the system requirements, such as the targeted clock fre\n-\nquency, or the maximum allowable delay between two reg -\nisters. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.\nDesign Verification\nIn addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be veri\n-\nfied in real time without the need for extensive sets of soft -\nware simulation vectors.\nThe development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the netlist for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the static timing analyzer.\nFor in-circuit debugging, Xilin x offers a download cable, \nwhich connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can read back the contents of the flip-flops, and so observe the internal logic state. Simple modifica\n-\ntions can be downloaded into the system in a matter of min -\nutes.Configuration\nConfiguration is the process by which the bitstream of a design, as generated by the X ilinx development software, is \nloaded into the internal configuration memory of the FPGA. Spartan-IIE devices support both serial configuration, using the master/slave serial and JTAG modes, as well as byte-wide configuration employ ing the Slave Parallel mode.\nConfiguration File\nSpartan-IIE devices are configured by sequentially loading \nframes of data that have been concatenated into a configu -\nration file. Table  10 shows how much nonvolatile storage \nspace is needed for Spartan-IIE devices.\nIt is important to note that, while a PROM is commonly used to store configuration data before loading them into the FPGA, it is by no means required. Any of a number of differ\n-\nent kinds of under populated nonvolatile storage already available either on or off the board (for example, hard drives, FLASH cards, and so on) can be used. \n \nModes\nSpartan-IIE devices support the following four configuration modes:\n\x81 Slave Serial mode\n\x81 Master Serial mode\n\x81 Slave Parallel mode\n\x81 Boundary-scan mode\nThe Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to the end of configuration. The selection codes are listed in \nTable  11. \nConfiguration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected.Table  10:  Spartan-IIE Configuration File Size\nDevice Configuration File Size (Bits)\nXC2S50E 630,048\nXC2S100E 863,840\nXC2S150E 1,134,496\nXC2S200E 1,442,016\nXC2S300E 1,875,648\nXC2S400E 2,693,440\nXC2S600E 3,961,632\n22 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \n \nSignals\nThere are two kinds of pins that are used to configure \nSpartan-IIE  devices: Dedicated pins perform only specific \nconfiguration-related functions; the other pins can serve as general purpose I/Os once user operation has begun.\nThe dedicated pins comprise the mode pins (M2, M1, M0), the configuration clock pin (CCLK), the \nPROGRAM  pin, the \nDONE pin and the boundary-scan pins (TDI, TDO, TMS, TCK). Depending on the selected configuration mode, CCLK may be an output generated by the FPGA, or may be generated externally, and provided to the FPGA as an input.\nNote that some configuration pins can act as outputs. For \ncorrect operation, these pins require a VCCO of 3.3V to drive \nan LVTTL signal or 2.5V to drive an LVCMOS signal. All the relevant pins fall in banks 2 or\n 3. The CS and WRITE  pins \nfor Slave Parallel mode are located in bank 1.\nFor a more detailed description than that given below, see \nModule 1  and XAPP176 , Configuration and Readback of \nthe Spartan-II and Spartan-IIE FPGA Families.\nThe Process\nThe sequence of steps necessary to configure Spartan-IIE \ndevices are shown in Figure  16. The overall flow can be \ndivided into three different phases. \n\x81 Initiating configuration\n\x81 Configuration memory clear\x81 Loading data frames\n\x81S t a r t - u p\nThe memory clearing and start-up phases are the same for all configuration modes; however, the steps for the loading of data frames are different. Thus, the details for data frame loading are described separately in the sections devoted to each mode.\nInitiating Configuration\nThere are two different ways to initiate the configuration pro -\ncess: applying power to the device or asserting the PRO -\nGRAM  input.\nConfiguration on power-up occurs  automatically unless it is \ndelayed by the user, as described in a separate section below. The waveform for configuration on power-up is shown in \nConfiguration Switching Characteristics, page  48. \nBefore configuration can begin, VCCO Bank 2 must be \ngreater than 1.0V. Furthermore, all VCCINT  power pins must \nbe connected to a 1.8V supply. For more information on delaying configuration, see \nClearing Configuration Memory, \npage  23. \nOnce in user operation, the device can be re-configured simply by pulling the \nPROGRAM  pin Low. The device \nacknowledges the beginning of the configuration process by driving DONE Low, then enters the memory-clearing phase.Table  11:  Configuration Modes\nConfiguration ModePreconfiguration\nPull-ups M0 M1 M2CCLK\nDirection Data Width Serial DOUT\nMaster Serial mode No 0 0 0 Out 1 Ye s\nYe s 0 0 1\nSlave Parallel mode  \n(SelectMAP)Ye s 0 1 0 In 8 No\nNo 0 1 1\nBoundary-Scan mode Ye s 1 0 0 N/A 1 No\nNo 1 0 1\nSlave Serial mode Ye s 1 1 0 In 1 Ye s\nNo 1 1 1\nNotes: \n1. During power-on and throughout configuration, the I/O drivers will be in a high-impedance state.  After configuration, all unu sed I/Os \n(those not assigned signals) will remain in a high-impedance state. Pins used as outputs  may pulse High at the end of configura tion \n(see Answer 10504 ).\n2. If the Mode pins are set for preconfiguration pull-ups, those re sistors go into effect once the rising edge of INIT samples t he Mode \npins. They will stay in effect until GTS is released during star tup, after which the UnusedPin bitstream generator option will determine \nwhether the unused I/Os have a pull-up, pull-down, or no resistor.\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 23\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nClearing Configuration Memory\nThe device indicates that clearing the configuration memory \nis in progress by driving INIT Low. \nDelaying Configuration\nAt this time, the user can delay configuration by holding either \nPROGRAM  or INIT Low, which causes the device to \nremain in the memory clearing phase. Note that the bidirec -\ntional INIT line is driving a Low logic level during memory \nclearing. Thus, to avoid contention, use an open-drain driver to keep \nINIT Low. \nWith no delay in force, the device indicates that the memory is completely clear by driving \nINIT High. The FPGA samples \nits mode pins on this Low-to-High transition.\nLoading Configuration Data\nOnce INIT is High, the user can begin loading configuration \ndata frames into the device. The details of loading the con -\nfiguration data are discussed in the sections treating the configuration modes individually. The sequence of opera\n-\ntions necessary to load configuration data using the serial modes is shown in \nFigure  18. Loading data using the Slave \nParallel mode is shown in Figure  21, page  28. \nCRC Error Checking\nAfter the loading of configuration data, a CRC value embed -\nded in the configuration file is checked against a CRC value \ncalculated within the FPGA. If the CRC values do not match, the FPGA drives \nINIT Low to indicate that an error \nhas occurred and configuration is aborted. Note that attempting to load an incorrect bitstream causes configura\n-\ntion to fail and can damage the device.\nTo reconfigure the device, the PROGRAM  pin should be \nasserted to reset the configuration logic. Recycling power also resets the FPGA for configuration. See \nClearing Con -\nfiguration Memory .\nStart-up\nThe start-up sequence oversees the transition of the FPGA from the configuration state to full user operation. A match of CRC values, indicating a su ccessful loading of the config\n-\nuration data, initiates the sequence.\nFigure 16:  Configuration Flow DiagramFPGA Drives\nINIT Low\nAbort Start-upUser Holding\nINIT\nLow?User Holding\nPROGRAM\nLow?FPGA\nDrives INIT\nand DONE Low\nLoad\nConfiguration\nData Frames\nUser OperationConfiguration\nat Power-up\nDS001_11_111501NoCRC\nCorrect?\nYesFPGA\nSamples\nMode PinsDelay\nConfigurationDelay\nConfigurationClear\nConfiguration\nMemoryUser Pulls\nPROGRAM\nLow\nStart-up Sequence\nFPGA Drives DONE High,\nActivates I/Os,\nReleases GSR netYes\nNoYes\nNoNo\nYesConfiguration During\nUser Operation\nVCCO\nAND \nVCCINT\nHigh?\n24 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDuring start-up, the device performs four operations: \n1. The assertion of DONE. The failure of DONE to go High \nmay indicate the unsuccessful loading of configuration data.\n2. The release of the Global Three State (GTS). This \nactivates all the I/Os to which signals are assigned. The remaining I/Os stay in a high-impedance state with internal weak pull-up resistors present.\n3. The release of the Global Set Reset (GSR). This allows \nall flip-flops to change state. \n4. The assertion of Global Write Enable (GWE). This \nallows all RAMs and flip-flops to change state.\nBy default, these operations are synchronized to CCLK. The entire start-up sequence lasts eight cycles, called C0-C7, after which the loaded design is fully functional. The four operations can be selected to switch on any CCLK cycle C1-C6 through settings in the Xilinx Development\n Software. The default timing for start-up is \nshown in the top half of Figure  17; heavy lines show default \nsettings.\nThe default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as neces\n-\nsary.\nOne CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This per\n-\nmits the internal storage elements to begin changing state in response to the logic and the user clock.\nThe bottom half of Figure  17 shows another commonly \nused version of the start-up timing known as Sync-to-DONE. This version makes the GTS, GSR, and GWE events conditional upon the DONE pin going High. \nThis timing is important for a daisy chain of multiple FPGAs \nin serial mode, since it ensures that all FPGAs go through start-up together, after all their DONE pins have gone High.\nSync-to-DONE timing is selected by setting the GTS, GSR, and GWE cycles to a value of DONE in the configuration options. This causes these signals to transition one clock cycle after DONE externally transitions High. \nThe sequence can also be paused at any stage until lock has been achieved on any or all DLLs.Serial Modes\nThere are two serial configuration modes. In Master Serial mode, the FPGA controls the configuration process by driv\n-\ning CCLK as an output. In Slave Serial mode, the FPGA passively receives CCLK as an input from an external agent (e.g., a microprocessor, CPLD, or second FPGA in master mode) that is controlling the co nfiguration process. In both \nmodes, the FPGA is configured by loading one bit per CCLK cycle. The MSB of each configuration data byte is always written to the DIN pin first.\nSee Figure  18 for the sequence for loading data into the \nSpartan-IIE FPGA serially. This is an expansion of the "Load Configuration Data Frames" block in \nFigure  16, \npage  23. Note that CS and WRITE  are not normally used \nduring serial configuration. To ensure successful loading of the FPGA, do not toggle \nWRITE  with CS Low during serial \nconfiguration.Figure 17:  Start-Up WaveformsStart-up CLKDefault Cycles\nSync to DONE0123 456 7\n01\nDONE High23456 7Phase\nStart-up CLK\nPhase\nDONE\nGTS\nGSR\nGWE\nDS001_13_090600DONE\nGTS\nGSR\nGWE\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 25\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nSlave Serial Mode\nIn Slave Serial mode, the FPGA’s CCLK pin is driven by an \nexternal source, allowing the FPGA to be configured from other logic devices such as microprocessors or in a daisy-chain configuration. \nFigure  19 shows connections for \na Master Serial FPGA configuring a Slave Serial FPGA from a PROM. A Spartan-IIE device in slave serial mode \nshould be connected as shown for the third device from the left. Slave Serial mode is selected by a <11x> on the mode pins (M0, M1, M2). The weak pull-ups on the mode pins make slave serial the default mode if the pins are left uncon\n-\nnected.\nThe serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally gener\n-\nated CCLK. \nTiming for Slave Serial mode is shown in Figure  24, \npage  49.\nDaisy Chain\nMultiple FPGAs in Slave Serial mode can be daisy-chained for configuration from a single source. After an FPGA is configured, data for the next device is sent to the DOUT pin. Data on the DOUT pin changes on the rising edge of CCLK. Note that DOUT changes on  the falling edge of CCLK for \nsome Xilinx families but mixed daisy chains are allowed. Configuration must be delayed until \nINIT pins of all \ndaisy-chained FPGAs are High. For more information, see \nStart-up, page  23.\nThe maximum amount of data that can be sent to the DOUT pin for a serial daisy chain is 2\n20-1 (1,048,575) 32-bit words, \nor 33,554,400 bits, which is approximately 8 XC2S600E bit -\nstreams. The configuration bitstream of downstream devices is limited to this size.\n      Figure 18:  Loading Serial Mode Configuration Data No\nYesEnd of\nConfiguration\nData File?After INIT\nGoes High\nUser Load One\nConfiguration\nBit on Next \nCCLK Rising Edge\nTo CRC Check\nDS001_14_032300\nNotes: \n1. If the DriveDone configuration option is not active for any of the FPGAs, pull up DONE with a 330 Ω resistor.\nFigure 19:  Master/Slave Serial Configuration Circuit DiagramSpartan-IIE\n(Master Serial)\nXilinx\nPROM\nPROGRAMM2M0 M1\nDOUT\nCCLK CLK3.3V\nDATA\nCE CEO\nRESET/OEDIN\nINIT DONEPROGRAM3.3 K \nDS077-2_04_061708GND GND            V CC3.3V\nVCCO\nVCCINT1.8V 3.3V 3.3V 1.8V\nSpartan-IIE\n(Slave)\nDONE INITPROGRAMCCLKDIN DOUTM2M0 M1\nGNDVCCO\nVCCINT\n26 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nMaster Serial Mode\nIn Master Serial mode, the CCLK output of the FPGA drives \na Xilinx PROM, which feeds a seri al stream of configuration \ndata to the FPGA’s DIN input. Figure  19 shows a Master \nSerial FPGA configuring a Slave Serial FPGA from a PROM. A Spartan-IIE device in Master Serial mode should be connected as shown for the device on the left side. Mas\n-\nter Serial mode is selected by a <00x> on the mode pins (M0, M1, M2). The PROM RESET pin is driven by \nINIT, and \nthe CE input is driven by DONE. For more information on serial PROMs, see the Xilinx Configuration PROM data sheets at \nwww.xilinx.com .\nThe interface is identical to the slave serial mode except that an oscillator internal to the FPGA is us ed to generate \nthe configuration clock (CCLK). Any of a number of different frequencies ranging from 4 to 60 MHz can be set using the ConfigRate option in the X ilinx development software. \nWhen selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate. On power-up, while the first 60 bytes of the configuration data are being loaded, the CCLK fre\n-\nquency is always 2.5  MHz. This frequency is used until the \nConfigRate bits, part of the configuration file, have been loaded into the FPGA, at which point the frequency changes to the selected ConfigRate. Unless a different fre\n-\nquency is specified in the design, the default ConfigRate is 4\n MHz. The frequency of the CCLK signal created by the \ninternal oscillator has a vari ance of +45%, –30% from the \nspecified value.The FPGA accepts one bit of configuration data on each ris -\ning CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge. The timing for Master Serial mode is shown in \nFigure  25, page  49.\nSlave Parallel Mode (SelectMAP)\nThe Slave Parallel mode, also known as SelectMAP , is the fastest configuration option. Byte-wide data is written into the FPGA on the D0-D7 pins. Note that D0 is the MSB of each byte for configuration. A BUSY flag is provided for con\n-\ntrolling the flow of data at a clock frequency above 50 MHz. \nFigure  20, page  27 shows the connections for two \nSpartan-IIE  devices using the Slave Parallel mode. Slave \nParallel mode is selected by a <011> on the mode pins (M0, M1, M2). \nThe agent controlling configuratio n is not shown. Typically, a \nprocessor, a microcontroller, or CPLD controls the Slave Parallel interface. The controlling agent provides byte-wide \nconfiguration data, CCL K, a Chip Select (\nCS) signal and a \nWrite signal ( WRITE ). If BUSY is asserted (High) by the \nFPGA, the data must be held until BUSY goes Low.\nAfter configuration, the pins of the Slave Parallel port (D0-D7) can be used as additional user I/O. Alternatively, the port may be retained to permit high-speed 8-bit read\n-\nback. Then data can be read by deasserting WRITE . If \nretention is selected, prohibit  the D0-D7 pins from being \nused as user I/O. See Readback, page  28.\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 27\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nMultiple Spartan-IIE FPGAs can be configured using the \nSlave Parallel mode, and be made to start-up simultane -\nously. To configure multiple de vices in this way, wire the indi -\nvidual CCLK, Data, WRITE , and BUSY pins of all the \ndevices in parallel. The individual devices are loaded sepa -\nrately by asserting the CS pin of each device in turn and \nwriting the appropriate data. Sync-to-DONE start-up timing is used to ensure that the start-up sequence does not begin until all the FPGAs have been loaded. See \nStart-up, \npage  23.\nWrite\nWhen using the Slave Parallel Mode, write operations send packets of byte-wide configuration data into the FPGA. \nFigure  21, page  28 shows a flowchart of the write sequence \nused to load data into the Spartan-IIE FPGA. This is an expansion of the "Load Configuration Data Frames" block in \nFigure  16, page  23. The timing for Slave Parallel mode is shown in Figure  26, \npage  50.\nFor the present example, the user holds WRITE  and CS\nLow throughout the sequence of write operations. Note that when \nCS is asserted on successive CCLKs, WRITE  must \nremain either asserted or deasserted. Otherwise an abort will be initiated, as in the next section.\n1. Drive data onto D0-D7. Note that to avoid contention, \nthe data source should not be enabled while CS is Low \nand WRITE  is High. Similarly, while WRITE  is High, no \nmore than one device’s CS should be asserted.\n2. On the rising edge of CCLK: If BUSY is Low, the data is \naccepted on this clock. If BUSY is High (from a previous \nwrite), the data is not acce pted. Acceptance  will instead \noccur on the first clock after BUSY goes Low, and the data must be held until this happens.\n3. Repeat steps 1 and 2 until all the data has been sent.\n4. Deassert CS and WRITE .Figure 20:  Slave Parallel Configuration Circuit DiagramM1 M2\nM0\nD0:D7\nCCLKWRITE\nBUSY\nCS\nPROGRAM\nDONE INITCCLKDATA[7:0]\nWRITE\nBUSY\nCS(0)Spartan-IIE\nDONE\nINIT\nPROGRAMM1 M2\nM0\nD0:D7\nCCLKWRITE\nBUSY\nCS\nPROGRAM\nDONE INITCS(1)Spartan-IIE\nDS077-2_06_110102GND GND\n28 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIf CCLK is slower than FCCNH , the FPGA will never assert \nBUSY . In this case, the above handshake is unnecessary, and data can simply be entered into the FPGA every CCLK cycle.\nA configuration packet does not have to be written in one continuous stretch, rather it  can be split into many write \nsequences. Each sequence would involve assertion of \nCS.\nIn applications where multiple  clock cycles may be required \nto access the configuration data before each byte can be loaded into the Slave Parallel in terface, a new byte of data \nmay not be ready for each consecutive CCLK edge. In such a case the \nCS signal may be deasserted until the next byte \nis valid on D0-D7. While CS is High, the Slave Parallel inter -\nface does not expect any data and ignores all CCLK transi -tions. However, to avoid aborting configuration, WRITE\nmust continue to be asserted while CS is asserted during \nCCLK transitions.\nAbort\nTo abort configuration during a write sequence, deassert \nWRITE  while holding CS Low. The abort operation is initi -\nated at the rising edge of  CCLK. The device will remain \nBUSY until the aborted operation is complete. After aborting configuration, data is assumed to be unaligned to word boundaries and the FPGA requires a new synchronization word prior to accepting any new packets.\nBoundary-Scan Configuration Mode\nIn the boundary-scan mode, no nondedicated pins are required, configuration being done entirely through the IEEE 1149.1 Test Access Port (TAP).\nConfiguration through the TAP uses the special CFG_IN \ninstruction. This instruction a llows data input on TDI to be \nconverted into data packets for the internal configuration bus.\nThe following steps are required to configure the FPGA through the boundary-scan port.\n1. Load the CFG_IN instruction into the boundary-scan \ninstruction register (IR)\n2. Enter the Shift-DR (SDR) state\n3. Shift a standard configuration bitstream into TDI\n4. Return to Run-Test-Idle (RTI)\n5. Load the JSTART instruction into IR\n6. Enter the SDR state\n7. Clock TCK (if selected) through the startup sequence \n(the length is programmable)\n8. Return to RTI\nConfiguration and readback via the TAP is always available. The boundary-scan mode simply locks out the other modes. The boundary-scan mode is selected by a <10x> on the mode pins (M0, M1, M2). Note that the \nPROGRAM  pin must \nbe pulled High prior to reconfiguration. A Low on the PRO -\nGRAM  pin resets the TAP controller and no boundary scan \noperations can be performed.  See Xilinx Application Note \nXAPP188  for more information on boundary-scan configu -\nration. \nReadback\nThe configuration data stored in the Spartan-IIE FPGA con -\nfiguration memory can be read back for verification. Along \nwith the configuration data it is possible to read back the \ncontents of all flip-flops/latches, LUT RAMs, and block RAMs. This capability is used  for real-time debugging.\nFor more detailed information see Xilinx Application Note \nXAPP176 , Configuration and Readback of the Spartan-II \nand Spartan-IIE FPGA Families.Figure 21:  Loading Configuration Data for the Slave \nParallel ModeYes\nNoFPGA\nDriving BUSY\nHigh?After INIT\nGoes High\nLoad One\nConfiguration\nByte on Next \nCCLK Rising Edge\nTo CRC Check\nDS001_19_032300NoEnd of\nConfiguration\nData File?\nYesUser Drives\nWRITE and CS\nLow\nUser Drives\nWRITE and CS\nHigh\nDS077-2 (v3.0) August 9, 2013 www.xilinx.com 29\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nRevision History\nDate Version Description\n11/15/2001 1.0 Initial Xilinx release.\n11/18/2002 2.0 Added XC2S400E and XC2S600E. Removed Preliminary designation. Clarified details of I/O \nstandards, boundary scan, and configuration.\n07/09/2003 2.1 Added hot swap description (see Hot Swap, Hot Insertion, Hot Socketing Support ). Added \nTable  9 containing JTAG IDCODE values. Cla rified configuration PROM support.\n06/18/2008 2.3 Added note that TDI, TMS, and TCK have a default pull-up resistor. Add note on maximum \ndaisy-chain limit. Updated Figure  19 since Mode pins can be pulled up to either 2.5V or 3.3V. \nUpdated all modules for continuous page, figure, and table numbering. Updated links. Synchronized all modules to v2.3.\n08/09/2013 3.0 This product is obsolete/discontinued per XCN12026 .\n30 www.xilinx.com DS077-2 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Functional DescriptionR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 31\nProduct Specification© 2001–2013 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included h erein are trademarks of Xilinx, Inc. All other \ntrademarks are the property of their respective owners.— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDefinition of Terms\nIn this document, some specifications may be designated as Advance or Preliminary. These designations are based on the \nmore detailed timing information used by the development system and reported in the output files. These terms are defined as follows:\nAdvance:  Initial estimates based on simulation  and/or extrapolation from other speed grades, devices, or families. Values \nare subject to change. Use as estimates, not for production.\nPreliminary:  Based on characterization. Further changes are not expected.\nExcept for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are \nderived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. All specifications \nare subject to change without notice.\nDC Specifications\nAbsolute Maximum Ratings  (1)  Spartan-IIE FPGA Family: \nDC  and Switching Characteristics\nDS077-3 (v3.0) August 9, 2013 0 Product Specification\nSymbol Description Min Max Units\nVCCINT Supply voltage relative to GND  –0.5 2.0 V\nVCCO Supply voltage relative to GND  –0.5 4.0 V\nVREF Input reference voltage –0.5 4.0 V\nVIN Input voltage relative to GND  (2,3)–0.5 4.0 V\nVTS Voltage applied to 3-state output(3)–0.5 4.0 V\nTSTG Storage temperature (ambient) –65 +150 °C\nTJ Junction temperature - +125 °C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to  the device. These are stress \nratings only, and functional operation of the device at these or  any other conditions beyond those listed under Operating Condi tions \nis not implied. Exposure to Absolute Maximum Ratings conditions  for extended periods of time may affect device reliability.\n2. VIN should not exceed VCCO by more than 3.6V over extended periods of time (e.g., longer than a day).\n3. Maximum DC overshoot must be limited to either VCCO + 0.5V or 10 mA, and undershoot must be limited to –0.5V or 10 mA, \nwhichever is easier to achieve. The Maximum AC conditions are as  follows: The device pins may undershoot to –2.0V or overshoot \nto VCCO + 2.0V, provided this over/undershoot lasts no more th an 11 ns with a forcing current no greater than 100 mA.\n4. For soldering guidelines, see the Packaging Information on the Xilinx® website.R\n32 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nRecommended Operat ing Conditions  \nDC Characteristics Over  Operating Conditions Symbol Description Min Max Units\nTJ Junction temperature  Commercial 0 85 °C\nIndustrial –40 100 °C\nVCCINT Supply voltage relative to GND  (1)Commercial 1.8 – 5% 1.8 + 5% V\nIndustrial 1.8 – 5% 1.8 + 5% V\nVCCO Supply voltage relative to GND  (2)Commercial 1.2 3.6 V\nIndustrial 1.2 3.6 V\nTIN Input signal transition time  (3)- 250 ns\nNotes: \n1. Functional operation is guaranteed down to a minimum VCCINT  of 1.62V (Nominal VCCINT  –10%). For every 50 mV reduction in \nVCCINT  below 1.71V (nominal VCCINT  –5%), all delay parameters increase by approximately 3%.\n2. Minimum and maximum values for VCCO vary according to the I/O standard selected.\n3. Input and output measuremen t threshold is ~50% of VCCO. See Delay Measurement Methodology, page  41 for specific details.\nSymbol Description Min Typ Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data may \nbe lost)1.5 - - V\nVDRIO Data retention VCCO voltage (below which configuration data may be \nlost)1.2 - - V\nICCINTQ Quiescent VCCINT  supply current  (1)XC2S50E  Commercial - 10 200 mA\nIndustrial - 10 200 mA\nXC2S100E  Commercial - 10 200 mA\nIndustrial - 10 200 mA\nXC2S150E Commercial - 10 300 mA\nIndustrial - 10 300 mA\nXC2S200E Commercial - 10 300 mA\nIndustrial - 10 300 mA\nXC2S300E  Commercial - 12 300 mA\nIndustrial - 12 300 mA\nXC2S400E Commercial - 15 300 mA\nIndustrial - 15 300 mA\nXC2S600E Commercial - 15 400 mA\nIndustrial - 15 400 mA\nICCOQ Quiescent VCCO supply current  (1)- - 2 mA\nIREF VREF current per VREF pin - - 20 μA\nIL Input or output leakage current per pin –10 - +10 μA\nCIN Input capacitance (sample tested) TQ, PQ, FG, FT packages - - 8 pF\nIRPU Pad pull-up (when selected) @ VIN = 0V, VCCO = 3.3V \n(sample  tested)  (2)- - 0.25 mA\nIRPD Pad pull-down (when selected) @ VIN = 3.6V (sample  tested)  (2)- - 0.25 mA\nNotes: \n1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.\n2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors \ndo not provide valid logic levels when input pins are connected to other circuits.\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 33\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nPower-On Requirements\nSpartan®-IIE FPGAs require that a minimum supply current \nICCPO  be provided to the VCCINT  lines for a successful \npower-on. If more current is available, the FPGA can con -\nsume more than ICCPO  min., though this cannot adversely \naffect reliability. A maximum limit for ICCPO  is not specified. Be careful when \nusing foldback/crowbar supplies and fuses. It is possible to control the magnitude of I\nCCPO  by limiting the supply current \navailable to the FPGA. A curren t limit below the trip level will \navoid inadvertently activating over-current protection cir -\ncuits.  \nDC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. \nValues for VOL and VOH are guaranteed output voltages \nover the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards \nare tested at minimum V\nCCO with the respective IOL and IOH\ncurrents shown. Other standards are sample tested.  Symbol Description Min(1)Typ Max Units\nI CCPO Total VCCINT  supply current \nrequired during power-onCommercial XC2S50E - XC2S300E After PCN(2)300 - - mA\nBefore PCN\n(2)500 - - mA\nXC2S400E - XC2S600E 500 - - mA\nIndustrial XC2S50E - XC2S300E After PCN(2)500 - - mA\nBefore \nPCN(2)2 - - A\nXC2S400E - XC2S600E 700 - - mA\nTCCPO VCCINT(3,4) ramp time After PCN(2)500 - - μs\nBefore PCN(2) 2 - 50 ms\nIHSPO AC current per pin during power-on in \nhot-swap applications when \nVIN > VCCO + 0.4V; duration  < 10nsAfter PCN(2) - ±60 - μA\nNotes: \n1. The ICCPO  requirement applies for a brief time (commonly only a few milliseconds) when VCCINT  ramps from 0 to 1.8V.\n2. Devices built after the Product Change Notice PCN 2002-05 (see  \nhttp://www.xilinx.com/support/document ation/customer_notices/pcn2002-05.pdf ) have improved power-on requirements. Devices \nafter the PCN have a ‘T’ preceding the date code as referenced in the PCN. Note that the XC2S150E, XC2S400E, and XC2S600E \nalways have this mark. Devices before the PCN have an ‘S’ pr eceding the date code. Note that devices before the PCN are \nmeasured with VCCINT  and VCCO powering up simultaneously.\n3. The ramp time is measured from GND to 1.8V on a fully loaded board.\n4. VCCINT  must not dip in the negative direction during power on.\n5. I/Os are not guaranteed to be disabled until VCCINT  is applied.\n6. For more information on designing to meet the power-on specifications, refer to the application note  XAPP450 "Power-On Current \nRequirements for the Spartan-II and Spartan-IIE Families" . \nInput/Output\nStandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nLVTTL(1)–0.5 0.8 2.0 3.6 0.4 2.4 24 –24\nLVCMOS2 –0.5 0.7 1.7 2.7 0.4 1.9 12 –12\nLVCMOS18 –0.5 35% VCCO 65% VCCO 1.95 0.4 VCCO – 0.4 8 –8\nPCI, 3.3V –0.5 30% VCCO 50% VCCO VCCO + 0.5 10% VCCO 90% VCCO Note (2) Note (2)\nGTL –0.5 VREF – 0.05 VREF + 0.05 3.6 0.4 - 40 -\nGTL+ –0.5 VREF – 0.1 VREF + 0.1 3.6 0.6 - 36 -\n34 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nLVDS DC Specifications\nLVPECL DC Specifications\nThese values are valid at the output of the source termina -\ntion pack shown un der LVPECL, with a 100 Ω differential \nload only. The VOH levels are 200  mV below standard LVPECL levels and are compatib le with devices tolerant of \nlower common-mode ranges. The following table summa -\nrizes the DC output specifications of LVPECL.HSTL I –0.5 VREF – 0.1 VREF + 0.1 3.6 0.4 VCCO – 0.4 8 –8\nHSTL III –0.5 VREF – 0.1 VREF + 0.1 3.6 0.4 VCCO – 0.4 24 –8\nHSTL IV –0.5 VREF – 0.1 VREF + 0.1 3.6 0.4 VCCO – 0.4 48 –8\nSSTL3 I –0.5 VREF – 0.2 VREF + 0.2 3.6 VREF – 0.6 VREF + 0.6 8 –8\nSSTL3 II –0.5 VREF – 0.2 VREF + 0.2 3.6 VREF – 0.8 VREF + 0.8 16 –16\nSSTL2 I –0.5 VREF – 0.2 VREF + 0.2 3.6 VREF – 0.61 VREF + 0.61 7.6 –7.6\nSSTL2 II –0.5 VREF – 0.2 VREF + 0.2 3.6 VREF – 0.8 VREF + 0.8 15.2 –15.2\nCTT –0.5 VREF – 0.2 VREF + 0.2 3.6 VREF – 0.4 VREF + 0.4 8 –8\nAGP –0.5 VREF – 0.2 VREF + 0.2 3.6 10% VCCO 90% VCCO Note (2) Note (2)\nNotes: \n1. VOL and VOH for lower drive currents are sample tested.\n2. Tested according to the relevant specifications.\nSymbol Description Conditions Min Typ Max Units\nVCCO Supply voltage 2.375 2.5 2.625 V\nVOH Output High voltage for Q and Q RT = 100 Ω across Q and Q signals 1.25 1.425 1.6 V\nVOL Output Low voltage for Q and Q RT = 100 Ω across Q and Q signals 0.9 1.075 1.25 V\nVODIFF Differential output voltage (Q – Q), \nQ = High or ( Q – Q), Q = HighRT = 100 Ω across Q and Q signals 250 350 450 mV\nVOCM Output common-mode voltage RT = 100 Ω across Q and Q signals 1.125 1.25 1.375 V\nVIDIFF Differential input voltage (Q – Q), \nQ = High or ( Q – Q), Q = HighCommon-mode input voltage = 1.25 V 100 350 - mV\nVICM Input common-mode voltage Differential input voltage = ±350 mV 0.2 1.25 2.2 VInput/Output\nStandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nDC Parameter Min Max Min Max Min Max Units\nVCCO 3.0 3.3 3.6 V\nVOH 1.8 2.11 1.92 2.28 2.13 2.41 V\nVOL 0.96 1.27 1.06 1.43 1.30 1.57 V\nVIH 1.49 2.72 1.49 2.72 1.49 2.72 V\n VIL 0.86 2.125 0.86 2.125 0.86 2.125 V\nDifferential input voltage 0.3 - 0.3 - 0.3 - V\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 35\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nSwitching Characteristics\nInternal timing parameters are derived from measuring \ninternal test patterns. Listed below are representative val -\nues. For more specific, more precise, and worst-case guar -\nanteed data, use the values reported by the static timing analyzer (TRACE in the X ilinx Development System) and back-annotated to the simulation netlist. All timing parame\n-\nters assume worst-case operating conditions (supply volt -\nage and junction temperature). Values apply to all \nSpartan-IIE devices unless otherwise noted.\nGlobal Clock Input to Ou tput Delay for LVTTL, with DLL (Pin-to-Pin)(1)  \nGlobal Clock Input to Ou tput Delay for LVTTL, without  DLL   (Pin-to-Pin)(1)Symbol DescriptionSpeed Grade\nUnitsAll -7 -6\nMin Max Max\nTICKOFDLL LVTTL global clock input to output delay using \noutput flip-flop for LVTTL, 12  mA, fast slew rate, \nwith DLL. 1.0 3.1 3.1 ns\nNotes: \n1. Listed above are representative values where one global clock i nput drives one vertical clock line in each accessible column,  and \nwhere all accessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Output timing is measured at 1.4V with 35  pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min val ues. \nFor other I/O standards and different loads, see the tables Constants for Calculating TIOOP and Delay Measurement Methodology, \npage  41.\n3. DLL output jitter is already included in the timing calculation.\n4. For data output  with different standards, adjust  delays with the values shown in IOB Output Delay Adjustments for Different \nStandards(1), page  40. For a global clock input with standards other than LVTTL, adjust delays with values from the I/O Standard \nGlobal Clock Input Adjustments, page  42.\nSymbol Description DeviceSpeed Grade\nUnitsAll -7 -6\nMin Max Max\nTICKOF LVTTL global clock input to output \ndelay using output flip-flop for LVTTL, 12\n mA, fast slew rate, \nwithout  DLL. XC2S50E 1.5 4.4 4.6 ns\nXC2S100E 1.5 4.4 4.6 ns\nXC2S150E 1.5 4.5 4.7 ns\nXC2S200E 1.5 4.5 4.7 ns\nXC2S300E 1.5 4.5 4.7 ns\nXC2S400E 1.5 4.6 4.8 ns\nXC2S600E 1.6 4.7 4.9 ns\nNotes: \n1. Listed above are representative values where one global clock i nput drives one vertical clock line in each accessible column,  and \nwhere all accessible IOB and CLB flip-flops are clocked by the global clock net.\n2. Output timing is measured at 1.4V with 35 pF external capaciti ve load for LVTTL. The 35 pF load does not apply to the Min val ues. \nFor other I/O standards and different loads, see the tables Constants for Calculating TIOOP and Delay Measurement Methodology, \npage  41.\n3. For data output  with different standards, adjust  delays with the values shown in IOB Output Delay Adjustments for Different \nStandards(1), page  40. For a global clock input with standards other than LVTTL, adjust delays with values from the I/O Standard \nGlobal Clock Input Adjustments, page  42.\n36 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nGlobal Clock Setup and Ho ld for LVTTL Standard,  with  DLL (Pin-to-Pin)  \nGlobal Clock Setup and Ho ld for LVTTL Standard, without  DLL (Pin-to-Pin)  Symbol DescriptionSpeed Grade\nUnits-7 -6\nMin Min\nTPSDLL / TPHDLL Input setup and hold time relative to global clock input signal \nfor LVTTL standard, no delay, IFF ,(1) with DLL1.6 / 0 1.7 / 0 ns\nNotes: \n1. IFF = Input Flip-Flop or Latch\n2. Setup time is measured relative to the Global Clock input si gnal with the fastest route and t he lightest load. Hold time is m easured \nrelative to the Global Clock input signal with the slowest route and heaviest load.\n3. DLL output jitter is already included in the timing calculation.\n4. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Delay Adjustments for Different \nStandards, page  38. For a global clock input with standards other than LVTTL, adjust delays with values from the I/O Standard \nGlobal Clock Input Adjustments, page  42.\n5. A zero hold time listing indicates no hold time or a negative hold time.\nSymbol Description DeviceSpeed Grade\nUnits-7 -6\nMin Min\nTPSFD / TPHFD Input setup and hold time relative \nto global clock input signal for LVTTL standard, with delay, IFF ,\n(1) \nwithout  DLLXC2S50E 1.8 / 0 1.8 / 0 ns\nXC2S100E 1.8 / 0 1.8 / 0 ns\nXC2S150E 1.9 / 0 1.9 / 0 ns\nXC2S200E 1.9 / 0 1.9 / 0 ns\nXC2S300E 2.0 / 0 2.0 / 0 ns\nXC2S400E 2.0 / 0 2.0 / 0 ns\nXC2S600E 2.1 / 0 2.1 / 0 ns\nNotes: \n1. IFF = Input Flip-Flop or Latch\n2. Setup time is measured relative to the Global Clock input si gnal with the fastest route and t he lightest load. Hold time is m easured \nrelative to the Global Clock input signal with the slowest route and heaviest load.\n3. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Delay Adjustments for Different \nStandards, page  38. For a global clock input with standards other than LVTTL, adjust delays with values from the I/O Standard \nGlobal Clock Input Adjustments, page  42.\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 37\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIOB Input Switching Characteristics  (1)\nInput delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values \nshown in IOB Input Delay Adjustments for Different Standards, page  38.\nSymbol Description DeviceSpeed Grade\nUnits-7 -6\nMin Max Min Max\nPropagation Delays\nTIOPI Pad to I output, no delay All 0.4 0.8 0.4 0.8 ns\nTIOPID Pad to I output, with delay All 0.5 1.0 0.5 1.0 ns\nTIOPLI Pad to output IQ via transparent latch, no delay All 0.7 1.5 0.7 1.6 ns\nTIOPLID Pad to output IQ via transparent latch, with delay XC2S50E 1.3 3.0 1.3 3.1 ns\nXC2S100E 1.3 3.0 1.3 3.1 ns\nXC2S150E 1.3 3.2 1.3 3.3 ns\nXC2S200E 1.3 3.2 1.3 3.3 ns\nXC2S300E 1.3 3.2 1.3 3.3 ns\nXC2S400E 1.4 3.2 1.4 3.4 ns\nXC2S600E 1.5 3.5 1.5 3.7 ns\nSequential Delays\nTIOCKIQ Clock CLK to output IQ All 0.1 0.7 0.1 0.7 ns\nSetup/Hold Times with Respect to Clock CLK  \nTIOPICK  / TIOICKP Pad, no delay All 1.4 / 0 - 1.5 / 0 - ns\nTIOPICKD  / TIOICKPD Pad, with delay  XC2S50E 2.9 / 0 - 2.9 / 0 - ns\nXC2S100E 2.9 / 0 - 2.9 / 0 - ns\nXC2S150E 3.1 / 0 - 3.1 / 0 - ns\nXC2S200E 3.1 / 0 - 3.1 / 0 - ns\nXC2S300E 3.1 / 0 - 3.1 / 0 - ns\nXC2S400E 3.2 / 0 - 3.2 / 0 - ns\nXC2S600E 3.5 / 0 - 3.5 / 0 - ns\nTIOICECK  / TIOCKICE ICE input All 0.7 / 0.01 - 0.7 / 0.01 - ns\nSet/Reset Delays\nTIOSRCKI SR input (IFF , synchronous) All 0.9 - 1.0 - ns\nTIOSRIQ SR input to IQ (asynchronous) All 0.5 1.2 0.5 1.4 ns\nTGSRQ GSR to output IQ All 3.8 8.5 3.8 9.7 ns\nNotes: \n1. Input timing for LVTTL is measured at 1. 4V. For other I/O standards, see the table Delay Measurement Methodology, page  41.\n38 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIOB Input Delay Adjustment s for Different Standards\nInput delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A \ndelay adjusted in this way co nstitutes a worst-case limit.  \nSymbol Description StandardSpeed Grade\nUnits -7 -6\nData Input Delay Adjustments\nTILVTTL Standard-specific data input delay \nadjustments LVTTL 0 0 ns\nTILVCMOS2 LVCMOS2 0 0 ns\nTILVCMOS18 LVCMOS18 0.20 0.20 ns\nTILVDS LVDS 0.15 0.15 ns\nTILVPECL LVPECL 0.15 0.15 ns\nTIPCI33_3 PCI, 33 MHz, 3.3V 0.08 0.08 ns\nTIPCI66_3 PCI, 66 MHz, 3.3V –0.11 –0.11 ns\nTIGTL GTL 0.14 0.14 ns\nTIGTLP GTL+ 0.14 0.14 ns\nTIHSTL HSTL 0.04 0.04 ns\nTISSTL2 SSTL2 0.04 0.04 ns\nTISSTL3 SSTL3 0.04 0.04 ns\nTICTT CTT 0.10 0.10 ns\nTIAGP AGP 0.04 0.04 ns\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 39\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIOB Output Switchin g Characteristics\nOutput delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust \nthe delays with the values shown in IOB Output Delay Adjustments for Different Standards(1), page  40.\n Symbol DescriptionSpeed Grade\nUnits-7 -6\nMin Max Min Max\nPropagation Delays\nTIOOP O input to pad 1.0 2.7 1.0 2.9 ns\nTIOOLP O input to pad via transparent latch 1.2 3.1 1.2 3.4 ns\n3-state Delays\nTIOTHZ T input to pad high impedance  (1)0.7 1.7 0.7 1.9 ns\nTIOTON T input to valid data on pad 1.1 2.9 1.1 3.1 ns\nTIOTLPHZ T input to pad high impedance via transparent latch  (1)0.8 2.0 0.8 2.2 ns\nTIOTLPON T input to valid data on pad via transparent latch 1.2 3.2 1.2 3.4 ns\nTGTS GTS to pad high impedance  (1)1.9 4.6 1.9 4.9 ns\nSequential Delays\nTIOCKP Clock CLK to pad 0.9 2.8 0.9 2.9 ns\nTIOCKHZ Clock CLK to pad high impedance (synchronous)(1)0.7 2.0 0.7 2.2 ns\nTIOCKON Clock CLK to valid data on pad (synchronous) 1.1 3.2 1.1 3.4 ns\nSetup/Hold Times with Respect to Clock CLK\nTIOOCK  / TIOCKO O input 1.0 / 0 - 1.1 / 0 - ns\nTIOOCECK / TIOCKOCE OCE input 0.7 / 0 - 0.7 / 0 - ns\nTIOSRCKO / TIOCKOSR SR input (OFF) 0.9 / 0 - 1.0 / 0 - ns\nTIOTCK / TIOCKT 3-state setup times, T input 0.6 / 0 - 0.7 / 0 - ns\nTIOTCECK / TIOCKTCE 3-state setup times, TCE input 0.6 / 0 - 0.8 / 0 - ns\nTIOSRCKT / TIOCKTSR 3-state setup times, SR input (TFF) 0.9 / 0 - 1.0 / 0 - ns\nSet/Reset Delays\nTIOSRP SR input to pad (asynchronous) 1.2 3.3 1.2 3.5 ns\nTIOSRHZ SR input to pad high impedance (asynchronous)(1)1.0 2.4 1.0 2.7 ns\nTIOSRON SR input to valid data on pad (asynchronous) 1.4 3.7 1.4 3.9 ns\nTIOGSRQ GSR to pad 3.8 8.5 3.8 9.7 ns\nNotes:  \n1. Three-state turn-off delays should not be adjusted.\n40 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIOB Output Delay Adjustm ents for Different Standards(1)\nOutput delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust \nthe delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.  \nSymbol Description StandardSpeed Grade\nUnits -7 -6\nOutput Delay Adjustments (Adj)\nTOLVTTL_S2 Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, C\nSL)LVTTL, Slow, 2 mA 14.7 14.7 ns\nTOLVTTL_S4 4 mA 7.5 7.5 ns\nTOLVTTL_S6 6 mA 4.8 4.8 ns\nTOLVTTL_S8 8 mA 3.0 3.0 ns\nTOLVTTL_S12 12 mA 1.9 1.9 ns\nTOLVTTL_S16 16 mA 1.7 1.7 ns\nTOLVTTL_S24 24 mA 1.3 1.3 ns\nTOLVTTL_F2 LVTTL, Fast, 2 mA 13.1 13.1 ns\nTOLVTTL_F4 4 mA 5.3 5.3 ns\nTOLVTTL_F6 6 mA 3.1 3.1 ns\nTOLVTTL_F8 8 mA 1.0 1.0 ns\nTOLVTTL_F12 12 mA 0 0 ns\nTOLVTTL_F16 16 mA –0.05 –0.05 ns\nTOLVTTL_F24 24 mA –0.20 –0.20 ns\nTOLVCMOS2 LVCMOS2 0.09 0.09 ns\nTOLVCMOS18 LVCMOS18 0.7 0.7 ns\nTOLVDS LVDS –1.2 –1.2 ns\nTOLVPECL LVPECL –0.41 –0.41 ns\nTOPCI33_3 PCI, 33 MHz, 3.3V 2.3 2.3 ns\nTOPCI66_3 PCI, 66 MHz, 3.3V –0.41 –0.41 ns\nTOGTL GTL 0.49 0.49 ns\nTOGTLP GTL+ 0.8 0.8 ns\nTOHSTL_I HSTL I –0.51 –0.51 ns\nTOHSTL_III HSTL III –0.91 –0.91 ns\nTOHSTL_IV HSTL IV –1.01 –1.01 ns\nTOSSTL2_I SSTL2 I –0.51 –0.51 ns\nTOSSLT2_II SSTL2 II –0.91 –0.91 ns\nTOSSTL3_I SSTL3 I –0.51 –0.51 ns\nTOSSTL3_II SSTL3 II –1.01 –1.01 ns\nTOCTT CTT –0.61 –0.61 ns\nTOAGP AGP –0.91 –0.91 ns\nNotes: \n1. Output timing is measured at 1.4V with 35 pF external capaci tive load for LVTTL. For other I/O standards and different loads,  see the \ntables Constants for Calculating TIOOP and Delay Measurement Methodology, page  41.\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 41\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nCalculation of TIOOP as a Function of \nCapacitance\nTIOOP is the propagation delay from the O Input of the IOB \nto the pad. The values for TIOOP are based on the standard \ncapacitive load (CSL) for each I/O standard as listed in the \ntable Constants for Calculating TIOOP, below.\nFor other capacitive loads, use the formulas below to calcu -\nlate an adjusted propagation delay, TIOOP1 .\nTIOOP1  = TIOOP + Adj + (CLOAD  – CSL) * FL\nWhere:\nAdj is selected from IOB Output Delay Adjustments \nfor Different Standards(1) , page  40, according \nto the I/O standard used\nCLOAD is the capacitive load for the design\nFL is the capacitance scaling factor  \nDelay Measurement Methodology\nStandard VL(1)VH  (1)Meas. \nPointVREF \nTyp (2)\nLVTTL 0 3 1.4 -\nLVCMOS2 0 2.5 1.125 -\nPCI33_3 Per PCI Spec -\nPCI66_3 Per PCI Spec -\nGTL VREF – 0.2 VREF + 0.2 VREF 0.80\nGTL+ VREF – 0.2 VREF + 0.2 VREF 1.0\nHSTL Class I VREF – 0.5 VREF + 0.5 VREF 0.75\nHSTL Class III VREF – 0.5 VREF + 0.5 VREF 0.90\nHSTL Class IV VREF – 0.5 VREF + 0.5 VREF 0.90\nSSTL3 I and II VREF – 1.0 VREF + 1.0 VREF 1.5\nSSTL2 I and II VREF – 0.75 VREF + 0.75 VREF 1.25\nCTT VREF – 0.2 VREF + 0.2 VREF 1.5\nAGP VREF – \n(0.2xVCCO)VREF + \n(0.2xVCCO)VREF Per AGP \nSpec\nLVDS 1.2 – 0.125 1.2 + 0.125 1.2\nLVPECL 1.6 – 0.3 1.6 + 0.3 1.6\nNotes: \n1. Input waveform switches between VL and VH.\n2. Measurements are made at VREF Typ, Maximum, and \nMinimum. Worst-case values are reported. \n3. I/O parameter measurements ar e made with the capacitance \nvalues shown in the following table, Constants for Calculating \nTIOOP. Refer to Application Note XAPP179  for appropriate \nterminations.\n4. I/O standard measurements are reflected in the IBIS model \ninformation except where the IBIS format precludes it.Constants for Calculating TIOOP \nStandardCSL(1) \n(pF)FL \n(ns/pF)\nLVTTL Fast Slew Rate, 2 mA drive 35 0.41\nLVTTL Fast Slew Rate, 4 mA drive 35 0.20\nLVTTL Fast Slew Rate, 6 mA drive 35 0.13\nLVTTL Fast Slew Rate, 8 mA drive 35 0.079\nLVTTL Fast Slew Rate, 12 mA drive 35 0.044\nLVTTL Fast Slew Rate, 16 mA drive 35 0.043\nLVTTL Fast Slew Rate, 24 mA drive 35 0.033\nLVTTL Slow Slew Rate, 2 mA drive 35 0.41\nLVTTL Slow Slew Rate, 4 mA drive 35 0.20\nLVTTL Slow Slew Rate, 6 mA drive 35 0.100\nLVTTL Slow Slew Rate, 8 mA drive 35 0.086\nLVTTL Slow Slew Rate, 12 mA drive 35 0.058\nLVTTL Slow Slew Rate, 16 mA drive 35 0.050\nLVTTL Slow Slew Rate, 24 mA drive 35 0.048\nLVCMOS2 35 0.041\nLVCMOS18 35 0.050\nPCI 33 MHz 3.3V 10 0.050\nPCI 66 MHz 3.3V 10 0.033\nGTL 0 0.014\nGTL+ 0 0.017\nHSTL Class I 20 0.022\nHSTL Class III 20 0.016\nHSTL Class IV 20 0.014\nSSTL2 Class I 30 0.028\nSSTL2 Class II 30 0.016\nSSTL3 Class I 30 0.029\nSSTL3 Class II 30 0.016\nCTT 20 0.035\nAGP 10 0.037\nNotes: \n1. I/O parameter measurements are made with the capacitance \nvalues shown above. Refer to Application Note XAPP179  for \nappropriate terminations.\n2. I/O standard measurements are reflected in the IBIS model \ninformation except where the IBIS format precludes it.\n42 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nClock Distribution Swit ching Characteristics\nTGPIO is specified for LVTTL levels. For other standards, adjust TGPIO with the values shown in I/O Standard Global Clock \nInput Adjustments . \nI/O Standard Global Cloc k Input Adjustments\nDelays associated with a global clock input pad are specified for LVTTL levels. For other standards, adjust the delays by the \nvalues shown. A delay adjusted in th is way constitutes a worst-case limit.   Symbol DescriptionSpeed Grade\nUnits-7 -6\nMax Max\nGCLK IOB and Buffer\nTGPIO Global clock pad to output 0.7 0.7 ns\nTGIO Global clock buffer I input to O output 0.45 0.5 ns\nSymbol Description StandardSpeed Grade\nUnits -7 -6\nData Input Delay Adjustments\nTGPLVTTL Standard-specific global clock \ninput delay adjustmentsLVTTL 0 0 ns\nTGPLVCMOS2 LVCMOS2 0 0 ns\nTGPLVCMOS18 LVCMOS18 0.2 0.2 ns\nTGPLVCDS LVDS 0.38 0.38 ns\nTGPLVPECL LVCPECL 0.38 0.38 ns\nTGPPCI33_3 PCI, 33 MHz, 3.3V 0.08 0.08 ns\nTGPPCI66_3 PCI, 66 MHz, 3.3V –0.11 –0.11 ns\nTGPGTL GTL 0.37 0.37 ns\nTGPGTLP GTL+ 0.37 0.37 ns\nTGPHSTL HSTL 0.27 0.27 ns\nTGPSSTL2 SSTL2 0.27 0.27 ns\nTGPSSTL3 SSTL3 0.27 0.27 ns\nTGPCTT CTT 0.33 0.33 ns\nTGPAGP AGP 0.27 0.27 ns\nNotes: \n1. Input timing for GPLVTTL is measured at 1.4V. For other I/O standards, see the table Delay Measurement Methodology, page  41.\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 43\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDLL Timing Parameters\nBecause of the difficulty in directly measuring many internal \ntiming parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating con\n-\nditions.  \nDLL Clock Tolerance, Jitt er, and Phase Information  \nAll DLL output jitter and phase specifications were deter -\nmined through statistical measurement at the package pins \nusing a clock mirror configuration and matched drivers. Figure  22, page  44, provides definitions for various parame -\nters in the table below.  Symbol Description FCLKINSpeed Grade\nUnits-7 -6\nMin Max Min Max\nFCLKINHF Input clock frequency (CLKDLLHF) - 60 320 60 275 MHz\nFCLKINLF Input clock frequency (CLKDLL) - 25 160 25 135 MHz\nTDLLPW Input clock pulse width ≥25 MHz 5.0 - 5.0 - ns\n≥50 MHz 3.0 - 3.0 - ns\n≥100 MHz 2.4 - 2.4 - ns\n≥150 MHz 2.0 - 2.0 - ns\n≥200 MHz 1.8 - 1.8 - ns\n≥250 MHz 1.5 - 1.5 - ns\n≥300 MHz 1.3 - NA -\nSymbol Description FCLKINCLKDLLHF CLKDLL\nUnits Min Max Min Max\nTIPTOL Input clock period tolerance - 1.0 - 1.0 ns\nTIJITCC Input clock jitter tolerance (cycle-to-cycle) - ±150 - ± 300 ps\nTLOCK Time required for DLL to acquire lock(1)> 60 MHz - 20 - 20 μs\n50-60 MHz - - - 25 μs\n40-50 MHz - - - 50 μs\n30-40 MHz - - - 90 μs\n25-30 MHz - - - 120 μs\nTOJITCC Output jitter (cycle-to-cycle) for any DLL clock output  (2)- ± 60 - ± 60 ps\nTPHIO Phase offset between CLKIN and CLKO  (3)- ±100 - ±100 ps\nTPHOO Phase offset between clock outputs on the DLL(4)- ±140 - ±140 ps\nTPHIOM Phase difference between CLKIN and CLKO  (5)- ±160 - ±160 ps\nTPHOOM Phase difference between clock outputs on the DLL(6)- ± 200 - ± 200 ps\nNotes: \n1. Commercial operating conditions. Add 30% for Industrial operating conditions.\n2.Output Jitter  is cycle-to-cycle jitter measur ed on the DLL output clock, excluding  input clock jitter.\n3.Phase Offset between CLKIN and CLKO  is the worst-case fixed time difference between rising edges of CLKIN and CLKO, \nexcluding  output jitter and input clock jitter.\n4.Phase Offset between Cloc k Outputs on the DLL  is the worst-case fixed time difference between rising edges of any two DLL \noutputs, excluding  output jitter and input clock jitter.\n5.Maximum Phase Difference between CLKIN and CLKO  is the sum of output jitter and phase offset between CLKIN and CLKO, or \nthe greatest difference between CLKIN and CLKO rising edges due to DLL alone ( excluding  input clock jitter).\n6.Maximum Phase Difference betw een Clock Outputs on the DLL is the sum of output jitter an d phase offset between any DLL \nclock outputs, or the greatest difference between any two DLL output rising edges due to DLL alone ( excluding  input clock jitter).\n44 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nFigure 22:  Period Tolerance and Clock JitterPeriod Tolerance:  the allowed input clock period change in nanoseconds.\nOutput Jitter: the difference between an ideal\nreference clock edge and the actual design.TCLKIN+ TIPTOL_\nDS001_52_090800Actual Period+ Jitter\n+/- Jitter\n+ Maximum\n   Phase DifferencePhase Offset and Maximum Phase Difference\n+ Phase OffsetIdeal Period1\nFCLKIN T              = CLKIN\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 45\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nCLB Switching Characteristics\nDelays originating at F/G inputs vary s lightly according to the input used. The values listed below are worst-case. Precise \nvalues are provided by the timing analyzer.   \n Symbol DescriptionSpeed Grade\nUnits-7 -6\nMin Max Min Max\nCombinatorial Delays\nTILO 4-input function: F/G inputs to X/Y outputs 0.18 0.42 0.18 0.47 ns\nTIF5 5-input function: F/G inputs to F5 output 0.3 0.8 0.3 0.9 ns\nTIF5X 5-input function: F/G inputs to X output 0.3 0.8 0.3 0.9 ns\nTIF6Y 6-input function: F/G inputs to Y output via F6 MUX 0.3 0.9 0.3 1.0 ns\nTF5INY 6-input function: F5IN input to Y output 0.04 0.2 0.04 0.22 ns\nTIFNCTL Incremental delay routing through transparent latch to XQ/YQ outputs - 0.7 - 0.8 ns\nTBYYB BY input to YB output 0.18 0.46 0.18 0.51 ns\nSequential Delays\nTCKO FF clock CLK to XQ/YQ outputs 0.3 0.9 0.3 1.0 ns\nTCKLO Latch clock CLK to XQ/YQ outputs 0.3 0.9 0.3 1.0 ns\nSetup/Hold Times with Respect to Clock CLK  \nTICK / TCKI 4-input function: F/G inputs 1.0 / 0 - 1.1 / 0 - ns\nTIF5CK  / TCKIF5 5-input function: F/G inputs 1.4 / 0 - 1.5 / 0 - ns\nTF5INCK  / TCKF5IN 6-input function: F5IN input 0.8 / 0 - 0.8 / 0 - ns\nTIF6CK  / TCKIF6 6-input function: F/G inputs via F6 MUX 1.5 / 0 - 1.6 / 0 - ns\nTDICK / TCKDI BX/BY inputs 0.7 / 0 - 0.8 / 0 - ns\nTCECK  / TCKCE CE input 0.7 / 0 - 0.7 / 0 - ns\nTRCK / TCKR SR/BY inputs (synchronous) 0.52 / 0 - 0.6 / 0 - ns\nClock CLK\nTCH Pulse width, High 1.3 - 1.4 - ns\nTCL Pulse width, Low 1.3 - 1.4 - ns\nSet/Reset\nTRPW Pulse width, SR/BY inputs 2.1 - 2.4 - ns\nTRQ Delay from SR/BY inputs to XQ/YQ outputs (asynchronous) 0.3 0.9 0.3 1.0 ns\nFTOG Toggle frequency (for export control) - 400 - 357 MHz\n46 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nCLB Arithmetic Switch ing Characteristics\nSetup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment \nlisted. Precise values are provided by the timing analyzer.   \n Symbol DescriptionSpeed Grade\nUnits-7 -6\nMin Max Min Max\nCombinatorial Delays\nTOPX F operand inputs to X via XOR - 0.8 - 0.8 ns\nTOPXB F operand input to XB output - 0.8 - 0.9 ns\nTOPY F operand input to Y via XOR - 1.4 - 1.5 ns\nTOPYB F operand input to YB output - 1.1 - 1.3 ns\nTOPCYF F operand input to COUT output - 0.9 - 1.0 ns\nTOPGY G operand inputs to Y via XOR - 0.8 - 0.9 ns\nTOPGYB G operand input to YB output - 1.2 - 1.3 ns\nTOPCYG G operand input to COUT output - 0.9 - 1.0 ns\nTBXCY BX initialization input to COUT - 0.51 - 0.6 ns\nTCINX CIN input to X output via XOR - 0.6 - 0.7 ns\nTCINXB CIN input to XB - 0.07 - 0.1 ns\nTCINY CIN input to Y via XOR - 0.7 - 0.7 ns\nTCINYB CIN input to YB - 0.4 - 0.5 ns\nTBYP CIN input to COUT output - 0.14 - 0.15 ns\nMultiplier Operation\nTFANDXB F1/2 operand inputs to XB output via AND - 0.35 - 0.4 ns\nTFANDYB F1/2 operand inputs to YB output via AND - 0.7 - 0.8 ns\nTFANDCY F1/2 operand inputs to COUT output via AND - 0.5 - 0.6 ns\nTGANDYB G1/2 operand inputs to YB output via AND - 0.6 - 0.7 ns\nTGANDCY G1/2 operand inputs to COUT output via AND - 0.3 - 0.4 ns\nSetup/Hold Times with Respect to Clock CLK  \nTCCKX  / TCKCX CIN input to FFX 1.2 / 0 - 1.3 / 0 - ns\nTCCKY  / TCKCY CIN input to FFY 1.2 / 0 - 1.3 / 0 - ns\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 47\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nCLB Distributed RAM Sw itching Characteristics   \nCLB Shift Register Swit ching Characteristics   \nBlock RAM Switching Characteristics   Symbol  Description Speed Grade\nUnits-7 -6\nMin Max Min Max\nSequential Delays \nTSHCKO16 Clock CLK to X/Y outputs (WE active, 16 x 1 mode) 0.6 1.5 0.6 1.7 ns\nTSHCKO32 Clock CLK to X/Y outputs (WE active, 32 x 1 mode) 0.8 1.9 0.8 2.1 ns\nSetup/Hold Times with Respect to Clock CLK  \nTAS / TAH F/G address inputs 0.42 / 0 - 0.5 / 0 - ns\nTDS / TDH BX/BY data inputs (DIN) 0.53 / 0 - 0.6 / 0 - ns\nTWS / TWH CE input (WS) 0.7 / 0 - 0.8 / 0 - ns\nClock CLK\nTWPH Pulse width, High 2.1 - 2.4 - ns\nTWPL Pulse width, Low 2.1 - 2.4 - ns\nTWC Clock period to meet address write cycle time 4.2 - 4.8 - ns\nSymbol  Description Speed Grade\nUnits-7 -6\nMin Max Min Max\nSequential Delays \nTREG Clock CLK to X/Y outputs 1.2 2.9 1.2 3.2 ns\nSetup/Hold Times with Respect to Clock CLK\nTSHDICK BX/BY data inputs (DIN) 0.53 / 0 - 0.6 / 0 - ns\nTSHCECK CE input (WS) 0.7 / 0 - 0.8 / 0 - ns\nClock CLK\nTSRPH Pulse width, High 2.1 - 2.4 - ns\nTSRPL Pulse width, Low 2.1 - 2.4 - ns\nSymbol  Description Speed Grade\nUnits-7 -6\nMin Max Min Max\nSequential Delays\nTBCKO Clock CLK to DOUT output 0.6 3.1 0.6 3.5 ns\nSetup/Hold Times with Respect to Clock CLK  \nTBACK / TBCKA ADDR inputs 1.0 / 0 - 1.1 / 0 - ns\nTBDCK / TBCKD DIN inputs 1.0 / 0 - 1.1 / 0 - ns\nTBECK / TBCKE EN inputs 2.2 / 0 - 2.5 / 0 - ns\nTBRCK / TBCKR RST input 2.1 / 0 - 2.3 / 0 - ns\nTBWCK / TBCKW WEN input 2.0 / 0 - 2.2 / 0 - ns\nClock CLK\nTBPWH Pulse width, High 1.4 - 1.5 - ns\nTBPWL Pulse width, Low 1.4 - 1.5 - ns\nTBCCS CLKA -> CLKB setup time for different ports 2.7 - 3.0 - ns\n48 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nTBUF Switching Characteristics   \nJTAG Test Access Port Sw itching Characteristics   \nConfiguration Switch ing Characteristics          Symbol DescriptionSpeed Grade\nUnits-7 -6\nMax Max\nTIO IN input to OUT output 0 0 ns\nTOFF TRI input to OUT output high impedance 0.1 0.11 ns\nTON TRI input to valid data on OUT output 0.1 0.11 ns\n Symbol DescriptionSpeed Grade\nUnits-7 -6\nMin Max Min Max\nSetup/Hold Times wit h Respect to TCK\nTTAPTCK / TTCKTAP TMS and TDI setup times and hold times 4.0 / 2.0 - 4.0 / 2.0 - ns\nSequential Delays\nTTCKTDO Output delay from clock TCK to output TDO - 11.0 - 11.0 ns\nFTCK  TCK clock frequency - 33 - 33 MHz\nNotes: \n1. Before configuration can begin, VCCINT  and VCCO Bank 2 must reach the recommended operating voltage.\nFigure 23:  Configuration Timing on Power-UpDS001_12_102301TPOR\nTPL\nTICCK\nValidCCLK Output or Input\nM0, M1, M2\n(Required)PROGRAM\nINITVCC(1)\n. \nSymbol DescriptionAll Devices\nUnits Min Max\nTPOR Power-on reset - 2 ms\nTPL Program latency - 100 μs\nTICCK CCLK output delay (Master serial \nmode only)0.5 4 μs\nTPROGRAM Program pulse width 300 - ns\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 49\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nFigure 24:  Slave Serial Mode Timing\nFigure 25:  Master Serial Mode TimingTCCH\nTCCOTCCL TCCD TDCCDIN\nCCLK\nDOUT\n(Output)\nDS001_16_032300\n.\nSymbol DescriptionAll Devices\nUnits Min Max\nTDCC / \nTCCD\nCCLKDIN setup/hold 5 / 0 - ns\nTCCO DOUT - 12 ns\nTCCH High time 5 - ns\nTCCL Low time 5 - ns\nFCC Maximum frequency - 66 MHz\nSerial Data InCCLK\n(Output)\nSerial DOUT\n(Output)TDSCK\nTCCOTCKDS\nDS001_17_110101\n.\nSymbol DescriptionAll Devices Units\nMin Max\nTDSCK / \nTCKDS\nCCLKDIN setup/hold 5 / 0 - ns\nTCCO DOUT - 12 ns\nFCC Frequency tolerance with respect to \nnominal–30%  +45% -\n50 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nFigure 26:  Slave Parallel (SelectMAP) Mode Write Timing\nFigure 27:  Slave Parallel (SelectMAP) Mode Write Abort WaveformsDS001_20_061200CCLK\nNo Write Write No Write WriteDATA[7:0]CS\nWRITE\nTSMDCC TSMCCD\nTSMCKBYTSMCCCS\nTSMWCC TSMCCWTSMCSCC\nBUSY\nSymbol DescriptionAll Devices\nUnits Min Max\nTSMDCC / \nTSMCCD\nCCLKD0-D7 setup/hold 5 / 1 - ns\nTSMCSCC  / \nTSMCCCSCS setup/hold 7 / 1 - ns\nTSMCCW / \nTSMWCCWRITE  setup/hold 7 / 1 - ns\nTSMCKBY BUSY propagation delay - 12 ns\nFCC Frequency - 66 MHz\nFCCNH Frequency with no handshake - 50 MHz\nDS001_21_032300CCLK\nCS\nWRITE\nAbortDATA[7:0]\nBUSY\nDS077-3 (v3.0) August 9, 2013 www.xilinx.com 51\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nRevision History\nDate Version Description\n11/15/2001 1.0 Initial Xilinx release.\n06/28/2002 1.1 Added -7 speed grade and extended DLL specs to Industrial.\n11/18/2002 2.0 Added XC2S400E and XC2S600E. Added mini mum specifications. Added reference to \nXAPP450 for Power-On Requirements. Removed Preliminary designation.\n07/09/2003 2.1 Added ICCINTQ  typical values. Reduced I CCPO  power-on current requirements. Relaxed \nTCCPO  power-on ramp requirements. Added IHSPO  to describe current in hot-swap \napplications. Updated TPSFD / TPHFD  description to indicate use of delay element.\n06/18/2008 2.3 Updated I/O measurement thresholds. Updated all modules for continuous page, figure, and \ntable numbering. Updated links. Synchronized all modules to v2.3.\n08/09/2013 3.0 This product is obsolete/discontinued per XCN12026 .\n52 www.xilinx.com DS077-3 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: DC and Switching CharacteristicsR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 53\nProduct Specification© 2001–-2013 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other \ntrademarks are the property of their respective owners.— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIntroduction \nThis section describes how the various pins on a \nSpartan®-IIE FPGA connect within the supported \ncomponent packages, and provides device-specific thermal characteristics. Spartan-IIE FPGAs are available in both standard and Pb-free, RoHS versions of each package, with the Pb-free version adding a “G” to the middle of the package code. Except for the thermal characteristics, all information for the standard package applies equally to the Pb-free package.Pin Types\nMost pins on a Spartan-IIE FPGA are general-purpose, user-defined I/O pins. There are, however, different functional types of pins on Spartan-IIE FPGA packages, as \noutlined below.Spartan-IIE FPGA Family:\nPinout Tables\nDS077-4 (v3.0) August 9, 2013 0 Product SpecificationR\nPin Definitions  \nPad NameDedicated\nPin Direction Description\nGCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock buffers or DLL inputs. These pins become user inputs when not needed for clocks.\nDLL No Input Clock input pins that connect to DLL input or feedback clocks. Differential clock input (N input of pair) when paired with adjacent GCK input. Becomes a user I/O when not needed for clocks.\nM0, M1, M2 Yes Input Mode pins used to specify the configuration mode.\nCCLK Yes Input or Output The configuration Clock I/O pin. It is an input for Slave Parallel and Slave Serial modes, and output in Master Serial mode. After configuration, it is an input on ly with Don’t Care logic levels.\nPROGRAM Yes Input Initiates a configuration sequence when asserted Low.\nDONE Yes Bidirectional Indicates that configuration loading is complete, and that the \nstart-up sequence is in progress. The output may be open drain.\nINIT No Bidirectional \n(Open-drain)When Low, indicates that the configuration memory is being cleared. Goes High to indicate the end of initialization. Goes back Low to indicate a CRC error. This pin becomes a user I/O after configuration.\nDOUT/BUSY No Output In Slave Parallel mode, BUSY controls the rate at which configuration data can be loaded. It is not needed below 50 MHz. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained. \nIn serial modes, DOUT provides configuration data to downstream devices in a daisy-ch ain. This pin becomes a user \nI/O after configuration.\n54 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nD0/DIN, D1, D2, D3, \nD4, D5, D6, D7No Input or Output In Slave Parallel mode, D0-D7 are configuration data input pins. During readback, D0-D7 are output pins. These pins become user I/Os after configuration unless the Slave Parallel port is retained. \nIn serial modes, DIN is the single data input. This pin becomes a user I/O after configuration.\nWRITE No Input In Slave Parallel mode, the active-low Write Enable signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.\nCS No Input In Slave Parallel mode, the active-low Chip Select signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.\nTDI, TDO, TMS, TCK Yes Mixed Boundary Scan Test Access  Port pins (IEEE 1149.1).\nVCCINT Yes Input 1.8V power supply pins for the internal core logic.\nVCCO Yes Input Power supply pins for output drivers (1.5V, 1.8V, 2.5V, or 3.3V \nsubject to banking rules in the Functional Description  module.\nVREF No Input Input threshold reference voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules in the \nFunctional Description  module.\nGND Yes Input Ground. All must be connected.\nIRDY, TRDY No See PCI core \ndocumentationThese signals can only be access ed when using Xilinx PCI cores. \nIf the cores are not used, these pins are available as user I/Os.\nL#[P/N]  \n(e.g., L0P)No Bidirectional Differential I/O with synchronous output.  P = positive, N = negative.  The number (#) is used to associate the two pins of a differential pair. Becomes a general user I/O when not needed for differential signals.\nL#[P/N]_Y  \n(e.g., L0P_Y)No Bidirectional Differential I/O with asynchronous or synchronous output \n(asynchronous output not compatible for all densities in a \npackage).  P = positive, N = negative. The number (#) is used to associate the two pins of a differential pair. Becomes a general user I/O when not needed for differential signals.\nL#[P/N]_YY  \n(e.g., L0P_YY)No Bidirectional Differential I/O with asynchronous or synchronous output (compatible for all densities in a package).  P = positive, N = negative. The number (#) is used to associate the two pins of a differential pair. Becomes a general user I/O when not needed for differential signals.\nI/O No Bidirectional These pins can be configured to be input and/or output after configuration is completed. Unused I/Os are disabled with a weak pull-down resistor. After power-on and before configuration is completed, these pins are either pulled up or left floating according to the Mode pin values. See the \nDC and Switching \nCharacteristics  module for power-on characteristics.Pin Definitions (Continued)\nPad NameDedicated\nPin Direction Description\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 55\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nSpartan-IIE Package Pinouts\nThe Spartan®-IIE family of FPGAs is available in five popu -\nlar, low-cost packages, including plastic quad flat packs and \nfine-pitch ball grid arrays. Fa mily members have footprint \ncompatibility across devices pr ovided in the same package, \nwith minor exceptions due to the smaller number of I/O in smaller devices or due to LVDS/LVPECL pin pairing. The Spartan-IIE family is not footprint compatible with any other \nFPGA family. The following package-specific pinout tables indicate function, pin, and bank information for all devices available in that package. The pinouts follow the pad loca\n-\ntions around the die, starting from pin 1 on the QFP pack -\nages. \nPackage Overview\nTable  12 shows the five low-cost, space-saving production \npackage styles for the Spartan-IIE family. \nEach package style is available in an environmentally friendly lead-free (Pb-free) option. The Pb-free packages include an extra ‘G’ in the package style name. For example, the standard “TQ144” package becomes “TQG144” when ordered as the Pb-free option. Leaded (non-Pb-free) packages may be available for selected devices, with the same pin-out and without the "G" in the ordering code; contact Xilinx\n® sales for more information. \nThe mechanical dimensions of the standard and Pb-free packages are similar, as shown in the mechanical drawings provided in \nTable  13. \nFor additional package information, see UG112 : Device \nPackage User Guide .Mechanical Drawings\nDetailed mechanical drawings for each package type are \navailable from the Xilin x web site at the specified location in \nTable  13. \nMaterial Declaration Data Sheets (MDDS) are also \navailable on the Xilinx web site  for each package.Table  12:  Spartan-IIE Family Package Options\nPackage Leads TypeMaximum \nI/OLead Pitch \n(mm)Footprint \nArea (mm)Height \n(mm)Mass(1) \n(g)\nTQ144 / TQG144 144 Thin Quad Flat Pack (TQFP) 102 0.5 22 x 22 1.60 1.4\nPQ208 / PQG208 208 Plastic Quad Flat Pack (PQFP) 146 0.5 30.6 x 30.6 3.70 5.3\nFT256 / FTG256 256 Fine-pitch Thin Ball Grid Array (FBGA) 182 1.0 17 x 17 1.55 1.0\nFG456 / FGG456 456 Fine-pitch Ball Grid Array (FBGA) 329 1.0 23 x 23 2.60 2.2\nFG676 / FGG676 676 Fine-pitch Ball Grid Array (FBGA) 514 1.0 27 x 27 2.60 3.1\nNotes: \n1. Package mass is ±10%.\nTable  13:  Xilinx Package Documentation\nPackage  Drawing MDDS\nTQ144 Package Drawing PK169_TQ144\nTQG144 PK126_TQG144\nPQ208 Package Drawing PK166_PQ208\nPQG208 PK123_PQG208\nFT256 Package Drawing PK15 8_FT256\nFTG256 PK115_FTG256\nFG456 Package Drawing PK154_FG456\nFGG456 PK109_FGG456\nFG676 Package Drawing PK15 5_FG676\nFGG676 PK111_FGG 676\n56 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nPackage Thermal Characteristics\nTable  14 provides the thermal characteristics for the various \nSpartan-II FPGA package offerings. This information is also \navailable using the Thermal Query tool on xilinx.com \n(www.xilinx.com/cgi-bi n/thermal/thermal.pl ).\nThe junction-to-case thermal resistance ( θJC) indicates the \ndifference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board ( θ\nJB) value similarly reports the difference between the board and \njunction temperature. The junction-to-ambient ( θJA) value \nreports the temperature difference between the ambient environment and the junction temperature. The θ\nJA value is \nreported at different air velocities, measured in linear feet per minute (LFM). The “Still Ai r (0 LFM)” column shows the \nθ\nJA value in a system without a fan. The thermal resistance \ndrops with increasing air flow.\nTable  14:  Spartan-IIE Package Thermal Characteristics \nPackage DeviceJunction-to-Case \n(θJC)Junction-to-\nBoard ( θJB)Junction-to-Ambient ( θJA) \nat Different Air Flows\nUnitsStill Air \n(0 LFM) 250 LFM 500 LFM 750 LFM\nTQ144\nTQG144XC2S50E 5.8 N/A 32.3 25.1 21.5 20.1 °C/Watt\nXC2S100E 5.3 N/A 31.4 24.4 20.8 19.6 °C/Watt\nPQ208\nPQG208XC2S50E 7.1 N/A 35.1 25.9 22.9 21.2 °C/Watt\nXC2S100E 6.1 N/A 34.2 25.2 22.3 20.7 °C/WattXC2S150E 6.0 N/A 34.1 25.2 22.2 20.6 °C/Watt\nXC2S200E 4.6 N/A 32.4 23.9 21.2 19.6 °C/Watt\nXC2S300E 4.0 N/A 31.6 23.3 20.6 19.1 °C/Watt\nFT256\nFTG256XC2S50E 7.3 17.8 27.4 21.6 20.4 20.0 °C/Watt\nXC2S100E 5.8 15.1 25.0 19.5 18.2 17.8 °C/Watt\nXC2S150E 5.7 14.8 24.8 19.3 18.0 17.6 °C/WattXC2S200E 3.9 11.4 21.9 16.6 15.2 14.7 °C/Watt\nXC2S300E 3.2 10.1 20.8 15.6 14.2 13.7 °C/Watt\nXC2S400E 2.5 8.8 19.7 14.5 13.2 12.6 °C/Watt\nFG456\nFGG456XC2S100E 8.4 14.9 24.3 19.2 18.1 17.4 °C/Watt\nXC2S150E 8.2 14.6 24.1 19.0 17.9 17.1 °C/Watt\nXC2S200E 6.3 11.6 21.0 16.1 15.0 14.3 °C/WattXC2S300E 5.6 10.4 19.9 15.1 13.9 13.2 °C/Watt\nXC2S400E 3.6 6.5 17.7 11.7 10.5 10.0 °C/Watt\nXC2S600E 2.7 5.0 17.3 11.2 10.0 9.5 °C/Watt\nFG676\nFGG676XC2S400E 4.1 7.9 15.6 11.1 9.8 9.2 °C/Watt\nXC2S600E 3.4 6.9 14.5 9.9 8.6 7.9 °C/Watt\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 57\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nLow Voltage Differential Signals (LVDS \nand LVPECL)\nThe Spartan-IIE family features low-voltage differential sig -\nnaling (LVDS and LVPECL). Each signal utilizes two pins on \nthe Spartan-IIE device, known as differential pin pairs. Each differential pin pair has a Positive (P) and a Negative (N) pin. These pairs are labeled in the following manner.\nI/O, L#[P/N][-/_Y/_YY]\nwhere\nL = LVDS or LVPECL pin\n# = Pin pair number\nP = Positive\nN = Negative\n_Y = Asynchronous output allowed (device-dependent)\n_YY = Asynchronous output allowed (all devices)\nSynchronous or Asynchronous\nI/O pins for differential signals can either be synchronous or asynchronous, input or output. Differential signaling requires the pins of each pair to switch simultaneously. If the output signals driving the pins are from IOB flip-flops, they are synchronous. If the signals driving the pins are from internal logic, they are asynchronous, and therefore more care must be taken that they are simultaneous. Any differ\n-\nential pairs can be used for synchronous input and output signals as well as asynchronous input signals. \nHowever, only the differential pairs with the _Y or _YY suffix can be used for asynchronous output signals. Asynchronous Output Pad Name Designation\nBecause of differences between densities, the differential pairs that can be used for asynchronous outputs vary by device. The pairs that are available in all densities for a given package have the _YY suffix. These pins should be used for differential asynchronous outputs if the design may later move to a different density. All other differential pairs that can be used for asynchronous outputs have the _Y suf\n-\nfix.\nTo simplify the following tables, the "Pad Name" column shows the part of the name that is common across densi\n-\nties.  The "Pad Name" column leaves out the _Y suffix and the "LVDS Asynchronous Output Option" column indicates the densities that allow asynchronous outputs for LVDS or LVPECL on the given pin.\nDLL Pins\nPins labeled "I/O (DLL)" can be used as general-purpose I/O or as inputs to the DLL.  Adjacent DLL pins form a differ\n-\nential pair.  They reside in two different banks, so if they are outputs the V\nCCO level must be the same for both banks. \nEach DLL pin can also be paired with the adjacent GCK clock pin for a differential clock input.  The "I/O (DLL)" pin always becomes the N terminal when paired with GCK, even if it is labeled "P" for it s pairing with the adjacent DLL \npin.\nVREF Pins\nPins labeled "I/O, VREF" can be used as either an I/O or a VREF pin.  If any I/O pin within the bank requires a VREF input, all the VREF pins in the bank must be connected to the same voltage. See the I/O banking rules in the \nFunc -\ntional Description  module for more detail.  If no pin in a \ngiven bank requires VREF , then that bank\'s VREF pins can be used as general I/O.\nTo simplify the following tables, the "Pad Name" column shows the part of the name that is common across densi\n-\nties.  When VREF is only ava ilable in limited densities, the \n"Pad Name" column leaves out the VREF designation and the "VREF Option" column indicates the densities that pro\n-\nvide VREF on the given pin.\nVCCO Banks\nIn the TQ144 and PQ208 packages, the eight banks have VCCO connected together. Thus, only one VCCO is allowed in these packages, although different VREF values are allowed in each of the eight banks. See \nI/O Banking .Available Differential Pairs According to \nPackage Type\nDevice TQ144 PQ208 FT256 FG456 FG676\nXC2S50E 28 50 83 - -\nXC2S100E 28 50 83 86 -\nXC2S150E - 50 83 114 -\nXC2S200E - 50 83 120 -\nXC2S300E - 50 83 120 -\nXC2S400E - - 83 120 172\nXC2S600E - - - 120 205\n58 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nPinout Tables\nThe following device-specific pinout tables include all pack -\nages available for each Spartan-IIE device. They follow the \npad locations around the die. In the TQ144 package, all VCCO pins must be connected to the same voltage.\nTQ144 Pinouts (XC2 S50E and XC2S100E)  \n  \nPad Name\nPinLVDS \nAsync. Output \nOption VREF \nOption Function Bank\nGND - P1 - -\nTMS - P2 - -\nI/O 7 P3 - -\nI/O 7 P4 - -\nI/O, VREF Bank 7 7 P5 - All\nI/O 7 P6 - -\nI/O, L27P 7 P7 XC2S50E XC2S100E\nI/O, L27N 7 P8 XC2S50E -\nGND - P9 - -\nI/O, L26P_YY 7 P10 All -\nI/O, L26N_YY 7 P11 All -\nI/O, VREF Bank 7, L25P 7 P12 XC2S50E All\nI/O, L25N 7 P13 XC2S50E -\nI/O 7 P14 - -\nI/O (IRDY) 7 P15 - -\nGND - P16 - -\nVCCO - P17 - -\nI/O (TRDY) 6 P18 - -\nVCCINT - P19 - -\nI/O 6 P20 - -\nI/O, L24P 6 P21 XC2S50E -\nI/O, VREF Bank 6, L24N 6 P22 XC2S50E All\nI/O, L23P_YY 6 P23 All -\nI/O, L23N_YY 6 P24 All -\nGND - P25 - -\nI/O, L22P 6 P26 XC2S50E -I/O, L22N 6 P27 XC2S50E XC2S100E\nI/O 6 P28 - -\nI/O, VREF Bank 6 6 P29 - All\nI/O 6 P30 - -\nI/O, L21P_YY 6 P31 All -\nI/O, L21N_YY 6 P32 All -\nM1 - P33 - -\nGND - P34 - -\nM0 - P35 - -\nVCCO - P36 - -\nM2 - P37 - -\nI/O, L20N_YY 5 P38 All -\nI/O, L20P_YY 5 P39 All -\nI/O 5 P40 - -\nI/O, VREF Bank 5 5 P41 - All\nI/O 5 P42 - -\nI/O, L19N_YY 5 P43 All XC2S100E\nI/O, L19P_YY 5 P44 All -\nGND - P45 - -\nVCCINT - P46 - -\nI/O, L18N_YY 5 P47 All -\nI/O, L18P_YY 5 P48 All -\nI/O, VREF Bank 5 5 P49 - All\nI/O (DLL), L17N 5 P50 - -\nVCCINT - P51 - -\nGCK1, I 5 P52 - -\nVCCO 5 P53 - -\nGND - P54 - -\nGCK0, I 4 P55 - -TQ144 Pinouts (XC2S50E  and XC2S100E)  \n  (Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 59\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O (DLL), L17P 4 P56 - -\nI/O 4 P57 - -\nI/O, VREF \nBank 44 P58 - All\nI/O, L16N_YY 4 P59 All -\nI/O, L16P_YY 4 P60 All -\nVCCINT - P61 - -\nGND - P62 - -\nI/O, L15N_YY 4 P63 All -\nI/O, L15P_YY 4 P64 All XC2S100E\nI/O 4 P65 - -\nI/O, VREF Bank 4 4 P66 - All\nI/O 4 P67 - -\nI/O, L14N_YY 4 P68 All -\nI/O, L14P_YY 4 P69 All -\nGND - P70 - -\nDONE 3 P71 - -\nVCCO - P72 - -\nPROGRAM - P73 - -\nI/O (INIT), \nL13N_YY3 P74 All -\nI/O (D7), L13P_YY 3 P75 All -\nI/O 3 P76 - -\nI/O, VREF Bank 3 3 P77 - All\nI/O 3 P78 - -\nI/O, L12N 3 P79 XC2S50E XC2S100E\nI/O (D6), L12P 3 P80 XC2S50E -\nGND - P81 - -\nI/O (D5), L11N_YY 3 P82 All -\nI/O, L11P_YY 3 P83 All -\nI/O 3 P84 - -TQ144 Pinouts (XC2 S50E and XC2S100E)  \n  (Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, VREF \nBank 3, L10N3 P85 XC2S50E All\nI/O (D4), L10P 3 P86 XC2S50E -\nI/O 3 P87 - -\nVCCINT - P88 - -\nI/O (TRDY) 3 P89 - -\nVCCO - P90 - -\nGND - P91 - -\nI/O (IRDY) 2 P92 - -\nI/O 2 P93 - -\nI/O (D3), L9N 2 P94 XC2S50E -\nI/O, VREF Bank 2, L9P 2 P95 XC2S50E All\nI/O 2 P96 - -\nI/O, L8N_YY 2 P97 All -\nI/O (D2), L8P_YY 2 P98 All -\nGND - P99 - -\nI/O (D1), L7N 2 P100 XC2S50E -\nI/O, L7P 2 P101 XC2S50E XC2S100E\nI/O 2 P102 - -\nI/O, VREF Bank 2 2 P103 - All\nI/O 2 P104 - -\nI/O (DIN, D0), L6N_YY 2 P105 All -\nI/O (DOUT, BUSY), L6P_YY 2 P106 All -\nCCLK 2 P107 - -\nVCCO - P108 - -\nTDO 2 P109 - -\nGND - P110 - -\nTDI - P111 - -TQ144 Pinouts (XC2S50E  and XC2S100E)  \n  (Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\n60 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O (CS), \nL5P_YY1 P112 All -\nI/O (WRITE ), \nL5N_YY1 P113 All -\nI/O 1 P114 - -\nI/O, VREF Bank 1 1 P115 - All\nI/O 1 P116 - -\nI/O, L4P_YY 1 P117 All XC2S100E\nI/O, L4N_YY 1 P118 All -\nGND - P119 - -\nVCCINT - P120 - -\nI/O, L3P_YY 1 P121 All -\nI/O, L3N_YY 1 P122 All -\nI/O, VREF Bank 1 1 P123 - All\nI/O 1 P124 - -\nI/O (DLL), L2P 1 P125 - -\nGCK2, I 1 P126 - -\nGND - P127 - -\nVCCO - P128 - -\nGCK3, I 0 P129 - -\nVCCINT - P130 - -\nI/O (DLL), L2N 0 P131 - -\nI/O, VREF Bank 0 0 P132 - All\nI/O, L1P_YY 0 P133 All -\nI/O, L1N_YY 0 P134 All -\nVCCINT - P135 - -\nGND - P136 - -\nI/O, L0P_YY 0 P137 All -\nI/O, L0N_YY 0 P138 All XC2S100ETQ144 Pinouts (XC2 S50E and XC2S100E)  \n  (Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O 0 P139 - -\nI/O, VREF \nBank 00 P140 - All\nI/O 0 P141 - -\nI/O 0 P142 - -\nTCK - P143 - -\nVCCO - P144 - -\nTQ144 Differential Clock Pins\nClock BankP N\nPin Name Pin Name\nGCK0 4 P55 GCK0, I P56 I/O (DLL), \nL17P\nGCK1 5 P52 GCK1, I P50 I/O (DLL), \nL17N\nGCK2 1 P126 GCK2, I P125 I/O (DLL), \nL2P\nGCK3 0 P129 GCK3, I P131 I/O (DLL), \nL2NTQ144 Pinouts (XC2S50E  and XC2S100E)  \n  (Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 61\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nIn the PQ208 package, all VCCO pins must be connected to \nthe same voltage.   \nPQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S 200E, XC2S300E)   \nPad Name\nPinLVDS \nAsync. Output \nOption VREF \nOption Function Bank\nGND - P1 - -\nTMS - P2 - -\nI/O 7 P3 - -\nI/O 7 P4 - XC2S200E, \n300E\nI/O 7 P5 - -\nI/O, VREF Bank 7, L49P 7 P6 XC2S50E, \n150E, 200E, \n300EAll\nI/O, L49N 7 P7 XC2S50E, \n150E, 200E, \n300E-\nI/O 7 P8 - -\nI/O 7 P9 - -\nI/O, L48P 7 P10 XC2S50E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O, L48N 7 P11 XC2S50E, \n300E-\nGND - P12 - -\nVCCO - P13 - -\nVCCINT - P14 - -\nI/O, L47P_YY 7 P15 All -\nI/O, L47N_YY 7 P16 All -\nI/O, L46P_YY 7 P17 All -\nI/O, L46N_YY 7 P18 All -\nGND - P19 - -\nI/O, VREF Bank 7, L45P 7 P20 XC2S50E, \n300EAll\nI/O, L45N 7 P21 XC2S50E, \n300E-I/O 7 P22 - -\nI/O, L44P_YY 7 P23 All -\nI/O (IRDY), L44N_YY 7 P24 All -\nGND - P25 - -\nVCCO - P26 - -\nI/O (TRDY) 6 P27 - -\nVCCINT - P28 - -\nI/O 6 P29 - -\nI/O, L43P 6 P30 XC2S50E, \n300E-\nI/O, VREF Bank 6, L43N 6 P31 XC2S50E, \n300EAll\nGND - P32 - -\nI/O, L42P_YY 6 P33 All -\nI/O, L42N_YY 6 P34 All -\nI/O, L41P_YY 6 P35 All -\nI/O, L41N_YY 6 P36 All -\nVCCINT - P37 - -\nVCCO - P38 - -\nGND - P39 - -\nI/O, L40P 6 P40 XC2S50E, \n300E-\nI/O, L40N 6 P41 XC2S50E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O 6 P42 - -\nI/O 6 P43 - -\nI/O 6 P44 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E,  XC2S300E)   \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOption Function Bank\n62 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, VREF \nBank 6, L39P6 P45 XC2S100E, \n150EAll\nI/O, L39N 6 P46 XC2S100E, \n150E-\nI/O 6 P47 - XC2S200E, \n300E\nI/O, L38P_YY 6 P48 All -\nI/O, L38N_YY 6 P49 All -\nM1 - P50 - -\nGND - P51 - -\nM0 - P52 - -\nVCCO - P53 - -\nM2 - P54 - -\nI/O, L37N_YY 5 P55 All -\nI/O, L37P_YY 5 P56 All -\nI/O 5 P57 - XC2S200E, \n300E\nI/O 5 P58 - -\nI/O, VREF Bank 5, L36N_YY 5 P59 All All\nI/O, L36P_YY 5 P60 All -\nI/O, L35N 5 P61 XC2S50E, \n100E, 300E-\nI/O, L35P 5 P62 XC2S50E, \n100E, 300E-\nI/O, L34N 5 P63 XC2S50E, \n100E, 200E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O, L34P 5 P64 XC2S50E, \n100E, 200E, \n300E-\nGND - P65 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E , XC2S300E)   \nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nVCCO - P66 - -\nVCCINT - P67 - -\nI/O, L33N 5 P68 XC2S50E, \n100E, 200E, \n300E-\nI/O, L33P 5 P69 XC2S50E, \n100E, 200E, \n300E-\nI/O 5 P70 - -\nI/O, L32N 5 P71 XC2S100E, \n150E-\nGND - P72 - -\nI/O, VREF Bank 5, L32P 5 P73 XC2S100E, \n150EAll\nI/O 5 P74 - -\nI/O (DLL), L31N 5 P75 - -\nVCCINT - P76 - -\nGCK1, I 5 P77 - -\nVCCO - P78 - -\nGND - P79 - -\nGCK0, I 4 P80 - -\nI/O (DLL), L31P 4 P81 - -\nI/O 4 P82 - -\nI/O, L30N 4 P83 XC2S50E, \n200E, 300E-\nI/O, VREF Bank 4, L30P 4 P84 XC2S50E, \n200E, 300EAll\nGND - P85 - -\nI/O, L29N 4 P86 XC2S50E, \n200E, 300E-\nI/O, L29P 4 P87 XC2S50E, \n200E, 300E-\nI/O, L28N 4 P88 XC2S50E, \n100E, 200E, \n300E-PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E,  XC2S300E)   \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 63\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L28P 4 P89 XC2S50E, \n100E, 200E, \n300E-\nVCCINT - P90 - -\nVCCO - P91 - -\nGND - P92 - -\nI/O, L27N 4 P93 XC2S50E, \n100E, 200E, \n300E-\nI/O, L27P 4 P94 XC2S50E, \n100E, 200E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O 4 P95 - -\nI/O 4 P96 - -\nI/O, L26N_YY 4 P97 All -\nI/O, VREF Bank 4, L26P_YY 4 P98 All All\nI/O 4 P99 - -\nI/O 4 P100 - XC2S200E, \n300E\nI/O, L25N_YY 4 P101 All -\nI/O, L25P_YY 4 P102 All -\nGND - P103 - -\nDONE 3 P104 - -\nVCCO - P105 - -\nPROGRAM - P106 - -\nI/O (INIT), \nL24N_YY3 P107 All -\nI/O (D7), L24P_YY 3 P108 All -\nI/O 3 P109 - XC2S200E, \n300E\nI/O 3 P110 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E , XC2S300E)   \nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, VREF \nBank 3, L23N3 P111 XC2S50E, \n150E, 200E, \n300EAll\nI/O, L23P 3 P112 XC2S50E, \n150E, 200E, \n300E-\nI/O 3 P113 - -\nI/O 3 P114 - -\nI/O, L22N 3 P115 XC2S50E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O (D6), L22P 3 P116 XC2S50E, \n300E-\nGND - P117 - -\nVCCO - P118 - -\nVCCINT - P119 - -\nI/O (D5), L21N_YY 3 P120 All -\nI/O, L21P_YY 3 P121 All -\nI/O, L20N_YY 3 P122 All -\nI/O, L20P_YY 3 P123 All -\nGND - P124 - -\nI/O, VREF Bank 3, L19N 3 P125 XC2S50E, \n300EAll\nI/O (D4), L19P 3 P126 XC2S50E, \n300E-\nI/O 3 P127 - -\nVCCINT - P128 - -\nI/O (TRDY) 3 P129 - -\nVCCO - P130 - -\nGND - P131 - -\nI/O (IRDY), L18N_YY 2 P132 All -\nI/O, L18P_YY 2 P133 All -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E,  XC2S300E)   \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOption Function Bank\n64 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 2 P134 - -\nI/O (D3), \nL17N2 P135 XC2S50E, \n300E-\nI/O, VREF Bank 2, L17P 2 P136 XC2S50E, \n300EAll\nGND - P137 - -\nI/O, L16N_YY 2 P138 All -\nI/O, L16P_YY 2 P139 All -\nI/O, L15N_YY 2 P140 All -\nI/O (D2), L15P_YY 2 P141 All -\nVCCINT - P142 - -\nVCCO - P143 - -\nGND - P144 - -\nI/O (D1), L14N 2 P145 XC2S50E, \n300E-\nI/O, L14P 2 P146 XC2S50E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O 2 P147 - -\nI/O 2 P148 - -\nI/O 2 P149 - -\nI/O, VREF Bank 2, L13N 2 P150 XC2S100E, \n150EAll\nI/O, L13P 2 P151 XC2S100E, \n150E-\nI/O 2 P152 - XC2S200E, \n300E\nI/O (DIN, D0), L12N_YY 2 P153 All -\nI/O (DOUT, BUSY), L12P_YY 2 P154 All -\nCCLK 2 P155 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E , XC2S300E)   \nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nVCCO - P156 - -\nTDO 2 P157 - -\nGND - P158 - -\nTDI - P159 - -\nI/O (CS), \nL11P_YY1 P160 All -\nI/O (\nWRITE ), \nL11N_YY1 P161 All -\nI/O 1 P162 - XC2S200E, \n300E\nI/O 1 P163 - -\nI/O, VREF Bank 1, L10P_YY 1 P164 All All\nI/O, L10N_YY 1 P165 All -\nI/O 1 P166 - -\nI/O 1 P167 - -\nI/O, L9P 1 P168 XC2S50E, \n100E, 200E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O, L9N 1 P169 XC2S50E, \n100E, 200E, \n300E-\nGND - P170 - -\nVCCO - P171 - -\nVCCINT - P172 - -\nI/O, L8P 1 P173 XC2S50E, \n100E, 200E, \n300E-\nI/O, L8N 1 P174 XC2S50E, \n100E, 200E, \n300E-\nI/O, L7P 1 P175 XC2S50E, \n200E, 300E-\nI/O, L7N 1 P176 XC2S50E, \n200E, 300E-\nGND - P177 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E,  XC2S300E)   \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 65\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, VREF \nBank 1, L6P1 P178 XC2S50E, \n200E, 300EAll\nI/O, L6N 1 P179 XC2S50E, \n200E, 300E-\nI/O 1 P180 - -\nI/O (DLL), L5P 1 P181 - -\nGCK2, I 1 P182 - -\nGND - P183 - -\nVCCO - P184 - -\nGCK3, I 0 P185 - -\nVCCINT - P186 - -\nI/O (DLL), L5N 0 P187 - -\nI/O, L4P 0 P188 XC2S50E, \n200E, 300E-\nI/O, VREF Bank 0, L4N 0 P189 XC2S50E, \n200E, 300EAll\nGND - P190 - -\nI/O, L3P 0 P191 XC2S50E, \n200E, 300E-\nI/O, L3N 0 P192 XC2S50E, \n200E, 300E-\nI/O, L2P 0 P193 XC2S50E, \n100E, 200E, \n300E-\nI/O, L2N 0 P194 XC2S50E, \n100E, 200E, \n300E-\nVCCINT - P195 - -\nVCCO - P196 - -\nGND - P197 - -\nI/O, L1P 0 P198 XC2S50E, \n100E, 200E, \n300E-\nI/O, L1N 0 P199 XC2S50E, \n100E, 200E, \n300EXC2S100E, \n150E, 200E, \n300E\nI/O 0 P200 - -PQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E , XC2S300E)   \nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O 0 P201 - -\nI/O, \nL0P_YY0 P202 All -\nI/O, VREF Bank 0, L0N_YY 0 P203 All All\nI/O 0 P204 - -\nI/O 0 P205 - XC2S200E, \n300E\nI/O 0 P206 - -\nTCK - P207 - -\nVCCO - P208 - -\nPQ208 Differential Clock Pins\nClock BankP N\nPin Name Pin Name\nGCK0 4 P80 GCK0, I P81 I/O (DLL), \nL31P\nGCK1 5 P77 GCK1, I P75 I/O (DLL), \nL31N\nGCK2 1 P182 GCK2, I P181 I/O (DLL), \nL5P\nGCK3 0 P185 GCK3, I P187 I/O (DLL), \nL5NPQ208 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E,  XC2S300E)   \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOption Function Bank\n66 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nFT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S 200E, XC2S300E, \nXC2S400E)  \nPad Name\nPinLVDS \nAsync. Output \nOption VREF \nOption Function Bank\nTMS - B1 - -\nI/O 7 D3 - -\nI/O, L83P 7 C2 XC2S100E, \n150E-\nI/O, L83N 7 C1 XC2S100E, \n150EXC2S200E, \n300E, 400E\nI/O, L82P_YY 7 D2 All -\nI/O, L82N_YY 7 D1 All -\nI/O, VREF Bank 7, L81P 7 E3 XC2S50E, \n150E, 200E, \n300E, 400EAll\nI/O, L81N 7 E4 XC2S50E, \n150E, 200E, \n300E, 400E-\nI/O, L80P 7 E2 XC2S200E, \n400E-\nI/O, L80N 7 E1 XC2S200E, \n400E-\nI/O, L79P 7 F4 XC2S50E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L79N 7 F3 XC2S50E, \n300E, 400E-\nI/O, L78P_YY 7 F2 All -\nI/O, L78N_YY 7 F1 All -\nI/O, L77P 7 F5 XC2S100E, \n150E-\nI/O, L77N 7 G5 XC2S100E, \n150E-\nI/O, L76P_YY 7 G3 All -\nI/O, L76N_YY 7 G4 All -\nI/O, VREF Bank 7, L75P 7 G2 XC2S50E, \n300E, 400EAll\nI/O, L75N 7 G1 XC2S50E, \n300E, 400E-I/O, L74P 7 H4 XC2S100E, 150E, 200E -\nI/O, L74N 7 H3 XC2S100E, 150E, 200E XC2S400E\nI/O, L73P_YY 7 H2 All -\nI/O (IRDY), L73N_YY 7 H1 All -\nI/O (TRDY) 6 J4 - -\nI/O, L72P 6 J2 XC2S100E, \n150E, 200E, \n400EXC2S400E\nI/O, L72N 6 J3 XC2S100E, \n150E, 200E, \n400E-\nI/O, L71P 6 J1 XC2S50E, \n300E, 400E-\nI/O, VREF Bank 6, L71N 6 K1 XC2S50E, \n300E, 400EAll\nI/O, L70P_YY 6 K2 All -\nI/O, L70N_YY 6 K3 All -\nI/O, L69P 6 L1 XC2S100E, 150E, 400E -\nI/O, L69N 6 L2 XC2S100E, 150E, 400E -\nI/O, L68P_YY 6 K4 All -\nI/O, L68N_YY 6 K5 All -\nI/O, L67P 6 L3 XC2S50E, \n300E, 400E-\nI/O, L67N 6 M2 XC2S50E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L66P 6 M1 XC2S150E, 200E, 400E -\nI/O, L66N 6 N1 XC2S150E, 200E, 400E -FT256 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E, XC2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 67\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L65P 6 L4 XC2S50E, \n150E, 200E, \n300E, 400E-\nI/O, VREF Bank 6, L65N 6 L5 XC2S50E, \n150E, 200E, \n300E, 400EAll\nI/O, L64P_YY 6 M3 All -\nI/O, L64N_YY 6 M4 All -\nI/O, L63P 6 N2 XC2S100E, 200E, 300E -\nI/O, L63N 6 N3 XC2S100E, 200E, 300E XC2S200E, \n300E, 400E\nI/O, L62P_YY 6 P1 All -\nI/O, L62N_YY 6 P2 All -\nM1 - R1 - -\nM0 - T2 - -\nM2 - R3 - -\nI/O, L61N_YY 5 P4 All -\nI/O, L61P_YY 5 R4 All -\nI/O, L60N 5 T3 XC2S50E, \n100E, 200E, \n300E, 400EXC2S200E, \n300E, 400E\nI/O, L60P 5 T4 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L59N_YY 5 N5 All -\nI/O, L59P_YY 5 P5 All -\nI/O, VREF Bank 5, L58N_YY 5 R5 All All\nI/O, L58P_YY 5 T5 All -\nI/O, L57N 5 N6 XC2S50E, \n100E, 150E, \n300E-FT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S200E, XC 2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, L57P 5 P6 XC2S50E, \n100E, 150E, \n300E-\nI/O, L56N 5 R6 XC2S50E, \n100E, 200E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L56P 5 T6 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L55N 5 M6 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L55P 5 N7 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O 5 P7 - -\nI/O, L54N 5 R7 XC2S50E, \n200E, 300E, \n400E-\nI/O, L54P 5 T7 XC2S50E, \n200E, 300E, \n400E-\nI/O, VREF Bank 5, L53N 5 M7 XC2S50E, \n200E, 300E, \n400EAll\nI/O, L53P 5 N8 XC2S50E, \n200E, 300E, \n400E-\nI/O 5 P8 - XC2S400E\nI/O (DLL), L52N 5 R8 - -\nGCK1, I 5 T8 - -\nGCK0, I 4 T9 - -\nI/O (DLL), L52P 4 R9 - -\nI/O, L51N 4 P9 XC2S50E, \n150E, 200E, \n400EXC2S400EFT256 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E, XC2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\n68 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L51P 4 N9 XC2S50E, \n150E, 200E, \n400E-\nI/O, L50N 4 T10 XC2S50E, \n200E, 300E, \n400E-\nI/O, VREF Bank 4, L50P 4 R10 XC2S50E, \n200E, 300E, \n400EAll\nI/O, L49N 4 P10 XC2S50E, \n200E, 300E, \n400E-\nI/O, L49P 4 R11 XC2S50E, \n200E, 300E, \n400E-\nI/O 4 T11 - -\nI/O, L48N 4 N10 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L48P 4 M10 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L47N 4 P11 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L47P 4 R12 XC2S50E, \n100E, 200E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L46N 4 T12 XC2S50E, \n100E, 150E, \n300E-\nI/O, L46P 4 T13 XC2S50E, \n100E, 150E, \n300E-\nI/O, L45N_YY 4 N11 All -\nI/O, VREF Bank 4, L45P_YY 4 M11 All All\nI/O, L44N_YY 4 P12 All -\nI/O, L44P_YY 4 N12 All -FT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S200E, XC 2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, L43N 4 R13 XC2S50E, \n150EXC2S200E, 300E, 400E\nI/O, L43P 4 P13 XC2S50E, \n150E-\nI/O, L42N_YY 4 T14 All -\nI/O, L42P_YY 4 R14 All -\nDONE 3 T15 - -\nPROGRAM - R16 - -\nI/O (INIT), \nL41N_YY3 P15 All -\nI/O (D7), L41P_YY 3 P16 All -\nI/O, L40N 3 N15 XC2S100E, 150E, 400E -\nI/O, L40P 3 N16 XC2S100E, 150E, 400E XC2S200E, 300E, 400E\nI/O, L39N 3 N14 XC2S50E, \n100E, 150E, \n200E, \n300E(1)-\nI/O, L39P 3 M14 XC2S50E, \n100E, 150E, \n200E, \n300E(1)-\nI/O, VREF Bank 3, L38N 3 M15 XC2S50E, \n150E, 200E, \n300E, 400EAll\nI/O, L38P 3 M16 XC2S50E, \n150E, 200E, \n300E, 400E-\nI/O(2)3 M13 - -\nI/O(2)3 L14 - -\nI/O, L36N 3 L15 XC2S50E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O (D6), L36P 3 L16 XC2S50E, \n300E, 400E-FT256 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E, XC2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 69\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O (D5), \nL35N_YY3 L13 All -\nI/O, L35P_YY 3 K14 All -\nI/O, L34N 3 K15 XC2S100E, 150E, 400E -\nI/O, L34P 3 K16 XC2S100E, 150E, 400E -\nI/O, L33N 3 L12 XC2S50E, \n100E, 150E, \n200E, \n300E(1)-\nI/O, L33P 3 K12 XC2S50E, \n100E, 150E, \n200E, \n300E(1)-\nI/O, VREF Bank 3, L32N 3 K13 XC2S50E, \n300E, 400EAll\nI/O (D4), L32P 3 J14 XC2S50E, \n300E, 400E-\nI/O, L31N 3 J15 XC2S100E, \n150E, 200E, \n400E-\nI/O, L31P 3 J16 XC2S100E, \n150E, 200E, \n400EXC2S400E\nI/O (TRDY) 3 J13 - -\nI/O (IRDY), L30N_YY 2 H16 All -\nI/O, L30P_YY 2 G16 All -\nI/O, L29N 2 H14 XC2S100E, \n150E, 200E, \n400EXC2S400E\nI/O, L29P 2 H15 XC2S100E, \n150E, 200E, \n400E-\nI/O (D3), L28N 2 G15 XC2S50E, \n300E, 400E-FT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S200E, XC 2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, VREF \nBank 2, L28P2 F16 XC2S50E, \n300E, 400EAll\nI/O, L27N 2 H13 XC2S50E, \n100E, 150E, \n200E, \n300E(1)-\nI/O, L27P 2 G14 XC2S50E, \n100E, 150E, \n200E, \n300E(2)-\nI/O, L26N 2 F15 XC2S100E, 150E, 400E -\nI/O, L26P 2 E16 XC2S100E, 150E, 400E -\nI/O, L25N_YY 2 G13 All -\nI/O (D2), L25P_YY 2 F14 All -\nI/O (D1), L24N 2 E15 XC2S50E, \n300E, 400E-\nI/O, L24P 2 D16 XC2S50E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L23N 2 F13 XC2S150E, 200E, 400E -\nI/O, L23P 2 E14 XC2S150E, 200E, 400E -\nI/O, L22N 2 D15 XC2S50E, \n150E, 200E, \n300E, 400E-\nI/O, VREF Bank 2, L22P 2 C16 XC2S50E, \n150E, 200E, \n300E, 400EAll\nI/O, L21N 2 G12 XC2S50E, \n100E, 200E, \n300E-\nI/O, L21P 2 F12 XC2S50E, \n100E, 200E, \n300E-\nI/O, L20N 2 E13 XC2S100E, 200E, 300E -FT256 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E, XC2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\n70 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L20P 2 D14 XC2S100E, \n200E, 300EXC2S200E, \n300E, 400E\nI/O (DIN, D0), L19N_YY 2 B16 All -\nI/O (DOUT, BUSY), L19P_YY 2 C15 All -\nCCLK 2 A15 - -\nTDO 2 B14 - -\nTDI - C13 - -\nI/O (CS), \nL18P_YY1 A14 All -\nI/O (WRITE ), \nL18N_YY1 A13 All -\nI/O, L17P 1 B13 XC2S50E, \n100E, 200E, \n300E, 400EXC2S200E, \n300E, 400E\nI/O, L17N 1 C12 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L16P_YY 1 B12 All -\nI/O, L16N_YY 1 A12 All -\nI/O, VREF Bank 1, L15P_YY 1 D12 All All\nI/O, L15N_YY 1 E11 All -\nI/O, L14P 1 D11 XC2S50E, \n100E, 150E, \n300E-\nI/O, L14N 1 C11 XC2S50E, \n100E, 150E, \n300E-\nI/O, L13P 1 B11 XC2S50E, \n100E, 200E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L13N 1 A11 XC2S50E, \n100E, 200E, \n300E, 400E-FT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S200E, XC 2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nI/O, L12P 1 E10 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L12N 1 D10 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O 1 C10 - -\nI/O, L11P 1 B10 XC2S50E, \n200E, 300E, \n400E-\nI/O, L11N 1 A10 XC2S50E, \n200E, 300E, \n400E-\nI/O, VREF Bank 1, L10P 1 D9 XC2S50E, \n200E, 300E, \n400EAll\nI/O, L10N 1 C9 XC2S50E, \n200E, 300E, \n400E-\nI/O, L9P 1 B9 XC2S50E, \n150E, 200E, \n400E-\nI/O, L9N 1 A9 XC2S50E, \n150E, 200E, \n400EXC2S400E\nI/O (DLL), L8P 1 A8 - -\nGCK2, I 1 B8 - -\nGCK3, I 0 C8 - -\nI/O (DLL), L8N 0 D8 - -\nI/O 0 A7 - XC2S400E\nI/O, L7P 0 E7 XC2S50E, \n200E, 300E, \n400E-\nI/O, VREF Bank 0, L7N 0 D7 XC2S50E, \n200E, 300E, \n400EAllFT256 Pinouts (XC2 S50E, XC2S100E, \nXC2S150E, XC2S200E, XC2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function Bank\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 71\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L6P 0 C7 XC2S50E, \n200E, 300E, \n400E-\nI/O, L6N 0 B7 XC2S50E, \n200E, 300E, \n400E-\nI/O 0 A6 - -\nI/O, L5P 0 B6 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L5N 0 C6 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L4P 0 A5 XC2S50E, \n100E, 200E, \n300E, 400E-\nI/O, L4N 0 B5 XC2S50E, \n100E, 200E, \n300E, 400EXC2S100E, \n150E, 200E, \n300E, 400E\nI/O, L3P 0 D6 XC2S50E, \n100E, 300E-\nI/O, L3N 0 E6 XC2S50E, \n100E, 300E-\nI/O, L2P_YY 0 D5 All -\nI/O, VREF Bank 0, L2N_YY 0 C5 All All\nI/O, L1P_YY 0 B4 All -\nI/O, L1N_YY 0 C4 All -\nI/O, L0P_YY 0 A4 All -\nI/O, L0N_YY 0 A3 All XC2S200E, \n300E, 400E\nI/O 0 B3 - -\nTCK - A2 - -\nNotes: \n1. Although designated with the _YY suffix in the XC2S50E, \nXC2S100E, XC2S150E, XC2S200E, and XC2S300E, these differential pairs are not asynchronous in the XC2S400E.\n2. There is no pair L37.FT256 Pinouts (XC2S50E, XC2S100E, \nXC2S150E, XC2S200E, XC 2S300E, XC2S400E) \n(Continued)\nPad Name\nPinLVDS \nAsync. Output \nOptionV\nREF \nOption Function BankFT256 Differential Clock Pins\nClock BankP N\nPin Name Pin Name\nGCK0 4 T9 GCK0, I R9 I/O (DLL), \nL52P\nGCK1 5 T8 GCK1, I R8 I/O (DLL), \nL52N\nGCK2 1 B8 GCK2, I A8 I/O (DLL), \nL8P\nGCK3 0 C8 GCK3, I D8 I/O (DLL), \nL8N\nAdditional FT256 Package Pins  \nVCCINT Pins\nC3 C14 D4 D13 E5\nE12 M5 M12 N4 N13\nP3 P14 - - -\nVCCO Bank 0 Pins\nE8 F7 F8 - -\nVCCO Bank 1 Pins\nE9 F9 F10 - -\nVCCO Bank 2 Pins\nG11 H11 H12 - -\nVCCO Bank 3 Pins\nJ11 J12 K11 - -\nVCCO Bank 4 Pins\nL9 L10 M9 - -\n72 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nVCCO Bank 5 Pins\nL7 L8 M8 - -\nVCCO Bank 6 Pins\nJ5 J6 K6 - -\nVCCO Bank 7 Pins\nG6 H5 H6 - -\nGND Pins\nA1 A16 B2 B15 F6\nF11 G7 G8 G9 G10\nH7 H8 H9 H10 J7\nJ8 J9 J10 K7 K8\nK9 K10 L6 L11 R2\nR15 T1 T16 - -Additional FT256 Package Pins (Continued)\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 73\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \n        \nFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E)  \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nTMS - E4 - - TMS TMS TMS TMS TMS TMS\nI/O 7 D3 XC2S150E - I/O I/O, \nL113P_YI/O I/O I/O I/O\nI/O 7 C2 - - - - - I/O I/O I/O \nI/O 7 C1 XC2S150E - - I/O, \nL113N_YI/O I/O I/O I/O \nI/O, L#P_Y 7 D2 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL112P_YI/O, \nL119P_YI/O, \nL119P_YI/O, \nL119P_Y I/O, L119P\nI/O, L#N_Y 7 D1 XC2S150E, \n200E, 300E, \n400E- I/O I/O, \nL112N_YI/O, \nL119N_YI/O, \nL119N_YI/O, \nL119N_Y I/O, L119N\nI/O, L#P_Y 7 E2 XC2S100E, \n200E, 300E, \n600EXC2S200E, \n300E, \n400E, 600EI/O, L85P_Y I/O, L111P I/O, VREF \nBank 7, \nL118P_YI/O, VREF \nBank 7, \nL118P_YI/O, VREF \nBank 7, \nL118PI/O, VREF \nBank 7, \nL118P_Y \nI/O, L#N_Y 7 E3 XC2S100E, \n200E, 300E, \n600E- I/O, \nL85N_YI/O, L111N I/O, \nL118N_YI/O, \nL118N_YI/O, L118N I/O, \nL118N_Y \nI/O 7 E1 - - - - - I/O I/O I/O\nI/O 7 F5 - - - I/O I/O I/O I/O I/O\nI/O, L#P_Y 7 F4 XC2S100E, \n200E, 300E, \n600E- I/O, L84P_Y I/O, L110P I/O, \nL117P_YI/O, \nL117P_YI/O, L117P I/O, \nL117P_Y \nI/O, L#N_Y 7 F3 XC2S100E, \n200E, 300E, \n600E- I/O, \nL84N_YI/O, L110N I/O, \nL117N_YI/O, \nL117N_YI/O, L117N I/O, \nL117N_Y \nI/O, VREF \nBank 7, L#P_Y7 F2 XC2S150E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 7, \nL83PI/O, VREF \nBank 7, \nL109P_YI/O, VREF \nBank 7, \nL116P_YI/O, VREF \nBank 7, \nL116P_YI/O, VREF \nBank 7, \nL116P_Y I/O, VREF \nBank 7, \nL116P_Y \nI/O, L#N_Y 7 F1 XC2S150E, \n200E, 300E, \n400E, 600E- I/O, L83N I/O, \nL109N_YI/O, \nL116N_YI/O, \nL116N_YI/O, \nL116N_Y I/O, \nL116N_Y \nI/O 7 G5 - - - I/O I/O I/O I/O I/O\nI/O, L#P_Y 7 G4 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL108P_YI/O, \nL115P_YI/O, \nL115P_YI/O, \nL115P_Y I/O, L115P\nI/O, L#N_Y 7 G3 XC2S150E, \n200E, 300E, \n400E- I/O I/O, \nL108N_YI/O, \nL115N_YI/O, \nL115N_YI/O, \nL115N_Y I/O, L115N\nI/O, L#P_Y 7 G2 XC2S100E, \n150E, 300E, \n600EXC2S600E I/O, L82P_Y I/O, \nL107P_YI/O, L114P I/O, \nL114P_YI/O, L114P I/O, VREF \nBank 7, \nL114P_Y \nI/O, L#N_Y 7 G1 XC2S100E, \n150E, 300E, \n600E- I/O, \nL82N_YI/O, \nL107N_YI/O, L114N I/O, \nL114N_YI/O, L114N I/O, \nL114N_Y \n74 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 7 H5 - - - - - I/O I/O I/O\nI/O, VREF \nBank 7, \nL#P_Y7 H3 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 7, \nL81PI/O, VREF \nBank 7, \nL106PI/O, VREF \nBank 7, \nL113PI/O, VREF \nBank 7, \nL113P_YI/O, VREF \nBank 7, \nL113P_Y I/O, VREF \nBank 7, \nL113P_Y \nI/O, L#N_Y 7 H4 XC2S300E, 400E, 600E - I/O, L81N I/O, L106N I/O, L113N I/O, \nL113N_YI/O, \nL113N_Y I/O, \nL113N_Y \nI/O, L#P_YY 7 H2 All - I/O, \nL80P_YYI/O, \nL105P_YYI/O, \nL112P_YYI/O, \nL112P_YYI/O, \nL112P_YY I/O, \nL112P_YY \nI/O, L#N_YY 7 H1 All - I/O, \nL80N_YYI/O, \nL105N_YYI/O, \nL112N_YYI/O, \nL112N_YYI/O, \nL112N_YY I/O, \nL112N_YY \nI/O 7 J6 - - - - I/O I/O I/O I/O\nI/O, L#P_Y 7 J4 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL104P_YI/O, \nL111P_YI/O, \nL111P_YI/O, \nL111P_Y I/O, L111P\nI/O, L#N_Y 7 J5 XC2S100E, \n150E, 200E, \n300E, 400E- I/O, L79P_Y I/O, \nL104N_YI/O, \nL111N_YI/O, \nL111N_YI/O, \nL111N_Y I/O, L111N\nI/O, L#P_Y 7 J3 XC2S100E, \n150E, 200E, \n300E, 600E- I/O, \nL79N_YI/O, \nL103P_YI/O, \nL110P_YI/O, \nL110P_YI/O, L110P I/O, \nL110P_Y\nI/O, L#N_Y 7 J2 XC2S150E, \n200E, 300E, \n600E- - I/O, \nL103N_YI/O, \nL110N_YI/O, \nL110N_YI/O, L110N I/O, \nL110N_Y\nI/O 7 J1 - - - - I/O I/O I/O I/O\nI/O, L#P 7 K5 XC2S100E, \n150E, 200E, \n300E, \n600E(1)- I/O, \nL78P_YYI/O, \nL102P_YYI/O, \nL109P_YYI/O, \nL109P_YYI/O, L109P I/O, \nL109P_Y\nI/O, L#N 7 K6 XC2S100E, \n150E, 200E, \n300E, \n600E(1)- I/O, \nL78N_YYI/O, \nL102N_YYI/O, \nL109N_YYI/O, \nL109N_YYI/O, L109N I/O, \nL109N_Y\nI/O, VREF \nBank 7, \nL#P_Y7 K3 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 7, \nL77PI/O, VREF \nBank 7, \nL101PI/O, VREF \nBank 7, \nL108PI/O, VREF \nBank 7, \nL108P_YI/O, VREF \nBank 7, \nL108P_Y I/O, VREF \nBank 7, \nL108P_Y \nI/O, L#N_Y 7 K4 XC2S300E, 400E, 600E - I/O, L77N I/O, L101N I/O, L108N I/O, \nL108N_YI/O, \nL108N_Y I/O, \nL108N_Y \nI/O 7 K2 - - - - - I/O I/O I/O\nI/O, L#P_Y 7 K1 XC2S300E, \n400E- - - I/O, L107P I/O, \nL107P_YI/O, \nL107P_Y I/O, L107P\nI/O, L#N_Y 7 L1 XC2S100E, \n150E, 300E, \n400E- I/O, L76P_Y I/O, \nL100P_YI/O, L107N I/O, \nL107N_YI/O, \nL107N_Y I/O, L107N\nI/O, L#P_Y 7 L3 XC2S100E, \n150E, 200E, \n300E, 600EXC2S400E, \n600EI/O, \nL76N_YI/O, \nL100N_YI/O, \nL106P_YI/O, \nL106P_YI/O, VREF \nBank 7, \nL106PI/O, VREF \nBank 7, \nL106P_Y \nI/O, L#N_Y 7 L2 XC2S200E, 300E, 600E - - I/O I/O, \nL106N_YI/O, \nL106N_YI/O, L106N I/O, \nL106N_Y \nI/O 7 L4 - - - - - I/O I/O I/OFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 75\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, \nL#P_YY7 L5 All - I/O, \nL75P_YYI/O, \nL99P_YYI/O, \nL105P_YYI/O, \nL105P_YYI/O, \nL105P_YY I/O, \nL105P_YY \nI/O (IRDY), L#N_YY 7 L6 All - I/O (IRDY), \nL75N_YYI/O (IRDY), \nL99N_YYI/O (IRDY), \nL105N_YYI/O (IRDY), \nL105N_YYI/O (IRDY), \nL105N_YY I/O (IRDY), \nL105N_YY \nI/O (TRDY) 6 M1 - - I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY)\nI/O 6 M2 - - - - - I/O I/O I/O\nI/O, L#P_Y 6 M3 XC2S200E, 300E, 600E - - I/O I/O, \nL104P_YI/O, \nL104P_YI/O, L104P I/O, \nL104P_Y \nI/O, L#N_Y 6 M4 XC2S100E, \n150E, 200E, \n300E, 600EXC2S400E, \n600EI/O, L74P_Y I/O, L98P_Y I/O, \nL104N_YI/O, \nL104N_YI/O, VREF \nBank 6, \nL104NI/O, VREF \nBank 6, \nL104N_Y \nI/O, L#P_Y 6 M5 XC2S100E, \n150E, 300E, \n400E- I/O, \nL74N_YI/O, \nL98N_YI/O, L103P I/O, \nL103P_YI/O, \nL103P_Y I/O, L103P\nI/O, L#N_Y 6 M6 XC2S300E, \n400E- - - I/O, L103N I/O, \nL103N_YI/O, \nL103N_Y I/O, L103N\nI/O 6 N1 - - - - - I/O I/O I/O\nI/O 6 N2 - - I/O, L73P I/O, L97P I/O I/O I/O I/O \nI/O, VREF Bank 6, \nL#P6 N3 XC2S200E, \n400EAll I/O, VREF \nBank 6, \nL73NI/O, VREF \nBank 6, \nL97NI/O, VREF \nBank 6, \nL102P_YI/O, VREF \nBank 6, \nL102PI/O, VREF \nBank 6, \nL102P_YI/O, VREF \nBank 6, \nL102P \nI/O, L#N 6 N4 XC2S100E, \n150E, 200E, \n400E- I/O, L72P_Y I/O, L96P_Y I/O, \nL102N_YI/O, L102N I/O, \nL102N_YI/O, L102N \nI/O, L#P_Y 6 N5 XC2S100E, \n150E, 300E, \n600E- I/O, \nL72N_YI/O, \nL96N_YI/O, L101P I/O, \nL101P_YI/O, L101P I/O, \nL101P_Y\nI/O, L#N_Y 6 N6 XC2S300E, \n600E- - - I/O, L101N I/O, \nL101N_YI/O, L101N I/O, \nL101N_Y\nI/O, L#P_Y 6 P1 XC2S150E, \n200E, 300E, \n600E- - I/O, L95P_Y I/O, \nL100P_YI/O, \nL100P_YI/O, L100P I/O, \nL100P_Y \nI/O, L#N_Y 6 P2 XC2S100E, \n150E, 200E, \n300E, 600E- I/O, L71P_Y I/O, \nL95N_YI/O, \nL100N_YI/O, \nL100N_YI/O, L100N I/O, \nL100N_Y \nI/O 6 R1 XC2S100E, \n150E- I/O, \nL71N_YI/O, L94P_Y I/O I/O I/O I/O\nI/O, L#P_Y 6 P3 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, \nL94N_YI/O, L99P_Y I/O, L99P_Y I/O, L99P_Y I/O, L99P_Y \nI/O, L#N_Y 6 P4 XC2S200E, \n300E, 400E, \n600E- - - I/O, \nL99N_YI/O, \nL99N_YI/O, \nL99N_Y I/O, \nL99N_Y \nI/O, \nL#P_YY6 P5 All - I/O, \nL70P_YYI/O, \nL93P_YYI/O, \nL98P_YYI/O, \nL98P_YYI/O, \nL98P_YY I/O, \nL98P_YY \nI/O, L#N_YY 6 P6 All - I/O, \nL70N_YYI/O, \nL93N_YYI/O, \nL98N_YYI/O, \nL98N_YYI/O, \nL98N_YY I/O, \nL98N_YY FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n76 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#P_Y 6 R2 XC2S300E, \n400E, 600E- I/O, L69P I/O, L92P I/O, L97P I/O, L97P_Y I/O, L97P_Y I/O, L97P_Y \nI/O, VREF Bank 6, \nL#N_Y6 R3 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 6, \nL69NI/O, VREF \nBank 6, \nL92NI/O, VREF \nBank 6, \nL97NI/O, VREF \nBank 6, \nL97N_YI/O, VREF \nBank 6, \nL97N_Y I/O, VREF \nBank 6, \nL97N_Y \nI/O 6 R4 - - - - - I/O I/O I/O\nI/O 6 R5 - - I/O I/O I/O I/O I/O I/O\nI/O, L#P 6 T2 XC2S200E, \n400E, 600EXC2S600E I/O, L68P I/O, L91P I/O, L96P_Y I/O, L96P I/O, L96P_Y I/O, VREF \nBank 6, \nL96P_Y\nI/O, L#N 6 T3 XC2S200E, 400E, 600E - I/O, L68N I/O, L91N I/O, \nL96N_YI/O, L96N I/O, \nL96N_YI/O, \nL96N_Y\nI/O, L#P_Y 6 T4 XC2S150E, 300E, 400E - - I/O, L90P_Y I/O, L95P I/O, L95P_Y I/O, L95P_Y I/O, L95P\nI/O, L#N_Y 6 T5 XC2S150E, 300E, 400E - - I/O, \nL90N_YI/O, L95N I/O, \nL95N_YI/O, \nL95N_Y I/O, L95N\nI/O, L#P_Y 6 T1 XC2S150E, \n200E, 300E, \n400E, 600E- I/O, L67P I/O, L89P_Y I/O, L94P_Y I/O, L94P_Y I/O, L94P_Y I/O, L94P_Y \nI/O, VREF Bank 6, \nL#N_Y6 U1 XC2S150E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 6, \nL67NI/O, VREF \nBank 6, \nL89N_YI/O, VREF \nBank 6, \nL94N_YI/O, VREF \nBank 6, \nL94N_YI/O, VREF \nBank 6, \nL94N_Y I/O, VREF \nBank 6, \nL94N_Y \nI/O 6 U2 XC2S100E - I/O, L66P_Y I/O I/O I/O I/O I/O \nI/O, L#P_Y 6 U3 XC2S100E, \n150E, 200E, \n300E, 400E, \n600E- I/O, \nL66N_YI/O, L88P_Y I/O, L93P_Y I/O, L93P_Y I/O, L93P_Y I/O, L93P_Y \nI/O, L#N_Y 6 U4 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, \nL88N_YI/O, \nL93N_YI/O, \nL93N_YI/O, \nL93N_Y I/O, \nL93N_Y \nI/O 6 V1 - - - - - I/O I/O I/O\nI/O, L#P_Y 6 W1 XC2S100E, \n200E, 300E, \n600E- I/O, L65P_Y I/O, L87P I/O, L92P_Y I/O, L92P_Y I/O, L92P I/O, L92P_Y \nI/O, L#N_Y 6 V2 XC2S100E, \n200E, 300E, \n600EXC2S200E, \n300E, \n400E, 600EI/O, \nL65N_YI/O, L87N I/O, VREF \nBank 6, \nL92N_YI/O, VREF \nBank 6, \nL92N_YI/O, VREF \nBank 6, \nL92NI/O, VREF \nBank 6, \nL92N_Y \nI/O 6 W2 - - I/O I/O I/O I/O I/O I/O \nI/O, L#P_Y 6 V3 XC2S200E, \n300E, 400E- - I/O, L86P I/O, L91P_Y I/O, L91P_Y I/O, L91P_Y I/O, L91P\nI/O, L#N_Y 6 V4 XC2S200E, 300E, 400E - - I/O, L86N I/O, \nL91N_YI/O, \nL91N_YI/O, \nL91N_Y I/O, L91N\nI/O 6 Y1 - - - - - I/O I/O I/O\nI/O, L#P_YY 6 Y2 All - I/O, \nL64P_YYI/O, \nL85P_YYI/O, \nL90P_YYI/O, \nL90P_YYI/O, \nL90P_YY I/O, \nL90P_YY \nI/O, L#N_YY 6 W3 All - I/O, \nL64N_YYI/O, \nL85N_YYI/O, \nL90N_YYI/O, \nL90N_YYI/O, \nL90N_YY I/O, \nL90N_YY \nM1 - U5 - - M1 M1 M1 M1 M1 M1FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 77\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nM0 - AA1 - - M0 M0 M0 M0 M0 M0\nM2 - AB2 - - M2 M2 M2 M2 M2 M2\nI/O, L#N_Y 5 AA3 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, \nL84N_YI/O, \nL89N_YI/O, \nL89N_YI/O, \nL89N_Y I/O, \nL89N_Y \nI/O, L#P_Y 5 AB3 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, L84P_Y I/O, L89P_Y I/O, L89P_Y I/O, L89P_Y I/O, L89P_Y \nI/O 5 AB4 - - - - - I/O I/O I/O\nI/O 5 AA5 XC2S100E, \n150E- I/O, \nL63N_YI/O, \nL83N_YI/O I/O I/O I/O\nI/O, L#N_Y 5 W5 XC2S100E, \n150E, 200E, \n300E, 400E, \n600E- I/O, L63P_Y I/O, L83P_Y I/O, \nL88N_YI/O, \nL88N_YI/O, \nL88N_Y I/O, \nL88N_Y \nI/O, L#P_Y 5 Y5 XC2S200E, \n300E, 400E, \n600E- I/O I/O I/O, L88P_Y I/O, L88P_Y I/O, L88P_Y I/O, L88P_Y \nI/O, L#N_Y 5 AB5 XC2S100E, \n200E, 300E, \n400E, 600EXC2S200E, \n300E, \n400E, 600EI/O, \nL62N_YI/O, L82N I/O, VREF \nBank 5, \nL87N_YI/O, VREF \nBank 5, \nL87N_YI/O, VREF \nBank 5, \nL87N_Y I/O, VREF \nBank 5, \nL87N_Y \nI/O, L#P_Y 5 AB6 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L62P_Y I/O, L82P I/O, L87P_Y I/O, L87P_Y I/O, L87P_Y I/O, L87P_Y \nI/O 5 Y6 - - - - - I/O I/O I/O\nI/O 5 AA6 - - - I/O I/O I/O I/O I/O\nI/O, \nL#N_YY5 V6 All - I/O, \nL61N_YYI/O, \nL81N_YYI/O, \nL86N_YYI/O, \nL86N_YYI/O, \nL86N_YY I/O, \nL86N_YY \nI/O, L#P_YY 5 W6 All - I/O, \nL61P_YYI/O, \nL81P_YYI/O, \nL86P_YYI/O, \nL86P_YYI/O, \nL86P_YY I/O, \nL86P_YY \nI/O, VREF Bank 5, \nL#N_YY5 AB7 All All I/O, VREF \nBank 5, \nL60N_YYI/O, VREF \nBank 5, \nL80N_YYI/O, VREF \nBank 5, \nL85N_YYI/O, VREF \nBank 5, \nL85N_YYI/O, VREF \nBank 5, \nL85N_YY I/O, VREF \nBank 5, \nL85N_YY \nI/O, L#P_YY 5 AA7 All - I/O, \nL60P_YYI/O, \nL80P_YYI/O, \nL85P_YYI/O, \nL85P_YYI/O, \nL85P_YY I/O, \nL85P_YY \nI/O 5 Y7 - - - I/O I/O I/O I/O I/O\nI/O, L#N_Y 5 V7 XC2S300E, \n600E- - I/O, L79N I/O, L84N I/O, \nL84N_YI/O, L84N I/O, \nL84N_Y\nI/O, L#P_Y 5 W7 XC2S300E, \n600E- I/O I/O, L79P I/O, L84P I/O, L84P_Y I/O, L84P I/O, L84P_Y\nI/O, L#N_Y 5 AB8 XC2S100E, \n300E, 600EXC2S600E I/O, \nL59N_YI/O, L78N I/O, L83N I/O, \nL83N_YI/O, L83N I/O, VREF \nBank 5, \nL83N_Y \nI/O, L#P_Y 5 AA8 XC2S100E, 300E, 600E - I/O, L59P_Y I/O, L78P I/O, L83P I/O, L83P_Y I/O, L83P I/O, L83P_Y \nI/O 5 Y8 - - - - - I/O I/O I/OFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n78 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, VREF \nBank 5, \nL#N_Y5 V8 XC2S100E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 5, \nL58N_YI/O, VREF \nBank 5, \nL77NI/O, VREF \nBank 5, \nL82N_YI/O, VREF \nBank 5, \nL82N_YI/O, VREF \nBank 5, \nL82N_Y I/O, VREF \nBank 5, \nL82N_Y \nI/O, L#P_Y 5 W8 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L58P_Y I/O, L77P I/O, L82P_Y I/O, L82P_Y I/O, L82P_Y I/O, L82P_Y \nI/O, L#N_Y 5 AB9 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL57N_YI/O, L76N I/O, \nL81N_YI/O, \nL81N_YI/O, \nL81N_Y I/O, \nL81N_Y \nI/O, L#P_Y 5 AA9 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L57P_Y I/O, L76P I/O, L81P_Y I/O, L81P_Y I/O, L81P_Y I/O, L81P_Y \nI/O 5AB10 - - - - I/O I/O I/O I/O\nI/O, L#N_Y 5 W9 XC2S150E, \n300E, 400E, \n600E- - I/O, \nL75N_YI/O, L80N I/O, \nL80N_YI/O, \nL80N_Y I/O, \nL80N_Y \nI/O, L#P_Y 5 Y9 XC2S100E, \n150E, 300E, \n400E, 600E- I/O, \nL56N_YI/O, L75P_Y I/O, L80P I/O, L80P_Y I/O, L80P_Y I/O, L80P_Y \nI/O, L#N_Y 5 V9 XC2S100E, \n150E, 300E, \n400E, 600E- I/O, L56P_Y I/O, \nL74N_YI/O, L79N I/O, \nL79N_YI/O, \nL79N_Y I/O, \nL79N_Y \nI/O, L#P_Y 5 U9 XC2S150E, \n300E, 400E, \n600E- - I/O, L74P_Y I/O, L79P I/O, L79P_Y I/O, L79P_Y I/O, L79P_Y \nI/O 5AA10 - - - - I/O I/O I/O I/O\nI/O, L#N_Y 5 W10 XC2S200E, \n300E, 400E, \n600E- I/O, L55N I/O, L73N I/O, \nL78N_YI/O, \nL78N_YI/O, \nL78N_Y I/O, \nL78N_Y \nI/O, L#P_Y 5 Y10 XC2S200E, \n300E, 400E, \n600E- I/O, L55P I/O, L73P I/O, L78P_Y I/O, L78P_Y I/O, L78P_Y I/O, L78P_Y \nI/O, VREF Bank 5, L#N_Y 5 V10 XC2S200E, \n300E, 400E, \n600EAll I/O, VREF \nBank 5, \nL54NI/O, VREF \nBank 5, \nL72NI/O, VREF \nBank 5, \nL77N_YI/O, VREF \nBank 5, \nL77N_YI/O, VREF \nBank 5, \nL77N_Y I/O, VREF \nBank 5, \nL77N_Y \nI/O, L#P_Y 5 U10 XC2S200E, \n300E, 400E, \n600E- I/O, L54P I/O, L72P I/O, L77P_Y I/O, L77P_Y I/O, L77P_Y I/O, L77P_Y \nI/O 5 U11 - - - - - I/O I/O I/O\nI/O 5 V11 - - - - I/O I/O I/O I/O \nI/O, L#N 5 W11 XC2S200E, \n400E- I/O I/O, L71N I/O, \nL76N_YI/O, L76N I/O, \nL76N_YI/O, L76N \nI/O, L#P 5 Y11 XC2S200E, \n400EXC2S400E, \n600E- I/O, L71P I/O, L76P_Y I/O, L76P I/O, VREF \nBank 5, \nL76P_YI/O, VREF \nBank 5, \nL76P \nI/O 5AA11 - - - - - I/O I/O I/O\nI/O (DLL), \nL#N5AB11 - - I/O (DLL), \nL53NI/O (DLL), \nL70NI/O (DLL), \nL75NI/O (DLL), \nL75NI/O (DLL), \nL75NI/O (DLL), \nL75N\nGCK1, I 5AB12 - - GCK1, I GCK1, I GCK1, I GCK1, I GCK1, I GCK1, IFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 79\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nGCK0, I 4AA12 - - GCK0, I GCK0, I GCK0, I GCK0, I GCK0, I GCK0, I\nI/O (DLL), \nL#P4 Y12 - - I/O (DLL), \nL53PI/O (DLL), \nL70PI/O (DLL), \nL75PI/O (DLL), \nL75PI/O (DLL), \nL75PI/O (DLL), \nL75P\nI/O 4 W12 - - - - - I/O I/O I/O\nI/O, L#N 4 V12 XC2S150E, \n300E, 600E- - I/O, \nL69N_YI/O, L74N I/O, \nL74N_YI/O, L74N I/O, \nL74N_Y \nI/O, L#P 4 U12 XC2S150E, 300E, 600E XC2S400E, \n600EI/O, L52N I/O, L69P_Y I/O, L74P I/O, L74P_Y I/O, VREF \nBank 4, \nL74PI/O, VREF \nBank 4, \nL74P_Y \nI/O, L#N 4AB13 XC2S300E, \n600E- I/O, L52P I/O I/O, L73N I/O, \nL73N_YI/O, L73N I/O, \nL73N_Y\nI/O, L#P 4AA13 XC2S300E, \n600E- - - I/O, L73P I/O, L73P_Y I/O, L73P I/O, L73P_Y\nI/O 4 Y13 - - - - - I/O I/O I/O\nI/O, L#N 4 W13 XC2S200E, \n300E, 400E, \n600E- I/O, L51N I/O, L68N I/O, \nL72N_YI/O, \nL72N_YI/O, \nL72N_Y I/O, \nL72N_Y \nI/O, VREF \nBank 4, \nL#P4 V13 XC2S200E, \n300E, 400E, \n600EAll I/O, VREF \nBank 4, \nL51PI/O, VREF \nBank 4, \nL68PI/O, VREF \nBank 4, \nL72P_YI/O, VREF \nBank 4, \nL72P_YI/O, VREF \nBank 4, \nL72P_Y I/O, VREF \nBank 4, \nL72P_Y \nI/O 4 U13 - - I/O, L50N I/O, L67N I/O I/O I/O I/O\nI/O, L#N 4AB14 - - I/O, L50P I/O, L67P I/O, L71N I/O, L71N I/O, L71N I/O, L71N \nI/O, L#P 4AA14 - - - - I/O, L71P I/O, L71P I/O, L71P I/O, L71P \nI/O 4AB15 - - - - I/O I/O I/O I/O\nI/O, L#N 4 Y14 XC2S100E, \n150E, 200E- I/O, \nL49N_YI/O, \nL66N_YI/O, \nL70N_YI/O, L70N I/O, L70N I/O, L70N \nI/O, L#P 4 W14 XC2S100E, 150E, 200E - I/O, L49P_Y I/O, L66P_Y I/O, L70P_Y I/O, L70P I/O, L70P I/O, L70P \nI/O, L#N 4 U14 XC2S150E, \n200E- - I/O, \nL65N_YI/O, \nL69N_YI/O, L69N I/O, L69N I/O, L69N \nI/O, L#P 4 V14 XC2S150E, \n200E- - I/O, L65P_Y I/O, L69P_Y I/O, L69P I/O, L69P I/O, L69P \nI/O, L#N 4AA15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL48N_YI/O, L64N I/O, \nL68N_YI/O, \nL68N_YI/O, \nL68N_Y I/O, \nL68N_Y \nI/O, L#P 4 Y15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L48P_Y I/O, L64P I/O, L68P_Y I/O, L68P_Y I/O, L68P_Y I/O, L68P_Y \nI/O, L#N 4 W15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL47N_YI/O, L63N I/O, \nL67N_YI/O, \nL67N_YI/O, \nL67N_Y I/O, \nL67N_Y \nI/O, VREF Bank 4, L#P 4 V15 XC2S100E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 4, \nL47P_YI/O, VREF \nBank 4, \nL63PI/O, VREF \nBank 4, \nL67P_YI/O, VREF \nBank 4, \nL67P_YI/O, VREF \nBank 4, \nL67P_Y I/O, VREF \nBank 4, \nL67P_Y \nI/O 4AB16 - - - - - I/O I/O I/O\nI/O 4AB17 - - I/O I/O I/O I/O I/O I/O FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n80 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#N 4AA16 XC2S150E, \n200E, 400EXC2S600E I/O, L46N I/O, \nL62N_YI/O, \nL66N_YI/O, L66N I/O, \nL66N_YI/O, VREF \nBank 4, \nL66N \nI/O, L#P 4 Y16 XC2S150E, 200E, 400E - I/O, L46P I/O, L62P_Y I/O, L66P_Y I/O, L66P I/O, L66P_Y I/O, L66P \nI/O, L#N 4 W16 XC2S150E, \n200E- - I/O, \nL61N_YI/O, \nL65N_YI/O, L65N I/O, L65N I/O, L65N \nI/O, L#P 4 V16 XC2S150E, \n200E- - I/O, L61P_Y I/O, L65P_Y I/O, L65P I/O, L65P I/O, L65P \nI/O, L#N_YY 4AA17 All - I/O, \nL45N_YYI/O, \nL60N_YYI/O, \nL64N_YYI/O, \nL64N_YYI/O, \nL64N_YY I/O, \nL64N_YY \nI/O, VREF Bank 4, \nL#P_YY4 Y17 All All I/O, VREF \nBank 4, \nL45P_YYI/O, VREF \nBank 4, \nL60P_YYI/O, VREF \nBank 4, \nL64P_YYI/O, VREF \nBank 4, \nL64P_YYI/O, VREF \nBank 4, \nL64P_YY I/O, VREF \nBank 4, \nL64P_YY \nI/O 4AB18 XC2S100E - I/O, \nL44N_YI/O I/O I/O I/O I/O\nI/O, L#N 4 W17 XC2S100E, 400E, 600E - I/O, L44P_Y I/O, L59N I/O, L63N I/O, L63N I/O, \nL63N_YI/O, \nL63N_Y\nI/O, L#P 4 V17 XC2S400E, \n600E- - I/O, L59P I/O, L63P I/O, L63P I/O, L63P_Y I/O, L63P_Y\nI/O 4AA18 - - - - - I/O I/O I/O\nI/O, L#N 4 Y18 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL43N_YI/O, L58N I/O, \nL62N_YI/O, \nL62N_YI/O, \nL62N_Y I/O, \nL62N_Y \nI/O, L#P 4 W18 XC2S100E, \n200E, 300E, \n400E, 600EXC2S200E, \n300E, \n400E, 600EI/O, L43P_Y I/O, L58P I/O, VREF \nBank 4, \nL62P_YI/O, VREF \nBank 4, \nL62P_YI/O, VREF \nBank 4, \nL62P_Y I/O, VREF \nBank 4, \nL62P_Y \nI/O 4AB19 - - I/O I/O I/O I/O I/O I/O\nI/O, L#N 4AA19 XC2S150E, \n400E- - I/O, \nL57N_YI/O, L61N I/O, L61N I/O, \nL61N_YI/O, L61N \nI/O, L#P 4 Y19 XC2S150E, \n400E- - I/O, L57P_Y I/O, L61P I/O, L61P I/O, L61P_Y I/O, L61P \nI/O 4AB21 - - - - - I/O I/O I/O\nI/O, \nL#N_YY4AB20 All - I/O, \nL42N_YYI/O, \nL56N_YYI/O, \nL60N_YYI/O, \nL60N_YYI/O, \nL60N_YY I/O, \nL60N_YY \nI/O, L#P_YY 4AA20 All - I/O, \nL42P_YYI/O, \nL56P_YYI/O, \nL60P_YYI/O, \nL60P_YYI/O, \nL60P_YY I/O, \nL60P_YY \nDONE 3 W20 - - DONE DONE DONE DONE DONE DONE\nPROGRAM - Y21 - - PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM PROGRAM\nI/O (INIT), \nL#N_YY3 W21 All - I/O (INIT), \nL41N_YYI/O (INIT), \nL55N_YYI/O (INIT), \nL59N_YYI/O (INIT), \nL59N_YYI/O (INIT), \nL59N_YY I/O (INIT), \nL59N_YY \nI/O (D7), \nL#P_YY3 Y22 All - I/O (D7), \nL41P_YYI/O (D7), \nL55P_YYI/O (D7), \nL59P_YYI/O (D7), \nL59P_YYI/O (D7), \nL59P_YY I/O (D7), \nL59P_YY \nI/O 3 W22 - - - - - I/O I/O I/O\nI/O 3 V21 - - - I/O I/O I/O I/O I/OFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 81\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#N 3 V19 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL54N_YI/O, \nL58N_YI/O, \nL58N_YI/O, \nL58N_Y I/O, L58N\nI/O, L#P 3 V20 XC2S150E, \n200E, 300E, \n400E- I/O I/O, L54P_Y I/O, L58P_Y I/O, L58P_Y I/O, L58P_Y I/O, L58P\nI/O, L#N 3 V22 XC2S100E, \n200E, 300E, \n600EXC2S200E, \n300E, \n400E, 600EI/O, \nL40N_YI/O, L53N I/O, VREF \nBank 3, \nL57N_YI/O, VREF \nBank 3, \nL57N_YI/O, VREF \nBank 3, \nL57NI/O, VREF \nBank 3, \nL57N_Y \nI/O, L#P 3 U22 XC2S100E, \n200E, 300E, \n600E- I/O, L40P_Y I/O, L53P I/O, L57P_Y I/O, L57P_Y I/O, L57P I/O, L57P_Y \nI/O 3 U21 - - - - - I/O I/O I/O\nI/O 3 U20 - - - I/O I/O I/O I/O I/O\nI/O, L#N 3 U18 XC2S100E, \n200E, 300E, \n600E- I/O, \nL39N_YI/O, L52N I/O, \nL56N_YI/O, \nL56N_YI/O, L56N I/O, \nL56N_Y \nI/O, L#P 3 U19 XC2S100E, \n200E, 300E, \n600E- I/O, L39P_Y I/O, L52P I/O, L56P_Y I/O, L56P_Y I/O, L56P I/O, L56P_Y \nI/O, VREF Bank 3, \nL#N3 T21 XC2S150E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 3, \nL38NI/O, VREF \nBank 3, \nL51N_YI/O, VREF \nBank 3, \nL55N_YI/O, VREF \nBank 3, \nL55N_YI/O, VREF \nBank 3, \nL55N_Y I/O, VREF \nBank 3, \nL55N_Y \nI/O, L#P 3 T22 XC2S150E, \n200E, 300E, \n400E, 600E- I/O, L38P I/O, L51P_Y I/O, L55P_Y I/O, L55P_Y I/O, L55P_Y I/O, L55P_Y \nI/O 3 T20 - - - I/O I/O I/O I/O I/O\nI/O, L#N 3 T18 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL50N_YI/O, \nL54N_YI/O, \nL54N_YI/O, \nL54N_Y I/O, L54N\nI/O, L#P 3 T19 XC2S150E, \n200E, 300E, \n400E- I/O I/O, L50P_Y I/O, L54P_Y I/O, L54P_Y I/O, L54P_Y I/O, L54P\nI/O, L#N 3 R21 XC2S100E, \n150E, 300E, \n600EXC2S600E I/O, \nL37N_YI/O, \nL49N_YI/O, L53N I/O, \nL53N_YI/O, L53N I/O, VREF \nBank 3, \nL53N_Y \nI/O, L#P 3 R22 XC2S100E, \n150E, 300E, \n600E- I/O, L37P_Y I/O, L49P_Y I/O, L53P I/O, L53P_Y I/O, L53P I/O, L53P_Y \nI/O 3 R20 - - - - - I/O I/O I/O\nI/O, VREF Bank 3, \nL#N3 R18 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 3, \nL36NI/O, VREF \nBank 3, \nL48NI/O, VREF \nBank 3, \nL52NI/O, VREF \nBank 3, \nL52N_YI/O, VREF \nBank 3, \nL52N_Y I/O, VREF \nBank 3, \nL52N_Y \nI/O (D6), L#P 3 R19 XC2S300E, 400E, 600E - I/O (D6), \nL36PI/O (D6), \nL48PI/O (D6), \nL52PI/O (D6), \nL52P_YI/O (D6), \nL52P_Y I/O (D6), \nL52P_Y \nI/O (D5), L#N_YY 3 P22 All - I/O (D5), \nL35N_YYI/O (D5), \nL47N_YYI/O (D5), \nL51N_YYI/O (D5), \nL51N_YYI/O (D5) \nL51N_YY I/O (D5), \nL51N_YY \nI/O, L#P_YY 3 P21 All - I/O, \nL35P_YYI/O, \nL47P_YYI/O, \nL51P_YYI/O, \nL51P_YYI/O, \nL51P_YY I/O, \nL51P_YY FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n82 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 3 P20 - - - - I/O I/O I/O I/O\nI/O, L#N 3 P18 XC2S150E, \n200E, 300E, \n400E- - I/O, \nL46N_YI/O, \nL50N_YI/O, \nL50N_YI/O, \nL50N_Y I/O, L50N\nI/O, L#P 3 P19 XC2S100E, \n150E, 200E, \n300E, 400E- I/O, \nL34N_YI/O, L46P_Y I/O, L50P_Y I/O, L50P_Y I/O, L50P_Y I/O, L50P\nI/O, L#N 3 N22 XC2S100E, \n150E, 200E, \n300E, 600E- I/O, L34P_Y I/O, \nL45N_YI/O, \nL49N_YI/O, \nL49N_YI/O, L49N I/O, \nL49N_Y \nI/O, L#P 3 N21 XC2S150E, \n200E, 300E, \n600E- - I/O, L45P_Y I/O, L49P_Y I/O, L49P_Y I/O, L49P I/O, L49P_Y \nI/O 3 P17 - - - - I/O I/O I/O I/O\nI/O, L#N 3 N19 XC2S100E, \n150E, 200E, \n300E, \n600E(1)- I/O, \nL33N_YYI/O, \nL44N_YYI/O, \nL48N_YYI/O, \nL48N_YYI/O, L48N I/O, \nL48N_Y\nI/O, L#P 3 N20 XC2S100E, \n150E, 200E, \n300E, \n600E(1)- I/O, \nL33P_YYI/O, \nL44P_YYI/O, \nL48P_YYI/O, \nL48P_YYI/O, L48P I/O, L48P_Y\nI/O, VREF \nBank 3, \nL#N3 N18 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 3, \nL32NI/O, VREF \nBank 3, \nL43NI/O, VREF \nBank 3, \nL47NI/O, VREF \nBank 3, \nL47N_YI/O, VREF \nBank 3, \nL47N_Y I/O, VREF \nBank 3, \nL47N_Y \nI/O (D4), L#P 3 N17 XC2S300E, 400E, 600E - I/O (D4), \nL32PI/O (D4), \nL43PI/O (D4), \nL47PI/O (D4), \nL47P_YI/O (D4), \nL47P_Y I/O (D4), \nL47P_Y \nI/O 3 M22 - - - - - I/O I/O I/O\nI/O, L#N 3 M20 XC2S300E, \n400E- - - I/O, L46N I/O, \nL46N_YI/O, \nL46N_Y I/O, L46N\nI/O, L#P 3 M21 XC2S100E, \n150E, 300E, \n400E- I/O, \nL31N_YI/O, \nL42N_YI/O, L46P I/O, L46P_Y I/O, L46P_Y I/O, L46P\nI/O, L#N 3 M18 XC2S100E, \n150E, 200E, \n300E, 600EXC2S400E, \n600EI/O, L31P_Y I/O, L42P_Y I/O, \nL45N_YI/O, \nL45N_YI/O, VREF \nBank 3, \nL45NI/O, VREF \nBank 3, \nL45N_Y\nI/O, L#P 3 M19 XC2S200E, 300E, 600E - - I/O I/O, L45P_Y I/O, L45P_Y I/O, L45P I/O, L45P_Y\nI/O 3 M17 - - - - - I/O I/O I/O\nI/O (TRDY) 3 L22 - - I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY) I/O (TRDY)\nI/O (IRDY), L#N_YY 2 L21 All - I/O (IRDY), \nL30N_YYI/O (IRDY), \nL41N_YYI/O (IRDY), \nL44N_YYI/O (IRDY), \nL44N_YYI/O (IRDY), \nL44N_YYI/O (IRDY), \nL44N_YY\nI/O, L#P_YY 2 L20 All - I/O, \nL30P_YYI/O, \nL41P_YYI/O, \nL44P_YYI/O, \nL44P_YYI/O, \nL44P_YYI/O, \nL44P_YY\nI/O 2 L19 - - - - - I/O I/O I/O\nI/O, L#N 2 L18 XC2S200E, 300E, 600E - - I/O I/O, \nL43N_YI/O, \nL43N_YI/O, L43N I/O, \nL43N_YFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 83\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#P 2 L17 XC2S100E, \n150E, 200E, \n300E, 600EXC2S400E, \n600EI/O, \nL29N_YI/O, \nL40N_YI/O, L43P_Y I/O, L43P_Y I/O, VREF \nBank 2, \nL43PI/O, VREF \nBank 2, \nL43P_Y\nI/O, L#N 2 K22 XC2S100E, \n150E, 300E, \n400E- I/O, L29P_Y I/O, L40P_Y I/O, L42N I/O, \nL42N_YI/O, \nL42N_YI/O, L42N\nI/O, L#P 2 K21 XC2S300E, \n400E- - - I/O, L42P I/O, L42P_Y I/O, L42P_Y I/O, L42P\nI/O 2 K20 - - - - - I/O I/O I/O\nI/O (D3) 2 K19 - - I/O (D3) I/O (D3), \nL39NI/O (D3) I/O (D3) I/O (D3) I/O (D3)\nI/O, VREF Bank 2, \nL#N2 K18 XC2S100E, \n200E, 400EAll I/O, VREF \nBank 2, \nL28N_YI/O, VREF \nBank 2, \nL39PI/O, VREF \nBank 2, \nL41N_YI/O, VREF \nBank 2, \nL41NI/O, VREF \nBank 2, \nL41N_YI/O, VREF \nBank 2, \nL41N\nI/O, L#P 2 K17 XC2S100, \n150E, 200E, \n400E- I/O, L28P_Y I/O, \nL38N_YI/O, L41P_Y I/O, L41P I/O, L41P_Y I/O, L41P\nI/O, L#N 2 J22 XC2S150E, 300E, 600E - I/O I/O, L38P_Y I/O, L40N I/O, \nL40N_YI/O, L40N I/O, \nL40N_Y \nI/O, L#P 2 J21 XC2S300E, \n600E- - - I/O, L40P I/O, L40P_Y I/O, L40P I/O, L40P_Y \nI/O, L#N 2 J20 XC2S150E, \n200E, 300E, \n600E- - I/O, \nL37N_YI/O, \nL39N_YI/O, \nL39N_YI/O, L39N I/O, \nL39N_Y \nI/O, L#P 2 J19 XC2S100E, \n150E, 200E, \n300E, 600E- I/O, \nL27N_YI/O, L37P_Y I/O, L39P_Y I/O, L39P_Y I/O, L39P I/O, L39P_Y \nI/O 2 H22 XC2S100E, \n150E- I/O, L27P_Y I/O, \nL36N_YI/O I/O I/O I/O\nI/O, L#N 2 J18 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, L36P_Y I/O, \nL38N_YI/O, \nL38N_YI/O, \nL38N_Y I/O, \nL38N_Y \nI/O, L#P 2 J17 XC2S200E, \n300E, 400E, \n600E- - - I/O, L38P_Y I/O, L38P_Y I/O, L38P_Y I/O, L38P_Y \nI/O, L#N 2 H21 XC2S150E, \n200E, 300E, \n400E, 600E- I/O I/O, \nL35N_YI/O, \nL37N_YI/O, \nL37N_YI/O, \nL37N_Y I/O, \nL37N_Y \nI/O (D2), \nL#P2 H20 XC2S150E, \n200E, 300E, \n400E, 600E- I/O (D2) I/O (D2), \nL35P_YI/O (D2), \nL37P_YI/O (D2), \nL37P_YI/O (D2), \nL37P_Y I/O (D2), \nL37P_Y \nI/O (D1), \nL#N2 H19 XC2S300E, 400E, 600E - I/O (D1), \nL26NI/O (D1), \nL34NI/O (D1), \nL36NI/O (D1), \nL36N_YI/O (D1), \nL36N_Y I/O (D1), \nL36N_Y \nI/O, VREF Bank 2, \nL#P2 H18 XC2S300E, \n400E, 600EAll I/O, VREF \nBank 2, \nL26PI/O, VREF \nBank 2, \nL34PI/O, VREF \nBank 2, \nL36PI/O, VREF \nBank 2, \nL36P_YI/O, VREF \nBank 2, \nL36P_Y I/O, VREF \nBank 2, \nL36P_Y \nI/O 2 G22 - - - - - I/O I/O I/O\nI/O 2 F22 - - I/O I/O I/O I/O I/O I/OFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n84 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#N 2 G21 XC2S200E, \n400E, 600EXC2S600E I/O, L25N I/O, L33N I/O, \nL35N_YI/O, L35N I/O, \nL35N_YI/O, VREF \nBank 2, \nL35N_Y\nI/O, L#P 2 G20 XC2S200E, 400E, 600E - I/O, L25P I/O, L33P I/O, L35P_Y I/O, L35P I/O, L35P_Y I/O, L35P_Y\nI/O, L#N 2 G19 XC2S150E, \n300E- - I/O, \nL32N_YI/O, L34N I/O, \nL34N_YI/O, L34N I/O, L34N\nI/O, L#P 2 G18 XC2S150E, \n300E- - I/O, L32P_Y I/O, L34P I/O, L34P_Y I/O, L34P I/O, L34P\nI/O, L#N 2 E22 XC2S150E, \n200E, 300E, \n400E, 600E- I/O, L24N I/O, \nL31N_YI/O, \nL33N_YI/O, \nL33N_YI/O, \nL33N_Y I/O, \nL33N_Y \nI/O, VREF \nBank 2, L#P2 F21 XC2S150E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 2, \nL24PI/O, VREF \nBank 2, \nL31P_YI/O, VREF \nBank 2, \nL33P_YI/O, VREF \nBank 2, \nL33P_YI/O, VREF \nBank 2, \nL33P_Y I/O, VREF \nBank 2, \nL33P_Y \nI/O 2 E21 XC2S100E - I/O, \nL23N_YI/O I/O I/O I/O I/O\nI/O, L#N 2 F20 XC2S100E, \n150E, 200E, \n300E, 400E, \n600E- I/O, L23P_Y I/O, \nL30N_YI/O, \nL32N_YI/O, \nL32N_YI/O, \nL32N_YI/O, \nL32N_Y\nI/O, L#P 2 F19 XC2S150E, \n200E, 300E, \n400E, 600E- - I/O, L30P_Y I/O, L32P_Y I/O, L32P_Y I/O, L32P_Y I/O, L32P_Y\nI/O 2 F18 - - - - - I/O I/O I/O\nI/O, L#N 2 D22 XC2S100E, \n200E, 300E, \n600E- I/O, \nL22N_YI/O, L29N I/O, \nL31N_YI/O, \nL31N_YI/O, L31N I/O, \nL31N_Y\nI/O, L#P 2 D21 XC2S100E, \n200E, 300E, \n600EXC2S200E, \n300E, \n400E, 600EI/O, L22P_Y I/O, L29P I/O, VREF \nBank 2, \nL31P_YI/O, VREF \nBank 2, \nL31P_YI/O, VREF \nBank 2, \nL31PI/O, VREF \nBank 2, \nL31P_Y\nI/O, L#N 2 E20 XC2S200E, 300E, 400E - I/O I/O, L28N I/O, \nL30N_YI/O, \nL30N_YI/O, \nL30N_Y I/O, L30N\nI/O, L#P 2 E19 XC2S200E, 300E, 400E - - I/O, L28P I/O, L30P_Y I/O, L30P_Y I/O, L30P_Y I/O, L30P\nI/O 2 D20 - - - - - I/O I/O I/O\nI/O (DIN, \nD0), \nL#N_YY2 C22 All - I/O (DIN, \nD0), \nL21N_YYI/O (DIN, \nD0), \nL27N_YYI/O (DIN, \nD0), \nL29N_YYI/O (DIN, \nD0), \nL29N_YYI/O (DIN, \nD0), \nL29N_YY I/O (DIN, \nD0), \nL29N_YY \nI/O (DOUT, BUSY), \nL#P_YY2 C21 All - I/O (DOUT, \nBUSY), \nL21P_YYI/O (DOUT, \nBUSY), \nL27P_YYI/O (DOUT, \nBUSY), \nL29P_YYI/O (DOUT, \nBUSY), \nL29P_YYI/O (DOUT, \nBUSY), \nL29P_YY I/O (DOUT, \nBUSY), \nL29P_YY \nCCLK 2 B22 - - CCLK CCLK CCLK CCLK CCLK CCLK\nTDO 2 A21 - - TDO TDO TDO TDO TDO TDO\nTDI - C19 - - TDI TDI TDI TDI TDI TDI\nI/O (CS), \nL#P_YY1 B20 All - I/O (CS), \nL20P_YYI/O (CS), \nL26P_YYI/O (CS), \nL28P_YYI/O (CS), \nL28P_YYI/O (CS), \nL28P_YY I/O (CS), \nL28P_YY FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 85\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O \n(WRITE ), \nL#N_YY1 A20 All - I/O \n(WRITE ), \nL20N_YYI/O \n(WRITE ), \nL26N_YYI/O \n(WRITE ), \nL28N_YYI/O \n(WRITE ), \nL28N_YYI/O \n(WRITE ), \nL28N_YY I/O \n(WRITE ), \nL28N_YY \nI/O 1 D18 - - - - - I/O I/O I/O\nI/O 1 C18 - - - I/O I/O I/O I/O I/O\nI/O, L#P 1 B19 XC2S200E, \n300E, 400E, \n600E- - I/O, L25P I/O, L27P_Y I/O, L27P_Y I/O, L27P_Y I/O, L27P_Y \nI/O, L#N 1 A19 XC2S200E, \n300E, 400E, \n600E- I/O I/O, L25N I/O, \nL27N_YI/O, \nL27N_YI/O, \nL27N_Y I/O, \nL27N_Y \nI/O, L#P 1 B18 XC2S100E, \n200E, 300E, \n400E, 600EXC2S200E, \n300E, \n400E, 600EI/O, L19P_Y I/O, L24P I/O, VREF \nBank 1, \nL26P_YI/O, VREF \nBank 1, \nL26P_YI/O, VREF \nBank 1, \nL26P_Y I/O, VREF \nBank 1, \nL26P_Y \nI/O, L#N 1 A18 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL19N_YI/O, L24N I/O, \nL26N_YI/O, \nL26N_YI/O, \nL26N_Y I/O, \nL26N_Y \nI/O 1 D17 - - - - - I/O I/O I/O\nI/O 1 C17 - - - I/O I/O I/O I/O I/O\nI/O, \nL#P_YY1 B17 All - I/O, \nL18P_YYI/O, \nL23P_YYI/O, \nL25P_YYI/O, \nL25P_YYI/O, \nL25P_YY I/O, \nL25P_YY \nI/O, L#N_YY 1 A17 All - I/O, \nL18N_YYI/O, \nL23N_YYI/O, \nL25N_YYI/O, \nL25N_YYI/O, \nL25N_YY I/O, \nL25N_YY \nI/O, VREF Bank 1, \nL#P_YY1 E16 All All I/O, VREF \nBank 1, \nL17P_YYI/O, VREF \nBank 1, \nL22P_YYI/O, VREF \nBank 1, \nL24P_YYI/O, VREF \nBank 1, \nL24P_YYI/O, VREF \nBank 1, \nL24P_YY I/O, VREF \nBank 1, \nL24P_YY \nI/O, L#N_YY 1 E17 All - I/O, \nL17N_YYI/O, \nL22N_YYI/O, \nL24N_YYI/O, \nL24N_YYI/O, \nL24N_YY I/O, \nL24N_YY \nI/O 1 E15 - - - I/O I/O I/O I/O I/O\nI/O, L#P 1 D16 XC2S300E, \n600E- - I/O, L21P I/O, L23P I/O, L23P_Y I/O, L23P I/O, L23P_Y \nI/O, L#N 1 C16 XC2S300E, \n600E- I/O I/O, L21N I/O, L23N I/O, \nL23N_YI/O, L23N I/O, \nL23N_Y \nI/O, L#P 1 B16 XC2S100E, 300E, 600E XC2S600E I/O, L16P_Y I/O, L20P I/O, L22P I/O, L22P_Y I/O, L22P I/O, VREF \nBank 1, \nL22P_Y \nI/O, L#N 1 A16 XC2S100E, 300E, 600E - I/O, \nL16N_YI/O, L20N I/O, L22N I/O, \nL22N_YI/O, L22N I/O, \nL22N_Y \nI/O 1 F14 - - - - - I/O I/O I/O\nI/O, VREF \nBank 1, \nL#P1 D15 XC2S100E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 1, \nL15P_YI/O, VREF \nBank 1, \nL19PI/O, VREF \nBank 1, \nL21P_YI/O, VREF \nBank 1, \nL21P_YI/O, VREF \nBank 1, \nL21P_Y I/O, VREF \nBank 1, \nL21P_Y \nI/O, L#N 1 C15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL15N_YI/O, L19N I/O, \nL21N_YI/O, \nL21N_YI/O, \nL21N_Y I/O, \nL21N_Y \nI/O, L#P 1 B15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L14P_Y I/O, L18P I/O, L20P_Y I/O, L20P_Y I/O, L20P_Y I/O, L20P_Y FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n86 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L#N 1 A15 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, \nL14N_YI/O, L18N I/O, \nL20N_YI/O, \nL20N_YI/O, \nL20N_Y I/O, \nL20N_Y \nI/O 1 E14 - - - - I/O I/O I/O I/O\nI/O, L#P 1 D14 XC2S150E, \n300E, 400E, \n600E- - I/O, L17P_Y I/O, L19P I/O, L19P_Y I/O, L19P_Y I/O, L19P_Y \nI/O, L#N 1 C14 XC2S100E, \n150E, 300E, \n400E, 600E- I/O, L13P_Y I/O, \nL17N_YI/O, L19N I/O, \nL19N_YI/O, \nL19N_Y I/O, \nL19N_Y \nI/O, L#P 1 B14 XC2S100E, \n150E, 300E, \n400E, 600E- I/O, \nL13N_YI/O, L16P_Y I/O, L18P I/O, L18P_Y I/O, L18P_Y I/O, L18P_Y \nI/O, L#N 1 A14 XC2S150E, \n300E, 400E, \n600E- - I/O, \nL16N_YI/O, L18N I/O, \nL18N_YI/O, \nL18N_Y I/O, \nL18N_Y \nI/O 1 E13 - - - - I/O I/O I/O I/O\nI/O, L#P 1 D13 XC2S200E, \n300E, 400E, \n600E- I/O, L12P I/O, L15P I/O, L17P_Y I/O, L17P_Y I/O, L17P_Y I/O, L17P_Y \nI/O, L#N 1 C13 XC2S200E, \n300E, 400E, \n600E- I/O, L12N I/O, L15N I/O, \nL17N_YI/O, \nL17N_YI/O, \nL17N_Y I/O, \nL17N_Y \nI/O, VREF \nBank 1, L#P1 B13 XC2S200E, \n300E, 400E, \n600EAll I/O, VREF \nBank 1, \nL11PI/O, VREF \nBank 1, \nL14PI/O, VREF \nBank 1, \nL16P_YI/O, VREF \nBank 1, \nL16P_YI/O, VREF \nBank 1, \nL16P_Y I/O, VREF \nBank 1, \nL16P_Y \nI/O, L#N 1 A13 XC2S200E, \n300E, 400E, \n600E- I/O, L11N I/O, L14N I/O, \nL16N_YI/O, \nL16N_YI/O, \nL16N_Y I/O, \nL16N_Y \nI/O 1 F13 - - - - - I/O I/O I/O\nI/O, L#P 1 C12 XC2S300E, \n600E- - - I/O, L15P I/O, L15P_Y I/O, L15P I/O, L15P_Y \nI/O, L#N 1 B12 XC2S300E, \n600E- I/O, L10P I/O I/O, L15N I/O, \nL15N_YI/O, L15N I/O, \nL15N_Y \nI/O, L#P 1 D12 XC2S150E, 300E, 600E XC2S400E, \n600EI/O, L10N I/O, L13P_Y I/O, L14P I/O, L14P_Y I/O, VREF \nBank 1, \nL14PI/O, VREF \nBank 1, \nL14P_Y \nI/O, L#N 1 E12 XC2S150E, 300E, 600E - - I/O, \nL13N_YI/O, L14N I/O, \nL14N_YI/O, L14N I/O, \nL14N_Y \nI/O 1 F12 - - - - - I/O I/O I/O\nI/O (DLL), \nL#P1 A12 - - I/O (DLL), \nL9PI/O (DLL), \nL12PI/O (DLL), \nL13PI/O (DLL), \nL13PI/O (DLL), \nL13P I/O (DLL), \nL13P \nGCK2, I 1 A11 - - GCK2, I GCK2, I GCK2, I GCK2, I GCK2, I GCK2, I\nGCK3, I 0 C11 - - GCK3, I GCK3, I GCK3, I GCK3, I GCK3, I GCK3, I\nI/O (DLL), \nL#N0 B11 - - I/O (DLL), \nL9NI/O (DLL), \nL12NI/O (DLL), \nL13NI/O (DLL), \nL13NI/O (DLL), \nL13N I/O (DLL), \nL13N \nI/O 0 D11 - - - - - I/O I/O I/OFG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 87\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 0 F11 - XC2S400E, \n600E- - I/O I/O I/O, VREF \nBank 0I/O, VREF \nBank 0\nI/O, L#P 0 A10 XC2S300E, \n600E- I/O I/O, L11P I/O, L12P I/O, L12P_Y I/O, L12P I/O, L12P_Y \nI/O, L#N 0 B10 XC2S300E, \n600E- - I/O, L11N I/O, L12N I/O, \nL12N_YI/O, L12N I/O, \nL12N_Y \nI/O 0 E11 - - - - - I/O I/O I/O\nI/O, L#P 0 C10 XC2S200E, \n300E, 400E, \n600E- I/O, L8P I/O, L10P I/O, L11P_Y I/O, L11P_Y I/O, L11P_Y I/O, L11P_Y \nI/O, VREF Bank 0, \nL#N0 D10 XC2S200E, \n300E, 400E, \n600EAll I/O, VREF \nBank 0, \nL8NI/O, VREF \nBank 0, \nL10NI/O, VREF \nBank 0, \nL11N_YI/O, VREF \nBank 0, \nL11N_YI/O, VREF \nBank 0, \nL11N_Y I/O, VREF \nBank 0, \nL11N_Y \nI/O 0 F10 - - I/O, L7P I/O I/O I/O I/O I/O\nI/O, L#P 0 A9 - - I/O, L7N I/O I/O, L10P I/O, L10P I/O, L10P I/O, L10P \nI/O, L#N 0 B9 - - - - I/O, L10N I/O, L10N I/O, L10N I/O, L10N \nI/O 0 E10 - - - - I/O I/O I/O I/O\nI/O, L#P 0 C9 XC2S100E, \n150E, 200E- I/O, L6P_Y I/O, L9P_Y I/O, L9P_Y I/O, L9P I/O, L9P I/O, L9P \nI/O, L#N 0 D9 XC2S100E, 150E, 200E - I/O, L6N_Y I/O, L9N_Y I/O, L9N_Y I/O, L9N I/O, L9N I/O, L9N \nI/O, L#P 0 F9 XC2S150E, \n200E- - I/O, L8P_Y I/O, L8P_Y I/O, L8P I/O, L8P I/O, L8P \nI/O, L#N 0 E9 XC2S150E, \n200E- - I/O, L8N_Y I/O, L8N_Y I/O, L8N I/O, L8N I/O, L8N \nI/O, L#P 0 A8 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L5P_Y I/O, L7P I/O, L7P_Y I/O, L7P_Y I/O, L7P_Y I/O, L7P_Y \nI/O, L#N 0 B8 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L5N_Y I/O, L7N I/O, L7N_Y I/O, L7N_Y I/O, L7N_Y I/O, L7N_Y \nI/O, L#P 0 C8 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L4P_Y I/O, L6P I/O, L6P_Y I/O, L6P_Y I/O, L6P_Y I/O, L6P_Y \nI/O, VREF Bank 0, \nL#N0 D8 XC2S100E, \n200E, 300E, \n400E, 600EAll I/O, VREF \nBank 0, \nL4N_YI/O, VREF \nBank 0, \nL6NI/O, VREF \nBank 0, \nL6N_YI/O, VREF \nBank 0, \nL6N_YI/O, VREF \nBank 0, \nL6N_Y I/O, VREF \nBank 0, \nL6N_Y \nI/O 0 A7 - - - - - I/O I/O I/O\nI/O 0 B7 - - I/O I/O I/O I/O I/O I/O\nI/O, L#P 0 C7 XC2S150E, \n200EXC2S600E I/O, L3P I/O, L5P_Y I/O, L5P_Y I/O, L5P I/O, L5P I/O, VREF \nBank 0, L5P \nI/O, L#N 0 D7 XC2S150E, \n200E- I/O, L3N I/O, L5N_Y I/O, L5N_Y I/O, L5N I/O, L5N I/O, L5N \nI/O, L#P 0 E8 XC2S150E, \n200E- - I/O, L4P_Y I/O, L4P_Y I/O, L4P I/O, L4P I/O, L4P \nI/O, L#N 0 E7 XC2S150E, \n200E- - I/O, L4N_Y I/O, L4N_Y I/O, L4N I/O, L4N I/O, L4N FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\n88 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, \nL#P_YY0 A6 All - I/O, \nL2P_YYI/O, \nL3P_YYI/O, \nL3P_YYI/O, \nL3P_YYI/O, \nL3P_YYI/O, \nL3P_YY\nI/O, VREF Bank 0, \nL#N_YY0 B6 All All I/O, VREF \nBank 0, \nL2N_YYI/O, VREF \nBank 0, \nL3N_YYI/O, VREF \nBank 0, \nL3N_YYI/O, VREF \nBank 0, \nL3N_YYI/O, VREF \nBank 0, \nL3N_YYI/O, VREF \nBank 0, \nL3N_YY\nI/O 0 C6 XC2S100E - I/O, L1P_Y I/O I/O I/O I/O I/O\nI/O, L#P 0 A5 XC2S100E - I/O, L1N_Y I/O, L2P I/O, L2P I/O, L2P I/O, L2P I/O, L2P\nI/O, L#N 0 B5 - - - I/O, L2N I/O, L2N I/O, L2N I/O, L2N I/O, L2N\nI/O 0 D6 - - - - - I/O I/O I/O\nI/O, L#P 0 B4 XC2S100E, \n200E, 300E, \n400E, 600E- I/O, L0P_Y I/O, L1P I/O, L1P_Y I/O, L1P_Y I/O, L1P_Y I/O, L1P_Y\nI/O, L#N 0 C5 XC2S100E, \n200E, 300E, \n400E, 600EXC2S200E, \n300E, \n400E, 600EI/O, L0N_Y I/O, L1N I/O, VREF \nBank 0, \nL1N_YI/O, VREF \nBank 0, \nL1N_YI/O, VREF \nBank 0, \nL1N_YI/O, VREF \nBank 0, \nL1N_Y\nI/O 0 A4 - - I/O I/O I/O I/O I/O I/O\nI/O, L#P 0 A3 XC2S150E, \n400E, 600E- - I/O, L0P_Y I/O, L0P I/O, L0P I/O, L0P_Y I/O, L0P_Y\nI/O, L#N 0 B3 XC2S150E, 400E, 600E - - I/O, L0N_Y I/O, L0N I/O, L0N I/O, L0N_Y I/O, L0N_Y\nI/O 0 C4 - - - - - I/O I/O I/O\nI/O 0 D5 - - I/O I/O I/O I/O I/O I/O\nTCK - E6 - - TCK TCK TCK TCK TCK TCK\nNotes: \n1. Although designated with the _YY suffix in the XC2S100E, XC2S 150E, XC2S200E, and XC2S300E, t hese differential pairs are not \nasynchronous in the XC2S400E.FG456 Pinouts (XC2S100E , XC2S150E, XC2S200E, XC2S 300E, XC2S400E , XC2S600E) \nPad Name\nPinLVDS \nAsync. \nOutput \nOptionVREF \nOptionDevice-Specific Pinouts: XC2S\nFunction Bank 100E 150E 200E 300E 400E 600E\nFG456 Differential Clock Pins\nClock BankP N\nPin Name Pin Name\nGCK0 4 AA12 GCK0, I Y12 I/O (DLL), L#P\nGCK1 5 AB12 GCK1, I AB11 I/O (DLL), L#N\nGCK2 1 A11 GCK2, I A12 I/O (DLL), L#P\nGCK3 0 C11 GCK3, I B11 I/O (DLL), L#N\nAdditional FG456 Package Pins  \nVCCINT Pins\nD4(1)D19(1)E5 E18 F6 F17 G7 G8 G15\nG16 H7 H16 R7 R16 T7 T8 T15 T16\nU6 U17 V5 V18 W4(1)W19(1)- - -\nVCCO Bank 0 Pins\nF7 F8 G9 G10 - - - - -\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 89\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \n  VCCO Bank 1 Pins\nF15 F16 G13 G14 - - - - -\nVCCO Bank 2 Pins\nG17 H17 J16 K16 - - - - -\nVCCO Bank 3 Pins\nN16 P16 R17 T17 - - - - -\nVCCO Bank 4 Pins\nT13 T14 U15 U16 - - - - -\nVCCO Bank 5 Pins\nT9 T10 U7 U8 - - - - -\nVCCO Bank 6 Pins\nN7 P7 R6 T6 - - - - -\nVCCO Bank 7 Pins\nG6 H6 J7 K7 - - - - -\nGND Pins\nA1 A2(2)A22 B1(2)B2 B21 C3 C20 G11\nG12 J9 J10 J11 J12 J13 J14 K9 K10\nK11 K12 K13 K14 L7 L9 L10 L11 L12\nL13 L14 L16 M7 M9 M10 M11 M12 M13\nM14 M16 N9 N10 N11 N12 N13 N14 P9\nP10 P11 P12 P13 P14 T11 T12 Y20 Y3\nY4(2)AA2 AA4(2)AA21 AA22(2)AB1 AB22 - -\nNot Connected Pins\nA2(2)B1(2)D4(1)D19(1)W4(1)W19(1)Y4(2)AA4(2)AA22(2)\nNotes: \n1. VCCINT connections in XC2S400E and XC2S600E. No Connects  (no internal connection) in XC2S100E, XC2S150E, XC2S200E, \nand XC2S300E.\n2. GND connections in XC2S400E and XC2S600 E. No Connects (no internal connection) in XC2S100E, XC2S150E, XC2S200E, and \nXC2S300E\nFG676 Pinouts ( XC2S400E, XC2S600E)  \nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nTMS - B1 - - TMS TMS\nI/O 7 D3 - - I/O I/O\nI/O, L204P 7 C2 - - - I/O, L204P\nI/O, L204N 7 C1 - - - I/O, L204N\nI/O, L203P 7 D2 XC2S600E - - I/O, L203P_Y\nI/O, L203N 7 D1 XC2S600E - I/O I/O, L203N_Y\nI/O, L202P_YY 7 E2 All - I/O, L202P_YY I/O, L202P_YY\nI/O, L202N_YY 7 E1 All - I/O, L202N_YY I/O, L202N_YYAdditional FG456 Package Pins (Continued)\n90 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L201P 7 E4 XC2S400E - I/O, L201P_Y I/O, L201P\nI/O, L201N 7 F5 XC2S400E - I/O, L201N_Y I/O, L201N\nI/O, VREF Bank 7, \nL200P7 F4 XC2S600E All I/O, VREF Bank 7, \nL200PI/O, VREF Bank 7, \nL200P_Y\nI/O, L200N 7 F3 XC2S600E - I/O, L200N I/O, L200N_Y\nI/O, L199P 7 F2 XC2S600E - - I/O, L199P_Y\nI/O, L199N 7 F1 XC2S600E - I/O I/O, L199N_Y\nI/O, L198P 7 G6 XC2S400E - I/O, L198P_Y I/O, L198P\nI/O, L198N 7 G5 XC2S400E - I/O, L198N_Y I/O, L198N\nI/O, L197P 7 G4 XC2S600E - I/O, L197P I/O, L197P_Y\nI/O, L197N 7 G3 XC2S600E - I/O, L197N I/O, L197N_Y\nI/O, VREF Bank 7, L196P_YY 7 G2 All All I/O, VREF Bank 7, \nL196P_YYI/O, VREF Bank 7, \nL196P_YY\nI/O, L196N_YY 7 G1 All - I/O, L196N_YY I/O, L196N_YY\nI/O 7 H7 - - I/O I/O\nI/O, L195P_YY 7 H6 All - I/O, L195P_YY I/O, L195P_YY\nI/O, L195N_YY 7 H5 All - I/O, L195N_YY I/O, L195N_YY\nI/O 7 J8 - - - I/O\nI/O, L194P 7 H2 XC2S400E - I/O, L194P_Y I/O, L194P\nI/O, L194N 7 H1 XC2S400E - I/O, L194N_Y I/O, L194N\nI/O, L193P 7 J7 XC2S600E XC2S600E I/O I/O, VREF Bank 7, \nL193P_Y\nI/O, L193N 7 J6 XC2S600E - - I/O, L193N_Y\nI/O 7 J5 - - I/O I/O\nI/O, L192P_YY 7 J4 All - I/O, L192P_YY I/O, L192P_YY\nI/O, L192N_YY 7 J3 All - I/O, L192N_YY I/O, L192N_YY\nI/O 7 K5 - - I/O I/O\nI/O, VREF Bank 7, L191P_YY 7 J2 All All I/O, VREF Bank 7, \nL191P_YYI/O, VREF Bank 7, \nL191P_YY\nI/O, L191N_YY 7 J1 All - I/O, L191N_YY I/O, L191N_YY\nI/O, L190P_YY 7 K8 All - I/O, L190P_YY I/O, L190P_YY\nI/O, L190N_YY 7 K7 All - I/O, L190N_YY I/O, L190N_YY\nI/O 7 K4 - - - I/O\nI/O, L189P_YY 7 K3 All - I/O, L189P_YY I/O, L189P_YY\nI/O, L189N_YY 7 K2 All - I/O, L189N_YY I/O, L189N_YY\nI/O 7 K1 - - - I/OFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 91\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L188P 7 L8 XC2S400E - I/O, L188P_Y I/O, L188P\nI/O, L188N 7 L7 XC2S400E - I/O, L188N_Y I/O, L188N\nI/O, L187P 7 L6 XC2S600E - I/O, L187P I/O, L187P_Y\nI/O, L187N 7 L5 XC2S600E - I/O, L187N I/O, L187N_Y\nI/O 7 L3 - - - I/O\nI/O, L186P 7 L2 XC2S600E - I/O, L186P I/O, L186P_Y\nI/O, L186N 7 L1 XC2S600E - I/O, L186N I/O, L186N_Y\nI/O 7 M9 - - - I/O\nI/O, L185P 7 M8 XC2S600E - I/O, L185P I/O, L185P_Y\nI/O, L185N 7 M7 XC2S600E - I/O, L185N I/O, L185N_Y\nI/O, VREF Bank 7, \nL184P_YY7 M6 All All I/O, VREF Bank 7, \nL184P_YYI/O, VREF Bank 7, \nL184P_YY\nI/O, L184N_YY 7 M5 All - I/O, L184N_YY I/O, L184N_YY\nI/O 7 M4 - - - I/O\nI/O, L183P_YY 7 M2 All - I/O, L183P_YY I/O, L183P_YY\nI/O, L183N_YY 7 M1 All - I/O, L183N_YY I/O, L183N_YY\nI/O 7 N9 - - - I/O\nI/O, L182P 7 N8 XC2S400E - I/O, L182P_Y I/O, L182P\nI/O, L182N 7 N7 XC2S400E - I/O, L182N_Y I/O, L182N\nI/O, VREF Bank 7, L181P 7 N6 XC2S600E All I/O, VREF Bank 7, \nL181PI/O, VREF Bank 7, \nL181P_Y\nI/O, L181N 7 N5 XC2S600E - I/O, L181N I/O, L181N_Y\nI/O 7 N4 - - - I/O\nI/O, L180P_YY 7 N3 All - I/O, L180P_YY I/O, L180P_YY\nI/O, L180N_YY 7 N2 All - I/O, L180N_YY I/O, L180N_YY\nI/O 7 N1 - - - I/O\nI/O, L179P_YY 7 P1 All - I/O, L179P_YY I/O, L179P_YY\nI/O (IRDY), L179N_YY 7 P2 All - I/O (IRDY), \nL179N_YYI/O (IRDY), L179N_YY\nI/O (TRDY), L178P 6 P3 XC2S600E - I/O (TRDY) I/O (TRDY), L178P_Y\nI/O, L178N 6 P4 XC2S600E - - I/O, L178N_Y\nI/O, L177P 6 P5 XC2S600E - - I/O, L177P_Y\nI/O, L177N 6 P6 XC2S600E - I/O I/O, L177N_Y\nI/O 6 P7 - - I/O I/O\nI/O, L176P 6 P8 XC2S600E - I/O, L176P I/O, L176P_YFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n92 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, VREF Bank 6, \nL176N6 P9 XC2S600E All I/O, VREF Bank 6, \nL176NI/O, VREF Bank 6, \nL176N_Y\nI/O, L175P 6 R1 XC2S400E - I/O, L175P_Y I/O, L175P\nI/O, L175N 6 R2 XC2S400E - I/O, L175N_Y I/O, L175N\nI/O 6 R4 - - - I/O\nI/O, L174P_YY 6 R5 All - I/O, L174P_YY I/O, L174P_YY\nI/O, L174N_YY 6 R6 All - I/O, L174N_YY I/O, L174N_YY\nI/O 6 R7 - - - I/O\nI/O, L173P_YY 6 R8 All - I/O, L173P_YY I/O, L173P_YY\nI/O, VREF Bank 6, L173N_YY 6 R9 All All I/O, VREF Bank 6, \nL173N_YYI/O, VREF Bank 6, \nL173N_YY\nI/O, L172P 6 T1 XC2S600E - I/O, L172P I/O, L172P_Y\nI/O, L172N 6 T2 XC2S600E - I/O, L172N I/O, L172N_Y\nI/O 6 T3 - - - I/O\nI/O, L171P 6 T5 XC2S600E - I/O, L171P I/O, L171P_Y\nI/O, L171N 6 T6 XC2S600E - I/O, L171N I/O, L171N_Y\nI/O 6 U1 - - - I/O\nI/O, L170P 6 T7 XC2S600E - I/O, L170P I/O, L170P_Y\nI/O, L170N 6 T8 XC2S600E - I/O, L170N I/O, L170N_Y\nI/O, L169P 6 U2 XC2S400E - I/O, L169P_Y I/O, L169P\nI/O, L169N 6 U3 XC2S400E - I/O, L169N_Y I/O, L169N\nI/O 6 U7 - - - I/O\nI/O, L168P 6 U4 XC2S600E - - I/O, L168P_Y\nI/O, L168N 6 U5 XC2S600E - I/O I/O, L168N_Y\nI/O 6 U8 - - I/O I/O\nI/O, L167P_YY 6 V1 All - I/O, L167P_YY I/O, L167P_YY\nI/O, L167N_YY 6 V2 All - I/O, L167N_YY I/O, L167N_YY\nI/O 6 V3 - - I/O I/O\nI/O, VREF Bank 6, L166P_YY 6 V4 All All I/O, VREF Bank 6, \nL166P_YYI/O, VREF Bank 6, \nL166P_YY\nI/O, L166N_YY 6 V5 All - I/O, L166N_YY I/O, L166N_YY\nI/O, L165P_YY 6 V6 All - I/O, L165P_YY I/O, L165P_YY\nI/O, L165N_YY 6 V7 All - I/O, L165N_YY I/O, L165N_YY\nI/O 6 V8 - - - I/O\nI/O, L164P 6 W1 XC2S600E - I/O, L164P I/O, L164P_YFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 93\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L164N 6 W2 XC2S600E XC2S600E I/O, L164N I/O, VREF Bank 6, \nL164N_Y\nI/O, L163P 6 W5 XC2S400E - I/O, L163P_Y I/O, L163P\nI/O, L163N 6 W6 XC2S400E - I/O, L163N_Y I/O, L163N\nI/O 6 W7 - - I/O I/O\nI/O, L162P_YY 6 Y1 All - I/O, L162P_YY I/O, L162P_YY\nI/O, L162N_YY 6 Y2 All - I/O, L162N_YY I/O, L162N_YY\nI/O 6 Y3 - - - I/O\nI/O, L161P_YY 6 Y4 All - I/O, L161P_YY I/O, L161P_YY\nI/O, VREF Bank 6, L161N_YY 6 Y5 All All I/O, VREF Bank 6, \nL161N_YYI/O, VREF Bank 6, \nL161N_YY\nI/O 6 Y6 - - I/O I/O\nI/O, L160P_YY 6 AA1 All - I/O, L160P_YY I/O, L160P_YY\nI/O, L160N_YY 6 AA2 All - I/O, L160N_YY I/O, L160N_YY\nI/O, L159P 6 AA3 XC2S600E - I/O, L159P I/O, L159P_Y\nI/O, L159N 6 AA4 XC2S600E - I/O, L159N I/O, L159N_Y\nI/O 6 Y7 - - - I/O\nI/O, L158P 6 AA5 XC2S600E - I/O, L158P I/O, L158P_Y\nI/O, VREF Bank 6, L158N 6 AB5 XC2S600E All I/O, VREF Bank 6, \nL158NI/O, VREF Bank 6, \nL158N_Y\nI/O, L157P 6 AB1 XC2S400E - I/O, L157P_Y I/O, L157P\nI/O, L157N 6 AB2 XC2S400E - I/O, L157N_Y I/O, L157N\nI/O, L156P 6 AC1 XC2S600E - - I/O, L156P_Y\nI/O, L156N 6 AC2 XC2S600E - I/O I/O, L156N_Y\nI/O, L155P_YY 6 AC3 All - I/O, L155P_YY I/O, L155P_YY\nI/O, L155N_YY 6 AB4 All - I/O, L155N_YY I/O, L155N_YY\nI/O, L154P 6 AD1 - - - I/O, L154P\nI/O, L154N 6 AD2 - - - I/O, L154N\nI/O, L153P_YY 6 AE1 All - I/O, L153P_YY I/O, L153P_YY\nI/O, L153N_YY 6 AF2 All - I/O, L153N_YY I/O, L153N_YY\nM1 - AE3 - - M1 M1\nM0 - AF3 - - M0 M0\nM2 - AD4 - - M2 M2FG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n94 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 5 AC5 - - I/O I/O\nI/O, L152N 5 AE4 - - I/O I/O, L152N\nI/O, L152P 5 AF4 - - - I/O, L152P\nI/O, L151N 5 AE5 - - - I/O, L151N\nI/O, L151P 5 AF5 - - I/O I/O, L151P\nI/O, L150N 5 AA6 XC2S400E - I/O, L150N_Y I/O, L150N\nI/O, L150P 5 AB6 XC2S400E - I/O, L150P_Y I/O, L150P\nI/O, L149N_YY 5 AC6 All - I/O, L149N_YY I/O, L149N_YY\nI/O, L149P_YY 5 AD6 All - I/O, L149P_YY I/O, L149P_YY\nI/O, VREF Bank 5, \nL148N_YY5 AE6 All All I/O, VREF Bank 5, \nL148N_YYI/O, VREF Bank 5, \nL148N_YY\nI/O, L148P_YY 5 AF6 All - I/O, L148P_YY I/O, L148P_YY\nI/O, L147N 5 AA7 XC2S600E - - I/O, L147N_Y\nI/O, L147P 5 AB7 XC2S600E - I/O I/O, L147P_Y\nI/O, L146N_YY 5 AC7 All - I/O, L146N_YY I/O, L146N_YY\nI/O, L146P_YY 5 AD7 All - I/O, L146P_YY I/O, L146P_YY\nI/O, L145N_YY 5 AE7 All - I/O, L145N_YY I/O, L145N_YY\nI/O, L145P_YY 5 AF7 All - I/O, L145P_YY I/O, L145P_YY\nI/O, VREF Bank 5, L144N_YY 5 Y8 All All I/O, VREF Bank 5, \nL144N_YYI/O, VREF Bank 5, \nL144N_YY\nI/O, L144P_YY 5 AA8 All - I/O, L144P_YY I/O, L144P_YY\nI/O, L143N_YY 5 AE8 All - I/O, L143N_YY I/O, L143N_YY\nI/O, L143P_YY 5 AF8 All - I/O, L143P_YY I/O, L143P_YY\nI/O 5 AB8 - - I/O I/O\nI/O, L142N 5 W9 XC2S600E - I/O, L142N I/O, L142N_Y\nI/O, L142P 5 Y9 XC2S600E - I/O, L142P I/O, L142P_Y\nI/O, L141N 5 AA9 XC2S600E XC2S600E - I/O, VREF Bank 5, \nL141N_Y\nI/O, L141P 5 AB9 XC2S600E - I/O I/O, L141P_Y\nI/O, L140N_YY 5 AC9 All - I/O, L140N_YY I/O, L140N_YY\nI/O, L140P_YY 5 AD9 All - I/O, L140P_YY I/O, L140P_YY\nI/O, L139N_YY 5 AE9 All - I/O, L139N_YY I/O, L139N_YY\nI/O, L139P_YY 5 AF9 All - I/O, L139P_YY I/O, L139P_YY\nI/O, VREF Bank 5, L138N_YY 5 W10 All All I/O, VREF Bank 5, \nL138N_YYI/O, VREF Bank 5, \nL138N_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 95\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L138P_YY 5 Y10 All - I/O, L138P_YY I/O, L138P_YY\nI/O, L137N_YY 5 AB10 All - I/O, L137N_YY I/O, L137N_YY\nI/O, L137P_YY 5 AC10 All - I/O, L137P_YY I/O, L137P_YY\nI/O 5 AD10 - - - I/O\nI/O, L136N 5 AE10 XC2S600E - I/O, L136N I/O, L136N_Y\nI/O, L136P 5 AF10 XC2S600E - I/O, L136P I/O, L136P_Y\nI/O 5 AD11 - - - I/O\nI/O, L135N_YY 5 W11 All - I/O, L135N_YY I/O, L135N_YY\nI/O, L135P_YY 5 Y11 All - I/O, L135P_YY I/O, L135P_YY\nI/O, L134N_YY 5 AA11 All - I/O, L134N_YY I/O, L134N_YY\nI/O, L134P_YY 5 AB11 All - I/O, L134P_YY I/O, L134P_YY\nI/O 5 V12 - - - I/O\nI/O, L133N 5 AE11 - - I/O, L133N I/O, L133N\nI/O, L133P 5 AF11 - - I/O, L133P I/O, L133P\nI/O 5 W12 - - - I/O\nI/O, L132N_YY 5 Y12 All - I/O, L132N_YY I/O, L132N_YY\nI/O, L132P_YY 5 AA12 All - I/O, L132P_YY I/O, L132P_YY\nI/O, VREF Bank 5, \nL131N_YY5 AB12 All All I/O, VREF Bank 5, \nL131N_YYI/O, VREF Bank 5, \nL131N_YY\nI/O, L131P_YY 5 AC12 All - I/O, L131P_YY I/O, L131P_YY\nI/O 5 V13 - - - I/O\nI/O, L130N_YY 5 AE12 All - I/O, L130N_YY I/O, L130N_YY\nI/O, L130P_YY 5 AF12 All - I/O, L130P_YY I/O, L130P_YY\nI/O 5 W13 - - - I/O\nI/O, L129N 5 Y13 XC2S600E - I/O, L129N I/O, L129N_Y\nI/O, L129P 5 AA13 XC2S600E - I/O, L129P I/O, L129P_Y\nI/O, VREF Bank 5, L128N 5 AB13 XC2S600E All I/O, VREF Bank 5, \nL128NI/O, VREF Bank 5, \nL128N_Y\nI/O, L128P 5 AC13 XC2S600E - I/O, L128P I/O, L128P_Y\nI/O 5 AD13 - - - I/O\nI/O, L127N 5 V14 - - I/O I/O, L127N\nI/O, L127P 5 W14 - - - I/O, L127P\nI/O (DLL), L126N 5 AE13 - - I/O (DLL), L126N I/O (DLL), L126N\nGCK1, I 5 AF13 - - GCK1, I GCK1, IFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n96 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nGCK0, I 4 AF14 - - GCK0, I GCK0, I\nI/O (DLL), L126P 4 AE14 - - I/O (DLL), L126P I/O (DLL), L126P\nI/O 4 AD14 - - - I/O\nI/O, L125N 4 AC14 - - I/O, L125N I/O, L125N\nI/O, L125P 4 AB14 - - I/O, L125P I/O, L125P\nI/O 4 AC15 - - - I/O\nI/O, L124N 4 AA14 XC2S600E - I/O, L124N I/O, L124N_Y\nI/O, VREF Bank 4, \nL124P4 Y14 XC2S600E All I/O, VREF Bank 4, \nL124PI/O, VREF Bank 4, \nL124P_Y\nI/O, L123N 4 AF15 XC2S600E - I/O, L123N I/O, L123N_Y\nI/O, L123P 4 AE15 XC2S600E - I/O, L123P I/O, L123P_Y\nI/O 4 AB15 - - - I/O\nI/O, L122N_YY 4 AA15 All - I/O, L122N_YY I/O, L122N_YY\nI/O, L122P_YY 4 Y15 All - I/O, L122P_YY I/O, L122P_YY\nI/O 4 AF16 - - - I/O\nI/O, L121N_YY 4 W15 All - I/O, L121N_YY I/O, L121N_YY\nI/O, VREF Bank 4, L121P_YY 4 V15 All All I/O, VREF Bank 4, \nL121P_YYI/O, VREF Bank 4, \nL121P_YY\nI/O, L120N_YY 4 AE16 All - I/O, L120N_YY I/O, L120N_YY\nI/O, L120P_YY 4 AD16 All - I/O, L120P_YY I/O, L120P_YY\nI/O 4 AB16 - - - I/O\nI/O, L119N 4 AA16 - - I/O, L119N I/O, L119N\nI/O, L119P 4 Y16 - - I/O, L119P I/O, L119P\nI/O 4 W16 - - - I/O\nI/O, L118N_YY 4 AF17 All - I/O, L118N_YY I/O, L118N_YY\nI/O, L118P_YY 4 AE17 All - I/O, L118P_YY I/O, L118P_YY\nI/O, L117N_YY 4 AD17 All - I/O, L117N_YY I/O, L117N_YY\nI/O, L117P_YY 4 AC17 All - I/O, L117P_YY I/O, L117P_YY\nI/O 4 AB17 - - - I/O\nI/O, L116N 4 Y17 XC2S600E - I/O, L116N I/O, L116N_Y\nI/O, L116P 4 W17 XC2S600E - I/O, L116P I/O, L116P_Y\nI/O 4 AF18 - - - I/O\nI/O, L115N_YY 4 AE18 All - I/O, L115N_YY I/O, L115N_YY\nI/O, L115P_YY 4 AD18 All - I/O, L115P_YY I/O, L115P_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 97\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 4 AC18 - - I/O I/O\nI/O, VREF Bank 4, \nL114N4 AB18 - All I/O, VREF Bank 4, \nL114NI/O, VREF Bank 4, \nL114N\nI/O, L114P 4 AA18 - - I/O, L114P I/O, L114P\nI/O, L113N 4 Y18 - - I/O, L113N I/O, L113N\nI/O, L113P 4 W18 - - I/O, L113P I/O, L113P\nI/O 4 AB19 - - I/O I/O\nI/O, L112N 4 AF19 XC2S600E - I/O I/O, L112N_Y\nI/O, L112P 4 AE19 XC2S600E XC2S600E - I/O, VREF Bank 4, \nL112P_Y\nI/O, L111N 4 AA19 XC2S600E - I/O, L111N I/O, L111N_Y\nI/O, L111P 4 Y19 XC2S600E - I/O, L111P I/O, L111P_Y\nI/O 4 AF20 - - - I/O\nI/O, L110N 4 AE20 XC2S600E - I/O, L110N I/O, L110N_Y\nI/O, L110P 4 AD20 XC2S600E - I/O, L110P I/O, L110P_Y\nI/O 4 AC20 - - I/O I/O\nI/O, L109N_YY 4 AB20 All - I/O, L109N_YY I/O, L109N_YY\nI/O, VREF Bank 4, L109P_YY 4 AA20 All All I/O, VREF Bank 4, \nL109P_YYI/O, VREF Bank 4, \nL109P_YY\nI/O 4 Y20 - - I/O I/O\nI/O, L108N 4 AF21 - - I/O, L108N I/O, L108N\nI/O, L108P 4 AE21 - - I/O, L108P I/O, L108P\nI/O, L107N 4 AD21 - - I/O, L107N I/O, L107N\nI/O, L107P 4 AC21 - - I/O, L107P I/O, L107P\nI/O 4 AC22 - - - I/O\nI/O, L106N_YY 4 AF22 All - I/O, L106N_YY I/O, L106N_YY\nI/O, VREF Bank 4, L106P_YY 4 AE22 All All I/O, VREF Bank 4, \nL106P_YYI/O, VREF Bank 4, \nL106P_YY\nI/O, L105N_YY 4 AB21 All - I/O, L105N_YY I/O, L105N_YY\nI/O, L105P_YY 4 AA21 All - I/O, L105P_YY I/O, L105P_YY\nI/O, L104N_YY 4 AF23 All - I/O, L104N_YY I/O, L104N_YY\nI/O, L104P_YY 4 AE23 All - I/O, L104P_YY I/O, L104P_YY\nI/O, L103N 4 AD23 XC2S600E - I/O I/O, L103N_Y\nI/O, L103P 4 AE24 XC2S600E - - I/O, L103P_Y\nI/O, L102N_YY 4 AF24 All - I/O, L102N_YY I/O, L102N_YY\nI/O, L102P_YY 4 AF25 All - I/O, L102P_YY I/O, L102P_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n98 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nDONE 3 AE26 - - DONE DONE\nPROGRAM - AC24 - - PROGRAM PROGRAM\nI/O (INIT), L101N_YY 3 AD25 All - I/O (INIT), L101N_YY I/O (INIT), L101N_YY\nI/O (D7), L101P_YY 3 AD26 All - I/O (D7), L101P_YY I/O (D7), L101P_YY\nI/O, L100N 3 AC25 - - - I/O, L100N\nI/O, L100P 3 AC26 - - - I/O, L100P\nI/O, L99N 3 AB22 XC2S600E - - I/O, L99N_Y\nI/O, L99P 3 AB23 XC2S600E - I/O I/O, L99P_Y\nI/O, L98N_YY 3 AB25 All - I/O, L98N_YY I/O, L98N_YY\nI/O, L98P_YY 3 AB26 All - I/O, L98P_YY I/O, L98P_YY\nI/O, L97N 3 AA23 - - I/O, L97N_Y I/O, L97N\nI/O, L97P 3 AA24 - - I/O, L97P_Y I/O, L97P\nI/O, VREF Bank 3, \nL96N3 AA25 XC2S600E All I/O, VREF Bank 3, \nL96NI/O, VREF Bank 3, \nL96N_Y\nI/O, L96P 3 AA26 XC2S600E - I/O, L96P I/O, L96P_Y\nI/O, L95N 3 AA22 XC2S600E - - I/O, L95N_Y\nI/O, L95P 3 Y22 XC2S600E - I/O I/O, L95P_Y\nI/O, L94N 3 Y23 XC2S400E - I/O, L94N_Y I/O, L94N\nI/O, L94P 3 Y24 XC2S400E - I/O, L94P_Y I/O, L94P\nI/O, L93N 3 Y25 XC2S600E - I/O, L93N I/O, L93N_Y\nI/O, L93P 3 Y26 XC2S600E - I/O, L93P I/O, L93P_Y\nI/O, VREF Bank 3, L92N_YY 3 W21 All All I/O, VREF Bank 3, \nL92N_YYI/O, VREF Bank 3, \nL92N_YY\nI/O, L92P_YY 3 W22 All - I/O, L92P_YY I/O, L92P_YY\nI/O 3 Y21 - - - I/O\nI/O, L91N_YY 3 W25 All - I/O, L91N_YY I/O, L91N_YY\nI/O, L91P_YY 3 W26 All - I/O, L91P_YY I/O, L91P_YY\nI/O 3 W20 - - I/O I/O\nI/O, L90N 3 V19 XC2S400E - I/O, L90N_Y I/O, L90N\nI/O, L90P 3 V20 XC2S400E - I/O, L90P_Y I/O, L90P\nI/O, L89N 3 V21 XC2S600E XC2S600E - I/O, VREF Bank 3, \nL89N_Y\nI/O, L89P 3 V22 XC2S600E - I/O I/O, L89P_Y\nI/O 3 V23 - - I/O I/O\nI/O, L88N_YY 3 V24 All - I/O, L88N_YY I/O, L88N_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 99\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L88P_YY 3 V25 All - I/O, L88P_YY I/O, L88P_YY\nI/O 3 V26 - - I/O I/O\nI/O, VREF Bank 3, \nL87N_YY3 U19 All All I/O, VREF Bank 3, \nL87N_YYI/O, VREF Bank 3, \nL87N_YY\nI/O (D6), L87P_YY 3 U20 All - I/O (D6), L87P_YY I/O (D6), L87P_YY\nI/O (D5), L86N_YY 3 U22 All - I/O (D5), L86N_YY I/O (D5), L86N_YY\nI/O, L86P_YY 3 U23 All - I/O, L86P_YY I/O, L86P_YY\nI/O 3 U24 - - - I/O\nI/O, L85N 3 U25 XC2S600E - - I/O, L85N_Y\nI/O, L85P 3 U26 XC2S600E - I/O I/O, L85P_Y\nI/O 3 R18 - - I/O I/O\nI/O, L84N 3 T19 XC2S400E - I/O, L84N_Y I/O, L84N\nI/O, L84P 3 T20 XC2S400E - I/O, L84P_Y I/O, L84P\nI/O, L83N 3 T21 XC2S600E - I/O, L83N I/O, L83N_Y\nI/O, L83P 3 T22 XC2S600E - I/O, L83P I/O, L83P_Y\nI/O 3 T24 - - - I/O\nI/O, L82N 3 T25 XC2S600E - I/O, L82N I/O, L82N_Y\nI/O, L82P 3 T26 XC2S600E - I/O, L82P I/O, L82P_Y\nI/O 3 R19 - - - I/O\nI/O, L81N 3 R20 XC2S600E - I/O, L81N I/O, L81N_Y\nI/O, L81P 3 R21 XC2S600E - I/O, L81P I/O, L81P_Y\nI/O, VREF Bank 3, L80N_YY 3 R22 All All I/O, VREF Bank 3, \nL80N_YYI/O, VREF Bank 3, \nL80N_YY\nI/O (D4), L80P_YY 3 R23 All - I/O (D4), L80P_YY I/O (D4), L80P_YY\nI/O 3 P18 - - - I/O\nI/O, L79N_YY 3 R25 All - I/O, L79N_YY I/O, L79N_YY\nI/O, L79P_YY 3 R26 All - I/O, L79P_YY I/O, L79P_YY\nI/O 3 P19 - - - I/O\nI/O, L78N 3 P20 XC2S400E - I/O, L78N_Y I/O, L78N\nI/O, L78P 3 P21 XC2S400E - I/O, L78P_Y I/O, L78P\nI/O, VREF Bank 3, L77N 3 P22 XC2S600E All I/O, VREF Bank 3, \nL77NI/O, VREF Bank 3, \nL77N_Y\nI/O, L77P 3 P23 XC2S600E - I/O, L77P I/O, L77P_Y\nI/O 3 P24 - - - I/O\nI/O, L76N_YY 3 P25 All - I/O, L76N_YY I/O, L76N_YY\nI/O, L76P_YY 3 P26 All - I/O, L76P_YY I/O, L76P_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n100 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O 3 N18 - - - I/O\nI/O (TRDY) 3 N24 - - I/O (TRDY) I/O (TRDY)\nI/O (IRDY), L75N_YY 2 N26 All - I/O (IRDY), L75N_YY I/O (IRDY), L75N_YY\nI/O, L75P_YY 2 N25 All - I/O, L75P_YY I/O, L75P_YY\nI/O 2 N19 - - - I/O\nI/O, L74N 2 N23 XC2S600E - - I/O, L74N_Y\nI/O, L74P 2 N22 XC2S600E - I/O I/O, L74P_Y\nI/O 2 M23 - - I/O I/O\nI/O, L73N 2 N21 XC2S600E - I/O, L73N I/O, L73N_Y\nI/O, VREF Bank 2, \nL73P2 N20 XC2S600E All I/O, VREF Bank 2, \nL73PI/O, VREF Bank 2, \nL73P_Y\nI/O, L72N 2 M26 XC2S400E - I/O, L72N_Y I/O, L72N\nI/O, L72P 2 M25 XC2S400E - I/O, L72P_Y I/O, L72P\nI/O 2 M22 - - - I/O\nI/O, L71N_YY 2 M21 All - I/O, L71N_YY I/O, L71N_YY\nI/O, L71P_YY 2 M20 All - I/O, L71P_YY I/O, L71P_YY\nI/O 2 L26 - - - I/O\nI/O (D3), L70N_YY 2 M19 All - I/O (D3), L70N_YY I/O (D3), L70N_YY\nI/O, VREF Bank 2, L70P_YY 2 M18 All All I/O, VREF Bank 2, \nL70P_YYI/O, VREF Bank 2, \nL70P_YY\nI/O, L69N 2 L25 XC2S600E - I/O, L69N I/O, L69N_Y\nI/O, L69P 2 L24 XC2S600E - I/O, L69P I/O, L69P_Y\nI/O 2 L22 - - - I/O\nI/O, L68N 2 L21 XC2S600E - I/O, L68N I/O, L68N_Y\nI/O, L68P 2 L20 XC2S600E - I/O, L68P I/O, L68P_Y\nI/O 2 L19 - - - I/O\nI/O, L67N 2 K26 XC2S600E - I/O, L67N I/O, L67N_Y\nI/O, L67P 2 K25 XC2S600E - I/O, L67P I/O, L67P_Y\nI/O, L66N 2 K24 - - - I/O, L66N\nI/O, L66P 2 K23 - - I/O I/O, L66P\nI/O 2 K22 - - - I/O\nI/O, L65N 2 K20 XC2S600E - I/O I/O, L65N_Y\nI/O, L65P 2 K19 XC2S600E - I/O I/O, L65P_Y\nI/O 2 J26 - - I/O I/OFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 101\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L64N_YY 2 J25 All - I/O, L64N_YY I/O, L64N_YY\nI/O (D2), L64P_YY 2 J24 All - I/O (D2), L64P_YY I/O (D2), L64P_YY\nI/O (D1) 2 J23 - - I/O (D1) I/O (D1)\nI/O, VREF Bank 2, \nL63N_YY2 J22 All All I/O, VREF Bank 2, \nL63N_YYI/O, VREF Bank 2, \nL63N_YY\nI/O, L63P_YY 2 J21 All - I/O, L63P_YY I/O, L63P_YY\nI/O, L62N_YY 2 J20 All - I/O, L62N_YY I/O, L62N_YY\nI/O, L62P_YY 2 J19 All - I/O, L62P_YY I/O, L62P_YY\nI/O 2 H22 - - I/O I/O\nI/O, L61N 2 H26 XC2S600E - I/O I/O, L61N_Y\nI/O, L61P 2 H25 XC2S600E XC2S600E - I/O, VREF Bank 2, \nL61P_Y\nI/O, L60N 2 H21 XC2S400E - I/O, L60N_Y I/O, L60N\nI/O, L60P 2 H20 XC2S400E - I/O, L60P_Y I/O, L60P\nI/O 2 G26 - - - I/O\nI/O, L59N_YY 2 G25 All - I/O, L59N_YY I/O, L59N_YY\nI/O, L59P_YY 2 G24 All - I/O, L59P_YY I/O, L59P_YY\nI/O 2 G23 - - I/O I/O\nI/O, L58N_YY 2 G22 All - I/O, L58N_YY I/O, L58N_YY\nI/O, VREF Bank 2, L58P_YY 2 G21 All All I/O, VREF Bank 2, \nL58P_YYI/O, VREF Bank 2, \nL58P_YY\nI/O 2 G20 - - I/O I/O\nI/O, L57N_YY 2 F26 All - I/O, L57N_YY I/O, L57N_YY\nI/O, L57P_YY 2 F25 All - I/O, L57P_YY I/O, L57P_YY\nI/O, L56N 2 F24 XC2S600E - I/O, L56N I/O, L56N_Y\nI/O, L56P 2 F23 XC2S600E - I/O, L56P I/O, L56P_Y\nI/O 2 F22 - - - I/O\nI/O, L55N 2 E26 XC2S600E - I/O, L55N I/O, L55N_Y\nI/O, VREF Bank 2, L55P 2 E25 XC2S600E All I/O, VREF Bank 2, \nL55PI/O, VREF Bank 2, \nL55P_Y\nI/O, L54N 2 E23 XC2S400E - I/O, L54N_Y I/O, L54N\nI/O, L54P 2 E22 XC2S400E - I/O, L54P_Y I/O, L54P\nI/O, L53N_YY 2 F21 All - I/O, L53N_YY I/O, L53N_YY\nI/O, L53P_YY 2 E21 All - I/O, L53P_YY I/O, L53P_YY\nI/O, L52N 2 D26 XC2S600E - I/O I/O, L52N_Y\nI/O, L52P 2 D25 XC2S600E - - I/O, L52P_YFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n102 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L51N 2 D24 - - - I/O, L51N\nI/O, L51P 2 C25 - - - I/O, L51P\nI/O (DIN, D0), \nL50N_YY2 C26 All - I/O (DIN, D0), \nL50N_YYI/O (DIN, D0), \nL50N_YY\nI/O (DOUT, BUSY), L50P_YY 2 B26 All - I/O (DOUT, BUSY), \nL50P_YYI/O (DOUT, BUSY), \nL50P_YY\nCCLK 2 A25 - - CCLK CCLK\nTDO 2 C23 - - TDO TDO\nTDI - D22 - - TDI TDI\nI/O (CS), L49P_YY 1 B24 All - I/O (CS), L49P_YY I/O (CS), L49P_YY\nI/O (WRITE ), L49N_YY 1 A24 All - I/O (WRITE ), \nL49N_YYI/O (WRITE ), \nL49N_YY\nI/O, L48P 1 B23 - - I/O I/O, L48P\nI/O, L48N 1 A23 - - - I/O, L48N\nI/O, L47P 1 B22 XC2S400E - I/O, L47P_Y I/O, L47P\nI/O, L47N 1 A22 XC2S400E - I/O, L47N_Y I/O, L47N\nI/O, L46P_YY 1 D21 All - I/O, L46P_YY I/O, L46P_YY\nI/O, L46N_YY 1 C21 All - I/O, L46N_YY I/O, L46N_YY\nI/O, VREF Bank 1, L45P_YY 1 B21 All All I/O, VREF Bank 1, \nL45P_YYI/O, VREF Bank 1, \nL45P_YY\nI/O, L45N_YY 1 A21 All - I/O, L45N_YY I/O, L45N_YY\nI/O, L44P 1 F20 XC2S600E - - I/O, L44P_Y\nI/O, L44N 1 E20 XC2S600E - I/O I/O, L44N_Y\nI/O, L43P_YY 1 D20 All - I/O, L43P_YY I/O, L43P_YY\nI/O, L43N_YY 1 C20 All - I/O, L43N_YY I/O, L43N_YY\nI/O, L42P_YY 1 B20 All - I/O, L42P_YY I/O, L42P_YY\nI/O, L42N_YY 1 A20 All - I/O, L42N_YY I/O, L42N_YY\nI/O, VREF Bank 1, L41P_YY 1 G19 All All I/O, VREF Bank 1, \nL41P_YYI/O, VREF Bank 1, \nL41P_YY\nI/O, L41N_YY 1 F19 All - I/O, L41N_YY I/O, L41N_YY\nI/O 1 E19 - - - I/O\nI/O, L40P_YY 1 B19 All - I/O, L40P_YY I/O, L40P_YY\nI/O, L40N_YY 1 A19 All - I/O, L40N_YY I/O, L40N_YY\nI/O 1 H18 - - I/O I/O\nI/O, L39P 1 G18 XC2S600E - I/O, L39P I/O, L39P_YFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 103\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L39N 1 F18 XC2S600E - I/O, L39N I/O, L39N_Y\nI/O, L38P 1 D18 XC2S600E XC2S600E - I/O, VREF Bank 1, \nL38P_Y\nI/O, L38N 1 C18 XC2S600E - I/O I/O, L38N_Y\nI/O, L37P_YY 1 B18 All - I/O, L37P_YY I/O, L37P_YY\nI/O, L37N_YY 1 A18 All - I/O, L37N_YY I/O, L37N_YY\nI/O, L36P_YY 1 H17 All - I/O, L36P_YY I/O, L36P_YY\nI/O, L36N_YY 1 G17 All - I/O, L36N_YY I/O, L36N_YY\nI/O, VREF Bank 1, L35P_YY 1 E18 All All I/O, VREF Bank 1, \nL35P_YYI/O, VREF Bank 1, \nL35P_YY\nI/O, L35N_YY 1 E17 All - I/O, L35N_YY I/O, L35N_YY\nI/O, L34P_YY 1 D17 All - I/O, L34P_YY I/O, L34P_YY\nI/O, L34N_YY 1 C17 All - I/O, L34N_YY I/O, L34N_YY\nI/O 1 H16 - - - I/O\nI/O, L33P 1 B17 XC2S600E - I/O, L33P I/O, L33P_Y\nI/O, L33N 1 A17 XC2S600E - I/O, L33N I/O, L33N_Y\nI/O 1 G16 - - - I/O\nI/O, L32P_YY 1 F16 All - I/O, L32P_YY I/O, L32P_YY\nI/O, L32N_YY 1 E16 All - I/O, L32N_YY I/O, L32N_YY\nI/O, L31P_YY 1 C16 All - I/O, L31P_YY I/O, L31P_YY\nI/O, L31N_YY 1 B16 All - I/O, L31N_YY I/O, L31N_YY\nI/O 1 A16 - - - I/O\nI/O, L30P 1 J15 - - I/O, L30P I/O, L30P\nI/O, L30N 1 H15 - - I/O, L30N I/O, L30N\nI/O 1 G15 - - - I/O\nI/O, L29P_YY 1 F15 All - I/O, L29P_YY I/O, L29P_YY\nI/O, L29N_YY 1 E15 All - I/O, L29N_YY I/O, L29N_YY\nI/O, VREF Bank 1, L28P_YY 1 B15 All All I/O, VREF Bank 1, \nL28P_YYI/O, VREF Bank 1, \nL28P_YY\nI/O, L28N_YY 1 A15 All - I/O, L28N_YY I/O, L28N_YY\nI/O 1 D15 - - - I/O\nI/O, L27P_YY 1 J14 All - I/O, L27P_YY I/O, L27P_YY\nI/O, L27N_YY 1 H14 All - I/O, L27N_YY I/O, L27N_YY\nI/O 1 G14 - - - I/O\nI/O, L26P 1 F14 XC2S600E - I/O, L26P I/O, L26P_Y\nI/O, L26N 1 E14 XC2S600E - I/O, L26N I/O, L26N_YFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n104 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, VREF Bank 1, \nL25P1 D14 XC2S600E All I/O, VREF Bank 1, \nL25PI/O, VREF Bank 1, \nL25P_Y\nI/O, L25N 1 C14 XC2S600E - I/O, L25N I/O, L25N_Y\nI/O 1 J13 - - - I/O\nI/O, L24P 1 C13 - - I/O, L24P I/O, L24P\nI/O, L24N 1 D13 - - I/O, L24N I/O, L24N\nI/O 1 H13 - - - I/O\nI/O (DLL), L23P 1 B14 - - I/O (DLL), L23P I/O (DLL), L23P\nGCK2, I 1 A14 - - GCK2, I GCK2, I\nGCK3, I 0 A13 - - GCK3, I GCK3, I\nI/O (DLL), L23N 0 B13 - - I/O (DLL), L23N I/O (DLL), L23N\nI/O 0 E13 - - - I/O\nI/O, L22P_YY 0 F13 All - I/O, L22P_YY I/O, L22P_YY\nI/O, L22N_YY 0 G13 All - I/O, L22N_YY I/O, L22N_YY\nI/O, L21P 0 A12 XC2S600E - - I/O, L21P_Y\nI/O, VREF Bank 0, L21N 0 B12 XC2S600E All I/O, VREF Bank 0 I/O, VREF Bank 0, \nL21N_Y\nI/O, L20P 0 D12 XC2S600E - I/O, L20P I/O, L20P_Y\nI/O, L20N 0 E12 XC2S600E - I/O, L20N I/O, L20N_Y\nI/O 0 F12 - - - I/O\nI/O, L19P_YY 0 G12 All - I/O, L19P_YY I/O, L19P_YY\nI/O, L19N_YY 0 H12 All - I/O, L19N_YY I/O, L19N_YY\nI/O 0 J12 - - - I/O\nI/O, L18P_YY 0 A11 All - I/O, L18P_YY I/O, L18P_YY\nI/O, VREF Bank 0, L18N_YY 0 B11 All All I/O, VREF Bank 0, \nL18N_YYI/O, VREF Bank 0, \nL18N_YY\nI/O, L17P_YY 0 E11 All - I/O, L17P_YY I/O, L17P_YY\nI/O, L17N_YY 0 F11 All - I/O, L17N_YY I/O, L17N_YY\nI/O 0 C11 - - - I/O\nI/O, L16P 0 G11 - - I/O, L16P I/O, L16P\nI/O, L16N 0 H11 - - I/O, L16N I/O, L16N\nI/O 0 C10 - - - I/O\nI/O, L15P_YY 0 A10 All - I/O, L15P_YY I/O, L15P_YY\nI/O, L15N_YY 0 B10 All - I/O, L15N_YY I/O, L15N_YY\nI/O, L14P_YY 0 D10 All - I/O, L14P_YY I/O, L14P_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 105\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L14N_YY 0 E10 All - I/O, L14N_YY I/O, L14N_YY\nI/O 0 G10 - - - I/O\nI/O, L13P 0 A9 XC2S600E - I/O, L13P I/O, L13P_Y\nI/O, L13N 0 B9 XC2S600E - I/O, L13N I/O, L13N_Y\nI/O 0 H10 - - - I/O\nI/O, L12P_YY 0 C9 All - I/O, L12P_YY I/O, L12P_YY\nI/O, L12N_YY 0 D9 All - I/O, L12N_YY I/O, L12N_YY\nI/O 0 E9 - - I/O I/O\nI/O, VREF Bank 0, \nL11P0 F9 - All I/O, VREF Bank 0, \nL11PI/O, VREF Bank 0, \nL11P\nI/O, L11N 0 G9 - - I/O, L11N I/O, L11N\nI/O, L10P 0 A8 - - I/O, L10P I/O, L10P\nI/O, L10N 0 B8 - - I/O, L10N I/O, L10N\nI/O 0 H9 - - I/O I/O\nI/O, L9P 0 E8 XC2S600E - I/O I/O, L9P_Y\nI/O, L9N 0 F8 XC2S600E XC2S600E - I/O, VREF Bank 0, \nL9N_Y\nI/O, L8P 0 A7 XC2S600E - I/O, L8P I/O, L8P_Y\nI/O, L8N 0 B7 XC2S600E - I/O, L8N I/O, L8N_Y\nI/O 0 G8 - - I/O I/O\nI/O, L7P_YY 0 C7 All - I/O, L7P_YY I/O, L7P_YY\nI/O, L7N_YY 0 D7 All - I/O, L7N_YY I/O, L7N_YY\nI/O 0 E7 - - - I/O\nI/O, L6P_YY 0 F7 All - I/O, L6P_YY I/O, L6P_YY\nI/O, VREF Bank 0, L6N_YY 0 G7 All All I/O, VREF Bank 0, \nL6N_YYI/O, VREF Bank 0, \nL6N_YY\nI/O 0 A6 - - I/O I/O\nI/O, L5P 0 B6 - - I/O, L5P I/O, L5P\nI/O, L5N 0 C6 - - I/O, L5N I/O, L5N\nI/O, L4P 0 D6 - - I/O, L4P I/O, L4P\nI/O, L4N 0 E6 - - I/O, L4N I/O, L4N\nI/O 0 F6 - - - I/O\nI/O, L3P_YY 0 A5 All - I/O, L3P_YY I/O, L3P_YY\nI/O, VREF Bank 0, L3N_YY 0 B5 All All I/O, VREF Bank 0, \nL3N_YYI/O, VREF Bank 0, \nL3N_YY\nI/O, L2P_YY 0 D5 All - I/O, L2P_YY I/O, L2P_YYFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\n106 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nI/O, L2N_YY 0 E5 All - I/O, L2N_YY I/O, L2N_YY\nI/O, L1P_YY 0 B4 All - I/O, L1P_YY I/O, L1P_YY\nI/O, L1N_YY 0 C4 All - I/O, L1N_YY I/O, L1N_YY\nI/O, L0P 0 A3 XC2S600E - I/O I/O, L0P_Y\nI/O, L0N 0 B3 XC2S600E - - I/O, L0N_Y\nI/O 0 A4 - - I/O I/O\nTCK - A2 - - TCK TCK\nFG676 Differential Clock Pins\nClock BankP Input N Input\nPin Name Pin Name\nGCK0 4 AF14 GCK0, I AE14 I/O (DLL), L126P\nGCK1 5 AF13 GCK1, I AE13 I/O (DLL), L126N\nGCK2 1 A14 GCK2, I B14 I/O (DLL), L23P\nGCK3 0 A13 GCK3, I B13 I/O (DLL), L23NFG676 Pinouts ( XC2S400E, XC2S600E) (Continued)\nPad Name\nPinLVDS Async. \nOutput OptionVREF \nOptionDevice-Specific Pinouts\nFunction Bank XC2S400E XC2S600E\nAdditional FG676 Package Pins  \nVCCINT Pins\nH8 H19 J9 J18 K10 K11 K16\nK17 L10 L17 T10 T17 U10 U11\nU16 U17 V9 V18 W8 W19 -\nVCCO Bank 0 Pins\nC5 C8 D11 J10 J11 K12 K13\nVCCO Bank 1 Pins\nC19 C22 D16 J16 J17 K14 K15\nVCCO Bank 2 Pins\nE24 H24 K18 L18 L23 M17 N17\nVCCO Bank 3 Pins\nP17 R17 T18 T23 U18 W24 AB24\nVCCO Bank 4 Pins\nU14 U15 V16 V17 AC16 AD19 AD22\nVCCO Bank 5 Pins\nU12 U13 V10 V11 AC11 AD5 AD8\nVCCO Bank 6 Pins\nP10 R10 T4 T9 U9 W3 AB3\nVCCO Bank 7 Pins\nH3 K9 L4 L9 M10 N10 E3\nDS077-4 (v3.0) August 9, 2013 www.xilinx.com 107\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nGND Pins\nA1 A26 B2 B25 C3 C12 C15\nC24 D4 D8 D19 D23 F10 F17\nH4 H23 K6 K21 L11 L12 L13\nL14 L15 L16 M3 M11 M12 M13\nM14 M15 M16 M24 N11 N12 N13\nN14 N15 N16 P11 P12 P13 P14\nP15 P16 R3 R11 R12 R13 R14\nR15 R16 R24 T11 T12 T13 T14\nT15 T16 U6 U21 W4 W23 AA10\nAA17 AC4 AC8 AC19 AC23 AD3 AD12\nAD15 AD24 AE2 AE25 AF1 AF26 -\nNot Connected Pins (XC2S400E Only)\nA12 A16 A23 B3 C1 C2 C10\nC11 C25 D2 D15 D18 D24 D25\nE7 E13 E19 F2 F6 F8 F12\nF20 F22 G10 G14 G15 G16 G26\nH10 H13 H16 H25 J6 J8 J12\nJ13 K1 K4 K22 K24 L3 L19\nL22 L26 M4 M9 M22 N1 N4\nN9 N18 N19 N23 P4 P5 P18\nP19 P24 R4 R7 R19 T3 T24\nU1 U4 U7 U24 U25 V8 V12\nV13 V21 W12 W13 W14 W16 Y3\nY7 Y21 AA7 AA9 AA22 AB15 AB16\nAB17 AB22 AC1 AC15 AC22 AC25 AC26\nAD1 AD2 AD10 AD11 AD13 AD14 AE5\nAE19 AE24 AF4 AF16 AF18 AF20 -Additional FG676 Package Pins (Continued)\n108 www.xilinx.com DS077-4 (v3.0) August 9, 2013\nProduct SpecificationSpartan-IIE FPGA Family: Pinout TablesR— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — \nRevision History   \nDate Version Description\n11/15/2001 1.0 Initial Xilinx release.\n12/20/2001 1.1 Corrected differential pin pair designations.\n11/18/2002 2.0 Added XC2S400E and XC2S600E and FG676. Removed L37 designation from FT256 pinouts. \nMinor corrections and clarifications to pinout  definitions. Removed Preliminary designation. \n02/14/2003 2.1 Added differential pairs table on page  57, fixed 3 P/N designation typos introduced in v2.0. \nClarified that XC2S50E has two VREF pins per bank.\n06/18/2008 2.3 Added Package Overview  section. Updated all modules for continuous page, figure, and table \nnumbering. Updated links. Synchronized all modules to v2.3.\n08/09/2013 3.0 This product is obsolete/discontinued per XCN12026 .\n'}]
!==============================================================================!
### Component Summary: XC2S300E-6PQG208I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core Logic Voltage (VCCINT): 1.8V ±5%
  - I/O Voltage (VCCO): 1.5V, 2.5V, or 3.3V (depending on I/O standard)
  
- **Current Ratings:**
  - Quiescent VCCINT Supply Current (ICCINTQ): 12 mA (Commercial), 12 mA (Industrial)
  - Quiescent VCCO Supply Current (ICCOQ): 2 mA

- **Power Consumption:**
  - Power-On Current (ICCPO): 300 mA (Commercial), 500 mA (Industrial)
  
- **Operating Temperature Range:**
  - Commercial: 0°C to +85°C
  - Industrial: -40°C to +100°C

- **Package Type:**
  - PQG208 (208-pin Plastic Quad Flat Pack)

- **Special Features:**
  - Supports up to 329 user I/O pins.
  - Configurable logic blocks (CLBs) with 6,912 logic cells.
  - Integrated block RAM (64K bits).
  - Supports various I/O standards including LVTTL, LVCMOS, HSTL, SSTL, and LVDS.
  - Hot-swap capability for CompactPCI applications.
  - Fully supported by Xilinx ISE development tools.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **XC2S300E-6PQG208I** is a member of the Spartan-IIE family of Field-Programmable Gate Arrays (FPGAs) from Xilinx. It is designed for high-performance applications requiring a flexible and programmable logic solution. The device features a rich set of resources, including a large number of configurable logic blocks, block RAM, and a variety of I/O standards, making it suitable for a wide range of applications.

#### Typical Applications:
- **Digital Signal Processing (DSP):** The XC2S300E can be used in applications requiring high-speed arithmetic and data processing.
- **Communications:** Ideal for implementing protocols and interfaces in communication systems.
- **Embedded Systems:** Suitable for use in embedded applications where reprogrammability and flexibility are essential.
- **Data Acquisition Systems:** Can be utilized in systems that require real-time data processing and control.
- **Industrial Automation:** The device can be integrated into control systems for automation and robotics.

This FPGA is particularly advantageous in scenarios where design iterations are frequent, as it allows for in-field reprogramming without the need for hardware changes, thus reducing time-to-market and development costs.