# ðŸ“˜ 45-Day Digital Logic & Design Study Plan

**Start Date:** October 16, 2025

## ðŸ”¹ Overview
| Phase | Duration | Main Book | Focus |
|-------|-----------|------------|-------------|
| 1 | Days 1â€“15 | Digital Design (M. Morris Mano, 4th Ed.) | Logic Basics, Circuits |
| 2 | Days 16â€“30 | Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog (6th Ed.) | HDL Coding |
| 3 | Days 31â€“45 | Logic & Computer Design Fundamentals (5th Ed.) | CPU Design & Integration |

## Phase 1: Core Logic Fundamentals (Days 1â€“15)
**Book:** Digital Design (4th Ed.) - M. Morris Mano

- **Days 1â€“3:** Number systems and logic gates
- **Days 4â€“6:** Boolean algebra and simplification
- **Days 7â€“9:** Combinational circuit design (adders, multiplexers, decoders)
- **Days 10â€“12:** Sequential logic (flip-flops, registers, counters)
- **Days 13â€“15:** FSM basics and memory overview

## Phase 2: HDL & Simulation (Days 16â€“30)
**Book:** Digital Design with Verilog, VHDL, and SystemVerilog (6th Ed.)

- **Days 16â€“18:** Introduction to Verilog and VHDL syntax
- **Days 19â€“21:** Combinational and sequential logic in HDL
- **Days 22â€“24:** Simulation and testbenches
- **Days 25â€“27:** SystemVerilog basics
- **Days 28â€“30:** Advanced testbenches, HDL mini-project, or synthesis basics

## Phase 3: Computer Design Integration (Days 31â€“45)
**Book:** Logic & Computer Design Fundamentals (5th Ed.)

- **Days 31â€“33:** Processor components and datapath design
- **Days 34â€“36:** Arithmetic Logic Unit (ALU) design
- **Days 37â€“39:** Control logic and microoperations
- **Days 40â€“42:** Memory and I/O interface overview
- **Days 43â€“45:** Mini CPU project (integration of logic and HDL concepts)

---
**ðŸ§  Study Tips:**
- Spend ~2 hours/day consistently.
- Use Logisim or HDL simulators for practice.
- Revise key logic simplifications weekly.
- Work on small HDL projects by Phase 3.
