

================================================================
== Vivado HLS Report for 'pool_1'
================================================================
* Date:           Sat Aug  6 17:20:11 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4537|  4537|  4537|  4537|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  4536|  4536|       324|          -|          -|    14|    no    |
        | + Loop 1.1          |   322|   322|        23|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    20|    20|        10|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |     8|     8|         4|          -|          -|     2|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    297|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      34|     27|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     168|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     202|    455|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |my_net_hcmp_16ns_eOg_U10  |my_net_hcmp_16ns_eOg  |        0|      0|  34|  27|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0|  34|  27|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |my_net_mul_mul_5nfYi_U11  |my_net_mul_mul_5nfYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_1_fu_179_p2   |     *    |      0|  0|  41|           5|           8|
    |add_ln30_1_fu_277_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln30_2_fu_294_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln30_3_fu_313_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln30_fu_304_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln33_1_fu_415_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln33_2_fu_424_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln33_fu_351_p2     |     +    |      0|  0|  15|           5|           5|
    |i_fu_191_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_267_p2            |     +    |      0|  0|  13|           4|           1|
    |k_fu_345_p2            |     +    |      0|  0|  10|           2|           1|
    |m_fu_392_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln30_1_fu_251_p2   |     -    |      0|  0|  15|           9|           9|
    |sub_ln30_fu_221_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln33_fu_380_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln28_fu_185_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_fu_261_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_fu_339_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_fu_386_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln33_fu_434_p3  |  select  |      0|  0|  16|           1|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 297|         138|         148|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |empty_6_reg_121   |   9|          2|   16|         32|
    |empty_8_reg_142   |   9|          2|   16|         32|
    |i_0_reg_98        |   9|          2|    4|          8|
    |input_r_address0  |  15|          3|   14|         42|
    |j_0_reg_109       |   9|          2|    4|          8|
    |k_0_reg_131       |   9|          2|    2|          4|
    |m_0_reg_154       |   9|          2|    2|          4|
    |output_r_d0       |  15|          3|   16|         48|
    +------------------+----+-----------+-----+-----------+
    |Total             | 131|         28|   75|        188|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |empty_6_reg_121       |  16|   0|   16|          0|
    |empty_8_reg_142       |  16|   0|   16|          0|
    |i_0_reg_98            |   4|   0|    4|          0|
    |i_reg_461             |   4|   0|    4|          0|
    |input_load_1_reg_535  |  16|   0|   16|          0|
    |j_0_reg_109           |   4|   0|    4|          0|
    |j_reg_484             |   4|   0|    4|          0|
    |k_0_reg_131           |   2|   0|    2|          0|
    |k_reg_512             |   2|   0|    2|          0|
    |m_0_reg_154           |   2|   0|    2|          0|
    |m_reg_525             |   2|   0|    2|          0|
    |mul_ln30_1_reg_453    |  11|   0|   13|          2|
    |mul_ln30_reg_447      |  15|   0|   15|          0|
    |output_addr_reg_494   |  12|   0|   12|          0|
    |select_ln33_reg_541   |  16|   0|   16|          0|
    |shl_ln30_4_reg_471    |   4|   0|    5|          1|
    |sub_ln30_1_reg_476    |   8|   0|    9|          1|
    |sub_ln30_reg_466      |   8|   0|   10|          2|
    |sub_ln33_reg_517      |   9|   0|   11|          2|
    |zext_ln33_reg_504     |   4|   0|   11|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 | 168|   0|  183|         15|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    pool.1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    pool.1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    pool.1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    pool.1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    pool.1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    pool.1    | return value |
|input_r_address0   | out |   14|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_offset       |  in |    5|   ap_none  | input_offset |    scalar    |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

