---
title: "Ensemble SReLU Raw Data"
date: 2020-12-13
description: Raw data of the ensemble of SReLU neurons FPEA program
slug: ensemble-srelu-raw-data
draft: false
---

## 2 Neuron Ensemble Resource Utilization

### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  118 |     0 |     53200 |  0.22 |
|   LUT as Logic             |  103 |     0 |     53200 |  0.19 |
|   LUT as Memory            |   15 |     0 |     17400 |  0.09 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    3 |     0 |           |       |
| Slice Registers            |  214 |     0 |    106400 |  0.20 |
|   Register as Flip Flop    |  214 |     0 |    106400 |  0.20 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 5 Neuron Ensemble Resource Utilization

### Resource Utilization

#### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  123 |     0 |     53200 |  0.23 |
|   LUT as Logic             |  104 |     0 |     53200 |  0.20 |
|   LUT as Memory            |   19 |     0 |     17400 |  0.11 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    7 |     0 |           |       |
| Slice Registers            |  220 |     0 |    106400 |  0.21 |
|   Register as Flip Flop    |  220 |     0 |    106400 |  0.21 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 10 Neuron Ensemble Resource Utilization

#### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  124 |     0 |     53200 |  0.23 |
|   LUT as Logic             |  107 |     0 |     53200 |  0.20 |
|   LUT as Memory            |   17 |     0 |     17400 |  0.10 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    5 |     0 |           |       |
| Slice Registers            |  226 |     0 |    106400 |  0.21 |
|   Register as Flip Flop    |  226 |     0 |    106400 |  0.21 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 100 Neuron Ensemble Resource Utilization

#### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  138 |     0 |     53200 |  0.26 |
|   LUT as Logic             |  128 |     0 |     53200 |  0.24 |
|   LUT as Memory            |   10 |     0 |     17400 |  0.06 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   10 |     0 |           |       |
| Slice Registers            |  231 |     0 |    106400 |  0.22 |
|   Register as Flip Flop    |  231 |     0 |    106400 |  0.22 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 1000 Neuron Ensemble Resource Utilization

#### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  145 |     0 |     53200 |  0.27 |
|   LUT as Logic             |  111 |     0 |     53200 |  0.21 |
|   LUT as Memory            |   34 |     0 |     17400 |  0.20 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   34 |     0 |           |       |
| Slice Registers            |  239 |     0 |    106400 |  0.22 |
|   Register as Flip Flop    |  239 |     0 |    106400 |  0.22 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile    |    1 |     0 |       140 |  0.71 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    2 |     0 |       280 |  0.71 |
|     RAMB18E1 only |    2 |       |           |       |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |