{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 20:01:05 2017 " "Info: Processing started: Sat Jun 03 20:01:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kekongmusic -c kekongmusic " "Info: Command: quartus_sta kekongmusic -c kekongmusic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kekongmusic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'kekongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK " "Info: create_clock -period 50.000 -waveform \{0.000 25.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK4_1 CLK_GEN:inst7\|CLK4_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK4_1 CLK_GEN:inst7\|CLK4_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK200_1 CLK_GEN:inst7\|CLK200_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK200_1 CLK_GEN:inst7\|CLK200_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK10K_1 CLK_GEN:inst7\|CLK10K_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK10K_1 CLK_GEN:inst7\|CLK10K_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_GEN:inst7\|CLK1M_1 CLK_GEN:inst7\|CLK1M_1 " "Info: create_clock -period 1.000 -name CLK_GEN:inst7\|CLK1M_1 CLK_GEN:inst7\|CLK1M_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.310 " "Info: Worst-case setup slack is -12.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.310      -130.573 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -12.310      -130.573 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.972       -38.939 CLK_GEN:inst7\|CLK4_1  " "Info:    -5.972       -38.939 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468        -9.707 CLK_GEN:inst7\|CLK1M_1  " "Info:    -2.468        -9.707 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919        -8.213 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.919        -8.213 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663        -7.775 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.663        -7.775 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -0.369 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.369        -0.369 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002         0.000 CLK  " "Info:     0.002         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.283 " "Info: Worst-case hold slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283        -0.283 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.283        -0.283 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -0.266 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.266        -0.266 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154        -0.154 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.154        -0.154 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.124 CLK  " "Info:    -0.124        -0.124 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.009 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.009        -0.009 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.014         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.656         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -36.596 CLK_GEN:inst7\|CLK4_1  " "Info:    -3.201       -36.596 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.544 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.544 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.790         0.000 CLK  " "Info:    24.790         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.718         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.285 " "Info: Worst-case setup slack is -11.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.285      -119.177 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -11.285      -119.177 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.537       -33.738 CLK_GEN:inst7\|CLK4_1  " "Info:    -5.537       -33.738 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293        -8.344 CLK_GEN:inst7\|CLK1M_1  " "Info:    -2.293        -8.344 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -6.984 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.720        -6.984 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470        -6.588 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.470        -6.588 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220        -0.220 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.220        -0.220 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 CLK  " "Info:     0.030         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.219 " "Info: Worst-case hold slack is -0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219        -0.219 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.219        -0.219 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.162 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.162        -0.162 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153        -0.153 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.153        -0.153 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142        -0.142 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.142        -0.142 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112        -0.112 CLK  " "Info:    -0.112        -0.112 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.017         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.599         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -36.852 CLK_GEN:inst7\|CLK4_1  " "Info:    -3.201       -36.852 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.487       -10.409 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.487        -8.922 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.624 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.487        -1.624 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798         0.000 CLK  " "Info:    24.798         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.715         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.715         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Info: Cell: inst2\|inst\|lpm_counter_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK200_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK4_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK10K_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK_GEN:inst7\|CLK1M_1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.711 " "Info: Worst-case setup slack is -4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.711       -49.247 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -4.711       -49.247 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786        -7.074 CLK_GEN:inst7\|CLK4_1  " "Info:    -1.786        -7.074 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480        -0.815 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.480        -0.815 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239        -0.484 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.239        -0.484 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.322 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.150        -0.322 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 CLK  " "Info:     0.285         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.434         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Info: Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -0.289 CLK_GEN:inst7\|CLK10K_1  " "Info:    -0.289        -0.289 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -0.271 CLK_GEN:inst7\|CLK200_1  " "Info:    -0.271        -0.271 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -0.218 CLK  " "Info:    -0.218        -0.218 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.162 CLK_GEN:inst7\|CLK1M_1  " "Info:    -0.162        -0.162 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:     0.016         0.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.036         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233         0.000 CLK_GEN:inst7\|CLK4_1  " "Info:     0.233         0.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 CLK_GEN:inst7\|CLK4_1  " "Info:    -1.000       -20.000 CLK_GEN:inst7\|CLK4_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 CLK_GEN:inst7\|CLK1M_1  " "Info:    -1.000        -7.000 CLK_GEN:inst7\|CLK1M_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst7\|CLK10K_1  " "Info:    -1.000        -6.000 CLK_GEN:inst7\|CLK10K_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 CLK_GEN:inst7\|CLK200_1  " "Info:    -1.000        -6.000 CLK_GEN:inst7\|CLK200_1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.000        -1.000 spk0:inst2\|CNT11B:inst\|lpm_counter:lpm_counter_component\|cntr_n7j:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.438         0.000 CLK  " "Info:    24.438         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.756         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.756         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 20:01:19 2017 " "Info: Processing ended: Sat Jun 03 20:01:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
