# Xilinx CORE Generator 6.3.03i
# User = Administrator
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in F:\PT8612\VHDL\xilinx\rioimp\VHDL\coregen.log
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=F:\PT8612\VHDL\xilinx\rioimp\VHDL
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=VHDL
# xilinxfamily=Virtex2
# outputoption=DesignFlow
# overwritefiles=Default
# simvendor=ModelSim
# expandedprojectpath=F:\PT8612\VHDL\xilinx\rioimp\VHDL
SETPROJECT .
Set current Project to F:\PT8612\VHDL\xilinx\rioimp\VHDL
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 1173
XIPCPJSENDCORES virtex2p
