VHDL is hardware description language together with Verilog. Many books have been written for VHDL syntax and its applications since it has been widely used in both industry and academia for more than a decade. Because of this, we do not cover the syntax and grammar of VHDL and assume readers are familiar with these.

VHDL 언어의 문법과 관련해서는 시중에 판매되는 관련 도서를 참조하길 바란다.