# do signal_generator.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module signal_generator
# 
# Top level modules:
# 	signal_generator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module signal_generator_vlg_sample_tst
# -- Compiling module signal_generator_vlg_check_tst
# -- Compiling module signal_generator_vlg_vec_tst
# 
# Top level modules:
# 	signal_generator_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.signal_generator_vlg_vec_tst 
# Loading work.signal_generator_vlg_vec_tst
# Loading work.signal_generator
# Loading altera_ver.dffeas
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# ** Error: (vsim-3033) nofile(37): Instantiation of 'generic_m10k' failed. The design unit was not found.
# 
#         Region: /signal_generator_vlg_vec_tst/i1/\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 
#         Searched libraries:
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera
#             c:/altera_13.1/modelsim_ase/altera/verilog/altera_mf
#             c:/altera_13.1/modelsim_ase/altera/verilog/220model
#             c:/altera_13.1/modelsim_ase/altera/vhdl/sgate
#             c:/altera_13.1/modelsim_ase/altera/verilog/cyclonev
# Loading work.signal_generator_vlg_sample_tst
# Loading work.signal_generator_vlg_check_tst
# Error loading design
