$version Generated by VerilatedVcd $end
$date Wed Mar 28 21:03:27 2018
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 % i_clk $end
  $var wire  6 ' i_op [5:0] $end
  $var wire  1 & i_reset $end
  $var wire  2 3 o_aluop [1:0] $end
  $var wire  1 * o_alusrca $end
  $var wire  2 2 o_alusrcb [1:0] $end
  $var wire  1 0 o_branch $end
  $var wire  1 , o_iord $end
  $var wire  1 ( o_memread $end
  $var wire  1 + o_memtoreg $end
  $var wire  1 ) o_memwrite $end
  $var wire  1 - o_pcen $end
  $var wire  2 1 o_pcsrc [1:0] $end
  $var wire  1 / o_regdst $end
  $var wire  1 . o_regwrite $end
  $scope module v $end
   $var wire  1 % i_clk $end
   $var wire  6 ' i_op [5:0] $end
   $var wire  1 & i_reset $end
   $var wire  4 # nextstate [3:0] $end
   $var wire  2 3 o_aluop [1:0] $end
   $var wire  1 * o_alusrca $end
   $var wire  2 2 o_alusrcb [1:0] $end
   $var wire  1 0 o_branch $end
   $var wire  1 , o_iord $end
   $var wire  1 ( o_memread $end
   $var wire  1 + o_memtoreg $end
   $var wire  1 ) o_memwrite $end
   $var wire  1 - o_pcen $end
   $var wire  2 1 o_pcsrc [1:0] $end
   $var wire  1 / o_regdst $end
   $var wire  1 . o_regwrite $end
   $var wire  4 $ state [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
b0001 #
b0000 $
0%
1&
b000000 '
0(
0)
0*
0+
0,
1-
0.
0/
00
b00 1
b01 2
b00 3
#10
1%
#15
0%
#18
0&
b100000 '
#20
b0010 #
b0001 $
1%
0-
b11 2
#25
0%
#28
#30
b0011 #
b0010 $
1%
1*
b10 2
#35
0%
#38
#40
b0100 #
b0011 $
1%
0*
1,
b00 2
#45
0%
#48
#50
b0000 #
b0100 $
1%
1+
0,
1.
#55
0%
#58
#60
b0001 #
b0000 $
1%
0+
1-
0.
b01 2
#65
0%
#68
b101000 '
#70
b0010 #
b0001 $
1%
0-
b11 2
#75
0%
#78
#80
b0101 #
b0010 $
1%
1*
b10 2
#85
0%
#88
#90
b0000 #
b0101 $
1%
1)
0*
1,
b00 2
#95
0%
#98
#100
b0001 #
b0000 $
1%
0)
0,
1-
b01 2
#105
0%
#108
b000000 '
#110
b0110 #
b0001 $
1%
0-
b11 2
#115
0%
#118
#120
b0111 #
b0110 $
1%
1*
b00 2
b10 3
#125
0%
#128
#130
b0000 #
b0111 $
1%
0*
1.
1/
b00 3
#135
0%
#138
#140
b0001 #
b0000 $
1%
1-
0.
0/
b01 2
#145
0%
#148
b000100 '
#150
b1000 #
b0001 $
1%
0-
b11 2
#155
0%
#158
#160
b0000 #
b1000 $
1%
1*
10
b01 1
b00 2
b01 3
#165
0%
#168
#170
b0001 #
b0000 $
1%
0*
1-
00
b00 1
b01 2
b00 3
#175
0%
#178
b000010 '
#180
b1001 #
b0001 $
1%
0-
b11 2
#185
0%
#188
#190
b0000 #
b1001 $
1%
1-
b10 1
b00 2
#195
0%
#198
#200
b0001 #
b0000 $
1%
b00 1
b01 2
#205
0%
