// Seed: 1433626840
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    id_18,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wire id_14,
    output tri0 id_15,
    id_19,
    input supply0 id_16
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  always
    if (1) begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          #1 if (1 === id_10) @(posedge id_9) $display(id_7, 1);
          if (-1'b0);
          if (1) #1 id_1 <= -1'd0;
        end
      end
    end
endmodule
