<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_4" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1599412998">
  <File Type="ROUTE-PWR" Name="top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="top.msk"/>
  <File Type="ROUTE-CLK" Name="top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="top.vdi"/>
  <File Type="BG-BIT" Name="top.bit"/>
  <File Type="BG-DRC" Name="top.drc"/>
  <File Type="BG-BGN" Name="top.bgn"/>
  <File Type="BG-BIN" Name="top.bin"/>
  <File Type="BITSTR-RBT" Name="top.rbt"/>
  <File Type="BITSTR-NKY" Name="top.nky"/>
  <File Type="BITSTR-BMM" Name="top_bd.bmm"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="top.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="top.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top.hwdef"/>
  <File Type="PLACE-IO" Name="top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="top_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="top_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="top_opt.dcp"/>
  <File Type="PLACE-DCP" Name="top_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="top_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="top_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="top_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="top.pdi"/>
  <File Type="RCFI_FILE" Name="top.rcfi"/>
  <File Type="CFI_FILE" Name="top.cfi"/>
  <File Type="RNPI_FILE" Name="top.rnpi"/>
  <File Type="NPI_FILE" Name="top.npi"/>
  <File Type="RBD_FILE" Name="top.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/decode4_pc_statck.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/decode4_pc_statck.vhd"/>
        <Attr Name="ImportTime" Val="1557869348"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/decode4alu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/decode4alu.vhd"/>
        <Attr Name="ImportTime" Val="1556301363"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mux_outputs_from_alu_spm_input_ports.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/mux_outputs_from_alu_spm_input_ports.vhd"/>
        <Attr Name="ImportTime" Val="1556302580"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/op_codes.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../zipi8/zipi8.srcs/sources_1/new/op_codes.vhd"/>
        <Attr Name="ImportTime" Val="1553348556"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/ram.vhd"/>
        <Attr Name="ImportTime" Val="1557875956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ram32m_behav.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/ram32m_behav.vhd"/>
        <Attr Name="ImportTime" Val="1557875990"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sel_of_2nd_op_to_alu_and_port_id.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/sel_of_2nd_op_to_alu_and_port_id.vhd"/>
        <Attr Name="ImportTime" Val="1562011418"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sel_of_out_port_value.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/sel_of_out_port_value.vhd"/>
        <Attr Name="ImportTime" Val="1557340124"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shift_and_rotate_operations.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/shift_and_rotate_operations.vhd"/>
        <Attr Name="ImportTime" Val="1557868394"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/spm_with_output_reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/spm_with_output_reg.vhd"/>
        <Attr Name="ImportTime" Val="1556302554"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/two_banks_of_16_gp_reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/two_banks_of_16_gp_reg.vhd"/>
        <Attr Name="ImportTime" Val="1557344208"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/x12_bit_program_address_generator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/x12_bit_program_address_generator.vhd"/>
        <Attr Name="ImportTime" Val="1556882294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/arith_and_logic_operations.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/arith_and_logic_operations.vhd"/>
        <Attr Name="ImportTime" Val="1556881964"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/decode4_strobes_enables.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/decode4_strobes_enables.vhd"/>
        <Attr Name="ImportTime" Val="1557935556"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/flags.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/flags.vhd"/>
        <Attr Name="ImportTime" Val="1561398369"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/program_counter.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/program_counter.vhd"/>
        <Attr Name="ImportTime" Val="1556401142"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/register_bank_control.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/register_bank_control.vhd"/>
        <Attr Name="ImportTime" Val="1556855649"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/stack.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/stack.vhd"/>
        <Attr Name="ImportTime" Val="1557158320"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/state_machine.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado_2019.2/zipi8_rtl/zipi8_rtl.srcs/sources_1/new/state_machine.vhd"/>
        <Attr Name="ImportTime" Val="1557936240"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/zipi8.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../zipi8/zipi8.srcs/sources_1/new/zipi8.vhd"/>
        <Attr Name="ImportTime" Val="1553359035"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../zipi8_core/zipi8_core.srcs/sources_1/new/top.vhd"/>
        <Attr Name="ImportTime" Val="1553877319"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/program_memory/test_program.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../zipi8_core/zipi8_core.srcs/sources_1/ip/program_memory/test_program.coe"/>
        <Attr Name="ImportTime" Val="1553509138"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/zcu104-xdc-rdf0438/zcu104_Rev1.0_U1_01302018.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Chula/FPGA-doc/ZCU104/board_files/zcu104-xdc-rdf0438/zcu104_Rev1.0_U1_01302018.xdc"/>
        <Attr Name="ImportTime" Val="1543807620"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="program_memory"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
