armv6pmu_start	,	F_20
armv6mpcore_pmu_init	,	F_27
data	,	V_32
ARMV6_CYCLE_COUNTER	,	V_7
ARMV6_PMCR_COUNT0_IEN	,	V_24
ARMV6_PMCR_ENABLE	,	V_49
armv6pmu_handle_irq	,	F_11
hw	,	V_44
raw_spin_unlock_irqrestore	,	F_10
ARMV6_PMCR_EVT_COUNT0_SHIFT	,	V_23
dev	,	V_30
u32	,	T_1
cpuc	,	V_34
ARMV6_PMCR_OVERFLOWED_MASK	,	V_3
"invalid counter number (%d)\n"	,	L_1
ARMV6_PMCR_COUNT1_IEN	,	V_27
pmcr	,	V_2
armv6pmu_write_counter	,	F_7
get_irq_regs	,	F_12
armv6pmu_read_counter	,	F_6
armpmu_event_set_period	,	F_17
events	,	V_42
ARMV6_PERFCTR_CPU_CYCLES	,	V_50
val	,	V_1
ret	,	V_6
armv6_pmcr_counter_has_overflowed	,	F_4
period	,	V_45
pt_regs	,	V_35
__get_cpu_var	,	F_14
perf_sample_data	,	V_31
armv6pmu_stop	,	F_21
armv6_pmcr_write	,	F_2
config_base	,	V_22
armv6mpcore_pmu_disable_event	,	F_25
IRQ_HANDLED	,	V_48
ARMV6_COUNTER0	,	V_9
hwc	,	V_15
raw_spin_lock_irqsave	,	F_9
ARMV6_PMCR_EVT_COUNT1_SHIFT	,	V_26
ARMV6_PMCR_EVT_COUNT0_MASK	,	V_21
armv6pmu_get_event_idx	,	F_22
armv6pmu_init	,	F_26
WARN_ONCE	,	F_5
idx	,	V_16
ARMV6_PMCR_CCOUNT_IEN	,	V_20
ARMV6_COUNTER1	,	V_11
perf_sample_data_init	,	F_13
perf_event	,	V_40
IRQ_NONE	,	V_37
armpmu	,	V_38
arm_pmu	,	V_54
armv6mpcore_pmu	,	V_56
armv6_pmcr_read	,	F_1
hw_perf_event	,	V_14
armv6pmu_disable_event	,	F_24
flags	,	V_19
irq_work_run	,	F_19
test_bit	,	F_15
armv6pmu	,	V_55
ARMV6_PMCR_CCOUNT_OVERFLOW	,	V_8
active_mask	,	V_43
perf_event_overflow	,	F_18
armv6_pmcr_has_overflowed	,	F_3
armv6_counters	,	V_4
event	,	V_41
armpmu_event_update	,	F_16
value	,	V_13
mask	,	V_17
num_events	,	V_39
ARMV6_PMCR_EVT_COUNT1_MASK	,	V_25
evt	,	V_18
last_period	,	V_46
ARMV6_PMCR_COUNT0_OVERFLOW	,	V_10
irqreturn_t	,	T_2
EAGAIN	,	V_52
cpu_hw_events	,	V_33
regs	,	V_36
counter	,	V_5
pmu_lock	,	V_28
ARMV6_PMCR_COUNT1_OVERFLOW	,	V_12
ARMV6_PERFCTR_NOP	,	V_53
irq_num	,	V_29
armv6pmu_enable_event	,	F_8
disable	,	V_47
test_and_set_bit	,	F_23
__init	,	T_3
used_mask	,	V_51
