SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/J3X/Documents/Digital-konstruktion/ALU-mem/memory_cell/ipcore_dir/
SET_PREFERENCE workingdirectory C:/Users/J3X/Documents/Digital-konstruktion/ALU-mem/memory_cell/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/J3X/Documents/Digital-konstruktion/ALU-mem/memory_cell/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/J3X/Documents/Digital-konstruktion/ALU-mem/memory_cell/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name test
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 6.3
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:6.3
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v6_3.blk_mem_gen_v6_3
SET_CORE_PATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v6_3
SET_CORE_GUIPATH C:/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v6_3/gui/blk_mem_gen_v6_3.tcl
SET_CORE_DATASHEET C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v6_3\doc\blk_mem_gen_ds512.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v6_3\doc\blk_mem_gen_ds512.pdf><blk_mem_gen_ds512.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v6_3\doc\blk_mem_gen_v6_3_vinfo.html><blk_mem_gen_v6_3_vinfo.html>
