@N: CD630 :"C:\git\FPGA\And_Gate.vhd":4:7:4:14|Synthesizing work.and_gate.rtl.
Post processing for work.and_gate.rtl
