<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hardware › dec21285.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dec21285.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/include/asm/hardware/dec21285.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 1998 Russell King</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  DC21285 registers</span>
<span class="cm"> */</span>
<span class="cp">#define DC21285_PCI_IACK		0x79000000</span>
<span class="cp">#define DC21285_ARMCSR_BASE		0x42000000</span>
<span class="cp">#define DC21285_PCI_TYPE_0_CONFIG	0x7b000000</span>
<span class="cp">#define DC21285_PCI_TYPE_1_CONFIG	0x7a000000</span>
<span class="cp">#define DC21285_OUTBOUND_WRITE_FLUSH	0x78000000</span>
<span class="cp">#define DC21285_FLASH			0x41000000</span>
<span class="cp">#define DC21285_PCI_IO			0x7c000000</span>
<span class="cp">#define DC21285_PCI_MEM			0x80000000</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#define DC21285_IO(x)		((volatile unsigned long *)(ARMCSR_BASE+(x)))</span>
<span class="cp">#else</span>
<span class="cp">#define DC21285_IO(x)		(x)</span>
<span class="cp">#endif</span>

<span class="cp">#define CSR_PCICMD		DC21285_IO(0x0004)</span>
<span class="cp">#define CSR_CLASSREV		DC21285_IO(0x0008)</span>
<span class="cp">#define CSR_PCICACHELINESIZE	DC21285_IO(0x000c)</span>
<span class="cp">#define CSR_PCICSRBASE		DC21285_IO(0x0010)</span>
<span class="cp">#define CSR_PCICSRIOBASE	DC21285_IO(0x0014)</span>
<span class="cp">#define CSR_PCISDRAMBASE	DC21285_IO(0x0018)</span>
<span class="cp">#define CSR_PCIROMBASE		DC21285_IO(0x0030)</span>
<span class="cp">#define CSR_MBOX0		DC21285_IO(0x0050)</span>
<span class="cp">#define CSR_MBOX1		DC21285_IO(0x0054)</span>
<span class="cp">#define CSR_MBOX2		DC21285_IO(0x0058)</span>
<span class="cp">#define CSR_MBOX3		DC21285_IO(0x005c)</span>
<span class="cp">#define CSR_DOORBELL		DC21285_IO(0x0060)</span>
<span class="cp">#define CSR_DOORBELL_SETUP	DC21285_IO(0x0064)</span>
<span class="cp">#define CSR_ROMWRITEREG		DC21285_IO(0x0068)</span>
<span class="cp">#define CSR_CSRBASEMASK		DC21285_IO(0x00f8)</span>
<span class="cp">#define CSR_CSRBASEOFFSET	DC21285_IO(0x00fc)</span>
<span class="cp">#define CSR_SDRAMBASEMASK	DC21285_IO(0x0100)</span>
<span class="cp">#define CSR_SDRAMBASEOFFSET	DC21285_IO(0x0104)</span>
<span class="cp">#define CSR_ROMBASEMASK		DC21285_IO(0x0108)</span>
<span class="cp">#define CSR_SDRAMTIMING		DC21285_IO(0x010c)</span>
<span class="cp">#define CSR_SDRAMADDRSIZE0	DC21285_IO(0x0110)</span>
<span class="cp">#define CSR_SDRAMADDRSIZE1	DC21285_IO(0x0114)</span>
<span class="cp">#define CSR_SDRAMADDRSIZE2	DC21285_IO(0x0118)</span>
<span class="cp">#define CSR_SDRAMADDRSIZE3	DC21285_IO(0x011c)</span>
<span class="cp">#define CSR_I2O_INFREEHEAD	DC21285_IO(0x0120)</span>
<span class="cp">#define CSR_I2O_INPOSTTAIL	DC21285_IO(0x0124)</span>
<span class="cp">#define CSR_I2O_OUTPOSTHEAD	DC21285_IO(0x0128)</span>
<span class="cp">#define CSR_I2O_OUTFREETAIL	DC21285_IO(0x012c)</span>
<span class="cp">#define CSR_I2O_INFREECOUNT	DC21285_IO(0x0130)</span>
<span class="cp">#define CSR_I2O_OUTPOSTCOUNT	DC21285_IO(0x0134)</span>
<span class="cp">#define CSR_I2O_INPOSTCOUNT	DC21285_IO(0x0138)</span>
<span class="cp">#define CSR_SA110_CNTL		DC21285_IO(0x013c)</span>
<span class="cp">#define SA110_CNTL_INITCMPLETE		(1 &lt;&lt; 0)</span>
<span class="cp">#define SA110_CNTL_ASSERTSERR		(1 &lt;&lt; 1)</span>
<span class="cp">#define SA110_CNTL_RXSERR		(1 &lt;&lt; 3)</span>
<span class="cp">#define SA110_CNTL_SA110DRAMPARITY	(1 &lt;&lt; 4)</span>
<span class="cp">#define SA110_CNTL_PCISDRAMPARITY	(1 &lt;&lt; 5)</span>
<span class="cp">#define SA110_CNTL_DMASDRAMPARITY	(1 &lt;&lt; 6)</span>
<span class="cp">#define SA110_CNTL_DISCARDTIMER		(1 &lt;&lt; 8)</span>
<span class="cp">#define SA110_CNTL_PCINRESET		(1 &lt;&lt; 9)</span>
<span class="cp">#define SA110_CNTL_I2O_256		(0 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I20_512		(1 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_1024		(2 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_2048		(3 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_4096		(4 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_8192		(5 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_16384		(6 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_I2O_32768		(7 &lt;&lt; 10)</span>
<span class="cp">#define SA110_CNTL_WATCHDOG		(1 &lt;&lt; 13)</span>
<span class="cp">#define SA110_CNTL_ROMWIDTH_UNDEF	(0 &lt;&lt; 14)</span>
<span class="cp">#define SA110_CNTL_ROMWIDTH_16		(1 &lt;&lt; 14)</span>
<span class="cp">#define SA110_CNTL_ROMWIDTH_32		(2 &lt;&lt; 14)</span>
<span class="cp">#define SA110_CNTL_ROMWIDTH_8		(3 &lt;&lt; 14)</span>
<span class="cp">#define SA110_CNTL_ROMACCESSTIME(x)	((x)&lt;&lt;16)</span>
<span class="cp">#define SA110_CNTL_ROMBURSTTIME(x)	((x)&lt;&lt;20)</span>
<span class="cp">#define SA110_CNTL_ROMTRISTATETIME(x)	((x)&lt;&lt;24)</span>
<span class="cp">#define SA110_CNTL_XCSDIR(x)		((x)&lt;&lt;28)</span>
<span class="cp">#define SA110_CNTL_PCICFN		(1 &lt;&lt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * footbridge_cfn_mode() is used when we want</span>
<span class="cm"> * to check whether we are the central function</span>
<span class="cm"> */</span>
<span class="cp">#define __footbridge_cfn_mode() (*CSR_SA110_CNTL &amp; SA110_CNTL_PCICFN)</span>
<span class="cp">#if defined(CONFIG_FOOTBRIDGE_HOST) &amp;&amp; defined(CONFIG_FOOTBRIDGE_ADDIN)</span>
<span class="cp">#define footbridge_cfn_mode() __footbridge_cfn_mode()</span>
<span class="cp">#elif defined(CONFIG_FOOTBRIDGE_HOST)</span>
<span class="cp">#define footbridge_cfn_mode() (1)</span>
<span class="cp">#else</span>
<span class="cp">#define footbridge_cfn_mode() (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define CSR_PCIADDR_EXTN	DC21285_IO(0x0140)</span>
<span class="cp">#define CSR_PREFETCHMEMRANGE	DC21285_IO(0x0144)</span>
<span class="cp">#define CSR_XBUS_CYCLE		DC21285_IO(0x0148)</span>
<span class="cp">#define CSR_XBUS_IOSTROBE	DC21285_IO(0x014c)</span>
<span class="cp">#define CSR_DOORBELL_PCI	DC21285_IO(0x0150)</span>
<span class="cp">#define CSR_DOORBELL_SA110	DC21285_IO(0x0154)</span>
<span class="cp">#define CSR_UARTDR		DC21285_IO(0x0160)</span>
<span class="cp">#define CSR_RXSTAT		DC21285_IO(0x0164)</span>
<span class="cp">#define CSR_H_UBRLCR		DC21285_IO(0x0168)</span>
<span class="cp">#define CSR_M_UBRLCR		DC21285_IO(0x016c)</span>
<span class="cp">#define CSR_L_UBRLCR		DC21285_IO(0x0170)</span>
<span class="cp">#define CSR_UARTCON		DC21285_IO(0x0174)</span>
<span class="cp">#define CSR_UARTFLG		DC21285_IO(0x0178)</span>
<span class="cp">#define CSR_IRQ_STATUS		DC21285_IO(0x0180)</span>
<span class="cp">#define CSR_IRQ_RAWSTATUS	DC21285_IO(0x0184)</span>
<span class="cp">#define CSR_IRQ_ENABLE		DC21285_IO(0x0188)</span>
<span class="cp">#define CSR_IRQ_DISABLE		DC21285_IO(0x018c)</span>
<span class="cp">#define CSR_IRQ_SOFT		DC21285_IO(0x0190)</span>
<span class="cp">#define CSR_FIQ_STATUS		DC21285_IO(0x0280)</span>
<span class="cp">#define CSR_FIQ_RAWSTATUS	DC21285_IO(0x0284)</span>
<span class="cp">#define CSR_FIQ_ENABLE		DC21285_IO(0x0288)</span>
<span class="cp">#define CSR_FIQ_DISABLE		DC21285_IO(0x028c)</span>
<span class="cp">#define CSR_FIQ_SOFT		DC21285_IO(0x0290)</span>
<span class="cp">#define CSR_TIMER1_LOAD		DC21285_IO(0x0300)</span>
<span class="cp">#define CSR_TIMER1_VALUE	DC21285_IO(0x0304)</span>
<span class="cp">#define CSR_TIMER1_CNTL		DC21285_IO(0x0308)</span>
<span class="cp">#define CSR_TIMER1_CLR		DC21285_IO(0x030c)</span>
<span class="cp">#define CSR_TIMER2_LOAD		DC21285_IO(0x0320)</span>
<span class="cp">#define CSR_TIMER2_VALUE	DC21285_IO(0x0324)</span>
<span class="cp">#define CSR_TIMER2_CNTL		DC21285_IO(0x0328)</span>
<span class="cp">#define CSR_TIMER2_CLR		DC21285_IO(0x032c)</span>
<span class="cp">#define CSR_TIMER3_LOAD		DC21285_IO(0x0340)</span>
<span class="cp">#define CSR_TIMER3_VALUE	DC21285_IO(0x0344)</span>
<span class="cp">#define CSR_TIMER3_CNTL		DC21285_IO(0x0348)</span>
<span class="cp">#define CSR_TIMER3_CLR		DC21285_IO(0x034c)</span>
<span class="cp">#define CSR_TIMER4_LOAD		DC21285_IO(0x0360)</span>
<span class="cp">#define CSR_TIMER4_VALUE	DC21285_IO(0x0364)</span>
<span class="cp">#define CSR_TIMER4_CNTL		DC21285_IO(0x0368)</span>
<span class="cp">#define CSR_TIMER4_CLR		DC21285_IO(0x036c)</span>

<span class="cp">#define TIMER_CNTL_ENABLE	(1 &lt;&lt; 7)</span>
<span class="cp">#define TIMER_CNTL_AUTORELOAD	(1 &lt;&lt; 6)</span>
<span class="cp">#define TIMER_CNTL_DIV1		(0)</span>
<span class="cp">#define TIMER_CNTL_DIV16	(1 &lt;&lt; 2)</span>
<span class="cp">#define TIMER_CNTL_DIV256	(2 &lt;&lt; 2)</span>
<span class="cp">#define TIMER_CNTL_CNTEXT	(3 &lt;&lt; 2)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
