$version Generated by VerilatedVcd $end
$date Tue Aug 31 15:42:08 2021 $end
$timescale 1ps $end

 $scope module dff $end
  $var wire  1 % clk $end
  $var wire  1 # d $end
  $var wire  1 & q $end
  $var wire  1 $ rstn $end
  $scope module dff $end
   $var wire  1 % clk $end
   $var wire  1 # d $end
   $var wire  1 & q $end
   $var wire  1 $ rstn $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
#2
#3
1$
#4
1%
#5
0$
#6
1#
#7
#8
#9
0#
#10
1$
#11
#12
0%
#13
1#
#14
#15
0#
#16
1%
#17
#18
1#
#19
#20
0%
#21
0#
#22
1#
#23
1%
1&
#24
#25
#26
0#
#27
#28
0%
#29
1#
#30
#31
#32
0#
#33
1%
0&
#34
#35
1#
#36
#37
#38
0%
#39
0#
#40
1#
#41
1%
1&
#42
0#
#43
0%
#44
1#
#45
0#
#46
0$
0&
#47
#48
1$
#49
1%
#50
0$
#51
1#
#52
#53
#54
0#
#55
1$
#56
#57
0%
#58
1#
#59
#60
0#
#61
1%
#62
#63
1#
#64
#65
0%
#66
0#
#67
1#
#68
1%
1&
#69
#70
#71
0#
#72
#73
0%
#74
1#
#75
#76
#77
0#
#78
1%
0&
#79
#80
1#
#81
#82
#83
0%
#84
0#
#85
1#
#86
1%
1&
#87
0#
#88
0%
#89
1#
#90
0#
#91
0$
0&
#92
#93
1$
#94
1%
#95
0$
#96
1#
#97
#98
#99
0#
#100
1$
#101
#102
0%
#103
1#
#104
#105
0#
#106
1%
#107
#108
1#
#109
#110
0%
#111
0#
#112
1#
#113
1%
1&
#114
#115
#116
0#
#117
#118
0%
#119
1#
#120
#121
#122
0#
#123
1%
0&
#124
#125
1#
#126
#127
#128
0%
#129
0#
#130
1#
#131
1%
1&
#132
0#
#133
0%
#134
1#
#135
0#
