// Seed: 1786303221
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = 1;
  specify
    (id_2 => id_3) = 1;
  endspecify
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2
);
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output wand id_12,
    output wor id_13,
    input tri0 id_14,
    input wire id_15,
    output supply0 id_16,
    input tri id_17,
    output tri1 id_18,
    input wor id_19,
    output wand id_20,
    output tri1 id_21,
    output wand id_22,
    output uwire id_23,
    output tri1 id_24,
    output wire id_25
);
  tri1 id_27 = id_4;
  wire id_28;
  wire id_29;
  xor (id_10, id_14, id_15, id_17, id_19, id_27, id_28, id_29, id_4, id_6, id_7, id_8, id_9);
  module_0();
  supply1 id_30 = id_14 - id_1;
endmodule
