; or1k instruction bus master
[master or1k_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 clkgen
 vga0_slave

; vga0 master
[master vga0_master]
slaves =
 hps_ddr3
 vga0_ddr3

; debug master
[master dbg]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 i2c0
 clkgen
 vga0_slave

; hps to fpga lightweight master
[master h2f_lw]
slaves =
 uart0
 gpio0
 i2c0
 clkgen
 vga0_slave

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave i2c0]
datawidth=8
offset=0xa0000000
size=8

[slave vga0_slave]
offset=0x97000000
size=4096

[slave clkgen]
offset=0x91000100
size=256

[slave rom0]
offset=0xf0000100
size=64

[slave sram0]
offset=0x80000000
size=8192

; DDR3 "dedicated" for FPGA
; shared port
[slave fpga_ddr3]
offset=0
; 1GB
size=0x40000000

; DDR3 "dedicated" for FPGA
; VGA port
[slave vga0_ddr3]
offset=0
; 1GB
size=0x40000000

; HPS (ARM) shared DDR3
[slave hps_ddr3]
offset=0x40000000
; 1GB
size=0x40000000
