/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Feb  8 12:53:13 2016
 *                 Full Compile MD5 Checksum  7c463a9180016920b3e03273285ff33d
 *                     (minus title and desc)
 *                 MD5 Checksum               30fed0099690880293569d98807ed1d8
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     749
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_MPM_HOST_L2_H__
#define BCHP_MPM_HOST_L2_H__

/***************************************************************************
 *MPM_HOST_L2 - HOST L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MPM_HOST_L2_CPU_STATUS              0x01582200 /* [RO] CPU interrupt Status Register */
#define BCHP_MPM_HOST_L2_CPU_SET                 0x01582204 /* [WO] CPU interrupt Set Register */
#define BCHP_MPM_HOST_L2_CPU_CLEAR               0x01582208 /* [WO] CPU interrupt Clear Register */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS         0x0158220c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET            0x01582210 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR          0x01582214 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MPM_HOST_L2_PCI_STATUS              0x01582218 /* [RO] PCI interrupt Status Register */
#define BCHP_MPM_HOST_L2_PCI_SET                 0x0158221c /* [WO] PCI interrupt Set Register */
#define BCHP_MPM_HOST_L2_PCI_CLEAR               0x01582220 /* [WO] PCI interrupt Clear Register */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS         0x01582224 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET            0x01582228 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR          0x0158222c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_STATUS :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_reserved0_MASK                 0xffff0000
#define BCHP_MPM_HOST_L2_CPU_STATUS_reserved0_SHIFT                16

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_5_MASK                 0x00008000
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_5_SHIFT                15
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_5_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_4_MASK                 0x00004000
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_4_SHIFT                14
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_4_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_3_MASK                 0x00002000
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_3_SHIFT                13
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_3_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_2_MASK                 0x00001000
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_2_SHIFT                12
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_2_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_1_MASK                 0x00000800
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_1_SHIFT                11
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_1_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_0_MASK                 0x00000400
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_0_SHIFT                10
#define BCHP_MPM_HOST_L2_CPU_STATUS_SW_INTR_0_DEFAULT              0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_S0_TO_S3_MASK                  0x00000200
#define BCHP_MPM_HOST_L2_CPU_STATUS_S0_TO_S3_SHIFT                 9
#define BCHP_MPM_HOST_L2_CPU_STATUS_S0_TO_S3_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_S3_TO_S0_MASK                  0x00000100
#define BCHP_MPM_HOST_L2_CPU_STATUS_S3_TO_S0_SHIFT                 8
#define BCHP_MPM_HOST_L2_CPU_STATUS_S3_TO_S0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_MASK         0x00000080
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_SHIFT        7
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_BAD_SIZE_INTR_DEFAULT      0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_TIMEOUT_INTR_MASK          0x00000040
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_TIMEOUT_INTR_SHIFT         6
#define BCHP_MPM_HOST_L2_CPU_STATUS_A2R_TIMEOUT_INTR_DEFAULT       0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_1_MASK               0x00000020
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_1_SHIFT              5
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_1_DEFAULT            0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_0_MASK               0x00000010
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_0_SHIFT              4
#define BCHP_MPM_HOST_L2_CPU_STATUS_MSPI_INTR_0_DEFAULT            0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE3_MASK           0x00000008
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE3_SHIFT          3
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE3_DEFAULT        0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE2_MASK           0x00000004
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE2_SHIFT          2
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE2_DEFAULT        0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE1_MASK           0x00000002
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE1_SHIFT          1
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE1_DEFAULT        0x00000000

/* MPM_HOST_L2 :: CPU_STATUS :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE0_MASK           0x00000001
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE0_SHIFT          0
#define BCHP_MPM_HOST_L2_CPU_STATUS_MPM_INTR_SPARE0_DEFAULT        0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_SET :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_SET_reserved0_MASK                    0xffff0000
#define BCHP_MPM_HOST_L2_CPU_SET_reserved0_SHIFT                   16

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_5_MASK                    0x00008000
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_5_SHIFT                   15
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_5_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_4_MASK                    0x00004000
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_4_SHIFT                   14
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_4_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_3_MASK                    0x00002000
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_3_SHIFT                   13
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_3_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_2_MASK                    0x00001000
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_2_SHIFT                   12
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_2_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_1_MASK                    0x00000800
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_1_SHIFT                   11
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_1_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_0_MASK                    0x00000400
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_0_SHIFT                   10
#define BCHP_MPM_HOST_L2_CPU_SET_SW_INTR_0_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: CPU_SET :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_SET_S0_TO_S3_MASK                     0x00000200
#define BCHP_MPM_HOST_L2_CPU_SET_S0_TO_S3_SHIFT                    9
#define BCHP_MPM_HOST_L2_CPU_SET_S0_TO_S3_DEFAULT                  0x00000000

/* MPM_HOST_L2 :: CPU_SET :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_SET_S3_TO_S0_MASK                     0x00000100
#define BCHP_MPM_HOST_L2_CPU_SET_S3_TO_S0_SHIFT                    8
#define BCHP_MPM_HOST_L2_CPU_SET_S3_TO_S0_DEFAULT                  0x00000000

/* MPM_HOST_L2 :: CPU_SET :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_BAD_SIZE_INTR_MASK            0x00000080
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_BAD_SIZE_INTR_SHIFT           7
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_BAD_SIZE_INTR_DEFAULT         0x00000000

/* MPM_HOST_L2 :: CPU_SET :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_TIMEOUT_INTR_MASK             0x00000040
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_TIMEOUT_INTR_SHIFT            6
#define BCHP_MPM_HOST_L2_CPU_SET_A2R_TIMEOUT_INTR_DEFAULT          0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_1_MASK                  0x00000020
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_1_SHIFT                 5
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_1_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_0_MASK                  0x00000010
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_0_SHIFT                 4
#define BCHP_MPM_HOST_L2_CPU_SET_MSPI_INTR_0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE3_MASK              0x00000008
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE3_SHIFT             3
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE3_DEFAULT           0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE2_MASK              0x00000004
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE2_SHIFT             2
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE2_DEFAULT           0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE1_MASK              0x00000002
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE1_SHIFT             1
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE1_DEFAULT           0x00000000

/* MPM_HOST_L2 :: CPU_SET :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE0_MASK              0x00000001
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE0_SHIFT             0
#define BCHP_MPM_HOST_L2_CPU_SET_MPM_INTR_SPARE0_DEFAULT           0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_CLEAR :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_reserved0_MASK                  0xffff0000
#define BCHP_MPM_HOST_L2_CPU_CLEAR_reserved0_SHIFT                 16

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_5_MASK                  0x00008000
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_5_SHIFT                 15
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_5_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_4_MASK                  0x00004000
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_4_SHIFT                 14
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_4_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_3_MASK                  0x00002000
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_3_SHIFT                 13
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_3_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_2_MASK                  0x00001000
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_2_SHIFT                 12
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_2_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_1_MASK                  0x00000800
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_1_SHIFT                 11
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_1_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_0_MASK                  0x00000400
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_0_SHIFT                 10
#define BCHP_MPM_HOST_L2_CPU_CLEAR_SW_INTR_0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S0_TO_S3_MASK                   0x00000200
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S0_TO_S3_SHIFT                  9
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S0_TO_S3_DEFAULT                0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S3_TO_S0_MASK                   0x00000100
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S3_TO_S0_SHIFT                  8
#define BCHP_MPM_HOST_L2_CPU_CLEAR_S3_TO_S0_DEFAULT                0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_MASK          0x00000080
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_SHIFT         7
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT       0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_MASK           0x00000040
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_SHIFT          6
#define BCHP_MPM_HOST_L2_CPU_CLEAR_A2R_TIMEOUT_INTR_DEFAULT        0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_1_MASK                0x00000020
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_1_SHIFT               5
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_1_DEFAULT             0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_0_MASK                0x00000010
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_0_SHIFT               4
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MSPI_INTR_0_DEFAULT             0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE3_MASK            0x00000008
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE3_SHIFT           3
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE3_DEFAULT         0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE2_MASK            0x00000004
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE2_SHIFT           2
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE2_DEFAULT         0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE1_MASK            0x00000002
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE1_SHIFT           1
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE1_DEFAULT         0x00000000

/* MPM_HOST_L2 :: CPU_CLEAR :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE0_MASK            0x00000001
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE0_SHIFT           0
#define BCHP_MPM_HOST_L2_CPU_CLEAR_MPM_INTR_SPARE0_DEFAULT         0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_reserved0_MASK            0xffff0000
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_reserved0_SHIFT           16

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_5_MASK            0x00008000
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_5_SHIFT           15
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_5_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_4_MASK            0x00004000
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_4_SHIFT           14
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_4_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_3_MASK            0x00002000
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_3_SHIFT           13
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_3_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_2_MASK            0x00001000
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_2_SHIFT           12
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_2_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_1_MASK            0x00000800
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_1_SHIFT           11
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_1_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_0_MASK            0x00000400
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_0_SHIFT           10
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_SW_INTR_0_DEFAULT         0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S0_TO_S3_MASK             0x00000200
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S0_TO_S3_SHIFT            9
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S0_TO_S3_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S3_TO_S0_MASK             0x00000100
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S3_TO_S0_SHIFT            8
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_S3_TO_S0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_MASK    0x00000080
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_SHIFT   7
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_BAD_SIZE_INTR_DEFAULT 0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_MASK     0x00000040
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_SHIFT    6
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_A2R_TIMEOUT_INTR_DEFAULT  0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_1_MASK          0x00000020
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_1_SHIFT         5
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_1_DEFAULT       0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_0_MASK          0x00000010
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_0_SHIFT         4
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MSPI_INTR_0_DEFAULT       0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE3_MASK      0x00000008
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE3_SHIFT     3
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE3_DEFAULT   0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE2_MASK      0x00000004
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE2_SHIFT     2
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE2_DEFAULT   0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE1_MASK      0x00000002
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE1_SHIFT     1
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE1_DEFAULT   0x00000001

/* MPM_HOST_L2 :: CPU_MASK_STATUS :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE0_MASK      0x00000001
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE0_SHIFT     0
#define BCHP_MPM_HOST_L2_CPU_MASK_STATUS_MPM_INTR_SPARE0_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_MASK_SET :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_reserved0_MASK               0xffff0000
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_reserved0_SHIFT              16

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_5_MASK               0x00008000
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_5_SHIFT              15
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_5_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_4_MASK               0x00004000
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_4_SHIFT              14
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_4_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_3_MASK               0x00002000
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_3_SHIFT              13
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_3_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_2_MASK               0x00001000
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_2_SHIFT              12
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_2_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_1_MASK               0x00000800
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_1_SHIFT              11
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_1_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_0_MASK               0x00000400
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_0_SHIFT              10
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_SW_INTR_0_DEFAULT            0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S0_TO_S3_MASK                0x00000200
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S0_TO_S3_SHIFT               9
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S0_TO_S3_DEFAULT             0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S3_TO_S0_MASK                0x00000100
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S3_TO_S0_SHIFT               8
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_S3_TO_S0_DEFAULT             0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_MASK       0x00000080
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_SHIFT      7
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_BAD_SIZE_INTR_DEFAULT    0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_MASK        0x00000040
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_SHIFT       6
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_A2R_TIMEOUT_INTR_DEFAULT     0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_1_MASK             0x00000020
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_1_SHIFT            5
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_1_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_0_MASK             0x00000010
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_0_SHIFT            4
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MSPI_INTR_0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE3_MASK         0x00000008
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE3_SHIFT        3
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE3_DEFAULT      0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE2_MASK         0x00000004
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE2_SHIFT        2
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE2_DEFAULT      0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE1_MASK         0x00000002
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE1_SHIFT        1
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE1_DEFAULT      0x00000001

/* MPM_HOST_L2 :: CPU_MASK_SET :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE0_MASK         0x00000001
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE0_SHIFT        0
#define BCHP_MPM_HOST_L2_CPU_MASK_SET_MPM_INTR_SPARE0_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_reserved0_MASK             0xffff0000
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_reserved0_SHIFT            16

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_5_MASK             0x00008000
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_5_SHIFT            15
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_5_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_4_MASK             0x00004000
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_4_SHIFT            14
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_4_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_3_MASK             0x00002000
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_3_SHIFT            13
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_3_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_2_MASK             0x00001000
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_2_SHIFT            12
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_2_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_1_MASK             0x00000800
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_1_SHIFT            11
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_1_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_0_MASK             0x00000400
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_0_SHIFT            10
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_SW_INTR_0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S0_TO_S3_MASK              0x00000200
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S0_TO_S3_SHIFT             9
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S0_TO_S3_DEFAULT           0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S3_TO_S0_MASK              0x00000100
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S3_TO_S0_SHIFT             8
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_S3_TO_S0_DEFAULT           0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_MASK     0x00000080
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_SHIFT    7
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT  0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_MASK      0x00000040
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_SHIFT     6
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_A2R_TIMEOUT_INTR_DEFAULT   0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_1_MASK           0x00000020
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_1_SHIFT          5
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_1_DEFAULT        0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_0_MASK           0x00000010
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_0_SHIFT          4
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MSPI_INTR_0_DEFAULT        0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE3_MASK       0x00000008
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE3_SHIFT      3
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE3_DEFAULT    0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE2_MASK       0x00000004
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE2_SHIFT      2
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE2_DEFAULT    0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE1_MASK       0x00000002
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE1_SHIFT      1
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE1_DEFAULT    0x00000001

/* MPM_HOST_L2 :: CPU_MASK_CLEAR :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE0_MASK       0x00000001
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE0_SHIFT      0
#define BCHP_MPM_HOST_L2_CPU_MASK_CLEAR_MPM_INTR_SPARE0_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_STATUS :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_reserved0_MASK                 0xffff0000
#define BCHP_MPM_HOST_L2_PCI_STATUS_reserved0_SHIFT                16

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_5_MASK                 0x00008000
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_5_SHIFT                15
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_5_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_4_MASK                 0x00004000
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_4_SHIFT                14
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_4_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_3_MASK                 0x00002000
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_3_SHIFT                13
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_3_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_2_MASK                 0x00001000
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_2_SHIFT                12
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_2_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_1_MASK                 0x00000800
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_1_SHIFT                11
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_1_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_0_MASK                 0x00000400
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_0_SHIFT                10
#define BCHP_MPM_HOST_L2_PCI_STATUS_SW_INTR_0_DEFAULT              0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_S0_TO_S3_MASK                  0x00000200
#define BCHP_MPM_HOST_L2_PCI_STATUS_S0_TO_S3_SHIFT                 9
#define BCHP_MPM_HOST_L2_PCI_STATUS_S0_TO_S3_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_S3_TO_S0_MASK                  0x00000100
#define BCHP_MPM_HOST_L2_PCI_STATUS_S3_TO_S0_SHIFT                 8
#define BCHP_MPM_HOST_L2_PCI_STATUS_S3_TO_S0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_BAD_SIZE_INTR_MASK         0x00000080
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_BAD_SIZE_INTR_SHIFT        7
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_BAD_SIZE_INTR_DEFAULT      0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_TIMEOUT_INTR_MASK          0x00000040
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_TIMEOUT_INTR_SHIFT         6
#define BCHP_MPM_HOST_L2_PCI_STATUS_A2R_TIMEOUT_INTR_DEFAULT       0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_1_MASK               0x00000020
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_1_SHIFT              5
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_1_DEFAULT            0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_0_MASK               0x00000010
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_0_SHIFT              4
#define BCHP_MPM_HOST_L2_PCI_STATUS_MSPI_INTR_0_DEFAULT            0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE3_MASK           0x00000008
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE3_SHIFT          3
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE3_DEFAULT        0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE2_MASK           0x00000004
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE2_SHIFT          2
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE2_DEFAULT        0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE1_MASK           0x00000002
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE1_SHIFT          1
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE1_DEFAULT        0x00000000

/* MPM_HOST_L2 :: PCI_STATUS :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE0_MASK           0x00000001
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE0_SHIFT          0
#define BCHP_MPM_HOST_L2_PCI_STATUS_MPM_INTR_SPARE0_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_SET :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_SET_reserved0_MASK                    0xffff0000
#define BCHP_MPM_HOST_L2_PCI_SET_reserved0_SHIFT                   16

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_5_MASK                    0x00008000
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_5_SHIFT                   15
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_5_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_4_MASK                    0x00004000
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_4_SHIFT                   14
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_4_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_3_MASK                    0x00002000
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_3_SHIFT                   13
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_3_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_2_MASK                    0x00001000
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_2_SHIFT                   12
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_2_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_1_MASK                    0x00000800
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_1_SHIFT                   11
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_1_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_0_MASK                    0x00000400
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_0_SHIFT                   10
#define BCHP_MPM_HOST_L2_PCI_SET_SW_INTR_0_DEFAULT                 0x00000000

/* MPM_HOST_L2 :: PCI_SET :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_SET_S0_TO_S3_MASK                     0x00000200
#define BCHP_MPM_HOST_L2_PCI_SET_S0_TO_S3_SHIFT                    9
#define BCHP_MPM_HOST_L2_PCI_SET_S0_TO_S3_DEFAULT                  0x00000000

/* MPM_HOST_L2 :: PCI_SET :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_SET_S3_TO_S0_MASK                     0x00000100
#define BCHP_MPM_HOST_L2_PCI_SET_S3_TO_S0_SHIFT                    8
#define BCHP_MPM_HOST_L2_PCI_SET_S3_TO_S0_DEFAULT                  0x00000000

/* MPM_HOST_L2 :: PCI_SET :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_BAD_SIZE_INTR_MASK            0x00000080
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_BAD_SIZE_INTR_SHIFT           7
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_BAD_SIZE_INTR_DEFAULT         0x00000000

/* MPM_HOST_L2 :: PCI_SET :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_TIMEOUT_INTR_MASK             0x00000040
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_TIMEOUT_INTR_SHIFT            6
#define BCHP_MPM_HOST_L2_PCI_SET_A2R_TIMEOUT_INTR_DEFAULT          0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_1_MASK                  0x00000020
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_1_SHIFT                 5
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_1_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_0_MASK                  0x00000010
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_0_SHIFT                 4
#define BCHP_MPM_HOST_L2_PCI_SET_MSPI_INTR_0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE3_MASK              0x00000008
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE3_SHIFT             3
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE3_DEFAULT           0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE2_MASK              0x00000004
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE2_SHIFT             2
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE2_DEFAULT           0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE1_MASK              0x00000002
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE1_SHIFT             1
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE1_DEFAULT           0x00000000

/* MPM_HOST_L2 :: PCI_SET :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE0_MASK              0x00000001
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE0_SHIFT             0
#define BCHP_MPM_HOST_L2_PCI_SET_MPM_INTR_SPARE0_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_CLEAR :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_reserved0_MASK                  0xffff0000
#define BCHP_MPM_HOST_L2_PCI_CLEAR_reserved0_SHIFT                 16

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_5_MASK                  0x00008000
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_5_SHIFT                 15
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_5_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_4_MASK                  0x00004000
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_4_SHIFT                 14
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_4_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_3_MASK                  0x00002000
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_3_SHIFT                 13
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_3_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_2_MASK                  0x00001000
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_2_SHIFT                 12
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_2_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_1_MASK                  0x00000800
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_1_SHIFT                 11
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_1_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_0_MASK                  0x00000400
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_0_SHIFT                 10
#define BCHP_MPM_HOST_L2_PCI_CLEAR_SW_INTR_0_DEFAULT               0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S0_TO_S3_MASK                   0x00000200
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S0_TO_S3_SHIFT                  9
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S0_TO_S3_DEFAULT                0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S3_TO_S0_MASK                   0x00000100
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S3_TO_S0_SHIFT                  8
#define BCHP_MPM_HOST_L2_PCI_CLEAR_S3_TO_S0_DEFAULT                0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_BAD_SIZE_INTR_MASK          0x00000080
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_BAD_SIZE_INTR_SHIFT         7
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT       0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_TIMEOUT_INTR_MASK           0x00000040
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_TIMEOUT_INTR_SHIFT          6
#define BCHP_MPM_HOST_L2_PCI_CLEAR_A2R_TIMEOUT_INTR_DEFAULT        0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_1_MASK                0x00000020
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_1_SHIFT               5
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_1_DEFAULT             0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_0_MASK                0x00000010
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_0_SHIFT               4
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MSPI_INTR_0_DEFAULT             0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE3_MASK            0x00000008
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE3_SHIFT           3
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE3_DEFAULT         0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE2_MASK            0x00000004
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE2_SHIFT           2
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE2_DEFAULT         0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE1_MASK            0x00000002
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE1_SHIFT           1
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE1_DEFAULT         0x00000000

/* MPM_HOST_L2 :: PCI_CLEAR :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE0_MASK            0x00000001
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE0_SHIFT           0
#define BCHP_MPM_HOST_L2_PCI_CLEAR_MPM_INTR_SPARE0_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_reserved0_MASK            0xffff0000
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_reserved0_SHIFT           16

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_5_MASK            0x00008000
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_5_SHIFT           15
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_5_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_4_MASK            0x00004000
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_4_SHIFT           14
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_4_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_3_MASK            0x00002000
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_3_SHIFT           13
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_3_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_2_MASK            0x00001000
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_2_SHIFT           12
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_2_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_1_MASK            0x00000800
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_1_SHIFT           11
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_1_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_0_MASK            0x00000400
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_0_SHIFT           10
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_SW_INTR_0_DEFAULT         0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S0_TO_S3_MASK             0x00000200
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S0_TO_S3_SHIFT            9
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S0_TO_S3_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S3_TO_S0_MASK             0x00000100
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S3_TO_S0_SHIFT            8
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_S3_TO_S0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_BAD_SIZE_INTR_MASK    0x00000080
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_BAD_SIZE_INTR_SHIFT   7
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_BAD_SIZE_INTR_DEFAULT 0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_TIMEOUT_INTR_MASK     0x00000040
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_TIMEOUT_INTR_SHIFT    6
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_A2R_TIMEOUT_INTR_DEFAULT  0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_1_MASK          0x00000020
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_1_SHIFT         5
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_1_DEFAULT       0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_0_MASK          0x00000010
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_0_SHIFT         4
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MSPI_INTR_0_DEFAULT       0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE3_MASK      0x00000008
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE3_SHIFT     3
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE3_DEFAULT   0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE2_MASK      0x00000004
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE2_SHIFT     2
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE2_DEFAULT   0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE1_MASK      0x00000002
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE1_SHIFT     1
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE1_DEFAULT   0x00000001

/* MPM_HOST_L2 :: PCI_MASK_STATUS :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE0_MASK      0x00000001
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE0_SHIFT     0
#define BCHP_MPM_HOST_L2_PCI_MASK_STATUS_MPM_INTR_SPARE0_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_MASK_SET :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_reserved0_MASK               0xffff0000
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_reserved0_SHIFT              16

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_5_MASK               0x00008000
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_5_SHIFT              15
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_5_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_4_MASK               0x00004000
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_4_SHIFT              14
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_4_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_3_MASK               0x00002000
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_3_SHIFT              13
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_3_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_2_MASK               0x00001000
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_2_SHIFT              12
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_2_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_1_MASK               0x00000800
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_1_SHIFT              11
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_1_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_0_MASK               0x00000400
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_0_SHIFT              10
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_SW_INTR_0_DEFAULT            0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S0_TO_S3_MASK                0x00000200
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S0_TO_S3_SHIFT               9
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S0_TO_S3_DEFAULT             0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S3_TO_S0_MASK                0x00000100
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S3_TO_S0_SHIFT               8
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_S3_TO_S0_DEFAULT             0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_BAD_SIZE_INTR_MASK       0x00000080
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_BAD_SIZE_INTR_SHIFT      7
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_BAD_SIZE_INTR_DEFAULT    0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_TIMEOUT_INTR_MASK        0x00000040
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_TIMEOUT_INTR_SHIFT       6
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_A2R_TIMEOUT_INTR_DEFAULT     0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_1_MASK             0x00000020
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_1_SHIFT            5
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_1_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_0_MASK             0x00000010
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_0_SHIFT            4
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MSPI_INTR_0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE3_MASK         0x00000008
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE3_SHIFT        3
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE3_DEFAULT      0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE2_MASK         0x00000004
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE2_SHIFT        2
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE2_DEFAULT      0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE1_MASK         0x00000002
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE1_SHIFT        1
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE1_DEFAULT      0x00000001

/* MPM_HOST_L2 :: PCI_MASK_SET :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE0_MASK         0x00000001
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE0_SHIFT        0
#define BCHP_MPM_HOST_L2_PCI_MASK_SET_MPM_INTR_SPARE0_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_reserved0_MASK             0xffff0000
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_reserved0_SHIFT            16

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_5 [15:15] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_5_MASK             0x00008000
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_5_SHIFT            15
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_5_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_4 [14:14] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_4_MASK             0x00004000
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_4_SHIFT            14
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_4_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_3 [13:13] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_3_MASK             0x00002000
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_3_SHIFT            13
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_3_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_2 [12:12] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_2_MASK             0x00001000
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_2_SHIFT            12
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_2_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_1 [11:11] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_1_MASK             0x00000800
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_1_SHIFT            11
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_1_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: SW_INTR_0 [10:10] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_0_MASK             0x00000400
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_0_SHIFT            10
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_SW_INTR_0_DEFAULT          0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: S0_TO_S3 [09:09] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S0_TO_S3_MASK              0x00000200
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S0_TO_S3_SHIFT             9
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S0_TO_S3_DEFAULT           0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: S3_TO_S0 [08:08] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S3_TO_S0_MASK              0x00000100
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S3_TO_S0_SHIFT             8
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_S3_TO_S0_DEFAULT           0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: A2R_BAD_SIZE_INTR [07:07] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_BAD_SIZE_INTR_MASK     0x00000080
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_BAD_SIZE_INTR_SHIFT    7
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_BAD_SIZE_INTR_DEFAULT  0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: A2R_TIMEOUT_INTR [06:06] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_TIMEOUT_INTR_MASK      0x00000040
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_TIMEOUT_INTR_SHIFT     6
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_A2R_TIMEOUT_INTR_DEFAULT   0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MSPI_INTR_1 [05:05] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_1_MASK           0x00000020
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_1_SHIFT          5
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_1_DEFAULT        0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MSPI_INTR_0 [04:04] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_0_MASK           0x00000010
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_0_SHIFT          4
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MSPI_INTR_0_DEFAULT        0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MPM_INTR_SPARE3 [03:03] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE3_MASK       0x00000008
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE3_SHIFT      3
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE3_DEFAULT    0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MPM_INTR_SPARE2 [02:02] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE2_MASK       0x00000004
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE2_SHIFT      2
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE2_DEFAULT    0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MPM_INTR_SPARE1 [01:01] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE1_MASK       0x00000002
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE1_SHIFT      1
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE1_DEFAULT    0x00000001

/* MPM_HOST_L2 :: PCI_MASK_CLEAR :: MPM_INTR_SPARE0 [00:00] */
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE0_MASK       0x00000001
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE0_SHIFT      0
#define BCHP_MPM_HOST_L2_PCI_MASK_CLEAR_MPM_INTR_SPARE0_DEFAULT    0x00000001

#endif /* #ifndef BCHP_MPM_HOST_L2_H__ */

/* End of File */
