
---------- Begin Simulation Statistics ----------
simSeconds                                   0.128957                       # Number of seconds simulated (Second)
simTicks                                 128957252000                       # Number of ticks simulated (Tick)
finalTick                                156373555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    518.01                       # Real time elapsed on the host (Second)
hostTickRate                                248948463                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8604992                       # Number of bytes of host memory used (Byte)
simInsts                                    131787680                       # Number of instructions simulated (Count)
simOps                                      131804589                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   254412                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     254445                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     34188865                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          34188865                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     34188865                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         34188865                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      3867581                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3867581                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      3867581                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3867581                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 271573207562                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 271573207562                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 271573207562                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 271573207562                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     38056446                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      38056446                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     38056446                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     38056446                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.101627                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.101627                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.101627                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.101627                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 70217.846132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 70217.846132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 70217.846132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 70217.846132                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs       727705                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1776                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        18495                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           51                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      39.346039                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    34.823529                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        77496                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             77496                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      2657213                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2657213                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      2657213                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2657213                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      1210368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1210368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      1210368                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1210368                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  92090412599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  92090412599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  92090412599                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  92090412599                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.031805                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031805                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.031805                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.031805                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 76084.639216                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76084.639216                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 76084.639216                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76084.639216                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1210370                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          189                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          189                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       613000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       613000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          197                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          197                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.040609                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.040609                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data        76625                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        76625                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       173000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       173000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.010152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.010152                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        86500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        86500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data     25761056                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        25761056                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      3737418                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3737418                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 263236391000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 263236391000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     29498474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     29498474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.126699                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.126699                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 70432.686684                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70432.686684                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      2547157                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2547157                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      1190261                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1190261                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  90609804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  90609804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.040350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.040350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 76125.995895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76125.995895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          179                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          179                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          179                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          179                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::switch_cpus.data          241                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             241                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data          241                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          241                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus.data      8427809                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        8427809                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       130163                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       130163                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   8336816562                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8336816562                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      8557972                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8557972                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.015210                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015210                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 64049.050514                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 64049.050514                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       110056                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       110056                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        20107                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        20107                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   1480608599                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1480608599                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.002350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002350                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 73636.474810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73636.474810                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             41106562                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1211394                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              33.933272                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.206332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  1023.793668                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          531                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          385                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          305666874                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         305666874                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numCmovInsts            0                       # Number of cmov instructions executed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     35816377                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          35816377                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     35816377                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         35816377                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst        31157                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           31157                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst        31157                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          31157                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst    612626998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    612626998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst    612626998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    612626998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     35847534                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      35847534                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     35847534                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     35847534                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000869                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000869                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000869                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000869                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 19662.579773                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 19662.579773                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 19662.579773                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 19662.579773                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1359                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           40                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      33.975000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        28946                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             28946                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst         2207                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          2207                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst         2207                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         2207                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst        28950                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        28950                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst        28950                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        28950                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst    542908498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    542908498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst    542908498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    542908498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000808                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000808                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000808                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000808                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 18753.315993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 18753.315993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 18753.315993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 18753.315993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  28946                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     35816377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        35816377                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst        31157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         31157                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst    612626998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    612626998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     35847534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     35847534                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000869                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000869                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 19662.579773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 19662.579773                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst         2207                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         2207                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst        28950                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        28950                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst    542908498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    542908498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000808                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000808                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 18753.315993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 18753.315993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.993714                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             86380379                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              29202                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2958.029553                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    12.036734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   243.956980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.047018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.952957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          143419085                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         143419085                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 128957252000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    20                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst          26279                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data          33065                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     59344                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst         26279                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data         33065                       # number of overall hits (Count)
system.l2.overallHits::total                    59344                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst         2671                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data      1177297                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1179968                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst         2671                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data      1177297                       # number of overall misses (Count)
system.l2.overallMisses::total                1179968                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst    221934500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  89908061000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        90129995500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst    221934500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  89908061000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       90129995500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst        28950                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      1210362                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1239312                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst        28950                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      1210362                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1239312                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.092263                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.972682                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.952115                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.092263                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.972682                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.952115                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 83090.415575                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 76368.207003                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    76383.423534                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 83090.415575                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 76368.207003                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   76383.423534                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                74519                       # number of writebacks (Count)
system.l2.writebacks::total                     74519                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst         2671                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data      1177297                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1179968                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst         2671                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      1177297                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1179968                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst    195234500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  78135091000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    78330325500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst    195234500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  78135091000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   78330325500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.092263                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.972682                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.952115                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.092263                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.972682                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.952115                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73094.159491                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 66368.207003                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 66383.432008                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73094.159491                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 66368.207003                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 66383.432008                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        1180961                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           74                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             74                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::switch_cpus.data            3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            5                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               5                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            8                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             8                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.625000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.625000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            5                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            5                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data        96000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        96000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.625000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.625000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        19200                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19200                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst        26279                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              26279                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst         2671                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2671                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst    221934500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    221934500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst        28950                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          28950                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.092263                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.092263                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83090.415575                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83090.415575                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst         2671                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2671                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst    195234500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    195234500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.092263                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.092263                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73094.159491                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73094.159491                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data         2044                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2044                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data        18055                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               18055                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   1425031000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1425031000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        20099                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             20099                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.898303                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.898303                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 78927.222376                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78927.222376                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data        18055                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           18055                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   1244481000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1244481000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.898303                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.898303                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 68927.222376                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68927.222376                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data        31021                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             31021                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data      1159242                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1159242                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  88483030000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  88483030000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      1190263                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1190263                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.973938                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.973938                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 76328.350767                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76328.350767                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data      1159242                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1159242                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  76890610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  76890610000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.973938                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.973938                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 66328.350767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66328.350767                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        28941                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            28941                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        28941                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        28941                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        77496                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            77496                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        77496                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        77496                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32767.999315                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2543112                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1213732                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.095283                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      21.279980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       332.112346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    61.116039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32353.490951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.010135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.001865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.987350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  257                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  559                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4823                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                27090                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   39                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   40839012                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  40839012                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     74519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples      2671.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   1177257.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.022945060500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4545                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4545                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2457771                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              70057                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1179968                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      74519                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1179968                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    74519                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     40                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1179968                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                74519                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1096108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   73354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    7335                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3098                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   4396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   4520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   4543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   4560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   4562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   4565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   4570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   4566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   4567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   4565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   4556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   4566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   4569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   4556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   4558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   4545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     259.590099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    106.391968                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1790.456200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095         4524     99.54%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-8191           15      0.33%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.04%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.391419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.372698                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.803637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3655     80.42%     80.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               38      0.84%     81.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              815     17.93%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               37      0.81%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                75517952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              4769216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              585604538.16121948                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              36982922.06164567                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  128957216500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     102796.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst       170944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     75344448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      4767936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1325586.559490272077                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 584259100.062088847160                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 36972996.291825450957                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst         2671                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      1177297                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        74519                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     85253250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  29679571500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3087207557250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     31918.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     25209.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  41428461.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst       170880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     75347008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       75517888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst       170880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       170880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      4769216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      4769216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst         2670                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      1177297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1179967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        74519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          74519                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst      1325090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    584278952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         585604042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      1325090                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1325090                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     36982922                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         36982922                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     36982922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      1325090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    584278952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        622586964                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1179928                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               74499                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        73550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        75430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        72457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        72506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        74970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        78344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        71148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        71660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        71716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        73991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        75476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        73780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        72915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        73038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        72869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         4982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         4468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         4264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         5170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         4611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         4890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         4816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              7641174750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5899640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        29764824750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6475.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25225.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1005416                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              28616                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           38.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       220390                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   364.273515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   212.761507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   356.956709                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        72604     32.94%     32.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        48221     21.88%     54.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        20565      9.33%     64.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        13152      5.97%     70.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10065      4.57%     74.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8776      3.98%     78.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7334      3.33%     82.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6468      2.93%     84.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        33205     15.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       220390                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              75515392                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten            4767936                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              585.584687                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               36.972996                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       788520180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       419104620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4213064100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     188066160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10179667680.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  50413985730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   7065672480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   73268080950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   568.157896                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17903466750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4306120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 106747665250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       785100120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       417275430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4211614680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     200818620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10179667680.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  50386336170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   7088972160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   73269784860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   568.171109                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  17964615250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4306120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 106686516750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1161912                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         74519                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1105562                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              18055                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             18055                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1161913                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              5                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3540021                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3540021                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     80287104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 80287104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1179973                       # Request fanout histogram
system.membus.snoopFanout::mean                     0                       # Request fanout histogram
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                  1179973    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                0                       # Request fanout histogram
system.membus.snoopFanout::total              1179973                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3051073000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6234485250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2360054                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1180083                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                257914532                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               147217078                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded             1014                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              133959359                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          30864                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     53630191                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     21101002                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    257527600                       # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::mean       0.520175                       # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::stdev      0.927673                       # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::0         171464941     66.58%     66.58% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::1          55995899     21.74%     88.32% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::2          20138266      7.82%     96.14% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::3           4959731      1.93%     98.07% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::4           3439719      1.34%     99.41% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::5            698707      0.27%     99.68% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::6            391913      0.15%     99.83% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::7            303546      0.12%     99.95% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::8            134878      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.numIssuedDist::total     257527600                       # Number of insts issued each cycle
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          202630     28.49%     28.49% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              4      0.00%     28.49% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv          142147     19.99%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     48.48% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         241869     34.01%     82.49% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        124505     17.51%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass         3185      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     87399237     65.24%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         3288      0.00%     65.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv       904210      0.67%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            1      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            2      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            1      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     32988863     24.63%     90.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     12660571      9.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    133959359                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.519394                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      711155                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.005309                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        526188327                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       200848783                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    128824036                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                10                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                5                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            5                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           134667324                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    5                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.idleCycles                       0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.squashCycles               3584403                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.blockCycles               97378262                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.unblockCycles              4430904                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.dispatchedInsts          147218092                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.dispSquashedInsts          2108093                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.dispLoadInsts             36409023                       # Number of dispatched load instructions (Count)
system.switch_cpus.dispStoreInsts            12748556                       # Number of dispatched store instructions (Count)
system.switch_cpus.dispNonSpecInsts               554                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iqFullEvents                209617                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.lsqFullEvents              3820828                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.memOrderViolationEvents          650                       # Number of memory order violations (Count)
system.switch_cpus.predictedTakenIncorrect      3553912                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.predictedNotTakenIncorrect       538088                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.branchMispredicts          4092000                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.numInsts                 130504025                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts              31506135                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           3455334                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   44139130                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches               24891180                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts             12632995                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.505997                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.instsToCommit            129129340                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.writebackCount           128824041                       # Cumulative count of insts written-back (Count)
system.switch_cpus.producerInst              58777522                       # Number of instructions producing a value (Count)
system.switch_cpus.consumerInst              69105405                       # Number of instructions consuming a value (Count)
system.switch_cpus.wbRate                    0.499483                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.wbFanout                  0.850549                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.timesIdled                   21589                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                  386932                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            93587679                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              93587900                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       2.755860                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  2.755860                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.362863                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.362863                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads          155024791                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites          93733304                       # Number of integer regfile writes (Count)
system.switch_cpus.fpRegfileReads                   4                       # Number of floating regfile reads (Count)
system.switch_cpus.fpRegfileWrites                  4                       # Number of floating regfile writes (Count)
system.switch_cpus.miscRegfileReads                48                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites                4                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads     36409023                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     12748556                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       213781                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       585156                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups        40978734                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted     33759490                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect      6604884                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups     26954349                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits        26832957                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.995496                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups      3243246                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits      3181979                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses        61267                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted       220435                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts     53663104                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          868                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts      3583718                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    247776935                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.377710                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.134998                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    202538167     81.74%     81.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     27018243     10.90%     92.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      7562375      3.05%     95.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      4995501      2.02%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1568330      0.63%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       468642      0.19%     98.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       456842      0.18%     98.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       249858      0.10%     98.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      2918977      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    247776935                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     93587679                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       93587900                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs            31763929                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads              23205537                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                    241                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                 412                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches           16791716                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  5                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            92957228                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls       3348269                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass          428      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     61069664     65.25%     65.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         3052      0.00%     65.26% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv       750823      0.80%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            1      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            2      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.06% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     23205777     24.80%     90.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      8558151      9.14%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     93587900                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      2918977                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         42185007                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     114402290                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          95360205                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       1995694                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles        3584403                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     22632103                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred       3188316                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      156870888                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       3011004                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     40012433                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts              173388353                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches            40978734                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches     30014936                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             210887403                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles        13216488                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles         2709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles        16697                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          35847534                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes       1392052                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    257527600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.673282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     0.949178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        140817834     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         80511164     31.26%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         22359869      8.68%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         10107590      3.92%     98.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1498107      0.58%     99.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1773709      0.69%     99.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           318347      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            63900      0.02%     99.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            77080      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    257527600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.158885                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.672271                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.lsq0.forwLoads             1720612                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        13203486                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses       180778                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          650                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        4190164                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads           42                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          17046                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     23205537                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::mean     18.752896                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::stdev    49.412229                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::0-9       20697098     89.19%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::10-19         3572      0.02%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::20-29        38516      0.17%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::30-39         4944      0.02%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::40-49         2807      0.01%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::50-59         7332      0.03%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::60-69        16287      0.07%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::70-79        12817      0.06%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::80-89        10754      0.05%     89.61% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::90-99        41348      0.18%     89.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::100-109        86339      0.37%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::110-119       167621      0.72%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::120-129        99896      0.43%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::130-139       110973      0.48%     91.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::140-149      1532275      6.60%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::150-159        43229      0.19%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::160-169        26596      0.11%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::170-179       178542      0.77%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::180-189        13023      0.06%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::190-199         5277      0.02%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::200-209        50345      0.22%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::210-219         5551      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::220-229          673      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::230-239          579      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::240-249          582      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::250-259          619      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::260-269          669      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::270-279          718      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::280-289          588      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::290-299         1553      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::overflows        44414      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::max_value         1199                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.lsq0.loadToUse::total     23205537                       # Distribution of cycle latency between the first time a load is issued and its completion
system.switch_cpus.mmu.dtb.readHits                 0                       # read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # read misses (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # read accesses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # write misses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (read and write) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (read and write) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.readHits                 0                       # read hits (Count)
system.switch_cpus.mmu.itb.readMisses               0                       # read misses (Count)
system.switch_cpus.mmu.itb.readAccesses             0                       # read accesses (Count)
system.switch_cpus.mmu.itb.writeHits                0                       # write hits (Count)
system.switch_cpus.mmu.itb.writeMisses              0                       # write misses (Count)
system.switch_cpus.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (read and write) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (read and write) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (read and write) accesses (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles        3584403                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         46936189                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles       107144351                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        15569                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          92155832                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       7691246                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      152936915                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        140425                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        2719693                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents        2756768                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents        1914061                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    108946830                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           183521827                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        183521823                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups                 4                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps      69722064                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         39224766                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing             272                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          272                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           6998881                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                392105322                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               304297275                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         93587679                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           93587900                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            1219212                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       152015                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        28946                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2239316                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             20099                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            20099                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          28950                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1190263                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             8                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            8                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86845                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3631110                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3717955                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3705280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82422912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                86128192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1180961                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   4769216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2420281                       # Request fanout histogram
system.tol2bus.snoopFanout::mean             0.000397                       # Request fanout histogram
system.tol2bus.snoopFanout::stdev            0.019933                       # Request fanout histogram
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoopFanout::0                 2419319     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoopFanout::1                     962      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram
system.tol2bus.snoopFanout::total             2420281                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 156373555000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1345760000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          43424997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1815563966                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2478636                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1239316                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             954                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          954                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
