;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.4.2018. 09:03:08
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x59850000  	22917
0x0008	0x593D0000  	22845
0x000C	0x593D0000  	22845
0x0010	0x593D0000  	22845
0x0014	0x593D0000  	22845
0x0018	0x593D0000  	22845
0x001C	0x593D0000  	22845
0x0020	0x593D0000  	22845
0x0024	0x593D0000  	22845
0x0028	0x593D0000  	22845
0x002C	0x593D0000  	22845
0x0030	0x593D0000  	22845
0x0034	0x593D0000  	22845
0x0038	0x593D0000  	22845
0x003C	0x593D0000  	22845
0x0040	0x593D0000  	22845
0x0044	0x593D0000  	22845
0x0048	0x593D0000  	22845
0x004C	0x593D0000  	22845
0x0050	0x593D0000  	22845
0x0054	0x593D0000  	22845
0x0058	0x593D0000  	22845
0x005C	0x593D0000  	22845
0x0060	0x593D0000  	22845
0x0064	0x593D0000  	22845
0x0068	0x593D0000  	22845
0x006C	0x593D0000  	22845
0x0070	0x593D0000  	22845
0x0074	0x593D0000  	22845
0x0078	0x593D0000  	22845
0x007C	0x593D0000  	22845
0x0080	0x593D0000  	22845
0x0084	0x593D0000  	22845
0x0088	0x593D0000  	22845
0x008C	0x593D0000  	22845
0x0090	0x593D0000  	22845
0x0094	0x593D0000  	22845
0x0098	0x593D0000  	22845
0x009C	0x593D0000  	22845
0x00A0	0x593D0000  	22845
0x00A4	0x593D0000  	22845
0x00A8	0x593D0000  	22845
0x00AC	0x593D0000  	22845
0x00B0	0x593D0000  	22845
0x00B4	0x593D0000  	22845
0x00B8	0x593D0000  	22845
0x00BC	0x593D0000  	22845
0x00C0	0x593D0000  	22845
0x00C4	0x593D0000  	22845
0x00C8	0x593D0000  	22845
0x00CC	0x593D0000  	22845
0x00D0	0x593D0000  	22845
0x00D4	0x593D0000  	22845
0x00D8	0x593D0000  	22845
0x00DC	0x593D0000  	22845
0x00E0	0x593D0000  	22845
0x00E4	0x593D0000  	22845
0x00E8	0x593D0000  	22845
0x00EC	0x593D0000  	22845
0x00F0	0x593D0000  	22845
0x00F4	0x593D0000  	22845
0x00F8	0x593D0000  	22845
0x00FC	0x593D0000  	22845
0x0100	0x593D0000  	22845
0x0104	0x593D0000  	22845
0x0108	0x593D0000  	22845
0x010C	0x593D0000  	22845
0x0110	0x593D0000  	22845
0x0114	0x593D0000  	22845
0x0118	0x593D0000  	22845
0x011C	0x593D0000  	22845
0x0120	0x593D0000  	22845
0x0124	0x593D0000  	22845
0x0128	0x593D0000  	22845
0x012C	0x593D0000  	22845
0x0130	0x593D0000  	22845
0x0134	0x593D0000  	22845
0x0138	0x593D0000  	22845
0x013C	0x593D0000  	22845
0x0140	0x593D0000  	22845
0x0144	0x593D0000  	22845
0x0148	0x593D0000  	22845
0x014C	0x593D0000  	22845
0x0150	0x593D0000  	22845
0x0154	0x593D0000  	22845
0x0158	0x593D0000  	22845
0x015C	0x593D0000  	22845
0x0160	0x593D0000  	22845
0x0164	0x593D0000  	22845
0x0168	0x593D0000  	22845
0x016C	0x593D0000  	22845
0x0170	0x593D0000  	22845
0x0174	0x593D0000  	22845
0x0178	0x593D0000  	22845
0x017C	0x593D0000  	22845
0x0180	0x593D0000  	22845
0x0184	0x593D0000  	22845
0x0188	0x593D0000  	22845
0x018C	0x593D0000  	22845
0x0190	0x593D0000  	22845
0x0194	0x593D0000  	22845
; end of ____SysVT
_main:
;Click_MP3_KINETIS.c, 115 :: 		void main()
0x5984	0xF000F810  BL	22952
0x5988	0xF7FFFFDC  BL	22852
0x598C	0xF000FDAA  BL	25828
0x5990	0xF7FFFFEE  BL	22896
0x5994	0xF000FD58  BL	25672
;Click_MP3_KINETIS.c, 117 :: 		systemInit();
0x5998	0xF7FFFF16  BL	_systemInit+0
;Click_MP3_KINETIS.c, 118 :: 		applicationInit();
0x599C	0xF7FFFED2  BL	_applicationInit+0
;Click_MP3_KINETIS.c, 120 :: 		while (1)
L_main24:
;Click_MP3_KINETIS.c, 122 :: 		applicationTask();
0x59A0	0xF7FFFF44  BL	_applicationTask+0
;Click_MP3_KINETIS.c, 123 :: 		}
0x59A4	0xE7FC    B	L_main24
;Click_MP3_KINETIS.c, 124 :: 		}
L_end_main:
L__main_end_loop:
0x59A6	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		
0x5928	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		
L_loopDW:
;__Lib_System.c, 276 :: 		
0x592A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		
0x592E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		
0x5932	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		
0x5936	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		
L_end___CC2DW:
0x5938	0xB001    ADD	SP, SP, #4
0x593A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		
0x5708	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		
0x570A	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		
0x570E	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		
0x5712	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		
0x5716	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		
0x5718	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		
0x571C	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		
0x571E	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		
0x5720	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		
L_loopFZs:
;__Lib_System.c, 326 :: 		
0x5722	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		
0x5726	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		
0x572A	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		
0x572C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		
0x5730	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		
0x5732	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		
0x5734	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		
0x5738	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		
0x573C	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		
L_norep:
;__Lib_System.c, 337 :: 		
L_end___FillZeros:
0x573E	0xB001    ADD	SP, SP, #4
0x5740	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_MP3_KINETIS.c, 54 :: 		void systemInit()
0x57C8	0xB081    SUB	SP, SP, #4
0x57CA	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_KINETIS.c, 56 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x57CE	0x2201    MOVS	R2, #1
0x57D0	0x2100    MOVS	R1, #0
0x57D2	0x2000    MOVS	R0, #0
0x57D4	0xF7FFFCD2  BL	_mikrobus_gpioInit+0
;Click_MP3_KINETIS.c, 57 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x57D8	0x2200    MOVS	R2, #0
0x57DA	0x2101    MOVS	R1, #1
0x57DC	0x2000    MOVS	R0, #0
0x57DE	0xF7FFFCCD  BL	_mikrobus_gpioInit+0
;Click_MP3_KINETIS.c, 58 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x57E2	0x2200    MOVS	R2, #0
0x57E4	0x2102    MOVS	R1, #2
0x57E6	0x2000    MOVS	R0, #0
0x57E8	0xF7FFFCC8  BL	_mikrobus_gpioInit+0
;Click_MP3_KINETIS.c, 59 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_OUTPUT );
0x57EC	0x2200    MOVS	R2, #0
0x57EE	0x2107    MOVS	R1, #7
0x57F0	0x2000    MOVS	R0, #0
0x57F2	0xF7FFFCC3  BL	_mikrobus_gpioInit+0
;Click_MP3_KINETIS.c, 61 :: 		mikrobus_spiInit( _MIKROBUS1, &_MP3_SPI_CFG[0] );
0x57F6	0x480C    LDR	R0, [PC, #48]
0x57F8	0x4601    MOV	R1, R0
0x57FA	0x2000    MOVS	R0, #0
0x57FC	0xF7FFFF66  BL	_mikrobus_spiInit+0
;Click_MP3_KINETIS.c, 62 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0x5800	0xF2425180  MOVW	R1, #9600
0x5804	0x2001    MOVS	R0, #1
0x5806	0xF7FFFE91  BL	_mikrobus_logInit+0
;Click_MP3_KINETIS.c, 63 :: 		Delay_ms( 100 );
0x580A	0xF64007FE  MOVW	R7, #2302
0x580E	0xF2C0073D  MOVT	R7, #61
0x5812	0xBF00    NOP
0x5814	0xBF00    NOP
L_systemInit0:
0x5816	0x1E7F    SUBS	R7, R7, #1
0x5818	0xD1FD    BNE	L_systemInit0
0x581A	0xBF00    NOP
0x581C	0xBF00    NOP
0x581E	0xBF00    NOP
;Click_MP3_KINETIS.c, 64 :: 		}
L_end_systemInit:
0x5820	0xF8DDE000  LDR	LR, [SP, #0]
0x5824	0xB001    ADD	SP, SP, #4
0x5826	0x4770    BX	LR
0x5828	0x64380000  	__MP3_SPI_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;docking_station_HEXIWEAR.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x517C	0xB081    SUB	SP, SP, #4
0x517E	0xF8CDE000  STR	LR, [SP, #0]
0x5182	0xFA5FF881  UXTB	R8, R1
0x5186	0xFA5FF982  UXTB	R9, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 32 (R8)
; direction start address is: 36 (R9)
;docking_station_HEXIWEAR.c, 164 :: 		switch( bus )
0x518A	0xE016    B	L_mikrobus_gpioInit117
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit119:
0x518C	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x5190	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x5194	0xF7FFFAAC  BL	docking_station_HEXIWEAR__gpioInit_1+0
0x5198	0xE016    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit120:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x519A	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x519E	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x51A2	0xF7FFFC15  BL	docking_station_HEXIWEAR__gpioInit_2+0
0x51A6	0xE00F    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit121:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
0x51A8	0xFA5FF189  UXTB	R1, R9
; direction end address is: 36 (R9)
0x51AC	0xFA5FF088  UXTB	R0, R8
; pin end address is: 32 (R8)
0x51B0	0xF7FFFD04  BL	docking_station_HEXIWEAR__gpioInit_3+0
0x51B4	0xE008    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit122:
0x51B6	0x2001    MOVS	R0, #1
0x51B8	0xE006    B	L_end_mikrobus_gpioInit
;docking_station_HEXIWEAR.c, 185 :: 		}
L_mikrobus_gpioInit117:
; direction start address is: 36 (R9)
; pin start address is: 32 (R8)
; bus start address is: 0 (R0)
0x51BA	0x2800    CMP	R0, #0
0x51BC	0xD0E6    BEQ	L_mikrobus_gpioInit119
0x51BE	0x2801    CMP	R0, #1
0x51C0	0xD0EB    BEQ	L_mikrobus_gpioInit120
0x51C2	0x2802    CMP	R0, #2
0x51C4	0xD0F0    BEQ	L_mikrobus_gpioInit121
; bus end address is: 0 (R0)
; pin end address is: 32 (R8)
; direction end address is: 36 (R9)
0x51C6	0xE7F6    B	L_mikrobus_gpioInit122
;docking_station_HEXIWEAR.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x51C8	0xF8DDE000  LDR	LR, [SP, #0]
0x51CC	0xB001    ADD	SP, SP, #4
0x51CE	0x4770    BX	LR
; end of _mikrobus_gpioInit
docking_station_HEXIWEAR__gpioInit_1:
;__ds_hexi_gpio.c, 106 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x46F0	0xB081    SUB	SP, SP, #4
0x46F2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 108 :: 		switch( pin )
0x46F6	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_10
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 110 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_12:
0x46F8	0x2901    CMP	R1, #1
0x46FA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_13
; dir end address is: 4 (R1)
0x46FC	0xF04F0104  MOV	R1, #4
0x4700	0x4865    LDR	R0, [PC, #404]
0x4702	0xF7FFFC79  BL	_GPIO_Digital_Input+0
0x4706	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_14
L_docking_station_HEXIWEAR__gpioInit_13:
0x4708	0xF04F0104  MOV	R1, #4
0x470C	0x4863    LDR	R0, [PC, #396]
0x470E	0xF7FFFC7F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_14:
0x4712	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 111 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_15:
; dir start address is: 4 (R1)
0x4714	0x2901    CMP	R1, #1
0x4716	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_16
; dir end address is: 4 (R1)
0x4718	0xF44F6100  MOV	R1, #2048
0x471C	0x485E    LDR	R0, [PC, #376]
0x471E	0xF7FFFC6B  BL	_GPIO_Digital_Input+0
0x4722	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_17
L_docking_station_HEXIWEAR__gpioInit_16:
0x4724	0xF44F6100  MOV	R1, #2048
0x4728	0x485C    LDR	R0, [PC, #368]
0x472A	0xF7FFFC71  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_17:
0x472E	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 112 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_18:
; dir start address is: 4 (R1)
0x4730	0x2901    CMP	R1, #1
0x4732	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_19
; dir end address is: 4 (R1)
0x4734	0xF04F0110  MOV	R1, #16
0x4738	0x4859    LDR	R0, [PC, #356]
0x473A	0xF7FFFC5D  BL	_GPIO_Digital_Input+0
0x473E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_110
L_docking_station_HEXIWEAR__gpioInit_19:
0x4740	0xF04F0110  MOV	R1, #16
0x4744	0x4857    LDR	R0, [PC, #348]
0x4746	0xF7FFFC63  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_110:
0x474A	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 113 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_111:
; dir start address is: 4 (R1)
0x474C	0x2901    CMP	R1, #1
0x474E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_112
; dir end address is: 4 (R1)
0x4750	0xF04F0120  MOV	R1, #32
0x4754	0x4852    LDR	R0, [PC, #328]
0x4756	0xF7FFFC4F  BL	_GPIO_Digital_Input+0
0x475A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_113
L_docking_station_HEXIWEAR__gpioInit_112:
0x475C	0xF04F0120  MOV	R1, #32
0x4760	0x4850    LDR	R0, [PC, #320]
0x4762	0xF7FFFC55  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_113:
0x4766	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 114 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_114:
; dir start address is: 4 (R1)
0x4768	0x2901    CMP	R1, #1
0x476A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_115
; dir end address is: 4 (R1)
0x476C	0xF04F0180  MOV	R1, #128
0x4770	0x484B    LDR	R0, [PC, #300]
0x4772	0xF7FFFC41  BL	_GPIO_Digital_Input+0
0x4776	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_116
L_docking_station_HEXIWEAR__gpioInit_115:
0x4778	0xF04F0180  MOV	R1, #128
0x477C	0x4849    LDR	R0, [PC, #292]
0x477E	0xF7FFFC47  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_116:
0x4782	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 115 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_117:
; dir start address is: 4 (R1)
0x4784	0x2901    CMP	R1, #1
0x4786	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_118
; dir end address is: 4 (R1)
0x4788	0xF04F0140  MOV	R1, #64
0x478C	0x4844    LDR	R0, [PC, #272]
0x478E	0xF7FFFC33  BL	_GPIO_Digital_Input+0
0x4792	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_119
L_docking_station_HEXIWEAR__gpioInit_118:
0x4794	0xF04F0140  MOV	R1, #64
0x4798	0x4842    LDR	R0, [PC, #264]
0x479A	0xF7FFFC39  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_119:
0x479E	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 116 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_120:
; dir start address is: 4 (R1)
0x47A0	0x2901    CMP	R1, #1
0x47A2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_121
; dir end address is: 4 (R1)
0x47A4	0xF44F6180  MOV	R1, #1024
0x47A8	0x483F    LDR	R0, [PC, #252]
0x47AA	0xF7FFFC25  BL	_GPIO_Digital_Input+0
0x47AE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_122
L_docking_station_HEXIWEAR__gpioInit_121:
0x47B0	0xF44F6180  MOV	R1, #1024
0x47B4	0x483D    LDR	R0, [PC, #244]
0x47B6	0xF7FFFC2B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_122:
0x47BA	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 117 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_13);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_13);  break;
L_docking_station_HEXIWEAR__gpioInit_123:
; dir start address is: 4 (R1)
0x47BC	0x2901    CMP	R1, #1
0x47BE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_124
; dir end address is: 4 (R1)
0x47C0	0xF44F5100  MOV	R1, #8192
0x47C4	0x4834    LDR	R0, [PC, #208]
0x47C6	0xF7FFFC17  BL	_GPIO_Digital_Input+0
0x47CA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_125
L_docking_station_HEXIWEAR__gpioInit_124:
0x47CC	0xF44F5100  MOV	R1, #8192
0x47D0	0x4832    LDR	R0, [PC, #200]
0x47D2	0xF7FFFC1D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_125:
0x47D6	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 118 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_126:
; dir start address is: 4 (R1)
0x47D8	0x2901    CMP	R1, #1
0x47DA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_127
; dir end address is: 4 (R1)
0x47DC	0xF04F0104  MOV	R1, #4
0x47E0	0x4833    LDR	R0, [PC, #204]
0x47E2	0xF7FFFC09  BL	_GPIO_Digital_Input+0
0x47E6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_128
L_docking_station_HEXIWEAR__gpioInit_127:
0x47E8	0xF04F0104  MOV	R1, #4
0x47EC	0x4831    LDR	R0, [PC, #196]
0x47EE	0xF7FFFC0F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_128:
0x47F2	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 119 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_129:
; dir start address is: 4 (R1)
0x47F4	0x2901    CMP	R1, #1
0x47F6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_130
; dir end address is: 4 (R1)
0x47F8	0xF04F0108  MOV	R1, #8
0x47FC	0x482C    LDR	R0, [PC, #176]
0x47FE	0xF7FFFBFB  BL	_GPIO_Digital_Input+0
0x4802	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_131
L_docking_station_HEXIWEAR__gpioInit_130:
0x4804	0xF04F0108  MOV	R1, #8
0x4808	0x482A    LDR	R0, [PC, #168]
0x480A	0xF7FFFC01  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_131:
0x480E	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 120 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_132:
; dir start address is: 4 (R1)
0x4810	0x2901    CMP	R1, #1
0x4812	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_133
; dir end address is: 4 (R1)
0x4814	0xF44F7180  MOV	R1, #256
0x4818	0x4825    LDR	R0, [PC, #148]
0x481A	0xF7FFFBED  BL	_GPIO_Digital_Input+0
0x481E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_134
L_docking_station_HEXIWEAR__gpioInit_133:
0x4820	0xF44F7180  MOV	R1, #256
0x4824	0x4823    LDR	R0, [PC, #140]
0x4826	0xF7FFFBF3  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_134:
0x482A	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 121 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_135:
; dir start address is: 4 (R1)
0x482C	0x2901    CMP	R1, #1
0x482E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_136
; dir end address is: 4 (R1)
0x4830	0xF44F7100  MOV	R1, #512
0x4834	0x481E    LDR	R0, [PC, #120]
0x4836	0xF7FFFBDF  BL	_GPIO_Digital_Input+0
0x483A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_137
L_docking_station_HEXIWEAR__gpioInit_136:
0x483C	0xF44F7100  MOV	R1, #512
0x4840	0x481C    LDR	R0, [PC, #112]
0x4842	0xF7FFFBE5  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_137:
0x4846	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_11
;__ds_hexi_gpio.c, 122 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_138:
0x4848	0x2001    MOVS	R0, #1
0x484A	0xE020    B	L_end__gpioInit_1
;__ds_hexi_gpio.c, 123 :: 		}
L_docking_station_HEXIWEAR__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x484C	0x2800    CMP	R0, #0
0x484E	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_12
0x4852	0x2801    CMP	R0, #1
0x4854	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_15
0x4858	0x2802    CMP	R0, #2
0x485A	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_18
0x485E	0x2803    CMP	R0, #3
0x4860	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_111
0x4864	0x2804    CMP	R0, #4
0x4866	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_114
0x486A	0x2805    CMP	R0, #5
0x486C	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_117
0x4870	0x2806    CMP	R0, #6
0x4872	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_120
0x4876	0x2807    CMP	R0, #7
0x4878	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_123
0x487A	0x2808    CMP	R0, #8
0x487C	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_126
0x487E	0x2809    CMP	R0, #9
0x4880	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_129
0x4882	0x280A    CMP	R0, #10
0x4884	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_132
0x4886	0x280B    CMP	R0, #11
0x4888	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x488A	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_138
L_docking_station_HEXIWEAR__gpioInit_11:
;__ds_hexi_gpio.c, 124 :: 		return _MIKROBUS_OK;
0x488C	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 125 :: 		}
L_end__gpioInit_1:
0x488E	0xF8DDE000  LDR	LR, [SP, #0]
0x4892	0xB001    ADD	SP, SP, #4
0x4894	0x4770    BX	LR
0x4896	0xBF00    NOP
0x4898	0xF050400F  	PTB_PDIR+0
0x489C	0xF040400F  	PTB_PDOR+0
0x48A0	0xF090400F  	PTC_PDIR+0
0x48A4	0xF080400F  	PTC_PDOR+0
0x48A8	0xF010400F  	PTA_PDIR+0
0x48AC	0xF000400F  	PTA_PDOR+0
0x48B0	0xF0D0400F  	PTD_PDIR+0
0x48B4	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3FF8	0xB081    SUB	SP, SP, #4
0x3FFA	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		
0x3FFE	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4000	0xF7FEF8D8  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		
L_end_GPIO_Digital_Input:
0x4004	0xF8DDE000  LDR	LR, [SP, #0]
0x4008	0xB001    ADD	SP, SP, #4
0x400A	0x4770    BX	LR
0x400C	0x01040002  	#131332
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x21B4	0xB081    SUB	SP, SP, #4
0x21B6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x21BA	0xF7FFFD1F  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x21BE	0xF8DDE000  LDR	LR, [SP, #0]
0x21C2	0xB001    ADD	SP, SP, #4
0x21C4	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1BFC	0xB083    SUB	SP, SP, #12
0x1BFE	0xF8CDE000  STR	LR, [SP, #0]
0x1C02	0x4606    MOV	R6, R0
0x1C04	0x460C    MOV	R4, R1
0x1C06	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x1C08	0x4630    MOV	R0, R6
0x1C0A	0xF7FFF809  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x1C0E	0xF24013FF  MOVW	R3, #511
0x1C12	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x1C16	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x1C18	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x1C1A	0x4622    MOV	R2, R4
0x1C1C	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x1C1E	0x2E20    CMP	R6, #32
0x1C20	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x1C22	0xF04F0301  MOV	R3, #1
0x1C26	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x1C2A	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x1C2E	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x1C30	0x42A3    CMP	R3, R4
0x1C32	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x1C34	0x0304    LSLS	R4, R0, #12
0x1C36	0x4B1A    LDR	R3, [PC, #104]
0x1C38	0x191C    ADDS	R4, R3, R4
0x1C3A	0x00B3    LSLS	R3, R6, #2
0x1C3C	0x18E5    ADDS	R5, R4, R3
0x1C3E	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x1C40	0x682C    LDR	R4, [R5, #0]
0x1C42	0x4B18    LDR	R3, [PC, #96]
0x1C44	0xEA040303  AND	R3, R4, R3, LSL #0
0x1C48	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x1C4A	0x4B17    LDR	R3, [PC, #92]
0x1C4C	0xEA010403  AND	R4, R1, R3, LSL #0
0x1C50	0x9B01    LDR	R3, [SP, #4]
0x1C52	0x681B    LDR	R3, [R3, #0]
0x1C54	0xEA430404  ORR	R4, R3, R4, LSL #0
0x1C58	0x9B01    LDR	R3, [SP, #4]
0x1C5A	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x1C5C	0xF4013380  AND	R3, R1, #65536
0x1C60	0xF5B33F80  CMP	R3, #65536
0x1C64	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x1C66	0x0184    LSLS	R4, R0, #6
0x1C68	0x4B10    LDR	R3, [PC, #64]
0x1C6A	0x191B    ADDS	R3, R3, R4
0x1C6C	0x3314    ADDS	R3, #20
0x1C6E	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x1C70	0xF4013300  AND	R3, R1, #131072
0x1C74	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x1C76	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x1C78	0x9B02    LDR	R3, [SP, #8]
0x1C7A	0x681B    LDR	R3, [R3, #0]
0x1C7C	0xEA030404  AND	R4, R3, R4, LSL #0
0x1C80	0x9B02    LDR	R3, [SP, #8]
0x1C82	0x601C    STR	R4, [R3, #0]
0x1C84	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x1C86	0x9B02    LDR	R3, [SP, #8]
0x1C88	0x681B    LDR	R3, [R3, #0]
0x1C8A	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x1C8E	0x9B02    LDR	R3, [SP, #8]
0x1C90	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x1C92	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x1C94	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x1C96	0xF8DDE000  LDR	LR, [SP, #0]
0x1C9A	0xB003    ADD	SP, SP, #12
0x1C9C	0x4770    BX	LR
0x1C9E	0xBF00    NOP
0x1CA0	0x90004004  	#1074040832
0x1CA4	0x0000FFFF  	#-65536
0x1CA8	0xFFFF0000  	#65535
0x1CAC	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0C20	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0C22	0xF24011FF  MOVW	R1, #511
0x0C26	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x0C2A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x0C2C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x0C2E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0C32	0xF04F0101  MOV	R1, #1
0x0C36	0xFA01F202  LSL	R2, R1, R2
0x0C3A	0x4904    LDR	R1, [PC, #16]
0x0C3C	0x6809    LDR	R1, [R1, #0]
0x0C3E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0C42	0x4902    LDR	R1, [PC, #8]
0x0C44	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0C46	0xB001    ADD	SP, SP, #4
0x0C48	0x4770    BX	LR
0x0C4A	0xBF00    NOP
0x0C4C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4010	0xB081    SUB	SP, SP, #4
0x4012	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		
0x4016	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4018	0xF7FEF8CC  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		
L_end_GPIO_Digital_Output:
0x401C	0xF8DDE000  LDR	LR, [SP, #0]
0x4020	0xB001    ADD	SP, SP, #4
0x4022	0x4770    BX	LR
0x4024	0x01040004  	#262404
; end of _GPIO_Digital_Output
docking_station_HEXIWEAR__gpioInit_2:
;__ds_hexi_gpio.c, 127 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x49D0	0xB081    SUB	SP, SP, #4
0x49D2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 129 :: 		switch( pin )
0x49D6	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_239
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 131 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_241:
0x49D8	0x2901    CMP	R1, #1
0x49DA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_242
; dir end address is: 4 (R1)
0x49DC	0xF04F0108  MOV	R1, #8
0x49E0	0x4865    LDR	R0, [PC, #404]
0x49E2	0xF7FFFB09  BL	_GPIO_Digital_Input+0
0x49E6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_243
L_docking_station_HEXIWEAR__gpioInit_242:
0x49E8	0xF04F0108  MOV	R1, #8
0x49EC	0x4863    LDR	R0, [PC, #396]
0x49EE	0xF7FFFB0F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_243:
0x49F2	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 132 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_19);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_19);  break;
L_docking_station_HEXIWEAR__gpioInit_244:
; dir start address is: 4 (R1)
0x49F4	0x2901    CMP	R1, #1
0x49F6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_245
; dir end address is: 4 (R1)
0x49F8	0xF44F2100  MOV	R1, #524288
0x49FC	0x485E    LDR	R0, [PC, #376]
0x49FE	0xF7FFFAFB  BL	_GPIO_Digital_Input+0
0x4A02	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_246
L_docking_station_HEXIWEAR__gpioInit_245:
0x4A04	0xF44F2100  MOV	R1, #524288
0x4A08	0x485C    LDR	R0, [PC, #368]
0x4A0A	0xF7FFFB01  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_246:
0x4A0E	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 133 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_3 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_3 );  break;
L_docking_station_HEXIWEAR__gpioInit_247:
; dir start address is: 4 (R1)
0x4A10	0x2901    CMP	R1, #1
0x4A12	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_248
; dir end address is: 4 (R1)
0x4A14	0xF04F0108  MOV	R1, #8
0x4A18	0x4859    LDR	R0, [PC, #356]
0x4A1A	0xF7FFFAED  BL	_GPIO_Digital_Input+0
0x4A1E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_249
L_docking_station_HEXIWEAR__gpioInit_248:
0x4A20	0xF04F0108  MOV	R1, #8
0x4A24	0x4857    LDR	R0, [PC, #348]
0x4A26	0xF7FFFAF3  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_249:
0x4A2A	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 134 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_250:
; dir start address is: 4 (R1)
0x4A2C	0x2901    CMP	R1, #1
0x4A2E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_251
; dir end address is: 4 (R1)
0x4A30	0xF04F0120  MOV	R1, #32
0x4A34	0x4852    LDR	R0, [PC, #328]
0x4A36	0xF7FFFADF  BL	_GPIO_Digital_Input+0
0x4A3A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_252
L_docking_station_HEXIWEAR__gpioInit_251:
0x4A3C	0xF04F0120  MOV	R1, #32
0x4A40	0x4850    LDR	R0, [PC, #320]
0x4A42	0xF7FFFAE5  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_252:
0x4A46	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 135 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_253:
; dir start address is: 4 (R1)
0x4A48	0x2901    CMP	R1, #1
0x4A4A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_254
; dir end address is: 4 (R1)
0x4A4C	0xF04F0180  MOV	R1, #128
0x4A50	0x484B    LDR	R0, [PC, #300]
0x4A52	0xF7FFFAD1  BL	_GPIO_Digital_Input+0
0x4A56	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_255
L_docking_station_HEXIWEAR__gpioInit_254:
0x4A58	0xF04F0180  MOV	R1, #128
0x4A5C	0x4849    LDR	R0, [PC, #292]
0x4A5E	0xF7FFFAD7  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_255:
0x4A62	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 136 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_256:
; dir start address is: 4 (R1)
0x4A64	0x2901    CMP	R1, #1
0x4A66	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_257
; dir end address is: 4 (R1)
0x4A68	0xF04F0140  MOV	R1, #64
0x4A6C	0x4844    LDR	R0, [PC, #272]
0x4A6E	0xF7FFFAC3  BL	_GPIO_Digital_Input+0
0x4A72	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_258
L_docking_station_HEXIWEAR__gpioInit_257:
0x4A74	0xF04F0140  MOV	R1, #64
0x4A78	0x4842    LDR	R0, [PC, #264]
0x4A7A	0xF7FFFAC9  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_258:
0x4A7E	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 137 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_11);  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_11);  break;
L_docking_station_HEXIWEAR__gpioInit_259:
; dir start address is: 4 (R1)
0x4A80	0x2901    CMP	R1, #1
0x4A82	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_260
; dir end address is: 4 (R1)
0x4A84	0xF44F6100  MOV	R1, #2048
0x4A88	0x483F    LDR	R0, [PC, #252]
0x4A8A	0xF7FFFAB5  BL	_GPIO_Digital_Input+0
0x4A8E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_261
L_docking_station_HEXIWEAR__gpioInit_260:
0x4A90	0xF44F6100  MOV	R1, #2048
0x4A94	0x483D    LDR	R0, [PC, #244]
0x4A96	0xF7FFFABB  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_261:
0x4A9A	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 138 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_262:
; dir start address is: 4 (R1)
0x4A9C	0x2901    CMP	R1, #1
0x4A9E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_263
; dir end address is: 4 (R1)
0x4AA0	0xF44F7180  MOV	R1, #256
0x4AA4	0x4834    LDR	R0, [PC, #208]
0x4AA6	0xF7FFFAA7  BL	_GPIO_Digital_Input+0
0x4AAA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_264
L_docking_station_HEXIWEAR__gpioInit_263:
0x4AAC	0xF44F7180  MOV	R1, #256
0x4AB0	0x4832    LDR	R0, [PC, #200]
0x4AB2	0xF7FFFAAD  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_264:
0x4AB6	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 139 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_265:
; dir start address is: 4 (R1)
0x4AB8	0x2901    CMP	R1, #1
0x4ABA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_266
; dir end address is: 4 (R1)
0x4ABC	0xF44F3180  MOV	R1, #65536
0x4AC0	0x482F    LDR	R0, [PC, #188]
0x4AC2	0xF7FFFA99  BL	_GPIO_Digital_Input+0
0x4AC6	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_267
L_docking_station_HEXIWEAR__gpioInit_266:
0x4AC8	0xF44F3180  MOV	R1, #65536
0x4ACC	0x482D    LDR	R0, [PC, #180]
0x4ACE	0xF7FFFA9F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_267:
0x4AD2	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 140 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_268:
; dir start address is: 4 (R1)
0x4AD4	0x2901    CMP	R1, #1
0x4AD6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_269
; dir end address is: 4 (R1)
0x4AD8	0xF44F3100  MOV	R1, #131072
0x4ADC	0x4828    LDR	R0, [PC, #160]
0x4ADE	0xF7FFFA8B  BL	_GPIO_Digital_Input+0
0x4AE2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_270
L_docking_station_HEXIWEAR__gpioInit_269:
0x4AE4	0xF44F3100  MOV	R1, #131072
0x4AE8	0x4826    LDR	R0, [PC, #152]
0x4AEA	0xF7FFFA91  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_270:
0x4AEE	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 141 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_271:
; dir start address is: 4 (R1)
0x4AF0	0x2901    CMP	R1, #1
0x4AF2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_272
; dir end address is: 4 (R1)
0x4AF4	0xF44F7180  MOV	R1, #256
0x4AF8	0x4825    LDR	R0, [PC, #148]
0x4AFA	0xF7FFFA7D  BL	_GPIO_Digital_Input+0
0x4AFE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_273
L_docking_station_HEXIWEAR__gpioInit_272:
0x4B00	0xF44F7180  MOV	R1, #256
0x4B04	0x4823    LDR	R0, [PC, #140]
0x4B06	0xF7FFFA83  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_273:
0x4B0A	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 142 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_274:
; dir start address is: 4 (R1)
0x4B0C	0x2901    CMP	R1, #1
0x4B0E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_275
; dir end address is: 4 (R1)
0x4B10	0xF44F7100  MOV	R1, #512
0x4B14	0x481E    LDR	R0, [PC, #120]
0x4B16	0xF7FFFA6F  BL	_GPIO_Digital_Input+0
0x4B1A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_276
L_docking_station_HEXIWEAR__gpioInit_275:
0x4B1C	0xF44F7100  MOV	R1, #512
0x4B20	0x481C    LDR	R0, [PC, #112]
0x4B22	0xF7FFFA75  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_276:
0x4B26	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_240
;__ds_hexi_gpio.c, 143 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_277:
0x4B28	0x2001    MOVS	R0, #1
0x4B2A	0xE020    B	L_end__gpioInit_2
;__ds_hexi_gpio.c, 144 :: 		}
L_docking_station_HEXIWEAR__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x4B2C	0x2800    CMP	R0, #0
0x4B2E	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_241
0x4B32	0x2801    CMP	R0, #1
0x4B34	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_244
0x4B38	0x2802    CMP	R0, #2
0x4B3A	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_247
0x4B3E	0x2803    CMP	R0, #3
0x4B40	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_250
0x4B44	0x2804    CMP	R0, #4
0x4B46	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_253
0x4B4A	0x2805    CMP	R0, #5
0x4B4C	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_256
0x4B50	0x2806    CMP	R0, #6
0x4B52	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_259
0x4B56	0x2807    CMP	R0, #7
0x4B58	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_262
0x4B5A	0x2808    CMP	R0, #8
0x4B5C	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_265
0x4B5E	0x2809    CMP	R0, #9
0x4B60	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_268
0x4B62	0x280A    CMP	R0, #10
0x4B64	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_271
0x4B66	0x280B    CMP	R0, #11
0x4B68	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x4B6A	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_277
L_docking_station_HEXIWEAR__gpioInit_240:
;__ds_hexi_gpio.c, 145 :: 		return _MIKROBUS_OK;
0x4B6C	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 146 :: 		}
L_end__gpioInit_2:
0x4B6E	0xF8DDE000  LDR	LR, [SP, #0]
0x4B72	0xB001    ADD	SP, SP, #4
0x4B74	0x4770    BX	LR
0x4B76	0xBF00    NOP
0x4B78	0xF050400F  	PTB_PDIR+0
0x4B7C	0xF040400F  	PTB_PDOR+0
0x4B80	0xF090400F  	PTC_PDIR+0
0x4B84	0xF080400F  	PTC_PDOR+0
0x4B88	0xF010400F  	PTA_PDIR+0
0x4B8C	0xF000400F  	PTA_PDOR+0
0x4B90	0xF0D0400F  	PTD_PDIR+0
0x4B94	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_2
docking_station_HEXIWEAR__gpioInit_3:
;__ds_hexi_gpio.c, 148 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x4BBC	0xB081    SUB	SP, SP, #4
0x4BBE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ds_hexi_gpio.c, 150 :: 		switch( pin )
0x4BC2	0xE0A9    B	L_docking_station_HEXIWEAR__gpioInit_378
; pin end address is: 0 (R0)
;__ds_hexi_gpio.c, 152 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_380:
0x4BC4	0x2901    CMP	R1, #1
0x4BC6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_381
; dir end address is: 4 (R1)
0x4BC8	0xF04F0140  MOV	R1, #64
0x4BCC	0x4865    LDR	R0, [PC, #404]
0x4BCE	0xF7FFFA13  BL	_GPIO_Digital_Input+0
0x4BD2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_382
L_docking_station_HEXIWEAR__gpioInit_381:
0x4BD4	0xF04F0140  MOV	R1, #64
0x4BD8	0x4863    LDR	R0, [PC, #396]
0x4BDA	0xF7FFFA19  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_382:
0x4BDE	0xE0BB    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 153 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_10);  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_10);  break;
L_docking_station_HEXIWEAR__gpioInit_383:
; dir start address is: 4 (R1)
0x4BE0	0x2901    CMP	R1, #1
0x4BE2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_384
; dir end address is: 4 (R1)
0x4BE4	0xF44F6180  MOV	R1, #1024
0x4BE8	0x485E    LDR	R0, [PC, #376]
0x4BEA	0xF7FFFA05  BL	_GPIO_Digital_Input+0
0x4BEE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_385
L_docking_station_HEXIWEAR__gpioInit_384:
0x4BF0	0xF44F6180  MOV	R1, #1024
0x4BF4	0x485C    LDR	R0, [PC, #368]
0x4BF6	0xF7FFFA0B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_385:
0x4BFA	0xE0AD    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 154 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_2 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_2 );  break;
L_docking_station_HEXIWEAR__gpioInit_386:
; dir start address is: 4 (R1)
0x4BFC	0x2901    CMP	R1, #1
0x4BFE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_387
; dir end address is: 4 (R1)
0x4C00	0xF04F0104  MOV	R1, #4
0x4C04	0x4859    LDR	R0, [PC, #356]
0x4C06	0xF7FFF9F7  BL	_GPIO_Digital_Input+0
0x4C0A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_388
L_docking_station_HEXIWEAR__gpioInit_387:
0x4C0C	0xF04F0104  MOV	R1, #4
0x4C10	0x4857    LDR	R0, [PC, #348]
0x4C12	0xF7FFF9FD  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_388:
0x4C16	0xE09F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 155 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_5 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_5 );  break;
L_docking_station_HEXIWEAR__gpioInit_389:
; dir start address is: 4 (R1)
0x4C18	0x2901    CMP	R1, #1
0x4C1A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_390
; dir end address is: 4 (R1)
0x4C1C	0xF04F0120  MOV	R1, #32
0x4C20	0x4852    LDR	R0, [PC, #328]
0x4C22	0xF7FFF9E9  BL	_GPIO_Digital_Input+0
0x4C26	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_391
L_docking_station_HEXIWEAR__gpioInit_390:
0x4C28	0xF04F0120  MOV	R1, #32
0x4C2C	0x4850    LDR	R0, [PC, #320]
0x4C2E	0xF7FFF9EF  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_391:
0x4C32	0xE091    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 156 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_392:
; dir start address is: 4 (R1)
0x4C34	0x2901    CMP	R1, #1
0x4C36	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_393
; dir end address is: 4 (R1)
0x4C38	0xF04F0180  MOV	R1, #128
0x4C3C	0x484B    LDR	R0, [PC, #300]
0x4C3E	0xF7FFF9DB  BL	_GPIO_Digital_Input+0
0x4C42	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_394
L_docking_station_HEXIWEAR__gpioInit_393:
0x4C44	0xF04F0180  MOV	R1, #128
0x4C48	0x4849    LDR	R0, [PC, #292]
0x4C4A	0xF7FFF9E1  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_394:
0x4C4E	0xE083    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 157 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_6 );  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_6 );  break;
L_docking_station_HEXIWEAR__gpioInit_395:
; dir start address is: 4 (R1)
0x4C50	0x2901    CMP	R1, #1
0x4C52	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_396
; dir end address is: 4 (R1)
0x4C54	0xF04F0140  MOV	R1, #64
0x4C58	0x4844    LDR	R0, [PC, #272]
0x4C5A	0xF7FFF9CD  BL	_GPIO_Digital_Input+0
0x4C5E	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_397
L_docking_station_HEXIWEAR__gpioInit_396:
0x4C60	0xF04F0140  MOV	R1, #64
0x4C64	0x4842    LDR	R0, [PC, #264]
0x4C66	0xF7FFF9D3  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_397:
0x4C6A	0xE075    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 158 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTA_PDIR, _GPIO_PINMASK_4 );  else GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_4 );  break;
L_docking_station_HEXIWEAR__gpioInit_398:
; dir start address is: 4 (R1)
0x4C6C	0x2901    CMP	R1, #1
0x4C6E	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_399
; dir end address is: 4 (R1)
0x4C70	0xF04F0110  MOV	R1, #16
0x4C74	0x483F    LDR	R0, [PC, #252]
0x4C76	0xF7FFF9BF  BL	_GPIO_Digital_Input+0
0x4C7A	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3100
L_docking_station_HEXIWEAR__gpioInit_399:
0x4C7C	0xF04F0110  MOV	R1, #16
0x4C80	0x483D    LDR	R0, [PC, #244]
0x4C82	0xF7FFF9C5  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3100:
0x4C86	0xE067    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 159 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTB_PDIR, _GPIO_PINMASK_7 );  else GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_7 );  break;
L_docking_station_HEXIWEAR__gpioInit_3101:
; dir start address is: 4 (R1)
0x4C88	0x2901    CMP	R1, #1
0x4C8A	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3102
; dir end address is: 4 (R1)
0x4C8C	0xF04F0180  MOV	R1, #128
0x4C90	0x4834    LDR	R0, [PC, #208]
0x4C92	0xF7FFF9B1  BL	_GPIO_Digital_Input+0
0x4C96	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3103
L_docking_station_HEXIWEAR__gpioInit_3102:
0x4C98	0xF04F0180  MOV	R1, #128
0x4C9C	0x4832    LDR	R0, [PC, #200]
0x4C9E	0xF7FFF9B7  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3103:
0x4CA2	0xE059    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 160 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_16);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_16);  break;
L_docking_station_HEXIWEAR__gpioInit_3104:
; dir start address is: 4 (R1)
0x4CA4	0x2901    CMP	R1, #1
0x4CA6	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3105
; dir end address is: 4 (R1)
0x4CA8	0xF44F3180  MOV	R1, #65536
0x4CAC	0x482F    LDR	R0, [PC, #188]
0x4CAE	0xF7FFF9A3  BL	_GPIO_Digital_Input+0
0x4CB2	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3106
L_docking_station_HEXIWEAR__gpioInit_3105:
0x4CB4	0xF44F3180  MOV	R1, #65536
0x4CB8	0x482D    LDR	R0, [PC, #180]
0x4CBA	0xF7FFF9A9  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3106:
0x4CBE	0xE04B    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 161 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTC_PDIR, _GPIO_PINMASK_17);  else GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_17);  break;
L_docking_station_HEXIWEAR__gpioInit_3107:
; dir start address is: 4 (R1)
0x4CC0	0x2901    CMP	R1, #1
0x4CC2	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3108
; dir end address is: 4 (R1)
0x4CC4	0xF44F3100  MOV	R1, #131072
0x4CC8	0x4828    LDR	R0, [PC, #160]
0x4CCA	0xF7FFF995  BL	_GPIO_Digital_Input+0
0x4CCE	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3109
L_docking_station_HEXIWEAR__gpioInit_3108:
0x4CD0	0xF44F3100  MOV	R1, #131072
0x4CD4	0x4826    LDR	R0, [PC, #152]
0x4CD6	0xF7FFF99B  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3109:
0x4CDA	0xE03D    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 162 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_8 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_8 );  break;
L_docking_station_HEXIWEAR__gpioInit_3110:
; dir start address is: 4 (R1)
0x4CDC	0x2901    CMP	R1, #1
0x4CDE	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3111
; dir end address is: 4 (R1)
0x4CE0	0xF44F7180  MOV	R1, #256
0x4CE4	0x4825    LDR	R0, [PC, #148]
0x4CE6	0xF7FFF987  BL	_GPIO_Digital_Input+0
0x4CEA	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3112
L_docking_station_HEXIWEAR__gpioInit_3111:
0x4CEC	0xF44F7180  MOV	R1, #256
0x4CF0	0x4823    LDR	R0, [PC, #140]
0x4CF2	0xF7FFF98D  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3112:
0x4CF6	0xE02F    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 163 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&PTD_PDIR, _GPIO_PINMASK_9 );  else GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_9 );  break;
L_docking_station_HEXIWEAR__gpioInit_3113:
; dir start address is: 4 (R1)
0x4CF8	0x2901    CMP	R1, #1
0x4CFA	0xD105    BNE	L_docking_station_HEXIWEAR__gpioInit_3114
; dir end address is: 4 (R1)
0x4CFC	0xF44F7100  MOV	R1, #512
0x4D00	0x481E    LDR	R0, [PC, #120]
0x4D02	0xF7FFF979  BL	_GPIO_Digital_Input+0
0x4D06	0xE004    B	L_docking_station_HEXIWEAR__gpioInit_3115
L_docking_station_HEXIWEAR__gpioInit_3114:
0x4D08	0xF44F7100  MOV	R1, #512
0x4D0C	0x481C    LDR	R0, [PC, #112]
0x4D0E	0xF7FFF97F  BL	_GPIO_Digital_Output+0
L_docking_station_HEXIWEAR__gpioInit_3115:
0x4D12	0xE021    B	L_docking_station_HEXIWEAR__gpioInit_379
;__ds_hexi_gpio.c, 164 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_docking_station_HEXIWEAR__gpioInit_3116:
0x4D14	0x2001    MOVS	R0, #1
0x4D16	0xE020    B	L_end__gpioInit_3
;__ds_hexi_gpio.c, 165 :: 		}
L_docking_station_HEXIWEAR__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x4D18	0x2800    CMP	R0, #0
0x4D1A	0xF43FAF53  BEQ	L_docking_station_HEXIWEAR__gpioInit_380
0x4D1E	0x2801    CMP	R0, #1
0x4D20	0xF43FAF5E  BEQ	L_docking_station_HEXIWEAR__gpioInit_383
0x4D24	0x2802    CMP	R0, #2
0x4D26	0xF43FAF69  BEQ	L_docking_station_HEXIWEAR__gpioInit_386
0x4D2A	0x2803    CMP	R0, #3
0x4D2C	0xF43FAF74  BEQ	L_docking_station_HEXIWEAR__gpioInit_389
0x4D30	0x2804    CMP	R0, #4
0x4D32	0xF43FAF7F  BEQ	L_docking_station_HEXIWEAR__gpioInit_392
0x4D36	0x2805    CMP	R0, #5
0x4D38	0xF43FAF8A  BEQ	L_docking_station_HEXIWEAR__gpioInit_395
0x4D3C	0x2806    CMP	R0, #6
0x4D3E	0xF43FAF95  BEQ	L_docking_station_HEXIWEAR__gpioInit_398
0x4D42	0x2807    CMP	R0, #7
0x4D44	0xD0A0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3101
0x4D46	0x2808    CMP	R0, #8
0x4D48	0xD0AC    BEQ	L_docking_station_HEXIWEAR__gpioInit_3104
0x4D4A	0x2809    CMP	R0, #9
0x4D4C	0xD0B8    BEQ	L_docking_station_HEXIWEAR__gpioInit_3107
0x4D4E	0x280A    CMP	R0, #10
0x4D50	0xD0C4    BEQ	L_docking_station_HEXIWEAR__gpioInit_3110
0x4D52	0x280B    CMP	R0, #11
0x4D54	0xD0D0    BEQ	L_docking_station_HEXIWEAR__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x4D56	0xE7DD    B	L_docking_station_HEXIWEAR__gpioInit_3116
L_docking_station_HEXIWEAR__gpioInit_379:
;__ds_hexi_gpio.c, 166 :: 		return _MIKROBUS_OK;
0x4D58	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_gpio.c, 167 :: 		}
L_end__gpioInit_3:
0x4D5A	0xF8DDE000  LDR	LR, [SP, #0]
0x4D5E	0xB001    ADD	SP, SP, #4
0x4D60	0x4770    BX	LR
0x4D62	0xBF00    NOP
0x4D64	0xF050400F  	PTB_PDIR+0
0x4D68	0xF040400F  	PTB_PDOR+0
0x4D6C	0xF090400F  	PTC_PDIR+0
0x4D70	0xF080400F  	PTC_PDOR+0
0x4D74	0xF010400F  	PTA_PDIR+0
0x4D78	0xF000400F  	PTA_PDOR+0
0x4D7C	0xF0D0400F  	PTD_PDIR+0
0x4D80	0xF0C0400F  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__gpioInit_3
_mikrobus_spiInit:
;docking_station_HEXIWEAR.c, 191 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x56CC	0xB081    SUB	SP, SP, #4
0x56CE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 193 :: 		switch( bus )
0x56D2	0xE00D    B	L_mikrobus_spiInit123
; bus end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 196 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit125:
0x56D4	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x56D6	0xF7FFFA5F  BL	docking_station_HEXIWEAR__spiInit_1+0
0x56DA	0xE010    B	L_end_mikrobus_spiInit
;docking_station_HEXIWEAR.c, 199 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit126:
; cfg start address is: 4 (R1)
0x56DC	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x56DE	0xF7FEFFF5  BL	docking_station_HEXIWEAR__spiInit_2+0
0x56E2	0xE00C    B	L_end_mikrobus_spiInit
;docking_station_HEXIWEAR.c, 202 :: 		case _MIKROBUS3 : return _spiInit_3( cfg );
L_mikrobus_spiInit127:
; cfg start address is: 4 (R1)
0x56E4	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x56E6	0xF7FEFFA9  BL	docking_station_HEXIWEAR__spiInit_3+0
0x56EA	0xE008    B	L_end_mikrobus_spiInit
;docking_station_HEXIWEAR.c, 213 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit128:
0x56EC	0x2001    MOVS	R0, #1
0x56EE	0xE006    B	L_end_mikrobus_spiInit
;docking_station_HEXIWEAR.c, 214 :: 		}
L_mikrobus_spiInit123:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x56F0	0x2800    CMP	R0, #0
0x56F2	0xD0EF    BEQ	L_mikrobus_spiInit125
0x56F4	0x2801    CMP	R0, #1
0x56F6	0xD0F1    BEQ	L_mikrobus_spiInit126
0x56F8	0x2802    CMP	R0, #2
0x56FA	0xD0F3    BEQ	L_mikrobus_spiInit127
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x56FC	0xE7F6    B	L_mikrobus_spiInit128
;docking_station_HEXIWEAR.c, 216 :: 		}
L_end_mikrobus_spiInit:
0x56FE	0xF8DDE000  LDR	LR, [SP, #0]
0x5702	0xB001    ADD	SP, SP, #4
0x5704	0x4770    BX	LR
; end of _mikrobus_spiInit
docking_station_HEXIWEAR__spiInit_1:
;__ds_hexi_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x4B98	0xB081    SUB	SP, SP, #4
0x4B9A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_spi.c, 35 :: 		SPI0_Init_Advanced( (unsigned long) cfg[0], (unsigned long) cfg[1], &_GPIO_Module_SPI0_PC5_7_6 );
0x4B9E	0x1D01    ADDS	R1, R0, #4
0x4BA0	0x680A    LDR	R2, [R1, #0]
0x4BA2	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x4BA4	0x4608    MOV	R0, R1
0x4BA6	0x4611    MOV	R1, R2
0x4BA8	0x4A03    LDR	R2, [PC, #12]
0x4BAA	0xF7FFF9B9  BL	_SPI0_Init_Advanced+0
;__ds_hexi_spi.c, 36 :: 		return _MIKROBUS_OK;
0x4BAE	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_spi.c, 37 :: 		}
L_end__spiInit_1:
0x4BB0	0xF8DDE000  LDR	LR, [SP, #0]
0x4BB4	0xB001    ADD	SP, SP, #4
0x4BB6	0x4770    BX	LR
0x4BB8	0x62E00000  	__GPIO_Module_SPI0_PC5_7_6+0
; end of docking_station_HEXIWEAR__spiInit_1
_SPI0_Init_Advanced:
;__Lib_SPI_012.c, 506 :: 		
; module start address is: 8 (R2)
; config start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x3F20	0xB081    SUB	SP, SP, #4
0x3F22	0xF8CDE000  STR	LR, [SP, #0]
0x3F26	0x4603    MOV	R3, R0
0x3F28	0x460C    MOV	R4, R1
0x3F2A	0x4615    MOV	R5, R2
; module end address is: 8 (R2)
; config end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; config start address is: 16 (R4)
; module start address is: 20 (R5)
;__Lib_SPI_012.c, 507 :: 		
0x3F2C	0x4806    LDR	R0, [PC, #24]
0x3F2E	0xF7FEFBB7  BL	__Lib_SPI_012_SPI_AssignPtr+0
;__Lib_SPI_012.c, 508 :: 		
0x3F32	0x4622    MOV	R2, R4
; module end address is: 20 (R5)
0x3F34	0x4619    MOV	R1, R3
; config end address is: 16 (R4)
0x3F36	0x462B    MOV	R3, R5
; baudRate end address is: 12 (R3)
0x3F38	0x4803    LDR	R0, [PC, #12]
0x3F3A	0xF7FEFB2D  BL	__Lib_SPI_012_SPI_Hal_Init_Advanced+0
;__Lib_SPI_012.c, 509 :: 		
L_end_SPI0_Init_Advanced:
0x3F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x3F42	0xB001    ADD	SP, SP, #4
0x3F44	0x4770    BX	LR
0x3F46	0xBF00    NOP
0x3F48	0xC0004002  	SPI0_MCR+0
; end of _SPI0_Init_Advanced
__Lib_SPI_012_SPI_AssignPtr:
;__Lib_SPI_012.c, 703 :: 		
; spiBase start address is: 0 (R0)
0x26A0	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 704 :: 		
0x26A2	0x490F    LDR	R1, [PC, #60]
0x26A4	0x4288    CMP	R0, R1
0x26A6	0xD106    BNE	L___Lib_SPI_012_SPI_AssignPtr24
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 705 :: 		
0x26A8	0x4A0E    LDR	R2, [PC, #56]
0x26AA	0x490F    LDR	R1, [PC, #60]
0x26AC	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 706 :: 		
0x26AE	0x4A0F    LDR	R2, [PC, #60]
0x26B0	0x490F    LDR	R1, [PC, #60]
0x26B2	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 707 :: 		
0x26B4	0xE012    B	L___Lib_SPI_012_SPI_AssignPtr25
L___Lib_SPI_012_SPI_AssignPtr24:
; spiBase start address is: 0 (R0)
0x26B6	0x490F    LDR	R1, [PC, #60]
0x26B8	0x4288    CMP	R0, R1
0x26BA	0xD106    BNE	L___Lib_SPI_012_SPI_AssignPtr26
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 708 :: 		
0x26BC	0x4A0E    LDR	R2, [PC, #56]
0x26BE	0x490A    LDR	R1, [PC, #40]
0x26C0	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 709 :: 		
0x26C2	0x4A0E    LDR	R2, [PC, #56]
0x26C4	0x490A    LDR	R1, [PC, #40]
0x26C6	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 710 :: 		
0x26C8	0xE008    B	L___Lib_SPI_012_SPI_AssignPtr27
L___Lib_SPI_012_SPI_AssignPtr26:
; spiBase start address is: 0 (R0)
0x26CA	0x490D    LDR	R1, [PC, #52]
0x26CC	0x4288    CMP	R0, R1
0x26CE	0xD105    BNE	L___Lib_SPI_012_SPI_AssignPtr28
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 711 :: 		
0x26D0	0x4A0C    LDR	R2, [PC, #48]
0x26D2	0x4905    LDR	R1, [PC, #20]
0x26D4	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 712 :: 		
0x26D6	0x4A0C    LDR	R2, [PC, #48]
0x26D8	0x4905    LDR	R1, [PC, #20]
0x26DA	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 713 :: 		
L___Lib_SPI_012_SPI_AssignPtr28:
L___Lib_SPI_012_SPI_AssignPtr27:
L___Lib_SPI_012_SPI_AssignPtr25:
;__Lib_SPI_012.c, 714 :: 		
L_end_SPI_AssignPtr:
0x26DC	0xB001    ADD	SP, SP, #4
0x26DE	0x4770    BX	LR
0x26E0	0xC0004002  	SPI0_MCR+0
0x26E4	0x3F010000  	_SPI0_Write+0
0x26E8	0x07941FFF  	_SPI_Wr_Ptr+0
0x26EC	0x27CD0000  	_SPI0_Read+0
0x26F0	0x07601FFF  	_SPI_Rd_Ptr+0
0x26F4	0xD0004002  	SPI1_MCR+0
0x26F8	0x3EE10000  	_SPI1_Write+0
0x26FC	0x28450000  	_SPI1_Read+0
0x2700	0xC000400A  	SPI2_MCR+0
0x2704	0x3DB90000  	_SPI2_Write+0
0x2708	0x27550000  	_SPI2_Read+0
; end of __Lib_SPI_012_SPI_AssignPtr
__Lib_SPI_012_SPI_Hal_Init_Advanced:
;__Lib_SPI_012.c, 411 :: 		
; module start address is: 12 (R3)
; config start address is: 8 (R2)
; spiBase start address is: 0 (R0)
0x2598	0xB084    SUB	SP, SP, #16
0x259A	0xF8CDE000  STR	LR, [SP, #0]
0x259E	0x9103    STR	R1, [SP, #12]
0x25A0	0x4601    MOV	R1, R0
0x25A2	0x4610    MOV	R0, R2
; module end address is: 12 (R3)
; config end address is: 8 (R2)
; spiBase end address is: 0 (R0)
; spiBase start address is: 4 (R1)
; config start address is: 0 (R0)
; module start address is: 12 (R3)
;__Lib_SPI_012.c, 416 :: 		
0x25A4	0x9001    STR	R0, [SP, #4]
; module end address is: 12 (R3)
0x25A6	0x9102    STR	R1, [SP, #8]
0x25A8	0x4618    MOV	R0, R3
0x25AA	0xF7FFFA9D  BL	_GPIO_Alternate_Function_Enable+0
0x25AE	0x9902    LDR	R1, [SP, #8]
0x25B0	0x9801    LDR	R0, [SP, #4]
;__Lib_SPI_012.c, 418 :: 		
0x25B2	0xF0000410  AND	R4, R0, #16
0x25B6	0x0924    LSRS	R4, R4, #4
; whichCtar start address is: 12 (R3)
0x25B8	0x4623    MOV	R3, R4
;__Lib_SPI_012.c, 421 :: 		
0x25BA	0x9001    STR	R0, [SP, #4]
0x25BC	0x9102    STR	R1, [SP, #8]
0x25BE	0x4608    MOV	R0, R1
0x25C0	0xF7FFFAB8  BL	__Lib_SPI_012_SPI_Hal_EnableClock+0
0x25C4	0x9902    LDR	R1, [SP, #8]
;__Lib_SPI_012.c, 423 :: 		
0x25C6	0x9102    STR	R1, [SP, #8]
0x25C8	0x4608    MOV	R0, R1
0x25CA	0xF7FFFAD7  BL	__Lib_SPI_012_SPI_Hal_ResetInit+0
0x25CE	0x9902    LDR	R1, [SP, #8]
0x25D0	0x9801    LDR	R0, [SP, #4]
;__Lib_SPI_012.c, 425 :: 		
0x25D2	0xF0004500  AND	R5, R0, #-2147483648
0x25D6	0x680C    LDR	R4, [R1, #0]
0x25D8	0x432C    ORRS	R4, R5
0x25DA	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 427 :: 		
0x25DC	0xF0004580  AND	R5, R0, #1073741824
0x25E0	0x680C    LDR	R4, [R1, #0]
0x25E2	0x432C    ORRS	R4, R5
0x25E4	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 429 :: 		
0x25E6	0x680C    LDR	R4, [R1, #0]
0x25E8	0xF4445440  ORR	R4, R4, #12288
0x25EC	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 434 :: 		
0x25EE	0x680D    LDR	R5, [R1, #0]
0x25F0	0xF46F4480  MVN	R4, #16384
0x25F4	0xEA050404  AND	R4, R5, R4, LSL #0
0x25F8	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 436 :: 		
0x25FA	0xF201050C  ADDW	R5, R1, #12
0x25FE	0x009C    LSLS	R4, R3, #2
0x2600	0x192E    ADDS	R6, R5, R4
0x2602	0xF000050F  AND	R5, R0, #15
0x2606	0x6834    LDR	R4, [R6, #0]
0x2608	0x432C    ORRS	R4, R5
0x260A	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 438 :: 		
0x260C	0xF201050C  ADDW	R5, R1, #12
0x2610	0x009C    LSLS	R4, R3, #2
0x2612	0x192E    ADDS	R6, R5, R4
0x2614	0xF0006580  AND	R5, R0, #67108864
0x2618	0x6834    LDR	R4, [R6, #0]
0x261A	0x432C    ORRS	R4, R5
0x261C	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 440 :: 		
0x261E	0xF201050C  ADDW	R5, R1, #12
0x2622	0x009C    LSLS	R4, R3, #2
0x2624	0x192E    ADDS	R6, R5, R4
0x2626	0xF0007500  AND	R5, R0, #33554432
0x262A	0x6834    LDR	R4, [R6, #0]
0x262C	0x432C    ORRS	R4, R5
0x262E	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 442 :: 		
0x2630	0xF201050C  ADDW	R5, R1, #12
0x2634	0x009C    LSLS	R4, R3, #2
0x2636	0x192E    ADDS	R6, R5, R4
0x2638	0xF0007580  AND	R5, R0, #16777216
0x263C	0x6834    LDR	R4, [R6, #0]
0x263E	0x432C    ORRS	R4, R5
0x2640	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 444 :: 		
0x2642	0xF201050C  ADDW	R5, R1, #12
0x2646	0x009C    LSLS	R4, R3, #2
0x2648	0x192E    ADDS	R6, R5, R4
0x264A	0x6835    LDR	R5, [R6, #0]
0x264C	0xF06F44F0  MVN	R4, #2013265920
0x2650	0xEA050404  AND	R4, R5, R4, LSL #0
0x2654	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 445 :: 		
0x2656	0xF201050C  ADDW	R5, R1, #12
0x265A	0x009C    LSLS	R4, R3, #2
0x265C	0x192E    ADDS	R6, R5, R4
0x265E	0xF000040F  AND	R4, R0, #15
; config end address is: 0 (R0)
0x2662	0x06E5    LSLS	R5, R4, #27
0x2664	0x6834    LDR	R4, [R6, #0]
0x2666	0x432C    ORRS	R4, R5
0x2668	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 448 :: 		
0x266A	0x9101    STR	R1, [SP, #4]
0x266C	0x9A03    LDR	R2, [SP, #12]
0x266E	0x4608    MOV	R0, R1
; whichCtar end address is: 12 (R3)
0x2670	0xB2D9    UXTB	R1, R3
0x2672	0xF7FFFC2F  BL	__Lib_SPI_012_SPI_Hal_SetBaudRate+0
0x2676	0x9901    LDR	R1, [SP, #4]
; calcBaudRate start address is: 0 (R0)
; calcBaudRate end address is: 0 (R0)
;__Lib_SPI_012.c, 451 :: 		
0x2678	0x680D    LDR	R5, [R1, #0]
0x267A	0xF06F0401  MVN	R4, #1
0x267E	0xEA050404  AND	R4, R5, R4, LSL #0
0x2682	0x600C    STR	R4, [R1, #0]
; spiBase end address is: 4 (R1)
;__Lib_SPI_012.c, 452 :: 		
L_end_SPI_Hal_Init_Advanced:
0x2684	0xF8DDE000  LDR	LR, [SP, #0]
0x2688	0xB004    ADD	SP, SP, #16
0x268A	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x1AE8	0xB081    SUB	SP, SP, #4
0x1AEA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x1AEE	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x1AF2	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x1AF4	0xEA4F018C  LSL	R1, R12, #2
0x1AF8	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x1AFC	0x6809    LDR	R1, [R1, #0]
0x1AFE	0xF1B13FFF  CMP	R1, #-1
0x1B02	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x1B04	0xF10B0134  ADD	R1, R11, #52
0x1B08	0xEA4F038C  LSL	R3, R12, #2
0x1B0C	0x18C9    ADDS	R1, R1, R3
0x1B0E	0x6809    LDR	R1, [R1, #0]
0x1B10	0x460A    MOV	R2, R1
0x1B12	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x1B16	0x6809    LDR	R1, [R1, #0]
0x1B18	0x4608    MOV	R0, R1
0x1B1A	0x4611    MOV	R1, R2
0x1B1C	0xF7FFF96A  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x1B20	0xF10C0C01  ADD	R12, R12, #1
0x1B24	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x1B28	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2E	0xB001    ADD	SP, SP, #4
0x1B30	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0DF4	0xB082    SUB	SP, SP, #8
0x0DF6	0xF8CDE000  STR	LR, [SP, #0]
0x0DFA	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x0DFC	0xEA4F1258  LSR	R2, R8, #5
0x0E00	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x0E04	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x0E06	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x0E0A	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x0E0C	0x0193    LSLS	R3, R2, #6
0x0E0E	0x4A0D    LDR	R2, [PC, #52]
0x0E10	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x0E12	0xF04F0201  MOV	R2, #1
0x0E16	0x40A2    LSLS	R2, R4
0x0E18	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x0E1A	0x4618    MOV	R0, R3
0x0E1C	0x460A    MOV	R2, R1
0x0E1E	0x9901    LDR	R1, [SP, #4]
0x0E20	0xF001F9C8  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x0E24	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x0E28	0x4A07    LDR	R2, [PC, #28]
0x0E2A	0x18D3    ADDS	R3, R2, R3
0x0E2C	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x0E30	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x0E32	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x0E36	0x6822    LDR	R2, [R4, #0]
0x0E38	0x431A    ORRS	R2, R3
0x0E3A	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0E3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E40	0xB002    ADD	SP, SP, #8
0x0E42	0x4770    BX	LR
0x0E44	0xF000400F  	#1074786304
0x0E48	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
__Lib_SPI_012_SPI_Hal_EnableClock:
;__Lib_SPI_012.c, 397 :: 		
; spiBase start address is: 0 (R0)
0x1B34	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 398 :: 		
0x1B36	0x490B    LDR	R1, [PC, #44]
0x1B38	0x4288    CMP	R0, R1
0x1B3A	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock17
;__Lib_SPI_012.c, 399 :: 		
0x1B3C	0x2201    MOVS	R2, #1
0x1B3E	0xB252    SXTB	R2, R2
0x1B40	0x4909    LDR	R1, [PC, #36]
0x1B42	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock17:
;__Lib_SPI_012.c, 400 :: 		
0x1B44	0x4909    LDR	R1, [PC, #36]
0x1B46	0x4288    CMP	R0, R1
0x1B48	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock18
;__Lib_SPI_012.c, 401 :: 		
0x1B4A	0x2201    MOVS	R2, #1
0x1B4C	0xB252    SXTB	R2, R2
0x1B4E	0x4908    LDR	R1, [PC, #32]
0x1B50	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock18:
;__Lib_SPI_012.c, 402 :: 		
0x1B52	0x4908    LDR	R1, [PC, #32]
0x1B54	0x4288    CMP	R0, R1
0x1B56	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock19
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 403 :: 		
0x1B58	0x2201    MOVS	R2, #1
0x1B5A	0xB252    SXTB	R2, R2
0x1B5C	0x4906    LDR	R1, [PC, #24]
0x1B5E	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock19:
;__Lib_SPI_012.c, 404 :: 		
L_end_SPI_Hal_EnableClock:
0x1B60	0xB001    ADD	SP, SP, #4
0x1B62	0x4770    BX	LR
0x1B64	0xC0004002  	SPI0_MCR+0
0x1B68	0x07B04290  	SIM_SCGC6+0
0x1B6C	0xD0004002  	SPI1_MCR+0
0x1B70	0x07B44290  	SIM_SCGC6+0
0x1B74	0xC000400A  	SPI2_MCR+0
0x1B78	0x06304290  	SIM_SCGC3+0
; end of __Lib_SPI_012_SPI_Hal_EnableClock
__Lib_SPI_012_SPI_Hal_ResetInit:
;__Lib_SPI_012.c, 304 :: 		
; spiBase start address is: 0 (R0)
0x1B7C	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 306 :: 		
0x1B7E	0x6802    LDR	R2, [R0, #0]
0x1B80	0xF46F4180  MVN	R1, #16384
0x1B84	0xEA020101  AND	R1, R2, R1, LSL #0
0x1B88	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 308 :: 		
0x1B8A	0x6801    LDR	R1, [R0, #0]
0x1B8C	0xF0410101  ORR	R1, R1, #1
0x1B90	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 311 :: 		
0x1B92	0xF200022C  ADDW	R2, R0, #44
0x1B96	0x4911    LDR	R1, [PC, #68]
0x1B98	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 312 :: 		
0x1B9A	0xF2000208  ADDW	R2, R0, #8
0x1B9E	0x2100    MOVS	R1, #0
0x1BA0	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 313 :: 		
0x1BA2	0xF200020C  ADDW	R2, R0, #12
0x1BA6	0xF04F41F0  MOV	R1, #2013265920
0x1BAA	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 314 :: 		
0x1BAC	0xF2000210  ADDW	R2, R0, #16
0x1BB0	0xF04F41F0  MOV	R1, #2013265920
0x1BB4	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 315 :: 		
0x1BB6	0xF2000230  ADDW	R2, R0, #48
0x1BBA	0x2100    MOVS	R1, #0
0x1BBC	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 319 :: 		
0x1BBE	0xF2000234  ADDW	R2, R0, #52
0x1BC2	0x2100    MOVS	R1, #0
0x1BC4	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 321 :: 		
0x1BC6	0x6801    LDR	R1, [R0, #0]
0x1BC8	0xF4416140  ORR	R1, R1, #3072
0x1BCC	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 323 :: 		
0x1BCE	0x6802    LDR	R2, [R0, #0]
0x1BD0	0x4903    LDR	R1, [PC, #12]
0x1BD2	0xEA420101  ORR	R1, R2, R1, LSL #0
0x1BD6	0x6001    STR	R1, [R0, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 324 :: 		
L_end_SPI_Hal_ResetInit:
0x1BD8	0xB001    ADD	SP, SP, #4
0x1BDA	0x4770    BX	LR
0x1BDC	0x00009A0A  	#-1710620672
0x1BE0	0x40010000  	#16385
; end of __Lib_SPI_012_SPI_Hal_ResetInit
__Lib_SPI_012_SPI_Hal_SetBaudRate:
;__Lib_SPI_012.c, 333 :: 		
; bitsPerSec start address is: 8 (R2)
0x1ED4	0xB091    SUB	SP, SP, #68
0x1ED6	0xF8CDE000  STR	LR, [SP, #0]
0x1EDA	0x900F    STR	R0, [SP, #60]
0x1EDC	0x4610    MOV	R0, R2
0x1EDE	0xF88D1040  STRB	R1, [SP, #64]
; bitsPerSec end address is: 8 (R2)
; bitsPerSec start address is: 0 (R0)
;__Lib_SPI_012.c, 340 :: 		
0x1EE2	0x900E    STR	R0, [SP, #56]
; bitsPerSec end address is: 0 (R0)
;__Lib_SPI_012.c, 343 :: 		
0x1EE4	0xAB01    ADD	R3, SP, #4
0x1EE6	0x4618    MOV	R0, R3
0x1EE8	0xF7FEFB9E  BL	_SIM_GetClocksFrequency+0
;__Lib_SPI_012.c, 347 :: 		
0x1EEC	0xF04F33FF  MOV	R3, #-1
0x1EF0	0x930D    STR	R3, [SP, #52]
;__Lib_SPI_012.c, 348 :: 		
0x1EF2	0x2300    MOVS	R3, #0
0x1EF4	0x9306    STR	R3, [SP, #24]
;__Lib_SPI_012.c, 349 :: 		
0x1EF6	0x2300    MOVS	R3, #0
0x1EF8	0x9308    STR	R3, [SP, #32]
;__Lib_SPI_012.c, 350 :: 		
0x1EFA	0x2301    MOVS	R3, #1
0x1EFC	0x930A    STR	R3, [SP, #40]
;__Lib_SPI_012.c, 351 :: 		
0x1EFE	0x2300    MOVS	R3, #0
0x1F00	0x930B    STR	R3, [SP, #44]
;__Lib_SPI_012.c, 354 :: 		
0x1F02	0x2300    MOVS	R3, #0
0x1F04	0x9305    STR	R3, [SP, #20]
L___Lib_SPI_012_SPI_Hal_SetBaudRate0:
0x1F06	0x9B05    LDR	R3, [SP, #20]
0x1F08	0x2B04    CMP	R3, #4
0x1F0A	0xD241    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate37
0x1F0C	0x9B0D    LDR	R3, [SP, #52]
0x1F0E	0x2B00    CMP	R3, #0
0x1F10	0xD03E    BEQ	L___Lib_SPI_012_SPI_Hal_SetBaudRate36
L___Lib_SPI_012_SPI_Hal_SetBaudRate31:
;__Lib_SPI_012.c, 356 :: 		
0x1F12	0x2300    MOVS	R3, #0
0x1F14	0x9307    STR	R3, [SP, #28]
L___Lib_SPI_012_SPI_Hal_SetBaudRate5:
0x1F16	0x9B07    LDR	R3, [SP, #28]
0x1F18	0x2B10    CMP	R3, #16
0x1F1A	0xD235    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate35
0x1F1C	0x9B0D    LDR	R3, [SP, #52]
0x1F1E	0x2B00    CMP	R3, #0
0x1F20	0xD032    BEQ	L___Lib_SPI_012_SPI_Hal_SetBaudRate34
L___Lib_SPI_012_SPI_Hal_SetBaudRate30:
;__Lib_SPI_012.c, 358 :: 		
0x1F22	0x2301    MOVS	R3, #1
0x1F24	0x9309    STR	R3, [SP, #36]
L___Lib_SPI_012_SPI_Hal_SetBaudRate10:
0x1F26	0x9B09    LDR	R3, [SP, #36]
0x1F28	0x2B03    CMP	R3, #3
0x1F2A	0xD229    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate33
0x1F2C	0x9B0D    LDR	R3, [SP, #52]
0x1F2E	0xB33B    CBZ	R3, L___Lib_SPI_012_SPI_Hal_SetBaudRate32
L___Lib_SPI_012_SPI_Hal_SetBaudRate29:
;__Lib_SPI_012.c, 360 :: 		
0x1F30	0x9C09    LDR	R4, [SP, #36]
0x1F32	0x9B02    LDR	R3, [SP, #8]
0x1F34	0xFB03F604  MUL	R6, R3, R4
;__Lib_SPI_012.c, 361 :: 		
0x1F38	0x9B05    LDR	R3, [SP, #20]
0x1F3A	0x009C    LSLS	R4, R3, #2
0x1F3C	0x4B31    LDR	R3, [PC, #196]
0x1F3E	0x191B    ADDS	R3, R3, R4
0x1F40	0x681D    LDR	R5, [R3, #0]
0x1F42	0x9B07    LDR	R3, [SP, #28]
0x1F44	0x009C    LSLS	R4, R3, #2
0x1F46	0x4B30    LDR	R3, [PC, #192]
0x1F48	0x191B    ADDS	R3, R3, R4
0x1F4A	0x681B    LDR	R3, [R3, #0]
0x1F4C	0x436B    MULS	R3, R5, R3
0x1F4E	0xFBB6F4F3  UDIV	R4, R6, R3
; realBaudrate start address is: 0 (R0)
0x1F52	0x4620    MOV	R0, R4
;__Lib_SPI_012.c, 364 :: 		
0x1F54	0x9B0E    LDR	R3, [SP, #56]
0x1F56	0x42A3    CMP	R3, R4
0x1F58	0xD30E    BCC	L___Lib_SPI_012_SPI_Hal_SetBaudRate15
;__Lib_SPI_012.c, 366 :: 		
0x1F5A	0x9B0E    LDR	R3, [SP, #56]
0x1F5C	0x1A1C    SUB	R4, R3, R0
0x1F5E	0x940C    STR	R4, [SP, #48]
;__Lib_SPI_012.c, 367 :: 		
0x1F60	0x9B0D    LDR	R3, [SP, #52]
0x1F62	0x42A3    CMP	R3, R4
0x1F64	0xD908    BLS	L___Lib_SPI_012_SPI_Hal_SetBaudRate16
;__Lib_SPI_012.c, 370 :: 		
0x1F66	0x9B0C    LDR	R3, [SP, #48]
0x1F68	0x930D    STR	R3, [SP, #52]
;__Lib_SPI_012.c, 371 :: 		
0x1F6A	0x9B05    LDR	R3, [SP, #20]
0x1F6C	0x9306    STR	R3, [SP, #24]
;__Lib_SPI_012.c, 372 :: 		
0x1F6E	0x9B07    LDR	R3, [SP, #28]
0x1F70	0x9308    STR	R3, [SP, #32]
;__Lib_SPI_012.c, 373 :: 		
0x1F72	0x900B    STR	R0, [SP, #44]
; realBaudrate end address is: 0 (R0)
;__Lib_SPI_012.c, 374 :: 		
0x1F74	0x9B09    LDR	R3, [SP, #36]
0x1F76	0x930A    STR	R3, [SP, #40]
;__Lib_SPI_012.c, 375 :: 		
L___Lib_SPI_012_SPI_Hal_SetBaudRate16:
;__Lib_SPI_012.c, 376 :: 		
L___Lib_SPI_012_SPI_Hal_SetBaudRate15:
;__Lib_SPI_012.c, 358 :: 		
0x1F78	0x9B09    LDR	R3, [SP, #36]
0x1F7A	0x1C5B    ADDS	R3, R3, #1
0x1F7C	0x9309    STR	R3, [SP, #36]
;__Lib_SPI_012.c, 377 :: 		
0x1F7E	0xE7D2    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate10
;__Lib_SPI_012.c, 358 :: 		
L___Lib_SPI_012_SPI_Hal_SetBaudRate33:
L___Lib_SPI_012_SPI_Hal_SetBaudRate32:
;__Lib_SPI_012.c, 356 :: 		
0x1F80	0x9B07    LDR	R3, [SP, #28]
0x1F82	0x1C5B    ADDS	R3, R3, #1
0x1F84	0x9307    STR	R3, [SP, #28]
;__Lib_SPI_012.c, 378 :: 		
0x1F86	0xE7C6    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate5
;__Lib_SPI_012.c, 356 :: 		
L___Lib_SPI_012_SPI_Hal_SetBaudRate35:
L___Lib_SPI_012_SPI_Hal_SetBaudRate34:
;__Lib_SPI_012.c, 354 :: 		
0x1F88	0x9B05    LDR	R3, [SP, #20]
0x1F8A	0x1C5B    ADDS	R3, R3, #1
0x1F8C	0x9305    STR	R3, [SP, #20]
;__Lib_SPI_012.c, 379 :: 		
0x1F8E	0xE7BA    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate0
;__Lib_SPI_012.c, 354 :: 		
L___Lib_SPI_012_SPI_Hal_SetBaudRate37:
L___Lib_SPI_012_SPI_Hal_SetBaudRate36:
;__Lib_SPI_012.c, 383 :: 		
0x1F90	0x9B0F    LDR	R3, [SP, #60]
0x1F92	0xF203040C  ADDW	R4, R3, #12
0x1F96	0xF89D3040  LDRB	R3, [SP, #64]
0x1F9A	0x009B    LSLS	R3, R3, #2
0x1F9C	0x18E5    ADDS	R5, R4, R3
0x1F9E	0x682C    LDR	R4, [R5, #0]
0x1FA0	0x4B1A    LDR	R3, [PC, #104]
0x1FA2	0xEA040303  AND	R3, R4, R3, LSL #0
0x1FA6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 385 :: 		
0x1FA8	0x9B0F    LDR	R3, [SP, #60]
0x1FAA	0xF203040C  ADDW	R4, R3, #12
0x1FAE	0xF89D3040  LDRB	R3, [SP, #64]
0x1FB2	0x009B    LSLS	R3, R3, #2
0x1FB4	0x18E5    ADDS	R5, R4, R3
0x1FB6	0x9B0A    LDR	R3, [SP, #40]
0x1FB8	0x1E5B    SUBS	R3, R3, #1
0x1FBA	0x07DC    LSLS	R4, R3, #31
0x1FBC	0x682B    LDR	R3, [R5, #0]
0x1FBE	0x4323    ORRS	R3, R4
0x1FC0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 386 :: 		
0x1FC2	0x9B0F    LDR	R3, [SP, #60]
0x1FC4	0xF203040C  ADDW	R4, R3, #12
0x1FC8	0xF89D3040  LDRB	R3, [SP, #64]
0x1FCC	0x009B    LSLS	R3, R3, #2
0x1FCE	0x18E5    ADDS	R5, R4, R3
0x1FD0	0x9B06    LDR	R3, [SP, #24]
0x1FD2	0x041B    LSLS	R3, R3, #16
0x1FD4	0xF4033440  AND	R4, R3, #196608
0x1FD8	0x682B    LDR	R3, [R5, #0]
0x1FDA	0x4323    ORRS	R3, R4
0x1FDC	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 387 :: 		
0x1FDE	0x9B0F    LDR	R3, [SP, #60]
0x1FE0	0xF203040C  ADDW	R4, R3, #12
0x1FE4	0xF89D3040  LDRB	R3, [SP, #64]
0x1FE8	0x009B    LSLS	R3, R3, #2
0x1FEA	0x18E5    ADDS	R5, R4, R3
0x1FEC	0x9B08    LDR	R3, [SP, #32]
0x1FEE	0xF003040F  AND	R4, R3, #15
0x1FF2	0x682B    LDR	R3, [R5, #0]
0x1FF4	0x4323    ORRS	R3, R4
0x1FF6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 390 :: 		
0x1FF8	0x980B    LDR	R0, [SP, #44]
;__Lib_SPI_012.c, 391 :: 		
L_end_SPI_Hal_SetBaudRate:
0x1FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x1FFE	0xB011    ADD	SP, SP, #68
0x2000	0x4770    BX	LR
0x2002	0xBF00    NOP
0x2004	0x64200000  	__Lib_SPI_012_baudratePrescaler+0
0x2008	0x63AC0000  	__Lib_SPI_012_baudrateScaler+0
0x200C	0xFFF07FFC  	#2147287024
; end of __Lib_SPI_012_SPI_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 977 :: 		
; SIM_Clocks start address is: 0 (R0)
0x0628	0xB081    SUB	SP, SP, #4
0x062A	0xF8CDE000  STR	LR, [SP, #0]
0x062E	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 984 :: 		
0x0630	0xF7FFFF2A  BL	_Get_Fosc_kHz+0
0x0634	0xF24031E8  MOVW	R1, #1000
0x0638	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 986 :: 		
0x063C	0x4919    LDR	R1, [PC, #100]
0x063E	0x6809    LDR	R1, [R1, #0]
0x0640	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 987 :: 		
0x0642	0x4918    LDR	R1, [PC, #96]
0x0644	0x6809    LDR	R1, [R1, #0]
0x0646	0xF0016170  AND	R1, R1, #251658240
0x064A	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x064C	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 988 :: 		
0x064E	0x4915    LDR	R1, [PC, #84]
0x0650	0x6809    LDR	R1, [R1, #0]
0x0652	0xF4010170  AND	R1, R1, #15728640
0x0656	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0658	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 989 :: 		
0x065A	0x4912    LDR	R1, [PC, #72]
0x065C	0x6809    LDR	R1, [R1, #0]
0x065E	0xF4012170  AND	R1, R1, #983040
0x0662	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0664	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 991 :: 		
0x0666	0xB2D1    UXTB	R1, R2
0x0668	0x1C49    ADDS	R1, R1, #1
0x066A	0xB209    SXTH	R1, R1
0x066C	0x4359    MULS	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x066E	0x460F    MOV	R7, R1
;__Lib_System.c, 993 :: 		
0x0670	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 994 :: 		
0x0672	0x1D22    ADDS	R2, R4, #4
0x0674	0x1C41    ADDS	R1, R0, #1
0x0676	0xB209    SXTH	R1, R1
; clockDiv2 end address is: 0 (R0)
0x0678	0xFBB7F1F1  UDIV	R1, R7, R1
0x067C	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 995 :: 		
0x067E	0xF2040208  ADDW	R2, R4, #8
0x0682	0x1C69    ADDS	R1, R5, #1
0x0684	0xB209    SXTH	R1, R1
; clockDiv3 end address is: 20 (R5)
0x0686	0xFBB7F1F1  UDIV	R1, R7, R1
0x068A	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 996 :: 		
0x068C	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x0690	0x1C71    ADDS	R1, R6, #1
0x0692	0xB209    SXTH	R1, R1
; clockDiv4 end address is: 24 (R6)
0x0694	0xFBB7F1F1  UDIV	R1, R7, R1
; mcgOutClockFrequency end address is: 28 (R7)
0x0698	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 997 :: 		
L_end_SIM_GetClocksFrequency:
0x069A	0xF8DDE000  LDR	LR, [SP, #0]
0x069E	0xB001    ADD	SP, SP, #4
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0488	0x4801    LDR	R0, [PC, #4]
0x048A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x04981FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
docking_station_HEXIWEAR__spiInit_2:
;__ds_hexi_spi.c, 39 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x46CC	0xB081    SUB	SP, SP, #4
0x46CE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_spi.c, 41 :: 		SPI0_Init_Advanced( (unsigned long) cfg[0], (unsigned long) cfg[1], &_GPIO_Module_SPI0_PC5_7_6 );
0x46D2	0x1D01    ADDS	R1, R0, #4
0x46D4	0x680A    LDR	R2, [R1, #0]
0x46D6	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x46D8	0x4608    MOV	R0, R1
0x46DA	0x4611    MOV	R1, R2
0x46DC	0x4A03    LDR	R2, [PC, #12]
0x46DE	0xF7FFFC1F  BL	_SPI0_Init_Advanced+0
;__ds_hexi_spi.c, 42 :: 		return _MIKROBUS_OK;
0x46E2	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_spi.c, 43 :: 		}
L_end__spiInit_2:
0x46E4	0xF8DDE000  LDR	LR, [SP, #0]
0x46E8	0xB001    ADD	SP, SP, #4
0x46EA	0x4770    BX	LR
0x46EC	0x62E00000  	__GPIO_Module_SPI0_PC5_7_6+0
; end of docking_station_HEXIWEAR__spiInit_2
docking_station_HEXIWEAR__spiInit_3:
;__ds_hexi_spi.c, 45 :: 		static T_mikrobus_ret _spiInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x463C	0xB081    SUB	SP, SP, #4
0x463E	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ds_hexi_spi.c, 47 :: 		SPI0_Init_Advanced( (unsigned long) cfg[0], (unsigned long) cfg[1], &_GPIO_Module_SPI0_PC5_7_6 );
0x4642	0x1D01    ADDS	R1, R0, #4
0x4644	0x680A    LDR	R2, [R1, #0]
0x4646	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x4648	0x4608    MOV	R0, R1
0x464A	0x4611    MOV	R1, R2
0x464C	0x4A03    LDR	R2, [PC, #12]
0x464E	0xF7FFFC67  BL	_SPI0_Init_Advanced+0
;__ds_hexi_spi.c, 48 :: 		return _MIKROBUS_OK;
0x4652	0x2000    MOVS	R0, __MIKROBUS_OK
;__ds_hexi_spi.c, 49 :: 		}
L_end__spiInit_3:
0x4654	0xF8DDE000  LDR	LR, [SP, #0]
0x4658	0xB001    ADD	SP, SP, #4
0x465A	0x4770    BX	LR
0x465C	0x62E00000  	__GPIO_Module_SPI0_PC5_7_6+0
; end of docking_station_HEXIWEAR__spiInit_3
_mikrobus_logInit:
;docking_station_HEXIWEAR.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x552C	0xB081    SUB	SP, SP, #4
0x552E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 284 :: 		switch( port )
0x5532	0xE011    B	L_mikrobus_logInit129
; port end address is: 0 (R0)
;docking_station_HEXIWEAR.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit131:
0x5534	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x5536	0xF7FFF86F  BL	docking_station_HEXIWEAR__log_init1+0
0x553A	0xE016    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit132:
; baud start address is: 4 (R1)
0x553C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x553E	0xF7FFF88F  BL	docking_station_HEXIWEAR__log_init2+0
0x5542	0xE012    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit133:
; baud start address is: 4 (R1)
0x5544	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x5546	0xF7FFF8AF  BL	docking_station_HEXIWEAR__log_init3+0
0x554A	0xE00E    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit134:
; baud start address is: 4 (R1)
0x554C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x554E	0xF7FFF899  BL	docking_station_HEXIWEAR__log_initUart+0
0x5552	0xE00A    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit135:
0x5554	0x2001    MOVS	R0, #1
0x5556	0xE008    B	L_end_mikrobus_logInit
;docking_station_HEXIWEAR.c, 314 :: 		}
L_mikrobus_logInit129:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x5558	0x2800    CMP	R0, #0
0x555A	0xD0EB    BEQ	L_mikrobus_logInit131
0x555C	0x2801    CMP	R0, #1
0x555E	0xD0ED    BEQ	L_mikrobus_logInit132
0x5560	0x2802    CMP	R0, #2
0x5562	0xD0EF    BEQ	L_mikrobus_logInit133
0x5564	0x2810    CMP	R0, #16
0x5566	0xD0F1    BEQ	L_mikrobus_logInit134
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x5568	0xE7F4    B	L_mikrobus_logInit135
;docking_station_HEXIWEAR.c, 316 :: 		}
L_end_mikrobus_logInit:
0x556A	0xF8DDE000  LDR	LR, [SP, #0]
0x556E	0xB001    ADD	SP, SP, #4
0x5570	0x4770    BX	LR
; end of _mikrobus_logInit
docking_station_HEXIWEAR__log_init1:
;__ds_hexi_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x4618	0xB081    SUB	SP, SP, #4
0x461A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x461E	0xF7FFFC05  BL	_UART2_Init+0
;__ds_hexi_log.c, 26 :: 		logger = UART2_Write;
0x4622	0x4A04    LDR	R2, [PC, #16]
0x4624	0x4904    LDR	R1, [PC, #16]
0x4626	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 27 :: 		return 0;
0x4628	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 28 :: 		}
L_end__log_init1:
0x462A	0xF8DDE000  LDR	LR, [SP, #0]
0x462E	0xB001    ADD	SP, SP, #4
0x4630	0x4770    BX	LR
0x4632	0xBF00    NOP
0x4634	0x3E110000  	_UART2_Write+0
0x4638	0x04941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init1
_UART2_Init:
;__Lib_UART_012345.c, 228 :: 		
; baudRate start address is: 0 (R0)
0x3E2C	0xB081    SUB	SP, SP, #4
0x3E2E	0xF8CDE000  STR	LR, [SP, #0]
0x3E32	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 229 :: 		
0x3E34	0x480A    LDR	R0, [PC, #40]
0x3E36	0xF7FFF9C9  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 230 :: 		
0x3E3A	0x4A0A    LDR	R2, [PC, #40]
0x3E3C	0xF2400100  MOVW	R1, #0
0x3E40	0xB404    PUSH	(R2)
0x3E42	0xB402    PUSH	(R1)
0x3E44	0xF2400200  MOVW	R2, #0
0x3E48	0x4619    MOV	R1, R3
0x3E4A	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x3E4E	0x4804    LDR	R0, [PC, #16]
0x3E50	0xF7FFF8DA  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x3E54	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 231 :: 		
L_end_UART2_Init:
0x3E56	0xF8DDE000  LDR	LR, [SP, #0]
0x3E5A	0xB001    ADD	SP, SP, #4
0x3E5C	0x4770    BX	LR
0x3E5E	0xBF00    NOP
0x3E60	0xC0004006  	UART2_BDH+0
0x3E64	0x62740000  	__GPIO_Module_UART2_PD3_2+0
; end of _UART2_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x31CC	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x31CE	0x4930    LDR	R1, [PC, #192]
0x31D0	0x4288    CMP	R0, R1
0x31D2	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x31D4	0x4A2F    LDR	R2, [PC, #188]
0x31D6	0x4930    LDR	R1, [PC, #192]
0x31D8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x31DA	0x4A30    LDR	R2, [PC, #192]
0x31DC	0x4930    LDR	R1, [PC, #192]
0x31DE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x31E0	0x4A30    LDR	R2, [PC, #192]
0x31E2	0x4931    LDR	R1, [PC, #196]
0x31E4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x31E6	0x4A31    LDR	R2, [PC, #196]
0x31E8	0x4931    LDR	R1, [PC, #196]
0x31EA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x31EC	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x31EE	0x4931    LDR	R1, [PC, #196]
0x31F0	0x4288    CMP	R0, R1
0x31F2	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x31F4	0x4A30    LDR	R2, [PC, #192]
0x31F6	0x4928    LDR	R1, [PC, #160]
0x31F8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x31FA	0x4A30    LDR	R2, [PC, #192]
0x31FC	0x4928    LDR	R1, [PC, #160]
0x31FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x3200	0x4A2F    LDR	R2, [PC, #188]
0x3202	0x4929    LDR	R1, [PC, #164]
0x3204	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x3206	0x4A2F    LDR	R2, [PC, #188]
0x3208	0x4929    LDR	R1, [PC, #164]
0x320A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x320C	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x320E	0x492E    LDR	R1, [PC, #184]
0x3210	0x4288    CMP	R0, R1
0x3212	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x3214	0x4A2D    LDR	R2, [PC, #180]
0x3216	0x4920    LDR	R1, [PC, #128]
0x3218	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x321A	0x4A2D    LDR	R2, [PC, #180]
0x321C	0x4920    LDR	R1, [PC, #128]
0x321E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x3220	0x4A2C    LDR	R2, [PC, #176]
0x3222	0x4921    LDR	R1, [PC, #132]
0x3224	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x3226	0x4A2C    LDR	R2, [PC, #176]
0x3228	0x4921    LDR	R1, [PC, #132]
0x322A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x322C	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x322E	0x492B    LDR	R1, [PC, #172]
0x3230	0x4288    CMP	R0, R1
0x3232	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x3234	0x4A2A    LDR	R2, [PC, #168]
0x3236	0x4918    LDR	R1, [PC, #96]
0x3238	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x323A	0x4A2A    LDR	R2, [PC, #168]
0x323C	0x4918    LDR	R1, [PC, #96]
0x323E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x3240	0x4A29    LDR	R2, [PC, #164]
0x3242	0x4919    LDR	R1, [PC, #100]
0x3244	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x3246	0x4A29    LDR	R2, [PC, #164]
0x3248	0x4919    LDR	R1, [PC, #100]
0x324A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x324C	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x324E	0x4928    LDR	R1, [PC, #160]
0x3250	0x4288    CMP	R0, R1
0x3252	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x3254	0x4A27    LDR	R2, [PC, #156]
0x3256	0x4910    LDR	R1, [PC, #64]
0x3258	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x325A	0x4A27    LDR	R2, [PC, #156]
0x325C	0x4910    LDR	R1, [PC, #64]
0x325E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x3260	0x4A26    LDR	R2, [PC, #152]
0x3262	0x4911    LDR	R1, [PC, #68]
0x3264	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x3266	0x4A26    LDR	R2, [PC, #152]
0x3268	0x4911    LDR	R1, [PC, #68]
0x326A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x326C	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x326E	0x4925    LDR	R1, [PC, #148]
0x3270	0x4288    CMP	R0, R1
0x3272	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x3274	0x4A24    LDR	R2, [PC, #144]
0x3276	0x4908    LDR	R1, [PC, #32]
0x3278	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x327A	0x4A24    LDR	R2, [PC, #144]
0x327C	0x4908    LDR	R1, [PC, #32]
0x327E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x3280	0x4A23    LDR	R2, [PC, #140]
0x3282	0x4909    LDR	R1, [PC, #36]
0x3284	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x3286	0x4A23    LDR	R2, [PC, #140]
0x3288	0x4909    LDR	R1, [PC, #36]
0x328A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x328C	0xB001    ADD	SP, SP, #4
0x328E	0x4770    BX	LR
0x3290	0xA0004006  	UART0_BDH+0
0x3294	0x3D9D0000  	_UART0_Write+0
0x3298	0x07981FFF  	_UART_Wr_Ptr+0
0x329C	0x3F990000  	_UART0_Read+0
0x32A0	0x079C1FFF  	_UART_Rd_Ptr+0
0x32A4	0x3F810000  	_UART0_Data_Ready+0
0x32A8	0x07A01FFF  	_UART_Rdy_Ptr+0
0x32AC	0x3F690000  	_UART0_Tx_Idle+0
0x32B0	0x07A41FFF  	_UART_Tx_Idle_Ptr+0
0x32B4	0xB0004006  	UART1_BDH+0
0x32B8	0x3D810000  	_UART1_Write+0
0x32BC	0x3FE10000  	_UART1_Read+0
0x32C0	0x3FC90000  	_UART1_Data_Ready+0
0x32C4	0x3FB10000  	_UART1_Tx_Idle+0
0x32C8	0xC0004006  	UART2_BDH+0
0x32CC	0x3E110000  	_UART2_Write+0
0x32D0	0x33A90000  	_UART2_Read+0
0x32D4	0x34090000  	_UART2_Data_Ready+0
0x32D8	0x34390000  	_UART2_Tx_Idle+0
0x32DC	0xD0004006  	UART3_BDH+0
0x32E0	0x3DF50000  	_UART3_Write+0
0x32E4	0x34210000  	_UART3_Read+0
0x32E8	0x33F10000  	_UART3_Data_Ready+0
0x32EC	0x34510000  	_UART3_Tx_Idle+0
0x32F0	0xA000400E  	UART4_BDH+0
0x32F4	0x3DD90000  	_UART4_Write+0
0x32F8	0x34990000  	_UART4_Read+0
0x32FC	0x33D90000  	_UART4_Data_Ready+0
0x3300	0x33C10000  	_UART4_Tx_Idle+0
0x3304	0xB000400E  	UART5_BDH+0
0x3308	0x3F4D0000  	_UART5_Write+0
0x330C	0x34B10000  	_UART5_Read+0
0x3310	0x34690000  	_UART5_Data_Ready+0
0x3314	0x34810000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x3008	0xB085    SUB	SP, SP, #20
0x300A	0xF8CDE000  STR	LR, [SP, #0]
0x300E	0x9001    STR	R0, [SP, #4]
0x3010	0x9102    STR	R1, [SP, #8]
0x3012	0xF8AD200C  STRH	R2, [SP, #12]
0x3016	0xF8AD3010  STRH	R3, [SP, #16]
0x301A	0xF8BD4014  LDRH	R4, [SP, #20]
0x301E	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x3022	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x3024	0xF7FEFD60  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x3028	0x9801    LDR	R0, [SP, #4]
0x302A	0xF7FEFF09  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x302E	0x9902    LDR	R1, [SP, #8]
0x3030	0x9801    LDR	R0, [SP, #4]
0x3032	0xF7FEFBAB  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x3036	0xF8BD100C  LDRH	R1, [SP, #12]
0x303A	0x9801    LDR	R0, [SP, #4]
0x303C	0xF7FEFBE0  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x3040	0xF8BD1010  LDRH	R1, [SP, #16]
0x3044	0x9801    LDR	R0, [SP, #4]
0x3046	0xF7FEFBEB  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x304A	0xF8BD1014  LDRH	R1, [SP, #20]
0x304E	0x9801    LDR	R0, [SP, #4]
0x3050	0xF7FEFB86  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x3054	0x9801    LDR	R0, [SP, #4]
0x3056	0xF7FEFB89  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x305A	0x9801    LDR	R0, [SP, #4]
0x305C	0xF7FEFB8E  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x3060	0xF8DDE000  LDR	LR, [SP, #0]
0x3064	0xB005    ADD	SP, SP, #20
0x3066	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x1E40	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x1E42	0x4918    LDR	R1, [PC, #96]
0x1E44	0x4288    CMP	R0, R1
0x1E46	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x1E48	0x2201    MOVS	R2, #1
0x1E4A	0xB252    SXTB	R2, R2
0x1E4C	0x4916    LDR	R1, [PC, #88]
0x1E4E	0x600A    STR	R2, [R1, #0]
0x1E50	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x1E52	0x4916    LDR	R1, [PC, #88]
0x1E54	0x4288    CMP	R0, R1
0x1E56	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x1E58	0x2201    MOVS	R2, #1
0x1E5A	0xB252    SXTB	R2, R2
0x1E5C	0x4914    LDR	R1, [PC, #80]
0x1E5E	0x600A    STR	R2, [R1, #0]
0x1E60	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x1E62	0x4914    LDR	R1, [PC, #80]
0x1E64	0x4288    CMP	R0, R1
0x1E66	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x1E68	0x2201    MOVS	R2, #1
0x1E6A	0xB252    SXTB	R2, R2
0x1E6C	0x4912    LDR	R1, [PC, #72]
0x1E6E	0x600A    STR	R2, [R1, #0]
0x1E70	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x1E72	0x4912    LDR	R1, [PC, #72]
0x1E74	0x4288    CMP	R0, R1
0x1E76	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x1E78	0x2201    MOVS	R2, #1
0x1E7A	0xB252    SXTB	R2, R2
0x1E7C	0x4910    LDR	R1, [PC, #64]
0x1E7E	0x600A    STR	R2, [R1, #0]
0x1E80	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x1E82	0x4910    LDR	R1, [PC, #64]
0x1E84	0x4288    CMP	R0, R1
0x1E86	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x1E88	0x2201    MOVS	R2, #1
0x1E8A	0xB252    SXTB	R2, R2
0x1E8C	0x490E    LDR	R1, [PC, #56]
0x1E8E	0x600A    STR	R2, [R1, #0]
0x1E90	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x1E92	0x490E    LDR	R1, [PC, #56]
0x1E94	0x4288    CMP	R0, R1
0x1E96	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x1E98	0x2201    MOVS	R2, #1
0x1E9A	0xB252    SXTB	R2, R2
0x1E9C	0x490C    LDR	R1, [PC, #48]
0x1E9E	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x1EA0	0xB001    ADD	SP, SP, #4
0x1EA2	0x4770    BX	LR
0x1EA4	0xA0004006  	UART0_BDH+0
0x1EA8	0x06A84290  	SIM_SCGC4+0
0x1EAC	0xB0004006  	UART1_BDH+0
0x1EB0	0x06AC4290  	SIM_SCGC4+0
0x1EB4	0xC0004006  	UART2_BDH+0
0x1EB8	0x06B04290  	SIM_SCGC4+0
0x1EBC	0xD0004006  	UART3_BDH+0
0x1EC0	0x06B44290  	SIM_SCGC4+0
0x1EC4	0xA000400E  	UART4_BDH+0
0x1EC8	0x05284290  	SIM_SCGC1+0
0x1ECC	0xB000400E  	UART5_BDH+0
0x1ED0	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x178C	0xB085    SUB	SP, SP, #20
0x178E	0xF8CDE000  STR	LR, [SP, #0]
0x1792	0x4680    MOV	R8, R0
0x1794	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x1796	0xAA01    ADD	R2, SP, #4
0x1798	0x4610    MOV	R0, R2
0x179A	0xF7FEFF45  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x179E	0x4A16    LDR	R2, [PC, #88]
0x17A0	0x4590    CMP	R8, R2
0x17A2	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x17A4	0x4A15    LDR	R2, [PC, #84]
0x17A6	0x4590    CMP	R8, R2
0x17A8	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x17AA	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x17AC	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x17AE	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x17B0	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x17B2	0xEA4F1209  LSL	R2, R9, #4
0x17B6	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x17BA	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x17BC	0xB292    UXTH	R2, R2
0x17BE	0x0A13    LSRS	R3, R2, #8
0x17C0	0xB29B    UXTH	R3, R3
0x17C2	0xF8982000  LDRB	R2, [R8, #0]
0x17C6	0x431A    ORRS	R2, R3
0x17C8	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x17CC	0xF1080301  ADD	R3, R8, #1
0x17D0	0xB2CA    UXTB	R2, R1
0x17D2	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x17D4	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x17D6	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x17DA	0xFBB3F3F2  UDIV	R3, R3, R2
0x17DE	0x014A    LSLS	R2, R1, #5
0x17E0	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x17E2	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x17E4	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x17E6	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x17EA	0x781A    LDRB	R2, [R3, #0]
0x17EC	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x17EE	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x17F0	0xF8DDE000  LDR	LR, [SP, #0]
0x17F4	0xB005    ADD	SP, SP, #20
0x17F6	0x4770    BX	LR
0x17F8	0xA0004006  	UART0_BDH+0
0x17FC	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1800	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x1802	0x1C84    ADDS	R4, R0, #2
0x1804	0x7823    LDRB	R3, [R4, #0]
0x1806	0xF64F72EF  MOVW	R2, #65519
0x180A	0xB212    SXTH	R2, R2
0x180C	0xEA030202  AND	R2, R3, R2, LSL #0
0x1810	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x1812	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x1814	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x1816	0x7822    LDRB	R2, [R4, #0]
0x1818	0x431A    ORRS	R2, R3
0x181A	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x181C	0xB001    ADD	SP, SP, #4
0x181E	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1820	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x1822	0xF0010202  AND	R2, R1, #2
0x1826	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x1828	0x1C84    ADDS	R4, R0, #2
0x182A	0xF0010302  AND	R3, R1, #2
0x182E	0x7822    LDRB	R2, [R4, #0]
0x1830	0x431A    ORRS	R2, R3
0x1832	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x1834	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x1836	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x183A	0x7822    LDRB	R2, [R4, #0]
0x183C	0x431A    ORRS	R2, R3
0x183E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x1840	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x1842	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x1844	0x7823    LDRB	R3, [R4, #0]
0x1846	0xF64F72FD  MOVW	R2, #65533
0x184A	0xB212    SXTH	R2, R2
0x184C	0xEA030202  AND	R2, R3, R2, LSL #0
0x1850	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x1852	0xB001    ADD	SP, SP, #4
0x1854	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1760	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x1762	0x7802    LDRB	R2, [R0, #0]
0x1764	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x1766	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x1768	0xB001    ADD	SP, SP, #4
0x176A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x176C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x176E	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x1770	0x7811    LDRB	R1, [R2, #0]
0x1772	0xF0410104  ORR	R1, R1, #4
0x1776	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x1778	0xB001    ADD	SP, SP, #4
0x177A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x177C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x177E	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x1780	0x7811    LDRB	R1, [R2, #0]
0x1782	0xF0410108  ORR	R1, R1, #8
0x1786	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x1788	0xB001    ADD	SP, SP, #4
0x178A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
docking_station_HEXIWEAR__log_init2:
;__ds_hexi_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x4660	0xB081    SUB	SP, SP, #4
0x4662	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 32 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x4666	0xF7FFFBFF  BL	_UART3_Init+0
;__ds_hexi_log.c, 33 :: 		logger = UART3_Write;
0x466A	0x4A04    LDR	R2, [PC, #16]
0x466C	0x4904    LDR	R1, [PC, #16]
0x466E	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 34 :: 		return 0;
0x4670	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 35 :: 		}
L_end__log_init2:
0x4672	0xF8DDE000  LDR	LR, [SP, #0]
0x4676	0xB001    ADD	SP, SP, #4
0x4678	0x4770    BX	LR
0x467A	0xBF00    NOP
0x467C	0x3DF50000  	_UART3_Write+0
0x4680	0x04941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init2
_UART3_Init:
;__Lib_UART_012345.c, 238 :: 		
; baudRate start address is: 0 (R0)
0x3E68	0xB081    SUB	SP, SP, #4
0x3E6A	0xF8CDE000  STR	LR, [SP, #0]
0x3E6E	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 239 :: 		
0x3E70	0x480A    LDR	R0, [PC, #40]
0x3E72	0xF7FFF9AB  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 240 :: 		
0x3E76	0x4A0A    LDR	R2, [PC, #40]
0x3E78	0xF2400100  MOVW	R1, #0
0x3E7C	0xB404    PUSH	(R2)
0x3E7E	0xB402    PUSH	(R1)
0x3E80	0xF2400200  MOVW	R2, #0
0x3E84	0x4619    MOV	R1, R3
0x3E86	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x3E8A	0x4804    LDR	R0, [PC, #16]
0x3E8C	0xF7FFF8BC  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x3E90	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 241 :: 		
L_end_UART3_Init:
0x3E92	0xF8DDE000  LDR	LR, [SP, #0]
0x3E96	0xB001    ADD	SP, SP, #4
0x3E98	0x4770    BX	LR
0x3E9A	0xBF00    NOP
0x3E9C	0xD0004006  	UART3_BDH+0
0x3EA0	0x62080000  	__GPIO_Module_UART3_PC16_17+0
; end of _UART3_Init
docking_station_HEXIWEAR__log_init3:
;__ds_hexi_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x46A8	0xB081    SUB	SP, SP, #4
0x46AA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 39 :: 		UART3_Init(baud);
; baud end address is: 0 (R0)
0x46AE	0xF7FFFBDB  BL	_UART3_Init+0
;__ds_hexi_log.c, 40 :: 		logger = UART3_Write;
0x46B2	0x4A04    LDR	R2, [PC, #16]
0x46B4	0x4904    LDR	R1, [PC, #16]
0x46B6	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 41 :: 		return 0;
0x46B8	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 42 :: 		}
L_end__log_init3:
0x46BA	0xF8DDE000  LDR	LR, [SP, #0]
0x46BE	0xB001    ADD	SP, SP, #4
0x46C0	0x4770    BX	LR
0x46C2	0xBF00    NOP
0x46C4	0x3DF50000  	_UART3_Write+0
0x46C8	0x04941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_init3
docking_station_HEXIWEAR__log_initUart:
;__ds_hexi_log.c, 44 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x4684	0xB081    SUB	SP, SP, #4
0x4686	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ds_hexi_log.c, 46 :: 		UART0_Init(baud);
; baud end address is: 0 (R0)
0x468A	0xF7FFFC0B  BL	_UART0_Init+0
;__ds_hexi_log.c, 47 :: 		logger = UART0_Write;
0x468E	0x4A04    LDR	R2, [PC, #16]
0x4690	0x4904    LDR	R1, [PC, #16]
0x4692	0x600A    STR	R2, [R1, #0]
;__ds_hexi_log.c, 48 :: 		return 0;
0x4694	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 49 :: 		}
L_end__log_initUart:
0x4696	0xF8DDE000  LDR	LR, [SP, #0]
0x469A	0xB001    ADD	SP, SP, #4
0x469C	0x4770    BX	LR
0x469E	0xBF00    NOP
0x46A0	0x3D9D0000  	_UART0_Write+0
0x46A4	0x04941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_initUart
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x3EA4	0xB081    SUB	SP, SP, #4
0x3EA6	0xF8CDE000  STR	LR, [SP, #0]
0x3EAA	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x3EAC	0x480A    LDR	R0, [PC, #40]
0x3EAE	0xF7FFF98D  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x3EB2	0x4A0A    LDR	R2, [PC, #40]
0x3EB4	0xF2400100  MOVW	R1, #0
0x3EB8	0xB404    PUSH	(R2)
0x3EBA	0xB402    PUSH	(R1)
0x3EBC	0xF2400200  MOVW	R2, #0
0x3EC0	0x4619    MOV	R1, R3
0x3EC2	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x3EC6	0x4804    LDR	R0, [PC, #16]
0x3EC8	0xF7FFF89E  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x3ECC	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x3ECE	0xF8DDE000  LDR	LR, [SP, #0]
0x3ED2	0xB001    ADD	SP, SP, #4
0x3ED4	0x4770    BX	LR
0x3ED6	0xBF00    NOP
0x3ED8	0xA0004006  	UART0_BDH+0
0x3EDC	0x619C0000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
_applicationInit:
;Click_MP3_KINETIS.c, 66 :: 		void applicationInit()
0x5744	0xB081    SUB	SP, SP, #4
0x5746	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_KINETIS.c, 68 :: 		mp3_spiDriverInit( (T_MP3_P)&_MIKROBUS1_GPIO, (T_MP3_P)&_MIKROBUS1_SPI );
0x574A	0x491A    LDR	R1, [PC, #104]
0x574C	0x481A    LDR	R0, [PC, #104]
0x574E	0xF7FFFF11  BL	_mp3_spiDriverInit+0
;Click_MP3_KINETIS.c, 69 :: 		mp3_init();
0x5752	0xF7FFFED1  BL	_mp3_init+0
;Click_MP3_KINETIS.c, 70 :: 		mp3_reset();
0x5756	0xF7FFFF21  BL	_mp3_reset+0
;Click_MP3_KINETIS.c, 73 :: 		mp3_cmdWrite(_MP3_MODE_ADDR, 0x0800);
0x575A	0xF6400100  MOVW	R1, #2048
0x575E	0x2000    MOVS	R0, __MP3_MODE_ADDR
0x5760	0xF7FFFF7C  BL	_mp3_cmdWrite+0
;Click_MP3_KINETIS.c, 74 :: 		mp3_cmdWrite(_MP3_BASS_ADDR, 0x7A00);
0x5764	0xF6472100  MOVW	R1, #31232
0x5768	0x2002    MOVS	R0, __MP3_BASS_ADDR
0x576A	0xF7FFFF77  BL	_mp3_cmdWrite+0
;Click_MP3_KINETIS.c, 75 :: 		mp3_cmdWrite(_MP3_CLOCKF_ADDR, 0x2000);
0x576E	0xF2420100  MOVW	R1, #8192
0x5772	0x2003    MOVS	R0, __MP3_CLOCKF_ADDR
0x5774	0xF7FFFF72  BL	_mp3_cmdWrite+0
;Click_MP3_KINETIS.c, 78 :: 		mp3_setVolume( 0x2F, 0x2F );
0x5778	0x212F    MOVS	R1, #47
0x577A	0x202F    MOVS	R0, #47
0x577C	0xF7FFFF98  BL	_mp3_setVolume+0
;Click_MP3_KINETIS.c, 80 :: 		Mmc_Set_Interface(_MMC_INTERFACE_SDHC);
0x5780	0x2001    MOVS	R0, #1
0x5782	0xF7FFFE2D  BL	_Mmc_Set_Interface+0
;Click_MP3_KINETIS.c, 81 :: 		mikrobus_logWrite(" --- Mmc (FAT) init start",_LOG_LINE);
0x5786	0x480D    LDR	R0, [PC, #52]
0x5788	0x2102    MOVS	R1, #2
0x578A	0xF7FFFCA1  BL	_mikrobus_logWrite+0
;Click_MP3_KINETIS.c, 82 :: 		while ( Mmc_Fat_Init());
L_applicationInit2:
0x578E	0xF7FFFCD7  BL	_Mmc_Fat_Init+0
0x5792	0xB100    CBZ	R0, L_applicationInit3
0x5794	0xE7FB    B	L_applicationInit2
L_applicationInit3:
;Click_MP3_KINETIS.c, 83 :: 		while ( !Mmc_Fat_Assign(&mp3_filename[0], 0));
L_applicationInit4:
0x5796	0x2100    MOVS	R1, #0
0x5798	0x4809    LDR	R0, [PC, #36]
0x579A	0xF7FFFF19  BL	_Mmc_Fat_Assign+0
0x579E	0xB900    CBNZ	R0, L_applicationInit5
0x57A0	0xE7F9    B	L_applicationInit4
L_applicationInit5:
;Click_MP3_KINETIS.c, 84 :: 		mikrobus_logWrite(" --- Mmc (FAT) init done",_LOG_LINE);
0x57A2	0x4808    LDR	R0, [PC, #32]
0x57A4	0x2102    MOVS	R1, #2
0x57A6	0xF7FFFC93  BL	_mikrobus_logWrite+0
;Click_MP3_KINETIS.c, 85 :: 		}
L_end_applicationInit:
0x57AA	0xF8DDE000  LDR	LR, [SP, #0]
0x57AE	0xB001    ADD	SP, SP, #4
0x57B0	0x4770    BX	LR
0x57B2	0xBF00    NOP
0x57B4	0x64400000  	__MIKROBUS1_SPI+0
0x57B8	0x634C0000  	__MIKROBUS1_GPIO+0
0x57BC	0x00001FFF  	?lstr1_Click_MP3_KINETIS+0
0x57C0	0x001A1FFF  	_mp3_filename+0
0x57C4	0x021A1FFF  	?lstr2_Click_MP3_KINETIS+0
; end of _applicationInit
_mp3_spiDriverInit:
;__mp3_driver.c, 59 :: 		void mp3_spiDriverInit(T_MP3_P gpioObj, T_MP3_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x5574	0xB081    SUB	SP, SP, #4
0x5576	0xF8CDE000  STR	LR, [SP, #0]
0x557A	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__mp3_driver.c, 61 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x557C	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x557E	0xF7FFFD5F  BL	__mp3_driver_hal_spiMap+0
;__mp3_driver.c, 62 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x5582	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x5584	0xF7FFFD40  BL	__mp3_driver_hal_gpioMap+0
;__mp3_driver.c, 64 :: 		hal_gpio_csSet(1);
0x5588	0x2001    MOVS	R0, #1
0x558A	0x4C03    LDR	R4, [PC, #12]
0x558C	0x6824    LDR	R4, [R4, #0]
0x558E	0x47A0    BLX	R4
;__mp3_driver.c, 65 :: 		}
L_end_mp3_spiDriverInit:
0x5590	0xF8DDE000  LDR	LR, [SP, #0]
0x5594	0xB001    ADD	SP, SP, #4
0x5596	0x4770    BX	LR
0x5598	0x07B41FFF  	__mp3_driver_hal_gpio_csSet+0
; end of _mp3_spiDriverInit
docking_station_HEXIWEAR__setAN_1:
;__ds_hexi_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ PTB_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4D84	0x4901    LDR	R1, [PC, #4]
0x4D86	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x4D88	0x4770    BX	LR
0x4D8A	0xBF00    NOP
0x4D8C	0x080843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_1
docking_station_HEXIWEAR__setRST_1:
;__ds_hexi_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ PTB_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DE4	0x4901    LDR	R1, [PC, #4]
0x4DE6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x4DE8	0x4770    BX	LR
0x4DEA	0xBF00    NOP
0x4DEC	0x082C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_1
docking_station_HEXIWEAR__setCS_1:
;__ds_hexi_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ PTC_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DD8	0x4901    LDR	R1, [PC, #4]
0x4DDA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x4DDC	0x4770    BX	LR
0x4DDE	0xBF00    NOP
0x4DE0	0x101043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_1
docking_station_HEXIWEAR__setSCK_1:
;__ds_hexi_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DF0	0x4901    LDR	R1, [PC, #4]
0x4DF2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x4DF4	0x4770    BX	LR
0x4DF6	0xBF00    NOP
0x4DF8	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_1
docking_station_HEXIWEAR__setMISO_1:
;__ds_hexi_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4E08	0x4901    LDR	R1, [PC, #4]
0x4E0A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x4E0C	0x4770    BX	LR
0x4E0E	0xBF00    NOP
0x4E10	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_1
docking_station_HEXIWEAR__setMOSI_1:
;__ds_hexi_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DFC	0x4901    LDR	R1, [PC, #4]
0x4DFE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x4E00	0x4770    BX	LR
0x4E02	0xBF00    NOP
0x4E04	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_1
docking_station_HEXIWEAR__setPWM_1:
;__ds_hexi_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ PTA_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DCC	0x4901    LDR	R1, [PC, #4]
0x4DCE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x4DD0	0x4770    BX	LR
0x4DD2	0xBF00    NOP
0x4DD4	0x002843FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_1
docking_station_HEXIWEAR__setINT_1:
;__ds_hexi_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ PTB_PDOR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4D9C	0x4901    LDR	R1, [PC, #4]
0x4D9E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x4DA0	0x4770    BX	LR
0x4DA2	0xBF00    NOP
0x4DA4	0x083443FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_1
docking_station_HEXIWEAR__setRX_1:
;__ds_hexi_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ PTD_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4D90	0x4901    LDR	R1, [PC, #4]
0x4D92	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x4D94	0x4770    BX	LR
0x4D96	0xBF00    NOP
0x4D98	0x180843FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setRX_1
docking_station_HEXIWEAR__setTX_1:
;__ds_hexi_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ PTD_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DA8	0x4901    LDR	R1, [PC, #4]
0x4DAA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x4DAC	0x4770    BX	LR
0x4DAE	0xBF00    NOP
0x4DB0	0x180C43FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setTX_1
docking_station_HEXIWEAR__setSCL_1:
;__ds_hexi_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DC0	0x4901    LDR	R1, [PC, #4]
0x4DC2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x4DC4	0x4770    BX	LR
0x4DC6	0xBF00    NOP
0x4DC8	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_1
docking_station_HEXIWEAR__setSDA_1:
;__ds_hexi_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4DB4	0x4901    LDR	R1, [PC, #4]
0x4DB6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x4DB8	0x4770    BX	LR
0x4DBA	0xBF00    NOP
0x4DBC	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_1
docking_station_HEXIWEAR__setAN_2:
;__ds_hexi_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value) 	{ PTB_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x42C8	0x4901    LDR	R1, [PC, #4]
0x42CA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x42CC	0x4770    BX	LR
0x42CE	0xBF00    NOP
0x42D0	0x080C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_2
docking_station_HEXIWEAR__setRST_2:
;__ds_hexi_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value) 	{ PTB_PDOR.B19 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4040	0x4901    LDR	R1, [PC, #4]
0x4042	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x4044	0x4770    BX	LR
0x4046	0xBF00    NOP
0x4048	0x084C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_2
docking_station_HEXIWEAR__setCS_2:
;__ds_hexi_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value) 	{ PTC_PDOR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4034	0x4901    LDR	R1, [PC, #4]
0x4036	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x4038	0x4770    BX	LR
0x403A	0xBF00    NOP
0x403C	0x100C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_2
docking_station_HEXIWEAR__setSCK_2:
;__ds_hexi_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value) 	{ PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4064	0x4901    LDR	R1, [PC, #4]
0x4066	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x4068	0x4770    BX	LR
0x406A	0xBF00    NOP
0x406C	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_2
docking_station_HEXIWEAR__setMISO_2:
;__ds_hexi_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value) 	{ PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x42EC	0x4901    LDR	R1, [PC, #4]
0x42EE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x42F0	0x4770    BX	LR
0x42F2	0xBF00    NOP
0x42F4	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_2
docking_station_HEXIWEAR__setMOSI_2:
;__ds_hexi_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value) 	{ PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x42E0	0x4901    LDR	R1, [PC, #4]
0x42E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x42E4	0x4770    BX	LR
0x42E6	0xBF00    NOP
0x42E8	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_2
docking_station_HEXIWEAR__setPWM_2:
;__ds_hexi_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value) 	{ PTA_PDOR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x42D4	0x4901    LDR	R1, [PC, #4]
0x42D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x42D8	0x4770    BX	LR
0x42DA	0xBF00    NOP
0x42DC	0x002C43FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_2
docking_station_HEXIWEAR__setINT_2:
;__ds_hexi_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value) 	{ PTB_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4028	0x4901    LDR	R1, [PC, #4]
0x402A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x402C	0x4770    BX	LR
0x402E	0xBF00    NOP
0x4030	0x082043FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_2
docking_station_HEXIWEAR__setRX_2:
;__ds_hexi_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value) 	{ PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x404C	0x4901    LDR	R1, [PC, #4]
0x404E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x4050	0x4770    BX	LR
0x4052	0xBF00    NOP
0x4054	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_2
docking_station_HEXIWEAR__setTX_2:
;__ds_hexi_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value) 	{ PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4058	0x4901    LDR	R1, [PC, #4]
0x405A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x405C	0x4770    BX	LR
0x405E	0xBF00    NOP
0x4060	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_2
docking_station_HEXIWEAR__setSCL_2:
;__ds_hexi_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value) 	{ PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x42F8	0x4901    LDR	R1, [PC, #4]
0x42FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x42FC	0x4770    BX	LR
0x42FE	0xBF00    NOP
0x4300	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_2
docking_station_HEXIWEAR__setSDA_2:
;__ds_hexi_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value) 	{ PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4444	0x4901    LDR	R1, [PC, #4]
0x4446	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x4448	0x4770    BX	LR
0x444A	0xBF00    NOP
0x444C	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_2
docking_station_HEXIWEAR__setAN_3:
;__ds_hexi_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { PTB_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4438	0x4901    LDR	R1, [PC, #4]
0x443A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x443C	0x4770    BX	LR
0x443E	0xBF00    NOP
0x4440	0x081843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setAN_3
docking_station_HEXIWEAR__setRST_3:
;__ds_hexi_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { PTB_PDOR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4450	0x4901    LDR	R1, [PC, #4]
0x4452	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x4454	0x4770    BX	LR
0x4456	0xBF00    NOP
0x4458	0x082843FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setRST_3
docking_station_HEXIWEAR__setCS_3:
;__ds_hexi_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { PTC_PDOR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x445C	0x4901    LDR	R1, [PC, #4]
0x445E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x4460	0x4770    BX	LR
0x4462	0xBF00    NOP
0x4464	0x100843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setCS_3
docking_station_HEXIWEAR__setSCK_3:
;__ds_hexi_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { PTC_PDOR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4310	0x4901    LDR	R1, [PC, #4]
0x4312	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x4314	0x4770    BX	LR
0x4316	0xBF00    NOP
0x4318	0x101443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setSCK_3
docking_station_HEXIWEAR__setMISO_3:
;__ds_hexi_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { PTC_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4304	0x4901    LDR	R1, [PC, #4]
0x4306	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x4308	0x4770    BX	LR
0x430A	0xBF00    NOP
0x430C	0x101C43FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMISO_3
docking_station_HEXIWEAR__setMOSI_3:
;__ds_hexi_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { PTC_PDOR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x431C	0x4901    LDR	R1, [PC, #4]
0x431E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x4320	0x4770    BX	LR
0x4322	0xBF00    NOP
0x4324	0x101843FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setMOSI_3
docking_station_HEXIWEAR__setPWM_3:
;__ds_hexi_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { PTA_PDOR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4334	0x4901    LDR	R1, [PC, #4]
0x4336	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x4338	0x4770    BX	LR
0x433A	0xBF00    NOP
0x433C	0x001043FE  	PTA_PDOR+0
; end of docking_station_HEXIWEAR__setPWM_3
docking_station_HEXIWEAR__setINT_3:
;__ds_hexi_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { PTB_PDOR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4328	0x4901    LDR	R1, [PC, #4]
0x432A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x432C	0x4770    BX	LR
0x432E	0xBF00    NOP
0x4330	0x081C43FE  	PTB_PDOR+0
; end of docking_station_HEXIWEAR__setINT_3
docking_station_HEXIWEAR__setRX_3:
;__ds_hexi_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { PTC_PDOR.B16 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4E14	0x4901    LDR	R1, [PC, #4]
0x4E16	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x4E18	0x4770    BX	LR
0x4E1A	0xBF00    NOP
0x4E1C	0x104043FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setRX_3
docking_station_HEXIWEAR__setTX_3:
;__ds_hexi_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { PTC_PDOR.B17 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4FF0	0x4901    LDR	R1, [PC, #4]
0x4FF2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x4FF4	0x4770    BX	LR
0x4FF6	0xBF00    NOP
0x4FF8	0x104443FE  	PTC_PDOR+0
; end of docking_station_HEXIWEAR__setTX_3
docking_station_HEXIWEAR__setSCL_3:
;__ds_hexi_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { PTD_PDOR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4FE4	0x4901    LDR	R1, [PC, #4]
0x4FE6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x4FE8	0x4770    BX	LR
0x4FEA	0xBF00    NOP
0x4FEC	0x182043FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSCL_3
docking_station_HEXIWEAR__setSDA_3:
;__ds_hexi_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { PTD_PDOR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x4FFC	0x4901    LDR	R1, [PC, #4]
0x4FFE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x5000	0x4770    BX	LR
0x5002	0xBF00    NOP
0x5004	0x182443FE  	PTD_PDOR+0
; end of docking_station_HEXIWEAR__setSDA_3
__mp3_driver_hal_spiMap:
;__hal_kinetis.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_kinetis.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x5040	0x6802    LDR	R2, [R0, #0]
0x5042	0x4903    LDR	R1, [PC, #12]
0x5044	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x5046	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x5048	0x680A    LDR	R2, [R1, #0]
0x504A	0x4902    LDR	R1, [PC, #8]
0x504C	0x600A    STR	R2, [R1, #0]
;__hal_kinetis.c, 39 :: 		}
L_end_hal_spiMap:
0x504E	0x4770    BX	LR
0x5050	0x07B81FFF  	__mp3_driver_fp_spiWrite+0
0x5054	0x07BC1FFF  	__mp3_driver_fp_spiRead+0
; end of __mp3_driver_hal_spiMap
__mp3_driver_hal_gpioMap:
;__mp3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mp3_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x5008	0xF2000130  ADDW	R1, R0, #48
0x500C	0x680A    LDR	R2, [R1, #0]
0x500E	0x4908    LDR	R1, [PC, #32]
0x5010	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x5012	0xF2000108  ADDW	R1, R0, #8
0x5016	0x680A    LDR	R2, [R1, #0]
0x5018	0x4906    LDR	R1, [PC, #24]
0x501A	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x501C	0x1D01    ADDS	R1, R0, #4
0x501E	0x680A    LDR	R2, [R1, #0]
0x5020	0x4905    LDR	R1, [PC, #20]
0x5022	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 383 :: 		hal_gpio_intSet = tmp->gpioSet[ __INT_PIN_OUTPUT__ ];
0x5024	0xF200011C  ADDW	R1, R0, #28
; gpioObj end address is: 0 (R0)
0x5028	0x680A    LDR	R2, [R1, #0]
0x502A	0x4904    LDR	R1, [PC, #16]
0x502C	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x502E	0x4770    BX	LR
0x5030	0x07A81FFF  	__mp3_driver_hal_gpio_anGet+0
0x5034	0x07B41FFF  	__mp3_driver_hal_gpio_csSet+0
0x5038	0x07B01FFF  	__mp3_driver_hal_gpio_rstSet+0
0x503C	0x07AC1FFF  	__mp3_driver_hal_gpio_intSet+0
; end of __mp3_driver_hal_gpioMap
_mp3_init:
;__mp3_driver.c, 97 :: 		void mp3_init()
0x54F8	0xB081    SUB	SP, SP, #4
0x54FA	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 99 :: 		hal_gpio_intSet( 1 );
0x54FE	0x2001    MOVS	R0, #1
0x5500	0x4C07    LDR	R4, [PC, #28]
0x5502	0x6824    LDR	R4, [R4, #0]
0x5504	0x47A0    BLX	R4
;__mp3_driver.c, 100 :: 		hal_gpio_csSet( 1 );
0x5506	0x2001    MOVS	R0, #1
0x5508	0x4C06    LDR	R4, [PC, #24]
0x550A	0x6824    LDR	R4, [R4, #0]
0x550C	0x47A0    BLX	R4
;__mp3_driver.c, 101 :: 		hal_gpio_rstSet( 1 );
0x550E	0x2001    MOVS	R0, #1
0x5510	0x4C05    LDR	R4, [PC, #20]
0x5512	0x6824    LDR	R4, [R4, #0]
0x5514	0x47A0    BLX	R4
;__mp3_driver.c, 102 :: 		}
L_end_mp3_init:
0x5516	0xF8DDE000  LDR	LR, [SP, #0]
0x551A	0xB001    ADD	SP, SP, #4
0x551C	0x4770    BX	LR
0x551E	0xBF00    NOP
0x5520	0x07AC1FFF  	__mp3_driver_hal_gpio_intSet+0
0x5524	0x07B41FFF  	__mp3_driver_hal_gpio_csSet+0
0x5528	0x07B01FFF  	__mp3_driver_hal_gpio_rstSet+0
; end of _mp3_init
_mp3_reset:
;__mp3_driver.c, 104 :: 		void mp3_reset()
0x559C	0xB081    SUB	SP, SP, #4
0x559E	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 106 :: 		hal_gpio_rstSet( 0 );
0x55A2	0x2000    MOVS	R0, #0
0x55A4	0x4C08    LDR	R4, [PC, #32]
0x55A6	0x6824    LDR	R4, [R4, #0]
0x55A8	0x47A0    BLX	R4
;__mp3_driver.c, 107 :: 		Delay_100ms();
0x55AA	0xF7FFFC81  BL	_Delay_100ms+0
;__mp3_driver.c, 108 :: 		hal_gpio_rstSet( 1 );
0x55AE	0x2001    MOVS	R0, #1
0x55B0	0x4C05    LDR	R4, [PC, #20]
0x55B2	0x6824    LDR	R4, [R4, #0]
0x55B4	0x47A0    BLX	R4
;__mp3_driver.c, 110 :: 		while (!hal_gpio_anGet());
L_mp3_reset6:
0x55B6	0x4C05    LDR	R4, [PC, #20]
0x55B8	0x6824    LDR	R4, [R4, #0]
0x55BA	0x47A0    BLX	R4
0x55BC	0xB900    CBNZ	R0, L_mp3_reset7
0x55BE	0xE7FA    B	L_mp3_reset6
L_mp3_reset7:
;__mp3_driver.c, 111 :: 		}
L_end_mp3_reset:
0x55C0	0xF8DDE000  LDR	LR, [SP, #0]
0x55C4	0xB001    ADD	SP, SP, #4
0x55C6	0x4770    BX	LR
0x55C8	0x07B01FFF  	__mp3_driver_hal_gpio_rstSet+0
0x55CC	0x07A81FFF  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_reset
docking_station_HEXIWEAR__getAN_1:
;__ds_hexi_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return PTB_PDIR.B2 ;  }
0x4FD8	0x4801    LDR	R0, [PC, #4]
0x4FDA	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x4FDC	0x4770    BX	LR
0x4FDE	0xBF00    NOP
0x4FE0	0x0A0843FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getAN_1
docking_station_HEXIWEAR__getRST_1:
;__ds_hexi_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return PTB_PDIR.B11;  }
0x4FA8	0x4801    LDR	R0, [PC, #4]
0x4FAA	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x4FAC	0x4770    BX	LR
0x4FAE	0xBF00    NOP
0x4FB0	0x0A2C43FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getRST_1
docking_station_HEXIWEAR__getCS_1:
;__ds_hexi_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return PTC_PDIR.B4 ;  }
0x4F9C	0x4801    LDR	R0, [PC, #4]
0x4F9E	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x4FA0	0x4770    BX	LR
0x4FA2	0xBF00    NOP
0x4FA4	0x121043FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getCS_1
docking_station_HEXIWEAR__getSCK_1:
;__ds_hexi_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return PTC_PDIR.B5 ;  }
0x4FB4	0x4801    LDR	R0, [PC, #4]
0x4FB6	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x4FB8	0x4770    BX	LR
0x4FBA	0xBF00    NOP
0x4FBC	0x121443FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getSCK_1
docking_station_HEXIWEAR__getMISO_1:
;__ds_hexi_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return PTC_PDIR.B7 ;  }
0x4FCC	0x4801    LDR	R0, [PC, #4]
0x4FCE	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x4FD0	0x4770    BX	LR
0x4FD2	0xBF00    NOP
0x4FD4	0x121C43FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMISO_1
docking_station_HEXIWEAR__getMOSI_1:
;__ds_hexi_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return PTC_PDIR.B6 ;  }
0x4FC0	0x4801    LDR	R0, [PC, #4]
0x4FC2	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x4FC4	0x4770    BX	LR
0x4FC6	0xBF00    NOP
0x4FC8	0x121843FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMOSI_1
docking_station_HEXIWEAR__getPWM_1:
;__ds_hexi_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return PTA_PDIR.B10;  }
0x50AC	0x4801    LDR	R0, [PC, #4]
0x50AE	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x50B0	0x4770    BX	LR
0x50B2	0xBF00    NOP
0x50B4	0x022843FE  	PTA_PDIR+0
; end of docking_station_HEXIWEAR__getPWM_1
docking_station_HEXIWEAR__getINT_1:
;__ds_hexi_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return PTB_PDIR.B13;  }
0x50B8	0x4801    LDR	R0, [PC, #4]
0x50BA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x50BC	0x4770    BX	LR
0x50BE	0xBF00    NOP
0x50C0	0x0A3443FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getINT_1
docking_station_HEXIWEAR__getRX_1:
;__ds_hexi_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return PTD_PDIR.B2 ;  }
0x50C4	0x4801    LDR	R0, [PC, #4]
0x50C6	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x50C8	0x4770    BX	LR
0x50CA	0xBF00    NOP
0x50CC	0x1A0843FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getRX_1
docking_station_HEXIWEAR__getTX_1:
;__ds_hexi_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return PTD_PDIR.B3 ;  }
0x5094	0x4801    LDR	R0, [PC, #4]
0x5096	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x5098	0x4770    BX	LR
0x509A	0xBF00    NOP
0x509C	0x1A0C43FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getTX_1
docking_station_HEXIWEAR__getSCL_1:
;__ds_hexi_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return PTD_PDIR.B8 ;  }
0x5064	0x4801    LDR	R0, [PC, #4]
0x5066	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x5068	0x4770    BX	LR
0x506A	0xBF00    NOP
0x506C	0x1A2043FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSCL_1
docking_station_HEXIWEAR__getSDA_1:
;__ds_hexi_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return PTD_PDIR.B9 ;  }
0x5058	0x4801    LDR	R0, [PC, #4]
0x505A	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x505C	0x4770    BX	LR
0x505E	0xBF00    NOP
0x5060	0x1A2443FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSDA_1
docking_station_HEXIWEAR__getAN_2:
;__ds_hexi_gpio.c, 56 :: 		static uint8_t _getAN_2  () 			{ return PTB_PDIR.B3 ;  }
0x5088	0x4801    LDR	R0, [PC, #4]
0x508A	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x508C	0x4770    BX	LR
0x508E	0xBF00    NOP
0x5090	0x0A0C43FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getAN_2
docking_station_HEXIWEAR__getRST_2:
;__ds_hexi_gpio.c, 57 :: 		static uint8_t _getRST_2 () 			{ return PTB_PDIR.B19;  }
0x507C	0x4801    LDR	R0, [PC, #4]
0x507E	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x5080	0x4770    BX	LR
0x5082	0xBF00    NOP
0x5084	0x0A4C43FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getRST_2
docking_station_HEXIWEAR__getCS_2:
;__ds_hexi_gpio.c, 58 :: 		static uint8_t _getCS_2  () 			{ return PTC_PDIR.B3 ;  }
0x50A0	0x4801    LDR	R0, [PC, #4]
0x50A2	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x50A4	0x4770    BX	LR
0x50A6	0xBF00    NOP
0x50A8	0x120C43FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getCS_2
docking_station_HEXIWEAR__getSCK_2:
;__ds_hexi_gpio.c, 59 :: 		static uint8_t _getSCK_2 () 			{ return PTC_PDIR.B5 ;  }
0x5070	0x4801    LDR	R0, [PC, #4]
0x5072	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x5074	0x4770    BX	LR
0x5076	0xBF00    NOP
0x5078	0x121443FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getSCK_2
docking_station_HEXIWEAR__getMISO_2:
;__ds_hexi_gpio.c, 60 :: 		static uint8_t _getMISO_2() 			{ return PTC_PDIR.B7 ;  }
0x4E80	0x4801    LDR	R0, [PC, #4]
0x4E82	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x4E84	0x4770    BX	LR
0x4E86	0xBF00    NOP
0x4E88	0x121C43FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMISO_2
docking_station_HEXIWEAR__getMOSI_2:
;__ds_hexi_gpio.c, 61 :: 		static uint8_t _getMOSI_2() 			{ return PTC_PDIR.B6 ;  }
0x4E74	0x4801    LDR	R0, [PC, #4]
0x4E76	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x4E78	0x4770    BX	LR
0x4E7A	0xBF00    NOP
0x4E7C	0x121843FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMOSI_2
docking_station_HEXIWEAR__getPWM_2:
;__ds_hexi_gpio.c, 62 :: 		static uint8_t _getPWM_2 () 			{ return PTA_PDIR.B11;  }
0x4E68	0x4801    LDR	R0, [PC, #4]
0x4E6A	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x4E6C	0x4770    BX	LR
0x4E6E	0xBF00    NOP
0x4E70	0x022C43FE  	PTA_PDIR+0
; end of docking_station_HEXIWEAR__getPWM_2
docking_station_HEXIWEAR__getINT_2:
;__ds_hexi_gpio.c, 63 :: 		static uint8_t _getINT_2 () 			{ return PTB_PDIR.B8 ;  }
0x4EA4	0x4801    LDR	R0, [PC, #4]
0x4EA6	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x4EA8	0x4770    BX	LR
0x4EAA	0xBF00    NOP
0x4EAC	0x0A2043FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getINT_2
docking_station_HEXIWEAR__getRX_2:
;__ds_hexi_gpio.c, 64 :: 		static uint8_t _getRX_2  () 			{ return PTC_PDIR.B16;  }
0x4E98	0x4801    LDR	R0, [PC, #4]
0x4E9A	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x4E9C	0x4770    BX	LR
0x4E9E	0xBF00    NOP
0x4EA0	0x124043FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getRX_2
docking_station_HEXIWEAR__getTX_2:
;__ds_hexi_gpio.c, 65 :: 		static uint8_t _getTX_2  () 			{ return PTC_PDIR.B17;  }
0x4E8C	0x4801    LDR	R0, [PC, #4]
0x4E8E	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x4E90	0x4770    BX	LR
0x4E92	0xBF00    NOP
0x4E94	0x124443FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getTX_2
docking_station_HEXIWEAR__getSCL_2:
;__ds_hexi_gpio.c, 66 :: 		static uint8_t _getSCL_2 () 			{ return PTD_PDIR.B8 ;  }
0x4E38	0x4801    LDR	R0, [PC, #4]
0x4E3A	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x4E3C	0x4770    BX	LR
0x4E3E	0xBF00    NOP
0x4E40	0x1A2043FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSCL_2
docking_station_HEXIWEAR__getSDA_2:
;__ds_hexi_gpio.c, 67 :: 		static uint8_t _getSDA_2 () 			{ return PTD_PDIR.B9 ;  }
0x4E2C	0x4801    LDR	R0, [PC, #4]
0x4E2E	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x4E30	0x4770    BX	LR
0x4E32	0xBF00    NOP
0x4E34	0x1A2443FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSDA_2
docking_station_HEXIWEAR__getAN_3:
;__ds_hexi_gpio.c, 81 :: 		static uint8_t _getAN_3  ()             { return PTB_PDIR.B6 ; }
0x4E20	0x4801    LDR	R0, [PC, #4]
0x4E22	0x6800    LDR	R0, [R0, #0]
L_end__getAN_3:
0x4E24	0x4770    BX	LR
0x4E26	0xBF00    NOP
0x4E28	0x0A1843FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getAN_3
docking_station_HEXIWEAR__getRST_3:
;__ds_hexi_gpio.c, 82 :: 		static uint8_t _getRST_3 ()             { return PTB_PDIR.B10; }
0x4E5C	0x4801    LDR	R0, [PC, #4]
0x4E5E	0x6800    LDR	R0, [R0, #0]
L_end__getRST_3:
0x4E60	0x4770    BX	LR
0x4E62	0xBF00    NOP
0x4E64	0x0A2843FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getRST_3
docking_station_HEXIWEAR__getCS_3:
;__ds_hexi_gpio.c, 83 :: 		static uint8_t _getCS_3  ()             { return PTC_PDIR.B2 ; }
0x4E50	0x4801    LDR	R0, [PC, #4]
0x4E52	0x6800    LDR	R0, [R0, #0]
L_end__getCS_3:
0x4E54	0x4770    BX	LR
0x4E56	0xBF00    NOP
0x4E58	0x120843FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getCS_3
docking_station_HEXIWEAR__getSCK_3:
;__ds_hexi_gpio.c, 84 :: 		static uint8_t _getSCK_3 ()             { return PTC_PDIR.B5 ; }
0x4E44	0x4801    LDR	R0, [PC, #4]
0x4E46	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_3:
0x4E48	0x4770    BX	LR
0x4E4A	0xBF00    NOP
0x4E4C	0x121443FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getSCK_3
docking_station_HEXIWEAR__getMISO_3:
;__ds_hexi_gpio.c, 85 :: 		static uint8_t _getMISO_3()             { return PTC_PDIR.B7 ; }
0x4F6C	0x4801    LDR	R0, [PC, #4]
0x4F6E	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_3:
0x4F70	0x4770    BX	LR
0x4F72	0xBF00    NOP
0x4F74	0x121C43FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMISO_3
docking_station_HEXIWEAR__getMOSI_3:
;__ds_hexi_gpio.c, 86 :: 		static uint8_t _getMOSI_3()             { return PTC_PDIR.B6 ; }
0x4F60	0x4801    LDR	R0, [PC, #4]
0x4F62	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_3:
0x4F64	0x4770    BX	LR
0x4F66	0xBF00    NOP
0x4F68	0x121843FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getMOSI_3
docking_station_HEXIWEAR__getPWM_3:
;__ds_hexi_gpio.c, 87 :: 		static uint8_t _getPWM_3 ()             { return PTA_PDIR.B4 ; }
0x4F54	0x4801    LDR	R0, [PC, #4]
0x4F56	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_3:
0x4F58	0x4770    BX	LR
0x4F5A	0xBF00    NOP
0x4F5C	0x021043FE  	PTA_PDIR+0
; end of docking_station_HEXIWEAR__getPWM_3
docking_station_HEXIWEAR__getINT_3:
;__ds_hexi_gpio.c, 88 :: 		static uint8_t _getINT_3 ()             { return PTB_PDIR.B7 ; }
0x4F90	0x4801    LDR	R0, [PC, #4]
0x4F92	0x6800    LDR	R0, [R0, #0]
L_end__getINT_3:
0x4F94	0x4770    BX	LR
0x4F96	0xBF00    NOP
0x4F98	0x0A1C43FE  	PTB_PDIR+0
; end of docking_station_HEXIWEAR__getINT_3
docking_station_HEXIWEAR__getRX_3:
;__ds_hexi_gpio.c, 89 :: 		static uint8_t _getRX_3  ()             { return PTC_PDIR.B16; }
0x4F84	0x4801    LDR	R0, [PC, #4]
0x4F86	0x6800    LDR	R0, [R0, #0]
L_end__getRX_3:
0x4F88	0x4770    BX	LR
0x4F8A	0xBF00    NOP
0x4F8C	0x124043FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getRX_3
docking_station_HEXIWEAR__getTX_3:
;__ds_hexi_gpio.c, 90 :: 		static uint8_t _getTX_3  ()             { return PTC_PDIR.B17; }
0x4F78	0x4801    LDR	R0, [PC, #4]
0x4F7A	0x6800    LDR	R0, [R0, #0]
L_end__getTX_3:
0x4F7C	0x4770    BX	LR
0x4F7E	0xBF00    NOP
0x4F80	0x124443FE  	PTC_PDIR+0
; end of docking_station_HEXIWEAR__getTX_3
docking_station_HEXIWEAR__getSCL_3:
;__ds_hexi_gpio.c, 91 :: 		static uint8_t _getSCL_3 ()             { return PTD_PDIR.B8 ; }
0x4ED4	0x4801    LDR	R0, [PC, #4]
0x4ED6	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_3:
0x4ED8	0x4770    BX	LR
0x4EDA	0xBF00    NOP
0x4EDC	0x1A2043FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSCL_3
docking_station_HEXIWEAR__getSDA_3:
;__ds_hexi_gpio.c, 92 :: 		static uint8_t _getSDA_3 ()             { return PTD_PDIR.B9 ; }
0x4EC8	0x4801    LDR	R0, [PC, #4]
0x4ECA	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_3:
0x4ECC	0x4770    BX	LR
0x4ECE	0xBF00    NOP
0x4ED0	0x1A2443FE  	PTD_PDIR+0
; end of docking_station_HEXIWEAR__getSDA_3
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x4EB0	0xF64007FE  MOVW	R7, #2302
0x4EB4	0xF2C0073D  MOVT	R7, #61
0x4EB8	0xBF00    NOP
0x4EBA	0xBF00    NOP
L_Delay_100ms20:
0x4EBC	0x1E7F    SUBS	R7, R7, #1
0x4EBE	0xD1FD    BNE	L_Delay_100ms20
0x4EC0	0xBF00    NOP
0x4EC2	0xBF00    NOP
0x4EC4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x4EC6	0x4770    BX	LR
; end of _Delay_100ms
_mp3_cmdWrite:
;__mp3_driver.c, 125 :: 		void mp3_cmdWrite( uint8_t address, uint16_t input )
; input start address is: 4 (R1)
; address start address is: 0 (R0)
0x565C	0xB082    SUB	SP, SP, #8
0x565E	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 129 :: 		tmp[ 0 ] = _MP3_WRITE_CMD;
0x5662	0xAC01    ADD	R4, SP, #4
0x5664	0x2202    MOVS	R2, #2
0x5666	0x7022    STRB	R2, [R4, #0]
;__mp3_driver.c, 130 :: 		tmp[ 1 ] = address;
0x5668	0x1C62    ADDS	R2, R4, #1
0x566A	0x7010    STRB	R0, [R2, #0]
; address end address is: 0 (R0)
;__mp3_driver.c, 131 :: 		tmp[ 2 ] = input >> 8;
0x566C	0x1CA3    ADDS	R3, R4, #2
0x566E	0x0A0A    LSRS	R2, R1, #8
0x5670	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 132 :: 		tmp[ 3 ] = input & 0x00FF;
0x5672	0x1CE3    ADDS	R3, R4, #3
0x5674	0xF00102FF  AND	R2, R1, #255
; input end address is: 4 (R1)
0x5678	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 134 :: 		hal_gpio_csSet( 0 );
0x567A	0x2000    MOVS	R0, #0
0x567C	0x4C0A    LDR	R4, [PC, #40]
0x567E	0x6824    LDR	R4, [R4, #0]
0x5680	0x47A0    BLX	R4
;__mp3_driver.c, 135 :: 		hal_spiWrite( tmp, 4 );
0x5682	0xAA01    ADD	R2, SP, #4
0x5684	0x2104    MOVS	R1, #4
0x5686	0x4610    MOV	R0, R2
0x5688	0xF7FFFC46  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 136 :: 		hal_gpio_csSet( 1 );
0x568C	0x2001    MOVS	R0, #1
0x568E	0x4C06    LDR	R4, [PC, #24]
0x5690	0x6824    LDR	R4, [R4, #0]
0x5692	0x47A0    BLX	R4
;__mp3_driver.c, 139 :: 		while (!hal_gpio_anGet());
L_mp3_cmdWrite10:
0x5694	0x4C05    LDR	R4, [PC, #20]
0x5696	0x6824    LDR	R4, [R4, #0]
0x5698	0x47A0    BLX	R4
0x569A	0xB900    CBNZ	R0, L_mp3_cmdWrite11
0x569C	0xE7FA    B	L_mp3_cmdWrite10
L_mp3_cmdWrite11:
;__mp3_driver.c, 140 :: 		}
L_end_mp3_cmdWrite:
0x569E	0xF8DDE000  LDR	LR, [SP, #0]
0x56A2	0xB002    ADD	SP, SP, #8
0x56A4	0x4770    BX	LR
0x56A6	0xBF00    NOP
0x56A8	0x07B41FFF  	__mp3_driver_hal_gpio_csSet+0
0x56AC	0x07A81FFF  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_cmdWrite
__mp3_driver_hal_spiWrite:
;__hal_kinetis.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x4F18	0xB083    SUB	SP, SP, #12
0x4F1A	0xF8CDE000  STR	LR, [SP, #0]
0x4F1E	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_kinetis.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x4F20	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x4F22	0xB290    UXTH	R0, R2
;__hal_kinetis.c, 44 :: 		while( nBytes-- )
L___mp3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x4F24	0xB283    UXTH	R3, R0
0x4F26	0x1E42    SUBS	R2, R0, #1
0x4F28	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x4F2A	0xB16B    CBZ	R3, L___mp3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_kinetis.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x4F2C	0x780A    LDRB	R2, [R1, #0]
0x4F2E	0xB2D4    UXTB	R4, R2
0x4F30	0xF8AD0004  STRH	R0, [SP, #4]
0x4F34	0x9102    STR	R1, [SP, #8]
0x4F36	0xB2A0    UXTH	R0, R4
0x4F38	0x4C05    LDR	R4, [PC, #20]
0x4F3A	0x6824    LDR	R4, [R4, #0]
0x4F3C	0x47A0    BLX	R4
0x4F3E	0x9902    LDR	R1, [SP, #8]
0x4F40	0xF8BD0004  LDRH	R0, [SP, #4]
0x4F44	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x4F46	0xE7ED    B	L___mp3_driver_hal_spiWrite0
L___mp3_driver_hal_spiWrite1:
;__hal_kinetis.c, 46 :: 		}
L_end_hal_spiWrite:
0x4F48	0xF8DDE000  LDR	LR, [SP, #0]
0x4F4C	0xB003    ADD	SP, SP, #12
0x4F4E	0x4770    BX	LR
0x4F50	0x07B81FFF  	__mp3_driver_fp_spiWrite+0
; end of __mp3_driver_hal_spiWrite
_SPI0_Write:
;__Lib_SPI_012.c, 581 :: 		
; dataOut start address is: 0 (R0)
0x3F00	0xB081    SUB	SP, SP, #4
0x3F02	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 583 :: 		
0x3F06	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x3F08	0xF04F6180  MOV	R1, #67108864
0x3F0C	0x4803    LDR	R0, [PC, #12]
0x3F0E	0xF7FEFE8B  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 584 :: 		
L_end_SPI0_Write:
0x3F12	0xF8DDE000  LDR	LR, [SP, #0]
0x3F16	0xB001    ADD	SP, SP, #4
0x3F18	0x4770    BX	LR
0x3F1A	0xBF00    NOP
0x3F1C	0xC0004002  	SPI0_MCR+0
; end of _SPI0_Write
__Lib_SPI_012_SPI_Hal_WriteBlocking:
;__Lib_SPI_012.c, 562 :: 		
; _data start address is: 8 (R2)
; cmdConfig start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x2C28	0xB081    SUB	SP, SP, #4
; _data end address is: 8 (R2)
; cmdConfig end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; cmdConfig start address is: 4 (R1)
; _data start address is: 8 (R2)
;__Lib_SPI_012.c, 564 :: 		
0x2C2A	0xF200042C  ADDW	R4, R0, #44
0x2C2E	0xF04F4300  MOV	R3, #-2147483648
0x2C32	0x6023    STR	R3, [R4, #0]
;__Lib_SPI_012.c, 566 :: 		
0x2C34	0xF2000434  ADDW	R4, R0, #52
0x2C38	0xB293    UXTH	R3, R2
; _data end address is: 8 (R2)
0x2C3A	0xEA410303  ORR	R3, R1, R3, LSL #0
; cmdConfig end address is: 4 (R1)
0x2C3E	0x6023    STR	R3, [R4, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 568 :: 		
L___Lib_SPI_012_SPI_Hal_WriteBlocking20:
; spiBase start address is: 0 (R0)
0x2C40	0xF200032C  ADDW	R3, R0, #44
0x2C44	0x681C    LDR	R4, [R3, #0]
0x2C46	0xF3C473C0  UBFX	R3, R4, #31, #1
0x2C4A	0xB903    CBNZ	R3, L___Lib_SPI_012_SPI_Hal_WriteBlocking21
;__Lib_SPI_012.c, 570 :: 		
; spiBase end address is: 0 (R0)
0x2C4C	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_WriteBlocking20
L___Lib_SPI_012_SPI_Hal_WriteBlocking21:
;__Lib_SPI_012.c, 571 :: 		
L_end_SPI_Hal_WriteBlocking:
0x2C4E	0xB001    ADD	SP, SP, #4
0x2C50	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_WriteBlocking
_SPI1_Write:
;__Lib_SPI_012.c, 591 :: 		
; dataOut start address is: 0 (R0)
0x3EE0	0xB081    SUB	SP, SP, #4
0x3EE2	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 593 :: 		
0x3EE6	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x3EE8	0xF04F6180  MOV	R1, #67108864
0x3EEC	0x4803    LDR	R0, [PC, #12]
0x3EEE	0xF7FEFE9B  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 594 :: 		
L_end_SPI1_Write:
0x3EF2	0xF8DDE000  LDR	LR, [SP, #0]
0x3EF6	0xB001    ADD	SP, SP, #4
0x3EF8	0x4770    BX	LR
0x3EFA	0xBF00    NOP
0x3EFC	0xD0004002  	SPI1_MCR+0
; end of _SPI1_Write
_SPI2_Write:
;__Lib_SPI_012.c, 601 :: 		
; dataOut start address is: 0 (R0)
0x3DB8	0xB081    SUB	SP, SP, #4
0x3DBA	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 603 :: 		
0x3DBE	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x3DC0	0xF04F6180  MOV	R1, #67108864
0x3DC4	0x4803    LDR	R0, [PC, #12]
0x3DC6	0xF7FEFF2F  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 604 :: 		
L_end_SPI2_Write:
0x3DCA	0xF8DDE000  LDR	LR, [SP, #0]
0x3DCE	0xB001    ADD	SP, SP, #4
0x3DD0	0x4770    BX	LR
0x3DD2	0xBF00    NOP
0x3DD4	0xC000400A  	SPI2_MCR+0
; end of _SPI2_Write
_UART0_Write:
;__Lib_UART_012345.c, 385 :: 		
; _data start address is: 0 (R0)
0x3D9C	0xB081    SUB	SP, SP, #4
0x3D9E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 386 :: 		
0x3DA2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3DA4	0x4803    LDR	R0, [PC, #12]
0x3DA6	0xF7FEFCB1  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 387 :: 		
L_end_UART0_Write:
0x3DAA	0xF8DDE000  LDR	LR, [SP, #0]
0x3DAE	0xB001    ADD	SP, SP, #4
0x3DB0	0x4770    BX	LR
0x3DB2	0xBF00    NOP
0x3DB4	0xA0004006  	UART0_BDH+0
; end of _UART0_Write
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x270C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x270E	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x2712	0x4601    MOV	R1, R0
0x2714	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x2718	0x1D0A    ADDS	R2, R1, #4
0x271A	0x7813    LDRB	R3, [R2, #0]
0x271C	0xF3C312C0  UBFX	R2, R3, #7, #1
0x2720	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x2722	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x2724	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x2726	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x2728	0xB001    ADD	SP, SP, #4
0x272A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_UART1_Write:
;__Lib_UART_012345.c, 394 :: 		
; _data start address is: 0 (R0)
0x3D80	0xB081    SUB	SP, SP, #4
0x3D82	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 395 :: 		
0x3D86	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3D88	0x4803    LDR	R0, [PC, #12]
0x3D8A	0xF7FEFCBF  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 396 :: 		
L_end_UART1_Write:
0x3D8E	0xF8DDE000  LDR	LR, [SP, #0]
0x3D92	0xB001    ADD	SP, SP, #4
0x3D94	0x4770    BX	LR
0x3D96	0xBF00    NOP
0x3D98	0xB0004006  	UART1_BDH+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_012345.c, 403 :: 		
; _data start address is: 0 (R0)
0x3E10	0xB081    SUB	SP, SP, #4
0x3E12	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 404 :: 		
0x3E16	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3E18	0x4803    LDR	R0, [PC, #12]
0x3E1A	0xF7FEFC77  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 405 :: 		
L_end_UART2_Write:
0x3E1E	0xF8DDE000  LDR	LR, [SP, #0]
0x3E22	0xB001    ADD	SP, SP, #4
0x3E24	0x4770    BX	LR
0x3E26	0xBF00    NOP
0x3E28	0xC0004006  	UART2_BDH+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_012345.c, 412 :: 		
; _data start address is: 0 (R0)
0x3DF4	0xB081    SUB	SP, SP, #4
0x3DF6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 413 :: 		
0x3DFA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3DFC	0x4803    LDR	R0, [PC, #12]
0x3DFE	0xF7FEFC85  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 414 :: 		
L_end_UART3_Write:
0x3E02	0xF8DDE000  LDR	LR, [SP, #0]
0x3E06	0xB001    ADD	SP, SP, #4
0x3E08	0x4770    BX	LR
0x3E0A	0xBF00    NOP
0x3E0C	0xD0004006  	UART3_BDH+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_012345.c, 421 :: 		
; _data start address is: 0 (R0)
0x3DD8	0xB081    SUB	SP, SP, #4
0x3DDA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 422 :: 		
0x3DDE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3DE0	0x4803    LDR	R0, [PC, #12]
0x3DE2	0xF7FEFC93  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 423 :: 		
L_end_UART4_Write:
0x3DE6	0xF8DDE000  LDR	LR, [SP, #0]
0x3DEA	0xB001    ADD	SP, SP, #4
0x3DEC	0x4770    BX	LR
0x3DEE	0xBF00    NOP
0x3DF0	0xA000400E  	UART4_BDH+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_012345.c, 430 :: 		
; _data start address is: 0 (R0)
0x3F4C	0xB081    SUB	SP, SP, #4
0x3F4E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_012345.c, 431 :: 		
0x3F52	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3F54	0x4803    LDR	R0, [PC, #12]
0x3F56	0xF7FEFBD9  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 432 :: 		
L_end_UART5_Write:
0x3F5A	0xF8DDE000  LDR	LR, [SP, #0]
0x3F5E	0xB001    ADD	SP, SP, #4
0x3F60	0x4770    BX	LR
0x3F62	0xBF00    NOP
0x3F64	0xB000400E  	UART5_BDH+0
; end of _UART5_Write
_mp3_setVolume:
;Click_MP3_KINETIS.c, 47 :: 		void mp3_setVolume(uint8_t volumeLeft, uint8_t volumeRight)
; volumeRight start address is: 4 (R1)
; volumeLeft start address is: 0 (R0)
0x56B0	0xB081    SUB	SP, SP, #4
0x56B2	0xF8CDE000  STR	LR, [SP, #0]
; volumeRight end address is: 4 (R1)
; volumeLeft end address is: 0 (R0)
; volumeLeft start address is: 0 (R0)
; volumeRight start address is: 4 (R1)
;Click_MP3_KINETIS.c, 50 :: 		volume = ( volumeLeft << 8 ) + volumeRight;
0x56B6	0x0202    LSLS	R2, R0, #8
0x56B8	0xB292    UXTH	R2, R2
; volumeLeft end address is: 0 (R0)
0x56BA	0x1852    ADDS	R2, R2, R1
; volumeRight end address is: 4 (R1)
;Click_MP3_KINETIS.c, 51 :: 		mp3_cmdWrite(_MP3_VOL_ADDR, volume);
0x56BC	0xB291    UXTH	R1, R2
0x56BE	0x200B    MOVS	R0, __MP3_VOL_ADDR
0x56C0	0xF7FFFFCC  BL	_mp3_cmdWrite+0
;Click_MP3_KINETIS.c, 52 :: 		}
L_end_mp3_setVolume:
0x56C4	0xF8DDE000  LDR	LR, [SP, #0]
0x56C8	0xB001    ADD	SP, SP, #4
0x56CA	0x4770    BX	LR
; end of _mp3_setVolume
_Mmc_Set_Interface:
;__Lib_Mmc_SDHC.c, 244 :: 		
; interface start address is: 0 (R0)
0x53E0	0xB081    SUB	SP, SP, #4
; interface end address is: 0 (R0)
; interface start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 245 :: 		
0x53E2	0x2800    CMP	R0, #0
0x53E4	0xD121    BNE	L_Mmc_Set_Interface0
; interface end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 246 :: 		
0x53E6	0x4A23    LDR	R2, [PC, #140]
0x53E8	0x4923    LDR	R1, [PC, #140]
0x53EA	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 247 :: 		
0x53EC	0x4A23    LDR	R2, [PC, #140]
0x53EE	0x4924    LDR	R1, [PC, #144]
0x53F0	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 248 :: 		
0x53F2	0x4A24    LDR	R2, [PC, #144]
0x53F4	0x4924    LDR	R1, [PC, #144]
0x53F6	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 249 :: 		
0x53F8	0x4A24    LDR	R2, [PC, #144]
0x53FA	0x4925    LDR	R1, [PC, #148]
0x53FC	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 250 :: 		
0x53FE	0x4A25    LDR	R2, [PC, #148]
0x5400	0x4925    LDR	R1, [PC, #148]
0x5402	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 251 :: 		
0x5404	0x4A25    LDR	R2, [PC, #148]
0x5406	0x4926    LDR	R1, [PC, #152]
0x5408	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 252 :: 		
0x540A	0x4A26    LDR	R2, [PC, #152]
0x540C	0x4926    LDR	R1, [PC, #152]
0x540E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 253 :: 		
0x5410	0x4A26    LDR	R2, [PC, #152]
0x5412	0x4927    LDR	R1, [PC, #156]
0x5414	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 254 :: 		
0x5416	0x4A27    LDR	R2, [PC, #156]
0x5418	0x4927    LDR	R1, [PC, #156]
0x541A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 255 :: 		
0x541C	0x4A27    LDR	R2, [PC, #156]
0x541E	0x4928    LDR	R1, [PC, #160]
0x5420	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 256 :: 		
0x5422	0x4A28    LDR	R2, [PC, #160]
0x5424	0x4928    LDR	R1, [PC, #160]
0x5426	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 257 :: 		
0x5428	0xE022    B	L_Mmc_Set_Interface1
L_Mmc_Set_Interface0:
;__Lib_Mmc_SDHC.c, 258 :: 		
; interface start address is: 0 (R0)
0x542A	0x2801    CMP	R0, #1
0x542C	0xD120    BNE	L_Mmc_Set_Interface2
; interface end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 259 :: 		
0x542E	0x4A27    LDR	R2, [PC, #156]
0x5430	0x4911    LDR	R1, [PC, #68]
0x5432	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 260 :: 		
0x5434	0x4A26    LDR	R2, [PC, #152]
0x5436	0x4912    LDR	R1, [PC, #72]
0x5438	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 261 :: 		
0x543A	0x4A26    LDR	R2, [PC, #152]
0x543C	0x4912    LDR	R1, [PC, #72]
0x543E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 262 :: 		
0x5440	0x4A25    LDR	R2, [PC, #148]
0x5442	0x4913    LDR	R1, [PC, #76]
0x5444	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 263 :: 		
0x5446	0x4A25    LDR	R2, [PC, #148]
0x5448	0x4913    LDR	R1, [PC, #76]
0x544A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 264 :: 		
0x544C	0x4A24    LDR	R2, [PC, #144]
0x544E	0x4914    LDR	R1, [PC, #80]
0x5450	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 265 :: 		
0x5452	0x4A24    LDR	R2, [PC, #144]
0x5454	0x4914    LDR	R1, [PC, #80]
0x5456	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 266 :: 		
0x5458	0x4A23    LDR	R2, [PC, #140]
0x545A	0x4915    LDR	R1, [PC, #84]
0x545C	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 267 :: 		
0x545E	0x4A23    LDR	R2, [PC, #140]
0x5460	0x4915    LDR	R1, [PC, #84]
0x5462	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 268 :: 		
0x5464	0x4A22    LDR	R2, [PC, #136]
0x5466	0x4916    LDR	R1, [PC, #88]
0x5468	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 269 :: 		
0x546A	0x4A22    LDR	R2, [PC, #136]
0x546C	0x4916    LDR	R1, [PC, #88]
0x546E	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 270 :: 		
L_Mmc_Set_Interface2:
L_Mmc_Set_Interface1:
;__Lib_Mmc_SDHC.c, 271 :: 		
L_end_Mmc_Set_Interface:
0x5470	0xB001    ADD	SP, SP, #4
0x5472	0x4770    BX	LR
0x5474	0x34C90000  	__Lib_Mmc_SDHC_Mmc_Init_SPI+0
0x5478	0x02781FFF  	__Lib_Mmc_SDHC_Mmc_Init_Ptr+0
0x547C	0x2C550000  	__Lib_Mmc_SDHC_Mmc_Read_Sector_SPI+0
0x5480	0x02641FFF  	__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr+0
0x5484	0x2CF90000  	__Lib_Mmc_SDHC_Mmc_Write_Sector_SPI+0
0x5488	0x02741FFF  	__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr+0
0x548C	0x1A6D0000  	__Lib_Mmc_SDHC_Mmc_Read_Cid_SPI+0
0x5490	0x027C1FFF  	__Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr+0
0x5494	0x19F10000  	__Lib_Mmc_SDHC_Mmc_Read_Csd_SPI+0
0x5498	0x02801FFF  	__Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr+0
0x549C	0x21610000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI+0
0x54A0	0x026C1FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr+0
0x54A4	0x19990000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI+0
0x54A8	0x02681FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr+0
0x54AC	0x3C650000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI+0
0x54B0	0x02701FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr+0
0x54B4	0x19490000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI+0
0x54B8	0x02841FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr+0
0x54BC	0x1DBD0000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI+0
0x54C0	0x02881FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr+0
0x54C4	0x3C350000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI+0
0x54C8	0x028C1FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr+0
0x54CC	0x3BC50000  	__Lib_Mmc_SDHC_Mmc_Init_SDHC+0
0x54D0	0x33190000  	__Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC+0
0x54D4	0x30B10000  	__Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC+0
0x54D8	0x1D790000  	__Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC+0
0x54DC	0x20D90000  	__Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC+0
0x54E0	0x18D10000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC+0
0x54E4	0x20110000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC+0
0x54E8	0x3CF90000  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC+0
0x54EC	0x18590000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC+0
0x54F0	0x1CB10000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC+0
0x54F4	0x3D590000  	__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC+0
; end of _Mmc_Set_Interface
_mikrobus_logWrite:
;docking_station_HEXIWEAR.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x50D0	0xB083    SUB	SP, SP, #12
0x50D2	0xF8CDE000  STR	LR, [SP, #0]
0x50D6	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;docking_station_HEXIWEAR.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x50D8	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;docking_station_HEXIWEAR.c, 321 :: 		uint8_t row = 13;
0x50DA	0x220D    MOVS	R2, #13
0x50DC	0xF88D2008  STRB	R2, [SP, #8]
0x50E0	0x220A    MOVS	R2, #10
0x50E2	0xF88D2009  STRB	R2, [SP, #9]
;docking_station_HEXIWEAR.c, 322 :: 		uint8_t line = 10;
;docking_station_HEXIWEAR.c, 323 :: 		switch( format )
0x50E6	0xE01F    B	L_mikrobus_logWrite136
; format end address is: 4 (R1)
;docking_station_HEXIWEAR.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite138:
;docking_station_HEXIWEAR.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x50E8	0xF7FFFF06  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 327 :: 		break;
0x50EC	0xE023    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite139:
;docking_station_HEXIWEAR.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite140:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x50EE	0x7802    LDRB	R2, [R0, #0]
0x50F0	0xB12A    CBZ	R2, L_mikrobus_logWrite141
;docking_station_HEXIWEAR.c, 331 :: 		_log_write( ptr );
0x50F2	0x9001    STR	R0, [SP, #4]
0x50F4	0xF7FFFF00  BL	docking_station_HEXIWEAR__log_write+0
0x50F8	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 332 :: 		ptr++;
0x50FA	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x50FC	0xE7F7    B	L_mikrobus_logWrite140
L_mikrobus_logWrite141:
;docking_station_HEXIWEAR.c, 334 :: 		break;
0x50FE	0xE01A    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite142:
;docking_station_HEXIWEAR.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite143:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x5100	0x7802    LDRB	R2, [R0, #0]
0x5102	0xB12A    CBZ	R2, L_mikrobus_logWrite144
;docking_station_HEXIWEAR.c, 338 :: 		_log_write( ptr );
0x5104	0x9001    STR	R0, [SP, #4]
0x5106	0xF7FFFEF7  BL	docking_station_HEXIWEAR__log_write+0
0x510A	0x9801    LDR	R0, [SP, #4]
;docking_station_HEXIWEAR.c, 339 :: 		ptr++;
0x510C	0x1C40    ADDS	R0, R0, #1
;docking_station_HEXIWEAR.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x510E	0xE7F7    B	L_mikrobus_logWrite143
L_mikrobus_logWrite144:
;docking_station_HEXIWEAR.c, 341 :: 		_log_write( &row );
0x5110	0xAA02    ADD	R2, SP, #8
0x5112	0x4610    MOV	R0, R2
0x5114	0xF7FFFEF0  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 342 :: 		_log_write( &line );
0x5118	0xF10D0209  ADD	R2, SP, #9
0x511C	0x4610    MOV	R0, R2
0x511E	0xF7FFFEEB  BL	docking_station_HEXIWEAR__log_write+0
;docking_station_HEXIWEAR.c, 343 :: 		break;
0x5122	0xE008    B	L_mikrobus_logWrite137
;docking_station_HEXIWEAR.c, 344 :: 		default :
L_mikrobus_logWrite145:
;docking_station_HEXIWEAR.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x5124	0x2006    MOVS	R0, #6
0x5126	0xE007    B	L_end_mikrobus_logWrite
;docking_station_HEXIWEAR.c, 346 :: 		}
L_mikrobus_logWrite136:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x5128	0x2900    CMP	R1, #0
0x512A	0xD0DD    BEQ	L_mikrobus_logWrite138
0x512C	0x2901    CMP	R1, #1
0x512E	0xD0DE    BEQ	L_mikrobus_logWrite139
0x5130	0x2902    CMP	R1, #2
0x5132	0xD0E5    BEQ	L_mikrobus_logWrite142
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x5134	0xE7F6    B	L_mikrobus_logWrite145
L_mikrobus_logWrite137:
;docking_station_HEXIWEAR.c, 347 :: 		return 0;
0x5136	0x2000    MOVS	R0, #0
;docking_station_HEXIWEAR.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x5138	0xF8DDE000  LDR	LR, [SP, #0]
0x513C	0xB003    ADD	SP, SP, #12
0x513E	0x4770    BX	LR
; end of _mikrobus_logWrite
docking_station_HEXIWEAR__log_write:
;__ds_hexi_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x4EF8	0xB081    SUB	SP, SP, #4
0x4EFA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ds_hexi_log.c, 19 :: 		logger( *data_ );
0x4EFE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x4F00	0xB2CC    UXTB	R4, R1
0x4F02	0xB2A0    UXTH	R0, R4
0x4F04	0x4C03    LDR	R4, [PC, #12]
0x4F06	0x6824    LDR	R4, [R4, #0]
0x4F08	0x47A0    BLX	R4
;__ds_hexi_log.c, 20 :: 		return 0;
0x4F0A	0x2000    MOVS	R0, #0
;__ds_hexi_log.c, 21 :: 		}
L_end__log_write:
0x4F0C	0xF8DDE000  LDR	LR, [SP, #0]
0x4F10	0xB001    ADD	SP, SP, #4
0x4F12	0x4770    BX	LR
0x4F14	0x04941FFF  	_logger+0
; end of docking_station_HEXIWEAR__log_write
_Mmc_Fat_Init:
;__Lib_MmcFat16.c, 2135 :: 		
0x5140	0xB082    SUB	SP, SP, #8
0x5142	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2137 :: 		
; rslt start address is: 8 (R2)
0x5146	0x2200    MOVS	R2, #0
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2140 :: 		
L_Mmc_Fat_Init326:
;__Lib_MmcFat16.c, 2142 :: 		
; rslt start address is: 8 (R2)
0x5148	0xF88D2004  STRB	R2, [SP, #4]
0x514C	0xF7FFFEC8  BL	_Mmc_Init+0
0x5150	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_MmcFat16.c, 2143 :: 		
0x5154	0x1C51    ADDS	R1, R2, #1
; rslt end address is: 8 (R2)
; rslt start address is: 4 (R1)
;__Lib_MmcFat16.c, 2145 :: 		
0x5156	0xB2C0    UXTB	R0, R0
0x5158	0xB118    CBZ	R0, L__Mmc_Fat_Init462
0x515A	0x2932    CMP	R1, #50
0x515C	0xD201    BCS	L__Mmc_Fat_Init461
0x515E	0xB2CA    UXTB	R2, R1
0x5160	0xE7F2    B	L_Mmc_Fat_Init326
L__Mmc_Fat_Init462:
L__Mmc_Fat_Init461:
;__Lib_MmcFat16.c, 2147 :: 		
0x5162	0x2932    CMP	R1, #50
0x5164	0xD301    BCC	L_Mmc_Fat_Init331
; rslt end address is: 4 (R1)
;__Lib_MmcFat16.c, 2148 :: 		
0x5166	0x20FF    MOVS	R0, #255
0x5168	0xE003    B	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init331:
;__Lib_MmcFat16.c, 2149 :: 		
0x516A	0xF7FFF8E9  BL	_Mmc_Init_Vars+0
;__Lib_MmcFat16.c, 2152 :: 		
0x516E	0xF7FFF97B  BL	__Lib_MmcFat16_Mmc_Fat_Get_Info+0
;__Lib_MmcFat16.c, 2153 :: 		
;__Lib_MmcFat16.c, 2154 :: 		
L_end_Mmc_Fat_Init:
0x5172	0xF8DDE000  LDR	LR, [SP, #0]
0x5176	0xB002    ADD	SP, SP, #8
0x5178	0x4770    BX	LR
; end of _Mmc_Fat_Init
_Mmc_Init:
;__Lib_Mmc_SDHC.c, 196 :: 		
0x4EE0	0xB081    SUB	SP, SP, #4
0x4EE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 197 :: 		
0x4EE6	0x4C03    LDR	R4, [PC, #12]
0x4EE8	0x6824    LDR	R4, [R4, #0]
0x4EEA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 198 :: 		
L_end_Mmc_Init:
0x4EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x4EF0	0xB001    ADD	SP, SP, #4
0x4EF2	0x4770    BX	LR
0x4EF4	0x02781FFF  	__Lib_Mmc_SDHC_Mmc_Init_Ptr+0
; end of _Mmc_Init
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x3F98	0xB081    SUB	SP, SP, #4
0x3F9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x3F9E	0x4803    LDR	R0, [PC, #12]
0x3FA0	0xF7FEFAE0  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x3FA4	0xF8DDE000  LDR	LR, [SP, #0]
0x3FA8	0xB001    ADD	SP, SP, #4
0x3FAA	0x4770    BX	LR
0x3FAC	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x2564	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x2566	0x1D01    ADDS	R1, R0, #4
0x2568	0x780A    LDRB	R2, [R1, #0]
0x256A	0xF3C21140  UBFX	R1, R2, #5, #1
0x256E	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x2570	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x2572	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x2574	0x7809    LDRB	R1, [R1, #0]
0x2576	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x2578	0xB001    ADD	SP, SP, #4
0x257A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x3F80	0xB081    SUB	SP, SP, #4
0x3F82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x3F86	0x4803    LDR	R0, [PC, #12]
0x3F88	0xF7FEFD6C  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x3F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x3F90	0xB001    ADD	SP, SP, #4
0x3F92	0x4770    BX	LR
0x3F94	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x2A64	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x2A66	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x2A68	0x7809    LDRB	R1, [R1, #0]
0x2A6A	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x2A6E	0xB001    ADD	SP, SP, #4
0x2A70	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x3F68	0xB081    SUB	SP, SP, #4
0x3F6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x3F6E	0x4803    LDR	R0, [PC, #12]
0x3F70	0xF7FFF88A  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x3F74	0xF8DDE000  LDR	LR, [SP, #0]
0x3F78	0xB001    ADD	SP, SP, #4
0x3F7A	0x4770    BX	LR
0x3F7C	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x3088	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x308A	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x308C	0x7809    LDRB	R1, [R1, #0]
0x308E	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x3092	0xB001    ADD	SP, SP, #4
0x3094	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x3FE0	0xB081    SUB	SP, SP, #4
0x3FE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x3FE6	0x4803    LDR	R0, [PC, #12]
0x3FE8	0xF7FEFABC  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x3FEC	0xF8DDE000  LDR	LR, [SP, #0]
0x3FF0	0xB001    ADD	SP, SP, #4
0x3FF2	0x4770    BX	LR
0x3FF4	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x3FC8	0xB081    SUB	SP, SP, #4
0x3FCA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x3FCE	0x4803    LDR	R0, [PC, #12]
0x3FD0	0xF7FEFD48  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x3FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x3FD8	0xB001    ADD	SP, SP, #4
0x3FDA	0x4770    BX	LR
0x3FDC	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x3FB0	0xB081    SUB	SP, SP, #4
0x3FB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x3FB6	0x4803    LDR	R0, [PC, #12]
0x3FB8	0xF7FFF866  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x3FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x3FC0	0xB001    ADD	SP, SP, #4
0x3FC2	0x4770    BX	LR
0x3FC4	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x33A8	0xB081    SUB	SP, SP, #4
0x33AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x33AE	0x4803    LDR	R0, [PC, #12]
0x33B0	0xF7FFF8D8  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x33B4	0xF8DDE000  LDR	LR, [SP, #0]
0x33B8	0xB001    ADD	SP, SP, #4
0x33BA	0x4770    BX	LR
0x33BC	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x3408	0xB081    SUB	SP, SP, #4
0x340A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x340E	0x4803    LDR	R0, [PC, #12]
0x3410	0xF7FFFB28  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x3414	0xF8DDE000  LDR	LR, [SP, #0]
0x3418	0xB001    ADD	SP, SP, #4
0x341A	0x4770    BX	LR
0x341C	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x3438	0xB081    SUB	SP, SP, #4
0x343A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x343E	0x4803    LDR	R0, [PC, #12]
0x3440	0xF7FFFE22  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x3444	0xF8DDE000  LDR	LR, [SP, #0]
0x3448	0xB001    ADD	SP, SP, #4
0x344A	0x4770    BX	LR
0x344C	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x3420	0xB081    SUB	SP, SP, #4
0x3422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x3426	0x4803    LDR	R0, [PC, #12]
0x3428	0xF7FFF89C  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x342C	0xF8DDE000  LDR	LR, [SP, #0]
0x3430	0xB001    ADD	SP, SP, #4
0x3432	0x4770    BX	LR
0x3434	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x33F0	0xB081    SUB	SP, SP, #4
0x33F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x33F6	0x4803    LDR	R0, [PC, #12]
0x33F8	0xF7FFFB34  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x33FC	0xF8DDE000  LDR	LR, [SP, #0]
0x3400	0xB001    ADD	SP, SP, #4
0x3402	0x4770    BX	LR
0x3404	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x3450	0xB081    SUB	SP, SP, #4
0x3452	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x3456	0x4803    LDR	R0, [PC, #12]
0x3458	0xF7FFFE16  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x345C	0xF8DDE000  LDR	LR, [SP, #0]
0x3460	0xB001    ADD	SP, SP, #4
0x3462	0x4770    BX	LR
0x3464	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x3498	0xB081    SUB	SP, SP, #4
0x349A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x349E	0x4803    LDR	R0, [PC, #12]
0x34A0	0xF7FFF860  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x34A4	0xF8DDE000  LDR	LR, [SP, #0]
0x34A8	0xB001    ADD	SP, SP, #4
0x34AA	0x4770    BX	LR
0x34AC	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x33D8	0xB081    SUB	SP, SP, #4
0x33DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x33DE	0x4803    LDR	R0, [PC, #12]
0x33E0	0xF7FFFB40  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x33E4	0xF8DDE000  LDR	LR, [SP, #0]
0x33E8	0xB001    ADD	SP, SP, #4
0x33EA	0x4770    BX	LR
0x33EC	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x33C0	0xB081    SUB	SP, SP, #4
0x33C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x33C6	0x4803    LDR	R0, [PC, #12]
0x33C8	0xF7FFFE5E  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x33CC	0xF8DDE000  LDR	LR, [SP, #0]
0x33D0	0xB001    ADD	SP, SP, #4
0x33D2	0x4770    BX	LR
0x33D4	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x34B0	0xB081    SUB	SP, SP, #4
0x34B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x34B6	0x4803    LDR	R0, [PC, #12]
0x34B8	0xF7FFF854  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x34BC	0xF8DDE000  LDR	LR, [SP, #0]
0x34C0	0xB001    ADD	SP, SP, #4
0x34C2	0x4770    BX	LR
0x34C4	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x3468	0xB081    SUB	SP, SP, #4
0x346A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x346E	0x4803    LDR	R0, [PC, #12]
0x3470	0xF7FFFAF8  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x3474	0xF8DDE000  LDR	LR, [SP, #0]
0x3478	0xB001    ADD	SP, SP, #4
0x347A	0x4770    BX	LR
0x347C	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x3480	0xB081    SUB	SP, SP, #4
0x3482	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x3486	0x4803    LDR	R0, [PC, #12]
0x3488	0xF7FFFDFE  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x348C	0xF8DDE000  LDR	LR, [SP, #0]
0x3490	0xB001    ADD	SP, SP, #4
0x3492	0x4770    BX	LR
0x3494	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
__Lib_Mmc_SDHC_Mmc_Init_SPI:
;__Lib_Mmc_SDHC.c, 408 :: 		
0x34C8	0xB083    SUB	SP, SP, #12
0x34CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 412 :: 		
0x34CE	0x2105    MOVS	R1, #5
0x34D0	0x483C    LDR	R0, [PC, #240]
0x34D2	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 415 :: 		
0x34D4	0xF24F00C0  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDHC.c, 416 :: 		
0x34D8	0xF2C4000F  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc_SDHC.c, 417 :: 		
0x34DC	0xF04F0101  MOV	R1, #1
;__Lib_Mmc_SDHC.c, 418 :: 		
0x34E0	0xEA4F1101  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc_SDHC.c, 420 :: 		
0x34E4	0x4A38    LDR	R2, [PC, #224]
0x34E6	0xF7FEFE65  BL	_GPIO_Config+0
;__Lib_Mmc_SDHC.c, 422 :: 		
0x34EA	0xF7FFF91F  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 425 :: 		
; cnt start address is: 4 (R1)
0x34EE	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L___Lib_Mmc_SDHC_Mmc_Init_SPI22:
; cnt start address is: 4 (R1)
0x34F0	0x290A    CMP	R1, #10
0x34F2	0xD20A    BCS	L___Lib_Mmc_SDHC_Mmc_Init_SPI23
;__Lib_Mmc_SDHC.c, 426 :: 		
0x34F4	0xF8AD1004  STRH	R1, [SP, #4]
0x34F8	0x20FF    MOVS	R0, #255
0x34FA	0x4C34    LDR	R4, [PC, #208]
0x34FC	0x6824    LDR	R4, [R4, #0]
0x34FE	0x47A0    BLX	R4
0x3500	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 425 :: 		
0x3504	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 426 :: 		
0x3506	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x3508	0xE7F2    B	L___Lib_Mmc_SDHC_Mmc_Init_SPI22
L___Lib_Mmc_SDHC_Mmc_Init_SPI23:
;__Lib_Mmc_SDHC.c, 430 :: 		
0x350A	0xF7FFF9D7  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 432 :: 		
0x350E	0x2295    MOVS	R2, #149
0x3510	0x2100    MOVS	R1, #0
0x3512	0x2000    MOVS	R0, #0
0x3514	0xF7FFFB3E  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x3518	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 433 :: 		
0x351C	0xF7FFF906  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 436 :: 		
0x3520	0xF8BD0008  LDRH	R0, [SP, #8]
0x3524	0x2801    CMP	R0, #1
0x3526	0xD001    BEQ	L___Lib_Mmc_SDHC_Mmc_Init_SPI25
;__Lib_Mmc_SDHC.c, 437 :: 		
0x3528	0x2001    MOVS	R0, #1
0x352A	0xE046    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHC_Mmc_Init_SPI25:
;__Lib_Mmc_SDHC.c, 439 :: 		
0x352C	0xF7FFF9C6  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 440 :: 		
0x3530	0x2287    MOVS	R2, #135
0x3532	0xF24011AA  MOVW	R1, #426
0x3536	0x2008    MOVS	R0, #8
0x3538	0xF7FFFB2C  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x353C	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 442 :: 		
0x3540	0x20FF    MOVS	R0, #255
0x3542	0x4C22    LDR	R4, [PC, #136]
0x3544	0x6824    LDR	R4, [R4, #0]
0x3546	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 443 :: 		
0x3548	0x20FF    MOVS	R0, #255
0x354A	0x4C20    LDR	R4, [PC, #128]
0x354C	0x6824    LDR	R4, [R4, #0]
0x354E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 444 :: 		
0x3550	0x20FF    MOVS	R0, #255
0x3552	0x4C1E    LDR	R4, [PC, #120]
0x3554	0x6824    LDR	R4, [R4, #0]
0x3556	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 445 :: 		
0x3558	0x20FF    MOVS	R0, #255
0x355A	0x4C1C    LDR	R4, [PC, #112]
0x355C	0x6824    LDR	R4, [R4, #0]
0x355E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 446 :: 		
0x3560	0xF7FFF8E4  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 449 :: 		
0x3564	0xF8BD0008  LDRH	R0, [SP, #8]
0x3568	0x2801    CMP	R0, #1
0x356A	0xD007    BEQ	L___Lib_Mmc_SDHC_Mmc_Init_SPI26
;__Lib_Mmc_SDHC.c, 451 :: 		
0x356C	0x2001    MOVS	R0, #1
0x356E	0xF7FFFA81  BL	__Lib_Mmc_SDHC_Mmc_UnIdle_SPI+0
0x3572	0xB110    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Init_SPI27
;__Lib_Mmc_SDHC.c, 452 :: 		
0x3574	0x2000    MOVS	R0, #0
0x3576	0xF7FFFA7D  BL	__Lib_Mmc_SDHC_Mmc_UnIdle_SPI+0
L___Lib_Mmc_SDHC_Mmc_Init_SPI27:
;__Lib_Mmc_SDHC.c, 453 :: 		
0x357A	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Init_SPI28
L___Lib_Mmc_SDHC_Mmc_Init_SPI26:
;__Lib_Mmc_SDHC.c, 456 :: 		
0x357C	0x2002    MOVS	R0, #2
0x357E	0xF7FFFA79  BL	__Lib_Mmc_SDHC_Mmc_UnIdle_SPI+0
;__Lib_Mmc_SDHC.c, 457 :: 		
L___Lib_Mmc_SDHC_Mmc_Init_SPI28:
;__Lib_Mmc_SDHC.c, 460 :: 		
0x3582	0x4810    LDR	R0, [PC, #64]
0x3584	0x7800    LDRB	R0, [R0, #0]
0x3586	0x2805    CMP	R0, #5
0x3588	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Init_SPI29
;__Lib_Mmc_SDHC.c, 461 :: 		
0x358A	0x2002    MOVS	R0, #2
0x358C	0xE015    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHC_Mmc_Init_SPI29:
;__Lib_Mmc_SDHC.c, 463 :: 		
0x358E	0x480D    LDR	R0, [PC, #52]
0x3590	0x7800    LDRB	R0, [R0, #0]
0x3592	0x2804    CMP	R0, #4
0x3594	0xD010    BEQ	L___Lib_Mmc_SDHC_Mmc_Init_SPI30
;__Lib_Mmc_SDHC.c, 465 :: 		
0x3596	0xF7FFF991  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 467 :: 		
0x359A	0x22FF    MOVS	R2, #255
0x359C	0xF2402100  MOVW	R1, #512
0x35A0	0x2010    MOVS	R0, #16
0x35A2	0xF7FFFAF7  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x35A6	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 468 :: 		
0x35AA	0xF7FFF8BF  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 470 :: 		
0x35AE	0xF8BD0008  LDRH	R0, [SP, #8]
0x35B2	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Init_SPI31
;__Lib_Mmc_SDHC.c, 471 :: 		
0x35B4	0x2003    MOVS	R0, #3
0x35B6	0xE000    B	L_end_Mmc_Init_SPI
L___Lib_Mmc_SDHC_Mmc_Init_SPI31:
;__Lib_Mmc_SDHC.c, 472 :: 		
L___Lib_Mmc_SDHC_Mmc_Init_SPI30:
;__Lib_Mmc_SDHC.c, 474 :: 		
0x35B8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 475 :: 		
L_end_Mmc_Init_SPI:
0x35BA	0xF8DDE000  LDR	LR, [SP, #0]
0x35BE	0xB003    ADD	SP, SP, #12
0x35C0	0x4770    BX	LR
0x35C2	0xBF00    NOP
0x35C4	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
0x35C8	0x01040004  	#262404
0x35CC	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Init_SPI
_SPI0_Read:
;__Lib_SPI_012.c, 654 :: 		
; dataOut start address is: 0 (R0)
0x27CC	0xB081    SUB	SP, SP, #4
0x27CE	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 655 :: 		
0x27D2	0x4917    LDR	R1, [PC, #92]
0x27D4	0x6809    LDR	R1, [R1, #0]
0x27D6	0xF0410201  ORR	R2, R1, #1
0x27DA	0x4915    LDR	R1, [PC, #84]
0x27DC	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 656 :: 		
0x27DE	0x4914    LDR	R1, [PC, #80]
0x27E0	0x680A    LDR	R2, [R1, #0]
0x27E2	0xF46F6140  MVN	R1, #3072
0x27E6	0xEA020101  AND	R1, R2, R1, LSL #0
0x27EA	0xF4416240  ORR	R2, R1, #3072
0x27EE	0x4910    LDR	R1, [PC, #64]
0x27F0	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 657 :: 		
0x27F2	0x4A10    LDR	R2, [PC, #64]
0x27F4	0x4910    LDR	R1, [PC, #64]
0x27F6	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 658 :: 		
0x27F8	0x4910    LDR	R1, [PC, #64]
0x27FA	0x680A    LDR	R2, [R1, #0]
0x27FC	0x4910    LDR	R1, [PC, #64]
0x27FE	0x400A    ANDS	R2, R1
0x2800	0x490E    LDR	R1, [PC, #56]
0x2802	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 659 :: 		
0x2804	0x490A    LDR	R1, [PC, #40]
0x2806	0x680A    LDR	R2, [R1, #0]
0x2808	0xF06F0101  MVN	R1, #1
0x280C	0x400A    ANDS	R2, R1
0x280E	0x4908    LDR	R1, [PC, #32]
0x2810	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 661 :: 		
0x2812	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x2814	0xF04F6180  MOV	R1, #67108864
0x2818	0x4805    LDR	R0, [PC, #20]
0x281A	0xF000FA05  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 662 :: 		
0x281E	0x4804    LDR	R0, [PC, #16]
0x2820	0xF7FEFC44  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x2824	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 663 :: 		
L_end_SPI0_Read:
0x2826	0xF8DDE000  LDR	LR, [SP, #0]
0x282A	0xB001    ADD	SP, SP, #4
0x282C	0x4770    BX	LR
0x282E	0xBF00    NOP
0x2830	0xC0004002  	SPI0_MCR+0
0x2834	0x00009A0A  	#-1710620672
0x2838	0xC02C4002  	SPI0_MCR+44
0x283C	0xC0084002  	SPI0_MCR+8
0x2840	0xFFFF0000  	#65535
; end of _SPI0_Read
__Lib_SPI_012_SPI_Hal_ReadBlocking:
;__Lib_SPI_012.c, 629 :: 		
; spiBase start address is: 0 (R0)
0x10AC	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 634 :: 		
L___Lib_SPI_012_SPI_Hal_ReadBlocking22:
; spiBase start address is: 0 (R0)
0x10AE	0xF200012C  ADDW	R1, R0, #44
0x10B2	0x680A    LDR	R2, [R1, #0]
0x10B4	0xF3C24140  UBFX	R1, R2, #17, #1
0x10B8	0xB901    CBNZ	R1, L___Lib_SPI_012_SPI_Hal_ReadBlocking23
;__Lib_SPI_012.c, 636 :: 		
0x10BA	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_ReadBlocking22
L___Lib_SPI_012_SPI_Hal_ReadBlocking23:
;__Lib_SPI_012.c, 638 :: 		
0x10BC	0xF2000138  ADDW	R1, R0, #56
0x10C0	0x6809    LDR	R1, [R1, #0]
; receiveVal start address is: 12 (R3)
0x10C2	0xB28B    UXTH	R3, R1
;__Lib_SPI_012.c, 640 :: 		
0x10C4	0xF200022C  ADDW	R2, R0, #44
; spiBase end address is: 0 (R0)
0x10C8	0xF44F3100  MOV	R1, #131072
0x10CC	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 642 :: 		
0x10CE	0xB298    UXTH	R0, R3
; receiveVal end address is: 12 (R3)
;__Lib_SPI_012.c, 643 :: 		
L_end_SPI_Hal_ReadBlocking:
0x10D0	0xB001    ADD	SP, SP, #4
0x10D2	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_ReadBlocking
_SPI1_Read:
;__Lib_SPI_012.c, 671 :: 		
; dataOut start address is: 0 (R0)
0x2844	0xB081    SUB	SP, SP, #4
0x2846	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 672 :: 		
0x284A	0x4917    LDR	R1, [PC, #92]
0x284C	0x6809    LDR	R1, [R1, #0]
0x284E	0xF0410201  ORR	R2, R1, #1
0x2852	0x4915    LDR	R1, [PC, #84]
0x2854	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 673 :: 		
0x2856	0x4914    LDR	R1, [PC, #80]
0x2858	0x680A    LDR	R2, [R1, #0]
0x285A	0xF46F6140  MVN	R1, #3072
0x285E	0xEA020101  AND	R1, R2, R1, LSL #0
0x2862	0xF4416240  ORR	R2, R1, #3072
0x2866	0x4910    LDR	R1, [PC, #64]
0x2868	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 674 :: 		
0x286A	0x4A10    LDR	R2, [PC, #64]
0x286C	0x4910    LDR	R1, [PC, #64]
0x286E	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 675 :: 		
0x2870	0x4910    LDR	R1, [PC, #64]
0x2872	0x680A    LDR	R2, [R1, #0]
0x2874	0x4910    LDR	R1, [PC, #64]
0x2876	0x400A    ANDS	R2, R1
0x2878	0x490E    LDR	R1, [PC, #56]
0x287A	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 676 :: 		
0x287C	0x490A    LDR	R1, [PC, #40]
0x287E	0x680A    LDR	R2, [R1, #0]
0x2880	0xF06F0101  MVN	R1, #1
0x2884	0x400A    ANDS	R2, R1
0x2886	0x4908    LDR	R1, [PC, #32]
0x2888	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 678 :: 		
0x288A	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x288C	0xF04F6180  MOV	R1, #67108864
0x2890	0x4805    LDR	R0, [PC, #20]
0x2892	0xF000F9C9  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 679 :: 		
0x2896	0x4804    LDR	R0, [PC, #16]
0x2898	0xF7FEFC08  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x289C	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 680 :: 		
L_end_SPI1_Read:
0x289E	0xF8DDE000  LDR	LR, [SP, #0]
0x28A2	0xB001    ADD	SP, SP, #4
0x28A4	0x4770    BX	LR
0x28A6	0xBF00    NOP
0x28A8	0xD0004002  	SPI1_MCR+0
0x28AC	0x00009A0A  	#-1710620672
0x28B0	0xD02C4002  	SPI1_MCR+44
0x28B4	0xD0084002  	SPI1_MCR+8
0x28B8	0xFFFF0000  	#65535
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_012.c, 688 :: 		
; dataOut start address is: 0 (R0)
0x2754	0xB081    SUB	SP, SP, #4
0x2756	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 689 :: 		
0x275A	0x4917    LDR	R1, [PC, #92]
0x275C	0x6809    LDR	R1, [R1, #0]
0x275E	0xF0410201  ORR	R2, R1, #1
0x2762	0x4915    LDR	R1, [PC, #84]
0x2764	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 690 :: 		
0x2766	0x4914    LDR	R1, [PC, #80]
0x2768	0x680A    LDR	R2, [R1, #0]
0x276A	0xF46F6140  MVN	R1, #3072
0x276E	0xEA020101  AND	R1, R2, R1, LSL #0
0x2772	0xF4416240  ORR	R2, R1, #3072
0x2776	0x4910    LDR	R1, [PC, #64]
0x2778	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 691 :: 		
0x277A	0x4A10    LDR	R2, [PC, #64]
0x277C	0x4910    LDR	R1, [PC, #64]
0x277E	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 692 :: 		
0x2780	0x4910    LDR	R1, [PC, #64]
0x2782	0x680A    LDR	R2, [R1, #0]
0x2784	0x4910    LDR	R1, [PC, #64]
0x2786	0x400A    ANDS	R2, R1
0x2788	0x490E    LDR	R1, [PC, #56]
0x278A	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 693 :: 		
0x278C	0x490A    LDR	R1, [PC, #40]
0x278E	0x680A    LDR	R2, [R1, #0]
0x2790	0xF06F0101  MVN	R1, #1
0x2794	0x400A    ANDS	R2, R1
0x2796	0x4908    LDR	R1, [PC, #32]
0x2798	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 695 :: 		
0x279A	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x279C	0xF04F6180  MOV	R1, #67108864
0x27A0	0x4805    LDR	R0, [PC, #20]
0x27A2	0xF000FA41  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 696 :: 		
0x27A6	0x4804    LDR	R0, [PC, #16]
0x27A8	0xF7FEFC80  BL	__Lib_SPI_012_SPI_Hal_ReadBlocking+0
0x27AC	0xB280    UXTH	R0, R0
;__Lib_SPI_012.c, 697 :: 		
L_end_SPI2_Read:
0x27AE	0xF8DDE000  LDR	LR, [SP, #0]
0x27B2	0xB001    ADD	SP, SP, #4
0x27B4	0x4770    BX	LR
0x27B6	0xBF00    NOP
0x27B8	0xC000400A  	SPI2_MCR+0
0x27BC	0x00009A0A  	#-1710620672
0x27C0	0xC02C400A  	SPI2_MCR+44
0x27C4	0xC008400A  	SPI2_MCR+8
0x27C8	0xFFFF0000  	#65535
; end of _SPI2_Read
__Lib_Mmc_SDHC_Mmc_DeSelect_SPI:
;__Lib_Mmc_SDHC.c, 299 :: 		
0x272C	0xB081    SUB	SP, SP, #4
0x272E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 301 :: 		
0x2732	0x2101    MOVS	R1, #1
0x2734	0xB249    SXTB	R1, R1
0x2736	0x4805    LDR	R0, [PC, #20]
0x2738	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 305 :: 		
0x273A	0x20FF    MOVS	R0, #255
0x273C	0x4C04    LDR	R4, [PC, #16]
0x273E	0x6824    LDR	R4, [R4, #0]
0x2740	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 306 :: 		
L_end_Mmc_DeSelect_SPI:
0x2742	0xF8DDE000  LDR	LR, [SP, #0]
0x2746	0xB001    ADD	SP, SP, #4
0x2748	0x4770    BX	LR
0x274A	0xBF00    NOP
0x274C	0x181043FE  	Mmc_Chip_Select+0
0x2750	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_DeSelect_SPI
__Lib_Mmc_SDHC_Mmc_Select_SPI:
;__Lib_Mmc_SDHC.c, 281 :: 		
0x28BC	0xB081    SUB	SP, SP, #4
;__Lib_Mmc_SDHC.c, 283 :: 		
0x28BE	0x2100    MOVS	R1, #0
0x28C0	0xB249    SXTB	R1, R1
0x28C2	0x4802    LDR	R0, [PC, #8]
0x28C4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 293 :: 		
L_end_Mmc_Select_SPI:
0x28C6	0xB001    ADD	SP, SP, #4
0x28C8	0x4770    BX	LR
0x28CA	0xBF00    NOP
0x28CC	0x181043FE  	Mmc_Chip_Select+0
; end of __Lib_Mmc_SDHC_Mmc_Select_SPI
__Lib_Mmc_SDHC_Mmc_Send_Command_SPI:
;__Lib_Mmc_SDHC.c, 313 :: 		
; partial_cmm start address is: 0 (R0)
0x2B94	0xB084    SUB	SP, SP, #16
0x2B96	0xF8CDE000  STR	LR, [SP, #0]
0x2B9A	0x9102    STR	R1, [SP, #8]
0x2B9C	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 317 :: 		
0x2BA0	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x2BA4	0xB2A0    UXTH	R0, R4
0x2BA6	0x4C1F    LDR	R4, [PC, #124]
0x2BA8	0x6824    LDR	R4, [R4, #0]
0x2BAA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 318 :: 		
0x2BAC	0xAB02    ADD	R3, SP, #8
0x2BAE	0x1CDB    ADDS	R3, R3, #3
0x2BB0	0x781B    LDRB	R3, [R3, #0]
0x2BB2	0xB2DC    UXTB	R4, R3
0x2BB4	0xB2A0    UXTH	R0, R4
0x2BB6	0x4C1B    LDR	R4, [PC, #108]
0x2BB8	0x6824    LDR	R4, [R4, #0]
0x2BBA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 319 :: 		
0x2BBC	0xAB02    ADD	R3, SP, #8
0x2BBE	0x1C9B    ADDS	R3, R3, #2
0x2BC0	0x781B    LDRB	R3, [R3, #0]
0x2BC2	0xB2DC    UXTB	R4, R3
0x2BC4	0xB2A0    UXTH	R0, R4
0x2BC6	0x4C17    LDR	R4, [PC, #92]
0x2BC8	0x6824    LDR	R4, [R4, #0]
0x2BCA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 320 :: 		
0x2BCC	0xAB02    ADD	R3, SP, #8
0x2BCE	0x1C5B    ADDS	R3, R3, #1
0x2BD0	0x781B    LDRB	R3, [R3, #0]
0x2BD2	0xB2DC    UXTB	R4, R3
0x2BD4	0xB2A0    UXTH	R0, R4
0x2BD6	0x4C13    LDR	R4, [PC, #76]
0x2BD8	0x6824    LDR	R4, [R4, #0]
0x2BDA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 321 :: 		
0x2BDC	0xAB02    ADD	R3, SP, #8
0x2BDE	0x781B    LDRB	R3, [R3, #0]
0x2BE0	0xB2DC    UXTB	R4, R3
0x2BE2	0xB2A0    UXTH	R0, R4
0x2BE4	0x4C0F    LDR	R4, [PC, #60]
0x2BE6	0x6824    LDR	R4, [R4, #0]
0x2BE8	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 322 :: 		
0x2BEA	0xF89D000C  LDRB	R0, [SP, #12]
0x2BEE	0x4C0D    LDR	R4, [PC, #52]
0x2BF0	0x6824    LDR	R4, [R4, #0]
0x2BF2	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 325 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x2BF4	0x2100    MOVS	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 326 :: 		
L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI3:
;__Lib_Mmc_SDHC.c, 327 :: 		
; timeout start address is: 4 (R1)
0x2BF6	0xF8AD1004  STRH	R1, [SP, #4]
0x2BFA	0x20FF    MOVS	R0, #255
0x2BFC	0x4C09    LDR	R4, [PC, #36]
0x2BFE	0x6824    LDR	R4, [R4, #0]
0x2C00	0x47A0    BLX	R4
0x2C02	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x2C06	0xB282    UXTH	R2, R0
;__Lib_Mmc_SDHC.c, 328 :: 		
0x2C08	0x1C4B    ADDS	R3, R1, #1
0x2C0A	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 329 :: 		
0x2C0C	0xF0000380  AND	R3, R0, #128
0x2C10	0xB29B    UXTH	R3, R3
0x2C12	0xB113    CBZ	R3, L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI363
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x2C14	0x2964    CMP	R1, #100
0x2C16	0xD200    BCS	L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI362
; timeout end address is: 4 (R1)
0x2C18	0xE7ED    B	L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI3
L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI363:
L___Lib_Mmc_SDHC_Mmc_Send_Command_SPI362:
;__Lib_Mmc_SDHC.c, 331 :: 		
0x2C1A	0xB290    UXTH	R0, R2
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 332 :: 		
L_end_Mmc_Send_Command_SPI:
0x2C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x2C20	0xB004    ADD	SP, SP, #16
0x2C22	0x4770    BX	LR
0x2C24	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Send_Command_SPI
__Lib_Mmc_SDHC_Mmc_UnIdle_SPI:
;__Lib_Mmc_SDHC.c, 338 :: 		
0x2A74	0xB084    SUB	SP, SP, #16
0x2A76	0xF8CDE000  STR	LR, [SP, #0]
0x2A7A	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 342 :: 		
0x2A7E	0x2100    MOVS	R1, #0
0x2A80	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI8:
0x2A84	0xF8BD2004  LDRH	R2, [SP, #4]
0x2A88	0xF2427110  MOVW	R1, #10000
0x2A8C	0x428A    CMP	R2, R1
0x2A8E	0xF0808077  BCS	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDHC.c, 343 :: 		
0x2A92	0xF89D100C  LDRB	R1, [SP, #12]
0x2A96	0xB999    CBNZ	R1, L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI11
;__Lib_Mmc_SDHC.c, 344 :: 		
0x2A98	0xF7FFFF10  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 346 :: 		
0x2A9C	0x22FF    MOVS	R2, #255
0x2A9E	0x2100    MOVS	R1, #0
0x2AA0	0x2001    MOVS	R0, #1
0x2AA2	0xF000F877  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x2AA6	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDHC.c, 347 :: 		
0x2AAA	0xF7FFFE3F  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 348 :: 		
0x2AAE	0xF8BD1006  LDRH	R1, [SP, #6]
0x2AB2	0xB921    CBNZ	R1, L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI12
;__Lib_Mmc_SDHC.c, 350 :: 		
0x2AB4	0x2200    MOVS	R2, #0
0x2AB6	0x4935    LDR	R1, [PC, #212]
0x2AB8	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 351 :: 		
0x2ABA	0x2000    MOVS	R0, #0
0x2ABC	0xE061    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHC.c, 352 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI12:
;__Lib_Mmc_SDHC.c, 353 :: 		
0x2ABE	0xE059    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI13
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI11:
;__Lib_Mmc_SDHC.c, 355 :: 		
0x2AC0	0xF7FFFEFC  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 358 :: 		
0x2AC4	0x22FF    MOVS	R2, #255
0x2AC6	0x2100    MOVS	R1, #0
0x2AC8	0x2037    MOVS	R0, #55
0x2ACA	0xF000F863  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x2ACE	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDHC.c, 359 :: 		
0x2AD2	0xF7FFFE2B  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 360 :: 		
0x2AD6	0xF8BD1006  LDRH	R1, [SP, #6]
0x2ADA	0x2901    CMP	R1, #1
0x2ADC	0xD149    BNE	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI14
;__Lib_Mmc_SDHC.c, 362 :: 		
0x2ADE	0xF7FFFEED  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 364 :: 		
0x2AE2	0x22FF    MOVS	R2, #255
0x2AE4	0xF04F4180  MOV	R1, #1073741824
0x2AE8	0x2029    MOVS	R0, #41
0x2AEA	0xF000F853  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x2AEE	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDHC.c, 365 :: 		
0x2AF2	0xF7FFFE1B  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 366 :: 		
0x2AF6	0xF8BD1006  LDRH	R1, [SP, #6]
0x2AFA	0x2900    CMP	R1, #0
0x2AFC	0xD138    BNE	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI15
;__Lib_Mmc_SDHC.c, 367 :: 		
0x2AFE	0xF89D100C  LDRB	R1, [SP, #12]
0x2B02	0x2902    CMP	R1, #2
0x2B04	0xD12F    BNE	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI16
;__Lib_Mmc_SDHC.c, 368 :: 		
0x2B06	0xF7FFFED9  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 369 :: 		
0x2B0A	0x22FF    MOVS	R2, #255
0x2B0C	0x2100    MOVS	R1, #0
0x2B0E	0x203A    MOVS	R0, #58
0x2B10	0xF000F840  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x2B14	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc_SDHC.c, 370 :: 		
0x2B18	0x20FF    MOVS	R0, #255
0x2B1A	0x4C1D    LDR	R4, [PC, #116]
0x2B1C	0x6824    LDR	R4, [R4, #0]
0x2B1E	0x47A0    BLX	R4
0x2B20	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 371 :: 		
0x2B24	0x20FF    MOVS	R0, #255
0x2B26	0x4C1A    LDR	R4, [PC, #104]
0x2B28	0x6824    LDR	R4, [R4, #0]
0x2B2A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 372 :: 		
0x2B2C	0x20FF    MOVS	R0, #255
0x2B2E	0x4C18    LDR	R4, [PC, #96]
0x2B30	0x6824    LDR	R4, [R4, #0]
0x2B32	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 373 :: 		
0x2B34	0x20FF    MOVS	R0, #255
0x2B36	0x4C16    LDR	R4, [PC, #88]
0x2B38	0x6824    LDR	R4, [R4, #0]
0x2B3A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 374 :: 		
0x2B3C	0xF7FFFDF6  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 375 :: 		
0x2B40	0xF8BD1006  LDRH	R1, [SP, #6]
0x2B44	0xB971    CBNZ	R1, L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI17
;__Lib_Mmc_SDHC.c, 376 :: 		
0x2B46	0xF8BD1008  LDRH	R1, [SP, #8]
0x2B4A	0xF0010140  AND	R1, R1, #64
0x2B4E	0xB289    UXTH	R1, R1
0x2B50	0xB119    CBZ	R1, L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI18
;__Lib_Mmc_SDHC.c, 378 :: 		
0x2B52	0x2204    MOVS	R2, #4
0x2B54	0x490D    LDR	R1, [PC, #52]
0x2B56	0x700A    STRB	R2, [R1, #0]
0x2B58	0xE002    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI19
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI18:
;__Lib_Mmc_SDHC.c, 381 :: 		
0x2B5A	0x2203    MOVS	R2, #3
0x2B5C	0x490B    LDR	R1, [PC, #44]
0x2B5E	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI19:
;__Lib_Mmc_SDHC.c, 382 :: 		
0x2B60	0x2000    MOVS	R0, #0
0x2B62	0xE00E    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHC.c, 383 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI17:
;__Lib_Mmc_SDHC.c, 384 :: 		
0x2B64	0xE004    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI20
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI16:
;__Lib_Mmc_SDHC.c, 386 :: 		
0x2B66	0x2201    MOVS	R2, #1
0x2B68	0x4908    LDR	R1, [PC, #32]
0x2B6A	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 387 :: 		
0x2B6C	0x2000    MOVS	R0, #0
0x2B6E	0xE008    B	L_end_Mmc_UnIdle_SPI
;__Lib_Mmc_SDHC.c, 388 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI20:
;__Lib_Mmc_SDHC.c, 389 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI15:
;__Lib_Mmc_SDHC.c, 390 :: 		
0x2B70	0xE000    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI21
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI14:
;__Lib_Mmc_SDHC.c, 393 :: 		
0x2B72	0xE005    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI9
;__Lib_Mmc_SDHC.c, 394 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI21:
;__Lib_Mmc_SDHC.c, 395 :: 		
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI13:
;__Lib_Mmc_SDHC.c, 342 :: 		
0x2B74	0xF8BD1004  LDRH	R1, [SP, #4]
0x2B78	0x1C49    ADDS	R1, R1, #1
0x2B7A	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 396 :: 		
0x2B7E	0xE781    B	L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI8
L___Lib_Mmc_SDHC_Mmc_UnIdle_SPI9:
;__Lib_Mmc_SDHC.c, 397 :: 		
0x2B80	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDHC.c, 398 :: 		
L_end_Mmc_UnIdle_SPI:
0x2B82	0xF8DDE000  LDR	LR, [SP, #0]
0x2B86	0xB004    ADD	SP, SP, #16
0x2B88	0x4770    BX	LR
0x2B8A	0xBF00    NOP
0x2B8C	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
0x2B90	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_UnIdle_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI:
;__Lib_Mmc_SDHC.c, 751 :: 		
0x3C64	0xB082    SUB	SP, SP, #8
0x3C66	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 755 :: 		
0x3C6A	0xF240004C  MOVW	R0, #76
0x3C6E	0x4C21    LDR	R4, [PC, #132]
0x3C70	0x6824    LDR	R4, [R4, #0]
0x3C72	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 756 :: 		
0x3C74	0x2000    MOVS	R0, #0
0x3C76	0x4C1F    LDR	R4, [PC, #124]
0x3C78	0x6824    LDR	R4, [R4, #0]
0x3C7A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 757 :: 		
0x3C7C	0x2000    MOVS	R0, #0
0x3C7E	0x4C1D    LDR	R4, [PC, #116]
0x3C80	0x6824    LDR	R4, [R4, #0]
0x3C82	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 758 :: 		
0x3C84	0x2000    MOVS	R0, #0
0x3C86	0x4C1B    LDR	R4, [PC, #108]
0x3C88	0x6824    LDR	R4, [R4, #0]
0x3C8A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 759 :: 		
0x3C8C	0x2000    MOVS	R0, #0
0x3C8E	0x4C19    LDR	R4, [PC, #100]
0x3C90	0x6824    LDR	R4, [R4, #0]
0x3C92	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 760 :: 		
0x3C94	0x20FF    MOVS	R0, #255
0x3C96	0x4C17    LDR	R4, [PC, #92]
0x3C98	0x6824    LDR	R4, [R4, #0]
0x3C9A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 763 :: 		
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x3C9C	0x2200    MOVS	R2, #0
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 764 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI69:
;__Lib_Mmc_SDHC.c, 765 :: 		
; timeout start address is: 8 (R2)
0x3C9E	0xF8AD2004  STRH	R2, [SP, #4]
0x3CA2	0x20FF    MOVS	R0, #255
0x3CA4	0x4C13    LDR	R4, [PC, #76]
0x3CA6	0x6824    LDR	R4, [R4, #0]
0x3CA8	0x47A0    BLX	R4
0x3CAA	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 12 (R3)
0x3CAE	0xB283    UXTH	R3, R0
;__Lib_Mmc_SDHC.c, 766 :: 		
0x3CB0	0x1C51    ADDS	R1, R2, #1
0x3CB2	0xB28A    UXTH	R2, R1
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 767 :: 		
0x3CB4	0xF0000080  AND	R0, R0, #128
0x3CB8	0xB280    UXTH	R0, R0
0x3CBA	0xB110    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI366
; timeout end address is: 8 (R2)
; timeout start address is: 8 (R2)
0x3CBC	0x2A64    CMP	R2, #100
0x3CBE	0xD200    BCS	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI365
; timeout end address is: 8 (R2)
0x3CC0	0xE7ED    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI69
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI366:
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI365:
;__Lib_Mmc_SDHC.c, 769 :: 		
0x3CC2	0xF0030080  AND	R0, R3, #128
0x3CC6	0xB280    UXTH	R0, R0
0x3CC8	0xB138    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI74
;__Lib_Mmc_SDHC.c, 770 :: 		
0x3CCA	0xF8AD3004  STRH	R3, [SP, #4]
0x3CCE	0xF7FEFD2D  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
0x3CD2	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_Mmc_SDHC.c, 771 :: 		
0x3CD6	0xB298    UXTH	R0, R3
; response end address is: 12 (R3)
0x3CD8	0xE008    B	L_end_Mmc_Multi_Read_Stop_SPI
;__Lib_Mmc_SDHC.c, 772 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI74:
;__Lib_Mmc_SDHC.c, 775 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI75:
;__Lib_Mmc_SDHC.c, 776 :: 		
0x3CDA	0x20FF    MOVS	R0, #255
0x3CDC	0x4C05    LDR	R4, [PC, #20]
0x3CDE	0x6824    LDR	R4, [R4, #0]
0x3CE0	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 777 :: 		
0x3CE2	0x2800    CMP	R0, #0
0x3CE4	0xD0F9    BEQ	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI75
;__Lib_Mmc_SDHC.c, 779 :: 		
0x3CE6	0xF7FEFD21  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 780 :: 		
0x3CEA	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 781 :: 		
L_end_Mmc_Multi_Read_Stop_SPI:
0x3CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x3CF0	0xB002    ADD	SP, SP, #8
0x3CF2	0x4770    BX	LR
0x3CF4	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI:
;__Lib_Mmc_SDHC.c, 849 :: 		
0x3C34	0xB081    SUB	SP, SP, #4
0x3C36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 852 :: 		
0x3C3A	0x20FD    MOVS	R0, #253
0x3C3C	0x4C08    LDR	R4, [PC, #32]
0x3C3E	0x6824    LDR	R4, [R4, #0]
0x3C40	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 854 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI87:
0x3C42	0x20FF    MOVS	R0, #255
0x3C44	0x4C06    LDR	R4, [PC, #24]
0x3C46	0x6824    LDR	R4, [R4, #0]
0x3C48	0x47A0    BLX	R4
0x3C4A	0xF1B00FFF  CMP	R0, #255
0x3C4E	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI88
;__Lib_Mmc_SDHC.c, 855 :: 		
0x3C50	0xE7F7    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI87
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI88:
;__Lib_Mmc_SDHC.c, 856 :: 		
0x3C52	0xF7FEFD6B  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 859 :: 		
0x3C56	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 860 :: 		
L_end_Mmc_Multi_Write_Stop_SPI:
0x3C58	0xF8DDE000  LDR	LR, [SP, #0]
0x3C5C	0xB001    ADD	SP, SP, #4
0x3C5E	0x4770    BX	LR
0x3C60	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI
__Lib_Mmc_SDHC_Mmc_Init_SDHC:
;__Lib_Mmc_SDHC.c, 2239 :: 		
0x3BC4	0xB082    SUB	SP, SP, #8
0x3BC6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 2242 :: 		
0x3BCA	0xF7FEFE81  BL	__Lib_Mmc_SDHC_SD_PowerON+0
0x3BCE	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Init_SDHC269
;__Lib_Mmc_SDHC.c, 2243 :: 		
0x3BD0	0x2001    MOVS	R0, #1
0x3BD2	0xE027    B	L_end_Mmc_Init_SDHC
;__Lib_Mmc_SDHC.c, 2244 :: 		
L___Lib_Mmc_SDHC_Mmc_Init_SDHC269:
;__Lib_Mmc_SDHC.c, 2246 :: 		
0x3BD4	0xF7FFF99C  BL	__Lib_Mmc_SDHC_SD_InitializeCards+0
0x3BD8	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Init_SDHC270
;__Lib_Mmc_SDHC.c, 2247 :: 		
0x3BDA	0x2001    MOVS	R0, #1
0x3BDC	0xE022    B	L_end_Mmc_Init_SDHC
;__Lib_Mmc_SDHC.c, 2248 :: 		
L___Lib_Mmc_SDHC_Mmc_Init_SDHC270:
;__Lib_Mmc_SDHC.c, 2251 :: 		
0x3BDE	0x4813    LDR	R0, [PC, #76]
; oldReg start address is: 8 (R2)
0x3BE0	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 2252 :: 		
0x3BE2	0x4812    LDR	R0, [PC, #72]
0x3BE4	0x6801    LDR	R1, [R0, #0]
0x3BE6	0xF06F0006  MVN	R0, #6
0x3BEA	0x4001    ANDS	R1, R0
0x3BEC	0x480F    LDR	R0, [PC, #60]
0x3BEE	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 2255 :: 		
0x3BF0	0x480F    LDR	R0, [PC, #60]
0x3BF2	0x6800    LDR	R0, [R0, #0]
0x3BF4	0x9201    STR	R2, [SP, #4]
0x3BF6	0xF7FFF875  BL	__Lib_Mmc_SDHC_SD_SelectDeselect+0
0x3BFA	0x9A01    LDR	R2, [SP, #4]
; errorStatus start address is: 16 (R4)
0x3BFC	0xB2C4    UXTB	R4, R0
;__Lib_Mmc_SDHC.c, 2256 :: 		
0x3BFE	0xB93C    CBNZ	R4, L___Lib_Mmc_SDHC_Mmc_Init_SDHC412
; errorStatus end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2258 :: 		
0x3C00	0xF0020006  AND	R0, R2, #6
0x3C04	0x9201    STR	R2, [SP, #4]
0x3C06	0xF7FFFAA9  BL	__Lib_Mmc_SDHC_SD_EnableWideBusOperation+0
0x3C0A	0x9A01    LDR	R2, [SP, #4]
; errorStatus start address is: 16 (R4)
0x3C0C	0xB2C4    UXTB	R4, R0
; errorStatus end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2259 :: 		
0x3C0E	0xE7FF    B	L___Lib_Mmc_SDHC_Mmc_Init_SDHC271
L___Lib_Mmc_SDHC_Mmc_Init_SDHC412:
;__Lib_Mmc_SDHC.c, 2256 :: 		
;__Lib_Mmc_SDHC.c, 2259 :: 		
L___Lib_Mmc_SDHC_Mmc_Init_SDHC271:
;__Lib_Mmc_SDHC.c, 2262 :: 		
; errorStatus start address is: 16 (R4)
0x3C10	0x4806    LDR	R0, [PC, #24]
0x3C12	0x6002    STR	R2, [R0, #0]
; oldReg end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 2265 :: 		
0x3C14	0xF2402000  MOVW	R0, #512
0x3C18	0xF7FFF8DC  BL	__Lib_Mmc_SDHC_sdhc_cmd16+0
0x3C1C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Init_SDHC272
; errorStatus end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2266 :: 		
0x3C1E	0x2001    MOVS	R0, #1
0x3C20	0xE000    B	L_end_Mmc_Init_SDHC
L___Lib_Mmc_SDHC_Mmc_Init_SDHC272:
;__Lib_Mmc_SDHC.c, 2268 :: 		
; errorStatus start address is: 16 (R4)
0x3C22	0xB2A0    UXTH	R0, R4
; errorStatus end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2269 :: 		
L_end_Mmc_Init_SDHC:
0x3C24	0xF8DDE000  LDR	LR, [SP, #0]
0x3C28	0xB002    ADD	SP, SP, #8
0x3C2A	0x4770    BX	LR
0x3C2C	0x1028400B  	SDHC_PROCTL+0
0x3C30	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
; end of __Lib_Mmc_SDHC_Mmc_Init_SDHC
__Lib_Mmc_SDHC_SD_PowerON:
;__Lib_Mmc_SDHC.c, 1914 :: 		
0x28D0	0xB094    SUB	SP, SP, #80
0x28D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1915 :: 		
0x28D6	0xF04F0000  MOV	R0, #0
0x28DA	0x9012    STR	R0, [SP, #72]
0x28DC	0x2000    MOVS	R0, #0
0x28DE	0xF88D004C  STRB	R0, [SP, #76]
;__Lib_Mmc_SDHC.c, 1917 :: 		
;__Lib_Mmc_SDHC.c, 1922 :: 		
0x28E2	0x2000    MOVS	R0, #0
0x28E4	0x9001    STR	R0, [SP, #4]
;__Lib_Mmc_SDHC.c, 1923 :: 		
0x28E6	0x2000    MOVS	R0, #0
0x28E8	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 1926 :: 		
0x28EA	0x2001    MOVS	R0, #1
0x28EC	0xF7FEFB24  BL	_SDHC_SetPowerState+0
;__Lib_Mmc_SDHC.c, 1929 :: 		
0x28F0	0x4855    LDR	R0, [PC, #340]
0x28F2	0x6801    LDR	R1, [R0, #0]
0x28F4	0xF06F0001  MVN	R0, #1
0x28F8	0x4001    ANDS	R1, R0
0x28FA	0x4853    LDR	R0, [PC, #332]
0x28FC	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 1931 :: 		
0x28FE	0xA805    ADD	R0, SP, #20
0x2900	0xF7FEFC8C  BL	_SDHC_StructInit+0
;__Lib_Mmc_SDHC.c, 1932 :: 		
0x2904	0x2001    MOVS	R0, #1
0x2906	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1933 :: 		
0x290A	0xA805    ADD	R0, SP, #20
0x290C	0xB08D    SUB	SP, SP, #52
0x290E	0x4684    MOV	R12, R0
0x2910	0xF10D0B00  ADD	R11, SP, #0
0x2914	0xF10B0A34  ADD	R10, R11, #52
0x2918	0xF003F806  BL	___CC2DW+0
0x291C	0x484B    LDR	R0, [PC, #300]
0x291E	0xF7FEFCC3  BL	_SDHC_Init+0
0x2922	0xB00D    ADD	SP, SP, #52
;__Lib_Mmc_SDHC.c, 1934 :: 		
0x2924	0x494A    LDR	R1, [PC, #296]
0x2926	0xF04F7080  MOV	R0, #16777216
0x292A	0xF7FEFE01  BL	_SDHC_Reset+0
;__Lib_Mmc_SDHC.c, 1936 :: 		
0x292E	0x2100    MOVS	R1, #0
0x2930	0xF04F30FF  MOV	R0, #-1
0x2934	0xF7FEF93C  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 1937 :: 		
0x2938	0x2100    MOVS	R1, #0
0x293A	0xF04F30FF  MOV	R0, #-1
0x293E	0xF7FEFA3B  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 1941 :: 		
; irqMask start address is: 16 (R4)
0x2942	0x4C44    LDR	R4, [PC, #272]
;__Lib_Mmc_SDHC.c, 1942 :: 		
0x2944	0x2101    MOVS	R1, #1
0x2946	0x4843    LDR	R0, [PC, #268]
0x2948	0xF7FEF932  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 1943 :: 		
0x294C	0x2101    MOVS	R1, #1
0x294E	0x4620    MOV	R0, R4
; irqMask end address is: 16 (R4)
0x2950	0xF7FEFA32  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 1945 :: 		
0x2954	0xA805    ADD	R0, SP, #20
0x2956	0xF7FEFC61  BL	_SDHC_StructInit+0
;__Lib_Mmc_SDHC.c, 1947 :: 		
0x295A	0xF44F7000  MOV	R0, #512
0x295E	0x900D    STR	R0, [SP, #52]
;__Lib_Mmc_SDHC.c, 1949 :: 		
0x2960	0x2080    MOVS	R0, #128
0x2962	0x900F    STR	R0, [SP, #60]
;__Lib_Mmc_SDHC.c, 1950 :: 		
0x2964	0x2080    MOVS	R0, #128
0x2966	0x9010    STR	R0, [SP, #64]
;__Lib_Mmc_SDHC.c, 1952 :: 		
0x2968	0x2000    MOVS	R0, #0
0x296A	0x9011    STR	R0, [SP, #68]
;__Lib_Mmc_SDHC.c, 1954 :: 		
0x296C	0xA80B    ADD	R0, SP, #44
0x296E	0xF7FEF9F7  BL	_SDHC_Set_PROCTL+0
;__Lib_Mmc_SDHC.c, 1955 :: 		
0x2972	0xA80F    ADD	R0, SP, #60
0x2974	0xF7FEF932  BL	_SDHC_Set_WML+0
;__Lib_Mmc_SDHC.c, 1956 :: 		
0x2978	0xA805    ADD	R0, SP, #20
0x297A	0xF7FEF93F  BL	_SDHC_Set_VENDOR+0
;__Lib_Mmc_SDHC.c, 1961 :: 		
0x297E	0x4836    LDR	R0, [PC, #216]
0x2980	0x9004    STR	R0, [SP, #16]
;__Lib_Mmc_SDHC.c, 1962 :: 		
0x2982	0x2001    MOVS	R0, #1
0x2984	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1963 :: 		
0x2988	0xA803    ADD	R0, SP, #12
0x298A	0xF7FEF961  BL	_SDHC_ClockCmd+0
;__Lib_Mmc_SDHC.c, 1966 :: 		
0x298E	0xF7FEFDBB  BL	__Lib_Mmc_SDHC_sdhc_cmd0+0
0x2992	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_PowerON221
;__Lib_Mmc_SDHC.c, 1967 :: 		
0x2994	0x2001    MOVS	R0, #1
0x2996	0xE053    B	L_end_SD_PowerON
L___Lib_Mmc_SDHC_SD_PowerON221:
;__Lib_Mmc_SDHC.c, 1970 :: 		
0x2998	0xF7FEFDE8  BL	__Lib_Mmc_SDHC_sdhc_cmd8+0
0x299C	0xB9A0    CBNZ	R0, L___Lib_Mmc_SDHC_SD_PowerON222
;__Lib_Mmc_SDHC.c, 1971 :: 		
0x299E	0x2000    MOVS	R0, #0
0x29A0	0xF7FEFD70  BL	_SDHC_GetResponse+0
0x29A4	0xF5B07FD5  CMP	R0, #426
0x29A8	0xD107    BNE	L___Lib_Mmc_SDHC_SD_PowerON223
;__Lib_Mmc_SDHC.c, 1972 :: 		
0x29AA	0xF04F0101  MOV	R1, #1
0x29AE	0x482B    LDR	R0, [PC, #172]
0x29B0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 1973 :: 		
0x29B2	0xF04F4080  MOV	R0, #1073741824
0x29B6	0x9012    STR	R0, [SP, #72]
;__Lib_Mmc_SDHC.c, 1974 :: 		
0x29B8	0xE005    B	L___Lib_Mmc_SDHC_SD_PowerON224
L___Lib_Mmc_SDHC_SD_PowerON223:
;__Lib_Mmc_SDHC.c, 1976 :: 		
0x29BA	0xF04F31FF  MOV	R1, #-1
0x29BE	0x4827    LDR	R0, [PC, #156]
0x29C0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 1977 :: 		
0x29C2	0x2001    MOVS	R0, #1
0x29C4	0xE03C    B	L_end_SD_PowerON
;__Lib_Mmc_SDHC.c, 1978 :: 		
L___Lib_Mmc_SDHC_SD_PowerON224:
;__Lib_Mmc_SDHC.c, 1979 :: 		
0x29C6	0xE002    B	L___Lib_Mmc_SDHC_SD_PowerON225
L___Lib_Mmc_SDHC_SD_PowerON222:
;__Lib_Mmc_SDHC.c, 1981 :: 		
0x29C8	0x2000    MOVS	R0, #0
0x29CA	0xF7FEFD65  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
L___Lib_Mmc_SDHC_SD_PowerON225:
;__Lib_Mmc_SDHC.c, 1984 :: 		
0x29CE	0x2000    MOVS	R0, #0
0x29D0	0xF7FEFD62  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
0x29D4	0x2800    CMP	R0, #0
0x29D6	0xD132    BNE	L___Lib_Mmc_SDHC_SD_PowerON226
;__Lib_Mmc_SDHC.c, 1987 :: 		
L___Lib_Mmc_SDHC_SD_PowerON227:
0x29D8	0xF89D004C  LDRB	R0, [SP, #76]
0x29DC	0xBB08    CBNZ	R0, L___Lib_Mmc_SDHC_SD_PowerON402
0x29DE	0x9901    LDR	R1, [SP, #4]
0x29E0	0x481F    LDR	R0, [PC, #124]
0x29E2	0x4281    CMP	R1, R0
0x29E4	0xD21D    BCS	L___Lib_Mmc_SDHC_SD_PowerON401
L___Lib_Mmc_SDHC_SD_PowerON400:
;__Lib_Mmc_SDHC.c, 1990 :: 		
0x29E6	0x2000    MOVS	R0, #0
0x29E8	0xF7FEFD56  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
0x29EC	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_PowerON231
;__Lib_Mmc_SDHC.c, 1991 :: 		
0x29EE	0x2001    MOVS	R0, #1
0x29F0	0xE026    B	L_end_SD_PowerON
L___Lib_Mmc_SDHC_SD_PowerON231:
;__Lib_Mmc_SDHC.c, 1993 :: 		
0x29F2	0x9812    LDR	R0, [SP, #72]
0x29F4	0xF7FEFD6E  BL	__Lib_Mmc_SDHC_sdhc_acmd41+0
0x29F8	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_PowerON232
;__Lib_Mmc_SDHC.c, 1994 :: 		
0x29FA	0x2001    MOVS	R0, #1
0x29FC	0xE020    B	L_end_SD_PowerON
L___Lib_Mmc_SDHC_SD_PowerON232:
;__Lib_Mmc_SDHC.c, 1996 :: 		
0x29FE	0x2000    MOVS	R0, #0
0x2A00	0xF7FEFD40  BL	_SDHC_GetResponse+0
0x2A04	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 1999 :: 		
0x2A06	0x0FC0    LSRS	R0, R0, #31
0x2A08	0x2801    CMP	R0, #1
0x2A0A	0xD102    BNE	L___Lib_Mmc_SDHC_SD_PowerON233
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 start address is: 0 (R0)
0x2A0C	0x2001    MOVS	R0, #1
0x2A0E	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 end address is: 0 (R0)
0x2A10	0xE001    B	L___Lib_Mmc_SDHC_SD_PowerON234
L___Lib_Mmc_SDHC_SD_PowerON233:
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 start address is: 0 (R0)
0x2A12	0x2000    MOVS	R0, #0
0x2A14	0xB240    SXTB	R0, R0
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 end address is: 0 (R0)
L___Lib_Mmc_SDHC_SD_PowerON234:
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 start address is: 0 (R0)
0x2A16	0xF88D004C  STRB	R0, [SP, #76]
; ?FLOC____Lib_Mmc_SDHC_SD_PowerON?T635 end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2000 :: 		
0x2A1A	0x9801    LDR	R0, [SP, #4]
0x2A1C	0x1C40    ADDS	R0, R0, #1
0x2A1E	0x9001    STR	R0, [SP, #4]
;__Lib_Mmc_SDHC.c, 2001 :: 		
0x2A20	0xE7DA    B	L___Lib_Mmc_SDHC_SD_PowerON227
;__Lib_Mmc_SDHC.c, 1987 :: 		
L___Lib_Mmc_SDHC_SD_PowerON402:
L___Lib_Mmc_SDHC_SD_PowerON401:
;__Lib_Mmc_SDHC.c, 2002 :: 		
0x2A22	0x9901    LDR	R1, [SP, #4]
0x2A24	0x480E    LDR	R0, [PC, #56]
0x2A26	0x4281    CMP	R1, R0
0x2A28	0xD301    BCC	L___Lib_Mmc_SDHC_SD_PowerON235
;__Lib_Mmc_SDHC.c, 2003 :: 		
0x2A2A	0x2001    MOVS	R0, #1
0x2A2C	0xE008    B	L_end_SD_PowerON
L___Lib_Mmc_SDHC_SD_PowerON235:
;__Lib_Mmc_SDHC.c, 2007 :: 		
0x2A2E	0x9802    LDR	R0, [SP, #8]
0x2A30	0xF0004080  AND	R0, R0, #1073741824
0x2A34	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_SD_PowerON236
;__Lib_Mmc_SDHC.c, 2008 :: 		
0x2A36	0xF04F0102  MOV	R1, #2
0x2A3A	0x4808    LDR	R0, [PC, #32]
0x2A3C	0x6001    STR	R1, [R0, #0]
L___Lib_Mmc_SDHC_SD_PowerON236:
;__Lib_Mmc_SDHC.c, 2010 :: 		
L___Lib_Mmc_SDHC_SD_PowerON226:
;__Lib_Mmc_SDHC.c, 2011 :: 		
0x2A3E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2012 :: 		
L_end_SD_PowerON:
0x2A40	0xF8DDE000  LDR	LR, [SP, #0]
0x2A44	0xB014    ADD	SP, SP, #80
0x2A46	0x4770    BX	LR
0x2A48	0xD0004000  	MPU_CESR+0
0x2A4C	0x61300000  	__GPIO_Module_SDHC_D0_D3+0
0x2A50	0x27100000  	#10000
0x2A54	0x0003017F  	#25100291
0x2A58	0x1A800006  	#400000
0x2A5C	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
0x2A60	0xFFFF0000  	#65535
; end of __Lib_Mmc_SDHC_SD_PowerON
_SDHC_SetPowerState:
;__Lib_SDHC.c, 359 :: 		
; powerState start address is: 0 (R0)
0x0F38	0xB081    SUB	SP, SP, #4
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__Lib_SDHC.c, 360 :: 		
0x0F3A	0x4902    LDR	R1, [PC, #8]
0x0F3C	0x6008    STR	R0, [R1, #0]
; powerState end address is: 0 (R0)
;__Lib_SDHC.c, 361 :: 		
L_end_SDHC_SetPowerState:
0x0F3E	0xB001    ADD	SP, SP, #4
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x06444290  	SIM_SCGC3+0
; end of _SDHC_SetPowerState
_SDHC_StructInit:
;__Lib_SDHC.c, 259 :: 		
; initConf start address is: 0 (R0)
0x121C	0xB081    SUB	SP, SP, #4
; initConf end address is: 0 (R0)
; initConf start address is: 0 (R0)
;__Lib_SDHC.c, 260 :: 		
0x121E	0x1D02    ADDS	R2, R0, #4
0x1220	0x4920    LDR	R1, [PC, #128]
0x1222	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 261 :: 		
0x1224	0x2100    MOVS	R1, #0
0x1226	0x7001    STRB	R1, [R0, #0]
;__Lib_SDHC.c, 262 :: 		
0x1228	0xF2000208  ADDW	R2, R0, #8
0x122C	0x2100    MOVS	R1, #0
0x122E	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 263 :: 		
0x1230	0xF2000108  ADDW	R1, R0, #8
0x1234	0x1D0A    ADDS	R2, R1, #4
0x1236	0xF04F0100  MOV	R1, #0
0x123A	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 264 :: 		
0x123C	0xF2000108  ADDW	R1, R0, #8
0x1240	0xF2010208  ADDW	R2, R1, #8
0x1244	0x2100    MOVS	R1, #0
0x1246	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 265 :: 		
0x1248	0xF2000108  ADDW	R1, R0, #8
0x124C	0xF201020C  ADDW	R2, R1, #12
0x1250	0x2100    MOVS	R1, #0
0x1252	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 266 :: 		
0x1254	0xF2000218  ADDW	R2, R0, #24
0x1258	0xF04F0100  MOV	R1, #0
0x125C	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 267 :: 		
0x125E	0xF2000118  ADDW	R1, R0, #24
0x1262	0x1D0A    ADDS	R2, R1, #4
0x1264	0xF04F0120  MOV	R1, #32
0x1268	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 268 :: 		
0x126A	0xF2000118  ADDW	R1, R0, #24
0x126E	0xF2010208  ADDW	R2, R1, #8
0x1272	0xF04F0100  MOV	R1, #0
0x1276	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 269 :: 		
0x1278	0xF2000118  ADDW	R1, R0, #24
0x127C	0xF201020C  ADDW	R2, R1, #12
0x1280	0x2100    MOVS	R1, #0
0x1282	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 270 :: 		
0x1284	0xF2000228  ADDW	R2, R0, #40
0x1288	0x2110    MOVS	R1, #16
0x128A	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 271 :: 		
0x128C	0xF2000128  ADDW	R1, R0, #40
0x1290	0x1D0A    ADDS	R2, R1, #4
0x1292	0x2110    MOVS	R1, #16
0x1294	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 272 :: 		
0x1296	0xF2000230  ADDW	R2, R0, #48
; initConf end address is: 0 (R0)
0x129A	0x2101    MOVS	R1, #1
0x129C	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 273 :: 		
L_end_SDHC_StructInit:
0x129E	0xB001    ADD	SP, SP, #4
0x12A0	0x4770    BX	LR
0x12A2	0xBF00    NOP
0x12A4	0x86A00001  	#100000
; end of _SDHC_StructInit
_SDHC_Init:
;__Lib_SDHC.c, 511 :: 		
0x12A8	0xB082    SUB	SP, SP, #8
0x12AA	0xF8CDE000  STR	LR, [SP, #0]
0x12AE	0x9001    STR	R0, [SP, #4]
;__Lib_SDHC.c, 514 :: 		
0x12B0	0xF04F0000  MOV	R0, #0
0x12B4	0xF7FFFC26  BL	_SDHC_SelectClk+0
;__Lib_SDHC.c, 515 :: 		
0x12B8	0xA902    ADD	R1, SP, #8
0x12BA	0x4608    MOV	R0, R1
0x12BC	0xF7FFFCC8  BL	_SDHC_ClockCmd+0
;__Lib_SDHC.c, 525 :: 		
0x12C0	0x4913    LDR	R1, [PC, #76]
0x12C2	0x7809    LDRB	R1, [R1, #0]
0x12C4	0xB929    CBNZ	R1, L_SDHC_Init29
;__Lib_SDHC.c, 526 :: 		
0x12C6	0x9801    LDR	R0, [SP, #4]
0x12C8	0xF000FC0E  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SDHC.c, 527 :: 		
0x12CC	0x2201    MOVS	R2, #1
0x12CE	0x4910    LDR	R1, [PC, #64]
0x12D0	0x700A    STRB	R2, [R1, #0]
;__Lib_SDHC.c, 528 :: 		
L_SDHC_Init29:
;__Lib_SDHC.c, 533 :: 		
0x12D2	0xA908    ADD	R1, SP, #32
0x12D4	0x4608    MOV	R0, R1
0x12D6	0xF7FFFD43  BL	_SDHC_Set_PROCTL+0
;__Lib_SDHC.c, 536 :: 		
0x12DA	0xA90C    ADD	R1, SP, #48
0x12DC	0x4608    MOV	R0, R1
0x12DE	0xF7FFFC7D  BL	_SDHC_Set_WML+0
;__Lib_SDHC.c, 539 :: 		
0x12E2	0xA902    ADD	R1, SP, #8
0x12E4	0x4608    MOV	R0, R1
0x12E6	0xF7FFFC89  BL	_SDHC_Set_VENDOR+0
;__Lib_SDHC.c, 542 :: 		
0x12EA	0xA904    ADD	R1, SP, #16
0x12EC	0x4608    MOV	R0, R1
0x12EE	0xF7FFFC35  BL	_SDHC_Set_MMCBOOT+0
;__Lib_SDHC.c, 546 :: 		
0x12F2	0x2100    MOVS	R1, #0
0x12F4	0xF04F30FF  MOV	R0, #-1
0x12F8	0xF7FFFC5A  BL	_SDHC_IRQStatenConfig+0
;__Lib_SDHC.c, 547 :: 		
0x12FC	0x2100    MOVS	R1, #0
0x12FE	0xF04F30FF  MOV	R0, #-1
0x1302	0xF7FFFD59  BL	_SDHC_IRQSignalConfig+0
;__Lib_SDHC.c, 548 :: 		
L_end_SDHC_Init:
0x1306	0xF8DDE000  LDR	LR, [SP, #0]
0x130A	0xB002    ADD	SP, SP, #8
0x130C	0x4770    BX	LR
0x130E	0xBF00    NOP
0x1310	0x025A1FFF  	SDHC_Init_firstCall_mark_L0+0
; end of _SDHC_Init
_SDHC_SelectClk:
;__Lib_SDHC.c, 393 :: 		
; clk start address is: 0 (R0)
0x0B04	0xB081    SUB	SP, SP, #4
; clk end address is: 0 (R0)
; clk start address is: 0 (R0)
;__Lib_SDHC.c, 394 :: 		
0x0B06	0xB178    CBZ	R0, L__SDHC_SelectClk64
0x0B08	0xF1B05F80  CMP	R0, #268435456
0x0B0C	0xD00C    BEQ	L__SDHC_SelectClk63
;__Lib_SDHC.c, 395 :: 		
0x0B0E	0x490F    LDR	R1, [PC, #60]
0x0B10	0x4288    CMP	R0, R1
0x0B12	0xD009    BEQ	L__SDHC_SelectClk62
0x0B14	0x490E    LDR	R1, [PC, #56]
0x0B16	0x4288    CMP	R0, R1
0x0B18	0xD006    BEQ	L__SDHC_SelectClk61
;__Lib_SDHC.c, 396 :: 		
0x0B1A	0xF1B05F00  CMP	R0, #536870912
0x0B1E	0xD003    BEQ	L__SDHC_SelectClk60
0x0B20	0xF1B05F40  CMP	R0, #805306368
0x0B24	0xD000    BEQ	L__SDHC_SelectClk59
; clk end address is: 0 (R0)
0x0B26	0xE00D    B	L_SDHC_SelectClk27
;__Lib_SDHC.c, 394 :: 		
L__SDHC_SelectClk64:
; clk start address is: 0 (R0)
L__SDHC_SelectClk63:
;__Lib_SDHC.c, 395 :: 		
L__SDHC_SelectClk62:
L__SDHC_SelectClk61:
;__Lib_SDHC.c, 396 :: 		
L__SDHC_SelectClk60:
L__SDHC_SelectClk59:
;__Lib_SDHC.c, 398 :: 		
0x0B28	0x490A    LDR	R1, [PC, #40]
0x0B2A	0x680A    LDR	R2, [R1, #0]
0x0B2C	0x490A    LDR	R1, [PC, #40]
0x0B2E	0x400A    ANDS	R2, R1
0x0B30	0x4908    LDR	R1, [PC, #32]
0x0B32	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 399 :: 		
0x0B34	0x4907    LDR	R1, [PC, #28]
0x0B36	0x6809    LDR	R1, [R1, #0]
0x0B38	0xEA410200  ORR	R2, R1, R0, LSL #0
; clk end address is: 0 (R0)
0x0B3C	0x4905    LDR	R1, [PC, #20]
0x0B3E	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 400 :: 		
0x0B40	0x2001    MOVS	R0, #1
0x0B42	0xE000    B	L_end_SDHC_SelectClk
;__Lib_SDHC.c, 401 :: 		
L_SDHC_SelectClk27:
;__Lib_SDHC.c, 403 :: 		
0x0B44	0x2000    MOVS	R0, #0
;__Lib_SDHC.c, 404 :: 		
L_end_SDHC_SelectClk:
0x0B46	0xB001    ADD	SP, SP, #4
0x0B48	0x4770    BX	LR
0x0B4A	0xBF00    NOP
0x0B4C	0x00001001  	#268500992
0x0B50	0x00001003  	#268632064
0x0B54	0x80044004  	SIM_SOPT2+0
0x0B58	0x00003003  	#805502976
; end of _SDHC_SelectClk
_SDHC_ClockCmd:
;__Lib_SDHC.c, 286 :: 		
; initClkConfig start address is: 0 (R0)
0x0C50	0xB086    SUB	SP, SP, #24
0x0C52	0xF8CDE000  STR	LR, [SP, #0]
; initClkConfig end address is: 0 (R0)
; initClkConfig start address is: 0 (R0)
;__Lib_SDHC.c, 287 :: 		
;__Lib_SDHC.c, 291 :: 		
; SDHC_MAX_DVS start address is: 32 (R8)
0x0C56	0xF04F0810  MOV	R8, #16
;__Lib_SDHC.c, 292 :: 		
; SDHC_MAX_SDCLKFS start address is: 40 (R10)
0x0C5A	0xF44F7A80  MOV	R10, #256
;__Lib_SDHC.c, 294 :: 		
; divisor start address is: 36 (R9)
0x0C5E	0xF04F0901  MOV	R9, #1
;__Lib_SDHC.c, 295 :: 		
; freq start address is: 44 (R11)
0x0C62	0xF04F0B02  MOV	R11, #2
;__Lib_SDHC.c, 300 :: 		
0x0C66	0x493B    LDR	R1, [PC, #236]
0x0C68	0x680A    LDR	R2, [R1, #0]
0x0C6A	0xF06F010F  MVN	R1, #15
0x0C6E	0x400A    ANDS	R2, R1
0x0C70	0x4938    LDR	R1, [PC, #224]
0x0C72	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 302 :: 		
0x0C74	0x7801    LDRB	R1, [R0, #0]
0x0C76	0x2901    CMP	R1, #1
0x0C78	0xF0408068  BNE	L_SDHC_ClockCmd9
;__Lib_SDHC.c, 304 :: 		
0x0C7C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0C7E	0x680A    LDR	R2, [R1, #0]
;__Lib_SDHC.c, 305 :: 		
0x0C80	0x4935    LDR	R1, [PC, #212]
0x0C82	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 48 (R12)
0x0C86	0x468C    MOV	R12, R1
;__Lib_SDHC.c, 307 :: 		
0x0C88	0xA902    ADD	R1, SP, #8
0x0C8A	0x9001    STR	R0, [SP, #4]
0x0C8C	0x4608    MOV	R0, R1
0x0C8E	0xF7FFFCCB  BL	_SIM_GetClocksFrequency+0
0x0C92	0x9801    LDR	R0, [SP, #4]
;__Lib_SDHC.c, 309 :: 		
0x0C94	0x1D01    ADDS	R1, R0, #4
0x0C96	0x6809    LDR	R1, [R1, #0]
0x0C98	0x2900    CMP	R1, #0
0x0C9A	0xD938    BLS	L__SDHC_ClockCmd57
;__Lib_SDHC.c, 310 :: 		
0x0C9C	0x9902    LDR	R1, [SP, #8]
0x0C9E	0xFBB1F1F8  UDIV	R1, R1, R8
0x0CA2	0xFBB1F2FA  UDIV	R2, R1, R10
0x0CA6	0x1D01    ADDS	R1, R0, #4
0x0CA8	0x6809    LDR	R1, [R1, #0]
0x0CAA	0x428A    CMP	R2, R1
0x0CAC	0xD905    BLS	L_SDHC_ClockCmd11
; divisor end address is: 36 (R9)
; freq end address is: 44 (R11)
; initClkConfig end address is: 0 (R0)
;__Lib_SDHC.c, 311 :: 		
; freq start address is: 0 (R0)
0x0CAE	0x4650    MOV	R0, R10
; SDHC_MAX_SDCLKFS end address is: 40 (R10)
;__Lib_SDHC.c, 312 :: 		
; divisor start address is: 4 (R1)
0x0CB0	0x4641    MOV	R1, R8
; SDHC_MAX_DVS end address is: 32 (R8)
;__Lib_SDHC.c, 313 :: 		
0x0CB2	0x460B    MOV	R3, R1
; freq end address is: 0 (R0)
; divisor end address is: 4 (R1)
0x0CB4	0x4601    MOV	R1, R0
0x0CB6	0x4660    MOV	R0, R12
0x0CB8	0xE028    B	L_SDHC_ClockCmd12
L_SDHC_ClockCmd11:
;__Lib_SDHC.c, 315 :: 		
; initClkConfig start address is: 0 (R0)
; freq start address is: 44 (R11)
; divisor start address is: 36 (R9)
; SDHC_MAX_SDCLKFS start address is: 40 (R10)
; SDHC_MAX_DVS start address is: 32 (R8)
0x0CBA	0x4607    MOV	R7, R0
; SDHC_MAX_SDCLKFS end address is: 40 (R10)
; divisor end address is: 36 (R9)
; freq end address is: 44 (R11)
; tmpreg end address is: 48 (R12)
; initClkConfig end address is: 0 (R0)
0x0CBC	0x4660    MOV	R0, R12
0x0CBE	0x4646    MOV	R6, R8
0x0CC0	0x4655    MOV	R5, R10
0x0CC2	0x464C    MOV	R4, R9
0x0CC4	0x465B    MOV	R3, R11
L_SDHC_ClockCmd13:
; SDHC_MAX_DVS end address is: 32 (R8)
; tmpreg start address is: 0 (R0)
; SDHC_MAX_SDCLKFS start address is: 20 (R5)
; freq start address is: 12 (R3)
; divisor start address is: 16 (R4)
; SDHC_MAX_SDCLKFS start address is: 20 (R5)
; SDHC_MAX_SDCLKFS end address is: 20 (R5)
; SDHC_MAX_DVS start address is: 24 (R6)
; initClkConfig start address is: 28 (R7)
0x0CC6	0x9902    LDR	R1, [SP, #8]
0x0CC8	0xFBB1F1F3  UDIV	R1, R1, R3
0x0CCC	0xFBB1F2F6  UDIV	R2, R1, R6
0x0CD0	0x1D39    ADDS	R1, R7, #4
0x0CD2	0x6809    LDR	R1, [R1, #0]
;__Lib_SDHC.c, 316 :: 		
0x0CD4	0x428A    CMP	R2, R1
0x0CD6	0xD903    BLS	L__SDHC_ClockCmd54
; SDHC_MAX_SDCLKFS end address is: 20 (R5)
; SDHC_MAX_SDCLKFS start address is: 20 (R5)
0x0CD8	0x42AB    CMP	R3, R5
0x0CDA	0xD201    BCS	L__SDHC_ClockCmd53
L__SDHC_ClockCmd52:
;__Lib_SDHC.c, 318 :: 		
0x0CDC	0x005B    LSLS	R3, R3, #1
;__Lib_SDHC.c, 319 :: 		
; SDHC_MAX_SDCLKFS end address is: 20 (R5)
0x0CDE	0xE7F2    B	L_SDHC_ClockCmd13
;__Lib_SDHC.c, 316 :: 		
L__SDHC_ClockCmd54:
L__SDHC_ClockCmd53:
;__Lib_SDHC.c, 320 :: 		
0x0CE0	0x9601    STR	R6, [SP, #4]
; SDHC_MAX_DVS end address is: 24 (R6)
; initClkConfig end address is: 28 (R7)
; freq end address is: 12 (R3)
; tmpreg end address is: 0 (R0)
0x0CE2	0x4605    MOV	R5, R0
0x0CE4	0x4638    MOV	R0, R7
0x0CE6	0x4626    MOV	R6, R4
0x0CE8	0x461C    MOV	R4, R3
0x0CEA	0x9B01    LDR	R3, [SP, #4]
L_SDHC_ClockCmd17:
; divisor end address is: 16 (R4)
; SDHC_MAX_DVS start address is: 12 (R3)
; initClkConfig start address is: 0 (R0)
; SDHC_MAX_DVS start address is: 12 (R3)
; SDHC_MAX_DVS end address is: 12 (R3)
; divisor start address is: 24 (R6)
; freq start address is: 16 (R4)
; tmpreg start address is: 20 (R5)
0x0CEC	0x9902    LDR	R1, [SP, #8]
0x0CEE	0xFBB1F1F4  UDIV	R1, R1, R4
0x0CF2	0xFBB1F2F6  UDIV	R2, R1, R6
0x0CF6	0x1D01    ADDS	R1, R0, #4
0x0CF8	0x6809    LDR	R1, [R1, #0]
;__Lib_SDHC.c, 321 :: 		
0x0CFA	0x428A    CMP	R2, R1
0x0CFC	0xD903    BLS	L__SDHC_ClockCmd56
; SDHC_MAX_DVS end address is: 12 (R3)
; SDHC_MAX_DVS start address is: 12 (R3)
0x0CFE	0x429E    CMP	R6, R3
0x0D00	0xD201    BCS	L__SDHC_ClockCmd55
L__SDHC_ClockCmd51:
;__Lib_SDHC.c, 323 :: 		
0x0D02	0x1C76    ADDS	R6, R6, #1
;__Lib_SDHC.c, 324 :: 		
; initClkConfig end address is: 0 (R0)
; SDHC_MAX_DVS end address is: 12 (R3)
0x0D04	0xE7F2    B	L_SDHC_ClockCmd17
;__Lib_SDHC.c, 321 :: 		
L__SDHC_ClockCmd56:
L__SDHC_ClockCmd55:
;__Lib_SDHC.c, 325 :: 		
0x0D06	0x4633    MOV	R3, R6
; tmpreg end address is: 20 (R5)
; divisor end address is: 24 (R6)
0x0D08	0x4621    MOV	R1, R4
0x0D0A	0x4628    MOV	R0, R5
L_SDHC_ClockCmd12:
; freq end address is: 16 (R4)
;__Lib_SDHC.c, 326 :: 		
; tmpreg start address is: 0 (R0)
; freq start address is: 4 (R1)
; divisor start address is: 12 (R3)
; tmpreg end address is: 0 (R0)
; freq end address is: 4 (R1)
; divisor end address is: 12 (R3)
0x0D0C	0xE002    B	L_SDHC_ClockCmd10
L__SDHC_ClockCmd57:
;__Lib_SDHC.c, 309 :: 		
0x0D0E	0x4660    MOV	R0, R12
0x0D10	0x4659    MOV	R1, R11
0x0D12	0x464B    MOV	R3, R9
;__Lib_SDHC.c, 326 :: 		
L_SDHC_ClockCmd10:
;__Lib_SDHC.c, 328 :: 		
; tmpreg start address is: 0 (R0)
; freq start address is: 4 (R1)
; divisor start address is: 12 (R3)
0x0D14	0x084A    LSRS	R2, R1, #1
; freq end address is: 4 (R1)
;__Lib_SDHC.c, 329 :: 		
0x0D16	0x1E59    SUBS	R1, R3, #1
; divisor end address is: 12 (R3)
;__Lib_SDHC.c, 331 :: 		
0x0D18	0x0212    LSLS	R2, R2, #8
;__Lib_SDHC.c, 332 :: 		
0x0D1A	0x0109    LSLS	R1, R1, #4
0x0D1C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0D20	0xEA400201  ORR	R2, R0, R1, LSL #0
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 334 :: 		
0x0D24	0xF46F2170  MVN	R1, #983040
0x0D28	0xEA020101  AND	R1, R2, R1, LSL #0
;__Lib_SDHC.c, 335 :: 		
0x0D2C	0xF4412160  ORR	R1, R1, #917504
;__Lib_SDHC.c, 337 :: 		
0x0D30	0xF0410207  ORR	R2, R1, #7
;__Lib_SDHC.c, 339 :: 		
0x0D34	0x4907    LDR	R1, [PC, #28]
0x0D36	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 342 :: 		
L_SDHC_ClockCmd21:
0x0D38	0x4908    LDR	R1, [PC, #32]
0x0D3A	0x6809    LDR	R1, [R1, #0]
0x0D3C	0xB101    CBZ	R1, L_SDHC_ClockCmd22
;__Lib_SDHC.c, 343 :: 		
0x0D3E	0xE7FB    B	L_SDHC_ClockCmd21
L_SDHC_ClockCmd22:
;__Lib_SDHC.c, 345 :: 		
0x0D40	0x4904    LDR	R1, [PC, #16]
0x0D42	0x6809    LDR	R1, [R1, #0]
0x0D44	0xF0410208  ORR	R2, R1, #8
0x0D48	0x4902    LDR	R1, [PC, #8]
0x0D4A	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 346 :: 		
L_SDHC_ClockCmd9:
;__Lib_SDHC.c, 347 :: 		
L_end_SDHC_ClockCmd:
0x0D4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D50	0xB006    ADD	SP, SP, #24
0x0D52	0x4770    BX	LR
0x0D54	0x102C400B  	SDHC_SYSCTL+0
0x0D58	0x000FFFFF  	#-65521
0x0D5C	0x048C4362  	SDHC_PRSSTAT+0
; end of _SDHC_ClockCmd
_SDHC_Set_PROCTL:
;__Lib_SDHC.c, 416 :: 		
; initConfig start address is: 0 (R0)
0x0D60	0xB081    SUB	SP, SP, #4
; initConfig end address is: 0 (R0)
; initConfig start address is: 0 (R0)
;__Lib_SDHC.c, 422 :: 		
0x0D62	0x4912    LDR	R1, [PC, #72]
0x0D64	0x680A    LDR	R2, [R1, #0]
0x0D66	0x4912    LDR	R1, [PC, #72]
0x0D68	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg start address is: 12 (R3)
0x0D6C	0x460B    MOV	R3, R1
;__Lib_SDHC.c, 424 :: 		
0x0D6E	0xF200010C  ADDW	R1, R0, #12
0x0D72	0x680A    LDR	R2, [R1, #0]
;__Lib_SDHC.c, 427 :: 		
0x0D74	0x490E    LDR	R1, [PC, #56]
0x0D76	0xEA020101  AND	R1, R2, R1, LSL #0
0x0D7A	0xEA430201  ORR	R2, R3, R1, LSL #0
; tmpreg end address is: 12 (R3)
; tmpreg start address is: 8 (R2)
;__Lib_SDHC.c, 429 :: 		
0x0D7E	0x490D    LDR	R1, [PC, #52]
0x0D80	0x400A    ANDS	R2, R1
;__Lib_SDHC.c, 430 :: 		
0x0D82	0x6801    LDR	R1, [R0, #0]
0x0D84	0xF0010101  AND	R1, R1, #1
0x0D88	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 431 :: 		
0x0D8A	0x1D01    ADDS	R1, R0, #4
0x0D8C	0x6809    LDR	R1, [R1, #0]
0x0D8E	0xF0010130  AND	R1, R1, #48
0x0D92	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 432 :: 		
0x0D94	0xF2000108  ADDW	R1, R0, #8
; initConfig end address is: 0 (R0)
0x0D98	0x6809    LDR	R1, [R1, #0]
0x0D9A	0xF4017140  AND	R1, R1, #768
0x0D9E	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 0 (R0)
0x0DA2	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 434 :: 		
0x0DA4	0x4901    LDR	R1, [PC, #4]
0x0DA6	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 435 :: 		
L_end_SDHC_Set_PROCTL:
0x0DA8	0xB001    ADD	SP, SP, #4
0x0DAA	0x4770    BX	LR
0x0DAC	0x1028400B  	SDHC_PROCTL+0
0x0DB0	0x0088070D  	#118292616
0x0DB4	0xFCCEFFFF  	#-818
; end of _SDHC_Set_PROCTL
_SDHC_Set_WML:
;__Lib_SDHC.c, 447 :: 		
; initConfig start address is: 0 (R0)
0x0BDC	0xB081    SUB	SP, SP, #4
; initConfig end address is: 0 (R0)
; initConfig start address is: 0 (R0)
;__Lib_SDHC.c, 448 :: 		
;__Lib_SDHC.c, 450 :: 		
0x0BDE	0x6801    LDR	R1, [R0, #0]
0x0BE0	0x0409    LSLS	R1, R1, #16
; tmpreg start address is: 8 (R2)
0x0BE2	0x460A    MOV	R2, R1
;__Lib_SDHC.c, 451 :: 		
0x0BE4	0x1D01    ADDS	R1, R0, #4
; initConfig end address is: 0 (R0)
0x0BE6	0x6809    LDR	R1, [R1, #0]
0x0BE8	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 0 (R0)
0x0BEC	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 453 :: 		
0x0BEE	0x4902    LDR	R1, [PC, #8]
0x0BF0	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 454 :: 		
L_end_SDHC_Set_WML:
0x0BF2	0xB001    ADD	SP, SP, #4
0x0BF4	0x4770    BX	LR
0x0BF6	0xBF00    NOP
0x0BF8	0x1044400B  	SDHC_WML+0
; end of _SDHC_Set_WML
_SDHC_Set_VENDOR:
;__Lib_SDHC.c, 466 :: 		
; initConfig start address is: 0 (R0)
0x0BFC	0xB081    SUB	SP, SP, #4
; initConfig end address is: 0 (R0)
; initConfig start address is: 0 (R0)
;__Lib_SDHC.c, 469 :: 		
0x0BFE	0x4907    LDR	R1, [PC, #28]
; tmpreg start address is: 8 (R2)
0x0C00	0x680A    LDR	R2, [R1, #0]
;__Lib_SDHC.c, 471 :: 		
0x0C02	0xF06F0103  MVN	R1, #3
0x0C06	0x400A    ANDS	R2, R1
;__Lib_SDHC.c, 472 :: 		
0x0C08	0xF2000130  ADDW	R1, R0, #48
; initConfig end address is: 0 (R0)
0x0C0C	0x6809    LDR	R1, [R1, #0]
0x0C0E	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 0 (R0)
0x0C12	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 474 :: 		
0x0C14	0x4901    LDR	R1, [PC, #4]
0x0C16	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 475 :: 		
L_end_SDHC_Set_VENDOR:
0x0C18	0xB001    ADD	SP, SP, #4
0x0C1A	0x4770    BX	LR
0x0C1C	0x10C0400B  	SDHC_VENDOR+0
; end of _SDHC_Set_VENDOR
_SDHC_Set_MMCBOOT:
;__Lib_SDHC.c, 487 :: 		
; initBootConfig start address is: 0 (R0)
0x0B5C	0xB081    SUB	SP, SP, #4
; initBootConfig end address is: 0 (R0)
; initBootConfig start address is: 0 (R0)
;__Lib_SDHC.c, 488 :: 		
; tmpreg start address is: 8 (R2)
0x0B5E	0xF04F0200  MOV	R2, #0
;__Lib_SDHC.c, 490 :: 		
0x0B62	0x6801    LDR	R1, [R0, #0]
0x0B64	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 491 :: 		
0x0B66	0x1D01    ADDS	R1, R0, #4
0x0B68	0x6809    LDR	R1, [R1, #0]
0x0B6A	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 492 :: 		
0x0B6C	0xF2000108  ADDW	R1, R0, #8
0x0B70	0x6809    LDR	R1, [R1, #0]
0x0B72	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 493 :: 		
0x0B74	0xF200010C  ADDW	R1, R0, #12
; initBootConfig end address is: 0 (R0)
0x0B78	0x6809    LDR	R1, [R1, #0]
;__Lib_SDHC.c, 495 :: 		
0x0B7A	0xF00101D0  AND	R1, R1, #208
0x0B7E	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 0 (R0)
0x0B82	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 497 :: 		
0x0B84	0x4901    LDR	R1, [PC, #4]
0x0B86	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 498 :: 		
L_end_SDHC_Set_MMCBOOT:
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0x10C4400B  	SDHC_MMCBOOT+0
; end of _SDHC_Set_MMCBOOT
_SDHC_IRQStatenConfig:
;__Lib_SDHC.c, 62 :: 		
; newState start address is: 4 (R1)
; mask start address is: 0 (R0)
0x0BB0	0xB081    SUB	SP, SP, #4
; newState end address is: 4 (R1)
; mask end address is: 0 (R0)
; mask start address is: 0 (R0)
; newState start address is: 4 (R1)
;__Lib_SDHC.c, 63 :: 		
0x0BB2	0x2901    CMP	R1, #1
0x0BB4	0xD106    BNE	L_SDHC_IRQStatenConfig0
; newState end address is: 4 (R1)
;__Lib_SDHC.c, 64 :: 		
0x0BB6	0x4A08    LDR	R2, [PC, #32]
0x0BB8	0x6812    LDR	R2, [R2, #0]
0x0BBA	0xEA420300  ORR	R3, R2, R0, LSL #0
; mask end address is: 0 (R0)
0x0BBE	0x4A06    LDR	R2, [PC, #24]
0x0BC0	0x6013    STR	R3, [R2, #0]
;__Lib_SDHC.c, 65 :: 		
0x0BC2	0xE006    B	L_SDHC_IRQStatenConfig1
L_SDHC_IRQStatenConfig0:
;__Lib_SDHC.c, 67 :: 		
; mask start address is: 0 (R0)
0x0BC4	0x43C3    MVN	R3, R0
; mask end address is: 0 (R0)
0x0BC6	0x4A04    LDR	R2, [PC, #16]
0x0BC8	0x6812    LDR	R2, [R2, #0]
0x0BCA	0xEA020303  AND	R3, R2, R3, LSL #0
0x0BCE	0x4A02    LDR	R2, [PC, #8]
0x0BD0	0x6013    STR	R3, [R2, #0]
;__Lib_SDHC.c, 68 :: 		
L_SDHC_IRQStatenConfig1:
;__Lib_SDHC.c, 69 :: 		
L_end_SDHC_IRQStatenConfig:
0x0BD2	0xB001    ADD	SP, SP, #4
0x0BD4	0x4770    BX	LR
0x0BD6	0xBF00    NOP
0x0BD8	0x1034400B  	SDHC_IRQSTATEN+0
; end of _SDHC_IRQStatenConfig
_SDHC_IRQSignalConfig:
;__Lib_SDHC.c, 102 :: 		
; newState start address is: 4 (R1)
; mask start address is: 0 (R0)
0x0DB8	0xB081    SUB	SP, SP, #4
; newState end address is: 4 (R1)
; mask end address is: 0 (R0)
; mask start address is: 0 (R0)
; newState start address is: 4 (R1)
;__Lib_SDHC.c, 103 :: 		
0x0DBA	0x2901    CMP	R1, #1
0x0DBC	0xD106    BNE	L_SDHC_IRQSignalConfig2
; newState end address is: 4 (R1)
;__Lib_SDHC.c, 104 :: 		
0x0DBE	0x4A08    LDR	R2, [PC, #32]
0x0DC0	0x6812    LDR	R2, [R2, #0]
0x0DC2	0xEA420300  ORR	R3, R2, R0, LSL #0
; mask end address is: 0 (R0)
0x0DC6	0x4A06    LDR	R2, [PC, #24]
0x0DC8	0x6013    STR	R3, [R2, #0]
;__Lib_SDHC.c, 105 :: 		
0x0DCA	0xE006    B	L_SDHC_IRQSignalConfig3
L_SDHC_IRQSignalConfig2:
;__Lib_SDHC.c, 107 :: 		
; mask start address is: 0 (R0)
0x0DCC	0x43C3    MVN	R3, R0
; mask end address is: 0 (R0)
0x0DCE	0x4A04    LDR	R2, [PC, #16]
0x0DD0	0x6812    LDR	R2, [R2, #0]
0x0DD2	0xEA020303  AND	R3, R2, R3, LSL #0
0x0DD6	0x4A02    LDR	R2, [PC, #8]
0x0DD8	0x6013    STR	R3, [R2, #0]
;__Lib_SDHC.c, 108 :: 		
L_SDHC_IRQSignalConfig3:
;__Lib_SDHC.c, 109 :: 		
L_end_SDHC_IRQSignalConfig:
0x0DDA	0xB001    ADD	SP, SP, #4
0x0DDC	0x4770    BX	LR
0x0DDE	0xBF00    NOP
0x0DE0	0x1038400B  	SDHC_IRQSIGEN+0
; end of _SDHC_IRQSignalConfig
_SDHC_Reset:
;__Lib_SDHC.c, 234 :: 		
; timeout start address is: 4 (R1)
; type start address is: 0 (R0)
0x1530	0xB081    SUB	SP, SP, #4
; timeout end address is: 4 (R1)
; type end address is: 0 (R0)
; type start address is: 0 (R0)
; timeout start address is: 4 (R1)
;__Lib_SDHC.c, 236 :: 		
0x1532	0xF00063E0  AND	R3, R0, #117440512
; type end address is: 0 (R0)
; mask start address is: 0 (R0)
0x1536	0x4618    MOV	R0, R3
;__Lib_SDHC.c, 238 :: 		
0x1538	0x4A0B    LDR	R2, [PC, #44]
0x153A	0x6812    LDR	R2, [R2, #0]
0x153C	0xEA420303  ORR	R3, R2, R3, LSL #0
0x1540	0x4A09    LDR	R2, [PC, #36]
0x1542	0x6013    STR	R3, [R2, #0]
; mask end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_SDHC.c, 240 :: 		
L_SDHC_Reset6:
; mask start address is: 0 (R0)
; timeout start address is: 4 (R1)
0x1544	0x4A08    LDR	R2, [PC, #32]
0x1546	0x6812    LDR	R2, [R2, #0]
0x1548	0x4002    ANDS	R2, R0
0x154A	0xB11A    CBZ	R2, L_SDHC_Reset7
;__Lib_SDHC.c, 241 :: 		
0x154C	0xB901    CBNZ	R1, L_SDHC_Reset8
; mask end address is: 0 (R0)
;__Lib_SDHC.c, 242 :: 		
0x154E	0xE001    B	L_SDHC_Reset7
;__Lib_SDHC.c, 243 :: 		
L_SDHC_Reset8:
;__Lib_SDHC.c, 244 :: 		
; mask start address is: 0 (R0)
0x1550	0x1E49    SUBS	R1, R1, #1
;__Lib_SDHC.c, 245 :: 		
; mask end address is: 0 (R0)
0x1552	0xE7F7    B	L_SDHC_Reset6
L_SDHC_Reset7:
;__Lib_SDHC.c, 246 :: 		
0x1554	0x2900    CMP	R1, #0
0x1556	0xF2400200  MOVW	R2, #0
0x155A	0xD100    BNE	L__SDHC_Reset81
0x155C	0x2201    MOVS	R2, #1
L__SDHC_Reset81:
0x155E	0xB2D2    UXTB	R2, R2
; timeout end address is: 4 (R1)
0x1560	0xB2D0    UXTB	R0, R2
;__Lib_SDHC.c, 247 :: 		
L_end_SDHC_Reset:
0x1562	0xB001    ADD	SP, SP, #4
0x1564	0x4770    BX	LR
0x1566	0xBF00    NOP
0x1568	0x102C400B  	SDHC_SYSCTL+0
; end of _SDHC_Reset
__Lib_Mmc_SDHC_sdhc_cmd0:
;__Lib_Mmc_SDHC.c, 1218 :: 		
0x1508	0xB087    SUB	SP, SP, #28
0x150A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1224 :: 		
0x150E	0xA801    ADD	R0, SP, #4
0x1510	0xF7FFFCEC  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1225 :: 		
0x1514	0x2000    MOVS	R0, #0
0x1516	0x9003    STR	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1226 :: 		
0x1518	0xF04F0000  MOV	R0, #0
0x151C	0x9005    STR	R0, [SP, #20]
;__Lib_Mmc_SDHC.c, 1228 :: 		
0x151E	0xA801    ADD	R0, SP, #4
0x1520	0xF7FFFC94  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1230 :: 		
0x1524	0xF7FFF8C0  BL	__Lib_Mmc_SDHC_CmdErrortimeout+0
;__Lib_Mmc_SDHC.c, 1231 :: 		
L_end_sdhc_cmd0:
0x1528	0xF8DDE000  LDR	LR, [SP, #0]
0x152C	0xB007    ADD	SP, SP, #28
0x152E	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd0
_SDHC_CmdStructInit:
;__Lib_SDHC.c, 739 :: 		
; cmdReqInitStruct start address is: 0 (R0)
0x0EEC	0xB081    SUB	SP, SP, #4
; cmdReqInitStruct end address is: 0 (R0)
; cmdReqInitStruct start address is: 0 (R0)
;__Lib_SDHC.c, 740 :: 		
0x0EEE	0x2100    MOVS	R1, #0
0x0EF0	0x6001    STR	R1, [R0, #0]
;__Lib_SDHC.c, 741 :: 		
0x0EF2	0x1D02    ADDS	R2, R0, #4
0x0EF4	0x2100    MOVS	R1, #0
0x0EF6	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 742 :: 		
0x0EF8	0xF2000208  ADDW	R2, R0, #8
0x0EFC	0x2140    MOVS	R1, #64
0x0EFE	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 743 :: 		
0x0F00	0xF200020C  ADDW	R2, R0, #12
0x0F04	0xF04F0100  MOV	R1, #0
0x0F08	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 744 :: 		
0x0F0A	0xF2000210  ADDW	R2, R0, #16
0x0F0E	0xF04F0100  MOV	R1, #0
0x0F12	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 745 :: 		
0x0F14	0xF2000214  ADDW	R2, R0, #20
; cmdReqInitStruct end address is: 0 (R0)
0x0F18	0x2100    MOVS	R1, #0
0x0F1A	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 746 :: 		
L_end_SDHC_CmdStructInit:
0x0F1C	0xB001    ADD	SP, SP, #4
0x0F1E	0x4770    BX	LR
; end of _SDHC_CmdStructInit
_SDHC_SendCommand:
;__Lib_SDHC.c, 648 :: 		
; cmdReq start address is: 0 (R0)
0x0E4C	0xB081    SUB	SP, SP, #4
; cmdReq end address is: 0 (R0)
; cmdReq start address is: 0 (R0)
;__Lib_SDHC.c, 649 :: 		
; cmdReq end address is: 0 (R0)
;__Lib_SDHC.c, 651 :: 		
L_SDHC_SendCommand40:
; cmdReq start address is: 0 (R0)
0x0E4E	0x4922    LDR	R1, [PC, #136]
0x0E50	0x6809    LDR	R1, [R1, #0]
0x0E52	0xB101    CBZ	R1, L_SDHC_SendCommand41
0x0E54	0xE7FB    B	L_SDHC_SendCommand40
L_SDHC_SendCommand41:
;__Lib_SDHC.c, 652 :: 		
0x0E56	0xF2000108  ADDW	R1, R0, #8
0x0E5A	0x6809    LDR	R1, [R1, #0]
;__Lib_SDHC.c, 653 :: 		
0x0E5C	0xB1A1    CBZ	R1, L__SDHC_SendCommand70
0x0E5E	0xF2000108  ADDW	R1, R0, #8
0x0E62	0x6809    LDR	R1, [R1, #0]
0x0E64	0x290C    CMP	R1, #12
0x0E66	0xD010    BEQ	L__SDHC_SendCommand71
;__Lib_SDHC.c, 654 :: 		
0x0E68	0xF2000108  ADDW	R1, R0, #8
0x0E6C	0x6809    LDR	R1, [R1, #0]
0x0E6E	0x290D    CMP	R1, #13
0x0E70	0xD00C    BEQ	L__SDHC_SendCommand72
;__Lib_SDHC.c, 655 :: 		
0x0E72	0xF2000108  ADDW	R1, R0, #8
0x0E76	0x6809    LDR	R1, [R1, #0]
0x0E78	0x2934    CMP	R1, #52
0x0E7A	0xD008    BEQ	L__SDHC_SendCommand73
L__SDHC_SendCommand65:
;__Lib_SDHC.c, 657 :: 		
L_SDHC_SendCommand45:
; cmdReq end address is: 0 (R0)
; cmdReq start address is: 0 (R0)
0x0E7C	0x4917    LDR	R1, [PC, #92]
0x0E7E	0x6809    LDR	R1, [R1, #0]
0x0E80	0x2900    CMP	R1, #0
0x0E82	0xD000    BEQ	L_SDHC_SendCommand46
0x0E84	0xE7FA    B	L_SDHC_SendCommand45
L_SDHC_SendCommand46:
;__Lib_SDHC.c, 653 :: 		
0x0E86	0xE7FF    B	L__SDHC_SendCommand69
; cmdReq end address is: 0 (R0)
L__SDHC_SendCommand70:
L__SDHC_SendCommand69:
; cmdReq start address is: 0 (R0)
; cmdReq end address is: 0 (R0)
0x0E88	0xE7FF    B	L__SDHC_SendCommand68
L__SDHC_SendCommand71:
L__SDHC_SendCommand68:
;__Lib_SDHC.c, 654 :: 		
; cmdReq start address is: 0 (R0)
; cmdReq end address is: 0 (R0)
0x0E8A	0xE7FF    B	L__SDHC_SendCommand67
L__SDHC_SendCommand72:
L__SDHC_SendCommand67:
;__Lib_SDHC.c, 655 :: 		
; cmdReq start address is: 0 (R0)
; cmdReq end address is: 0 (R0)
0x0E8C	0xE7FF    B	L__SDHC_SendCommand66
L__SDHC_SendCommand73:
L__SDHC_SendCommand66:
;__Lib_SDHC.c, 659 :: 		
; cmdReq start address is: 0 (R0)
0x0E8E	0x1D01    ADDS	R1, R0, #4
0x0E90	0x680A    LDR	R2, [R1, #0]
0x0E92	0x4913    LDR	R1, [PC, #76]
0x0E94	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 661 :: 		
0x0E96	0xF2000108  ADDW	R1, R0, #8
0x0E9A	0x6809    LDR	R1, [R1, #0]
0x0E9C	0x0609    LSLS	R1, R1, #24
0x0E9E	0xF001527C  AND	R2, R1, #1056964608
; tmpreg start address is: 8 (R2)
;__Lib_SDHC.c, 662 :: 		
0x0EA2	0xF200010C  ADDW	R1, R0, #12
0x0EA6	0x6809    LDR	R1, [R1, #0]
0x0EA8	0xF4010140  AND	R1, R1, #12582912
0x0EAC	0x430A    ORRS	R2, R1
;__Lib_SDHC.c, 663 :: 		
0x0EAE	0xF2000110  ADDW	R1, R0, #16
0x0EB2	0x6809    LDR	R1, [R1, #0]
0x0EB4	0xF4013140  AND	R1, R1, #196608
0x0EB8	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 12 (R3)
0x0EBC	0x460B    MOV	R3, R1
;__Lib_SDHC.c, 665 :: 		
0x0EBE	0xF2000114  ADDW	R1, R0, #20
; cmdReq end address is: 0 (R0)
0x0EC2	0x680A    LDR	R2, [R1, #0]
;__Lib_SDHC.c, 668 :: 		
0x0EC4	0x4907    LDR	R1, [PC, #28]
0x0EC6	0xEA020101  AND	R1, R2, R1, LSL #0
0x0ECA	0xEA430101  ORR	R1, R3, R1, LSL #0
; tmpreg end address is: 12 (R3)
; tmpreg start address is: 0 (R0)
0x0ECE	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 670 :: 		
0x0ED0	0x4905    LDR	R1, [PC, #20]
0x0ED2	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 671 :: 		
L_end_SDHC_SendCommand:
0x0ED4	0xB001    ADD	SP, SP, #4
0x0ED6	0x4770    BX	LR
0x0ED8	0x04804362  	SDHC_PRSSTAT+0
0x0EDC	0x04844362  	SDHC_PRSSTAT+0
0x0EE0	0x1008400B  	SDHC_CMDARG+0
0x0EE4	0x00370038  	#3670071
0x0EE8	0x100C400B  	SDHC_XFERTYP+0
; end of _SDHC_SendCommand
__Lib_Mmc_SDHC_CmdErrortimeout:
;__Lib_Mmc_SDHC.c, 906 :: 		
0x06A8	0xB081    SUB	SP, SP, #4
0x06AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 907 :: 		
; timeout start address is: 8 (R2)
0x06AE	0x4A0B    LDR	R2, [PC, #44]
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 910 :: 		
L___Lib_Mmc_SDHC_CmdErrortimeout92:
; timeout start address is: 8 (R2)
0x06B0	0x2A00    CMP	R2, #0
0x06B2	0xD906    BLS	L___Lib_Mmc_SDHC_CmdErrortimeout369
0x06B4	0xF04F0001  MOV	R0, #1
0x06B8	0xF7FFFEF4  BL	_SDHC_GetStatus+0
0x06BC	0xB908    CBNZ	R0, L___Lib_Mmc_SDHC_CmdErrortimeout368
L___Lib_Mmc_SDHC_CmdErrortimeout367:
;__Lib_Mmc_SDHC.c, 911 :: 		
0x06BE	0x1E52    SUBS	R2, R2, #1
;__Lib_Mmc_SDHC.c, 912 :: 		
0x06C0	0xE7F6    B	L___Lib_Mmc_SDHC_CmdErrortimeout92
;__Lib_Mmc_SDHC.c, 910 :: 		
L___Lib_Mmc_SDHC_CmdErrortimeout369:
L___Lib_Mmc_SDHC_CmdErrortimeout368:
;__Lib_Mmc_SDHC.c, 914 :: 		
0x06C2	0xB90A    CBNZ	R2, L___Lib_Mmc_SDHC_CmdErrortimeout96
; timeout end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 915 :: 		
0x06C4	0x2001    MOVS	R0, #1
0x06C6	0xE004    B	L_end_CmdErrortimeout
L___Lib_Mmc_SDHC_CmdErrortimeout96:
;__Lib_Mmc_SDHC.c, 918 :: 		
0x06C8	0xF04F0003  MOV	R0, #3
0x06CC	0xF7FFFEE2  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 920 :: 		
0x06D0	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 921 :: 		
L_end_CmdErrortimeout:
0x06D2	0xF8DDE000  LDR	LR, [SP, #0]
0x06D6	0xB001    ADD	SP, SP, #4
0x06D8	0x4770    BX	LR
0x06DA	0xBF00    NOP
0x06DC	0x27100000  	#10000
; end of __Lib_Mmc_SDHC_CmdErrortimeout
_SDHC_GetStatus:
;__Lib_SDHC.c, 139 :: 		
; mask start address is: 0 (R0)
0x04A4	0xB081    SUB	SP, SP, #4
; mask end address is: 0 (R0)
; mask start address is: 0 (R0)
;__Lib_SDHC.c, 140 :: 		
0x04A6	0x4905    LDR	R1, [PC, #20]
0x04A8	0x6809    LDR	R1, [R1, #0]
0x04AA	0x4001    ANDS	R1, R0
0x04AC	0x4281    CMP	R1, R0
0x04AE	0xD101    BNE	L_SDHC_GetStatus4
; mask end address is: 0 (R0)
;__Lib_SDHC.c, 141 :: 		
0x04B0	0x2001    MOVS	R0, #1
0x04B2	0xE000    B	L_end_SDHC_GetStatus
L_SDHC_GetStatus4:
;__Lib_SDHC.c, 143 :: 		
0x04B4	0x2000    MOVS	R0, #0
;__Lib_SDHC.c, 144 :: 		
L_end_SDHC_GetStatus:
0x04B6	0xB001    ADD	SP, SP, #4
0x04B8	0x4770    BX	LR
0x04BA	0xBF00    NOP
0x04BC	0x1030400B  	SDHC_IRQSTAT+0
; end of _SDHC_GetStatus
_SDHC_ClearFlag:
;__Lib_SDHC.c, 173 :: 		
; mask start address is: 0 (R0)
0x0494	0xB081    SUB	SP, SP, #4
; mask end address is: 0 (R0)
; mask start address is: 0 (R0)
;__Lib_SDHC.c, 174 :: 		
0x0496	0x4902    LDR	R1, [PC, #8]
0x0498	0x6008    STR	R0, [R1, #0]
; mask end address is: 0 (R0)
;__Lib_SDHC.c, 175 :: 		
L_end_SDHC_ClearFlag:
0x049A	0xB001    ADD	SP, SP, #4
0x049C	0x4770    BX	LR
0x049E	0xBF00    NOP
0x04A0	0x1030400B  	SDHC_IRQSTAT+0
; end of _SDHC_ClearFlag
__Lib_Mmc_SDHC_sdhc_cmd8:
;__Lib_Mmc_SDHC.c, 1301 :: 		
0x156C	0xB087    SUB	SP, SP, #28
0x156E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1309 :: 		
0x1572	0xA801    ADD	R0, SP, #4
0x1574	0xF7FFFCBA  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1310 :: 		
0x1578	0x2008    MOVS	R0, #8
0x157A	0x9003    STR	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1311 :: 		
0x157C	0xF44F70D5  MOV	R0, #426
0x1580	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 1312 :: 		
0x1582	0xF44F3000  MOV	R0, #131072
0x1586	0x9005    STR	R0, [SP, #20]
;__Lib_Mmc_SDHC.c, 1313 :: 		
0x1588	0xF44F10C0  MOV	R0, #1572864
0x158C	0x9006    STR	R0, [SP, #24]
;__Lib_Mmc_SDHC.c, 1315 :: 		
0x158E	0xA801    ADD	R0, SP, #4
0x1590	0xF7FFFC5C  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1317 :: 		
0x1594	0xF7FFF83C  BL	_Delay_10ms+0
;__Lib_Mmc_SDHC.c, 1320 :: 		
0x1598	0xF7FFF806  BL	__Lib_Mmc_SDHC_CmdResp7Error+0
;__Lib_Mmc_SDHC.c, 1321 :: 		
L_end_sdhc_cmd8:
0x159C	0xF8DDE000  LDR	LR, [SP, #0]
0x15A0	0xB007    ADD	SP, SP, #28
0x15A2	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd8
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0610	0xF641277E  MOVW	R7, #6782
0x0614	0xF2C00706  MOVT	R7, #6
0x0618	0xBF00    NOP
0x061A	0xBF00    NOP
L_Delay_10ms22:
0x061C	0x1E7F    SUBS	R7, R7, #1
0x061E	0xD1FD    BNE	L_Delay_10ms22
0x0620	0xBF00    NOP
0x0622	0xBF00    NOP
0x0624	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0626	0x4770    BX	LR
; end of _Delay_10ms
__Lib_Mmc_SDHC_CmdResp7Error:
;__Lib_Mmc_SDHC.c, 1188 :: 		
0x05A8	0xB081    SUB	SP, SP, #4
0x05AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1189 :: 		
0x05AE	0x4815    LDR	R0, [PC, #84]
; status start address is: 8 (R2)
0x05B0	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1190 :: 		
; timeout start address is: 0 (R0)
0x05B2	0x4815    LDR	R0, [PC, #84]
; timeout end address is: 0 (R0)
; status end address is: 8 (R2)
0x05B4	0x4601    MOV	R1, R0
;__Lib_Mmc_SDHC.c, 1192 :: 		
L___Lib_Mmc_SDHC_CmdResp7Error151:
; timeout start address is: 4 (R1)
; status start address is: 8 (R2)
0x05B6	0x4815    LDR	R0, [PC, #84]
0x05B8	0xEA020000  AND	R0, R2, R0, LSL #0
0x05BC	0xB928    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp7Error397
0x05BE	0x2900    CMP	R1, #0
0x05C0	0xD903    BLS	L___Lib_Mmc_SDHC_CmdResp7Error396
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp7Error395:
;__Lib_Mmc_SDHC.c, 1193 :: 		
0x05C2	0x1E49    SUBS	R1, R1, #1
;__Lib_Mmc_SDHC.c, 1194 :: 		
0x05C4	0x480F    LDR	R0, [PC, #60]
; status start address is: 8 (R2)
0x05C6	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1195 :: 		
0x05C8	0xE7F5    B	L___Lib_Mmc_SDHC_CmdResp7Error151
;__Lib_Mmc_SDHC.c, 1192 :: 		
L___Lib_Mmc_SDHC_CmdResp7Error397:
L___Lib_Mmc_SDHC_CmdResp7Error396:
;__Lib_Mmc_SDHC.c, 1197 :: 		
0x05CA	0xB119    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp7Error399
; timeout end address is: 4 (R1)
0x05CC	0xF4023080  AND	R0, R2, #65536
0x05D0	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp7Error398
0x05D2	0xE005    B	L___Lib_Mmc_SDHC_CmdResp7Error157
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp7Error399:
L___Lib_Mmc_SDHC_CmdResp7Error398:
;__Lib_Mmc_SDHC.c, 1199 :: 		
0x05D4	0xF44F3080  MOV	R0, #65536
0x05D8	0xF7FFFF5C  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1200 :: 		
0x05DC	0x2001    MOVS	R0, #1
0x05DE	0xE00D    B	L_end_CmdResp7Error
;__Lib_Mmc_SDHC.c, 1201 :: 		
L___Lib_Mmc_SDHC_CmdResp7Error157:
;__Lib_Mmc_SDHC.c, 1203 :: 		
; status start address is: 8 (R2)
0x05E0	0xF4023000  AND	R0, R2, #131072
; status end address is: 8 (R2)
0x05E4	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp7Error158
;__Lib_Mmc_SDHC.c, 1204 :: 		
0x05E6	0xF44F3000  MOV	R0, #131072
0x05EA	0xF7FFFF53  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1205 :: 		
0x05EE	0x2001    MOVS	R0, #1
0x05F0	0xE004    B	L_end_CmdResp7Error
;__Lib_Mmc_SDHC.c, 1206 :: 		
L___Lib_Mmc_SDHC_CmdResp7Error158:
;__Lib_Mmc_SDHC.c, 1209 :: 		
0x05F2	0xF04F0003  MOV	R0, #3
0x05F6	0xF7FFFF4D  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1211 :: 		
0x05FA	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1212 :: 		
L_end_CmdResp7Error:
0x05FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0600	0xB001    ADD	SP, SP, #4
0x0602	0x4770    BX	LR
0x0604	0x1030400B  	SDHC_IRQSTAT+0
0x0608	0x27100000  	#10000
0x060C	0x00010003  	#196609
; end of __Lib_Mmc_SDHC_CmdResp7Error
_SDHC_GetResponse:
;__Lib_SDHC.c, 762 :: 		
; index start address is: 0 (R0)
0x1484	0xB081    SUB	SP, SP, #4
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_SDHC.c, 763 :: 		
; SDHC_CMDRSP start address is: 8 (R2)
0x1486	0x4A03    LDR	R2, [PC, #12]
;__Lib_SDHC.c, 764 :: 		
0x1488	0x0081    LSLS	R1, R0, #2
; index end address is: 0 (R0)
0x148A	0x1851    ADDS	R1, R2, R1
; SDHC_CMDRSP end address is: 8 (R2)
0x148C	0x6809    LDR	R1, [R1, #0]
0x148E	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 765 :: 		
L_end_SDHC_GetResponse:
0x1490	0xB001    ADD	SP, SP, #4
0x1492	0x4770    BX	LR
0x1494	0x1010400B  	SDHC_CMDRSP0+0
; end of _SDHC_GetResponse
__Lib_Mmc_SDHC_sdhc_cmd55:
;__Lib_Mmc_SDHC.c, 1571 :: 		
; addr start address is: 0 (R0)
0x1498	0xB087    SUB	SP, SP, #28
0x149A	0xF8CDE000  STR	LR, [SP, #0]
0x149E	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1579 :: 		
0x14A0	0xA901    ADD	R1, SP, #4
0x14A2	0x4608    MOV	R0, R1
0x14A4	0xF7FFFD22  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1580 :: 		
0x14A8	0x2137    MOVS	R1, #55
0x14AA	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1581 :: 		
0x14AC	0xF44F3100  MOV	R1, #131072
0x14B0	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1582 :: 		
0x14B2	0xF44F11C0  MOV	R1, #1572864
0x14B6	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1584 :: 		
0x14B8	0xB10B    CBZ	R3, L___Lib_Mmc_SDHC_sdhc_cmd55167
;__Lib_Mmc_SDHC.c, 1585 :: 		
0x14BA	0x0419    LSLS	R1, R3, #16
; addr end address is: 12 (R3)
0x14BC	0x9102    STR	R1, [SP, #8]
L___Lib_Mmc_SDHC_sdhc_cmd55167:
;__Lib_Mmc_SDHC.c, 1587 :: 		
0x14BE	0xA901    ADD	R1, SP, #4
0x14C0	0x4608    MOV	R0, R1
0x14C2	0xF7FFFCC3  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1589 :: 		
0x14C6	0xF7FFF90B  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1590 :: 		
L_end_sdhc_cmd55:
0x14CA	0xF8DDE000  LDR	LR, [SP, #0]
0x14CE	0xB007    ADD	SP, SP, #28
0x14D0	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd55
__Lib_Mmc_SDHC_CmdResp1Error:
;__Lib_Mmc_SDHC.c, 935 :: 		
0x06E0	0xB081    SUB	SP, SP, #4
0x06E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 936 :: 		
0x06E6	0x4848    LDR	R0, [PC, #288]
; status start address is: 8 (R2)
0x06E8	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 937 :: 		
; timeout start address is: 4 (R1)
0x06EA	0x4948    LDR	R1, [PC, #288]
; timeout end address is: 4 (R1)
; status end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 941 :: 		
L___Lib_Mmc_SDHC_CmdResp1Error97:
; timeout start address is: 4 (R1)
; status start address is: 8 (R2)
0x06EC	0x4848    LDR	R0, [PC, #288]
0x06EE	0xEA020000  AND	R0, R2, R0, LSL #0
0x06F2	0xB928    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error373
0x06F4	0x2900    CMP	R1, #0
0x06F6	0xD903    BLS	L___Lib_Mmc_SDHC_CmdResp1Error372
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp1Error371:
;__Lib_Mmc_SDHC.c, 942 :: 		
0x06F8	0x1E49    SUBS	R1, R1, #1
;__Lib_Mmc_SDHC.c, 943 :: 		
0x06FA	0x4843    LDR	R0, [PC, #268]
; status start address is: 8 (R2)
0x06FC	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 944 :: 		
0x06FE	0xE7F5    B	L___Lib_Mmc_SDHC_CmdResp1Error97
;__Lib_Mmc_SDHC.c, 941 :: 		
L___Lib_Mmc_SDHC_CmdResp1Error373:
L___Lib_Mmc_SDHC_CmdResp1Error372:
;__Lib_Mmc_SDHC.c, 946 :: 		
0x0700	0xB119    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp1Error375
; timeout end address is: 4 (R1)
0x0702	0xF4023080  AND	R0, R2, #65536
0x0706	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error374
0x0708	0xE005    B	L___Lib_Mmc_SDHC_CmdResp1Error103
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp1Error375:
L___Lib_Mmc_SDHC_CmdResp1Error374:
;__Lib_Mmc_SDHC.c, 947 :: 		
0x070A	0xF44F3080  MOV	R0, #65536
0x070E	0xF7FFFEC1  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 948 :: 		
0x0712	0x2001    MOVS	R0, #1
0x0714	0xE073    B	L_end_CmdResp1Error
;__Lib_Mmc_SDHC.c, 949 :: 		
L___Lib_Mmc_SDHC_CmdResp1Error103:
;__Lib_Mmc_SDHC.c, 951 :: 		
; status start address is: 8 (R2)
0x0716	0xF4023000  AND	R0, R2, #131072
0x071A	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error104
; status end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 952 :: 		
0x071C	0xF44F3000  MOV	R0, #131072
0x0720	0xF7FFFEB8  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 953 :: 		
0x0724	0x2001    MOVS	R0, #1
0x0726	0xE06A    B	L_end_CmdResp1Error
;__Lib_Mmc_SDHC.c, 954 :: 		
L___Lib_Mmc_SDHC_CmdResp1Error104:
;__Lib_Mmc_SDHC.c, 957 :: 		
; status start address is: 8 (R2)
0x0728	0xF4022000  AND	R0, R2, #524288
; status end address is: 8 (R2)
0x072C	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error105
;__Lib_Mmc_SDHC.c, 958 :: 		
0x072E	0xF44F2000  MOV	R0, #524288
0x0732	0xF7FFFEAF  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 959 :: 		
0x0736	0x2001    MOVS	R0, #1
0x0738	0xE061    B	L_end_CmdResp1Error
;__Lib_Mmc_SDHC.c, 960 :: 		
L___Lib_Mmc_SDHC_CmdResp1Error105:
;__Lib_Mmc_SDHC.c, 963 :: 		
0x073A	0xF04F0003  MOV	R0, #3
0x073E	0xF7FFFEA9  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 966 :: 		
0x0742	0x2000    MOVS	R0, #0
0x0744	0xF000FE9E  BL	_SDHC_GetResponse+0
; response start address is: 8 (R2)
0x0748	0x4602    MOV	R2, R0
;__Lib_Mmc_SDHC.c, 968 :: 		
0x074A	0x0A41    LSRS	R1, R0, #9
0x074C	0xF001010F  AND	R1, R1, #15
; currentState start address is: 0 (R0)
0x0750	0x4608    MOV	R0, R1
; currentState end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 982 :: 		
0x0752	0x4930    LDR	R1, [PC, #192]
0x0754	0x4008    ANDS	R0, R1
0x0756	0xB908    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error106
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 983 :: 		
0x0758	0x2000    MOVS	R0, #0
0x075A	0xE050    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error106:
;__Lib_Mmc_SDHC.c, 985 :: 		
; response start address is: 8 (R2)
0x075C	0xF0024000  AND	R0, R2, #-2147483648
0x0760	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error107
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 986 :: 		
0x0762	0x2001    MOVS	R0, #1
0x0764	0xE04B    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error107:
;__Lib_Mmc_SDHC.c, 988 :: 		
; response start address is: 8 (R2)
0x0766	0xF0024080  AND	R0, R2, #1073741824
0x076A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error108
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 989 :: 		
0x076C	0x2001    MOVS	R0, #1
0x076E	0xE046    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error108:
;__Lib_Mmc_SDHC.c, 991 :: 		
; response start address is: 8 (R2)
0x0770	0xF0025000  AND	R0, R2, #536870912
0x0774	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error109
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 992 :: 		
0x0776	0x2001    MOVS	R0, #1
0x0778	0xE041    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error109:
;__Lib_Mmc_SDHC.c, 994 :: 		
; response start address is: 8 (R2)
0x077A	0xF0025080  AND	R0, R2, #268435456
0x077E	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error110
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 995 :: 		
0x0780	0x2001    MOVS	R0, #1
0x0782	0xE03C    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error110:
;__Lib_Mmc_SDHC.c, 997 :: 		
; response start address is: 8 (R2)
0x0784	0xF0026000  AND	R0, R2, #134217728
0x0788	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error111
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 998 :: 		
0x078A	0x2001    MOVS	R0, #1
0x078C	0xE037    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error111:
;__Lib_Mmc_SDHC.c, 1000 :: 		
; response start address is: 8 (R2)
0x078E	0xF0026080  AND	R0, R2, #67108864
0x0792	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error112
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1001 :: 		
0x0794	0x2001    MOVS	R0, #1
0x0796	0xE032    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error112:
;__Lib_Mmc_SDHC.c, 1003 :: 		
; response start address is: 8 (R2)
0x0798	0xF4020000  AND	R0, R2, #8388608
0x079C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error113
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1004 :: 		
0x079E	0x2001    MOVS	R0, #1
0x07A0	0xE02D    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error113:
;__Lib_Mmc_SDHC.c, 1006 :: 		
; response start address is: 8 (R2)
0x07A2	0xF4020080  AND	R0, R2, #4194304
0x07A6	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error114
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1007 :: 		
0x07A8	0x2001    MOVS	R0, #1
0x07AA	0xE028    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error114:
;__Lib_Mmc_SDHC.c, 1009 :: 		
; response start address is: 8 (R2)
0x07AC	0xF4021000  AND	R0, R2, #2097152
0x07B0	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error115
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1010 :: 		
0x07B2	0x2001    MOVS	R0, #1
0x07B4	0xE023    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error115:
;__Lib_Mmc_SDHC.c, 1012 :: 		
; response start address is: 8 (R2)
0x07B6	0xF4021080  AND	R0, R2, #1048576
0x07BA	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error116
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1013 :: 		
0x07BC	0x2001    MOVS	R0, #1
0x07BE	0xE01E    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error116:
;__Lib_Mmc_SDHC.c, 1015 :: 		
; response start address is: 8 (R2)
0x07C0	0xF4022000  AND	R0, R2, #524288
0x07C4	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error117
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1016 :: 		
0x07C6	0x2001    MOVS	R0, #1
0x07C8	0xE019    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error117:
;__Lib_Mmc_SDHC.c, 1018 :: 		
; response start address is: 8 (R2)
0x07CA	0xF4022080  AND	R0, R2, #262144
0x07CE	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error118
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1019 :: 		
0x07D0	0x2001    MOVS	R0, #1
0x07D2	0xE014    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error118:
;__Lib_Mmc_SDHC.c, 1021 :: 		
; response start address is: 8 (R2)
0x07D4	0xF4023000  AND	R0, R2, #131072
0x07D8	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error119
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1022 :: 		
0x07DA	0x2001    MOVS	R0, #1
0x07DC	0xE00F    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error119:
;__Lib_Mmc_SDHC.c, 1024 :: 		
; response start address is: 8 (R2)
0x07DE	0xF4023080  AND	R0, R2, #65536
0x07E2	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error120
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1025 :: 		
0x07E4	0x2001    MOVS	R0, #1
0x07E6	0xE00A    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error120:
;__Lib_Mmc_SDHC.c, 1030 :: 		
; response start address is: 8 (R2)
0x07E8	0xF4024080  AND	R0, R2, #16384
0x07EC	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error121
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1031 :: 		
0x07EE	0x2001    MOVS	R0, #1
0x07F0	0xE005    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error121:
;__Lib_Mmc_SDHC.c, 1036 :: 		
; response start address is: 8 (R2)
0x07F2	0xF0020008  AND	R0, R2, #8
; response end address is: 8 (R2)
0x07F6	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp1Error122
;__Lib_Mmc_SDHC.c, 1037 :: 		
0x07F8	0x2001    MOVS	R0, #1
0x07FA	0xE000    B	L_end_CmdResp1Error
L___Lib_Mmc_SDHC_CmdResp1Error122:
;__Lib_Mmc_SDHC.c, 1039 :: 		
0x07FC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1040 :: 		
L_end_CmdResp1Error:
0x07FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0802	0xB001    ADD	SP, SP, #4
0x0804	0x4770    BX	LR
0x0806	0xBF00    NOP
0x0808	0x1030400B  	SDHC_IRQSTAT+0
0x080C	0x27100000  	#10000
0x0810	0x00010003  	#196609
0x0814	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDHC_CmdResp1Error
__Lib_Mmc_SDHC_sdhc_acmd41:
;__Lib_Mmc_SDHC.c, 1616 :: 		
0x14D4	0xB087    SUB	SP, SP, #28
0x14D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1622 :: 		
0x14DA	0xA901    ADD	R1, SP, #4
0x14DC	0x4608    MOV	R0, R1
0x14DE	0xF7FFFD05  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1623 :: 		
0x14E2	0x2129    MOVS	R1, #41
0x14E4	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1625 :: 		
0x14E6	0x4907    LDR	R1, [PC, #28]
0x14E8	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDHC.c, 1626 :: 		
0x14EA	0xF44F3100  MOV	R1, #131072
0x14EE	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1628 :: 		
0x14F0	0xA901    ADD	R1, SP, #4
0x14F2	0x4608    MOV	R0, R1
0x14F4	0xF7FFFCAA  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1630 :: 		
0x14F8	0xF7FFFA50  BL	__Lib_Mmc_SDHC_CmdResp3Error+0
;__Lib_Mmc_SDHC.c, 1631 :: 		
L_end_sdhc_acmd41:
0x14FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1500	0xB007    ADD	SP, SP, #28
0x1502	0x4770    BX	LR
0x1504	0x00004030  	#1076887552
; end of __Lib_Mmc_SDHC_sdhc_acmd41
__Lib_Mmc_SDHC_CmdResp3Error:
;__Lib_Mmc_SDHC.c, 1092 :: 		
0x099C	0xB081    SUB	SP, SP, #4
0x099E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1093 :: 		
0x09A2	0x4810    LDR	R0, [PC, #64]
; status start address is: 8 (R2)
0x09A4	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1094 :: 		
; timeout start address is: 0 (R0)
0x09A6	0x4810    LDR	R0, [PC, #64]
; timeout end address is: 0 (R0)
; status end address is: 8 (R2)
0x09A8	0x4601    MOV	R1, R0
;__Lib_Mmc_SDHC.c, 1096 :: 		
L___Lib_Mmc_SDHC_CmdResp3Error131:
; timeout start address is: 4 (R1)
; status start address is: 8 (R2)
0x09AA	0xF0021001  AND	R0, R2, #65537
0x09AE	0xB928    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp3Error385
0x09B0	0x2900    CMP	R1, #0
0x09B2	0xD903    BLS	L___Lib_Mmc_SDHC_CmdResp3Error384
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp3Error383:
;__Lib_Mmc_SDHC.c, 1097 :: 		
0x09B4	0x1E49    SUBS	R1, R1, #1
;__Lib_Mmc_SDHC.c, 1098 :: 		
0x09B6	0x480B    LDR	R0, [PC, #44]
; status start address is: 8 (R2)
0x09B8	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1099 :: 		
0x09BA	0xE7F6    B	L___Lib_Mmc_SDHC_CmdResp3Error131
;__Lib_Mmc_SDHC.c, 1096 :: 		
L___Lib_Mmc_SDHC_CmdResp3Error385:
L___Lib_Mmc_SDHC_CmdResp3Error384:
;__Lib_Mmc_SDHC.c, 1101 :: 		
0x09BC	0xB119    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp3Error387
; timeout end address is: 4 (R1)
0x09BE	0xF4023080  AND	R0, R2, #65536
; status end address is: 8 (R2)
0x09C2	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp3Error386
0x09C4	0xE005    B	L___Lib_Mmc_SDHC_CmdResp3Error137
L___Lib_Mmc_SDHC_CmdResp3Error387:
L___Lib_Mmc_SDHC_CmdResp3Error386:
;__Lib_Mmc_SDHC.c, 1103 :: 		
0x09C6	0xF44F3080  MOV	R0, #65536
0x09CA	0xF7FFFD63  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1104 :: 		
0x09CE	0x2001    MOVS	R0, #1
0x09D0	0xE004    B	L_end_CmdResp3Error
;__Lib_Mmc_SDHC.c, 1105 :: 		
L___Lib_Mmc_SDHC_CmdResp3Error137:
;__Lib_Mmc_SDHC.c, 1108 :: 		
0x09D2	0xF04F0003  MOV	R0, #3
0x09D6	0xF7FFFD5D  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1110 :: 		
0x09DA	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1111 :: 		
L_end_CmdResp3Error:
0x09DC	0xF8DDE000  LDR	LR, [SP, #0]
0x09E0	0xB001    ADD	SP, SP, #4
0x09E2	0x4770    BX	LR
0x09E4	0x1030400B  	SDHC_IRQSTAT+0
0x09E8	0x27100000  	#10000
; end of __Lib_Mmc_SDHC_CmdResp3Error
__Lib_Mmc_SDHC_SD_InitializeCards:
;__Lib_Mmc_SDHC.c, 2042 :: 		
0x2F10	0xB081    SUB	SP, SP, #4
0x2F12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 2043 :: 		
;__Lib_Mmc_SDHC.c, 2044 :: 		
;__Lib_Mmc_SDHC.c, 2046 :: 		
0x2F16	0xF7FEFBDD  BL	_SDHC_GetPowerState+0
0x2F1A	0xB908    CBNZ	R0, L___Lib_Mmc_SDHC_SD_InitializeCards237
;__Lib_Mmc_SDHC.c, 2047 :: 		
0x2F1C	0x2001    MOVS	R0, #1
0x2F1E	0xE05B    B	L_end_SD_InitializeCards
L___Lib_Mmc_SDHC_SD_InitializeCards237:
;__Lib_Mmc_SDHC.c, 2049 :: 		
0x2F20	0x482F    LDR	R0, [PC, #188]
0x2F22	0x6800    LDR	R0, [R0, #0]
0x2F24	0x2804    CMP	R0, #4
0x2F26	0xD01C    BEQ	L___Lib_Mmc_SDHC_SD_InitializeCards238
;__Lib_Mmc_SDHC.c, 2052 :: 		
0x2F28	0xF7FEFBE0  BL	__Lib_Mmc_SDHC_sdhc_cmd2+0
0x2F2C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_InitializeCards239
;__Lib_Mmc_SDHC.c, 2053 :: 		
0x2F2E	0x2001    MOVS	R0, #1
0x2F30	0xE052    B	L_end_SD_InitializeCards
L___Lib_Mmc_SDHC_SD_InitializeCards239:
;__Lib_Mmc_SDHC.c, 2055 :: 		
0x2F32	0x2000    MOVS	R0, #0
0x2F34	0xF7FEFAA6  BL	_SDHC_GetResponse+0
0x2F38	0x492A    LDR	R1, [PC, #168]
0x2F3A	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2056 :: 		
0x2F3C	0x2001    MOVS	R0, #1
0x2F3E	0xF7FEFAA1  BL	_SDHC_GetResponse+0
0x2F42	0x4929    LDR	R1, [PC, #164]
0x2F44	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2057 :: 		
0x2F46	0x2002    MOVS	R0, #2
0x2F48	0xF7FEFA9C  BL	_SDHC_GetResponse+0
0x2F4C	0x4927    LDR	R1, [PC, #156]
0x2F4E	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2058 :: 		
0x2F50	0x2003    MOVS	R0, #3
0x2F52	0xF7FEFA97  BL	_SDHC_GetResponse+0
0x2F56	0xF06F417F  MVN	R1, #-16777216
0x2F5A	0xEA000101  AND	R1, R0, R1, LSL #0
0x2F5E	0x4824    LDR	R0, [PC, #144]
0x2F60	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 2059 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards238:
;__Lib_Mmc_SDHC.c, 2061 :: 		
0x2F62	0x481F    LDR	R0, [PC, #124]
0x2F64	0x6800    LDR	R0, [R0, #0]
0x2F66	0xB160    CBZ	R0, L___Lib_Mmc_SDHC_SD_InitializeCards407
0x2F68	0x481D    LDR	R0, [PC, #116]
0x2F6A	0x6800    LDR	R0, [R0, #0]
0x2F6C	0x2801    CMP	R0, #1
0x2F6E	0xD008    BEQ	L___Lib_Mmc_SDHC_SD_InitializeCards406
;__Lib_Mmc_SDHC.c, 2062 :: 		
0x2F70	0x481B    LDR	R0, [PC, #108]
0x2F72	0x6800    LDR	R0, [R0, #0]
0x2F74	0x2806    CMP	R0, #6
0x2F76	0xD004    BEQ	L___Lib_Mmc_SDHC_SD_InitializeCards405
;__Lib_Mmc_SDHC.c, 2063 :: 		
0x2F78	0x4819    LDR	R0, [PC, #100]
0x2F7A	0x6800    LDR	R0, [R0, #0]
0x2F7C	0x2802    CMP	R0, #2
0x2F7E	0xD000    BEQ	L___Lib_Mmc_SDHC_SD_InitializeCards404
0x2F80	0xE006    B	L___Lib_Mmc_SDHC_SD_InitializeCards242
;__Lib_Mmc_SDHC.c, 2061 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards407:
L___Lib_Mmc_SDHC_SD_InitializeCards406:
;__Lib_Mmc_SDHC.c, 2062 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards405:
;__Lib_Mmc_SDHC.c, 2063 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards404:
;__Lib_Mmc_SDHC.c, 2066 :: 		
0x2F82	0x491C    LDR	R1, [PC, #112]
0x2F84	0x2000    MOVS	R0, #0
0x2F86	0xF7FEFBC9  BL	__Lib_Mmc_SDHC_sdhc_cmd3+0
0x2F8A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_InitializeCards243
;__Lib_Mmc_SDHC.c, 2067 :: 		
0x2F8C	0x2001    MOVS	R0, #1
0x2F8E	0xE023    B	L_end_SD_InitializeCards
L___Lib_Mmc_SDHC_SD_InitializeCards243:
;__Lib_Mmc_SDHC.c, 2070 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards242:
;__Lib_Mmc_SDHC.c, 2071 :: 		
0x2F90	0x4813    LDR	R0, [PC, #76]
0x2F92	0x6800    LDR	R0, [R0, #0]
0x2F94	0x2804    CMP	R0, #4
0x2F96	0xD01E    BEQ	L___Lib_Mmc_SDHC_SD_InitializeCards244
;__Lib_Mmc_SDHC.c, 2074 :: 		
0x2F98	0x4816    LDR	R0, [PC, #88]
0x2F9A	0x6800    LDR	R0, [R0, #0]
0x2F9C	0xF7FEFB02  BL	__Lib_Mmc_SDHC_sdhc_cmd9+0
0x2FA0	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_InitializeCards245
;__Lib_Mmc_SDHC.c, 2075 :: 		
0x2FA2	0x2001    MOVS	R0, #1
0x2FA4	0xE018    B	L_end_SD_InitializeCards
L___Lib_Mmc_SDHC_SD_InitializeCards245:
;__Lib_Mmc_SDHC.c, 2077 :: 		
0x2FA6	0x2000    MOVS	R0, #0
0x2FA8	0xF7FEFA6C  BL	_SDHC_GetResponse+0
0x2FAC	0x4912    LDR	R1, [PC, #72]
0x2FAE	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2078 :: 		
0x2FB0	0x2001    MOVS	R0, #1
0x2FB2	0xF7FEFA67  BL	_SDHC_GetResponse+0
0x2FB6	0x4911    LDR	R1, [PC, #68]
0x2FB8	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2079 :: 		
0x2FBA	0x2002    MOVS	R0, #2
0x2FBC	0xF7FEFA62  BL	_SDHC_GetResponse+0
0x2FC0	0x490F    LDR	R1, [PC, #60]
0x2FC2	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2080 :: 		
0x2FC4	0x2003    MOVS	R0, #3
0x2FC6	0xF7FEFA5D  BL	_SDHC_GetResponse+0
0x2FCA	0xF06F417F  MVN	R1, #-16777216
0x2FCE	0xEA000101  AND	R1, R0, R1, LSL #0
0x2FD2	0x480C    LDR	R0, [PC, #48]
0x2FD4	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc_SDHC.c, 2081 :: 		
L___Lib_Mmc_SDHC_SD_InitializeCards244:
;__Lib_Mmc_SDHC.c, 2083 :: 		
0x2FD6	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2084 :: 		
L_end_SD_InitializeCards:
0x2FD8	0xF8DDE000  LDR	LR, [SP, #0]
0x2FDC	0xB001    ADD	SP, SP, #4
0x2FDE	0x4770    BX	LR
0x2FE0	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
0x2FE4	0x07641FFF  	__Lib_Mmc_SDHC_CID_TabSDHC+0
0x2FE8	0x07681FFF  	__Lib_Mmc_SDHC_CID_TabSDHC+4
0x2FEC	0x076C1FFF  	__Lib_Mmc_SDHC_CID_TabSDHC+8
0x2FF0	0x07701FFF  	__Lib_Mmc_SDHC_CID_TabSDHC+12
0x2FF4	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
0x2FF8	0x07741FFF  	__Lib_Mmc_SDHC_CSD_TabSDHC+0
0x2FFC	0x07781FFF  	__Lib_Mmc_SDHC_CSD_TabSDHC+4
0x3000	0x077C1FFF  	__Lib_Mmc_SDHC_CSD_TabSDHC+8
0x3004	0x07801FFF  	__Lib_Mmc_SDHC_CSD_TabSDHC+12
; end of __Lib_Mmc_SDHC_SD_InitializeCards
_SDHC_GetPowerState:
;__Lib_SDHC.c, 372 :: 		
0x16D4	0xB081    SUB	SP, SP, #4
;__Lib_SDHC.c, 373 :: 		
0x16D6	0x4804    LDR	R0, [PC, #16]
0x16D8	0x6800    LDR	R0, [R0, #0]
0x16DA	0xB108    CBZ	R0, L_SDHC_GetPowerState23
;__Lib_SDHC.c, 374 :: 		
0x16DC	0x2001    MOVS	R0, #1
0x16DE	0xE000    B	L_end_SDHC_GetPowerState
L_SDHC_GetPowerState23:
;__Lib_SDHC.c, 376 :: 		
0x16E0	0x2000    MOVS	R0, #0
;__Lib_SDHC.c, 377 :: 		
L_end_SDHC_GetPowerState:
0x16E2	0xB001    ADD	SP, SP, #4
0x16E4	0x4770    BX	LR
0x16E6	0xBF00    NOP
0x16E8	0x06444290  	SIM_SCGC3+0
; end of _SDHC_GetPowerState
__Lib_Mmc_SDHC_sdhc_cmd2:
;__Lib_Mmc_SDHC.c, 1235 :: 		
0x16EC	0xB087    SUB	SP, SP, #28
0x16EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1241 :: 		
0x16F2	0xA801    ADD	R0, SP, #4
0x16F4	0xF7FFFBFA  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1242 :: 		
0x16F8	0x2002    MOVS	R0, #2
0x16FA	0x9003    STR	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1243 :: 		
0x16FC	0xF44F3080  MOV	R0, #65536
0x1700	0x9005    STR	R0, [SP, #20]
;__Lib_Mmc_SDHC.c, 1244 :: 		
0x1702	0xF44F2000  MOV	R0, #524288
0x1706	0x9006    STR	R0, [SP, #24]
;__Lib_Mmc_SDHC.c, 1246 :: 		
0x1708	0xA801    ADD	R0, SP, #4
0x170A	0xF7FFFB9F  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1248 :: 		
0x170E	0xF7FFF911  BL	__Lib_Mmc_SDHC_CmdResp2Error+0
;__Lib_Mmc_SDHC.c, 1249 :: 		
L_end_sdhc_cmd2:
0x1712	0xF8DDE000  LDR	LR, [SP, #0]
0x1716	0xB007    ADD	SP, SP, #28
0x1718	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd2
__Lib_Mmc_SDHC_CmdResp2Error:
;__Lib_Mmc_SDHC.c, 1054 :: 		
0x0934	0xB081    SUB	SP, SP, #4
0x0936	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1055 :: 		
0x093A	0x4815    LDR	R0, [PC, #84]
; status start address is: 8 (R2)
0x093C	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1056 :: 		
; timeout start address is: 0 (R0)
0x093E	0x4815    LDR	R0, [PC, #84]
; timeout end address is: 0 (R0)
; status end address is: 8 (R2)
0x0940	0x4601    MOV	R1, R0
;__Lib_Mmc_SDHC.c, 1058 :: 		
L___Lib_Mmc_SDHC_CmdResp2Error123:
; timeout start address is: 4 (R1)
; status start address is: 8 (R2)
0x0942	0x4815    LDR	R0, [PC, #84]
0x0944	0xEA020000  AND	R0, R2, R0, LSL #0
0x0948	0xB928    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp2Error379
0x094A	0x2900    CMP	R1, #0
0x094C	0xD903    BLS	L___Lib_Mmc_SDHC_CmdResp2Error378
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp2Error377:
;__Lib_Mmc_SDHC.c, 1059 :: 		
0x094E	0x1E49    SUBS	R1, R1, #1
;__Lib_Mmc_SDHC.c, 1060 :: 		
0x0950	0x480F    LDR	R0, [PC, #60]
; status start address is: 8 (R2)
0x0952	0x6802    LDR	R2, [R0, #0]
;__Lib_Mmc_SDHC.c, 1061 :: 		
0x0954	0xE7F5    B	L___Lib_Mmc_SDHC_CmdResp2Error123
;__Lib_Mmc_SDHC.c, 1058 :: 		
L___Lib_Mmc_SDHC_CmdResp2Error379:
L___Lib_Mmc_SDHC_CmdResp2Error378:
;__Lib_Mmc_SDHC.c, 1063 :: 		
0x0956	0xB119    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp2Error381
; timeout end address is: 4 (R1)
0x0958	0xF4023080  AND	R0, R2, #65536
0x095C	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_CmdResp2Error380
0x095E	0xE005    B	L___Lib_Mmc_SDHC_CmdResp2Error129
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp2Error381:
L___Lib_Mmc_SDHC_CmdResp2Error380:
;__Lib_Mmc_SDHC.c, 1065 :: 		
0x0960	0xF44F3080  MOV	R0, #65536
0x0964	0xF7FFFD96  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1066 :: 		
0x0968	0x2001    MOVS	R0, #1
0x096A	0xE00D    B	L_end_CmdResp2Error
;__Lib_Mmc_SDHC.c, 1067 :: 		
L___Lib_Mmc_SDHC_CmdResp2Error129:
;__Lib_Mmc_SDHC.c, 1069 :: 		
; status start address is: 8 (R2)
0x096C	0xF4023000  AND	R0, R2, #131072
; status end address is: 8 (R2)
0x0970	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp2Error130
;__Lib_Mmc_SDHC.c, 1070 :: 		
0x0972	0xF44F3000  MOV	R0, #131072
0x0976	0xF7FFFD8D  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1071 :: 		
0x097A	0x2001    MOVS	R0, #1
0x097C	0xE004    B	L_end_CmdResp2Error
;__Lib_Mmc_SDHC.c, 1072 :: 		
L___Lib_Mmc_SDHC_CmdResp2Error130:
;__Lib_Mmc_SDHC.c, 1075 :: 		
0x097E	0xF04F0003  MOV	R0, #3
0x0982	0xF7FFFD87  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1077 :: 		
0x0986	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1078 :: 		
L_end_CmdResp2Error:
0x0988	0xF8DDE000  LDR	LR, [SP, #0]
0x098C	0xB001    ADD	SP, SP, #4
0x098E	0x4770    BX	LR
0x0990	0x1030400B  	SDHC_IRQSTAT+0
0x0994	0x27100000  	#10000
0x0998	0x00010003  	#196609
; end of __Lib_Mmc_SDHC_CmdResp2Error
__Lib_Mmc_SDHC_sdhc_cmd3:
;__Lib_Mmc_SDHC.c, 1253 :: 		
; RCA start address is: 4 (R1)
; addr start address is: 0 (R0)
0x171C	0xB087    SUB	SP, SP, #28
0x171E	0xF8CDE000  STR	LR, [SP, #0]
0x1722	0x4603    MOV	R3, R0
0x1724	0x460C    MOV	R4, R1
; RCA end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
; RCA start address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1260 :: 		
0x1726	0xAA01    ADD	R2, SP, #4
0x1728	0x4610    MOV	R0, R2
0x172A	0xF7FFFBDF  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1261 :: 		
0x172E	0x2203    MOVS	R2, #3
0x1730	0x9203    STR	R2, [SP, #12]
;__Lib_Mmc_SDHC.c, 1262 :: 		
0x1732	0xF44F3200  MOV	R2, #131072
0x1736	0x9205    STR	R2, [SP, #20]
;__Lib_Mmc_SDHC.c, 1263 :: 		
0x1738	0xF44F12C0  MOV	R2, #1572864
0x173C	0x9206    STR	R2, [SP, #24]
;__Lib_Mmc_SDHC.c, 1265 :: 		
0x173E	0xB10B    CBZ	R3, L___Lib_Mmc_SDHC_sdhc_cmd3159
;__Lib_Mmc_SDHC.c, 1266 :: 		
0x1740	0x041A    LSLS	R2, R3, #16
; addr end address is: 12 (R3)
0x1742	0x9202    STR	R2, [SP, #8]
L___Lib_Mmc_SDHC_sdhc_cmd3159:
;__Lib_Mmc_SDHC.c, 1268 :: 		
0x1744	0xAA01    ADD	R2, SP, #4
0x1746	0x4610    MOV	R0, R2
0x1748	0xF7FFFB80  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1269 :: 		
0x174C	0xF7FEFF60  BL	_Delay_10ms+0
;__Lib_Mmc_SDHC.c, 1272 :: 		
0x1750	0x4620    MOV	R0, R4
; RCA end address is: 16 (R4)
0x1752	0xF7FFF97D  BL	__Lib_Mmc_SDHC_CmdResp6Error+0
;__Lib_Mmc_SDHC.c, 1273 :: 		
L_end_sdhc_cmd3:
0x1756	0xF8DDE000  LDR	LR, [SP, #0]
0x175A	0xB007    ADD	SP, SP, #28
0x175C	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd3
__Lib_Mmc_SDHC_CmdResp6Error:
;__Lib_Mmc_SDHC.c, 1126 :: 		
; pRCA start address is: 0 (R0)
0x0A50	0xB081    SUB	SP, SP, #4
0x0A52	0xF8CDE000  STR	LR, [SP, #0]
0x0A56	0x4602    MOV	R2, R0
; pRCA end address is: 0 (R0)
; pRCA start address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1127 :: 		
0x0A58	0x4927    LDR	R1, [PC, #156]
; status start address is: 4 (R1)
0x0A5A	0x6809    LDR	R1, [R1, #0]
;__Lib_Mmc_SDHC.c, 1128 :: 		
; timeout start address is: 0 (R0)
0x0A5C	0x4827    LDR	R0, [PC, #156]
; pRCA end address is: 8 (R2)
; status end address is: 4 (R1)
; timeout end address is: 0 (R0)
0x0A5E	0x4613    MOV	R3, R2
0x0A60	0x460A    MOV	R2, R1
;__Lib_Mmc_SDHC.c, 1131 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error138:
; timeout start address is: 0 (R0)
; status start address is: 8 (R2)
; pRCA start address is: 12 (R3)
0x0A62	0x4927    LDR	R1, [PC, #156]
0x0A64	0xEA020101  AND	R1, R2, R1, LSL #0
0x0A68	0xB929    CBNZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error391
0x0A6A	0x2800    CMP	R0, #0
0x0A6C	0xD903    BLS	L___Lib_Mmc_SDHC_CmdResp6Error390
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp6Error389:
;__Lib_Mmc_SDHC.c, 1132 :: 		
0x0A6E	0x1E40    SUBS	R0, R0, #1
;__Lib_Mmc_SDHC.c, 1133 :: 		
0x0A70	0x4921    LDR	R1, [PC, #132]
; status start address is: 8 (R2)
0x0A72	0x680A    LDR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 1134 :: 		
0x0A74	0xE7F5    B	L___Lib_Mmc_SDHC_CmdResp6Error138
;__Lib_Mmc_SDHC.c, 1131 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error391:
L___Lib_Mmc_SDHC_CmdResp6Error390:
;__Lib_Mmc_SDHC.c, 1136 :: 		
0x0A76	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_CmdResp6Error393
; timeout end address is: 0 (R0)
0x0A78	0xF4023180  AND	R1, R2, #65536
0x0A7C	0xB901    CBNZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error392
0x0A7E	0xE005    B	L___Lib_Mmc_SDHC_CmdResp6Error144
; pRCA end address is: 12 (R3)
; status end address is: 8 (R2)
L___Lib_Mmc_SDHC_CmdResp6Error393:
L___Lib_Mmc_SDHC_CmdResp6Error392:
;__Lib_Mmc_SDHC.c, 1137 :: 		
0x0A80	0xF44F3080  MOV	R0, #65536
0x0A84	0xF7FFFD06  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1138 :: 		
0x0A88	0x2001    MOVS	R0, #1
0x0A8A	0xE030    B	L_end_CmdResp6Error
;__Lib_Mmc_SDHC.c, 1139 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error144:
;__Lib_Mmc_SDHC.c, 1141 :: 		
; status start address is: 8 (R2)
; pRCA start address is: 12 (R3)
0x0A8C	0xF4023100  AND	R1, R2, #131072
0x0A90	0xB129    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error145
; pRCA end address is: 12 (R3)
; status end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1142 :: 		
0x0A92	0xF44F3000  MOV	R0, #131072
0x0A96	0xF7FFFCFD  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1143 :: 		
0x0A9A	0x2001    MOVS	R0, #1
0x0A9C	0xE027    B	L_end_CmdResp6Error
;__Lib_Mmc_SDHC.c, 1144 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error145:
;__Lib_Mmc_SDHC.c, 1147 :: 		
; status start address is: 8 (R2)
; pRCA start address is: 12 (R3)
0x0A9E	0xF4022100  AND	R1, R2, #524288
; status end address is: 8 (R2)
0x0AA2	0xB129    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error146
; pRCA end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1148 :: 		
0x0AA4	0xF44F2000  MOV	R0, #524288
0x0AA8	0xF7FFFCF4  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1149 :: 		
0x0AAC	0x2001    MOVS	R0, #1
0x0AAE	0xE01E    B	L_end_CmdResp6Error
;__Lib_Mmc_SDHC.c, 1150 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error146:
;__Lib_Mmc_SDHC.c, 1153 :: 		
; pRCA start address is: 12 (R3)
0x0AB0	0xF04F0003  MOV	R0, #3
0x0AB4	0xF7FFFCEE  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1155 :: 		
0x0AB8	0x2000    MOVS	R0, #0
0x0ABA	0xF000FCE3  BL	_SDHC_GetResponse+0
; response start address is: 8 (R2)
0x0ABE	0x4602    MOV	R2, R0
;__Lib_Mmc_SDHC.c, 1159 :: 		
0x0AC0	0xF4004160  AND	R1, R0, #57344
0x0AC4	0xB919    CBNZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error147
;__Lib_Mmc_SDHC.c, 1160 :: 		
0x0AC6	0x0C11    LSRS	R1, R2, #16
; response end address is: 8 (R2)
0x0AC8	0x6019    STR	R1, [R3, #0]
; pRCA end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1161 :: 		
0x0ACA	0x2000    MOVS	R0, #0
0x0ACC	0xE00F    B	L_end_CmdResp6Error
;__Lib_Mmc_SDHC.c, 1162 :: 		
L___Lib_Mmc_SDHC_CmdResp6Error147:
;__Lib_Mmc_SDHC.c, 1164 :: 		
; response start address is: 8 (R2)
0x0ACE	0xF4025100  AND	R1, R2, #8192
0x0AD2	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error148
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1165 :: 		
0x0AD4	0x2001    MOVS	R0, #1
0x0AD6	0xE00A    B	L_end_CmdResp6Error
L___Lib_Mmc_SDHC_CmdResp6Error148:
;__Lib_Mmc_SDHC.c, 1167 :: 		
; response start address is: 8 (R2)
0x0AD8	0xF4024180  AND	R1, R2, #16384
0x0ADC	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error149
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1168 :: 		
0x0ADE	0x2001    MOVS	R0, #1
0x0AE0	0xE005    B	L_end_CmdResp6Error
L___Lib_Mmc_SDHC_CmdResp6Error149:
;__Lib_Mmc_SDHC.c, 1170 :: 		
; response start address is: 8 (R2)
0x0AE2	0xF4024100  AND	R1, R2, #32768
; response end address is: 8 (R2)
0x0AE6	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_CmdResp6Error150
;__Lib_Mmc_SDHC.c, 1171 :: 		
0x0AE8	0x2001    MOVS	R0, #1
0x0AEA	0xE000    B	L_end_CmdResp6Error
L___Lib_Mmc_SDHC_CmdResp6Error150:
;__Lib_Mmc_SDHC.c, 1173 :: 		
0x0AEC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1174 :: 		
L_end_CmdResp6Error:
0x0AEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF2	0xB001    ADD	SP, SP, #4
0x0AF4	0x4770    BX	LR
0x0AF6	0xBF00    NOP
0x0AF8	0x1030400B  	SDHC_IRQSTAT+0
0x0AFC	0x27100000  	#10000
0x0B00	0x00010003  	#196609
; end of __Lib_Mmc_SDHC_CmdResp6Error
__Lib_Mmc_SDHC_sdhc_cmd9:
;__Lib_Mmc_SDHC.c, 1325 :: 		
; addr start address is: 0 (R0)
0x15A4	0xB087    SUB	SP, SP, #28
0x15A6	0xF8CDE000  STR	LR, [SP, #0]
0x15AA	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1332 :: 		
0x15AC	0xA901    ADD	R1, SP, #4
0x15AE	0x4608    MOV	R0, R1
0x15B0	0xF7FFFC9C  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1333 :: 		
0x15B4	0x2109    MOVS	R1, #9
0x15B6	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1334 :: 		
0x15B8	0xF44F3180  MOV	R1, #65536
0x15BC	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1335 :: 		
0x15BE	0xF44F2100  MOV	R1, #524288
0x15C2	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1337 :: 		
0x15C4	0xB10B    CBZ	R3, L___Lib_Mmc_SDHC_sdhc_cmd9161
;__Lib_Mmc_SDHC.c, 1338 :: 		
0x15C6	0x0419    LSLS	R1, R3, #16
; addr end address is: 12 (R3)
0x15C8	0x9102    STR	R1, [SP, #8]
L___Lib_Mmc_SDHC_sdhc_cmd9161:
;__Lib_Mmc_SDHC.c, 1340 :: 		
0x15CA	0xA901    ADD	R1, SP, #4
0x15CC	0x4608    MOV	R0, R1
0x15CE	0xF7FFFC3D  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1342 :: 		
0x15D2	0xF7FFF9AF  BL	__Lib_Mmc_SDHC_CmdResp2Error+0
;__Lib_Mmc_SDHC.c, 1343 :: 		
L_end_sdhc_cmd9:
0x15D6	0xF8DDE000  LDR	LR, [SP, #0]
0x15DA	0xB007    ADD	SP, SP, #28
0x15DC	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd9
__Lib_Mmc_SDHC_SD_SelectDeselect:
;__Lib_Mmc_SDHC.c, 2097 :: 		
; addr start address is: 0 (R0)
0x2CE4	0xB081    SUB	SP, SP, #4
0x2CE6	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2099 :: 		
; addr end address is: 0 (R0)
0x2CEA	0xF7FEFC79  BL	__Lib_Mmc_SDHC_sdhc_cmd7+0
;__Lib_Mmc_SDHC.c, 2100 :: 		
L_end_SD_SelectDeselect:
0x2CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x2CF2	0xB001    ADD	SP, SP, #4
0x2CF4	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_SD_SelectDeselect
__Lib_Mmc_SDHC_sdhc_cmd7:
;__Lib_Mmc_SDHC.c, 1277 :: 		
; addr start address is: 0 (R0)
0x15E0	0xB087    SUB	SP, SP, #28
0x15E2	0xF8CDE000  STR	LR, [SP, #0]
0x15E6	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1285 :: 		
0x15E8	0xA901    ADD	R1, SP, #4
0x15EA	0x4608    MOV	R0, R1
0x15EC	0xF7FFFC7E  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1286 :: 		
0x15F0	0x2107    MOVS	R1, #7
0x15F2	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1288 :: 		
0x15F4	0xB13B    CBZ	R3, L___Lib_Mmc_SDHC_sdhc_cmd7160
;__Lib_Mmc_SDHC.c, 1289 :: 		
0x15F6	0x0419    LSLS	R1, R3, #16
; addr end address is: 12 (R3)
0x15F8	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDHC.c, 1290 :: 		
0x15FA	0xF44F3140  MOV	R1, #196608
0x15FE	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1291 :: 		
0x1600	0xF44F11C0  MOV	R1, #1572864
0x1604	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1292 :: 		
L___Lib_Mmc_SDHC_sdhc_cmd7160:
;__Lib_Mmc_SDHC.c, 1294 :: 		
0x1606	0xA901    ADD	R1, SP, #4
0x1608	0x4608    MOV	R0, R1
0x160A	0xF7FFFC1F  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1296 :: 		
0x160E	0xF7FFF867  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1297 :: 		
L_end_sdhc_cmd7:
0x1612	0xF8DDE000  LDR	LR, [SP, #0]
0x1616	0xB007    ADD	SP, SP, #28
0x1618	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd7
__Lib_Mmc_SDHC_SD_EnableWideBusOperation:
;__Lib_Mmc_SDHC.c, 2205 :: 		
; WideMode start address is: 0 (R0)
0x315C	0xB081    SUB	SP, SP, #4
0x315E	0xF8CDE000  STR	LR, [SP, #0]
; WideMode end address is: 0 (R0)
; WideMode start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2207 :: 		
0x3162	0x4919    LDR	R1, [PC, #100]
0x3164	0x6809    LDR	R1, [R1, #0]
0x3166	0x2903    CMP	R1, #3
0x3168	0xD106    BNE	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation256
;__Lib_Mmc_SDHC.c, 2208 :: 		
0x316A	0xF5B05F80  CMP	R0, #4096
0x316E	0xD101    BNE	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation257
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2209 :: 		
0x3170	0x2000    MOVS	R0, #0
0x3172	0xE024    B	L_end_SD_EnableWideBusOperation
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation257:
;__Lib_Mmc_SDHC.c, 2211 :: 		
0x3174	0x2001    MOVS	R0, #1
0x3176	0xE022    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDHC.c, 2212 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation256:
;__Lib_Mmc_SDHC.c, 2214 :: 		
; WideMode start address is: 0 (R0)
0x3178	0x4913    LDR	R1, [PC, #76]
0x317A	0x6809    LDR	R1, [R1, #0]
0x317C	0xB141    CBZ	R1, L___Lib_Mmc_SDHC_SD_EnableWideBusOperation411
0x317E	0x4912    LDR	R1, [PC, #72]
0x3180	0x6809    LDR	R1, [R1, #0]
0x3182	0x2901    CMP	R1, #1
0x3184	0xD004    BEQ	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation410
;__Lib_Mmc_SDHC.c, 2215 :: 		
0x3186	0x4910    LDR	R1, [PC, #64]
0x3188	0x6809    LDR	R1, [R1, #0]
0x318A	0x2902    CMP	R1, #2
0x318C	0xD000    BEQ	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation409
; WideMode end address is: 0 (R0)
0x318E	0xE015    B	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation262
;__Lib_Mmc_SDHC.c, 2214 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation411:
; WideMode start address is: 0 (R0)
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation410:
;__Lib_Mmc_SDHC.c, 2215 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation409:
;__Lib_Mmc_SDHC.c, 2217 :: 		
0x3190	0xF5B05F80  CMP	R0, #4096
0x3194	0xD101    BNE	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation263
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2218 :: 		
0x3196	0x2001    MOVS	R0, #1
0x3198	0xE011    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDHC.c, 2219 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation263:
;__Lib_Mmc_SDHC.c, 2220 :: 		
; WideMode start address is: 0 (R0)
0x319A	0xF5B06F00  CMP	R0, #2048
0x319E	0xD107    BNE	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation265
; WideMode end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2221 :: 		
0x31A0	0x2001    MOVS	R0, #1
0x31A2	0xF7FEFA3B  BL	__Lib_Mmc_SDHC_SDEnWideBus+0
0x31A6	0x2800    CMP	R0, #0
0x31A8	0xD001    BEQ	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation266
;__Lib_Mmc_SDHC.c, 2222 :: 		
0x31AA	0x2001    MOVS	R0, #1
0x31AC	0xE007    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDHC.c, 2223 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation266:
;__Lib_Mmc_SDHC.c, 2224 :: 		
0x31AE	0xE005    B	L___Lib_Mmc_SDHC_SD_EnableWideBusOperation267
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation265:
;__Lib_Mmc_SDHC.c, 2226 :: 		
0x31B0	0x2000    MOVS	R0, #0
0x31B2	0xF7FEFA33  BL	__Lib_Mmc_SDHC_SDEnWideBus+0
0x31B6	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SD_EnableWideBusOperation268
;__Lib_Mmc_SDHC.c, 2227 :: 		
0x31B8	0x2001    MOVS	R0, #1
0x31BA	0xE000    B	L_end_SD_EnableWideBusOperation
;__Lib_Mmc_SDHC.c, 2228 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation268:
;__Lib_Mmc_SDHC.c, 2229 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation267:
;__Lib_Mmc_SDHC.c, 2230 :: 		
L___Lib_Mmc_SDHC_SD_EnableWideBusOperation262:
;__Lib_Mmc_SDHC.c, 2232 :: 		
0x31BC	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2233 :: 		
L_end_SD_EnableWideBusOperation:
0x31BE	0xF8DDE000  LDR	LR, [SP, #0]
0x31C2	0xB001    ADD	SP, SP, #4
0x31C4	0x4770    BX	LR
0x31C6	0xBF00    NOP
0x31C8	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of __Lib_Mmc_SDHC_SD_EnableWideBusOperation
__Lib_Mmc_SDHC_SDEnWideBus:
;__Lib_Mmc_SDHC.c, 2137 :: 		
; newState start address is: 0 (R0)
0x161C	0xB086    SUB	SP, SP, #24
0x161E	0xF8CDE000  STR	LR, [SP, #0]
0x1622	0xB2C3    UXTB	R3, R0
; newState end address is: 0 (R0)
; newState start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2138 :: 		
0x1624	0xF10D0B10  ADD	R11, SP, #16
0x1628	0xF10B0A08  ADD	R10, R11, #8
0x162C	0xF8DFC098  LDR	R12, [PC, #152]
0x1630	0xF004F97A  BL	___CC2DW+0
;__Lib_Mmc_SDHC.c, 2145 :: 		
0x1634	0xAA04    ADD	R2, SP, #16
0x1636	0x4925    LDR	R1, [PC, #148]
0x1638	0x6809    LDR	R1, [R1, #0]
0x163A	0xF88D3004  STRB	R3, [SP, #4]
0x163E	0xB288    UXTH	R0, R1
0x1640	0x4611    MOV	R1, R2
0x1642	0xF7FFF8E9  BL	__Lib_Mmc_SDHC_FindSCR+0
0x1646	0xF89D3004  LDRB	R3, [SP, #4]
0x164A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SDEnWideBus248
; newState end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2146 :: 		
0x164C	0x2001    MOVS	R0, #1
0x164E	0xE037    B	L_end_SDEnWideBus
L___Lib_Mmc_SDHC_SDEnWideBus248:
;__Lib_Mmc_SDHC.c, 2152 :: 		
; newState start address is: 12 (R3)
0x1650	0x491F    LDR	R1, [PC, #124]
0x1652	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 2153 :: 		
0x1654	0x2101    MOVS	R1, #1
0x1656	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_Mmc_SDHC.c, 2154 :: 		
0x165A	0xA902    ADD	R1, SP, #8
0x165C	0xF88D3004  STRB	R3, [SP, #4]
0x1660	0x4608    MOV	R0, R1
0x1662	0xF7FFFAF5  BL	_SDHC_ClockCmd+0
0x1666	0xF89D3004  LDRB	R3, [SP, #4]
;__Lib_Mmc_SDHC.c, 2157 :: 		
0x166A	0x2B01    CMP	R3, #1
0x166C	0xD114    BNE	L___Lib_Mmc_SDHC_SDEnWideBus249
; newState end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2159 :: 		
0x166E	0xA904    ADD	R1, SP, #16
0x1670	0x1D09    ADDS	R1, R1, #4
0x1672	0x6809    LDR	R1, [R1, #0]
0x1674	0xF4016180  AND	R1, R1, #1024
0x1678	0xB161    CBZ	R1, L___Lib_Mmc_SDHC_SDEnWideBus250
;__Lib_Mmc_SDHC.c, 2162 :: 		
0x167A	0x4914    LDR	R1, [PC, #80]
0x167C	0x6809    LDR	R1, [R1, #0]
0x167E	0x4608    MOV	R0, R1
0x1680	0xF7FFFF0A  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
0x1684	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SDEnWideBus251
;__Lib_Mmc_SDHC.c, 2163 :: 		
0x1686	0x2001    MOVS	R0, #1
0x1688	0xE01A    B	L_end_SDEnWideBus
L___Lib_Mmc_SDHC_SDEnWideBus251:
;__Lib_Mmc_SDHC.c, 2166 :: 		
0x168A	0xF2400002  MOVW	R0, #2
0x168E	0xF7FFF935  BL	__Lib_Mmc_SDHC_sdhc_acmd6+0
0x1692	0xE015    B	L_end_SDEnWideBus
;__Lib_Mmc_SDHC.c, 2168 :: 		
L___Lib_Mmc_SDHC_SDEnWideBus250:
;__Lib_Mmc_SDHC.c, 2170 :: 		
0x1694	0x2001    MOVS	R0, #1
0x1696	0xE013    B	L_end_SDEnWideBus
;__Lib_Mmc_SDHC.c, 2171 :: 		
L___Lib_Mmc_SDHC_SDEnWideBus249:
;__Lib_Mmc_SDHC.c, 2175 :: 		
0x1698	0xA904    ADD	R1, SP, #16
0x169A	0x1D09    ADDS	R1, R1, #4
0x169C	0x6809    LDR	R1, [R1, #0]
0x169E	0xF4017180  AND	R1, R1, #256
0x16A2	0xB161    CBZ	R1, L___Lib_Mmc_SDHC_SDEnWideBus254
;__Lib_Mmc_SDHC.c, 2178 :: 		
0x16A4	0x4909    LDR	R1, [PC, #36]
0x16A6	0x6809    LDR	R1, [R1, #0]
0x16A8	0x4608    MOV	R0, R1
0x16AA	0xF7FFFEF5  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
0x16AE	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_SDEnWideBus255
;__Lib_Mmc_SDHC.c, 2179 :: 		
0x16B0	0x2001    MOVS	R0, #1
0x16B2	0xE005    B	L_end_SDEnWideBus
L___Lib_Mmc_SDHC_SDEnWideBus255:
;__Lib_Mmc_SDHC.c, 2182 :: 		
0x16B4	0xF2400000  MOVW	R0, #0
0x16B8	0xF7FFF920  BL	__Lib_Mmc_SDHC_sdhc_acmd6+0
0x16BC	0xE000    B	L_end_SDEnWideBus
;__Lib_Mmc_SDHC.c, 2183 :: 		
L___Lib_Mmc_SDHC_SDEnWideBus254:
;__Lib_Mmc_SDHC.c, 2186 :: 		
0x16BE	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDHC.c, 2187 :: 		
L_end_SDEnWideBus:
0x16C0	0xF8DDE000  LDR	LR, [SP, #0]
0x16C4	0xB006    ADD	SP, SP, #24
0x16C6	0x4770    BX	LR
0x16C8	0x64300000  	?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0+0
0x16CC	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
0x16D0	0x7840017D  	#25000000
; end of __Lib_Mmc_SDHC_SDEnWideBus
__Lib_Mmc_SDHC_FindSCR:
;__Lib_Mmc_SDHC.c, 2112 :: 		
; scr start address is: 4 (R1)
0x0818	0xB081    SUB	SP, SP, #4
0x081A	0xF8CDE000  STR	LR, [SP, #0]
0x081E	0x460C    MOV	R4, R1
; scr end address is: 4 (R1)
; scr start address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2114 :: 		
0x0820	0x4A0E    LDR	R2, [PC, #56]
0x0822	0x6812    LDR	R2, [R2, #0]
0x0824	0x4610    MOV	R0, R2
0x0826	0xF000FE37  BL	__Lib_Mmc_SDHC_sdhc_cmd55+0
0x082A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_FindSCR246
; scr end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2115 :: 		
0x082C	0x2001    MOVS	R0, #1
0x082E	0xE010    B	L_end_FindSCR
L___Lib_Mmc_SDHC_FindSCR246:
;__Lib_Mmc_SDHC.c, 2118 :: 		
; scr start address is: 16 (R4)
0x0830	0x4620    MOV	R0, R4
; scr end address is: 16 (R4)
0x0832	0xF7FFFE45  BL	__Lib_Mmc_SDHC_sdhc_acmd51+0
0x0836	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_FindSCR247
;__Lib_Mmc_SDHC.c, 2119 :: 		
0x0838	0x2001    MOVS	R0, #1
0x083A	0xE00A    B	L_end_FindSCR
L___Lib_Mmc_SDHC_FindSCR247:
;__Lib_Mmc_SDHC.c, 2121 :: 		
0x083C	0x2100    MOVS	R1, #0
0x083E	0xF04F0008  MOV	R0, #8
0x0842	0xF000F9B5  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 2122 :: 		
0x0846	0x2100    MOVS	R1, #0
0x0848	0xF04F0008  MOV	R0, #8
0x084C	0xF000FAB4  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 2124 :: 		
0x0850	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2125 :: 		
L_end_FindSCR:
0x0852	0xF8DDE000  LDR	LR, [SP, #0]
0x0856	0xB001    ADD	SP, SP, #4
0x0858	0x4770    BX	LR
0x085A	0xBF00    NOP
0x085C	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
; end of __Lib_Mmc_SDHC_FindSCR
__Lib_Mmc_SDHC_sdhc_acmd51:
;__Lib_Mmc_SDHC.c, 1635 :: 		
; scr start address is: 0 (R0)
0x04C0	0xB08C    SUB	SP, SP, #48
0x04C2	0xF8CDE000  STR	LR, [SP, #0]
0x04C6	0x4604    MOV	R4, R0
; scr end address is: 0 (R0)
; scr start address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1645 :: 		
0x04C8	0xA907    ADD	R1, SP, #28
0x04CA	0x4608    MOV	R0, R1
0x04CC	0xF7FFFFC2  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 1646 :: 		
0x04D0	0x2108    MOVS	R1, #8
0x04D2	0x9108    STR	R1, [SP, #32]
;__Lib_Mmc_SDHC.c, 1647 :: 		
0x04D4	0x2101    MOVS	R1, #1
0x04D6	0x9109    STR	R1, [SP, #36]
;__Lib_Mmc_SDHC.c, 1648 :: 		
0x04D8	0xA907    ADD	R1, SP, #28
0x04DA	0x4608    MOV	R0, R1
0x04DC	0xF7FFFFA8  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 1650 :: 		
0x04E0	0xF44F7000  MOV	R0, #512
0x04E4	0xF7FFFF94  BL	_SDHC_SetDMAS+0
;__Lib_Mmc_SDHC.c, 1652 :: 		
0x04E8	0xA901    ADD	R1, SP, #4
0x04EA	0x4608    MOV	R0, R1
0x04EC	0xF000FCFE  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1653 :: 		
0x04F0	0xA907    ADD	R1, SP, #28
0x04F2	0x9101    STR	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 1654 :: 		
0x04F4	0x2133    MOVS	R1, #51
0x04F6	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1655 :: 		
0x04F8	0xF44F3100  MOV	R1, #131072
0x04FC	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1656 :: 		
0x04FE	0xF44F11C0  MOV	R1, #1572864
0x0502	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1657 :: 		
0x0504	0x491C    LDR	R1, [PC, #112]
0x0506	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1660 :: 		
0x0508	0x9A09    LDR	R2, [SP, #36]
0x050A	0x9908    LDR	R1, [SP, #32]
0x050C	0x434A    MULS	R2, R1, R2
;__Lib_Mmc_SDHC.c, 1662 :: 		
0x050E	0x940B    STR	R4, [SP, #44]
;__Lib_Mmc_SDHC.c, 1663 :: 		
0x0510	0x491A    LDR	R1, [PC, #104]
0x0512	0x4011    ANDS	R1, R2
0x0514	0x0409    LSLS	R1, R1, #16
;__Lib_Mmc_SDHC.c, 1664 :: 		
0x0516	0xF0410121  ORR	R1, R1, #33
0x051A	0xF0410102  ORR	R1, R1, #2
0x051E	0x910A    STR	R1, [SP, #40]
;__Lib_Mmc_SDHC.c, 1666 :: 		
0x0520	0x9A0B    LDR	R2, [SP, #44]
0x0522	0x4917    LDR	R1, [PC, #92]
0x0524	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 1667 :: 		
0x0526	0x9A0A    LDR	R2, [SP, #40]
0x0528	0x4916    LDR	R1, [PC, #88]
0x052A	0x600A    STR	R2, [R1, #0]
;__Lib_Mmc_SDHC.c, 1669 :: 		
0x052C	0x4815    LDR	R0, [PC, #84]
0x052E	0xF7FFFF9F  BL	_SDHC_SetAdmaAddress+0
;__Lib_Mmc_SDHC.c, 1671 :: 		
0x0532	0x2101    MOVS	R1, #1
0x0534	0xF04F0008  MOV	R0, #8
0x0538	0xF000FB3A  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 1672 :: 		
0x053C	0x2101    MOVS	R1, #1
0x053E	0xF04F0008  MOV	R0, #8
0x0542	0xF000FC39  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 1674 :: 		
0x0546	0xA901    ADD	R1, SP, #4
0x0548	0x4608    MOV	R0, R1
0x054A	0xF000FC7F  BL	_SDHC_SendCommand+0
; scr end address is: 16 (R4)
0x054E	0x4622    MOV	R2, R4
;__Lib_Mmc_SDHC.c, 1676 :: 		
L___Lib_Mmc_SDHC_sdhc_acmd51168:
; scr start address is: 8 (R2)
0x0550	0xF04F0002  MOV	R0, #2
0x0554	0xF7FFFFA6  BL	_SDHC_GetStatus+0
0x0558	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_sdhc_acmd51169
;__Lib_Mmc_SDHC.c, 1677 :: 		
0x055A	0xE7F9    B	L___Lib_Mmc_SDHC_sdhc_acmd51168
L___Lib_Mmc_SDHC_sdhc_acmd51169:
;__Lib_Mmc_SDHC.c, 1679 :: 		
0x055C	0x6811    LDR	R1, [R2, #0]
; temp start address is: 0 (R0)
0x055E	0x4608    MOV	R0, R1
;__Lib_Mmc_SDHC.c, 1680 :: 		
0x0560	0x1D11    ADDS	R1, R2, #4
0x0562	0x6809    LDR	R1, [R1, #0]
0x0564	0x6011    STR	R1, [R2, #0]
;__Lib_Mmc_SDHC.c, 1681 :: 		
0x0566	0x1D11    ADDS	R1, R2, #4
; scr end address is: 8 (R2)
0x0568	0x6008    STR	R0, [R1, #0]
; temp end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 1683 :: 		
0x056A	0xF000F8B9  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1684 :: 		
L_end_sdhc_acmd51:
0x056E	0xF8DDE000  LDR	LR, [SP, #0]
0x0572	0xB00C    ADD	SP, SP, #48
0x0574	0x4770    BX	LR
0x0576	0xBF00    NOP
0x0578	0x00110038  	#3670033
0x057C	0xFFFF0000  	#65535
0x0580	0x07881FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+4
0x0584	0x07841FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+0
; end of __Lib_Mmc_SDHC_sdhc_acmd51
_SDHC_DataStructInit:
;__Lib_SDHC.c, 723 :: 		
; dataStruct start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
; dataStruct end address is: 0 (R0)
; dataStruct start address is: 0 (R0)
;__Lib_SDHC.c, 724 :: 		
0x0456	0x1D02    ADDS	R2, R0, #4
0x0458	0x2100    MOVS	R1, #0
0x045A	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 725 :: 		
0x045C	0xF2000208  ADDW	R2, R0, #8
0x0460	0x2100    MOVS	R1, #0
0x0462	0x6011    STR	R1, [R2, #0]
;__Lib_SDHC.c, 726 :: 		
0x0464	0xF44F2160  MOV	R1, #917504
0x0468	0x6001    STR	R1, [R0, #0]
; dataStruct end address is: 0 (R0)
;__Lib_SDHC.c, 727 :: 		
L_end_SDHC_DataStructInit:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
; end of _SDHC_DataStructInit
_SDHC_DataConfig:
;__Lib_SDHC.c, 627 :: 		
; dataStruct start address is: 0 (R0)
0x0430	0xB081    SUB	SP, SP, #4
; dataStruct end address is: 0 (R0)
; dataStruct start address is: 0 (R0)
;__Lib_SDHC.c, 628 :: 		
;__Lib_SDHC.c, 630 :: 		
0x0432	0x1D01    ADDS	R1, R0, #4
0x0434	0x6809    LDR	R1, [R1, #0]
; tmpreg start address is: 8 (R2)
0x0436	0x460A    MOV	R2, R1
;__Lib_SDHC.c, 631 :: 		
0x0438	0xF2000108  ADDW	R1, R0, #8
; dataStruct end address is: 0 (R0)
0x043C	0x6809    LDR	R1, [R1, #0]
0x043E	0x0409    LSLS	R1, R1, #16
0x0440	0xEA420101  ORR	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 0 (R0)
0x0444	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 633 :: 		
0x0446	0x4902    LDR	R1, [PC, #8]
0x0448	0x6008    STR	R0, [R1, #0]
; tmpreg end address is: 0 (R0)
;__Lib_SDHC.c, 634 :: 		
L_end_SDHC_DataConfig:
0x044A	0xB001    ADD	SP, SP, #4
0x044C	0x4770    BX	LR
0x044E	0xBF00    NOP
0x0450	0x1004400B  	SDHC_BLKATTR+0
; end of _SDHC_DataConfig
_SDHC_SetDMAS:
;__Lib_SDHC.c, 954 :: 		
; newState start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; newState end address is: 0 (R0)
; newState start address is: 0 (R0)
;__Lib_SDHC.c, 955 :: 		
0x0412	0x4906    LDR	R1, [PC, #24]
; tmpReg start address is: 8 (R2)
0x0414	0x680A    LDR	R2, [R1, #0]
;__Lib_SDHC.c, 957 :: 		
0x0416	0xF46F7140  MVN	R1, #768
0x041A	0x400A    ANDS	R2, R1
;__Lib_SDHC.c, 958 :: 		
0x041C	0xEA420100  ORR	R1, R2, R0, LSL #0
; newState end address is: 0 (R0)
; tmpReg end address is: 8 (R2)
; tmpReg start address is: 0 (R0)
0x0420	0x4608    MOV	R0, R1
;__Lib_SDHC.c, 960 :: 		
0x0422	0x4902    LDR	R1, [PC, #8]
0x0424	0x6008    STR	R0, [R1, #0]
; tmpReg end address is: 0 (R0)
;__Lib_SDHC.c, 961 :: 		
L_end_SDHC_SetDMAS:
0x0426	0xB001    ADD	SP, SP, #4
0x0428	0x4770    BX	LR
0x042A	0xBF00    NOP
0x042C	0x1028400B  	SDHC_PROCTL+0
; end of _SDHC_SetDMAS
_SDHC_SetAdmaAddress:
;__Lib_SDHC.c, 901 :: 		
; address start address is: 0 (R0)
0x0470	0xB081    SUB	SP, SP, #4
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;__Lib_SDHC.c, 903 :: 		
0x0472	0x2200    MOVS	R2, #0
0x0474	0x4902    LDR	R1, [PC, #8]
0x0476	0x600A    STR	R2, [R1, #0]
;__Lib_SDHC.c, 904 :: 		
0x0478	0x4902    LDR	R1, [PC, #8]
0x047A	0x6008    STR	R0, [R1, #0]
; address end address is: 0 (R0)
;__Lib_SDHC.c, 905 :: 		
L_end_SDHC_SetAdmaAddress:
0x047C	0xB001    ADD	SP, SP, #4
0x047E	0x4770    BX	LR
0x0480	0x1000400B  	SDHC_DSADDR+0
0x0484	0x1058400B  	SDHC_ADSADDR+0
; end of _SDHC_SetAdmaAddress
__Lib_Mmc_SDHC_sdhc_acmd6:
;__Lib_Mmc_SDHC.c, 1594 :: 		
; width start address is: 0 (R0)
0x08FC	0xB087    SUB	SP, SP, #28
0x08FE	0xF8CDE000  STR	LR, [SP, #0]
0x0902	0x4603    MOV	R3, R0
; width end address is: 0 (R0)
; width start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1602 :: 		
0x0904	0xA901    ADD	R1, SP, #4
0x0906	0x4608    MOV	R0, R1
0x0908	0xF000FAF0  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1603 :: 		
0x090C	0x2106    MOVS	R1, #6
0x090E	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1604 :: 		
0x0910	0xF44F3100  MOV	R1, #131072
0x0914	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1605 :: 		
0x0916	0xF44F11C0  MOV	R1, #1572864
0x091A	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1607 :: 		
0x091C	0x9302    STR	R3, [SP, #8]
; width end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1609 :: 		
0x091E	0xA901    ADD	R1, SP, #4
0x0920	0x4608    MOV	R0, R1
0x0922	0xF000FA93  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1611 :: 		
0x0926	0xF7FFFEDB  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1612 :: 		
L_end_sdhc_acmd6:
0x092A	0xF8DDE000  LDR	LR, [SP, #0]
0x092E	0xB007    ADD	SP, SP, #28
0x0930	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_acmd6
__Lib_Mmc_SDHC_sdhc_cmd16:
;__Lib_Mmc_SDHC.c, 1389 :: 		
; arg start address is: 0 (R0)
0x2DD4	0xB087    SUB	SP, SP, #28
0x2DD6	0xF8CDE000  STR	LR, [SP, #0]
0x2DDA	0x4603    MOV	R3, R0
; arg end address is: 0 (R0)
; arg start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1395 :: 		
0x2DDC	0xA901    ADD	R1, SP, #4
0x2DDE	0x4608    MOV	R0, R1
0x2DE0	0xF7FEF884  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1396 :: 		
0x2DE4	0x2110    MOVS	R1, #16
0x2DE6	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1397 :: 		
0x2DE8	0xF44F3100  MOV	R1, #131072
0x2DEC	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1398 :: 		
0x2DEE	0xF44F11C0  MOV	R1, #1572864
0x2DF2	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1400 :: 		
0x2DF4	0x9302    STR	R3, [SP, #8]
; arg end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1402 :: 		
0x2DF6	0xA901    ADD	R1, SP, #4
0x2DF8	0x4608    MOV	R0, R1
0x2DFA	0xF7FEF827  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1404 :: 		
0x2DFE	0xF7FDFC6F  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1405 :: 		
L_end_sdhc_cmd16:
0x2E02	0xF8DDE000  LDR	LR, [SP, #0]
0x2E06	0xB007    ADD	SP, SP, #28
0x2E08	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd16
__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC:
;__Lib_Mmc_SDHC.c, 2510 :: 		
0x3CF8	0xB081    SUB	SP, SP, #4
0x3CFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 2511 :: 		
;__Lib_Mmc_SDHC.c, 2515 :: 		
0x3CFE	0xF7FFF885  BL	__Lib_Mmc_SDHC_sdhc_cmd12+0
0x3D02	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC334
;__Lib_Mmc_SDHC.c, 2516 :: 		
0x3D04	0x2001    MOVS	R0, #1
0x3D06	0xE005    B	L_end_Mmc_Multi_Read_Stop_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC334:
;__Lib_Mmc_SDHC.c, 2518 :: 		
0x3D08	0x4904    LDR	R1, [PC, #16]
0x3D0A	0xF04F6080  MOV	R0, #67108864
0x3D0E	0xF7FDFC0F  BL	_SDHC_Reset+0
;__Lib_Mmc_SDHC.c, 2520 :: 		
0x3D12	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2521 :: 		
L_end_Mmc_Multi_Read_Stop_SDHC:
0x3D14	0xF8DDE000  LDR	LR, [SP, #0]
0x3D18	0xB001    ADD	SP, SP, #4
0x3D1A	0x4770    BX	LR
0x3D1C	0x27100000  	#10000
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC
__Lib_Mmc_SDHC_sdhc_cmd12:
;__Lib_Mmc_SDHC.c, 1347 :: 		
0x2E0C	0xB087    SUB	SP, SP, #28
0x2E0E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1354 :: 		
0x2E12	0xA801    ADD	R0, SP, #4
0x2E14	0xF7FEF86A  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1355 :: 		
0x2E18	0x200C    MOVS	R0, #12
0x2E1A	0x9003    STR	R0, [SP, #12]
;__Lib_Mmc_SDHC.c, 1357 :: 		
0x2E1C	0xF44F3040  MOV	R0, #196608
0x2E20	0x9005    STR	R0, [SP, #20]
;__Lib_Mmc_SDHC.c, 1358 :: 		
0x2E22	0xF44F10C0  MOV	R0, #1572864
0x2E26	0x9006    STR	R0, [SP, #24]
;__Lib_Mmc_SDHC.c, 1359 :: 		
0x2E28	0xF44F0040  MOV	R0, #12582912
0x2E2C	0x9004    STR	R0, [SP, #16]
;__Lib_Mmc_SDHC.c, 1360 :: 		
0x2E2E	0xA801    ADD	R0, SP, #4
0x2E30	0xF7FEF80C  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1362 :: 		
0x2E34	0xF7FDFC54  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1365 :: 		
L_end_sdhc_cmd12:
0x2E38	0xF8DDE000  LDR	LR, [SP, #0]
0x2E3C	0xB007    ADD	SP, SP, #28
0x2E3E	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd12
__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC:
;__Lib_Mmc_SDHC.c, 2622 :: 		
0x3D58	0xB081    SUB	SP, SP, #4
0x3D5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 2623 :: 		
;__Lib_Mmc_SDHC.c, 2627 :: 		
0x3D5E	0xF7FFF855  BL	__Lib_Mmc_SDHC_sdhc_cmd12+0
0x3D62	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC360
;__Lib_Mmc_SDHC.c, 2628 :: 		
0x3D64	0x2001    MOVS	R0, #1
0x3D66	0xE005    B	L_end_Mmc_Multi_Write_Stop_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC360:
;__Lib_Mmc_SDHC.c, 2630 :: 		
0x3D68	0x4904    LDR	R1, [PC, #16]
0x3D6A	0xF04F6080  MOV	R0, #67108864
0x3D6E	0xF7FDFBDF  BL	_SDHC_Reset+0
;__Lib_Mmc_SDHC.c, 2632 :: 		
0x3D72	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2633 :: 		
L_end_Mmc_Multi_Write_Stop_SDHC:
0x3D74	0xF8DDE000  LDR	LR, [SP, #0]
0x3D78	0xB001    ADD	SP, SP, #4
0x3D7A	0x4770    BX	LR
0x3D7C	0x27100000  	#10000
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC
_Mmc_Init_Vars:
;__Lib_MmcFat16.c, 2094 :: 		
0x4340	0xB081    SUB	SP, SP, #4
0x4342	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2098 :: 		
0x4346	0x2101    MOVS	R1, #1
0x4348	0x482B    LDR	R0, [PC, #172]
0x434A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2099 :: 		
0x434C	0xF2402200  MOVW	R2, #512
0x4350	0xB212    SXTH	R2, R2
0x4352	0x2100    MOVS	R1, #0
0x4354	0x4829    LDR	R0, [PC, #164]
0x4356	0xF7FFFCEF  BL	_memset+0
;__Lib_MmcFat16.c, 2102 :: 		
; i start address is: 24 (R6)
0x435A	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars320:
; i start address is: 24 (R6)
0x435C	0x2E02    CMP	R6, _MAX_FILES
0x435E	0xD20A    BCS	L_Mmc_Init_Vars321
;__Lib_MmcFat16.c, 2104 :: 		
0x4360	0x0171    LSLS	R1, R6, #5
0x4362	0x4827    LDR	R0, [PC, #156]
0x4364	0x1840    ADDS	R0, R0, R1
0x4366	0x2220    MOVS	R2, #32
0x4368	0xB212    SXTH	R2, R2
0x436A	0x2100    MOVS	R1, #0
0x436C	0xF7FFFCE4  BL	_memset+0
;__Lib_MmcFat16.c, 2102 :: 		
0x4370	0x1C76    ADDS	R6, R6, #1
0x4372	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2105 :: 		
; i end address is: 24 (R6)
0x4374	0xE7F2    B	L_Mmc_Init_Vars320
L_Mmc_Init_Vars321:
;__Lib_MmcFat16.c, 2106 :: 		
0x4376	0x2220    MOVS	R2, #32
0x4378	0xB212    SXTH	R2, R2
0x437A	0x2100    MOVS	R1, #0
0x437C	0x4821    LDR	R0, [PC, #132]
0x437E	0xF7FFFCDB  BL	_memset+0
;__Lib_MmcFat16.c, 2110 :: 		
; i start address is: 24 (R6)
0x4382	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars323:
; i start address is: 24 (R6)
0x4384	0x2E04    CMP	R6, #4
0x4386	0xD20A    BCS	L_Mmc_Init_Vars324
;__Lib_MmcFat16.c, 2112 :: 		
0x4388	0x00F1    LSLS	R1, R6, #3
0x438A	0x481F    LDR	R0, [PC, #124]
0x438C	0x1840    ADDS	R0, R0, R1
0x438E	0x2208    MOVS	R2, #8
0x4390	0xB212    SXTH	R2, R2
0x4392	0x2100    MOVS	R1, #0
0x4394	0xF7FFFCD0  BL	_memset+0
;__Lib_MmcFat16.c, 2110 :: 		
0x4398	0x1C76    ADDS	R6, R6, #1
0x439A	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2113 :: 		
; i end address is: 24 (R6)
0x439C	0xE7F2    B	L_Mmc_Init_Vars323
L_Mmc_Init_Vars324:
;__Lib_MmcFat16.c, 2116 :: 		
0x439E	0x2218    MOVS	R2, #24
0x43A0	0xB212    SXTH	R2, R2
0x43A2	0x2100    MOVS	R1, #0
0x43A4	0x4819    LDR	R0, [PC, #100]
0x43A6	0xF7FFFCC7  BL	_memset+0
;__Lib_MmcFat16.c, 2119 :: 		
0x43AA	0x4913    LDR	R1, [PC, #76]
0x43AC	0x4818    LDR	R0, [PC, #96]
0x43AE	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2120 :: 		
0x43B0	0x2100    MOVS	R1, #0
0x43B2	0x4818    LDR	R0, [PC, #96]
0x43B4	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2121 :: 		
0x43B6	0x2100    MOVS	R1, #0
0x43B8	0x4817    LDR	R0, [PC, #92]
0x43BA	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2122 :: 		
0x43BC	0x2100    MOVS	R1, #0
0x43BE	0x4817    LDR	R0, [PC, #92]
0x43C0	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2123 :: 		
0x43C2	0x2100    MOVS	R1, #0
0x43C4	0x4816    LDR	R0, [PC, #88]
0x43C6	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2124 :: 		
0x43C8	0x2100    MOVS	R1, #0
0x43CA	0x4816    LDR	R0, [PC, #88]
0x43CC	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2125 :: 		
0x43CE	0x21FF    MOVS	R1, #-1
0x43D0	0xB249    SXTB	R1, R1
0x43D2	0x4815    LDR	R0, [PC, #84]
0x43D4	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2126 :: 		
0x43D6	0x220D    MOVS	R2, #13
0x43D8	0xB212    SXTH	R2, R2
0x43DA	0x2100    MOVS	R1, #0
0x43DC	0x4813    LDR	R0, [PC, #76]
0x43DE	0xF7FFFCAB  BL	_memset+0
;__Lib_MmcFat16.c, 2129 :: 		
0x43E2	0x2100    MOVS	R1, #0
0x43E4	0x4812    LDR	R0, [PC, #72]
0x43E6	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2130 :: 		
0x43E8	0x2100    MOVS	R1, #0
0x43EA	0x4812    LDR	R0, [PC, #72]
0x43EC	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2131 :: 		
L_end_Mmc_Init_Vars:
0x43EE	0xF8DDE000  LDR	LR, [SP, #0]
0x43F2	0xB001    ADD	SP, SP, #4
0x43F4	0x4770    BX	LR
0x43F6	0xBF00    NOP
0x43F8	0x06B81FFF  	_f16_sector+512
0x43FC	0x04B81FFF  	_f16_sector+0
0x4400	0x07001FFF  	_f16_fileDesc+0
0x4404	0x06E01FFF  	__Lib_MmcFat16_f16_cFD+0
0x4408	0x06C01FFF  	__Lib_MmcFat16_f16_part+0
0x440C	0x049C1FFF  	__Lib_MmcFat16_f16_boot+0
0x4410	0x06BC1FFF  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x4414	0x04B61FFF  	__Lib_MmcFat16_f16_activePart+0
0x4418	0x07401FFF  	__Lib_MmcFat16_f16_currentDir+0
0x441C	0x025B1FFF  	___f16_errno+0
0x4420	0x07441FFF  	__Lib_MmcFat16_f16_dirEntry+0
0x4424	0x07481FFF  	__Lib_MmcFat16_f16_openedDir+0
0x4428	0x04B71FFF  	__Lib_MmcFat16_f16_currentHandle+0
0x442C	0x074C1FFF  	__Lib_MmcFat16_tmpBuf+0
0x4430	0x07461FFF  	__Lib_MmcFat16_f16_time+0
0x4434	0x075A1FFF  	__Lib_MmcFat16_f16_date+0
; end of _Mmc_Init_Vars
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x3D38	0xB081    SUB	SP, SP, #4
0x3D3A	0xB213    SXTH	R3, R2
0x3D3C	0x4602    MOV	R2, R0
0x3D3E	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x3D40	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x3D42	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x3D44	0xB22C    SXTH	R4, R5
0x3D46	0x1E6B    SUBS	R3, R5, #1
0x3D48	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x3D4A	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x3D4C	0x7008    STRB	R0, [R1, #0]
0x3D4E	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x3D50	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x3D52	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x3D54	0xB001    ADD	SP, SP, #4
0x3D56	0x4770    BX	LR
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
;__Lib_MmcFat16.c, 305 :: 		
0x4468	0xB083    SUB	SP, SP, #12
0x446A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 310 :: 		
;__Lib_MmcFat16.c, 312 :: 		
0x446E	0x2101    MOVS	R1, #1
0x4470	0x485D    LDR	R0, [PC, #372]
0x4472	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 313 :: 		
0x4474	0x495D    LDR	R1, [PC, #372]
0x4476	0x2000    MOVS	R0, #0
0x4478	0xF7FFFC52  BL	_Mmc_Read_Sector+0
0x447C	0xB120    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info46
;__Lib_MmcFat16.c, 315 :: 		
0x447E	0x2110    MOVS	R1, #16
0x4480	0x485B    LDR	R0, [PC, #364]
0x4482	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 316 :: 		
0x4484	0x20FF    MOVS	R0, #255
0x4486	0xE0AB    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 317 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
;__Lib_MmcFat16.c, 319 :: 		
; ptr start address is: 4 (R1)
0x4488	0x4958    LDR	R1, [PC, #352]
;__Lib_MmcFat16.c, 321 :: 		
0x448A	0xF50170FF  ADD	R0, R1, #510
0x448E	0x7800    LDRB	R0, [R0, #0]
0x4490	0x2855    CMP	R0, #85
0x4492	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info47
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 322 :: 		
0x4494	0x2001    MOVS	R0, #1
0x4496	0xE0A3    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
;__Lib_MmcFat16.c, 323 :: 		
; ptr start address is: 4 (R1)
0x4498	0xF20110FF  ADDW	R0, R1, #511
0x449C	0x7800    LDRB	R0, [R0, #0]
0x449E	0x28AA    CMP	R0, #170
0x44A0	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info48
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 324 :: 		
0x44A2	0x2001    MOVS	R0, #1
0x44A4	0xE09C    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
;__Lib_MmcFat16.c, 327 :: 		
; isBoot start address is: 8 (R2)
; ptr start address is: 4 (R1)
0x44A6	0x2200    MOVS	R2, #0
;__Lib_MmcFat16.c, 328 :: 		
0x44A8	0x7808    LDRB	R0, [R1, #0]
0x44AA	0x28E9    CMP	R0, #233
0x44AC	0xD102    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info425
; isBoot end address is: 8 (R2)
;__Lib_MmcFat16.c, 329 :: 		
; isBoot start address is: 0 (R0)
0x44AE	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
0x44B0	0xB2C2    UXTB	R2, R0
0x44B2	0xE7FF    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info425:
;__Lib_MmcFat16.c, 328 :: 		
;__Lib_MmcFat16.c, 329 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
;__Lib_MmcFat16.c, 330 :: 		
; isBoot start address is: 8 (R2)
0x44B4	0x7808    LDRB	R0, [R1, #0]
0x44B6	0x28EB    CMP	R0, #235
0x44B8	0xD105    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info426
0x44BA	0x1C88    ADDS	R0, R1, #2
; ptr end address is: 4 (R1)
0x44BC	0x7800    LDRB	R0, [R0, #0]
0x44BE	0x2890    CMP	R0, #144
0x44C0	0xD103    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info427
; isBoot end address is: 8 (R2)
L___Lib_MmcFat16_Mmc_Fat_Get_Info419:
;__Lib_MmcFat16.c, 331 :: 		
; isBoot start address is: 0 (R0)
0x44C2	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 330 :: 		
0x44C4	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info421
L___Lib_MmcFat16_Mmc_Fat_Get_Info426:
0x44C6	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info421:
; isBoot start address is: 0 (R0)
; isBoot end address is: 0 (R0)
0x44C8	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info420
L___Lib_MmcFat16_Mmc_Fat_Get_Info427:
0x44CA	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info420:
;__Lib_MmcFat16.c, 333 :: 		
; isBoot start address is: 0 (R0)
0x44CC	0x2800    CMP	R0, #0
0x44CE	0xD048    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info53
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 335 :: 		
;__Lib_MmcFat16.c, 336 :: 		
; p start address is: 8 (R2)
0x44D0	0x4A48    LDR	R2, [PC, #288]
;__Lib_MmcFat16.c, 337 :: 		
0x44D2	0x2080    MOVS	R0, #128
0x44D4	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 338 :: 		
0x44D6	0x1D11    ADDS	R1, R2, #4
0x44D8	0x2000    MOVS	R0, #0
0x44DA	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 339 :: 		
0x44DC	0x9201    STR	R2, [SP, #4]
0x44DE	0xF7FFFADB  BL	__Lib_MmcFat16_getBoot+0
0x44E2	0x9A01    LDR	R2, [SP, #4]
0x44E4	0x2800    CMP	R0, #0
0x44E6	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info54
; p end address is: 8 (R2)
;__Lib_MmcFat16.c, 340 :: 		
0x44E8	0x2001    MOVS	R0, #1
0x44EA	0xE079    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
;__Lib_MmcFat16.c, 354 :: 		
; p start address is: 8 (R2)
0x44EC	0x4842    LDR	R0, [PC, #264]
0x44EE	0x8800    LDRH	R0, [R0, #0]
0x44F0	0x2800    CMP	R0, #0
0x44F2	0xD030    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info55
;__Lib_MmcFat16.c, 356 :: 		
0x44F4	0x4841    LDR	R0, [PC, #260]
0x44F6	0x7801    LDRB	R1, [R0, #0]
0x44F8	0x4841    LDR	R0, [PC, #260]
0x44FA	0x7800    LDRB	R0, [R0, #0]
0x44FC	0x4308    ORRS	R0, R1
0x44FE	0xB2C0    UXTB	R0, R0
0x4500	0xB148    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info56
;__Lib_MmcFat16.c, 358 :: 		
0x4502	0x483E    LDR	R0, [PC, #248]
; tmp start address is: 0 (R0)
0x4504	0x7800    LDRB	R0, [R0, #0]
0x4506	0x0203    LSLS	R3, R0, #8
; tmp end address is: 0 (R0)
;__Lib_MmcFat16.c, 359 :: 		
0x4508	0x483D    LDR	R0, [PC, #244]
0x450A	0x7800    LDRB	R0, [R0, #0]
0x450C	0x181B    ADDS	R3, R3, R0
; tmp start address is: 12 (R3)
;__Lib_MmcFat16.c, 361 :: 		
0x450E	0x1C51    ADDS	R1, R2, #1
0x4510	0x2004    MOVS	R0, #4
0x4512	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 362 :: 		
; tmp end address is: 12 (R3)
0x4514	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
;__Lib_MmcFat16.c, 365 :: 		
0x4516	0x483B    LDR	R0, [PC, #236]
; tmp start address is: 12 (R3)
0x4518	0x6803    LDR	R3, [R0, #0]
;__Lib_MmcFat16.c, 366 :: 		
0x451A	0x1C51    ADDS	R1, R2, #1
0x451C	0x2006    MOVS	R0, #6
0x451E	0x7008    STRB	R0, [R1, #0]
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 367 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
;__Lib_MmcFat16.c, 369 :: 		
; tmp start address is: 12 (R3)
0x4520	0x4839    LDR	R0, [PC, #228]
0x4522	0x6800    LDR	R0, [R0, #0]
0x4524	0x1A19    SUB	R1, R3, R0
; tmp end address is: 12 (R3)
0x4526	0x4839    LDR	R0, [PC, #228]
0x4528	0x8800    LDRH	R0, [R0, #0]
0x452A	0xFBB1F1F0  UDIV	R1, R1, R0
; tmp start address is: 12 (R3)
0x452E	0x460B    MOV	R3, R1
;__Lib_MmcFat16.c, 377 :: 		
0x4530	0xF64070F5  MOVW	R0, #4085
0x4534	0x4281    CMP	R1, R0
0x4536	0xD204    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info58
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 379 :: 		
0x4538	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x453A	0x2001    MOVS	R0, #1
0x453C	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 380 :: 		
0x453E	0x2001    MOVS	R0, #1
0x4540	0xE04E    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 381 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
;__Lib_MmcFat16.c, 382 :: 		
; p start address is: 8 (R2)
; tmp start address is: 12 (R3)
0x4542	0xF64F70F5  MOVW	R0, #65525
0x4546	0x4283    CMP	R3, R0
0x4548	0xD904    BLS	L___Lib_MmcFat16_Mmc_Fat_Get_Info59
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 384 :: 		
0x454A	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x454C	0x200B    MOVS	R0, #11
0x454E	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 385 :: 		
0x4550	0x2001    MOVS	R0, #1
0x4552	0xE045    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 386 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
;__Lib_MmcFat16.c, 387 :: 		
0x4554	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
;__Lib_MmcFat16.c, 390 :: 		
; p start address is: 8 (R2)
0x4556	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x4558	0x200B    MOVS	R0, #11
0x455A	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 391 :: 		
0x455C	0x2001    MOVS	R0, #1
0x455E	0xE03F    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 392 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
;__Lib_MmcFat16.c, 393 :: 		
0x4560	0xE03D    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
;__Lib_MmcFat16.c, 396 :: 		
; ptr start address is: 16 (R4)
0x4562	0x4C2B    LDR	R4, [PC, #172]
;__Lib_MmcFat16.c, 398 :: 		
; i start address is: 12 (R3)
0x4564	0x2300    MOVS	R3, #0
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 12 (R3)
; ptr start address is: 16 (R4)
0x4566	0x2B04    CMP	R3, #4
0x4568	0xD216    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info63
;__Lib_MmcFat16.c, 400 :: 		
0x456A	0x00D9    LSLS	R1, R3, #3
0x456C	0x4821    LDR	R0, [PC, #132]
0x456E	0x1841    ADDS	R1, R0, R1
; p start address is: 8 (R2)
0x4570	0x460A    MOV	R2, R1
;__Lib_MmcFat16.c, 401 :: 		
;__Lib_MmcFat16.c, 402 :: 		
0x4572	0x7820    LDRB	R0, [R4, #0]
0x4574	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 403 :: 		
0x4576	0x1D20    ADDS	R0, R4, #4
0x4578	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 404 :: 		
0x457A	0x1C51    ADDS	R1, R2, #1
0x457C	0x7800    LDRB	R0, [R0, #0]
0x457E	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 405 :: 		
0x4580	0x1D21    ADDS	R1, R4, #4
0x4582	0x460C    MOV	R4, R1
;__Lib_MmcFat16.c, 406 :: 		
0x4584	0x1D10    ADDS	R0, R2, #4
; p end address is: 8 (R2)
0x4586	0x9002    STR	R0, [SP, #8]
0x4588	0x4608    MOV	R0, R1
0x458A	0xF7FFF88B  BL	__Lib_MmcFat16_f16_toLong+0
0x458E	0x9902    LDR	R1, [SP, #8]
0x4590	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 398 :: 		
0x4592	0x1C5B    ADDS	R3, R3, #1
0x4594	0xB29B    UXTH	R3, R3
;__Lib_MmcFat16.c, 408 :: 		
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
0x4596	0xE7E6    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
;__Lib_MmcFat16.c, 411 :: 		
0x4598	0x481E    LDR	R0, [PC, #120]
0x459A	0x7800    LDRB	R0, [R0, #0]
0x459C	0x00C1    LSLS	R1, R0, #3
0x459E	0x4815    LDR	R0, [PC, #84]
0x45A0	0x1840    ADDS	R0, R0, R1
0x45A2	0x1C40    ADDS	R0, R0, #1
0x45A4	0x7800    LDRB	R0, [R0, #0]
;__Lib_MmcFat16.c, 412 :: 		
0x45A6	0x2804    CMP	R0, #4
0x45A8	0xD013    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info424
0x45AA	0x481A    LDR	R0, [PC, #104]
0x45AC	0x7800    LDRB	R0, [R0, #0]
0x45AE	0x00C1    LSLS	R1, R0, #3
0x45B0	0x4810    LDR	R0, [PC, #64]
0x45B2	0x1840    ADDS	R0, R0, R1
0x45B4	0x1C40    ADDS	R0, R0, #1
0x45B6	0x7800    LDRB	R0, [R0, #0]
0x45B8	0x2806    CMP	R0, #6
0x45BA	0xD00A    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info423
;__Lib_MmcFat16.c, 413 :: 		
0x45BC	0x4815    LDR	R0, [PC, #84]
0x45BE	0x7800    LDRB	R0, [R0, #0]
0x45C0	0x00C1    LSLS	R1, R0, #3
0x45C2	0x480C    LDR	R0, [PC, #48]
0x45C4	0x1840    ADDS	R0, R0, R1
0x45C6	0x1C40    ADDS	R0, R0, #1
0x45C8	0x7800    LDRB	R0, [R0, #0]
0x45CA	0x280E    CMP	R0, #14
0x45CC	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info422
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
;__Lib_MmcFat16.c, 414 :: 		
0x45CE	0x2001    MOVS	R0, #1
0x45D0	0xE006    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 412 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info424:
L___Lib_MmcFat16_Mmc_Fat_Get_Info423:
;__Lib_MmcFat16.c, 413 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info422:
;__Lib_MmcFat16.c, 416 :: 		
0x45D2	0xF7FFFA61  BL	__Lib_MmcFat16_getBoot+0
0x45D6	0x2800    CMP	R0, #0
0x45D8	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info68
;__Lib_MmcFat16.c, 417 :: 		
0x45DA	0x2001    MOVS	R0, #1
0x45DC	0xE000    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
;__Lib_MmcFat16.c, 418 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
;__Lib_MmcFat16.c, 419 :: 		
0x45DE	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 420 :: 		
L_end_Mmc_Fat_Get_Info:
0x45E0	0xF8DDE000  LDR	LR, [SP, #0]
0x45E4	0xB003    ADD	SP, SP, #12
0x45E6	0x4770    BX	LR
0x45E8	0x06B81FFF  	_f16_sector+512
0x45EC	0x04B81FFF  	_f16_sector+0
0x45F0	0x025B1FFF  	___f16_errno+0
0x45F4	0x06C01FFF  	__Lib_MmcFat16_f16_part+0
0x45F8	0x04A61FFF  	__Lib_MmcFat16_f16_boot+10
0x45FC	0x04CC1FFF  	_f16_sector+20
0x4600	0x04CB1FFF  	_f16_sector+19
0x4604	0x04D81FFF  	_f16_sector+32
0x4608	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
0x460C	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x4610	0x06761FFF  	_f16_sector+446
0x4614	0x04B61FFF  	__Lib_MmcFat16_f16_activePart+0
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
;__Lib_Mmc_SDHC.c, 200 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x3D20	0xB081    SUB	SP, SP, #4
0x3D22	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 201 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x3D26	0x4C03    LDR	R4, [PC, #12]
0x3D28	0x6824    LDR	R4, [R4, #0]
0x3D2A	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 202 :: 		
L_end_Mmc_Read_Sector:
0x3D2C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D30	0xB001    ADD	SP, SP, #4
0x3D32	0x4770    BX	LR
0x3D34	0x02641FFF  	__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr+0
; end of _Mmc_Read_Sector
__Lib_Mmc_SDHC_Mmc_Read_Sector_SPI:
;__Lib_Mmc_SDHC.c, 485 :: 		
; sector start address is: 0 (R0)
0x2C54	0xB085    SUB	SP, SP, #20
0x2C56	0xF8CDE000  STR	LR, [SP, #0]
0x2C5A	0x4603    MOV	R3, R0
0x2C5C	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 490 :: 		
0x2C5E	0xF7FFFE2D  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 492 :: 		
0x2C62	0x4A1E    LDR	R2, [PC, #120]
0x2C64	0x7812    LDRB	R2, [R2, #0]
0x2C66	0x2A04    CMP	R2, #4
0x2C68	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI32
;__Lib_Mmc_SDHC.c, 493 :: 		
; byte_start start address is: 0 (R0)
0x2C6A	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x2C6C	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI33
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI32:
;__Lib_Mmc_SDHC.c, 495 :: 		
; sector start address is: 12 (R3)
0x2C6E	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI33:
;__Lib_Mmc_SDHC.c, 498 :: 		
; byte_start start address is: 0 (R0)
0x2C70	0x22FF    MOVS	R2, #255
0x2C72	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x2C74	0x2011    MOVS	R0, #17
0x2C76	0xF7FFFF8D  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDHC.c, 499 :: 		
0x2C7A	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI34
;__Lib_Mmc_SDHC.c, 501 :: 		
0x2C7C	0xF7FFFD56  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 502 :: 		
0x2C80	0x2001    MOVS	R0, #1
0x2C82	0xE027    B	L_end_Mmc_Read_Sector_SPI
;__Lib_Mmc_SDHC.c, 503 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI34:
;__Lib_Mmc_SDHC.c, 505 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI35:
0x2C84	0x20FF    MOVS	R0, #255
0x2C86	0x4C16    LDR	R4, [PC, #88]
0x2C88	0x6824    LDR	R4, [R4, #0]
0x2C8A	0x47A0    BLX	R4
0x2C8C	0x28FE    CMP	R0, #254
0x2C8E	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI36
;__Lib_Mmc_SDHC.c, 506 :: 		
0x2C90	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI35
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI36:
;__Lib_Mmc_SDHC.c, 509 :: 		
; i start address is: 12 (R3)
0x2C92	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x2C94	0xB299    UXTH	R1, R3
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI37:
; i start address is: 4 (R1)
0x2C96	0xF5B17F00  CMP	R1, #512
0x2C9A	0xD210    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI38
;__Lib_Mmc_SDHC.c, 511 :: 		
0x2C9C	0x9A02    LDR	R2, [SP, #8]
0x2C9E	0x1852    ADDS	R2, R2, R1
0x2CA0	0x9204    STR	R2, [SP, #16]
0x2CA2	0xF8AD1004  STRH	R1, [SP, #4]
0x2CA6	0x20FF    MOVS	R0, #255
0x2CA8	0x4C0D    LDR	R4, [PC, #52]
0x2CAA	0x6824    LDR	R4, [R4, #0]
0x2CAC	0x47A0    BLX	R4
0x2CAE	0xF8BD1004  LDRH	R1, [SP, #4]
0x2CB2	0x9A04    LDR	R2, [SP, #16]
0x2CB4	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc_SDHC.c, 509 :: 		
0x2CB6	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x2CB8	0xB293    UXTH	R3, R2
;__Lib_Mmc_SDHC.c, 512 :: 		
0x2CBA	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x2CBC	0xE7EB    B	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI37
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SPI38:
;__Lib_Mmc_SDHC.c, 515 :: 		
0x2CBE	0x20FF    MOVS	R0, #255
0x2CC0	0x4C07    LDR	R4, [PC, #28]
0x2CC2	0x6824    LDR	R4, [R4, #0]
0x2CC4	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 516 :: 		
0x2CC6	0x20FF    MOVS	R0, #255
0x2CC8	0x4C05    LDR	R4, [PC, #20]
0x2CCA	0x6824    LDR	R4, [R4, #0]
0x2CCC	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 518 :: 		
0x2CCE	0xF7FFFD2D  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 521 :: 		
0x2CD2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 522 :: 		
L_end_Mmc_Read_Sector_SPI:
0x2CD4	0xF8DDE000  LDR	LR, [SP, #0]
0x2CD8	0xB005    ADD	SP, SP, #20
0x2CDA	0x4770    BX	LR
0x2CDC	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
0x2CE0	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Sector_SPI
__Lib_Mmc_SDHC_Mmc_Write_Sector_SPI:
;__Lib_Mmc_SDHC.c, 534 :: 		
; sector start address is: 0 (R0)
0x2CF8	0xB083    SUB	SP, SP, #12
0x2CFA	0xF8CDE000  STR	LR, [SP, #0]
0x2CFE	0x4603    MOV	R3, R0
0x2D00	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 538 :: 		
0x2D02	0xF7FFFDDB  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 540 :: 		
0x2D06	0x4A2B    LDR	R2, [PC, #172]
0x2D08	0x7812    LDRB	R2, [R2, #0]
0x2D0A	0x2A04    CMP	R2, #4
0x2D0C	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI40
;__Lib_Mmc_SDHC.c, 541 :: 		
; byte_start start address is: 0 (R0)
0x2D0E	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x2D10	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI41
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI40:
;__Lib_Mmc_SDHC.c, 543 :: 		
; sector start address is: 12 (R3)
0x2D12	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI41:
;__Lib_Mmc_SDHC.c, 546 :: 		
; byte_start start address is: 0 (R0)
0x2D14	0x22FF    MOVS	R2, #255
0x2D16	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x2D18	0x2018    MOVS	R0, #24
0x2D1A	0xF7FFFF3B  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x2D1E	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI42
;__Lib_Mmc_SDHC.c, 548 :: 		
0x2D20	0xF7FFFD04  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 549 :: 		
0x2D24	0x2001    MOVS	R0, #1
0x2D26	0xE040    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDHC.c, 550 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI42:
;__Lib_Mmc_SDHC.c, 554 :: 		
0x2D28	0x20FF    MOVS	R0, #255
0x2D2A	0x4C23    LDR	R4, [PC, #140]
0x2D2C	0x6824    LDR	R4, [R4, #0]
0x2D2E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 555 :: 		
0x2D30	0x20FF    MOVS	R0, #255
0x2D32	0x4C21    LDR	R4, [PC, #132]
0x2D34	0x6824    LDR	R4, [R4, #0]
0x2D36	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 558 :: 		
0x2D38	0x20FE    MOVS	R0, #254
0x2D3A	0x4C1F    LDR	R4, [PC, #124]
0x2D3C	0x6824    LDR	R4, [R4, #0]
0x2D3E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 561 :: 		
; i start address is: 0 (R0)
0x2D40	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI43:
; i start address is: 0 (R0)
0x2D42	0xF24012FF  MOVW	R2, #511
0x2D46	0x4290    CMP	R0, R2
0x2D48	0xD80F    BHI	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI44
;__Lib_Mmc_SDHC.c, 562 :: 		
0x2D4A	0x9A02    LDR	R2, [SP, #8]
0x2D4C	0x1812    ADDS	R2, R2, R0
0x2D4E	0x7812    LDRB	R2, [R2, #0]
0x2D50	0xB2D4    UXTB	R4, R2
0x2D52	0xF8AD0004  STRH	R0, [SP, #4]
0x2D56	0xB2A0    UXTH	R0, R4
0x2D58	0x4C17    LDR	R4, [PC, #92]
0x2D5A	0x6824    LDR	R4, [R4, #0]
0x2D5C	0x47A0    BLX	R4
0x2D5E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDHC.c, 561 :: 		
0x2D62	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x2D64	0xB291    UXTH	R1, R2
;__Lib_Mmc_SDHC.c, 563 :: 		
0x2D66	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x2D68	0xE7EB    B	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI43
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI44:
;__Lib_Mmc_SDHC.c, 566 :: 		
0x2D6A	0x20FF    MOVS	R0, #255
0x2D6C	0x4C12    LDR	R4, [PC, #72]
0x2D6E	0x6824    LDR	R4, [R4, #0]
0x2D70	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 567 :: 		
0x2D72	0x20FF    MOVS	R0, #255
0x2D74	0x4C10    LDR	R4, [PC, #64]
0x2D76	0x6824    LDR	R4, [R4, #0]
0x2D78	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 570 :: 		
0x2D7A	0x20FF    MOVS	R0, #255
0x2D7C	0x4C0E    LDR	R4, [PC, #56]
0x2D7E	0x6824    LDR	R4, [R4, #0]
0x2D80	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 571 :: 		
0x2D82	0xF000021F  AND	R2, R0, #31
0x2D86	0xB292    UXTH	R2, R2
;__Lib_Mmc_SDHC.c, 572 :: 		
0x2D88	0x2A05    CMP	R2, #5
0x2D8A	0xD003    BEQ	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI46
;__Lib_Mmc_SDHC.c, 574 :: 		
0x2D8C	0xF7FFFCCE  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 575 :: 		
0x2D90	0x2002    MOVS	R0, #2
0x2D92	0xE00A    B	L_end_Mmc_Write_Sector_SPI
;__Lib_Mmc_SDHC.c, 576 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI46:
;__Lib_Mmc_SDHC.c, 578 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI47:
0x2D94	0x20FF    MOVS	R0, #255
0x2D96	0x4C08    LDR	R4, [PC, #32]
0x2D98	0x6824    LDR	R4, [R4, #0]
0x2D9A	0x47A0    BLX	R4
0x2D9C	0xF1B00FFF  CMP	R0, #255
0x2DA0	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI48
;__Lib_Mmc_SDHC.c, 579 :: 		
0x2DA2	0xE7F7    B	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI47
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SPI48:
;__Lib_Mmc_SDHC.c, 581 :: 		
0x2DA4	0xF7FFFCC2  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 584 :: 		
0x2DA8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 585 :: 		
L_end_Mmc_Write_Sector_SPI:
0x2DAA	0xF8DDE000  LDR	LR, [SP, #0]
0x2DAE	0xB003    ADD	SP, SP, #12
0x2DB0	0x4770    BX	LR
0x2DB2	0xBF00    NOP
0x2DB4	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
0x2DB8	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Write_Sector_SPI
__Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC:
;__Lib_Mmc_SDHC.c, 2275 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x3318	0xB084    SUB	SP, SP, #16
0x331A	0xF8CDE000  STR	LR, [SP, #0]
0x331E	0x4604    MOV	R4, R0
0x3320	0x460B    MOV	R3, R1
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
; dbuff start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2276 :: 		
;__Lib_Mmc_SDHC.c, 2282 :: 		
0x3322	0xB90B    CBNZ	R3, L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC273
; sector end address is: 16 (R4)
; dbuff end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2283 :: 		
0x3324	0x2001    MOVS	R0, #1
0x3326	0xE036    B	L_end_Mmc_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC273:
;__Lib_Mmc_SDHC.c, 2285 :: 		
; dbuff start address is: 12 (R3)
; sector start address is: 16 (R4)
0x3328	0xAA01    ADD	R2, SP, #4
0x332A	0x4610    MOV	R0, R2
0x332C	0xF7FDF892  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 2286 :: 		
0x3330	0xF2402200  MOVW	R2, #512
0x3334	0x9202    STR	R2, [SP, #8]
;__Lib_Mmc_SDHC.c, 2287 :: 		
0x3336	0x2201    MOVS	R2, #1
0x3338	0x9203    STR	R2, [SP, #12]
;__Lib_Mmc_SDHC.c, 2288 :: 		
0x333A	0x4A19    LDR	R2, [PC, #100]
0x333C	0x9201    STR	R2, [SP, #4]
;__Lib_Mmc_SDHC.c, 2289 :: 		
0x333E	0xAA01    ADD	R2, SP, #4
0x3340	0x4610    MOV	R0, R2
0x3342	0xF7FDF875  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 2294 :: 		
0x3346	0x4A17    LDR	R2, [PC, #92]
0x3348	0x6812    LDR	R2, [R2, #0]
0x334A	0x2A02    CMP	R2, #2
0x334C	0xD102    BNE	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC274
;__Lib_Mmc_SDHC.c, 2295 :: 		
; addr start address is: 0 (R0)
0x334E	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
0x3350	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x3352	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC275
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC274:
;__Lib_Mmc_SDHC.c, 2297 :: 		
; sector start address is: 16 (R4)
0x3354	0x0262    LSLS	R2, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 0 (R0)
0x3356	0x4610    MOV	R0, R2
; addr end address is: 0 (R0)
0x3358	0x4604    MOV	R4, R0
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC275:
;__Lib_Mmc_SDHC.c, 2300 :: 		
; addr start address is: 16 (R4)
; timeout start address is: 24 (R6)
0x335A	0x4E11    LDR	R6, [PC, #68]
; dbuff end address is: 12 (R3)
; addr end address is: 16 (R4)
; timeout end address is: 24 (R6)
0x335C	0x461D    MOV	R5, R3
;__Lib_Mmc_SDHC.c, 2301 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC276:
; timeout start address is: 24 (R6)
; addr start address is: 16 (R4)
; dbuff start address is: 20 (R5)
0x335E	0xF7FDFEB9  BL	__Lib_Mmc_SDHC_IsReadyForData+0
0x3362	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC415
0x3364	0x2E00    CMP	R6, #0
0x3366	0xD901    BLS	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC414
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC413:
;__Lib_Mmc_SDHC.c, 2302 :: 		
0x3368	0x1E76    SUBS	R6, R6, #1
;__Lib_Mmc_SDHC.c, 2303 :: 		
0x336A	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC276
;__Lib_Mmc_SDHC.c, 2301 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC415:
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC414:
;__Lib_Mmc_SDHC.c, 2305 :: 		
0x336C	0xB90E    CBNZ	R6, L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC280
; addr end address is: 16 (R4)
; dbuff end address is: 20 (R5)
; timeout end address is: 24 (R6)
;__Lib_Mmc_SDHC.c, 2306 :: 		
0x336E	0x2001    MOVS	R0, #1
0x3370	0xE011    B	L_end_Mmc_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC280:
;__Lib_Mmc_SDHC.c, 2309 :: 		
; dbuff start address is: 20 (R5)
; addr start address is: 16 (R4)
0x3372	0x4629    MOV	R1, R5
; dbuff end address is: 20 (R5)
0x3374	0x4620    MOV	R0, R4
; addr end address is: 16 (R4)
0x3376	0xF7FEF829  BL	__Lib_Mmc_SDHC_sdhc_cmd17+0
0x337A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC281
;__Lib_Mmc_SDHC.c, 2310 :: 		
0x337C	0x2001    MOVS	R0, #1
0x337E	0xE00A    B	L_end_Mmc_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC281:
;__Lib_Mmc_SDHC.c, 2312 :: 		
0x3380	0x2100    MOVS	R1, #0
0x3382	0xF04F0008  MOV	R0, #8
0x3386	0xF7FDFC13  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 2313 :: 		
0x338A	0x2100    MOVS	R1, #0
0x338C	0xF04F0008  MOV	R0, #8
0x3390	0xF7FDFD12  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 2321 :: 		
0x3394	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2322 :: 		
L_end_Mmc_Read_Sector_SDHC:
0x3396	0xF8DDE000  LDR	LR, [SP, #0]
0x339A	0xB004    ADD	SP, SP, #16
0x339C	0x4770    BX	LR
0x339E	0xBF00    NOP
0x33A0	0xFFFF000F  	#1048575
0x33A4	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC
__Lib_Mmc_SDHC_IsReadyForData:
;__Lib_Mmc_SDHC.c, 1807 :: 		
0x10D4	0xB082    SUB	SP, SP, #8
0x10D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 1808 :: 		
;__Lib_Mmc_SDHC.c, 1809 :: 		
; status start address is: 4 (R1)
0x10DA	0xF04F0100  MOV	R1, #0
;__Lib_Mmc_SDHC.c, 1812 :: 		
0x10DE	0x484C    LDR	R0, [PC, #304]
0x10E0	0x6800    LDR	R0, [R0, #0]
0x10E2	0x9101    STR	R1, [SP, #4]
0x10E4	0xF7FFFBEE  BL	__Lib_Mmc_SDHC_sdhc_cmd13+0
; status end address is: 4 (R1)
0x10E8	0x9901    LDR	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 1814 :: 		
L___Lib_Mmc_SDHC_IsReadyForData195:
; status start address is: 4 (R1)
0x10EA	0x484A    LDR	R0, [PC, #296]
0x10EC	0xEA010000  AND	R0, R1, R0, LSL #0
0x10F0	0xB910    CBNZ	R0, L___Lib_Mmc_SDHC_IsReadyForData196
; status end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1815 :: 		
0x10F2	0x4849    LDR	R0, [PC, #292]
; status start address is: 4 (R1)
0x10F4	0x6801    LDR	R1, [R0, #0]
0x10F6	0xE7F8    B	L___Lib_Mmc_SDHC_IsReadyForData195
L___Lib_Mmc_SDHC_IsReadyForData196:
;__Lib_Mmc_SDHC.c, 1817 :: 		
0x10F8	0xF4013080  AND	R0, R1, #65536
0x10FC	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData197
; status end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1818 :: 		
0x10FE	0xF44F3080  MOV	R0, #65536
0x1102	0xF7FFF9C7  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1819 :: 		
0x1106	0x2001    MOVS	R0, #1
0x1108	0xE07E    B	L_end_IsReadyForData
;__Lib_Mmc_SDHC.c, 1820 :: 		
L___Lib_Mmc_SDHC_IsReadyForData197:
;__Lib_Mmc_SDHC.c, 1822 :: 		
; status start address is: 4 (R1)
0x110A	0xF4013000  AND	R0, R1, #131072
0x110E	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData198
; status end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1823 :: 		
0x1110	0xF44F3000  MOV	R0, #131072
0x1114	0xF7FFF9BE  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1824 :: 		
0x1118	0x2001    MOVS	R0, #1
0x111A	0xE075    B	L_end_IsReadyForData
;__Lib_Mmc_SDHC.c, 1825 :: 		
L___Lib_Mmc_SDHC_IsReadyForData198:
;__Lib_Mmc_SDHC.c, 1828 :: 		
; status start address is: 4 (R1)
0x111C	0xF4012000  AND	R0, R1, #524288
; status end address is: 4 (R1)
0x1120	0xB128    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData199
;__Lib_Mmc_SDHC.c, 1829 :: 		
0x1122	0xF44F2000  MOV	R0, #524288
0x1126	0xF7FFF9B5  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1830 :: 		
0x112A	0x2001    MOVS	R0, #1
0x112C	0xE06C    B	L_end_IsReadyForData
;__Lib_Mmc_SDHC.c, 1831 :: 		
L___Lib_Mmc_SDHC_IsReadyForData199:
;__Lib_Mmc_SDHC.c, 1834 :: 		
0x112E	0xF04F0003  MOV	R0, #3
0x1132	0xF7FFF9AF  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1837 :: 		
0x1136	0x2000    MOVS	R0, #0
0x1138	0xF000F9A4  BL	_SDHC_GetResponse+0
; response start address is: 4 (R1)
0x113C	0x4601    MOV	R1, R0
;__Lib_Mmc_SDHC.c, 1839 :: 		
0x113E	0xF0004000  AND	R0, R0, #-2147483648
0x1142	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData200
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1840 :: 		
0x1144	0x2001    MOVS	R0, #1
0x1146	0xE05F    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData200:
;__Lib_Mmc_SDHC.c, 1842 :: 		
; response start address is: 4 (R1)
0x1148	0xF0014080  AND	R0, R1, #1073741824
0x114C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData201
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1843 :: 		
0x114E	0x2001    MOVS	R0, #1
0x1150	0xE05A    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData201:
;__Lib_Mmc_SDHC.c, 1845 :: 		
; response start address is: 4 (R1)
0x1152	0xF0015000  AND	R0, R1, #536870912
0x1156	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData202
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1846 :: 		
0x1158	0x2001    MOVS	R0, #1
0x115A	0xE055    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData202:
;__Lib_Mmc_SDHC.c, 1848 :: 		
; response start address is: 4 (R1)
0x115C	0xF0015080  AND	R0, R1, #268435456
0x1160	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData203
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1849 :: 		
0x1162	0x2001    MOVS	R0, #1
0x1164	0xE050    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData203:
;__Lib_Mmc_SDHC.c, 1851 :: 		
; response start address is: 4 (R1)
0x1166	0xF0016000  AND	R0, R1, #134217728
0x116A	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData204
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1852 :: 		
0x116C	0x2001    MOVS	R0, #1
0x116E	0xE04B    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData204:
;__Lib_Mmc_SDHC.c, 1854 :: 		
; response start address is: 4 (R1)
0x1170	0xF0016080  AND	R0, R1, #67108864
0x1174	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData205
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1855 :: 		
0x1176	0x2001    MOVS	R0, #1
0x1178	0xE046    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData205:
;__Lib_Mmc_SDHC.c, 1857 :: 		
; response start address is: 4 (R1)
0x117A	0xF0017080  AND	R0, R1, #16777216
0x117E	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData206
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1858 :: 		
0x1180	0x2001    MOVS	R0, #1
0x1182	0xE041    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData206:
;__Lib_Mmc_SDHC.c, 1860 :: 		
; response start address is: 4 (R1)
0x1184	0xF4010000  AND	R0, R1, #8388608
0x1188	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData207
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1861 :: 		
0x118A	0x2001    MOVS	R0, #1
0x118C	0xE03C    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData207:
;__Lib_Mmc_SDHC.c, 1863 :: 		
; response start address is: 4 (R1)
0x118E	0xF4010080  AND	R0, R1, #4194304
0x1192	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData208
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1864 :: 		
0x1194	0x2001    MOVS	R0, #1
0x1196	0xE037    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData208:
;__Lib_Mmc_SDHC.c, 1866 :: 		
; response start address is: 4 (R1)
0x1198	0xF4011000  AND	R0, R1, #2097152
0x119C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData209
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1867 :: 		
0x119E	0x2001    MOVS	R0, #1
0x11A0	0xE032    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData209:
;__Lib_Mmc_SDHC.c, 1869 :: 		
; response start address is: 4 (R1)
0x11A2	0xF4011080  AND	R0, R1, #1048576
0x11A6	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData210
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1870 :: 		
0x11A8	0x2001    MOVS	R0, #1
0x11AA	0xE02D    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData210:
;__Lib_Mmc_SDHC.c, 1872 :: 		
; response start address is: 4 (R1)
0x11AC	0xF4012000  AND	R0, R1, #524288
0x11B0	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData211
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1873 :: 		
0x11B2	0x2001    MOVS	R0, #1
0x11B4	0xE028    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData211:
;__Lib_Mmc_SDHC.c, 1875 :: 		
; response start address is: 4 (R1)
0x11B6	0xF4012080  AND	R0, R1, #262144
0x11BA	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData212
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1876 :: 		
0x11BC	0x2001    MOVS	R0, #1
0x11BE	0xE023    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData212:
;__Lib_Mmc_SDHC.c, 1878 :: 		
; response start address is: 4 (R1)
0x11C0	0xF4013000  AND	R0, R1, #131072
0x11C4	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData213
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1879 :: 		
0x11C6	0x2001    MOVS	R0, #1
0x11C8	0xE01E    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData213:
;__Lib_Mmc_SDHC.c, 1881 :: 		
; response start address is: 4 (R1)
0x11CA	0xF4013080  AND	R0, R1, #65536
0x11CE	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData214
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1882 :: 		
0x11D0	0x2001    MOVS	R0, #1
0x11D2	0xE019    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData214:
;__Lib_Mmc_SDHC.c, 1884 :: 		
; response start address is: 4 (R1)
0x11D4	0xF4014000  AND	R0, R1, #32768
0x11D8	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData215
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1885 :: 		
0x11DA	0x2001    MOVS	R0, #1
0x11DC	0xE014    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData215:
;__Lib_Mmc_SDHC.c, 1887 :: 		
; response start address is: 4 (R1)
0x11DE	0xF4014080  AND	R0, R1, #16384
0x11E2	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData216
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1888 :: 		
0x11E4	0x2001    MOVS	R0, #1
0x11E6	0xE00F    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData216:
;__Lib_Mmc_SDHC.c, 1890 :: 		
; response start address is: 4 (R1)
0x11E8	0xF4015000  AND	R0, R1, #8192
0x11EC	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData217
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1891 :: 		
0x11EE	0x2001    MOVS	R0, #1
0x11F0	0xE00A    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData217:
;__Lib_Mmc_SDHC.c, 1893 :: 		
; response start address is: 4 (R1)
0x11F2	0xF0010008  AND	R0, R1, #8
0x11F6	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData218
; response end address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 1894 :: 		
0x11F8	0x2001    MOVS	R0, #1
0x11FA	0xE005    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData218:
;__Lib_Mmc_SDHC.c, 1896 :: 		
; response start address is: 4 (R1)
0x11FC	0xF4017080  AND	R0, R1, #256
; response end address is: 4 (R1)
0x1200	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_IsReadyForData219
;__Lib_Mmc_SDHC.c, 1897 :: 		
0x1202	0x2000    MOVS	R0, #0
0x1204	0xE000    B	L_end_IsReadyForData
L___Lib_Mmc_SDHC_IsReadyForData219:
;__Lib_Mmc_SDHC.c, 1899 :: 		
0x1206	0x2001    MOVS	R0, #1
;__Lib_Mmc_SDHC.c, 1900 :: 		
L_end_IsReadyForData:
0x1208	0xF8DDE000  LDR	LR, [SP, #0]
0x120C	0xB002    ADD	SP, SP, #8
0x120E	0x4770    BX	LR
0x1210	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
0x1214	0x00010003  	#196609
0x1218	0x1030400B  	SDHC_IRQSTAT+0
; end of __Lib_Mmc_SDHC_IsReadyForData
__Lib_Mmc_SDHC_sdhc_cmd13:
;__Lib_Mmc_SDHC.c, 1369 :: 		
; addr start address is: 0 (R0)
0x08C4	0xB087    SUB	SP, SP, #28
0x08C6	0xF8CDE000  STR	LR, [SP, #0]
0x08CA	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1376 :: 		
0x08CC	0xA901    ADD	R1, SP, #4
0x08CE	0x4608    MOV	R0, R1
0x08D0	0xF000FB0C  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1377 :: 		
0x08D4	0x210D    MOVS	R1, #13
0x08D6	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1378 :: 		
0x08D8	0xF44F3100  MOV	R1, #131072
0x08DC	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1379 :: 		
0x08DE	0xF44F11C0  MOV	R1, #1572864
0x08E2	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1381 :: 		
0x08E4	0xB10B    CBZ	R3, L___Lib_Mmc_SDHC_sdhc_cmd13162
;__Lib_Mmc_SDHC.c, 1382 :: 		
0x08E6	0x0419    LSLS	R1, R3, #16
; addr end address is: 12 (R3)
0x08E8	0x9102    STR	R1, [SP, #8]
L___Lib_Mmc_SDHC_sdhc_cmd13162:
;__Lib_Mmc_SDHC.c, 1384 :: 		
0x08EA	0xA901    ADD	R1, SP, #4
0x08EC	0x4608    MOV	R0, R1
0x08EE	0xF000FAAD  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1385 :: 		
L_end_sdhc_cmd13:
0x08F2	0xF8DDE000  LDR	LR, [SP, #0]
0x08F6	0xB007    ADD	SP, SP, #28
0x08F8	0x4770    BX	LR
; end of __Lib_Mmc_SDHC_sdhc_cmd13
__Lib_Mmc_SDHC_sdhc_cmd17:
;__Lib_Mmc_SDHC.c, 1409 :: 		
; buf start address is: 4 (R1)
; addr start address is: 0 (R0)
0x13CC	0xB08C    SUB	SP, SP, #48
0x13CE	0xF8CDE000  STR	LR, [SP, #0]
0x13D2	0x4603    MOV	R3, R0
0x13D4	0x460C    MOV	R4, R1
; buf end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
; buf start address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1419 :: 		
0x13D6	0xAA07    ADD	R2, SP, #28
0x13D8	0x4610    MOV	R0, R2
0x13DA	0xF7FFF83B  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 1420 :: 		
0x13DE	0xF2402200  MOVW	R2, #512
0x13E2	0x9208    STR	R2, [SP, #32]
;__Lib_Mmc_SDHC.c, 1421 :: 		
0x13E4	0x2201    MOVS	R2, #1
0x13E6	0x9209    STR	R2, [SP, #36]
;__Lib_Mmc_SDHC.c, 1422 :: 		
0x13E8	0xAA07    ADD	R2, SP, #28
0x13EA	0x4610    MOV	R0, R2
0x13EC	0xF7FFF820  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 1424 :: 		
0x13F0	0xF44F7000  MOV	R0, #512
0x13F4	0xF7FFF80C  BL	_SDHC_SetDMAS+0
;__Lib_Mmc_SDHC.c, 1426 :: 		
0x13F8	0xAA01    ADD	R2, SP, #4
0x13FA	0x4610    MOV	R0, R2
0x13FC	0xF7FFFD76  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1427 :: 		
0x1400	0x2211    MOVS	R2, #17
0x1402	0x9203    STR	R2, [SP, #12]
;__Lib_Mmc_SDHC.c, 1428 :: 		
0x1404	0xF44F3200  MOV	R2, #131072
0x1408	0x9205    STR	R2, [SP, #20]
;__Lib_Mmc_SDHC.c, 1429 :: 		
0x140A	0xF44F12C0  MOV	R2, #1572864
0x140E	0x9206    STR	R2, [SP, #24]
;__Lib_Mmc_SDHC.c, 1431 :: 		
0x1410	0x4A18    LDR	R2, [PC, #96]
0x1412	0x9206    STR	R2, [SP, #24]
;__Lib_Mmc_SDHC.c, 1433 :: 		
0x1414	0x9302    STR	R3, [SP, #8]
; addr end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1436 :: 		
0x1416	0x9B09    LDR	R3, [SP, #36]
0x1418	0x9A08    LDR	R2, [SP, #32]
0x141A	0x4353    MULS	R3, R2, R3
;__Lib_Mmc_SDHC.c, 1438 :: 		
0x141C	0x940B    STR	R4, [SP, #44]
; buf end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1439 :: 		
0x141E	0x4A16    LDR	R2, [PC, #88]
0x1420	0x401A    ANDS	R2, R3
0x1422	0x0412    LSLS	R2, R2, #16
;__Lib_Mmc_SDHC.c, 1440 :: 		
0x1424	0xF0420221  ORR	R2, R2, #33
0x1428	0xF0420202  ORR	R2, R2, #2
0x142C	0x920A    STR	R2, [SP, #40]
;__Lib_Mmc_SDHC.c, 1442 :: 		
0x142E	0x9B0B    LDR	R3, [SP, #44]
0x1430	0x4A12    LDR	R2, [PC, #72]
0x1432	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDHC.c, 1443 :: 		
0x1434	0x9B0A    LDR	R3, [SP, #40]
0x1436	0x4A12    LDR	R2, [PC, #72]
0x1438	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDHC.c, 1445 :: 		
0x143A	0x4811    LDR	R0, [PC, #68]
0x143C	0xF7FFF818  BL	_SDHC_SetAdmaAddress+0
;__Lib_Mmc_SDHC.c, 1447 :: 		
0x1440	0x2101    MOVS	R1, #1
0x1442	0xF04F0008  MOV	R0, #8
0x1446	0xF7FFFBB3  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 1448 :: 		
0x144A	0x2101    MOVS	R1, #1
0x144C	0xF04F0008  MOV	R0, #8
0x1450	0xF7FFFCB2  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 1450 :: 		
0x1454	0xAA01    ADD	R2, SP, #4
0x1456	0x4610    MOV	R0, R2
0x1458	0xF7FFFCF8  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1452 :: 		
L___Lib_Mmc_SDHC_sdhc_cmd17163:
0x145C	0xF04F0002  MOV	R0, #2
0x1460	0xF7FFF820  BL	_SDHC_GetStatus+0
0x1464	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_sdhc_cmd17164
;__Lib_Mmc_SDHC.c, 1453 :: 		
0x1466	0xE7F9    B	L___Lib_Mmc_SDHC_sdhc_cmd17163
L___Lib_Mmc_SDHC_sdhc_cmd17164:
;__Lib_Mmc_SDHC.c, 1455 :: 		
0x1468	0xF7FFF93A  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1456 :: 		
L_end_sdhc_cmd17:
0x146C	0xF8DDE000  LDR	LR, [SP, #0]
0x1470	0xB00C    ADD	SP, SP, #48
0x1472	0x4770    BX	LR
0x1474	0x00110038  	#3670033
0x1478	0xFFFF0000  	#65535
0x147C	0x07881FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+4
0x1480	0x07841FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+0
; end of __Lib_Mmc_SDHC_sdhc_cmd17
__Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC:
;__Lib_Mmc_SDHC.c, 2328 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x30B0	0xB085    SUB	SP, SP, #20
0x30B2	0xF8CDE000  STR	LR, [SP, #0]
0x30B6	0x4604    MOV	R4, R0
0x30B8	0x460B    MOV	R3, R1
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 16 (R4)
; dbuff start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2329 :: 		
;__Lib_Mmc_SDHC.c, 2335 :: 		
0x30BA	0xB90B    CBNZ	R3, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC282
; sector end address is: 16 (R4)
; dbuff end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2336 :: 		
0x30BC	0x2001    MOVS	R0, #1
0x30BE	0xE045    B	L_end_Mmc_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC282:
;__Lib_Mmc_SDHC.c, 2338 :: 		
; dbuff start address is: 12 (R3)
; sector start address is: 16 (R4)
0x30C0	0xAA02    ADD	R2, SP, #8
0x30C2	0x4610    MOV	R0, R2
0x30C4	0xF7FDF9C6  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 2339 :: 		
0x30C8	0xF2402200  MOVW	R2, #512
0x30CC	0x9203    STR	R2, [SP, #12]
;__Lib_Mmc_SDHC.c, 2340 :: 		
0x30CE	0x2201    MOVS	R2, #1
0x30D0	0x9204    STR	R2, [SP, #16]
;__Lib_Mmc_SDHC.c, 2341 :: 		
0x30D2	0x4A20    LDR	R2, [PC, #128]
0x30D4	0x9202    STR	R2, [SP, #8]
;__Lib_Mmc_SDHC.c, 2342 :: 		
0x30D6	0xAA02    ADD	R2, SP, #8
0x30D8	0x4610    MOV	R0, R2
0x30DA	0xF7FDF9A9  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 2347 :: 		
0x30DE	0x4A1E    LDR	R2, [PC, #120]
0x30E0	0x6812    LDR	R2, [R2, #0]
0x30E2	0x2A02    CMP	R2, #2
0x30E4	0xD102    BNE	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC283
;__Lib_Mmc_SDHC.c, 2348 :: 		
; addr start address is: 0 (R0)
0x30E6	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
0x30E8	0x4604    MOV	R4, R0
; addr end address is: 0 (R0)
0x30EA	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC284
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC283:
;__Lib_Mmc_SDHC.c, 2350 :: 		
; sector start address is: 16 (R4)
0x30EC	0x0262    LSLS	R2, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 0 (R0)
0x30EE	0x4610    MOV	R0, R2
; addr end address is: 0 (R0)
0x30F0	0x4604    MOV	R4, R0
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC284:
;__Lib_Mmc_SDHC.c, 2353 :: 		
; addr start address is: 16 (R4)
; timeout start address is: 24 (R6)
0x30F2	0x4E18    LDR	R6, [PC, #96]
; dbuff end address is: 12 (R3)
; addr end address is: 16 (R4)
; timeout end address is: 24 (R6)
0x30F4	0x461D    MOV	R5, R3
;__Lib_Mmc_SDHC.c, 2354 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC285:
; timeout start address is: 24 (R6)
; addr start address is: 16 (R4)
; dbuff start address is: 20 (R5)
0x30F6	0xF7FDFFED  BL	__Lib_Mmc_SDHC_IsReadyForData+0
0x30FA	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC419
0x30FC	0x2E00    CMP	R6, #0
0x30FE	0xD901    BLS	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC418
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC417:
;__Lib_Mmc_SDHC.c, 2355 :: 		
0x3100	0x1E76    SUBS	R6, R6, #1
;__Lib_Mmc_SDHC.c, 2356 :: 		
0x3102	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC285
;__Lib_Mmc_SDHC.c, 2354 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC419:
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC418:
;__Lib_Mmc_SDHC.c, 2358 :: 		
0x3104	0xB90E    CBNZ	R6, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC289
; addr end address is: 16 (R4)
; dbuff end address is: 20 (R5)
; timeout end address is: 24 (R6)
;__Lib_Mmc_SDHC.c, 2359 :: 		
0x3106	0x2001    MOVS	R0, #1
0x3108	0xE020    B	L_end_Mmc_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC289:
;__Lib_Mmc_SDHC.c, 2362 :: 		
; dbuff start address is: 20 (R5)
; addr start address is: 16 (R4)
0x310A	0x4629    MOV	R1, R5
; dbuff end address is: 20 (R5)
0x310C	0x4620    MOV	R0, R4
; addr end address is: 16 (R4)
0x310E	0xF7FEF901  BL	__Lib_Mmc_SDHC_sdhc_cmd24+0
0x3112	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC290
;__Lib_Mmc_SDHC.c, 2363 :: 		
0x3114	0x2001    MOVS	R0, #1
0x3116	0xE019    B	L_end_Mmc_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC290:
;__Lib_Mmc_SDHC.c, 2365 :: 		
0x3118	0x2100    MOVS	R1, #0
0x311A	0xF04F0008  MOV	R0, #8
0x311E	0xF7FDFD47  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 2366 :: 		
0x3122	0x2100    MOVS	R1, #0
0x3124	0xF04F0008  MOV	R0, #8
0x3128	0xF7FDFE46  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 2372 :: 		
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC421:
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC420:
;__Lib_Mmc_SDHC.c, 2370 :: 		
0x312C	0xAA01    ADD	R2, SP, #4
0x312E	0x4610    MOV	R0, R2
0x3130	0xF7FDFF0A  BL	__Lib_Mmc_SDHC_IsCardProgramming+0
0x3134	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC294
;__Lib_Mmc_SDHC.c, 2371 :: 		
0x3136	0x2001    MOVS	R0, #1
0x3138	0xE008    B	L_end_Mmc_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC294:
;__Lib_Mmc_SDHC.c, 2372 :: 		
0x313A	0xF89D2004  LDRB	R2, [SP, #4]
0x313E	0x2A07    CMP	R2, #7
0x3140	0xD0F4    BEQ	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC421
0x3142	0xF89D2004  LDRB	R2, [SP, #4]
0x3146	0x2A06    CMP	R2, #6
0x3148	0xD0F0    BEQ	L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC420
L___Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC416:
;__Lib_Mmc_SDHC.c, 2374 :: 		
0x314A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2375 :: 		
L_end_Mmc_Write_Sector_SDHC:
0x314C	0xF8DDE000  LDR	LR, [SP, #0]
0x3150	0xB005    ADD	SP, SP, #20
0x3152	0x4770    BX	LR
0x3154	0xFFFF000F  	#1048575
0x3158	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC
__Lib_Mmc_SDHC_sdhc_cmd24:
;__Lib_Mmc_SDHC.c, 1491 :: 		
; buf start address is: 4 (R1)
; addr start address is: 0 (R0)
0x1314	0xB08C    SUB	SP, SP, #48
0x1316	0xF8CDE000  STR	LR, [SP, #0]
0x131A	0x4603    MOV	R3, R0
0x131C	0x460C    MOV	R4, R1
; buf end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
; buf start address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1501 :: 		
0x131E	0xAA07    ADD	R2, SP, #28
0x1320	0x4610    MOV	R0, R2
0x1322	0xF7FFF897  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 1502 :: 		
0x1326	0xF2402200  MOVW	R2, #512
0x132A	0x9208    STR	R2, [SP, #32]
;__Lib_Mmc_SDHC.c, 1503 :: 		
0x132C	0x2201    MOVS	R2, #1
0x132E	0x9209    STR	R2, [SP, #36]
;__Lib_Mmc_SDHC.c, 1504 :: 		
0x1330	0xAA07    ADD	R2, SP, #28
0x1332	0x4610    MOV	R0, R2
0x1334	0xF7FFF87C  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 1506 :: 		
0x1338	0xF44F7000  MOV	R0, #512
0x133C	0xF7FFF868  BL	_SDHC_SetDMAS+0
;__Lib_Mmc_SDHC.c, 1508 :: 		
0x1340	0xAA01    ADD	R2, SP, #4
0x1342	0x4610    MOV	R0, R2
0x1344	0xF7FFFDD2  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1509 :: 		
0x1348	0x2218    MOVS	R2, #24
0x134A	0x9203    STR	R2, [SP, #12]
;__Lib_Mmc_SDHC.c, 1510 :: 		
0x134C	0xF44F3200  MOV	R2, #131072
0x1350	0x9205    STR	R2, [SP, #20]
;__Lib_Mmc_SDHC.c, 1511 :: 		
0x1352	0xF44F12C0  MOV	R2, #1572864
0x1356	0x9206    STR	R2, [SP, #24]
;__Lib_Mmc_SDHC.c, 1512 :: 		
0x1358	0x4A18    LDR	R2, [PC, #96]
0x135A	0x9206    STR	R2, [SP, #24]
;__Lib_Mmc_SDHC.c, 1514 :: 		
0x135C	0x9302    STR	R3, [SP, #8]
; addr end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1517 :: 		
0x135E	0x9B09    LDR	R3, [SP, #36]
0x1360	0x9A08    LDR	R2, [SP, #32]
0x1362	0x4353    MULS	R3, R2, R3
;__Lib_Mmc_SDHC.c, 1519 :: 		
0x1364	0x940B    STR	R4, [SP, #44]
; buf end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 1520 :: 		
0x1366	0x4A16    LDR	R2, [PC, #88]
0x1368	0x401A    ANDS	R2, R3
0x136A	0x0412    LSLS	R2, R2, #16
;__Lib_Mmc_SDHC.c, 1521 :: 		
0x136C	0xF0420221  ORR	R2, R2, #33
0x1370	0xF0420202  ORR	R2, R2, #2
0x1374	0x920A    STR	R2, [SP, #40]
;__Lib_Mmc_SDHC.c, 1523 :: 		
0x1376	0x9B0B    LDR	R3, [SP, #44]
0x1378	0x4A12    LDR	R2, [PC, #72]
0x137A	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDHC.c, 1524 :: 		
0x137C	0x9B0A    LDR	R3, [SP, #40]
0x137E	0x4A12    LDR	R2, [PC, #72]
0x1380	0x6013    STR	R3, [R2, #0]
;__Lib_Mmc_SDHC.c, 1526 :: 		
0x1382	0x4811    LDR	R0, [PC, #68]
0x1384	0xF7FFF874  BL	_SDHC_SetAdmaAddress+0
;__Lib_Mmc_SDHC.c, 1528 :: 		
0x1388	0x2101    MOVS	R1, #1
0x138A	0xF04F0008  MOV	R0, #8
0x138E	0xF7FFFC0F  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 1529 :: 		
0x1392	0x2101    MOVS	R1, #1
0x1394	0xF04F0008  MOV	R0, #8
0x1398	0xF7FFFD0E  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 1531 :: 		
0x139C	0xAA01    ADD	R2, SP, #4
0x139E	0x4610    MOV	R0, R2
0x13A0	0xF7FFFD54  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1533 :: 		
L___Lib_Mmc_SDHC_sdhc_cmd24165:
0x13A4	0xF04F0002  MOV	R0, #2
0x13A8	0xF7FFF87C  BL	_SDHC_GetStatus+0
0x13AC	0xB900    CBNZ	R0, L___Lib_Mmc_SDHC_sdhc_cmd24166
;__Lib_Mmc_SDHC.c, 1534 :: 		
0x13AE	0xE7F9    B	L___Lib_Mmc_SDHC_sdhc_cmd24165
L___Lib_Mmc_SDHC_sdhc_cmd24166:
;__Lib_Mmc_SDHC.c, 1536 :: 		
0x13B0	0xF7FFF996  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1537 :: 		
L_end_sdhc_cmd24:
0x13B4	0xF8DDE000  LDR	LR, [SP, #0]
0x13B8	0xB00C    ADD	SP, SP, #48
0x13BA	0x4770    BX	LR
0x13BC	0x00010038  	#3670017
0x13C0	0xFFFF0000  	#65535
0x13C4	0x07881FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+4
0x13C8	0x07841FFF  	__Lib_Mmc_SDHC_AdmaTableAddress+0
; end of __Lib_Mmc_SDHC_sdhc_cmd24
__Lib_Mmc_SDHC_IsCardProgramming:
;__Lib_Mmc_SDHC.c, 1698 :: 		
; pStatus start address is: 0 (R0)
0x0F48	0xB083    SUB	SP, SP, #12
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
; pStatus end address is: 0 (R0)
; pStatus start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 1699 :: 		
;__Lib_Mmc_SDHC.c, 1700 :: 		
; status start address is: 8 (R2)
0x0F4E	0xF04F0200  MOV	R2, #0
;__Lib_Mmc_SDHC.c, 1703 :: 		
0x0F52	0x4952    LDR	R1, [PC, #328]
0x0F54	0x6809    LDR	R1, [R1, #0]
0x0F56	0x9201    STR	R2, [SP, #4]
0x0F58	0x9002    STR	R0, [SP, #8]
0x0F5A	0x4608    MOV	R0, R1
0x0F5C	0xF7FFFCB2  BL	__Lib_Mmc_SDHC_sdhc_cmd13+0
; pStatus end address is: 0 (R0)
; status end address is: 8 (R2)
0x0F60	0x9802    LDR	R0, [SP, #8]
0x0F62	0x9A01    LDR	R2, [SP, #4]
0x0F64	0x4603    MOV	R3, R0
0x0F66	0x4610    MOV	R0, R2
;__Lib_Mmc_SDHC.c, 1705 :: 		
L___Lib_Mmc_SDHC_IsCardProgramming170:
; status start address is: 0 (R0)
; pStatus start address is: 12 (R3)
0x0F68	0x494D    LDR	R1, [PC, #308]
0x0F6A	0xEA000101  AND	R1, R0, R1, LSL #0
0x0F6E	0xB911    CBNZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming171
; status end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 1706 :: 		
0x0F70	0x494C    LDR	R1, [PC, #304]
; status start address is: 0 (R0)
0x0F72	0x6808    LDR	R0, [R1, #0]
0x0F74	0xE7F8    B	L___Lib_Mmc_SDHC_IsCardProgramming170
L___Lib_Mmc_SDHC_IsCardProgramming171:
;__Lib_Mmc_SDHC.c, 1708 :: 		
0x0F76	0xF4003180  AND	R1, R0, #65536
0x0F7A	0xB129    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming172
; pStatus end address is: 12 (R3)
; status end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 1709 :: 		
0x0F7C	0xF44F3080  MOV	R0, #65536
0x0F80	0xF7FFFA88  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1710 :: 		
0x0F84	0x2001    MOVS	R0, #1
0x0F86	0xE084    B	L_end_IsCardProgramming
;__Lib_Mmc_SDHC.c, 1711 :: 		
L___Lib_Mmc_SDHC_IsCardProgramming172:
;__Lib_Mmc_SDHC.c, 1713 :: 		
; status start address is: 0 (R0)
; pStatus start address is: 12 (R3)
0x0F88	0xF4003100  AND	R1, R0, #131072
0x0F8C	0xB129    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming173
; pStatus end address is: 12 (R3)
; status end address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 1714 :: 		
0x0F8E	0xF44F3000  MOV	R0, #131072
0x0F92	0xF7FFFA7F  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1715 :: 		
0x0F96	0x2001    MOVS	R0, #1
0x0F98	0xE07B    B	L_end_IsCardProgramming
;__Lib_Mmc_SDHC.c, 1716 :: 		
L___Lib_Mmc_SDHC_IsCardProgramming173:
;__Lib_Mmc_SDHC.c, 1719 :: 		
; status start address is: 0 (R0)
; pStatus start address is: 12 (R3)
0x0F9A	0xF4002100  AND	R1, R0, #524288
; status end address is: 0 (R0)
0x0F9E	0xB129    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming174
; pStatus end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1720 :: 		
0x0FA0	0xF44F2000  MOV	R0, #524288
0x0FA4	0xF7FFFA76  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1721 :: 		
0x0FA8	0x2001    MOVS	R0, #1
0x0FAA	0xE072    B	L_end_IsCardProgramming
;__Lib_Mmc_SDHC.c, 1722 :: 		
L___Lib_Mmc_SDHC_IsCardProgramming174:
;__Lib_Mmc_SDHC.c, 1725 :: 		
; pStatus start address is: 12 (R3)
0x0FAC	0xF04F0003  MOV	R0, #3
0x0FB0	0xF7FFFA70  BL	_SDHC_ClearFlag+0
;__Lib_Mmc_SDHC.c, 1728 :: 		
0x0FB4	0x2000    MOVS	R0, #0
0x0FB6	0xF000FA65  BL	_SDHC_GetResponse+0
; response start address is: 8 (R2)
0x0FBA	0x4602    MOV	R2, R0
;__Lib_Mmc_SDHC.c, 1730 :: 		
0x0FBC	0x0A41    LSRS	R1, R0, #9
0x0FBE	0xF001010F  AND	R1, R1, #15
0x0FC2	0xB2C9    UXTB	R1, R1
0x0FC4	0x7019    STRB	R1, [R3, #0]
; pStatus end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1732 :: 		
0x0FC6	0x4938    LDR	R1, [PC, #224]
0x0FC8	0xEA020101  AND	R1, R2, R1, LSL #0
0x0FCC	0xB909    CBNZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming175
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1733 :: 		
0x0FCE	0x2000    MOVS	R0, #0
0x0FD0	0xE05F    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming175:
;__Lib_Mmc_SDHC.c, 1735 :: 		
; response start address is: 8 (R2)
0x0FD2	0xF0024100  AND	R1, R2, #-2147483648
0x0FD6	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming176
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1736 :: 		
0x0FD8	0x2001    MOVS	R0, #1
0x0FDA	0xE05A    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming176:
;__Lib_Mmc_SDHC.c, 1738 :: 		
; response start address is: 8 (R2)
0x0FDC	0xF0024180  AND	R1, R2, #1073741824
0x0FE0	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming177
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1739 :: 		
0x0FE2	0x2001    MOVS	R0, #1
0x0FE4	0xE055    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming177:
;__Lib_Mmc_SDHC.c, 1741 :: 		
; response start address is: 8 (R2)
0x0FE6	0xF0025100  AND	R1, R2, #536870912
0x0FEA	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming178
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1742 :: 		
0x0FEC	0x2001    MOVS	R0, #1
0x0FEE	0xE050    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming178:
;__Lib_Mmc_SDHC.c, 1744 :: 		
; response start address is: 8 (R2)
0x0FF0	0xF0025180  AND	R1, R2, #268435456
0x0FF4	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming179
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1745 :: 		
0x0FF6	0x2001    MOVS	R0, #1
0x0FF8	0xE04B    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming179:
;__Lib_Mmc_SDHC.c, 1747 :: 		
; response start address is: 8 (R2)
0x0FFA	0xF0026100  AND	R1, R2, #134217728
0x0FFE	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming180
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1748 :: 		
0x1000	0x2001    MOVS	R0, #1
0x1002	0xE046    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming180:
;__Lib_Mmc_SDHC.c, 1750 :: 		
; response start address is: 8 (R2)
0x1004	0xF0026180  AND	R1, R2, #67108864
0x1008	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming181
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1751 :: 		
0x100A	0x2001    MOVS	R0, #1
0x100C	0xE041    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming181:
;__Lib_Mmc_SDHC.c, 1753 :: 		
; response start address is: 8 (R2)
0x100E	0xF0027180  AND	R1, R2, #16777216
0x1012	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming182
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1754 :: 		
0x1014	0x2001    MOVS	R0, #1
0x1016	0xE03C    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming182:
;__Lib_Mmc_SDHC.c, 1756 :: 		
; response start address is: 8 (R2)
0x1018	0xF4020100  AND	R1, R2, #8388608
0x101C	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming183
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1757 :: 		
0x101E	0x2001    MOVS	R0, #1
0x1020	0xE037    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming183:
;__Lib_Mmc_SDHC.c, 1759 :: 		
; response start address is: 8 (R2)
0x1022	0xF4020180  AND	R1, R2, #4194304
0x1026	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming184
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1760 :: 		
0x1028	0x2001    MOVS	R0, #1
0x102A	0xE032    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming184:
;__Lib_Mmc_SDHC.c, 1762 :: 		
; response start address is: 8 (R2)
0x102C	0xF4021100  AND	R1, R2, #2097152
0x1030	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming185
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1763 :: 		
0x1032	0x2001    MOVS	R0, #1
0x1034	0xE02D    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming185:
;__Lib_Mmc_SDHC.c, 1765 :: 		
; response start address is: 8 (R2)
0x1036	0xF4021180  AND	R1, R2, #1048576
0x103A	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming186
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1766 :: 		
0x103C	0x2001    MOVS	R0, #1
0x103E	0xE028    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming186:
;__Lib_Mmc_SDHC.c, 1768 :: 		
; response start address is: 8 (R2)
0x1040	0xF4022100  AND	R1, R2, #524288
0x1044	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming187
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1769 :: 		
0x1046	0x2001    MOVS	R0, #1
0x1048	0xE023    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming187:
;__Lib_Mmc_SDHC.c, 1771 :: 		
; response start address is: 8 (R2)
0x104A	0xF4022180  AND	R1, R2, #262144
0x104E	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming188
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1772 :: 		
0x1050	0x2001    MOVS	R0, #1
0x1052	0xE01E    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming188:
;__Lib_Mmc_SDHC.c, 1774 :: 		
; response start address is: 8 (R2)
0x1054	0xF4023100  AND	R1, R2, #131072
0x1058	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming189
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1775 :: 		
0x105A	0x2001    MOVS	R0, #1
0x105C	0xE019    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming189:
;__Lib_Mmc_SDHC.c, 1777 :: 		
; response start address is: 8 (R2)
0x105E	0xF4023180  AND	R1, R2, #65536
0x1062	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming190
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1778 :: 		
0x1064	0x2001    MOVS	R0, #1
0x1066	0xE014    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming190:
;__Lib_Mmc_SDHC.c, 1780 :: 		
; response start address is: 8 (R2)
0x1068	0xF4024100  AND	R1, R2, #32768
0x106C	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming191
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1781 :: 		
0x106E	0x2001    MOVS	R0, #1
0x1070	0xE00F    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming191:
;__Lib_Mmc_SDHC.c, 1783 :: 		
; response start address is: 8 (R2)
0x1072	0xF4024180  AND	R1, R2, #16384
0x1076	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming192
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1784 :: 		
0x1078	0x2001    MOVS	R0, #1
0x107A	0xE00A    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming192:
;__Lib_Mmc_SDHC.c, 1786 :: 		
; response start address is: 8 (R2)
0x107C	0xF4025100  AND	R1, R2, #8192
0x1080	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming193
; response end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 1787 :: 		
0x1082	0x2001    MOVS	R0, #1
0x1084	0xE005    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming193:
;__Lib_Mmc_SDHC.c, 1789 :: 		
; response start address is: 8 (R2)
0x1086	0xF0020108  AND	R1, R2, #8
; response end address is: 8 (R2)
0x108A	0xB109    CBZ	R1, L___Lib_Mmc_SDHC_IsCardProgramming194
;__Lib_Mmc_SDHC.c, 1790 :: 		
0x108C	0x2001    MOVS	R0, #1
0x108E	0xE000    B	L_end_IsCardProgramming
L___Lib_Mmc_SDHC_IsCardProgramming194:
;__Lib_Mmc_SDHC.c, 1792 :: 		
0x1090	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 1793 :: 		
L_end_IsCardProgramming:
0x1092	0xF8DDE000  LDR	LR, [SP, #0]
0x1096	0xB003    ADD	SP, SP, #12
0x1098	0x4770    BX	LR
0x109A	0xBF00    NOP
0x109C	0x02601FFF  	__Lib_Mmc_SDHC_RCA+0
0x10A0	0x00010003  	#196609
0x10A4	0x1030400B  	SDHC_IRQSTAT+0
0x10A8	0xE008FDFF  	#-33562616
; end of __Lib_Mmc_SDHC_IsCardProgramming
__Lib_MmcFat16_getBoot:
;__Lib_MmcFat16.c, 272 :: 		
0x3A98	0xB081    SUB	SP, SP, #4
0x3A9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 274 :: 		
0x3A9E	0x2101    MOVS	R1, #1
0x3AA0	0x4831    LDR	R0, [PC, #196]
0x3AA2	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 275 :: 		
0x3AA4	0x4831    LDR	R0, [PC, #196]
0x3AA6	0x7800    LDRB	R0, [R0, #0]
0x3AA8	0x00C1    LSLS	R1, R0, #3
0x3AAA	0x4831    LDR	R0, [PC, #196]
0x3AAC	0x1840    ADDS	R0, R0, R1
0x3AAE	0x1D00    ADDS	R0, R0, #4
0x3AB0	0x6800    LDR	R0, [R0, #0]
0x3AB2	0x4930    LDR	R1, [PC, #192]
0x3AB4	0xF000F934  BL	_Mmc_Read_Sector+0
0x3AB8	0xB128    CBZ	R0, L___Lib_MmcFat16_getBoot45
;__Lib_MmcFat16.c, 277 :: 		
0x3ABA	0x2110    MOVS	R1, #16
0x3ABC	0x482E    LDR	R0, [PC, #184]
0x3ABE	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 278 :: 		
0x3AC0	0x20FF    MOVS	R0, #-1
0x3AC2	0xB240    SXTB	R0, R0
0x3AC4	0xE04C    B	L_end_getBoot
;__Lib_MmcFat16.c, 279 :: 		
L___Lib_MmcFat16_getBoot45:
;__Lib_MmcFat16.c, 281 :: 		
0x3AC6	0x482D    LDR	R0, [PC, #180]
0x3AC8	0xF7FEFDE0  BL	__Lib_MmcFat16_f16_toInt+0
0x3ACC	0x492C    LDR	R1, [PC, #176]
0x3ACE	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 282 :: 		
0x3AD0	0x482C    LDR	R0, [PC, #176]
0x3AD2	0x7801    LDRB	R1, [R0, #0]
0x3AD4	0x482C    LDR	R0, [PC, #176]
0x3AD6	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 283 :: 		
0x3AD8	0x482C    LDR	R0, [PC, #176]
0x3ADA	0xF7FEFDD7  BL	__Lib_MmcFat16_f16_toInt+0
0x3ADE	0x492C    LDR	R1, [PC, #176]
0x3AE0	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 284 :: 		
0x3AE2	0x482C    LDR	R0, [PC, #176]
0x3AE4	0x7801    LDRB	R1, [R0, #0]
0x3AE6	0x482C    LDR	R0, [PC, #176]
0x3AE8	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 285 :: 		
0x3AEA	0x482C    LDR	R0, [PC, #176]
0x3AEC	0xF7FEFDCE  BL	__Lib_MmcFat16_f16_toInt+0
0x3AF0	0x492B    LDR	R1, [PC, #172]
0x3AF2	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 286 :: 		
0x3AF4	0x482B    LDR	R0, [PC, #172]
0x3AF6	0xF7FEFDC9  BL	__Lib_MmcFat16_f16_toInt+0
0x3AFA	0x4B2B    LDR	R3, [PC, #172]
0x3AFC	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 287 :: 		
0x3AFE	0x481B    LDR	R0, [PC, #108]
0x3B00	0x7800    LDRB	R0, [R0, #0]
0x3B02	0x00C1    LSLS	R1, R0, #3
0x3B04	0x481A    LDR	R0, [PC, #104]
0x3B06	0x1840    ADDS	R0, R0, R1
0x3B08	0x1D00    ADDS	R0, R0, #4
0x3B0A	0x6801    LDR	R1, [R0, #0]
0x3B0C	0x4820    LDR	R0, [PC, #128]
0x3B0E	0x8800    LDRH	R0, [R0, #0]
0x3B10	0x180A    ADDS	R2, R1, R0
0x3B12	0x4826    LDR	R0, [PC, #152]
0x3B14	0x6002    STR	R2, [R0, #0]
;__Lib_MmcFat16.c, 288 :: 		
0x3B16	0x4618    MOV	R0, R3
0x3B18	0x8801    LDRH	R1, [R0, #0]
0x3B1A	0x481F    LDR	R0, [PC, #124]
0x3B1C	0x7800    LDRB	R0, [R0, #0]
0x3B1E	0x4348    MULS	R0, R1, R0
0x3B20	0xB280    UXTH	R0, R0
0x3B22	0x1814    ADDS	R4, R2, R0
0x3B24	0x4B22    LDR	R3, [PC, #136]
0x3B26	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 289 :: 		
0x3B28	0x481D    LDR	R0, [PC, #116]
0x3B2A	0x8800    LDRH	R0, [R0, #0]
0x3B2C	0x0141    LSLS	R1, R0, #5
0x3B2E	0xB289    UXTH	R1, R1
0x3B30	0x4A13    LDR	R2, [PC, #76]
0x3B32	0x8810    LDRH	R0, [R2, #0]
0x3B34	0xFBB1F0F0  UDIV	R0, R1, R0
0x3B38	0xB280    UXTH	R0, R0
0x3B3A	0x1821    ADDS	R1, R4, R0
0x3B3C	0x481D    LDR	R0, [PC, #116]
0x3B3E	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 291 :: 		
0x3B40	0x4610    MOV	R0, R2
0x3B42	0x8800    LDRH	R0, [R0, #0]
0x3B44	0x0841    LSRS	R1, R0, #1
0x3B46	0x481C    LDR	R0, [PC, #112]
0x3B48	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 292 :: 		
0x3B4A	0x4610    MOV	R0, R2
0x3B4C	0x8800    LDRH	R0, [R0, #0]
0x3B4E	0x0941    LSRS	R1, R0, #5
0x3B50	0x481A    LDR	R0, [PC, #104]
0x3B52	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 294 :: 		
0x3B54	0x4618    MOV	R0, R3
0x3B56	0x6801    LDR	R1, [R0, #0]
0x3B58	0x4819    LDR	R0, [PC, #100]
0x3B5A	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 296 :: 		
0x3B5C	0x2000    MOVS	R0, #0
0x3B5E	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 297 :: 		
L_end_getBoot:
0x3B60	0xF8DDE000  LDR	LR, [SP, #0]
0x3B64	0xB001    ADD	SP, SP, #4
0x3B66	0x4770    BX	LR
0x3B68	0x06B81FFF  	_f16_sector+512
0x3B6C	0x04B61FFF  	__Lib_MmcFat16_f16_activePart+0
0x3B70	0x06C01FFF  	__Lib_MmcFat16_f16_part+0
0x3B74	0x04B81FFF  	_f16_sector+0
0x3B78	0x025B1FFF  	___f16_errno+0
0x3B7C	0x04C31FFF  	_f16_sector+11
0x3B80	0x049C1FFF  	__Lib_MmcFat16_f16_boot+0
0x3B84	0x04C51FFF  	_f16_sector+13
0x3B88	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x3B8C	0x04C61FFF  	_f16_sector+14
0x3B90	0x04A01FFF  	__Lib_MmcFat16_f16_boot+4
0x3B94	0x04C81FFF  	_f16_sector+16
0x3B98	0x04A21FFF  	__Lib_MmcFat16_f16_boot+6
0x3B9C	0x04C91FFF  	_f16_sector+17
0x3BA0	0x04A41FFF  	__Lib_MmcFat16_f16_boot+8
0x3BA4	0x04CE1FFF  	_f16_sector+22
0x3BA8	0x04A61FFF  	__Lib_MmcFat16_f16_boot+10
0x3BAC	0x04A81FFF  	__Lib_MmcFat16_f16_boot+12
0x3BB0	0x04AC1FFF  	__Lib_MmcFat16_f16_boot+16
0x3BB4	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
0x3BB8	0x04B41FFF  	__Lib_MmcFat16_f16_clustPerSect+0
0x3BBC	0x075C1FFF  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x3BC0	0x07401FFF  	__Lib_MmcFat16_f16_currentDir+0
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
;__Lib_MmcFat16.c, 72 :: 		
; s start address is: 0 (R0)
0x268C	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 76 :: 		
0x268E	0x1C41    ADDS	R1, R0, #1
0x2690	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x2692	0x020A    LSLS	R2, R1, #8
0x2694	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 77 :: 		
0x2696	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x2698	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 79 :: 		
0x269A	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 80 :: 		
L_end_f16_toInt:
0x269C	0xB001    ADD	SP, SP, #4
0x269E	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
;__Lib_MmcFat16.c, 55 :: 		
; s start address is: 0 (R0)
0x36A4	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 59 :: 		
0x36A6	0x1CC1    ADDS	R1, R0, #3
0x36A8	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x36AA	0x020A    LSLS	R2, R1, #8
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 60 :: 		
0x36AC	0x1C81    ADDS	R1, R0, #2
0x36AE	0x7809    LDRB	R1, [R1, #0]
0x36B0	0x1851    ADDS	R1, R2, R1
0x36B2	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 61 :: 		
0x36B4	0x1C41    ADDS	R1, R0, #1
0x36B6	0x7809    LDRB	R1, [R1, #0]
0x36B8	0x1851    ADDS	R1, R2, R1
0x36BA	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 62 :: 		
0x36BC	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x36BE	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 64 :: 		
0x36C0	0x4608    MOV	R0, R1
;__Lib_MmcFat16.c, 65 :: 		
L_end_f16_toLong:
0x36C2	0xB001    ADD	SP, SP, #4
0x36C4	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
;__Lib_MmcFat16.c, 1872 :: 		
; attrib start address is: 4 (R1)
; name start address is: 0 (R0)
0x55D0	0xB084    SUB	SP, SP, #16
0x55D2	0xF8CDE000  STR	LR, [SP, #0]
0x55D6	0xB2CC    UXTB	R4, R1
0x55D8	0x4601    MOV	R1, R0
; attrib end address is: 4 (R1)
; name end address is: 0 (R0)
; name start address is: 4 (R1)
; attrib start address is: 16 (R4)
;__Lib_MmcFat16.c, 1877 :: 		
0x55DA	0x4A1D    LDR	R2, [PC, #116]
0x55DC	0xF9922000  LDRSB	R2, [R2, #0]
0x55E0	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_MmcFat16.c, 1878 :: 		
0x55E4	0x4A1B    LDR	R2, [PC, #108]
0x55E6	0x7812    LDRB	R2, [R2, #0]
0x55E8	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_MmcFat16.c, 1881 :: 		
0x55EC	0xF88D4004  STRB	R4, [SP, #4]
0x55F0	0x9102    STR	R1, [SP, #8]
0x55F2	0xB2E2    UXTB	R2, R4
0x55F4	0x4608    MOV	R0, R1
0x55F6	0x2107    MOVS	R1, #7
0x55F8	0xF7FEFD3A  BL	_Mmc_Fat_Open+0
0x55FC	0x9902    LDR	R1, [SP, #8]
0x55FE	0xF89D4004  LDRB	R4, [SP, #4]
; err start address is: 12 (R3)
0x5602	0xB243    SXTB	R3, R0
;__Lib_MmcFat16.c, 1882 :: 		
0x5604	0x2800    CMP	R0, #0
0x5606	0xDA1D    BGE	L_Mmc_Fat_Assign295
;__Lib_MmcFat16.c, 1884 :: 		
0x5608	0xF06F0201  MVN	R2, #1
0x560C	0x4293    CMP	R3, R2
0x560E	0xD117    BNE	L_Mmc_Fat_Assign296
; err end address is: 12 (R3)
;__Lib_MmcFat16.c, 1885 :: 		
0x5610	0xF89D300D  LDRB	R3, [SP, #13]
0x5614	0x4A0F    LDR	R2, [PC, #60]
0x5616	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 1887 :: 		
0x5618	0xF99D200C  LDRSB	R2, [SP, #12]
0x561C	0x0153    LSLS	R3, R2, #5
0x561E	0x4A0E    LDR	R2, [PC, #56]
0x5620	0x18D2    ADDS	R2, R2, R3
0x5622	0xF202031C  ADDW	R3, R2, #28
0x5626	0x2200    MOVS	R2, #0
0x5628	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1888 :: 		
0x562A	0xB2E2    UXTB	R2, R4
; attrib end address is: 16 (R4)
0x562C	0x4608    MOV	R0, R1
0x562E	0x2107    MOVS	R1, #7
; name end address is: 4 (R1)
0x5630	0xF7FEFD1E  BL	_Mmc_Fat_Open+0
;__Lib_MmcFat16.c, 1889 :: 		
0x5634	0x2800    CMP	R0, #0
0x5636	0xDA01    BGE	L_Mmc_Fat_Assign297
;__Lib_MmcFat16.c, 1890 :: 		
0x5638	0x2000    MOVS	R0, #0
0x563A	0xE004    B	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign297:
;__Lib_MmcFat16.c, 1892 :: 		
0x563C	0x2002    MOVS	R0, #2
0x563E	0xE002    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1893 :: 		
L_Mmc_Fat_Assign296:
;__Lib_MmcFat16.c, 1895 :: 		
0x5640	0x2000    MOVS	R0, #0
0x5642	0xE000    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1896 :: 		
L_Mmc_Fat_Assign295:
;__Lib_MmcFat16.c, 1898 :: 		
0x5644	0x2001    MOVS	R0, #1
;__Lib_MmcFat16.c, 1899 :: 		
L_end_Mmc_Fat_Assign:
0x5646	0xF8DDE000  LDR	LR, [SP, #0]
0x564A	0xB004    ADD	SP, SP, #16
0x564C	0x4770    BX	LR
0x564E	0xBF00    NOP
0x5650	0x04B71FFF  	__Lib_MmcFat16_f16_currentHandle+0
0x5654	0x025B1FFF  	___f16_errno+0
0x5658	0x07001FFF  	_f16_fileDesc+0
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
;__Lib_MmcFat16.c, 1195 :: 		
; name start address is: 0 (R0)
0x4070	0xB09B    SUB	SP, SP, #108
0x4072	0xF8CDE000  STR	LR, [SP, #0]
0x4076	0x4607    MOV	R7, R0
0x4078	0xF88D1064  STRB	R1, [SP, #100]
0x407C	0xF88D2068  STRB	R2, [SP, #104]
; name end address is: 0 (R0)
; name start address is: 28 (R7)
;__Lib_MmcFat16.c, 1202 :: 		
0x4080	0x4638    MOV	R0, R7
0x4082	0xF7FFFABD  BL	__Lib_MmcFat16_checkFileName+0
0x4086	0xB128    CBZ	R0, L_Mmc_Fat_Open171
; name end address is: 28 (R7)
;__Lib_MmcFat16.c, 1204 :: 		
0x4088	0x2412    MOVS	R4, #18
0x408A	0x4B87    LDR	R3, [PC, #540]
0x408C	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1205 :: 		
0x408E	0x20FF    MOVS	R0, #-1
0x4090	0xB240    SXTB	R0, R0
0x4092	0xE104    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1206 :: 		
L_Mmc_Fat_Open171:
;__Lib_MmcFat16.c, 1208 :: 		
; name start address is: 28 (R7)
0x4094	0x4639    MOV	R1, R7
; name end address is: 28 (R7)
0x4096	0x4885    LDR	R0, [PC, #532]
0x4098	0xF7FFFA9A  BL	__Lib_MmcFat16_nameToUpper+0
;__Lib_MmcFat16.c, 1211 :: 		
0x409C	0x4B84    LDR	R3, [PC, #528]
0x409E	0x881B    LDRH	R3, [R3, #0]
0x40A0	0xB1BB    CBZ	R3, L_Mmc_Fat_Open172
;__Lib_MmcFat16.c, 1213 :: 		
0x40A2	0x4B84    LDR	R3, [PC, #528]
0x40A4	0xF9933000  LDRSB	R3, [R3, #0]
0x40A8	0x015C    LSLS	R4, R3, #5
0x40AA	0x4B83    LDR	R3, [PC, #524]
0x40AC	0x191B    ADDS	R3, R3, R4
0x40AE	0xF04F0620  MOV	R6, #32
0x40B2	0x461D    MOV	R5, R3
0x40B4	0x4C81    LDR	R4, [PC, #516]
L_Mmc_Fat_Open173:
0x40B6	0x7823    LDRB	R3, [R4, #0]
0x40B8	0x702B    STRB	R3, [R5, #0]
0x40BA	0x1E76    SUBS	R6, R6, #1
0x40BC	0x1C64    ADDS	R4, R4, #1
0x40BE	0x1C6D    ADDS	R5, R5, #1
0x40C0	0x2E00    CMP	R6, #0
0x40C2	0xD1F8    BNE	L_Mmc_Fat_Open173
;__Lib_MmcFat16.c, 1214 :: 		
0x40C4	0x2400    MOVS	R4, #0
0x40C6	0x4B7A    LDR	R3, [PC, #488]
0x40C8	0x801C    STRH	R4, [R3, #0]
;__Lib_MmcFat16.c, 1215 :: 		
0x40CA	0x24FF    MOVS	R4, #-1
0x40CC	0xB264    SXTB	R4, R4
0x40CE	0x4B79    LDR	R3, [PC, #484]
0x40D0	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1216 :: 		
L_Mmc_Fat_Open172:
;__Lib_MmcFat16.c, 1219 :: 		
0x40D2	0xAB14    ADD	R3, SP, #80
0x40D4	0x220D    MOVS	R2, #13
0x40D6	0xB212    SXTH	R2, R2
0x40D8	0x4974    LDR	R1, [PC, #464]
0x40DA	0x4618    MOV	R0, R3
0x40DC	0xF7FFFAF4  BL	_memcpy+0
;__Lib_MmcFat16.c, 1222 :: 		
0x40E0	0xAB09    ADD	R3, SP, #36
0x40E2	0x4619    MOV	R1, R3
0x40E4	0x4871    LDR	R0, [PC, #452]
0x40E6	0xF7FFFC43  BL	__Lib_MmcFat16_stat+0
0x40EA	0x2800    CMP	R0, #0
0x40EC	0xDA4C    BGE	L_Mmc_Fat_Open174
;__Lib_MmcFat16.c, 1224 :: 		
0x40EE	0xF89D4068  LDRB	R4, [SP, #104]
0x40F2	0xF3C413C0  UBFX	R3, R4, #7, #1
0x40F6	0x2B00    CMP	R3, #0
0x40F8	0xD040    BEQ	L_Mmc_Fat_Open175
;__Lib_MmcFat16.c, 1228 :: 		
0x40FA	0xF2400300  MOVW	R3, #0
0x40FE	0xF8AD305E  STRH	R3, [SP, #94]
;__Lib_MmcFat16.c, 1229 :: 		
0x4102	0xF04F0300  MOV	R3, #0
0x4106	0x9318    STR	R3, [SP, #96]
;__Lib_MmcFat16.c, 1232 :: 		
0x4108	0xF89D3068  LDRB	R3, [SP, #104]
0x410C	0xF0030358  AND	R3, R3, #88
0x4110	0xB2DB    UXTB	R3, R3
0x4112	0xB12B    CBZ	R3, L_Mmc_Fat_Open176
;__Lib_MmcFat16.c, 1234 :: 		
0x4114	0x2408    MOVS	R4, #8
0x4116	0x4B64    LDR	R3, [PC, #400]
0x4118	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1235 :: 		
0x411A	0x20FF    MOVS	R0, #-1
0x411C	0xB240    SXTB	R0, R0
0x411E	0xE0BE    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1236 :: 		
L_Mmc_Fat_Open176:
;__Lib_MmcFat16.c, 1238 :: 		
0x4120	0xAB01    ADD	R3, SP, #4
0x4122	0x2220    MOVS	R2, #32
0x4124	0xB212    SXTH	R2, R2
0x4126	0x2100    MOVS	R1, #0
0x4128	0x4618    MOV	R0, R3
0x412A	0xF7FFFE05  BL	_memset+0
;__Lib_MmcFat16.c, 1239 :: 		
0x412E	0xF89D3068  LDRB	R3, [SP, #104]
0x4132	0xF003037F  AND	R3, R3, #127
0x4136	0xF88D300F  STRB	R3, [SP, #15]
;__Lib_MmcFat16.c, 1240 :: 		
0x413A	0xAB01    ADD	R3, SP, #4
0x413C	0x220B    MOVS	R2, #11
0x413E	0xB212    SXTH	R2, R2
0x4140	0x495A    LDR	R1, [PC, #360]
0x4142	0x4618    MOV	R0, R3
0x4144	0xF7FFFAC0  BL	_memcpy+0
;__Lib_MmcFat16.c, 1241 :: 		
0x4148	0xF10D055E  ADD	R5, SP, #94
0x414C	0xAC18    ADD	R4, SP, #96
0x414E	0xAB01    ADD	R3, SP, #4
0x4150	0x462A    MOV	R2, R5
0x4152	0x4621    MOV	R1, R4
0x4154	0x4618    MOV	R0, R3
0x4156	0xF7FFFB05  BL	__Lib_MmcFat16_mkNod+0
0x415A	0x2800    CMP	R0, #0
0x415C	0xDA02    BGE	L_Mmc_Fat_Open177
;__Lib_MmcFat16.c, 1242 :: 		
0x415E	0x20FF    MOVS	R0, #-1
0x4160	0xB240    SXTB	R0, R0
0x4162	0xE09C    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open177:
;__Lib_MmcFat16.c, 1243 :: 		
0x4164	0xAC09    ADD	R4, SP, #36
0x4166	0xAB14    ADD	R3, SP, #80
0x4168	0x4621    MOV	R1, R4
0x416A	0x4618    MOV	R0, R3
0x416C	0xF7FFFC00  BL	__Lib_MmcFat16_stat+0
0x4170	0x2800    CMP	R0, #0
0x4172	0xDA02    BGE	L_Mmc_Fat_Open178
;__Lib_MmcFat16.c, 1244 :: 		
0x4174	0x20FF    MOVS	R0, #-1
0x4176	0xB240    SXTB	R0, R0
0x4178	0xE091    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open178:
;__Lib_MmcFat16.c, 1245 :: 		
0x417A	0xE005    B	L_Mmc_Fat_Open179
L_Mmc_Fat_Open175:
;__Lib_MmcFat16.c, 1248 :: 		
0x417C	0x240D    MOVS	R4, #13
0x417E	0x4B4A    LDR	R3, [PC, #296]
0x4180	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1249 :: 		
0x4182	0x20FF    MOVS	R0, #-1
0x4184	0xB240    SXTB	R0, R0
0x4186	0xE08A    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1250 :: 		
L_Mmc_Fat_Open179:
;__Lib_MmcFat16.c, 1251 :: 		
L_Mmc_Fat_Open174:
;__Lib_MmcFat16.c, 1254 :: 		
0x4188	0xF89D3031  LDRB	R3, [SP, #49]
0x418C	0xF0030358  AND	R3, R3, #88
0x4190	0xB2DB    UXTB	R3, R3
0x4192	0xB12B    CBZ	R3, L_Mmc_Fat_Open180
;__Lib_MmcFat16.c, 1256 :: 		
0x4194	0x2408    MOVS	R4, #8
0x4196	0x4B44    LDR	R3, [PC, #272]
0x4198	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1257 :: 		
0x419A	0x20FF    MOVS	R0, #-1
0x419C	0xB240    SXTB	R0, R0
0x419E	0xE07E    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1258 :: 		
L_Mmc_Fat_Open180:
;__Lib_MmcFat16.c, 1262 :: 		
; i start address is: 0 (R0)
0x41A0	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Fat_Open181:
; i start address is: 0 (R0)
0x41A2	0x2802    CMP	R0, _MAX_FILES
0x41A4	0xD225    BCS	L_Mmc_Fat_Open182
;__Lib_MmcFat16.c, 1264 :: 		
0x41A6	0x0144    LSLS	R4, R0, #5
0x41A8	0x4B43    LDR	R3, [PC, #268]
0x41AA	0x191B    ADDS	R3, R3, R4
; f start address is: 4 (R1)
0x41AC	0x4619    MOV	R1, R3
;__Lib_MmcFat16.c, 1266 :: 		
0x41AE	0x331C    ADDS	R3, #28
0x41B0	0x881B    LDRH	R3, [R3, #0]
0x41B2	0xB1D3    CBZ	R3, L__Mmc_Fat_Open446
0x41B4	0x1D8B    ADDS	R3, R1, #6
0x41B6	0x881C    LDRH	R4, [R3, #0]
0x41B8	0xF8BD3044  LDRH	R3, [SP, #68]
0x41BC	0x42A3    CMP	R3, R4
0x41BE	0xD114    BNE	L__Mmc_Fat_Open445
L__Mmc_Fat_Open444:
;__Lib_MmcFat16.c, 1268 :: 		
0x41C0	0xF201041C  ADDW	R4, R1, #28
0x41C4	0xF89D3064  LDRB	R3, [SP, #100]
0x41C8	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1271 :: 		
0x41CA	0xF04F0620  MOV	R6, #32
0x41CE	0x4D3B    LDR	R5, [PC, #236]
0x41D0	0x460C    MOV	R4, R1
; f end address is: 4 (R1)
0x41D2	0xE7FF    B	L_Mmc_Fat_Open187
L__Mmc_Fat_Open447:
L_Mmc_Fat_Open187:
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x41D4	0x7823    LDRB	R3, [R4, #0]
0x41D6	0x702B    STRB	R3, [R5, #0]
0x41D8	0x1E76    SUBS	R6, R6, #1
0x41DA	0x1C64    ADDS	R4, R4, #1
0x41DC	0x1C6D    ADDS	R5, R5, #1
0x41DE	0x2E00    CMP	R6, #0
0x41E0	0xD1F8    BNE	L__Mmc_Fat_Open447
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1272 :: 		
; i start address is: 0 (R0)
0x41E2	0x4B34    LDR	R3, [PC, #208]
0x41E4	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1274 :: 		
0x41E6	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x41E8	0xE059    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1266 :: 		
L__Mmc_Fat_Open446:
; i start address is: 0 (R0)
L__Mmc_Fat_Open445:
;__Lib_MmcFat16.c, 1262 :: 		
0x41EA	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x41EC	0xB299    UXTH	R1, R3
;__Lib_MmcFat16.c, 1276 :: 		
0x41EE	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x41F0	0xE7D7    B	L_Mmc_Fat_Open181
L_Mmc_Fat_Open182:
;__Lib_MmcFat16.c, 1279 :: 		
; i start address is: 28 (R7)
0x41F2	0x2700    MOVS	R7, #0
; i end address is: 28 (R7)
L_Mmc_Fat_Open188:
; i start address is: 28 (R7)
0x41F4	0x2F02    CMP	R7, _MAX_FILES
0x41F6	0xD24D    BCS	L_Mmc_Fat_Open189
;__Lib_MmcFat16.c, 1281 :: 		
0x41F8	0x017C    LSLS	R4, R7, #5
0x41FA	0x4B2F    LDR	R3, [PC, #188]
0x41FC	0x191B    ADDS	R3, R3, R4
0x41FE	0x331C    ADDS	R3, #28
0x4200	0x881B    LDRH	R3, [R3, #0]
0x4202	0x2B00    CMP	R3, #0
0x4204	0xD142    BNE	L_Mmc_Fat_Open191
;__Lib_MmcFat16.c, 1283 :: 		
0x4206	0x017C    LSLS	R4, R7, #5
0x4208	0x4B2B    LDR	R3, [PC, #172]
0x420A	0x191B    ADDS	R3, R3, R4
; f start address is: 32 (R8)
0x420C	0x4698    MOV	R8, R3
;__Lib_MmcFat16.c, 1285 :: 		
0x420E	0x2220    MOVS	R2, #32
0x4210	0xB212    SXTH	R2, R2
0x4212	0x2100    MOVS	R1, #0
0x4214	0x4618    MOV	R0, R3
0x4216	0xF7FFFD8F  BL	_memset+0
;__Lib_MmcFat16.c, 1287 :: 		
0x421A	0xF1080506  ADD	R5, R8, #6
0x421E	0xF108040C  ADD	R4, R8, #12
0x4222	0xF8BD3044  LDRH	R3, [SP, #68]
0x4226	0x8023    STRH	R3, [R4, #0]
0x4228	0x8823    LDRH	R3, [R4, #0]
0x422A	0x802B    STRH	R3, [R5, #0]
;__Lib_MmcFat16.c, 1288 :: 		
0x422C	0xF108041C  ADD	R4, R8, #28
0x4230	0xF89D3064  LDRB	R3, [SP, #100]
0x4234	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1290 :: 		
0x4236	0x9B12    LDR	R3, [SP, #72]
0x4238	0xF8C83000  STR	R3, [R8, #0]
;__Lib_MmcFat16.c, 1291 :: 		
0x423C	0xF1080404  ADD	R4, R8, #4
0x4240	0xF8BD304C  LDRH	R3, [SP, #76]
0x4244	0x015B    LSLS	R3, R3, #5
0x4246	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1293 :: 		
0x4248	0xF1080418  ADD	R4, R8, #24
0x424C	0x9B10    LDR	R3, [SP, #64]
0x424E	0x6023    STR	R3, [R4, #0]
;__Lib_MmcFat16.c, 1295 :: 		
0x4250	0xF1080510  ADD	R5, R8, #16
0x4254	0xF108030C  ADD	R3, R8, #12
0x4258	0x881B    LDRH	R3, [R3, #0]
0x425A	0x1E9C    SUBS	R4, R3, #2
0x425C	0x4B18    LDR	R3, [PC, #96]
0x425E	0x881B    LDRH	R3, [R3, #0]
0x4260	0x435C    MULS	R4, R3, R4
0x4262	0x4B18    LDR	R3, [PC, #96]
0x4264	0x681B    LDR	R3, [R3, #0]
0x4266	0x191B    ADDS	R3, R3, R4
0x4268	0x602B    STR	R3, [R5, #0]
;__Lib_MmcFat16.c, 1297 :: 		
0x426A	0xF04F0620  MOV	R6, #32
0x426E	0x4D13    LDR	R5, [PC, #76]
0x4270	0x4644    MOV	R4, R8
; i end address is: 28 (R7)
; f end address is: 32 (R8)
0x4272	0xB2B8    UXTH	R0, R7
0x4274	0xE7FF    B	L_Mmc_Fat_Open192
L__Mmc_Fat_Open448:
L_Mmc_Fat_Open192:
; i start address is: 0 (R0)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x4276	0x7823    LDRB	R3, [R4, #0]
0x4278	0x702B    STRB	R3, [R5, #0]
0x427A	0x1E76    SUBS	R6, R6, #1
0x427C	0x1C64    ADDS	R4, R4, #1
0x427E	0x1C6D    ADDS	R5, R5, #1
0x4280	0x2E00    CMP	R6, #0
0x4282	0xD1F8    BNE	L__Mmc_Fat_Open448
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1298 :: 		
; i start address is: 0 (R0)
0x4284	0x4B0B    LDR	R3, [PC, #44]
0x4286	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1300 :: 		
0x4288	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x428A	0xE008    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1301 :: 		
L_Mmc_Fat_Open191:
;__Lib_MmcFat16.c, 1279 :: 		
; i start address is: 28 (R7)
0x428C	0x1C7B    ADDS	R3, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0x428E	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 1302 :: 		
0x4290	0xB287    UXTH	R7, R0
; i end address is: 0 (R0)
0x4292	0xE7AF    B	L_Mmc_Fat_Open188
L_Mmc_Fat_Open189:
;__Lib_MmcFat16.c, 1307 :: 		
0x4294	0x2409    MOVS	R4, #9
0x4296	0x4B04    LDR	R3, [PC, #16]
0x4298	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1308 :: 		
0x429A	0x20FE    MOVS	R0, #-2
0x429C	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 1309 :: 		
L_end_Mmc_Fat_Open:
0x429E	0xF8DDE000  LDR	LR, [SP, #0]
0x42A2	0xB01B    ADD	SP, SP, #108
0x42A4	0x4770    BX	LR
0x42A6	0xBF00    NOP
0x42A8	0x025B1FFF  	___f16_errno+0
0x42AC	0x074C1FFF  	__Lib_MmcFat16_tmpBuf+0
0x42B0	0x06FC1FFF  	__Lib_MmcFat16_f16_cFD+28
0x42B4	0x04B71FFF  	__Lib_MmcFat16_f16_currentHandle+0
0x42B8	0x07001FFF  	_f16_fileDesc+0
0x42BC	0x06E01FFF  	__Lib_MmcFat16_f16_cFD+0
0x42C0	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x42C4	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
;__Lib_MmcFat16.c, 134 :: 		
; fname start address is: 0 (R0)
0x3600	0xB081    SUB	SP, SP, #4
0x3602	0xF8CDE000  STR	LR, [SP, #0]
0x3606	0x4604    MOV	R4, R0
; fname end address is: 0 (R0)
; fname start address is: 16 (R4)
;__Lib_MmcFat16.c, 140 :: 		
0x3608	0x4620    MOV	R0, R4
0x360A	0xF7FEFFB7  BL	_strlen+0
; slen start address is: 8 (R2)
0x360E	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 141 :: 		
0x3610	0xB2C1    UXTB	R1, R0
0x3612	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName15
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 142 :: 		
0x3614	0x20FF    MOVS	R0, #-1
0x3616	0xB240    SXTB	R0, R0
0x3618	0xE040    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
;__Lib_MmcFat16.c, 143 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x361A	0x2A0C    CMP	R2, #12
0x361C	0xD902    BLS	L___Lib_MmcFat16_checkFileName16
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 144 :: 		
0x361E	0x20FE    MOVS	R0, #-2
0x3620	0xB240    SXTB	R0, R0
0x3622	0xE03B    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
;__Lib_MmcFat16.c, 145 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x3624	0x7821    LDRB	R1, [R4, #0]
0x3626	0x292E    CMP	R1, #46
0x3628	0xD102    BNE	L___Lib_MmcFat16_checkFileName17
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 146 :: 		
0x362A	0x20FD    MOVS	R0, #-3
0x362C	0xB240    SXTB	R0, R0
0x362E	0xE035    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
;__Lib_MmcFat16.c, 149 :: 		
; slen start address is: 8 (R2)
; dot start address is: 24 (R6)
; fname start address is: 16 (R4)
0x3630	0x2600    MOVS	R6, #0
0x3632	0xB276    SXTB	R6, R6
;__Lib_MmcFat16.c, 150 :: 		
; pch start address is: 20 (R5)
0x3634	0x4625    MOV	R5, R4
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
0x3636	0xB2D3    UXTB	R3, R2
; fname end address is: 16 (R4)
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; i end address is: 12 (R3)
; slen end address is: 8 (R2)
0x3638	0xB2D0    UXTB	R0, R2
0x363A	0x4622    MOV	R2, R4
L___Lib_MmcFat16_checkFileName18:
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; pch start address is: 20 (R5)
; dot start address is: 24 (R6)
; slen start address is: 0 (R0)
; fname start address is: 8 (R2)
; fname end address is: 8 (R2)
0x363C	0x2B00    CMP	R3, #0
0x363E	0xD912    BLS	L___Lib_MmcFat16_checkFileName416
; fname end address is: 8 (R2)
;__Lib_MmcFat16.c, 156 :: 		
; fname start address is: 8 (R2)
0x3640	0x18D1    ADDS	R1, R2, R3
0x3642	0x7809    LDRB	R1, [R1, #0]
0x3644	0x292E    CMP	R1, #46
0x3646	0xD10B    BNE	L___Lib_MmcFat16_checkFileName21
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
;__Lib_MmcFat16.c, 158 :: 		
; dot start address is: 16 (R4)
0x3648	0x2401    MOVS	R4, #1
0x364A	0xB264    SXTB	R4, R4
;__Lib_MmcFat16.c, 159 :: 		
0x364C	0x2B08    CMP	R3, #8
0x364E	0xD902    BLS	L___Lib_MmcFat16_checkFileName22
; slen end address is: 0 (R0)
; fname end address is: 8 (R2)
; dot end address is: 16 (R4)
; i end address is: 12 (R3)
;__Lib_MmcFat16.c, 160 :: 		
0x3650	0x20FC    MOVS	R0, #-4
0x3652	0xB240    SXTB	R0, R0
0x3654	0xE022    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
;__Lib_MmcFat16.c, 161 :: 		
; i start address is: 12 (R3)
; dot start address is: 16 (R4)
; fname start address is: 8 (R2)
; slen start address is: 0 (R0)
0x3656	0x1C59    ADDS	R1, R3, #1
0x3658	0xB209    SXTH	R1, R1
; i end address is: 12 (R3)
0x365A	0x1852    ADDS	R2, R2, R1
; fname end address is: 8 (R2)
; pch start address is: 8 (R2)
;__Lib_MmcFat16.c, 162 :: 		
0x365C	0xB263    SXTB	R3, R4
; dot end address is: 16 (R4)
; pch end address is: 8 (R2)
0x365E	0xE004    B	L___Lib_MmcFat16_checkFileName19
;__Lib_MmcFat16.c, 163 :: 		
L___Lib_MmcFat16_checkFileName21:
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; dot start address is: 24 (R6)
; pch start address is: 20 (R5)
0x3660	0x1E5B    SUBS	R3, R3, #1
0x3662	0xB2DB    UXTB	R3, R3
;__Lib_MmcFat16.c, 164 :: 		
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; fname end address is: 8 (R2)
; i end address is: 12 (R3)
0x3664	0xE7EA    B	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName416:
;__Lib_MmcFat16.c, 154 :: 		
0x3666	0x462A    MOV	R2, R5
0x3668	0xB273    SXTB	R3, R6
;__Lib_MmcFat16.c, 164 :: 		
L___Lib_MmcFat16_checkFileName19:
;__Lib_MmcFat16.c, 166 :: 		
; pch start address is: 8 (R2)
; dot start address is: 12 (R3)
0x366A	0x2B01    CMP	R3, #1
0x366C	0xD004    BEQ	L___Lib_MmcFat16_checkFileName415
0x366E	0x2808    CMP	R0, #8
0x3670	0xD902    BLS	L___Lib_MmcFat16_checkFileName414
; slen end address is: 0 (R0)
; pch end address is: 8 (R2)
; dot end address is: 12 (R3)
L___Lib_MmcFat16_checkFileName413:
;__Lib_MmcFat16.c, 167 :: 		
0x3672	0x20FB    MOVS	R0, #-5
0x3674	0xB240    SXTB	R0, R0
0x3676	0xE011    B	L_end_checkFileName
;__Lib_MmcFat16.c, 166 :: 		
L___Lib_MmcFat16_checkFileName415:
; dot start address is: 12 (R3)
; pch start address is: 8 (R2)
L___Lib_MmcFat16_checkFileName414:
;__Lib_MmcFat16.c, 170 :: 		
0x3678	0x2B01    CMP	R3, #1
0x367A	0xD10D    BNE	L___Lib_MmcFat16_checkFileName26
; dot end address is: 12 (R3)
;__Lib_MmcFat16.c, 172 :: 		
0x367C	0x4610    MOV	R0, R2
; pch end address is: 8 (R2)
0x367E	0xF7FEFF7D  BL	_strlen+0
; slen start address is: 8 (R2)
0x3682	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 173 :: 		
0x3684	0xB2C1    UXTB	R1, R0
0x3686	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName27
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 174 :: 		
0x3688	0x20F5    MOVS	R0, #-11
0x368A	0xB240    SXTB	R0, R0
0x368C	0xE006    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
;__Lib_MmcFat16.c, 175 :: 		
; slen start address is: 8 (R2)
0x368E	0x2A03    CMP	R2, #3
0x3690	0xD902    BLS	L___Lib_MmcFat16_checkFileName28
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 176 :: 		
0x3692	0x20F4    MOVS	R0, #-12
0x3694	0xB240    SXTB	R0, R0
0x3696	0xE001    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
;__Lib_MmcFat16.c, 177 :: 		
L___Lib_MmcFat16_checkFileName26:
;__Lib_MmcFat16.c, 179 :: 		
0x3698	0x2000    MOVS	R0, #0
0x369A	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 180 :: 		
L_end_checkFileName:
0x369C	0xF8DDE000  LDR	LR, [SP, #0]
0x36A0	0xB001    ADD	SP, SP, #4
0x36A2	0x4770    BX	LR
; end of __Lib_MmcFat16_checkFileName
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x257C	0xB081    SUB	SP, SP, #4
0x257E	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x2580	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x2582	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x2584	0x4602    MOV	R2, R0
0x2586	0x1C40    ADDS	R0, R0, #1
0x2588	0x7811    LDRB	R1, [R2, #0]
0x258A	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x258C	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x258E	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x2590	0x1E49    SUBS	R1, R1, #1
0x2592	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x2594	0xB001    ADD	SP, SP, #4
0x2596	0x4770    BX	LR
; end of _strlen
__Lib_MmcFat16_nameToUpper:
;__Lib_MmcFat16.c, 183 :: 		
; old start address is: 4 (R1)
; new start address is: 0 (R0)
0x35D0	0xB082    SUB	SP, SP, #8
0x35D2	0xF8CDE000  STR	LR, [SP, #0]
; old end address is: 4 (R1)
; new end address is: 0 (R0)
; new start address is: 0 (R0)
; old start address is: 4 (R1)
;__Lib_MmcFat16.c, 186 :: 		
; i start address is: 20 (R5)
0x35D6	0x2500    MOVS	R5, #0
; new end address is: 0 (R0)
; old end address is: 4 (R1)
; i end address is: 20 (R5)
0x35D8	0x4604    MOV	R4, R0
0x35DA	0x460B    MOV	R3, R1
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 20 (R5)
; new start address is: 16 (R4)
; old start address is: 12 (R3)
; old start address is: 12 (R3)
; old end address is: 12 (R3)
; new start address is: 16 (R4)
; new end address is: 16 (R4)
0x35DC	0x2D0D    CMP	R5, #13
0x35DE	0xD20B    BCS	L___Lib_MmcFat16_nameToUpper30
; old end address is: 12 (R3)
; new end address is: 16 (R4)
;__Lib_MmcFat16.c, 187 :: 		
; new start address is: 16 (R4)
; old start address is: 12 (R3)
0x35E0	0x1962    ADDS	R2, R4, R5
0x35E2	0x9201    STR	R2, [SP, #4]
0x35E4	0x195A    ADDS	R2, R3, R5
0x35E6	0x7812    LDRB	R2, [R2, #0]
0x35E8	0xB2D0    UXTB	R0, R2
0x35EA	0xF7FFFD3D  BL	_toupper+0
0x35EE	0x9A01    LDR	R2, [SP, #4]
0x35F0	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 186 :: 		
0x35F2	0x1C6D    ADDS	R5, R5, #1
0x35F4	0xB2ED    UXTB	R5, R5
;__Lib_MmcFat16.c, 187 :: 		
; old end address is: 12 (R3)
; new end address is: 16 (R4)
; i end address is: 20 (R5)
0x35F6	0xE7F1    B	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
;__Lib_MmcFat16.c, 188 :: 		
L_end_nameToUpper:
0x35F8	0xF8DDE000  LDR	LR, [SP, #0]
0x35FC	0xB002    ADD	SP, SP, #8
0x35FE	0x4770    BX	LR
; end of __Lib_MmcFat16_nameToUpper
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x3068	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x306A	0x287A    CMP	R0, #122
0x306C	0xD808    BHI	L__toupper47
0x306E	0x2861    CMP	R0, #97
0x3070	0xD307    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x3072	0xF64F71DF  MOVW	R1, #65503
0x3076	0xB209    SXTH	R1, R1
0x3078	0xEA000101  AND	R1, R0, R1, LSL #0
0x307C	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x307E	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x3080	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x3082	0xB001    ADD	SP, SP, #4
0x3084	0x4770    BX	LR
; end of _toupper
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x36C8	0xB081    SUB	SP, SP, #4
0x36CA	0x460B    MOV	R3, R1
0x36CC	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x36CE	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x36D0	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x36D2	0xB214    SXTH	R4, R2
0x36D4	0x1E53    SUBS	R3, R2, #1
0x36D6	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x36D8	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x36DA	0x7803    LDRB	R3, [R0, #0]
0x36DC	0x702B    STRB	R3, [R5, #0]
0x36DE	0x1C6D    ADDS	R5, R5, #1
0x36E0	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x36E2	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x36E4	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x36E6	0xB001    ADD	SP, SP, #4
0x36E8	0x4770    BX	LR
; end of _memcpy
__Lib_MmcFat16_stat:
;__Lib_MmcFat16.c, 569 :: 		
0x3970	0xB086    SUB	SP, SP, #24
0x3972	0xF8CDE000  STR	LR, [SP, #0]
0x3976	0x9003    STR	R0, [SP, #12]
0x3978	0x9104    STR	R1, [SP, #16]
;__Lib_MmcFat16.c, 572 :: 		
;__Lib_MmcFat16.c, 576 :: 		
0x397A	0x9A03    LDR	R2, [SP, #12]
0x397C	0xB912    CBNZ	R2, L___Lib_MmcFat16_stat83
;__Lib_MmcFat16.c, 577 :: 		
0x397E	0x20FF    MOVS	R0, #-1
0x3980	0xB240    SXTB	R0, R0
0x3982	0xE072    B	L_end_stat
L___Lib_MmcFat16_stat83:
;__Lib_MmcFat16.c, 580 :: 		
0x3984	0x9803    LDR	R0, [SP, #12]
0x3986	0xF7FFFA5B  BL	__Lib_MmcFat16_f16_normalize+0
;__Lib_MmcFat16.c, 583 :: 		
0x398A	0x4A3A    LDR	R2, [PC, #232]
0x398C	0x6813    LDR	R3, [R2, #0]
0x398E	0x4A3A    LDR	R2, [PC, #232]
0x3990	0x6812    LDR	R2, [R2, #0]
0x3992	0x429A    CMP	R2, R3
0x3994	0xD104    BNE	L___Lib_MmcFat16_stat84
;__Lib_MmcFat16.c, 584 :: 		
0x3996	0x4A39    LDR	R2, [PC, #228]
0x3998	0x8812    LDRH	R2, [R2, #0]
0x399A	0xF8AD2006  STRH	R2, [SP, #6]
0x399E	0xE006    B	L___Lib_MmcFat16_stat85
L___Lib_MmcFat16_stat84:
;__Lib_MmcFat16.c, 586 :: 		
0x39A0	0x4A37    LDR	R2, [PC, #220]
0x39A2	0x8813    LDRH	R3, [R2, #0]
0x39A4	0x4A37    LDR	R2, [PC, #220]
0x39A6	0x8812    LDRH	R2, [R2, #0]
0x39A8	0x435A    MULS	R2, R3, R2
0x39AA	0xF8AD2006  STRH	R2, [SP, #6]
L___Lib_MmcFat16_stat85:
;__Lib_MmcFat16.c, 589 :: 		
0x39AE	0x4A32    LDR	R2, [PC, #200]
0x39B0	0x6812    LDR	R2, [R2, #0]
0x39B2	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 590 :: 		
0x39B4	0x4A34    LDR	R2, [PC, #208]
0x39B6	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 592 :: 		
0x39B8	0x9805    LDR	R0, [SP, #20]
0x39BA	0xF7FFFB6D  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 593 :: 		
0x39BE	0x2301    MOVS	R3, #1
0x39C0	0x4A32    LDR	R2, [PC, #200]
0x39C2	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 594 :: 		
0x39C4	0x4830    LDR	R0, [PC, #192]
0x39C6	0xF7FFF9F9  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 595 :: 		
0x39CA	0x2200    MOVS	R2, #0
0x39CC	0xF8AD2004  STRH	R2, [SP, #4]
L___Lib_MmcFat16_stat86:
0x39D0	0xF8BD3006  LDRH	R3, [SP, #6]
0x39D4	0xF8BD2004  LDRH	R2, [SP, #4]
0x39D8	0x429A    CMP	R2, R3
0x39DA	0xD23B    BCS	L___Lib_MmcFat16_stat87
;__Lib_MmcFat16.c, 598 :: 		
0x39DC	0x220B    MOVS	R2, #11
0x39DE	0xB212    SXTH	R2, R2
0x39E0	0x9903    LDR	R1, [SP, #12]
0x39E2	0x9802    LDR	R0, [SP, #8]
0x39E4	0xF7FEFDA4  BL	_memcmp+0
0x39E8	0xB9F0    CBNZ	R0, L___Lib_MmcFat16_stat89
;__Lib_MmcFat16.c, 600 :: 		
0x39EA	0xF7FEFBD7  BL	_Mmc_Multi_Read_Stop+0
0x39EE	0xB128    CBZ	R0, L___Lib_MmcFat16_stat90
;__Lib_MmcFat16.c, 602 :: 		
0x39F0	0x2310    MOVS	R3, #16
0x39F2	0x4A27    LDR	R2, [PC, #156]
0x39F4	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 603 :: 		
0x39F6	0x20FF    MOVS	R0, #-1
0x39F8	0xB240    SXTB	R0, R0
0x39FA	0xE036    B	L_end_stat
;__Lib_MmcFat16.c, 604 :: 		
L___Lib_MmcFat16_stat90:
;__Lib_MmcFat16.c, 606 :: 		
0x39FC	0x9A04    LDR	R2, [SP, #16]
0x39FE	0xB182    CBZ	R2, L___Lib_MmcFat16_stat91
;__Lib_MmcFat16.c, 609 :: 		
0x3A00	0x9904    LDR	R1, [SP, #16]
0x3A02	0x9802    LDR	R0, [SP, #8]
0x3A04	0xF7FEFCC8  BL	__Lib_MmcFat16_f16_DirentToDir+0
;__Lib_MmcFat16.c, 610 :: 		
0x3A08	0x9A04    LDR	R2, [SP, #16]
0x3A0A	0xF2020324  ADDW	R3, R2, #36
0x3A0E	0x9A05    LDR	R2, [SP, #20]
0x3A10	0x601A    STR	R2, [R3, #0]
;__Lib_MmcFat16.c, 611 :: 		
0x3A12	0x9A04    LDR	R2, [SP, #16]
0x3A14	0xF2020428  ADDW	R4, R2, #40
0x3A18	0x9B02    LDR	R3, [SP, #8]
0x3A1A	0x4A1B    LDR	R2, [PC, #108]
0x3A1C	0x1A9A    SUB	R2, R3, R2
0x3A1E	0x0952    LSRS	R2, R2, #5
0x3A20	0x8022    STRH	R2, [R4, #0]
;__Lib_MmcFat16.c, 612 :: 		
L___Lib_MmcFat16_stat91:
;__Lib_MmcFat16.c, 613 :: 		
0x3A22	0x2000    MOVS	R0, #0
0x3A24	0xB240    SXTB	R0, R0
0x3A26	0xE020    B	L_end_stat
;__Lib_MmcFat16.c, 614 :: 		
L___Lib_MmcFat16_stat89:
;__Lib_MmcFat16.c, 615 :: 		
0x3A28	0x9A02    LDR	R2, [SP, #8]
0x3A2A	0xF2020320  ADDW	R3, R2, #32
0x3A2E	0x9302    STR	R3, [SP, #8]
;__Lib_MmcFat16.c, 616 :: 		
0x3A30	0x4A18    LDR	R2, [PC, #96]
0x3A32	0x6812    LDR	R2, [R2, #0]
0x3A34	0x4293    CMP	R3, R2
0x3A36	0xD107    BNE	L___Lib_MmcFat16_stat92
;__Lib_MmcFat16.c, 618 :: 		
0x3A38	0x9A05    LDR	R2, [SP, #20]
0x3A3A	0x1C52    ADDS	R2, R2, #1
0x3A3C	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 619 :: 		
0x3A3E	0x4A12    LDR	R2, [PC, #72]
0x3A40	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 620 :: 		
0x3A42	0x4811    LDR	R0, [PC, #68]
0x3A44	0xF7FFF9BA  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 621 :: 		
L___Lib_MmcFat16_stat92:
;__Lib_MmcFat16.c, 595 :: 		
0x3A48	0xF8BD2004  LDRH	R2, [SP, #4]
0x3A4C	0x1C52    ADDS	R2, R2, #1
0x3A4E	0xF8AD2004  STRH	R2, [SP, #4]
;__Lib_MmcFat16.c, 622 :: 		
0x3A52	0xE7BD    B	L___Lib_MmcFat16_stat86
L___Lib_MmcFat16_stat87:
;__Lib_MmcFat16.c, 624 :: 		
0x3A54	0xF7FEFBA2  BL	_Mmc_Multi_Read_Stop+0
0x3A58	0xB128    CBZ	R0, L___Lib_MmcFat16_stat93
;__Lib_MmcFat16.c, 626 :: 		
0x3A5A	0x2310    MOVS	R3, #16
0x3A5C	0x4A0C    LDR	R2, [PC, #48]
0x3A5E	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 627 :: 		
0x3A60	0x20FF    MOVS	R0, #-1
0x3A62	0xB240    SXTB	R0, R0
0x3A64	0xE001    B	L_end_stat
;__Lib_MmcFat16.c, 628 :: 		
L___Lib_MmcFat16_stat93:
;__Lib_MmcFat16.c, 631 :: 		
0x3A66	0x20FF    MOVS	R0, #-1
0x3A68	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 632 :: 		
L_end_stat:
0x3A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x3A6E	0xB006    ADD	SP, SP, #24
0x3A70	0x4770    BX	LR
0x3A72	0xBF00    NOP
0x3A74	0x04AC1FFF  	__Lib_MmcFat16_f16_boot+16
0x3A78	0x07401FFF  	__Lib_MmcFat16_f16_currentDir+0
0x3A7C	0x04A41FFF  	__Lib_MmcFat16_f16_boot+8
0x3A80	0x075C1FFF  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x3A84	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x3A88	0x04B81FFF  	_f16_sector+0
0x3A8C	0x06B81FFF  	_f16_sector+512
0x3A90	0x025B1FFF  	___f16_errno+0
0x3A94	0x06BC1FFF  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_stat
__Lib_MmcFat16_f16_normalize:
;__Lib_MmcFat16.c, 87 :: 		
; s start address is: 0 (R0)
0x2E40	0xB087    SUB	SP, SP, #28
0x2E42	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 93 :: 		
0x2E46	0xA904    ADD	R1, SP, #16
; ptr start address is: 20 (R5)
0x2E48	0x460D    MOV	R5, R1
;__Lib_MmcFat16.c, 94 :: 		
; olds start address is: 16 (R4)
0x2E4A	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 95 :: 		
0x2E4C	0x9401    STR	R4, [SP, #4]
0x2E4E	0x9502    STR	R5, [SP, #8]
0x2E50	0x9003    STR	R0, [SP, #12]
0x2E52	0x220B    MOVS	R2, #11
0x2E54	0xB212    SXTH	R2, R2
0x2E56	0x4608    MOV	R0, R1
0x2E58	0x2120    MOVS	R1, #32
0x2E5A	0xF000FF6D  BL	_memset+0
; olds end address is: 16 (R4)
; ptr end address is: 20 (R5)
; s end address is: 0 (R0)
0x2E5E	0x9803    LDR	R0, [SP, #12]
0x2E60	0x9D02    LDR	R5, [SP, #8]
0x2E62	0x9C01    LDR	R4, [SP, #4]
0x2E64	0x4606    MOV	R6, R0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 16 (R4)
; ptr start address is: 20 (R5)
; s start address is: 24 (R6)
0x2E66	0x7831    LDRB	R1, [R6, #0]
0x2E68	0xB131    CBZ	R1, L___Lib_MmcFat16_f16_normalize408
0x2E6A	0x7831    LDRB	R1, [R6, #0]
0x2E6C	0xB2C8    UXTB	R0, R1
0x2E6E	0xF7FFF969  BL	_isspace+0
0x2E72	0xB108    CBZ	R0, L___Lib_MmcFat16_f16_normalize407
L___Lib_MmcFat16_f16_normalize406:
;__Lib_MmcFat16.c, 98 :: 		
0x2E74	0x1C76    ADDS	R6, R6, #1
;__Lib_MmcFat16.c, 99 :: 		
0x2E76	0xE7F6    B	L___Lib_MmcFat16_f16_normalize0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize408:
L___Lib_MmcFat16_f16_normalize407:
;__Lib_MmcFat16.c, 100 :: 		
0x2E78	0x4923    LDR	R1, [PC, #140]
0x2E7A	0x4630    MOV	R0, R6
0x2E7C	0xF7FFF94E  BL	_strcmp+0
0x2E80	0xB938    CBNZ	R0, L___Lib_MmcFat16_f16_normalize4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 102 :: 		
0x2E82	0xAA04    ADD	R2, SP, #16
0x2E84	0x212E    MOVS	R1, #46
0x2E86	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 103 :: 		
0x2E88	0x1C52    ADDS	R2, R2, #1
0x2E8A	0x212E    MOVS	R1, #46
0x2E8C	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 104 :: 		
0x2E8E	0x4620    MOV	R0, R4
0x2E90	0xE030    B	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
;__Lib_MmcFat16.c, 105 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x2E92	0x491E    LDR	R1, [PC, #120]
0x2E94	0x4630    MOV	R0, R6
0x2E96	0xF7FFF941  BL	_strcmp+0
0x2E9A	0xB920    CBNZ	R0, L___Lib_MmcFat16_f16_normalize6
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 107 :: 		
0x2E9C	0xAA04    ADD	R2, SP, #16
0x2E9E	0x212E    MOVS	R1, #46
0x2EA0	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 108 :: 		
0x2EA2	0x4620    MOV	R0, R4
0x2EA4	0xE026    B	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
;__Lib_MmcFat16.c, 111 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x2EA6	0x4622    MOV	R2, R4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
0x2EA8	0x462C    MOV	R4, R5
0x2EAA	0x4633    MOV	R3, R6
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 16 (R4)
; s start address is: 12 (R3)
; ptr start address is: 16 (R4)
; olds start address is: 8 (R2)
0x2EAC	0x7819    LDRB	R1, [R3, #0]
0x2EAE	0xB171    CBZ	R1, L___Lib_MmcFat16_f16_normalize411
0x2EB0	0x7819    LDRB	R1, [R3, #0]
0x2EB2	0xB2C8    UXTB	R0, R1
0x2EB4	0xF7FFF946  BL	_isspace+0
0x2EB8	0xB948    CBNZ	R0, L___Lib_MmcFat16_f16_normalize410
0x2EBA	0x7819    LDRB	R1, [R3, #0]
0x2EBC	0x292E    CMP	R1, #46
0x2EBE	0xD006    BEQ	L___Lib_MmcFat16_f16_normalize409
L___Lib_MmcFat16_f16_normalize405:
;__Lib_MmcFat16.c, 113 :: 		
0x2EC0	0x7819    LDRB	R1, [R3, #0]
0x2EC2	0x7021    STRB	R1, [R4, #0]
0x2EC4	0x1C61    ADDS	R1, R4, #1
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x2EC6	0x4608    MOV	R0, R1
0x2EC8	0x1C5B    ADDS	R3, R3, #1
;__Lib_MmcFat16.c, 114 :: 		
; ptr end address is: 0 (R0)
0x2ECA	0x4604    MOV	R4, R0
0x2ECC	0xE7EE    B	L___Lib_MmcFat16_f16_normalize8
;__Lib_MmcFat16.c, 111 :: 		
L___Lib_MmcFat16_f16_normalize411:
L___Lib_MmcFat16_f16_normalize410:
L___Lib_MmcFat16_f16_normalize409:
;__Lib_MmcFat16.c, 115 :: 		
0x2ECE	0x7819    LDRB	R1, [R3, #0]
0x2ED0	0x292E    CMP	R1, #46
0x2ED2	0xD101    BNE	L___Lib_MmcFat16_f16_normalize412
;__Lib_MmcFat16.c, 117 :: 		
0x2ED4	0x1C58    ADDS	R0, R3, #1
; s end address is: 12 (R3)
; s start address is: 0 (R0)
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 118 :: 		
0x2ED6	0xE000    B	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize412:
;__Lib_MmcFat16.c, 115 :: 		
0x2ED8	0x4618    MOV	R0, R3
;__Lib_MmcFat16.c, 118 :: 		
L___Lib_MmcFat16_f16_normalize12:
;__Lib_MmcFat16.c, 119 :: 		
; s start address is: 0 (R0)
0x2EDA	0xAB04    ADD	R3, SP, #16
0x2EDC	0x3308    ADDS	R3, #8
; ptr start address is: 12 (R3)
; olds end address is: 8 (R2)
; s end address is: 0 (R0)
; ptr end address is: 12 (R3)
0x2EDE	0x9001    STR	R0, [SP, #4]
0x2EE0	0x4610    MOV	R0, R2
0x2EE2	0x9A01    LDR	R2, [SP, #4]
;__Lib_MmcFat16.c, 120 :: 		
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 12 (R3)
; s start address is: 8 (R2)
; olds start address is: 0 (R0)
0x2EE4	0x7811    LDRB	R1, [R2, #0]
0x2EE6	0x2920    CMP	R1, #32
0x2EE8	0xD904    BLS	L___Lib_MmcFat16_f16_normalize14
;__Lib_MmcFat16.c, 122 :: 		
0x2EEA	0x7811    LDRB	R1, [R2, #0]
0x2EEC	0x7019    STRB	R1, [R3, #0]
0x2EEE	0x1C5B    ADDS	R3, R3, #1
0x2EF0	0x1C52    ADDS	R2, R2, #1
;__Lib_MmcFat16.c, 123 :: 		
; ptr end address is: 12 (R3)
; s end address is: 8 (R2)
0x2EF2	0xE7F7    B	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
;__Lib_MmcFat16.c, 124 :: 		
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 0 (R0)
; olds start address is: 0 (R0)
; olds end address is: 0 (R0)
L___Lib_MmcFat16_f16_normalize5:
;__Lib_MmcFat16.c, 126 :: 		
; olds start address is: 0 (R0)
0x2EF4	0xA904    ADD	R1, SP, #16
0x2EF6	0x220B    MOVS	R2, #11
0x2EF8	0xB212    SXTH	R2, R2
; olds end address is: 0 (R0)
0x2EFA	0xF000FBE5  BL	_memcpy+0
;__Lib_MmcFat16.c, 127 :: 		
L_end_f16_normalize:
0x2EFE	0xF8DDE000  LDR	LR, [SP, #0]
0x2F02	0xB007    ADD	SP, SP, #28
0x2F04	0x4770    BX	LR
0x2F06	0xBF00    NOP
0x2F08	0x02541FFF  	?lstr1___Lib_MmcFat16+0
0x2F0C	0x02571FFF  	?lstr2___Lib_MmcFat16+0
; end of __Lib_MmcFat16_f16_normalize
_isspace:
;__Lib_CType.c, 35 :: 		
; character start address is: 0 (R0)
0x2144	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 36 :: 		
0x2146	0x2820    CMP	R0, #32
0x2148	0xD006    BEQ	L_isspace15
0x214A	0x280D    CMP	R0, #13
0x214C	0xD802    BHI	L__isspace38
0x214E	0x2809    CMP	R0, #9
0x2150	0xD300    BCC	L__isspace37
; character end address is: 0 (R0)
0x2152	0xE001    B	L_isspace15
L__isspace38:
L__isspace37:
0x2154	0x2100    MOVS	R1, #0
0x2156	0xE000    B	L_isspace14
L_isspace15:
0x2158	0x2101    MOVS	R1, #1
L_isspace14:
0x215A	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 37 :: 		
L_end_isspace:
0x215C	0xB001    ADD	SP, SP, #4
0x215E	0x4770    BX	LR
; end of _isspace
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x211C	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x211E	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x2120	0x4601    MOV	R1, R0
0x2122	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x2124	0x780A    LDRB	R2, [R1, #0]
0x2126	0xB132    CBZ	R2, L__strcmp90
0x2128	0x780B    LDRB	R3, [R1, #0]
0x212A	0x7802    LDRB	R2, [R0, #0]
0x212C	0x4293    CMP	R3, R2
0x212E	0xD102    BNE	L__strcmp89
L__strcmp88:
;__Lib_CString.c, 125 :: 		
0x2130	0x1C49    ADDS	R1, R1, #1
0x2132	0x1C40    ADDS	R0, R0, #1
0x2134	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp90:
L__strcmp89:
;__Lib_CString.c, 127 :: 		
0x2136	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x2138	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x213A	0x1A9A    SUB	R2, R3, R2
0x213C	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x213E	0xB001    ADD	SP, SP, #4
0x2140	0x4770    BX	LR
; end of _strcmp
_Mmc_Multi_Read_Start:
;__Lib_Mmc_SDHC.c, 217 :: 		
; sector start address is: 0 (R0)
0x3098	0xB081    SUB	SP, SP, #4
0x309A	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 218 :: 		
; sector end address is: 0 (R0)
0x309E	0x4C03    LDR	R4, [PC, #12]
0x30A0	0x6824    LDR	R4, [R4, #0]
0x30A2	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 219 :: 		
L_end_Mmc_Multi_Read_Start:
0x30A4	0xF8DDE000  LDR	LR, [SP, #0]
0x30A8	0xB001    ADD	SP, SP, #4
0x30AA	0x4770    BX	LR
0x30AC	0x026C1FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr+0
; end of _Mmc_Multi_Read_Start
__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI:
;__Lib_Mmc_SDHC.c, 706 :: 		
; sector start address is: 0 (R0)
0x2160	0xB081    SUB	SP, SP, #4
0x2162	0xF8CDE000  STR	LR, [SP, #0]
0x2166	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 710 :: 		
0x2168	0xF000FBA8  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 712 :: 		
0x216C	0x490A    LDR	R1, [PC, #40]
0x216E	0x7809    LDRB	R1, [R1, #0]
0x2170	0x2904    CMP	R1, #4
0x2172	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI63
;__Lib_Mmc_SDHC.c, 713 :: 		
; byte_start start address is: 0 (R0)
0x2174	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x2176	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI64
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI63:
;__Lib_Mmc_SDHC.c, 715 :: 		
; sector start address is: 8 (R2)
0x2178	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI64:
;__Lib_Mmc_SDHC.c, 718 :: 		
; byte_start start address is: 0 (R0)
0x217A	0x22FF    MOVS	R2, #255
0x217C	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x217E	0x2012    MOVS	R0, #18
0x2180	0xF000FD08  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
;__Lib_Mmc_SDHC.c, 719 :: 		
0x2184	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI65
;__Lib_Mmc_SDHC.c, 721 :: 		
0x2186	0xF000FAD1  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 722 :: 		
0x218A	0x2001    MOVS	R0, #1
0x218C	0xE000    B	L_end_Mmc_Multi_Read_Start_SPI
;__Lib_Mmc_SDHC.c, 723 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI65:
;__Lib_Mmc_SDHC.c, 724 :: 		
0x218E	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 725 :: 		
L_end_Mmc_Multi_Read_Start_SPI:
0x2190	0xF8DDE000  LDR	LR, [SP, #0]
0x2194	0xB001    ADD	SP, SP, #4
0x2196	0x4770    BX	LR
0x2198	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI:
;__Lib_Mmc_SDHC.c, 787 :: 		
; sector start address is: 0 (R0)
0x1948	0xB081    SUB	SP, SP, #4
0x194A	0xF8CDE000  STR	LR, [SP, #0]
0x194E	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 791 :: 		
0x1950	0xF000FFB4  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 793 :: 		
0x1954	0x490E    LDR	R1, [PC, #56]
0x1956	0x7809    LDRB	R1, [R1, #0]
0x1958	0x2904    CMP	R1, #4
0x195A	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI78
;__Lib_Mmc_SDHC.c, 794 :: 		
; byte_start start address is: 0 (R0)
0x195C	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x195E	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI79
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI78:
;__Lib_Mmc_SDHC.c, 796 :: 		
; sector start address is: 8 (R2)
0x1960	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI79:
;__Lib_Mmc_SDHC.c, 799 :: 		
; byte_start start address is: 0 (R0)
0x1962	0x22FF    MOVS	R2, #255
0x1964	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x1966	0x2019    MOVS	R0, #25
0x1968	0xF001F914  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x196C	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI80
;__Lib_Mmc_SDHC.c, 801 :: 		
0x196E	0xF000FEDD  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 802 :: 		
0x1972	0x2001    MOVS	R0, #1
0x1974	0xE008    B	L_end_Mmc_Multi_Write_Start_SPI
;__Lib_Mmc_SDHC.c, 803 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI80:
;__Lib_Mmc_SDHC.c, 807 :: 		
0x1976	0x20FF    MOVS	R0, #255
0x1978	0x4C06    LDR	R4, [PC, #24]
0x197A	0x6824    LDR	R4, [R4, #0]
0x197C	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 808 :: 		
0x197E	0x20FF    MOVS	R0, #255
0x1980	0x4C04    LDR	R4, [PC, #16]
0x1982	0x6824    LDR	R4, [R4, #0]
0x1984	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 809 :: 		
0x1986	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 811 :: 		
L_end_Mmc_Multi_Write_Start_SPI:
0x1988	0xF8DDE000  LDR	LR, [SP, #0]
0x198C	0xB001    ADD	SP, SP, #4
0x198E	0x4770    BX	LR
0x1990	0x02591FFF  	__Lib_Mmc_SDHC_cardType+0
0x1994	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC:
;__Lib_Mmc_SDHC.c, 2415 :: 		
; sector start address is: 0 (R0)
0x18D0	0xB083    SUB	SP, SP, #12
0x18D2	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2416 :: 		
;__Lib_Mmc_SDHC.c, 2420 :: 		
; timeout start address is: 20 (R5)
0x18D6	0x4D1A    LDR	R5, [PC, #104]
; sector end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x18D8	0x4604    MOV	R4, R0
;__Lib_Mmc_SDHC.c, 2421 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC309:
; timeout start address is: 20 (R5)
; sector start address is: 16 (R4)
0x18DA	0xF7FFFBFB  BL	__Lib_Mmc_SDHC_IsReadyForData+0
0x18DE	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC424
0x18E0	0x2D00    CMP	R5, #0
0x18E2	0xD901    BLS	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC423
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC422:
;__Lib_Mmc_SDHC.c, 2422 :: 		
0x18E4	0x1E6D    SUBS	R5, R5, #1
;__Lib_Mmc_SDHC.c, 2423 :: 		
0x18E6	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC309
;__Lib_Mmc_SDHC.c, 2421 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC424:
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC423:
;__Lib_Mmc_SDHC.c, 2425 :: 		
0x18E8	0xB90D    CBNZ	R5, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC313
; sector end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_Mmc_SDHC.c, 2426 :: 		
0x18EA	0x2001    MOVS	R0, #1
0x18EC	0xE024    B	L_end_Mmc_Multi_Read_Start_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC313:
;__Lib_Mmc_SDHC.c, 2431 :: 		
; sector start address is: 16 (R4)
0x18EE	0x4915    LDR	R1, [PC, #84]
0x18F0	0x6809    LDR	R1, [R1, #0]
0x18F2	0x2902    CMP	R1, #2
0x18F4	0xD102    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC314
;__Lib_Mmc_SDHC.c, 2432 :: 		
; addr start address is: 0 (R0)
0x18F6	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
0x18F8	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
0x18FA	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC315
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC314:
;__Lib_Mmc_SDHC.c, 2434 :: 		
; sector start address is: 16 (R4)
0x18FC	0x0261    LSLS	R1, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 0 (R0)
0x18FE	0x4608    MOV	R0, R1
; addr end address is: 0 (R0)
0x1900	0x4603    MOV	R3, R0
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC315:
;__Lib_Mmc_SDHC.c, 2436 :: 		
; addr start address is: 12 (R3)
0x1902	0xF04F0120  MOV	R1, #32
0x1906	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDHC.c, 2437 :: 		
0x1908	0xF04F0120  MOV	R1, #32
0x190C	0x9101    STR	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 2438 :: 		
0x190E	0xA901    ADD	R1, SP, #4
0x1910	0x4608    MOV	R0, R1
0x1912	0xF7FFF963  BL	_SDHC_Set_WML+0
;__Lib_Mmc_SDHC.c, 2441 :: 		
0x1916	0x4618    MOV	R0, R3
; addr end address is: 12 (R3)
0x1918	0xF7FEFFA2  BL	__Lib_Mmc_SDHC_sdhc_cmd18+0
0x191C	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC316
;__Lib_Mmc_SDHC.c, 2442 :: 		
0x191E	0x2001    MOVS	R0, #1
0x1920	0xE00A    B	L_end_Mmc_Multi_Read_Start_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC316:
;__Lib_Mmc_SDHC.c, 2444 :: 		
0x1922	0x2101    MOVS	R1, #1
0x1924	0xF04F0020  MOV	R0, #32
0x1928	0xF7FFF942  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 2445 :: 		
0x192C	0x2101    MOVS	R1, #1
0x192E	0xF04F0020  MOV	R0, #32
0x1932	0xF7FFFA41  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 2447 :: 		
0x1936	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2448 :: 		
L_end_Mmc_Multi_Read_Start_SDHC:
0x1938	0xF8DDE000  LDR	LR, [SP, #0]
0x193C	0xB003    ADD	SP, SP, #12
0x193E	0x4770    BX	LR
0x1940	0xFFFF000F  	#1048575
0x1944	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC
__Lib_Mmc_SDHC_sdhc_cmd18:
;__Lib_Mmc_SDHC.c, 1460 :: 		
; addr start address is: 0 (R0)
0x0860	0xB08A    SUB	SP, SP, #40
0x0862	0xF8CDE000  STR	LR, [SP, #0]
0x0866	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1468 :: 		
0x0868	0xF04F0000  MOV	R0, #0
0x086C	0xF7FFFDD0  BL	_SDHC_SetDMAS+0
;__Lib_Mmc_SDHC.c, 1470 :: 		
0x0870	0xA907    ADD	R1, SP, #28
0x0872	0x4608    MOV	R0, R1
0x0874	0xF7FFFDEE  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 1471 :: 		
0x0878	0xF2402100  MOVW	R1, #512
0x087C	0x9108    STR	R1, [SP, #32]
;__Lib_Mmc_SDHC.c, 1472 :: 		
0x087E	0xF64F71FF  MOVW	R1, #65535
0x0882	0x9109    STR	R1, [SP, #36]
;__Lib_Mmc_SDHC.c, 1473 :: 		
0x0884	0xA907    ADD	R1, SP, #28
0x0886	0x4608    MOV	R0, R1
0x0888	0xF7FFFDD2  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 1475 :: 		
0x088C	0xA901    ADD	R1, SP, #4
0x088E	0x4608    MOV	R0, R1
0x0890	0xF000FB2C  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1476 :: 		
0x0894	0x2112    MOVS	R1, #18
0x0896	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1477 :: 		
0x0898	0xF44F3100  MOV	R1, #131072
0x089C	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1478 :: 		
0x089E	0xF44F11C0  MOV	R1, #1572864
0x08A2	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1480 :: 		
0x08A4	0x4906    LDR	R1, [PC, #24]
0x08A6	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1482 :: 		
0x08A8	0x9302    STR	R3, [SP, #8]
; addr end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1484 :: 		
0x08AA	0xA901    ADD	R1, SP, #4
0x08AC	0x4608    MOV	R0, R1
0x08AE	0xF000FACD  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1486 :: 		
0x08B2	0xF7FFFF15  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1487 :: 		
L_end_sdhc_cmd18:
0x08B6	0xF8DDE000  LDR	LR, [SP, #0]
0x08BA	0xB00A    ADD	SP, SP, #40
0x08BC	0x4770    BX	LR
0x08BE	0xBF00    NOP
0x08C0	0x00300038  	#3670064
; end of __Lib_Mmc_SDHC_sdhc_cmd18
__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC:
;__Lib_Mmc_SDHC.c, 2527 :: 		
; sector start address is: 0 (R0)
0x1858	0xB083    SUB	SP, SP, #12
0x185A	0xF8CDE000  STR	LR, [SP, #0]
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2528 :: 		
;__Lib_Mmc_SDHC.c, 2532 :: 		
; timeout start address is: 20 (R5)
0x185E	0x4D1A    LDR	R5, [PC, #104]
; sector end address is: 0 (R0)
; timeout end address is: 20 (R5)
0x1860	0x4604    MOV	R4, R0
;__Lib_Mmc_SDHC.c, 2533 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC335:
; timeout start address is: 20 (R5)
; sector start address is: 16 (R4)
0x1862	0xF7FFFC37  BL	__Lib_Mmc_SDHC_IsReadyForData+0
0x1866	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC436
0x1868	0x2D00    CMP	R5, #0
0x186A	0xD901    BLS	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC435
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC434:
;__Lib_Mmc_SDHC.c, 2534 :: 		
0x186C	0x1E6D    SUBS	R5, R5, #1
;__Lib_Mmc_SDHC.c, 2535 :: 		
0x186E	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC335
;__Lib_Mmc_SDHC.c, 2533 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC436:
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC435:
;__Lib_Mmc_SDHC.c, 2537 :: 		
0x1870	0xB90D    CBNZ	R5, L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC339
; sector end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_Mmc_SDHC.c, 2538 :: 		
0x1872	0x2001    MOVS	R0, #1
0x1874	0xE024    B	L_end_Mmc_Multi_Write_Start_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC339:
;__Lib_Mmc_SDHC.c, 2543 :: 		
; sector start address is: 16 (R4)
0x1876	0x4915    LDR	R1, [PC, #84]
0x1878	0x6809    LDR	R1, [R1, #0]
0x187A	0x2902    CMP	R1, #2
0x187C	0xD102    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC340
;__Lib_Mmc_SDHC.c, 2544 :: 		
; addr start address is: 0 (R0)
0x187E	0x4620    MOV	R0, R4
; sector end address is: 16 (R4)
0x1880	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
0x1882	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC341
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC340:
;__Lib_Mmc_SDHC.c, 2546 :: 		
; sector start address is: 16 (R4)
0x1884	0x0261    LSLS	R1, R4, #9
; sector end address is: 16 (R4)
; addr start address is: 0 (R0)
0x1886	0x4608    MOV	R0, R1
; addr end address is: 0 (R0)
0x1888	0x4603    MOV	R3, R0
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC341:
;__Lib_Mmc_SDHC.c, 2548 :: 		
; addr start address is: 12 (R3)
0x188A	0xF04F0120  MOV	R1, #32
0x188E	0x9102    STR	R1, [SP, #8]
;__Lib_Mmc_SDHC.c, 2549 :: 		
0x1890	0xF04F0120  MOV	R1, #32
0x1894	0x9101    STR	R1, [SP, #4]
;__Lib_Mmc_SDHC.c, 2550 :: 		
0x1896	0xA901    ADD	R1, SP, #4
0x1898	0x4608    MOV	R0, R1
0x189A	0xF7FFF99F  BL	_SDHC_Set_WML+0
;__Lib_Mmc_SDHC.c, 2553 :: 		
0x189E	0x4618    MOV	R0, R3
; addr end address is: 12 (R3)
0x18A0	0xF7FFF8A4  BL	__Lib_Mmc_SDHC_sdhc_cmd25+0
0x18A4	0xB108    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC342
;__Lib_Mmc_SDHC.c, 2554 :: 		
0x18A6	0x2001    MOVS	R0, #1
0x18A8	0xE00A    B	L_end_Mmc_Multi_Write_Start_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC342:
;__Lib_Mmc_SDHC.c, 2556 :: 		
0x18AA	0x2101    MOVS	R1, #1
0x18AC	0xF04F0010  MOV	R0, #16
0x18B0	0xF7FFF97E  BL	_SDHC_IRQStatenConfig+0
;__Lib_Mmc_SDHC.c, 2557 :: 		
0x18B4	0x2101    MOVS	R1, #1
0x18B6	0xF04F0010  MOV	R0, #16
0x18BA	0xF7FFFA7D  BL	_SDHC_IRQSignalConfig+0
;__Lib_Mmc_SDHC.c, 2559 :: 		
0x18BE	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2560 :: 		
L_end_Mmc_Multi_Write_Start_SDHC:
0x18C0	0xF8DDE000  LDR	LR, [SP, #0]
0x18C4	0xB003    ADD	SP, SP, #12
0x18C6	0x4770    BX	LR
0x18C8	0xFFFF000F  	#1048575
0x18CC	0x025C1FFF  	__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC
__Lib_Mmc_SDHC_sdhc_cmd25:
;__Lib_Mmc_SDHC.c, 1541 :: 		
; addr start address is: 0 (R0)
0x09EC	0xB08A    SUB	SP, SP, #40
0x09EE	0xF8CDE000  STR	LR, [SP, #0]
0x09F2	0x4603    MOV	R3, R0
; addr end address is: 0 (R0)
; addr start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1549 :: 		
0x09F4	0xF04F0000  MOV	R0, #0
0x09F8	0xF7FFFD0A  BL	_SDHC_SetDMAS+0
;__Lib_Mmc_SDHC.c, 1551 :: 		
0x09FC	0xA907    ADD	R1, SP, #28
0x09FE	0x4608    MOV	R0, R1
0x0A00	0xF7FFFD28  BL	_SDHC_DataStructInit+0
;__Lib_Mmc_SDHC.c, 1552 :: 		
0x0A04	0xF2402100  MOVW	R1, #512
0x0A08	0x9108    STR	R1, [SP, #32]
;__Lib_Mmc_SDHC.c, 1553 :: 		
0x0A0A	0xF64F71FF  MOVW	R1, #65535
0x0A0E	0x9109    STR	R1, [SP, #36]
;__Lib_Mmc_SDHC.c, 1554 :: 		
0x0A10	0xA907    ADD	R1, SP, #28
0x0A12	0x4608    MOV	R0, R1
0x0A14	0xF7FFFD0C  BL	_SDHC_DataConfig+0
;__Lib_Mmc_SDHC.c, 1556 :: 		
0x0A18	0xA901    ADD	R1, SP, #4
0x0A1A	0x4608    MOV	R0, R1
0x0A1C	0xF000FA66  BL	_SDHC_CmdStructInit+0
;__Lib_Mmc_SDHC.c, 1557 :: 		
0x0A20	0x2119    MOVS	R1, #25
0x0A22	0x9103    STR	R1, [SP, #12]
;__Lib_Mmc_SDHC.c, 1558 :: 		
0x0A24	0xF44F3100  MOV	R1, #131072
0x0A28	0x9105    STR	R1, [SP, #20]
;__Lib_Mmc_SDHC.c, 1559 :: 		
0x0A2A	0xF44F11C0  MOV	R1, #1572864
0x0A2E	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1560 :: 		
0x0A30	0x4906    LDR	R1, [PC, #24]
0x0A32	0x9106    STR	R1, [SP, #24]
;__Lib_Mmc_SDHC.c, 1562 :: 		
0x0A34	0x9302    STR	R3, [SP, #8]
; addr end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 1564 :: 		
0x0A36	0xA901    ADD	R1, SP, #4
0x0A38	0x4608    MOV	R0, R1
0x0A3A	0xF000FA07  BL	_SDHC_SendCommand+0
;__Lib_Mmc_SDHC.c, 1566 :: 		
0x0A3E	0xF7FFFE4F  BL	__Lib_Mmc_SDHC_CmdResp1Error+0
;__Lib_Mmc_SDHC.c, 1567 :: 		
L_end_sdhc_cmd25:
0x0A42	0xF8DDE000  LDR	LR, [SP, #0]
0x0A46	0xB00A    ADD	SP, SP, #40
0x0A48	0x4770    BX	LR
0x0A4A	0xBF00    NOP
0x0A4C	0x00200038  	#3670048
; end of __Lib_Mmc_SDHC_sdhc_cmd25
_Mmc_Multi_Read_Sector:
;__Lib_Mmc_SDHC.c, 221 :: 		
; dbuff start address is: 0 (R0)
0x2DBC	0xB081    SUB	SP, SP, #4
0x2DBE	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 222 :: 		
; dbuff end address is: 0 (R0)
0x2DC2	0x4C03    LDR	R4, [PC, #12]
0x2DC4	0x6824    LDR	R4, [R4, #0]
0x2DC6	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 223 :: 		
L_end_Mmc_Multi_Read_Sector:
0x2DC8	0xF8DDE000  LDR	LR, [SP, #0]
0x2DCC	0xB001    ADD	SP, SP, #4
0x2DCE	0x4770    BX	LR
0x2DD0	0x02681FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_SDHC_Mmc_Read_Cid_SPI:
;__Lib_Mmc_SDHC.c, 623 :: 		
0x1A6C	0xB085    SUB	SP, SP, #20
0x1A6E	0xF8CDE000  STR	LR, [SP, #0]
0x1A72	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 626 :: 		
0x1A74	0xF000FF22  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 629 :: 		
0x1A78	0x22FF    MOVS	R2, #255
0x1A7A	0x2100    MOVS	R1, #0
0x1A7C	0x200A    MOVS	R0, #10
0x1A7E	0xF001F889  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x1A82	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI49
;__Lib_Mmc_SDHC.c, 631 :: 		
0x1A84	0xF000FE52  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 632 :: 		
0x1A88	0x2001    MOVS	R0, #1
0x1A8A	0xE026    B	L_end_Mmc_Read_Cid_SPI
;__Lib_Mmc_SDHC.c, 633 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI49:
;__Lib_Mmc_SDHC.c, 636 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI50:
0x1A8C	0x20FF    MOVS	R0, #255
0x1A8E	0x4C15    LDR	R4, [PC, #84]
0x1A90	0x6824    LDR	R4, [R4, #0]
0x1A92	0x47A0    BLX	R4
0x1A94	0x28FE    CMP	R0, #254
0x1A96	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI51
;__Lib_Mmc_SDHC.c, 637 :: 		
0x1A98	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI50
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI51:
;__Lib_Mmc_SDHC.c, 640 :: 		
; i start address is: 12 (R3)
0x1A9A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x1A9C	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI52:
; i start address is: 8 (R2)
0x1A9E	0x2A10    CMP	R2, #16
0x1AA0	0xD210    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI53
;__Lib_Mmc_SDHC.c, 641 :: 		
0x1AA2	0x9902    LDR	R1, [SP, #8]
0x1AA4	0x1889    ADDS	R1, R1, R2
0x1AA6	0x9104    STR	R1, [SP, #16]
0x1AA8	0xF8AD2004  STRH	R2, [SP, #4]
0x1AAC	0x20FF    MOVS	R0, #255
0x1AAE	0x4C0D    LDR	R4, [PC, #52]
0x1AB0	0x6824    LDR	R4, [R4, #0]
0x1AB2	0x47A0    BLX	R4
0x1AB4	0xF8BD2004  LDRH	R2, [SP, #4]
0x1AB8	0x9904    LDR	R1, [SP, #16]
0x1ABA	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 640 :: 		
0x1ABC	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x1ABE	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDHC.c, 642 :: 		
0x1AC0	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x1AC2	0xE7EC    B	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI52
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SPI53:
;__Lib_Mmc_SDHC.c, 645 :: 		
0x1AC4	0x20FF    MOVS	R0, #255
0x1AC6	0x4C07    LDR	R4, [PC, #28]
0x1AC8	0x6824    LDR	R4, [R4, #0]
0x1ACA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 646 :: 		
0x1ACC	0x20FF    MOVS	R0, #255
0x1ACE	0x4C05    LDR	R4, [PC, #20]
0x1AD0	0x6824    LDR	R4, [R4, #0]
0x1AD2	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 648 :: 		
0x1AD4	0xF000FE2A  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 651 :: 		
0x1AD8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 652 :: 		
L_end_Mmc_Read_Cid_SPI:
0x1ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ADE	0xB005    ADD	SP, SP, #20
0x1AE0	0x4770    BX	LR
0x1AE2	0xBF00    NOP
0x1AE4	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Cid_SPI
__Lib_Mmc_SDHC_Mmc_Read_Csd_SPI:
;__Lib_Mmc_SDHC.c, 662 :: 		
0x19F0	0xB085    SUB	SP, SP, #20
0x19F2	0xF8CDE000  STR	LR, [SP, #0]
0x19F6	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 665 :: 		
0x19F8	0xF000FF60  BL	__Lib_Mmc_SDHC_Mmc_Select_SPI+0
;__Lib_Mmc_SDHC.c, 668 :: 		
0x19FC	0x22FF    MOVS	R2, #255
0x19FE	0x2100    MOVS	R1, #0
0x1A00	0x2009    MOVS	R0, #9
0x1A02	0xF001F8C7  BL	__Lib_Mmc_SDHC_Mmc_Send_Command_SPI+0
0x1A06	0xB118    CBZ	R0, L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI55
;__Lib_Mmc_SDHC.c, 670 :: 		
0x1A08	0xF000FE90  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 671 :: 		
0x1A0C	0x2001    MOVS	R0, #1
0x1A0E	0xE026    B	L_end_Mmc_Read_Csd_SPI
;__Lib_Mmc_SDHC.c, 672 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI55:
;__Lib_Mmc_SDHC.c, 675 :: 		
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI56:
0x1A10	0x20FF    MOVS	R0, #255
0x1A12	0x4C15    LDR	R4, [PC, #84]
0x1A14	0x6824    LDR	R4, [R4, #0]
0x1A16	0x47A0    BLX	R4
0x1A18	0x28FE    CMP	R0, #254
0x1A1A	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI57
;__Lib_Mmc_SDHC.c, 676 :: 		
0x1A1C	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI56
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI57:
;__Lib_Mmc_SDHC.c, 679 :: 		
; i start address is: 12 (R3)
0x1A1E	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x1A20	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI58:
; i start address is: 8 (R2)
0x1A22	0x2A10    CMP	R2, #16
0x1A24	0xD210    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI59
;__Lib_Mmc_SDHC.c, 680 :: 		
0x1A26	0x9902    LDR	R1, [SP, #8]
0x1A28	0x1889    ADDS	R1, R1, R2
0x1A2A	0x9104    STR	R1, [SP, #16]
0x1A2C	0xF8AD2004  STRH	R2, [SP, #4]
0x1A30	0x20FF    MOVS	R0, #255
0x1A32	0x4C0D    LDR	R4, [PC, #52]
0x1A34	0x6824    LDR	R4, [R4, #0]
0x1A36	0x47A0    BLX	R4
0x1A38	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A3C	0x9904    LDR	R1, [SP, #16]
0x1A3E	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 679 :: 		
0x1A40	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x1A42	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDHC.c, 681 :: 		
0x1A44	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x1A46	0xE7EC    B	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI58
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SPI59:
;__Lib_Mmc_SDHC.c, 684 :: 		
0x1A48	0x20FF    MOVS	R0, #255
0x1A4A	0x4C07    LDR	R4, [PC, #28]
0x1A4C	0x6824    LDR	R4, [R4, #0]
0x1A4E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 685 :: 		
0x1A50	0x20FF    MOVS	R0, #255
0x1A52	0x4C05    LDR	R4, [PC, #20]
0x1A54	0x6824    LDR	R4, [R4, #0]
0x1A56	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 687 :: 		
0x1A58	0xF000FE68  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 690 :: 		
0x1A5C	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 691 :: 		
L_end_Mmc_Read_Csd_SPI:
0x1A5E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A62	0xB005    ADD	SP, SP, #20
0x1A64	0x4770    BX	LR
0x1A66	0xBF00    NOP
0x1A68	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Csd_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI:
;__Lib_Mmc_SDHC.c, 731 :: 		
0x1998	0xB085    SUB	SP, SP, #20
0x199A	0xF8CDE000  STR	LR, [SP, #0]
0x199E	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 733 :: 		
0x19A0	0xF7FEFDF2  BL	__Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI+0
;__Lib_Mmc_SDHC.c, 735 :: 		
; i start address is: 12 (R3)
0x19A4	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x19A6	0xB29A    UXTH	R2, R3
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI66:
; i start address is: 8 (R2)
0x19A8	0xF5B27F00  CMP	R2, #512
0x19AC	0xD210    BCS	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI67
;__Lib_Mmc_SDHC.c, 737 :: 		
0x19AE	0x9902    LDR	R1, [SP, #8]
0x19B0	0x1889    ADDS	R1, R1, R2
0x19B2	0x9104    STR	R1, [SP, #16]
0x19B4	0xF8AD2004  STRH	R2, [SP, #4]
0x19B8	0x20FF    MOVS	R0, #255
0x19BA	0x4C0C    LDR	R4, [PC, #48]
0x19BC	0x6824    LDR	R4, [R4, #0]
0x19BE	0x47A0    BLX	R4
0x19C0	0xF8BD2004  LDRH	R2, [SP, #4]
0x19C4	0x9904    LDR	R1, [SP, #16]
0x19C6	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 735 :: 		
0x19C8	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x19CA	0xB28B    UXTH	R3, R1
;__Lib_Mmc_SDHC.c, 738 :: 		
0x19CC	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x19CE	0xE7EB    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI66
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI67:
;__Lib_Mmc_SDHC.c, 741 :: 		
0x19D0	0x20FF    MOVS	R0, #255
0x19D2	0x4C06    LDR	R4, [PC, #24]
0x19D4	0x6824    LDR	R4, [R4, #0]
0x19D6	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 742 :: 		
0x19D8	0x20FF    MOVS	R0, #255
0x19DA	0x4C04    LDR	R4, [PC, #16]
0x19DC	0x6824    LDR	R4, [R4, #0]
0x19DE	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 744 :: 		
0x19E0	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 745 :: 		
L_end_Mmc_Multi_Read_Sector_SPI:
0x19E2	0xF8DDE000  LDR	LR, [SP, #0]
0x19E6	0xB005    ADD	SP, SP, #20
0x19E8	0x4770    BX	LR
0x19EA	0xBF00    NOP
0x19EC	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI
__Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI:
;__Lib_Mmc_SDHC.c, 697 :: 		
0x0588	0xB081    SUB	SP, SP, #4
0x058A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 698 :: 		
L___Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI61:
0x058E	0x20FF    MOVS	R0, #255
0x0590	0x4C04    LDR	R4, [PC, #16]
0x0592	0x6824    LDR	R4, [R4, #0]
0x0594	0x47A0    BLX	R4
0x0596	0x28FE    CMP	R0, #254
0x0598	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI62
;__Lib_Mmc_SDHC.c, 699 :: 		
0x059A	0xE7F8    B	L___Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI61
L___Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI62:
;__Lib_Mmc_SDHC.c, 700 :: 		
L_end_Mmc_Wait_Data_Ready_SPI:
0x059C	0xF8DDE000  LDR	LR, [SP, #0]
0x05A0	0xB001    ADD	SP, SP, #4
0x05A2	0x4770    BX	LR
0x05A4	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI
__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI:
;__Lib_Mmc_SDHC.c, 817 :: 		
0x1DBC	0xB083    SUB	SP, SP, #12
0x1DBE	0xF8CDE000  STR	LR, [SP, #0]
0x1DC2	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc_SDHC.c, 820 :: 		
0x1DC4	0x20FC    MOVS	R0, #252
0x1DC6	0x4C1D    LDR	R4, [PC, #116]
0x1DC8	0x6824    LDR	R4, [R4, #0]
0x1DCA	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 823 :: 		
; i start address is: 8 (R2)
0x1DCC	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x1DCE	0xB290    UXTH	R0, R2
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI81:
; i start address is: 0 (R0)
0x1DD0	0xF24011FF  MOVW	R1, #511
0x1DD4	0x4288    CMP	R0, R1
0x1DD6	0xD80F    BHI	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI82
;__Lib_Mmc_SDHC.c, 824 :: 		
0x1DD8	0x9902    LDR	R1, [SP, #8]
0x1DDA	0x1809    ADDS	R1, R1, R0
0x1DDC	0x7809    LDRB	R1, [R1, #0]
0x1DDE	0xB2CC    UXTB	R4, R1
0x1DE0	0xF8AD0004  STRH	R0, [SP, #4]
0x1DE4	0xB2A0    UXTH	R0, R4
0x1DE6	0x4C15    LDR	R4, [PC, #84]
0x1DE8	0x6824    LDR	R4, [R4, #0]
0x1DEA	0x47A0    BLX	R4
0x1DEC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc_SDHC.c, 823 :: 		
0x1DF0	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 8 (R2)
0x1DF2	0xB28A    UXTH	R2, R1
;__Lib_Mmc_SDHC.c, 825 :: 		
0x1DF4	0xB290    UXTH	R0, R2
; i end address is: 8 (R2)
0x1DF6	0xE7EB    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI81
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI82:
;__Lib_Mmc_SDHC.c, 828 :: 		
0x1DF8	0x20FF    MOVS	R0, #255
0x1DFA	0x4C10    LDR	R4, [PC, #64]
0x1DFC	0x6824    LDR	R4, [R4, #0]
0x1DFE	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 829 :: 		
0x1E00	0x20FF    MOVS	R0, #255
0x1E02	0x4C0E    LDR	R4, [PC, #56]
0x1E04	0x6824    LDR	R4, [R4, #0]
0x1E06	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 832 :: 		
0x1E08	0x20FF    MOVS	R0, #255
0x1E0A	0x4C0C    LDR	R4, [PC, #48]
0x1E0C	0x6824    LDR	R4, [R4, #0]
0x1E0E	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 833 :: 		
0x1E10	0xF000011F  AND	R1, R0, #31
0x1E14	0xB289    UXTH	R1, R1
;__Lib_Mmc_SDHC.c, 834 :: 		
0x1E16	0x2905    CMP	R1, #5
0x1E18	0xD003    BEQ	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI84
;__Lib_Mmc_SDHC.c, 836 :: 		
0x1E1A	0xF000FC87  BL	__Lib_Mmc_SDHC_Mmc_DeSelect_SPI+0
;__Lib_Mmc_SDHC.c, 837 :: 		
0x1E1E	0x2002    MOVS	R0, #2
0x1E20	0xE008    B	L_end_Mmc_Multi_Write_Sector_SPI
;__Lib_Mmc_SDHC.c, 838 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI84:
;__Lib_Mmc_SDHC.c, 840 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI85:
0x1E22	0x20FF    MOVS	R0, #255
0x1E24	0x4C05    LDR	R4, [PC, #20]
0x1E26	0x6824    LDR	R4, [R4, #0]
0x1E28	0x47A0    BLX	R4
0x1E2A	0xF1B00FFF  CMP	R0, #255
0x1E2E	0xD000    BEQ	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI86
;__Lib_Mmc_SDHC.c, 841 :: 		
0x1E30	0xE7F7    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI85
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI86:
;__Lib_Mmc_SDHC.c, 842 :: 		
0x1E32	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 843 :: 		
L_end_Mmc_Multi_Write_Sector_SPI:
0x1E34	0xF8DDE000  LDR	LR, [SP, #0]
0x1E38	0xB003    ADD	SP, SP, #12
0x1E3A	0x4770    BX	LR
0x1E3C	0x07601FFF  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI
__Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC:
;__Lib_Mmc_SDHC.c, 2381 :: 		
; data_for_registers start address is: 0 (R0)
0x1D78	0xB081    SUB	SP, SP, #4
0x1D7A	0x4601    MOV	R1, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 2384 :: 		
; i start address is: 0 (R0)
0x1D7C	0x2000    MOVS	R0, #0
; data_for_registers end address is: 4 (R1)
; i end address is: 0 (R0)
0x1D7E	0x460B    MOV	R3, R1
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC297:
; i start address is: 0 (R0)
; data_for_registers start address is: 12 (R3)
0x1D80	0x2804    CMP	R0, #4
0x1D82	0xD216    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC298
;__Lib_Mmc_SDHC.c, 2385 :: 		
0x1D84	0x0082    LSLS	R2, R0, #2
0x1D86	0x490C    LDR	R1, [PC, #48]
0x1D88	0x188D    ADDS	R5, R1, R2
; src start address is: 20 (R5)
;__Lib_Mmc_SDHC.c, 2386 :: 		
; j start address is: 16 (R4)
0x1D8A	0x2400    MOVS	R4, #0
; data_for_registers end address is: 12 (R3)
; src end address is: 20 (R5)
; j end address is: 16 (R4)
; i end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC300:
; j start address is: 16 (R4)
; src start address is: 20 (R5)
; data_for_registers start address is: 12 (R3)
; i start address is: 0 (R0)
0x1D8C	0x2C04    CMP	R4, #4
0x1D8E	0xD20D    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC301
;__Lib_Mmc_SDHC.c, 2387 :: 		
0x1D90	0x0081    LSLS	R1, R0, #2
0x1D92	0xB209    SXTH	R1, R1
0x1D94	0x1861    ADDS	R1, R4, R1
0x1D96	0xB209    SXTH	R1, R1
0x1D98	0xF1C1010E  RSB	R1, R1, #14
0x1D9C	0xB209    SXTH	R1, R1
0x1D9E	0x185A    ADDS	R2, R3, R1
0x1DA0	0x7829    LDRB	R1, [R5, #0]
0x1DA2	0x7011    STRB	R1, [R2, #0]
0x1DA4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDHC.c, 2386 :: 		
0x1DA6	0x1C64    ADDS	R4, R4, #1
0x1DA8	0xB2E4    UXTB	R4, R4
;__Lib_Mmc_SDHC.c, 2388 :: 		
; src end address is: 20 (R5)
; j end address is: 16 (R4)
0x1DAA	0xE7EF    B	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC300
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC301:
;__Lib_Mmc_SDHC.c, 2384 :: 		
0x1DAC	0x1C40    ADDS	R0, R0, #1
0x1DAE	0xB2C0    UXTB	R0, R0
;__Lib_Mmc_SDHC.c, 2389 :: 		
; data_for_registers end address is: 12 (R3)
; i end address is: 0 (R0)
0x1DB0	0xE7E6    B	L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC297
L___Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC298:
;__Lib_Mmc_SDHC.c, 2391 :: 		
0x1DB2	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2392 :: 		
L_end_Mmc_Read_Cid_SDHC:
0x1DB4	0xB001    ADD	SP, SP, #4
0x1DB6	0x4770    BX	LR
0x1DB8	0x07641FFF  	__Lib_Mmc_SDHC_CID_TabSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC
__Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC:
;__Lib_Mmc_SDHC.c, 2398 :: 		
; data_for_registers start address is: 0 (R0)
0x20D8	0xB081    SUB	SP, SP, #4
0x20DA	0x4601    MOV	R1, R0
; data_for_registers end address is: 0 (R0)
; data_for_registers start address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 2401 :: 		
; i start address is: 0 (R0)
0x20DC	0x2000    MOVS	R0, #0
; data_for_registers end address is: 4 (R1)
; i end address is: 0 (R0)
0x20DE	0x460B    MOV	R3, R1
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC303:
; i start address is: 0 (R0)
; data_for_registers start address is: 12 (R3)
0x20E0	0x2804    CMP	R0, #4
0x20E2	0xD216    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC304
;__Lib_Mmc_SDHC.c, 2402 :: 		
0x20E4	0x0082    LSLS	R2, R0, #2
0x20E6	0x490C    LDR	R1, [PC, #48]
0x20E8	0x188D    ADDS	R5, R1, R2
; src start address is: 20 (R5)
;__Lib_Mmc_SDHC.c, 2403 :: 		
; j start address is: 16 (R4)
0x20EA	0x2400    MOVS	R4, #0
; data_for_registers end address is: 12 (R3)
; src end address is: 20 (R5)
; j end address is: 16 (R4)
; i end address is: 0 (R0)
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC306:
; j start address is: 16 (R4)
; src start address is: 20 (R5)
; data_for_registers start address is: 12 (R3)
; i start address is: 0 (R0)
0x20EC	0x2C04    CMP	R4, #4
0x20EE	0xD20D    BCS	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC307
;__Lib_Mmc_SDHC.c, 2404 :: 		
0x20F0	0x0081    LSLS	R1, R0, #2
0x20F2	0xB209    SXTH	R1, R1
0x20F4	0x1861    ADDS	R1, R4, R1
0x20F6	0xB209    SXTH	R1, R1
0x20F8	0xF1C1010E  RSB	R1, R1, #14
0x20FC	0xB209    SXTH	R1, R1
0x20FE	0x185A    ADDS	R2, R3, R1
0x2100	0x7829    LDRB	R1, [R5, #0]
0x2102	0x7011    STRB	R1, [R2, #0]
0x2104	0x1C6D    ADDS	R5, R5, #1
;__Lib_Mmc_SDHC.c, 2403 :: 		
0x2106	0x1C64    ADDS	R4, R4, #1
0x2108	0xB2E4    UXTB	R4, R4
;__Lib_Mmc_SDHC.c, 2405 :: 		
; src end address is: 20 (R5)
; j end address is: 16 (R4)
0x210A	0xE7EF    B	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC306
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC307:
;__Lib_Mmc_SDHC.c, 2401 :: 		
0x210C	0x1C40    ADDS	R0, R0, #1
0x210E	0xB2C0    UXTB	R0, R0
;__Lib_Mmc_SDHC.c, 2406 :: 		
; data_for_registers end address is: 12 (R3)
; i end address is: 0 (R0)
0x2110	0xE7E6    B	L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC303
L___Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC304:
;__Lib_Mmc_SDHC.c, 2408 :: 		
0x2112	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2409 :: 		
L_end_Mmc_Read_Csd_SDHC:
0x2114	0xB001    ADD	SP, SP, #4
0x2116	0x4770    BX	LR
0x2118	0x07741FFF  	__Lib_Mmc_SDHC_CSD_TabSDHC+0
; end of __Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC
__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC:
;__Lib_Mmc_SDHC.c, 2456 :: 		
; dbuff start address is: 0 (R0)
0x2010	0xB082    SUB	SP, SP, #8
0x2012	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2460 :: 		
; timeout start address is: 16 (R4)
0x2016	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDHC.c, 2461 :: 		
; numOfWordRead start address is: 8 (R2)
0x2018	0x2200    MOVS	R2, #0
;__Lib_Mmc_SDHC.c, 2462 :: 		
; tempbuff start address is: 12 (R3)
0x201A	0x4603    MOV	R3, R0
; dbuff end address is: 0 (R0)
; timeout end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 2467 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC317:
; tempbuff start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
; timeout start address is: 16 (R4)
0x201C	0xF7FEFEE2  BL	_SDHC_GetIRQSTAT+0
0x2020	0xF40001E0  AND	R1, R0, #7340032
;__Lib_Mmc_SDHC.c, 2468 :: 		
0x2024	0x2900    CMP	R1, #0
0x2026	0xD12A    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC432
0x2028	0x492A    LDR	R1, [PC, #168]
0x202A	0x428C    CMP	R4, R1
0x202C	0xD82B    BHI	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC433
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC426:
;__Lib_Mmc_SDHC.c, 2471 :: 		
0x202E	0xF44F6000  MOV	R0, #2048
0x2032	0xF7FEFF75  BL	_SDHC_GetCurState+0
0x2036	0x2801    CMP	R0, #1
0x2038	0xD119    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC321
; timeout end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2473 :: 		
; count start address is: 16 (R4)
0x203A	0x2400    MOVS	R4, #0
; count end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
0x203C	0x4615    MOV	R5, R2
0x203E	0x461A    MOV	R2, R3
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC322:
; count start address is: 16 (R4)
; numOfWordRead start address is: 20 (R5)
; tempbuff start address is: 8 (R2)
0x2040	0x2C20    CMP	R4, #32
0x2042	0xD20E    BCS	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC431
;__Lib_Mmc_SDHC.c, 2474 :: 		
0x2044	0x00A1    LSLS	R1, R4, #2
0x2046	0x1851    ADDS	R1, R2, R1
0x2048	0x9101    STR	R1, [SP, #4]
0x204A	0xF7FEFDA9  BL	_SDHC_ReadData+0
0x204E	0x9901    LDR	R1, [SP, #4]
0x2050	0x6008    STR	R0, [R1, #0]
;__Lib_Mmc_SDHC.c, 2475 :: 		
0x2052	0x1C69    ADDS	R1, R5, #1
0x2054	0x460D    MOV	R5, R1
;__Lib_Mmc_SDHC.c, 2477 :: 		
0x2056	0x2980    CMP	R1, #128
0x2058	0xD301    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC325
; count end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2478 :: 		
0x205A	0x4628    MOV	R0, R5
0x205C	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC323
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC325:
;__Lib_Mmc_SDHC.c, 2473 :: 		
; count start address is: 16 (R4)
0x205E	0x1C64    ADDS	R4, R4, #1
;__Lib_Mmc_SDHC.c, 2479 :: 		
; numOfWordRead end address is: 20 (R5)
; count end address is: 16 (R4)
0x2060	0xE7EE    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC322
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC431:
;__Lib_Mmc_SDHC.c, 2473 :: 		
0x2062	0x4628    MOV	R0, R5
;__Lib_Mmc_SDHC.c, 2479 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC323:
;__Lib_Mmc_SDHC.c, 2481 :: 		
; numOfWordRead start address is: 0 (R0)
0x2064	0xF2020380  ADDW	R3, R2, #128
; tempbuff end address is: 8 (R2)
; tempbuff start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2482 :: 		
; timeout start address is: 16 (R4)
0x2068	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDHC.c, 2483 :: 		
; numOfWordRead end address is: 0 (R0)
0x206A	0x4602    MOV	R2, R0
0x206C	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC326
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC321:
;__Lib_Mmc_SDHC.c, 2485 :: 		
; numOfWordRead start address is: 8 (R2)
0x206E	0x1C64    ADDS	R4, R4, #1
; timeout end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC326:
;__Lib_Mmc_SDHC.c, 2487 :: 		
; timeout start address is: 16 (R4)
; numOfWordRead start address is: 8 (R2)
; tempbuff start address is: 12 (R3)
0x2070	0x2A80    CMP	R2, #128
0x2072	0xD300    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC327
; tempbuff end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2488 :: 		
0x2074	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC318
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC327:
;__Lib_Mmc_SDHC.c, 2489 :: 		
; tempbuff start address is: 12 (R3)
; tempbuff end address is: 12 (R3)
0x2076	0xE7D1    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC317
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC318:
;__Lib_Mmc_SDHC.c, 2468 :: 		
0x2078	0x4611    MOV	R1, R2
; numOfWordRead end address is: 8 (R2)
0x207A	0x4620    MOV	R0, R4
0x207C	0xE001    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC428
; timeout end address is: 16 (R4)
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC432:
0x207E	0x4620    MOV	R0, R4
0x2080	0x4611    MOV	R1, R2
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC428:
; timeout start address is: 0 (R0)
; numOfWordRead start address is: 4 (R1)
0x2082	0x460A    MOV	R2, R1
; numOfWordRead end address is: 4 (R1)
; timeout end address is: 0 (R0)
0x2084	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC427
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC433:
0x2086	0x4620    MOV	R0, R4
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC427:
;__Lib_Mmc_SDHC.c, 2491 :: 		
; timeout start address is: 0 (R0)
; numOfWordRead start address is: 8 (R2)
0x2088	0x4912    LDR	R1, [PC, #72]
0x208A	0x4288    CMP	R0, R1
0x208C	0xD802    BHI	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC430
; timeout end address is: 0 (R0)
0x208E	0x2A80    CMP	R2, #128
0x2090	0xD300    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC429
; numOfWordRead end address is: 8 (R2)
0x2092	0xE001    B	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC330
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC430:
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC429:
;__Lib_Mmc_SDHC.c, 2492 :: 		
0x2094	0x2001    MOVS	R0, #1
0x2096	0xE018    B	L_end_Mmc_Multi_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC330:
;__Lib_Mmc_SDHC.c, 2494 :: 		
0x2098	0xF44F1080  MOV	R0, #1048576
0x209C	0xF7FEFA02  BL	_SDHC_GetStatus+0
0x20A0	0x2801    CMP	R0, #1
0x20A2	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC331
;__Lib_Mmc_SDHC.c, 2495 :: 		
0x20A4	0x2001    MOVS	R0, #1
0x20A6	0xE010    B	L_end_Mmc_Multi_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC331:
;__Lib_Mmc_SDHC.c, 2497 :: 		
0x20A8	0xF44F0080  MOV	R0, #4194304
0x20AC	0xF7FEF9FA  BL	_SDHC_GetStatus+0
0x20B0	0x2801    CMP	R0, #1
0x20B2	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC332
;__Lib_Mmc_SDHC.c, 2498 :: 		
0x20B4	0x2001    MOVS	R0, #1
0x20B6	0xE008    B	L_end_Mmc_Multi_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC332:
;__Lib_Mmc_SDHC.c, 2500 :: 		
0x20B8	0xF44F1000  MOV	R0, #2097152
0x20BC	0xF7FEF9F2  BL	_SDHC_GetStatus+0
0x20C0	0x2801    CMP	R0, #1
0x20C2	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC333
;__Lib_Mmc_SDHC.c, 2501 :: 		
0x20C4	0x2001    MOVS	R0, #1
0x20C6	0xE000    B	L_end_Mmc_Multi_Read_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC333:
;__Lib_Mmc_SDHC.c, 2503 :: 		
0x20C8	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2504 :: 		
L_end_Mmc_Multi_Read_Sector_SDHC:
0x20CA	0xF8DDE000  LDR	LR, [SP, #0]
0x20CE	0xB002    ADD	SP, SP, #8
0x20D0	0x4770    BX	LR
0x20D2	0xBF00    NOP
0x20D4	0xFFFF001F  	#2097151
; end of __Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC
_SDHC_GetIRQSTAT:
;__Lib_SDHC.c, 215 :: 		
0x0DE4	0xB081    SUB	SP, SP, #4
;__Lib_SDHC.c, 216 :: 		
0x0DE6	0x4802    LDR	R0, [PC, #8]
0x0DE8	0x6800    LDR	R0, [R0, #0]
;__Lib_SDHC.c, 217 :: 		
L_end_SDHC_GetIRQSTAT:
0x0DEA	0xB001    ADD	SP, SP, #4
0x0DEC	0x4770    BX	LR
0x0DEE	0xBF00    NOP
0x0DF0	0x1030400B  	SDHC_IRQSTAT+0
; end of _SDHC_GetIRQSTAT
_SDHC_GetCurState:
;__Lib_SDHC.c, 706 :: 		
; mask start address is: 0 (R0)
0x0F20	0xB081    SUB	SP, SP, #4
; mask end address is: 0 (R0)
; mask start address is: 0 (R0)
;__Lib_SDHC.c, 707 :: 		
0x0F22	0x4904    LDR	R1, [PC, #16]
0x0F24	0x6809    LDR	R1, [R1, #0]
0x0F26	0x4001    ANDS	R1, R0
; mask end address is: 0 (R0)
0x0F28	0xB109    CBZ	R1, L_SDHC_GetCurState47
;__Lib_SDHC.c, 708 :: 		
0x0F2A	0x2001    MOVS	R0, #1
0x0F2C	0xE000    B	L_end_SDHC_GetCurState
L_SDHC_GetCurState47:
;__Lib_SDHC.c, 710 :: 		
0x0F2E	0x2000    MOVS	R0, #0
;__Lib_SDHC.c, 711 :: 		
L_end_SDHC_GetCurState:
0x0F30	0xB001    ADD	SP, SP, #4
0x0F32	0x4770    BX	LR
0x0F34	0x1024400B  	SDHC_PRSSTAT+0
; end of _SDHC_GetCurState
_SDHC_ReadData:
;__Lib_SDHC.c, 816 :: 		
0x0BA0	0xB081    SUB	SP, SP, #4
;__Lib_SDHC.c, 817 :: 		
0x0BA2	0x4802    LDR	R0, [PC, #8]
0x0BA4	0x6800    LDR	R0, [R0, #0]
;__Lib_SDHC.c, 818 :: 		
L_end_SDHC_ReadData:
0x0BA6	0xB001    ADD	SP, SP, #4
0x0BA8	0x4770    BX	LR
0x0BAA	0xBF00    NOP
0x0BAC	0x1020400B  	SDHC_DATPORT+0
; end of _SDHC_ReadData
__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC:
;__Lib_Mmc_SDHC.c, 2566 :: 		
; dbuff start address is: 0 (R0)
0x1CB0	0xB081    SUB	SP, SP, #4
0x1CB2	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 0 (R0)
; dbuff start address is: 0 (R0)
;__Lib_Mmc_SDHC.c, 2570 :: 		
; timeout start address is: 16 (R4)
0x1CB6	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDHC.c, 2571 :: 		
; numOfWordRead start address is: 8 (R2)
0x1CB8	0x2200    MOVS	R2, #0
;__Lib_Mmc_SDHC.c, 2572 :: 		
; tempbuff start address is: 12 (R3)
0x1CBA	0x4603    MOV	R3, R0
; dbuff end address is: 0 (R0)
; timeout end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
;__Lib_Mmc_SDHC.c, 2577 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC343:
; tempbuff start address is: 12 (R3)
; numOfWordRead start address is: 8 (R2)
; timeout start address is: 16 (R4)
0x1CBC	0xF7FFF892  BL	_SDHC_GetIRQSTAT+0
0x1CC0	0xF40001E0  AND	R1, R0, #7340032
;__Lib_Mmc_SDHC.c, 2578 :: 		
0x1CC4	0x2900    CMP	R1, #0
0x1CC6	0xD129    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC444
0x1CC8	0x492A    LDR	R1, [PC, #168]
0x1CCA	0x428C    CMP	R4, R1
0x1CCC	0xD82A    BHI	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC445
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC438:
;__Lib_Mmc_SDHC.c, 2581 :: 		
0x1CCE	0xF44F6080  MOV	R0, #1024
0x1CD2	0xF7FFF925  BL	_SDHC_GetCurState+0
0x1CD6	0x2801    CMP	R0, #1
0x1CD8	0xD118    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC347
; timeout end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2583 :: 		
; count start address is: 16 (R4)
0x1CDA	0x2400    MOVS	R4, #0
; count end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
0x1CDC	0x4615    MOV	R5, R2
0x1CDE	0x461A    MOV	R2, R3
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC348:
; count start address is: 16 (R4)
; numOfWordRead start address is: 20 (R5)
; tempbuff start address is: 8 (R2)
0x1CE0	0x2C20    CMP	R4, #32
0x1CE2	0xD20D    BCS	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC443
;__Lib_Mmc_SDHC.c, 2584 :: 		
0x1CE4	0x00A1    LSLS	R1, R4, #2
0x1CE6	0x1851    ADDS	R1, R2, R1
0x1CE8	0x6809    LDR	R1, [R1, #0]
0x1CEA	0x4608    MOV	R0, R1
0x1CEC	0xF7FEFF50  BL	_SDHC_WriteData+0
;__Lib_Mmc_SDHC.c, 2585 :: 		
0x1CF0	0x1C69    ADDS	R1, R5, #1
0x1CF2	0x460D    MOV	R5, R1
;__Lib_Mmc_SDHC.c, 2587 :: 		
0x1CF4	0x2980    CMP	R1, #128
0x1CF6	0xD301    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC351
; count end address is: 16 (R4)
;__Lib_Mmc_SDHC.c, 2588 :: 		
0x1CF8	0x4628    MOV	R0, R5
0x1CFA	0xE002    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC349
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC351:
;__Lib_Mmc_SDHC.c, 2583 :: 		
; count start address is: 16 (R4)
0x1CFC	0x1C64    ADDS	R4, R4, #1
;__Lib_Mmc_SDHC.c, 2589 :: 		
; numOfWordRead end address is: 20 (R5)
; count end address is: 16 (R4)
0x1CFE	0xE7EF    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC348
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC443:
;__Lib_Mmc_SDHC.c, 2583 :: 		
0x1D00	0x4628    MOV	R0, R5
;__Lib_Mmc_SDHC.c, 2589 :: 		
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC349:
;__Lib_Mmc_SDHC.c, 2591 :: 		
; numOfWordRead start address is: 0 (R0)
0x1D02	0xF2020380  ADDW	R3, R2, #128
; tempbuff end address is: 8 (R2)
; tempbuff start address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2592 :: 		
; timeout start address is: 16 (R4)
0x1D06	0x2400    MOVS	R4, #0
;__Lib_Mmc_SDHC.c, 2593 :: 		
; numOfWordRead end address is: 0 (R0)
0x1D08	0x4602    MOV	R2, R0
0x1D0A	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC352
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC347:
;__Lib_Mmc_SDHC.c, 2595 :: 		
; numOfWordRead start address is: 8 (R2)
0x1D0C	0x1C64    ADDS	R4, R4, #1
; timeout end address is: 16 (R4)
; tempbuff end address is: 12 (R3)
; numOfWordRead end address is: 8 (R2)
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC352:
;__Lib_Mmc_SDHC.c, 2597 :: 		
; timeout start address is: 16 (R4)
; numOfWordRead start address is: 8 (R2)
; tempbuff start address is: 12 (R3)
0x1D0E	0x2A80    CMP	R2, #128
0x1D10	0xD300    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC353
; tempbuff end address is: 12 (R3)
;__Lib_Mmc_SDHC.c, 2598 :: 		
0x1D12	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC344
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC353:
;__Lib_Mmc_SDHC.c, 2599 :: 		
; tempbuff start address is: 12 (R3)
; tempbuff end address is: 12 (R3)
0x1D14	0xE7D2    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC343
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC344:
;__Lib_Mmc_SDHC.c, 2578 :: 		
0x1D16	0x4611    MOV	R1, R2
; numOfWordRead end address is: 8 (R2)
0x1D18	0x4620    MOV	R0, R4
0x1D1A	0xE001    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC440
; timeout end address is: 16 (R4)
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC444:
0x1D1C	0x4620    MOV	R0, R4
0x1D1E	0x4611    MOV	R1, R2
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC440:
; timeout start address is: 0 (R0)
; numOfWordRead start address is: 4 (R1)
0x1D20	0x460A    MOV	R2, R1
; numOfWordRead end address is: 4 (R1)
; timeout end address is: 0 (R0)
0x1D22	0xE000    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC439
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC445:
0x1D24	0x4620    MOV	R0, R4
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC439:
;__Lib_Mmc_SDHC.c, 2601 :: 		
; timeout start address is: 0 (R0)
; numOfWordRead start address is: 8 (R2)
0x1D26	0xF7FEFC73  BL	_Delay_10ms+0
;__Lib_Mmc_SDHC.c, 2603 :: 		
0x1D2A	0x4912    LDR	R1, [PC, #72]
0x1D2C	0x4288    CMP	R0, R1
0x1D2E	0xD802    BHI	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC442
; timeout end address is: 0 (R0)
0x1D30	0x2A80    CMP	R2, #128
0x1D32	0xD300    BCC	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC441
; numOfWordRead end address is: 8 (R2)
0x1D34	0xE001    B	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC356
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC442:
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC441:
;__Lib_Mmc_SDHC.c, 2604 :: 		
0x1D36	0x2001    MOVS	R0, #1
0x1D38	0xE018    B	L_end_Mmc_Multi_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC356:
;__Lib_Mmc_SDHC.c, 2606 :: 		
0x1D3A	0xF44F1080  MOV	R0, #1048576
0x1D3E	0xF7FEFBB1  BL	_SDHC_GetStatus+0
0x1D42	0x2801    CMP	R0, #1
0x1D44	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC357
;__Lib_Mmc_SDHC.c, 2607 :: 		
0x1D46	0x2001    MOVS	R0, #1
0x1D48	0xE010    B	L_end_Mmc_Multi_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC357:
;__Lib_Mmc_SDHC.c, 2609 :: 		
0x1D4A	0xF44F0080  MOV	R0, #4194304
0x1D4E	0xF7FEFBA9  BL	_SDHC_GetStatus+0
0x1D52	0x2801    CMP	R0, #1
0x1D54	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC358
;__Lib_Mmc_SDHC.c, 2610 :: 		
0x1D56	0x2001    MOVS	R0, #1
0x1D58	0xE008    B	L_end_Mmc_Multi_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC358:
;__Lib_Mmc_SDHC.c, 2612 :: 		
0x1D5A	0xF44F1000  MOV	R0, #2097152
0x1D5E	0xF7FEFBA1  BL	_SDHC_GetStatus+0
0x1D62	0x2801    CMP	R0, #1
0x1D64	0xD101    BNE	L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC359
;__Lib_Mmc_SDHC.c, 2613 :: 		
0x1D66	0x2001    MOVS	R0, #1
0x1D68	0xE000    B	L_end_Mmc_Multi_Write_Sector_SDHC
L___Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC359:
;__Lib_Mmc_SDHC.c, 2615 :: 		
0x1D6A	0x2000    MOVS	R0, #0
;__Lib_Mmc_SDHC.c, 2616 :: 		
L_end_Mmc_Multi_Write_Sector_SDHC:
0x1D6C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D70	0xB001    ADD	SP, SP, #4
0x1D72	0x4770    BX	LR
0x1D74	0xFFFF001F  	#2097151
; end of __Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC
_SDHC_WriteData:
;__Lib_SDHC.c, 828 :: 		
; dat start address is: 0 (R0)
0x0B90	0xB081    SUB	SP, SP, #4
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;__Lib_SDHC.c, 829 :: 		
0x0B92	0x4902    LDR	R1, [PC, #8]
0x0B94	0x6008    STR	R0, [R1, #0]
; dat end address is: 0 (R0)
;__Lib_SDHC.c, 830 :: 		
L_end_SDHC_WriteData:
0x0B96	0xB001    ADD	SP, SP, #4
0x0B98	0x4770    BX	LR
0x0B9A	0xBF00    NOP
0x0B9C	0x1020400B  	SDHC_DATPORT+0
; end of _SDHC_WriteData
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x2530	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x2532	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x2536	0x4602    MOV	R2, R0
0x2538	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x253C	0xB204    SXTH	R4, R0
0x253E	0x1E43    SUBS	R3, R0, #1
0x2540	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x2542	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x2544	0x7814    LDRB	R4, [R2, #0]
0x2546	0x780B    LDRB	R3, [R1, #0]
0x2548	0x429C    CMP	R4, R3
0x254A	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x254C	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x254E	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x2550	0x1AE3    SUB	R3, R4, R3
0x2552	0xB218    SXTH	R0, R3
0x2554	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x2556	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x2558	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x255A	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x255C	0x2000    MOVS	R0, #0
0x255E	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x2560	0xB001    ADD	SP, SP, #4
0x2562	0x4770    BX	LR
; end of _memcmp
_Mmc_Multi_Read_Stop:
;__Lib_Mmc_SDHC.c, 225 :: 		
0x219C	0xB081    SUB	SP, SP, #4
0x219E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc_SDHC.c, 226 :: 		
0x21A2	0x4C03    LDR	R4, [PC, #12]
0x21A4	0x6824    LDR	R4, [R4, #0]
0x21A6	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 227 :: 		
L_end_Mmc_Multi_Read_Stop:
0x21A8	0xF8DDE000  LDR	LR, [SP, #0]
0x21AC	0xB001    ADD	SP, SP, #4
0x21AE	0x4770    BX	LR
0x21B0	0x02701FFF  	__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr+0
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
;__Lib_MmcFat16.c, 210 :: 		
; d start address is: 4 (R1)
; f16d start address is: 0 (R0)
0x2398	0xB082    SUB	SP, SP, #8
0x239A	0xF8CDE000  STR	LR, [SP, #0]
0x239E	0x4602    MOV	R2, R0
0x23A0	0x4608    MOV	R0, R1
; d end address is: 4 (R1)
; f16d end address is: 0 (R0)
; f16d start address is: 8 (R2)
; d start address is: 0 (R0)
;__Lib_MmcFat16.c, 216 :: 		
; p1 start address is: 20 (R5)
0x23A2	0x4615    MOV	R5, R2
;__Lib_MmcFat16.c, 217 :: 		
; p2 start address is: 16 (R4)
0x23A4	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 218 :: 		
; i start address is: 4 (R1)
0x23A6	0x2100    MOVS	R1, #0
; f16d end address is: 8 (R2)
; d end address is: 0 (R0)
; p2 end address is: 16 (R4)
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x23A8	0x4613    MOV	R3, R2
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 4 (R1)
; p2 start address is: 16 (R4)
; p1 start address is: 20 (R5)
; d start address is: 0 (R0)
; f16d start address is: 12 (R3)
0x23AA	0x2908    CMP	R1, #8
0x23AC	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir37
;__Lib_MmcFat16.c, 220 :: 		
0x23AE	0x782A    LDRB	R2, [R5, #0]
0x23B0	0x2A20    CMP	R2, #32
0x23B2	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir39
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x23B4	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
;__Lib_MmcFat16.c, 221 :: 		
; i start address is: 4 (R1)
; p1 start address is: 20 (R5)
0x23B6	0x782A    LDRB	R2, [R5, #0]
0x23B8	0x7022    STRB	R2, [R4, #0]
0x23BA	0x1C64    ADDS	R4, R4, #1
0x23BC	0x1C6D    ADDS	R5, R5, #1
;__Lib_MmcFat16.c, 218 :: 		
0x23BE	0x1C49    ADDS	R1, R1, #1
0x23C0	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 222 :: 		
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x23C2	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
;__Lib_MmcFat16.c, 223 :: 		
0x23C4	0xF2030208  ADDW	R2, R3, #8
; p1 start address is: 4 (R1)
0x23C8	0x4611    MOV	R1, R2
;__Lib_MmcFat16.c, 224 :: 		
0x23CA	0x7812    LDRB	R2, [R2, #0]
0x23CC	0x2A20    CMP	R2, #32
0x23CE	0xD016    BEQ	L___Lib_MmcFat16_f16_DirentToDir417
;__Lib_MmcFat16.c, 226 :: 		
0x23D0	0x222E    MOVS	R2, #46
0x23D2	0x7022    STRB	R2, [R4, #0]
0x23D4	0x1C66    ADDS	R6, R4, #1
; p2 end address is: 16 (R4)
; p2 start address is: 24 (R6)
;__Lib_MmcFat16.c, 227 :: 		
; i start address is: 8 (R2)
0x23D6	0x2200    MOVS	R2, #0
; d end address is: 0 (R0)
; p1 end address is: 4 (R1)
; i end address is: 8 (R2)
; f16d end address is: 12 (R3)
; p2 end address is: 24 (R6)
0x23D8	0x4605    MOV	R5, R0
0x23DA	0x460C    MOV	R4, R1
0x23DC	0xB291    UXTH	R1, R2
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 4 (R1)
; p2 start address is: 24 (R6)
; p1 start address is: 16 (R4)
; f16d start address is: 12 (R3)
; d start address is: 20 (R5)
0x23DE	0x2903    CMP	R1, #3
0x23E0	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir42
;__Lib_MmcFat16.c, 229 :: 		
0x23E2	0x7822    LDRB	R2, [R4, #0]
0x23E4	0x2A20    CMP	R2, #32
0x23E6	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir44
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x23E8	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
;__Lib_MmcFat16.c, 230 :: 		
; i start address is: 4 (R1)
; p1 start address is: 16 (R4)
0x23EA	0x7822    LDRB	R2, [R4, #0]
0x23EC	0x7032    STRB	R2, [R6, #0]
0x23EE	0x1C76    ADDS	R6, R6, #1
0x23F0	0x1C64    ADDS	R4, R4, #1
;__Lib_MmcFat16.c, 227 :: 		
0x23F2	0x1C49    ADDS	R1, R1, #1
0x23F4	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 231 :: 		
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x23F6	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
;__Lib_MmcFat16.c, 232 :: 		
0x23F8	0x4630    MOV	R0, R6
; p2 end address is: 24 (R6)
; d end address is: 20 (R5)
0x23FA	0x461E    MOV	R6, R3
0x23FC	0xE002    B	L___Lib_MmcFat16_f16_DirentToDir40
; f16d end address is: 12 (R3)
L___Lib_MmcFat16_f16_DirentToDir417:
;__Lib_MmcFat16.c, 224 :: 		
0x23FE	0x461E    MOV	R6, R3
0x2400	0x4605    MOV	R5, R0
0x2402	0x4620    MOV	R0, R4
;__Lib_MmcFat16.c, 232 :: 		
L___Lib_MmcFat16_f16_DirentToDir40:
;__Lib_MmcFat16.c, 233 :: 		
; f16d start address is: 24 (R6)
; d start address is: 20 (R5)
; p2 start address is: 0 (R0)
0x2404	0x2200    MOVS	R2, #0
0x2406	0x7002    STRB	R2, [R0, #0]
; p2 end address is: 0 (R0)
;__Lib_MmcFat16.c, 235 :: 		
0x2408	0xF205030D  ADDW	R3, R5, #13
0x240C	0xF206020B  ADDW	R2, R6, #11
0x2410	0x7812    LDRB	R2, [R2, #0]
0x2412	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 236 :: 		
0x2414	0xF205021C  ADDW	R2, R5, #28
0x2418	0x9201    STR	R2, [SP, #4]
0x241A	0xF206021C  ADDW	R2, R6, #28
0x241E	0x4610    MOV	R0, R2
0x2420	0xF001F940  BL	__Lib_MmcFat16_f16_toLong+0
0x2424	0x9A01    LDR	R2, [SP, #4]
0x2426	0x6010    STR	R0, [R2, #0]
;__Lib_MmcFat16.c, 237 :: 		
0x2428	0xF2050220  ADDW	R2, R5, #32
0x242C	0x9201    STR	R2, [SP, #4]
0x242E	0xF206021A  ADDW	R2, R6, #26
0x2432	0x4610    MOV	R0, R2
0x2434	0xF000F92A  BL	__Lib_MmcFat16_f16_toInt+0
0x2438	0x9A01    LDR	R2, [SP, #4]
0x243A	0x8010    STRH	R0, [R2, #0]
;__Lib_MmcFat16.c, 240 :: 		
0x243C	0xF206020E  ADDW	R2, R6, #14
0x2440	0x7813    LDRB	R3, [R2, #0]
0x2442	0x1C52    ADDS	R2, R2, #1
0x2444	0x7812    LDRB	R2, [R2, #0]
0x2446	0x0212    LSLS	R2, R2, #8
0x2448	0xB292    UXTH	R2, R2
0x244A	0x189C    ADDS	R4, R3, R2
0x244C	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x244E	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 241 :: 		
0x2450	0xF205020E  ADDW	R2, R5, #14
0x2454	0x1CD3    ADDS	R3, R2, #3
0x2456	0x0AE2    LSRS	R2, R4, #11
0x2458	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 242 :: 		
0x245A	0xF205020E  ADDW	R2, R5, #14
0x245E	0x1D13    ADDS	R3, R2, #4
0x2460	0x0942    LSRS	R2, R0, #5
0x2462	0xB292    UXTH	R2, R2
0x2464	0xF002023F  AND	R2, R2, #63
0x2468	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 243 :: 		
0x246A	0xF205020E  ADDW	R2, R5, #14
0x246E	0x1D53    ADDS	R3, R2, #5
0x2470	0xF000021F  AND	R2, R0, #31
0x2474	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x2476	0x0052    LSLS	R2, R2, #1
0x2478	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 246 :: 		
0x247A	0xF2060210  ADDW	R2, R6, #16
0x247E	0x7813    LDRB	R3, [R2, #0]
0x2480	0x1C52    ADDS	R2, R2, #1
0x2482	0x7812    LDRB	R2, [R2, #0]
0x2484	0x0212    LSLS	R2, R2, #8
0x2486	0xB292    UXTH	R2, R2
0x2488	0x189C    ADDS	R4, R3, R2
0x248A	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x248C	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 247 :: 		
0x248E	0xF205020E  ADDW	R2, R5, #14
0x2492	0x1C93    ADDS	R3, R2, #2
0x2494	0xF004021F  AND	R2, R4, #31
0x2498	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 248 :: 		
0x249A	0xF205020E  ADDW	R2, R5, #14
0x249E	0x1C53    ADDS	R3, R2, #1
0x24A0	0x0942    LSRS	R2, R0, #5
0x24A2	0xB292    UXTH	R2, R2
0x24A4	0xF002020F  AND	R2, R2, #15
0x24A8	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 249 :: 		
0x24AA	0xF205030E  ADDW	R3, R5, #14
0x24AE	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x24B0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 252 :: 		
0x24B2	0xF2060216  ADDW	R2, R6, #22
0x24B6	0x7813    LDRB	R3, [R2, #0]
0x24B8	0x1C52    ADDS	R2, R2, #1
0x24BA	0x7812    LDRB	R2, [R2, #0]
0x24BC	0x0212    LSLS	R2, R2, #8
0x24BE	0xB292    UXTH	R2, R2
0x24C0	0x189C    ADDS	R4, R3, R2
0x24C2	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x24C4	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 253 :: 		
0x24C6	0xF2050214  ADDW	R2, R5, #20
0x24CA	0x1CD3    ADDS	R3, R2, #3
0x24CC	0x0AE2    LSRS	R2, R4, #11
0x24CE	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 254 :: 		
0x24D0	0xF2050214  ADDW	R2, R5, #20
0x24D4	0x1D13    ADDS	R3, R2, #4
0x24D6	0x0942    LSRS	R2, R0, #5
0x24D8	0xB292    UXTH	R2, R2
0x24DA	0xF002023F  AND	R2, R2, #63
0x24DE	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 255 :: 		
0x24E0	0xF2050214  ADDW	R2, R5, #20
0x24E4	0x1D53    ADDS	R3, R2, #5
0x24E6	0xF000021F  AND	R2, R0, #31
0x24EA	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x24EC	0x0052    LSLS	R2, R2, #1
0x24EE	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 258 :: 		
0x24F0	0xF2060218  ADDW	R2, R6, #24
; f16d end address is: 24 (R6)
0x24F4	0x7813    LDRB	R3, [R2, #0]
0x24F6	0x1C52    ADDS	R2, R2, #1
0x24F8	0x7812    LDRB	R2, [R2, #0]
0x24FA	0x0212    LSLS	R2, R2, #8
0x24FC	0xB292    UXTH	R2, R2
0x24FE	0x189C    ADDS	R4, R3, R2
0x2500	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x2502	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 259 :: 		
0x2504	0xF2050214  ADDW	R2, R5, #20
0x2508	0x1C93    ADDS	R3, R2, #2
0x250A	0xF004021F  AND	R2, R4, #31
0x250E	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 260 :: 		
0x2510	0xF2050214  ADDW	R2, R5, #20
0x2514	0x1C53    ADDS	R3, R2, #1
0x2516	0x0942    LSRS	R2, R0, #5
0x2518	0xB292    UXTH	R2, R2
0x251A	0xF002020F  AND	R2, R2, #15
0x251E	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 261 :: 		
0x2520	0xF2050314  ADDW	R3, R5, #20
; d end address is: 20 (R5)
0x2524	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x2526	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 262 :: 		
L_end_f16_DirentToDir:
0x2528	0xF8DDE000  LDR	LR, [SP, #0]
0x252C	0xB002    ADD	SP, SP, #8
0x252E	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
;__Lib_MmcFat16.c, 796 :: 		
0x3764	0xB087    SUB	SP, SP, #28
0x3766	0xF8CDE000  STR	LR, [SP, #0]
0x376A	0x9004    STR	R0, [SP, #16]
0x376C	0x9105    STR	R1, [SP, #20]
0x376E	0x9206    STR	R2, [SP, #24]
;__Lib_MmcFat16.c, 805 :: 		
0x3770	0x9B04    LDR	R3, [SP, #16]
0x3772	0x331A    ADDS	R3, #26
0x3774	0x4618    MOV	R0, R3
0x3776	0xF7FEFF89  BL	__Lib_MmcFat16_f16_toInt+0
0x377A	0x9B06    LDR	R3, [SP, #24]
0x377C	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 806 :: 		
0x377E	0x9B06    LDR	R3, [SP, #24]
0x3780	0x881B    LDRH	R3, [R3, #0]
0x3782	0xB9B3    CBNZ	R3, L___Lib_MmcFat16_mkNod118
;__Lib_MmcFat16.c, 808 :: 		
0x3784	0xF7FEFD96  BL	__Lib_MmcFat16_getFatFreeCluster+0
0x3788	0x9B06    LDR	R3, [SP, #24]
0x378A	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 810 :: 		
0x378C	0x9B06    LDR	R3, [SP, #24]
0x378E	0x881C    LDRH	R4, [R3, #0]
0x3790	0xF64F73FF  MOVW	R3, #65535
0x3794	0x429C    CMP	R4, R3
0x3796	0xD105    BNE	L___Lib_MmcFat16_mkNod119
;__Lib_MmcFat16.c, 812 :: 		
0x3798	0x2404    MOVS	R4, #4
0x379A	0x4B67    LDR	R3, [PC, #412]
0x379C	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 813 :: 		
0x379E	0x20FF    MOVS	R0, #-1
0x37A0	0xB240    SXTB	R0, R0
0x37A2	0xE0C5    B	L_end_mkNod
;__Lib_MmcFat16.c, 814 :: 		
L___Lib_MmcFat16_mkNod119:
;__Lib_MmcFat16.c, 817 :: 		
0x37A4	0x9B06    LDR	R3, [SP, #24]
0x37A6	0x881B    LDRH	R3, [R3, #0]
0x37A8	0xF64F71FF  MOVW	R1, #65535
0x37AC	0xB298    UXTH	R0, R3
0x37AE	0xF7FEFD0B  BL	__Lib_MmcFat16_putFatEntry+0
;__Lib_MmcFat16.c, 818 :: 		
L___Lib_MmcFat16_mkNod118:
;__Lib_MmcFat16.c, 821 :: 		
0x37B2	0x9B06    LDR	R3, [SP, #24]
0x37B4	0x881B    LDRH	R3, [R3, #0]
0x37B6	0x1E9C    SUBS	R4, R3, #2
0x37B8	0x4B60    LDR	R3, [PC, #384]
0x37BA	0x881B    LDRH	R3, [R3, #0]
0x37BC	0x435C    MULS	R4, R3, R4
0x37BE	0x4B60    LDR	R3, [PC, #384]
0x37C0	0x681B    LDR	R3, [R3, #0]
0x37C2	0x191C    ADDS	R4, R3, R4
0x37C4	0x9B05    LDR	R3, [SP, #20]
0x37C6	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 824 :: 		
0x37C8	0x4B5E    LDR	R3, [PC, #376]
0x37CA	0x681C    LDR	R4, [R3, #0]
0x37CC	0x4B5E    LDR	R3, [PC, #376]
0x37CE	0x681B    LDR	R3, [R3, #0]
0x37D0	0x42A3    CMP	R3, R4
0x37D2	0xD104    BNE	L___Lib_MmcFat16_mkNod120
;__Lib_MmcFat16.c, 825 :: 		
0x37D4	0x4B5D    LDR	R3, [PC, #372]
0x37D6	0x881B    LDRH	R3, [R3, #0]
0x37D8	0xF8AD300A  STRH	R3, [SP, #10]
0x37DC	0xE006    B	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
;__Lib_MmcFat16.c, 827 :: 		
0x37DE	0x4B5C    LDR	R3, [PC, #368]
0x37E0	0x881C    LDRH	R4, [R3, #0]
0x37E2	0x4B56    LDR	R3, [PC, #344]
0x37E4	0x881B    LDRH	R3, [R3, #0]
0x37E6	0x4363    MULS	R3, R4, R3
0x37E8	0xF8AD300A  STRH	R3, [SP, #10]
L___Lib_MmcFat16_mkNod121:
;__Lib_MmcFat16.c, 830 :: 		
0x37EC	0x4B56    LDR	R3, [PC, #344]
0x37EE	0x681B    LDR	R3, [R3, #0]
0x37F0	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 831 :: 		
; free start address is: 0 (R0)
0x37F2	0x4858    LDR	R0, [PC, #352]
;__Lib_MmcFat16.c, 833 :: 		
0x37F4	0x9001    STR	R0, [SP, #4]
0x37F6	0x9803    LDR	R0, [SP, #12]
0x37F8	0xF7FFFC4E  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 834 :: 		
0x37FC	0x2401    MOVS	R4, #1
0x37FE	0x4B56    LDR	R3, [PC, #344]
0x3800	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 835 :: 		
0x3802	0x4854    LDR	R0, [PC, #336]
0x3804	0xF7FFFADA  BL	_Mmc_Multi_Read_Sector+0
0x3808	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 836 :: 		
0x380A	0x2300    MOVS	R3, #0
0x380C	0xF8AD3008  STRH	R3, [SP, #8]
; free end address is: 0 (R0)
0x3810	0x4601    MOV	R1, R0
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (R1)
0x3812	0xF8BD400A  LDRH	R4, [SP, #10]
0x3816	0xF8BD3008  LDRH	R3, [SP, #8]
0x381A	0x42A3    CMP	R3, R4
0x381C	0xF080807A  BCS	L___Lib_MmcFat16_mkNod123
;__Lib_MmcFat16.c, 839 :: 		
0x3820	0x780B    LDRB	R3, [R1, #0]
0x3822	0x2BE5    CMP	R3, #229
0x3824	0xD003    BEQ	L___Lib_MmcFat16_mkNod436
0x3826	0x780B    LDRB	R3, [R1, #0]
0x3828	0x2B20    CMP	R3, #32
0x382A	0xD300    BCC	L___Lib_MmcFat16_mkNod435
0x382C	0xE05A    B	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod436:
L___Lib_MmcFat16_mkNod435:
;__Lib_MmcFat16.c, 841 :: 		
0x382E	0x9101    STR	R1, [SP, #4]
0x3830	0xF7FEFCB4  BL	_Mmc_Multi_Read_Stop+0
0x3834	0x9901    LDR	R1, [SP, #4]
0x3836	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod128
; free end address is: 4 (R1)
;__Lib_MmcFat16.c, 843 :: 		
0x3838	0x2410    MOVS	R4, #16
0x383A	0x4B3F    LDR	R3, [PC, #252]
0x383C	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 844 :: 		
0x383E	0x20FF    MOVS	R0, #-1
0x3840	0xB240    SXTB	R0, R0
0x3842	0xE075    B	L_end_mkNod
;__Lib_MmcFat16.c, 845 :: 		
L___Lib_MmcFat16_mkNod128:
;__Lib_MmcFat16.c, 848 :: 		
; free start address is: 4 (R1)
0x3844	0x9101    STR	R1, [SP, #4]
0x3846	0x2220    MOVS	R2, #32
0x3848	0xB212    SXTH	R2, R2
0x384A	0x4608    MOV	R0, R1
0x384C	0x9904    LDR	R1, [SP, #16]
0x384E	0xF7FFFF3B  BL	_memcpy+0
0x3852	0x9901    LDR	R1, [SP, #4]
;__Lib_MmcFat16.c, 849 :: 		
0x3854	0xF201041A  ADDW	R4, R1, #26
0x3858	0x9B06    LDR	R3, [SP, #24]
0x385A	0x881B    LDRH	R3, [R3, #0]
0x385C	0xF00303FF  AND	R3, R3, #255
0x3860	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 850 :: 		
0x3862	0xF201031A  ADDW	R3, R1, #26
0x3866	0x1C5C    ADDS	R4, R3, #1
0x3868	0x9B06    LDR	R3, [SP, #24]
0x386A	0x881B    LDRH	R3, [R3, #0]
0x386C	0x0A1B    LSRS	R3, R3, #8
0x386E	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 853 :: 		
0x3870	0xF201040E  ADDW	R4, R1, #14
0x3874	0x4B39    LDR	R3, [PC, #228]
0x3876	0x781B    LDRB	R3, [R3, #0]
0x3878	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 854 :: 		
0x387A	0xF201030E  ADDW	R3, R1, #14
0x387E	0x1C5C    ADDS	R4, R3, #1
0x3880	0x4E37    LDR	R6, [PC, #220]
0x3882	0x7833    LDRB	R3, [R6, #0]
0x3884	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 855 :: 		
0x3886	0xF2010410  ADDW	R4, R1, #16
0x388A	0x4B36    LDR	R3, [PC, #216]
0x388C	0x781B    LDRB	R3, [R3, #0]
0x388E	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 856 :: 		
0x3890	0xF2010310  ADDW	R3, R1, #16
0x3894	0x1C5C    ADDS	R4, R3, #1
0x3896	0x4D34    LDR	R5, [PC, #208]
0x3898	0x782B    LDRB	R3, [R5, #0]
0x389A	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 859 :: 		
0x389C	0xF2010416  ADDW	R4, R1, #22
0x38A0	0x4B2E    LDR	R3, [PC, #184]
0x38A2	0x781B    LDRB	R3, [R3, #0]
0x38A4	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 860 :: 		
0x38A6	0xF2010316  ADDW	R3, R1, #22
0x38AA	0x1C5C    ADDS	R4, R3, #1
0x38AC	0x4633    MOV	R3, R6
0x38AE	0x781B    LDRB	R3, [R3, #0]
0x38B0	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 861 :: 		
0x38B2	0xF2010418  ADDW	R4, R1, #24
0x38B6	0x4B2B    LDR	R3, [PC, #172]
0x38B8	0x781B    LDRB	R3, [R3, #0]
0x38BA	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 862 :: 		
0x38BC	0xF2010318  ADDW	R3, R1, #24
; free end address is: 4 (R1)
0x38C0	0x1C5C    ADDS	R4, R3, #1
0x38C2	0x462B    MOV	R3, R5
0x38C4	0x781B    LDRB	R3, [R3, #0]
0x38C6	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 864 :: 		
0x38C8	0x4922    LDR	R1, [PC, #136]
0x38CA	0x9803    LDR	R0, [SP, #12]
0x38CC	0xF7FEF98A  BL	_Mmc_Write_Sector+0
0x38D0	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod129
;__Lib_MmcFat16.c, 866 :: 		
0x38D2	0x2405    MOVS	R4, #5
0x38D4	0x4B18    LDR	R3, [PC, #96]
0x38D6	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 867 :: 		
0x38D8	0x20FF    MOVS	R0, #-1
0x38DA	0xB240    SXTB	R0, R0
0x38DC	0xE028    B	L_end_mkNod
;__Lib_MmcFat16.c, 868 :: 		
L___Lib_MmcFat16_mkNod129:
;__Lib_MmcFat16.c, 870 :: 		
0x38DE	0x2000    MOVS	R0, #0
0x38E0	0xB240    SXTB	R0, R0
0x38E2	0xE025    B	L_end_mkNod
;__Lib_MmcFat16.c, 871 :: 		
L___Lib_MmcFat16_mkNod127:
;__Lib_MmcFat16.c, 872 :: 		
; free start address is: 4 (R1)
0x38E4	0xF2010420  ADDW	R4, R1, #32
; free end address is: 4 (R1)
; free start address is: 28 (R7)
0x38E8	0x4627    MOV	R7, R4
;__Lib_MmcFat16.c, 873 :: 		
0x38EA	0x4B20    LDR	R3, [PC, #128]
0x38EC	0x681B    LDR	R3, [R3, #0]
0x38EE	0x429C    CMP	R4, R3
0x38F0	0xD109    BNE	L___Lib_MmcFat16_mkNod437
; free end address is: 28 (R7)
;__Lib_MmcFat16.c, 875 :: 		
0x38F2	0x9B03    LDR	R3, [SP, #12]
0x38F4	0x1C5B    ADDS	R3, R3, #1
0x38F6	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 876 :: 		
; free start address is: 28 (R7)
0x38F8	0x4F16    LDR	R7, [PC, #88]
;__Lib_MmcFat16.c, 877 :: 		
0x38FA	0x9701    STR	R7, [SP, #4]
0x38FC	0x4815    LDR	R0, [PC, #84]
0x38FE	0xF7FFFA5D  BL	_Mmc_Multi_Read_Sector+0
; free end address is: 28 (R7)
0x3902	0x9F01    LDR	R7, [SP, #4]
;__Lib_MmcFat16.c, 878 :: 		
0x3904	0xE7FF    B	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod437:
;__Lib_MmcFat16.c, 873 :: 		
;__Lib_MmcFat16.c, 878 :: 		
L___Lib_MmcFat16_mkNod130:
;__Lib_MmcFat16.c, 836 :: 		
; free start address is: 28 (R7)
0x3906	0xF8BD3008  LDRH	R3, [SP, #8]
0x390A	0x1C5B    ADDS	R3, R3, #1
0x390C	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_MmcFat16.c, 879 :: 		
0x3910	0x4639    MOV	R1, R7
; free end address is: 28 (R7)
0x3912	0xE77E    B	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
;__Lib_MmcFat16.c, 881 :: 		
0x3914	0xF7FEFC42  BL	_Mmc_Multi_Read_Stop+0
0x3918	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod131
;__Lib_MmcFat16.c, 883 :: 		
0x391A	0x2410    MOVS	R4, #16
0x391C	0x4B06    LDR	R3, [PC, #24]
0x391E	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 884 :: 		
0x3920	0x20FF    MOVS	R0, #-1
0x3922	0xB240    SXTB	R0, R0
0x3924	0xE004    B	L_end_mkNod
;__Lib_MmcFat16.c, 885 :: 		
L___Lib_MmcFat16_mkNod131:
;__Lib_MmcFat16.c, 888 :: 		
0x3926	0x2406    MOVS	R4, #6
0x3928	0x4B03    LDR	R3, [PC, #12]
0x392A	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 889 :: 		
0x392C	0x20FF    MOVS	R0, #-1
0x392E	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 890 :: 		
L_end_mkNod:
0x3930	0xF8DDE000  LDR	LR, [SP, #0]
0x3934	0xB007    ADD	SP, SP, #28
0x3936	0x4770    BX	LR
0x3938	0x025B1FFF  	___f16_errno+0
0x393C	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x3940	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
0x3944	0x04AC1FFF  	__Lib_MmcFat16_f16_boot+16
0x3948	0x07401FFF  	__Lib_MmcFat16_f16_currentDir+0
0x394C	0x04A41FFF  	__Lib_MmcFat16_f16_boot+8
0x3950	0x075C1FFF  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x3954	0x04B81FFF  	_f16_sector+0
0x3958	0x06B81FFF  	_f16_sector+512
0x395C	0x07461FFF  	__Lib_MmcFat16_f16_time+0
0x3960	0x07471FFF  	__Lib_MmcFat16_f16_time+1
0x3964	0x075A1FFF  	__Lib_MmcFat16_f16_date+0
0x3968	0x075B1FFF  	__Lib_MmcFat16_f16_date+1
0x396C	0x06BC1FFF  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
;__Lib_MmcFat16.c, 506 :: 		
0x22B4	0xB083    SUB	SP, SP, #12
0x22B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 515 :: 		
0x22BA	0x4A30    LDR	R2, [PC, #192]
0x22BC	0x8811    LDRH	R1, [R2, #0]
0x22BE	0x4830    LDR	R0, [PC, #192]
0x22C0	0x8800    LDRH	R0, [R0, #0]
0x22C2	0x4348    MULS	R0, R1, R0
0x22C4	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_MmcFat16.c, 517 :: 		
0x22C8	0x2002    MOVS	R0, #2
0x22CA	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 519 :: 		
0x22CE	0x4610    MOV	R0, R2
0x22D0	0x8801    LDRH	R1, [R0, #0]
0x22D2	0xF2400002  MOVW	R0, #2
0x22D6	0xFBB0F0F1  UDIV	R0, R0, R1
0x22DA	0xB280    UXTH	R0, R0
; s start address is: 4 (R1)
0x22DC	0xB281    UXTH	R1, R0
;__Lib_MmcFat16.c, 520 :: 		
0x22DE	0x4829    LDR	R0, [PC, #164]
0x22E0	0x6800    LDR	R0, [R0, #0]
0x22E2	0x180B    ADDS	R3, R1, R0
; s end address is: 4 (R1)
;__Lib_MmcFat16.c, 522 :: 		
0x22E4	0x4610    MOV	R0, R2
0x22E6	0x8802    LDRH	R2, [R0, #0]
0x22E8	0xF2400102  MOVW	R1, #2
0x22EC	0xFBB1F0F2  UDIV	R0, R1, R2
0x22F0	0xFB021010  MLS	R0, R2, R0, R1
0x22F4	0xB280    UXTH	R0, R0
;__Lib_MmcFat16.c, 523 :: 		
0x22F6	0x0041    LSLS	R1, R0, #1
0x22F8	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 525 :: 		
0x22FA	0x4823    LDR	R0, [PC, #140]
0x22FC	0x1840    ADDS	R0, R0, R1
0x22FE	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 527 :: 		
0x2300	0x4618    MOV	R0, R3
0x2302	0xF000FEC9  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 528 :: 		
0x2306	0x2101    MOVS	R1, #1
0x2308	0x4820    LDR	R0, [PC, #128]
0x230A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 529 :: 		
0x230C	0x481E    LDR	R0, [PC, #120]
0x230E	0xF000FD55  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 530 :: 		
L___Lib_MmcFat16_getFatFreeCluster76:
0x2312	0xF8BD1004  LDRH	R1, [SP, #4]
0x2316	0xF8BD0006  LDRH	R0, [SP, #6]
0x231A	0x4288    CMP	R0, R1
0x231C	0xD215    BCS	L___Lib_MmcFat16_getFatFreeCluster77
;__Lib_MmcFat16.c, 532 :: 		
0x231E	0x9802    LDR	R0, [SP, #8]
0x2320	0x8800    LDRH	R0, [R0, #0]
0x2322	0xB900    CBNZ	R0, L___Lib_MmcFat16_getFatFreeCluster78
;__Lib_MmcFat16.c, 533 :: 		
0x2324	0xE011    B	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
;__Lib_MmcFat16.c, 535 :: 		
0x2326	0x9802    LDR	R0, [SP, #8]
0x2328	0x1C81    ADDS	R1, R0, #2
0x232A	0x9102    STR	R1, [SP, #8]
;__Lib_MmcFat16.c, 536 :: 		
0x232C	0xF8BD0006  LDRH	R0, [SP, #6]
0x2330	0x1C40    ADDS	R0, R0, #1
0x2332	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 538 :: 		
0x2336	0x4816    LDR	R0, [PC, #88]
0x2338	0x6800    LDR	R0, [R0, #0]
0x233A	0x4281    CMP	R1, R0
0x233C	0xD104    BNE	L___Lib_MmcFat16_getFatFreeCluster79
;__Lib_MmcFat16.c, 540 :: 		
0x233E	0x4812    LDR	R0, [PC, #72]
0x2340	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 541 :: 		
0x2342	0x4811    LDR	R0, [PC, #68]
0x2344	0xF000FD3A  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 542 :: 		
L___Lib_MmcFat16_getFatFreeCluster79:
;__Lib_MmcFat16.c, 543 :: 		
0x2348	0xE7E3    B	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
;__Lib_MmcFat16.c, 545 :: 		
0x234A	0xF7FFFF27  BL	_Mmc_Multi_Read_Stop+0
0x234E	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatFreeCluster80
;__Lib_MmcFat16.c, 547 :: 		
0x2350	0x2110    MOVS	R1, #16
0x2352	0x4810    LDR	R0, [PC, #64]
0x2354	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 548 :: 		
0x2356	0xF64F70FF  MOVW	R0, #65535
0x235A	0xE00A    B	L_end_getFatFreeCluster
;__Lib_MmcFat16.c, 549 :: 		
L___Lib_MmcFat16_getFatFreeCluster80:
;__Lib_MmcFat16.c, 551 :: 		
0x235C	0xF8BD1004  LDRH	R1, [SP, #4]
0x2360	0xF8BD0006  LDRH	R0, [SP, #6]
0x2364	0x4288    CMP	R0, R1
0x2366	0xD102    BNE	L___Lib_MmcFat16_getFatFreeCluster81
;__Lib_MmcFat16.c, 552 :: 		
0x2368	0xF64F70FF  MOVW	R0, #65535
0x236C	0xE001    B	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
;__Lib_MmcFat16.c, 554 :: 		
0x236E	0xF8BD0006  LDRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 555 :: 		
L_end_getFatFreeCluster:
0x2372	0xF8DDE000  LDR	LR, [SP, #0]
0x2376	0xB003    ADD	SP, SP, #12
0x2378	0x4770    BX	LR
0x237A	0xBF00    NOP
0x237C	0x04B41FFF  	__Lib_MmcFat16_f16_clustPerSect+0
0x2380	0x04A61FFF  	__Lib_MmcFat16_f16_boot+10
0x2384	0x04A81FFF  	__Lib_MmcFat16_f16_boot+12
0x2388	0x04B81FFF  	_f16_sector+0
0x238C	0x06B81FFF  	_f16_sector+512
0x2390	0x06BC1FFF  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x2394	0x025B1FFF  	___f16_errno+0
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
;__Lib_MmcFat16.c, 457 :: 		
; c start address is: 0 (R0)
0x21C8	0xB085    SUB	SP, SP, #20
0x21CA	0xF8CDE000  STR	LR, [SP, #0]
0x21CE	0xF8AD1010  STRH	R1, [SP, #16]
0x21D2	0xB281    UXTH	R1, R0
; c end address is: 0 (R0)
; c start address is: 4 (R1)
;__Lib_MmcFat16.c, 464 :: 		
0x21D4	0x4A30    LDR	R2, [PC, #192]
0x21D6	0x8812    LDRH	R2, [R2, #0]
0x21D8	0xFBB1F2F2  UDIV	R2, R1, R2
0x21DC	0xB292    UXTH	R2, R2
0x21DE	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 465 :: 		
0x21E0	0x4A2E    LDR	R2, [PC, #184]
0x21E2	0x6813    LDR	R3, [R2, #0]
0x21E4	0x9A03    LDR	R2, [SP, #12]
0x21E6	0x18D4    ADDS	R4, R2, R3
0x21E8	0x9403    STR	R4, [SP, #12]
;__Lib_MmcFat16.c, 467 :: 		
0x21EA	0x2301    MOVS	R3, #1
0x21EC	0x4A2C    LDR	R2, [PC, #176]
0x21EE	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 468 :: 		
0x21F0	0xF8AD1004  STRH	R1, [SP, #4]
0x21F4	0x492B    LDR	R1, [PC, #172]
0x21F6	0x4620    MOV	R0, R4
0x21F8	0xF001FD92  BL	_Mmc_Read_Sector+0
0x21FC	0xF8BD1004  LDRH	R1, [SP, #4]
0x2200	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry70
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 470 :: 		
0x2202	0x2310    MOVS	R3, #16
0x2204	0x4A28    LDR	R2, [PC, #160]
0x2206	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 471 :: 		
0x2208	0xF64F70FF  MOVW	R0, #65535
0x220C	0xE040    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 472 :: 		
L___Lib_MmcFat16_putFatEntry70:
;__Lib_MmcFat16.c, 475 :: 		
; c start address is: 4 (R1)
0x220E	0x4A22    LDR	R2, [PC, #136]
0x2210	0x8813    LDRH	R3, [R2, #0]
0x2212	0xFBB1F2F3  UDIV	R2, R1, R3
0x2216	0xFB031212  MLS	R2, R3, R2, R1
0x221A	0xB292    UXTH	R2, R2
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 476 :: 		
0x221C	0x0053    LSLS	R3, R2, #1
0x221E	0xB29B    UXTH	R3, R3
; o start address is: 0 (R0)
0x2220	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 479 :: 		
0x2222	0x4A20    LDR	R2, [PC, #128]
0x2224	0x18D3    ADDS	R3, R2, R3
0x2226	0xAC04    ADD	R4, SP, #16
0x2228	0x7822    LDRB	R2, [R4, #0]
0x222A	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 480 :: 		
0x222C	0x1C43    ADDS	R3, R0, #1
0x222E	0xB29B    UXTH	R3, R3
; o end address is: 0 (R0)
0x2230	0x4A1C    LDR	R2, [PC, #112]
0x2232	0x18D3    ADDS	R3, R2, R3
0x2234	0x1C62    ADDS	R2, R4, #1
0x2236	0x7812    LDRB	R2, [R2, #0]
0x2238	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 483 :: 		
0x223A	0x491A    LDR	R1, [PC, #104]
0x223C	0x9803    LDR	R0, [SP, #12]
0x223E	0xF7FFFCD1  BL	_Mmc_Write_Sector+0
0x2242	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry71
;__Lib_MmcFat16.c, 485 :: 		
0x2244	0x2305    MOVS	R3, #5
0x2246	0x4A18    LDR	R2, [PC, #96]
0x2248	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 486 :: 		
0x224A	0xF64F70FF  MOVW	R0, #65535
0x224E	0xE01F    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 487 :: 		
L___Lib_MmcFat16_putFatEntry71:
;__Lib_MmcFat16.c, 490 :: 		
0x2250	0x2201    MOVS	R2, #1
0x2252	0xF8AD2008  STRH	R2, [SP, #8]
L___Lib_MmcFat16_putFatEntry72:
0x2256	0x4A15    LDR	R2, [PC, #84]
0x2258	0x7813    LDRB	R3, [R2, #0]
0x225A	0xF8BD2008  LDRH	R2, [SP, #8]
0x225E	0x429A    CMP	R2, R3
0x2260	0xD215    BCS	L___Lib_MmcFat16_putFatEntry73
;__Lib_MmcFat16.c, 492 :: 		
0x2262	0x4A13    LDR	R2, [PC, #76]
0x2264	0x8813    LDRH	R3, [R2, #0]
0x2266	0x9A03    LDR	R2, [SP, #12]
0x2268	0x18D2    ADDS	R2, R2, R3
0x226A	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 493 :: 		
0x226C	0x490D    LDR	R1, [PC, #52]
0x226E	0x4610    MOV	R0, R2
0x2270	0xF7FFFCB8  BL	_Mmc_Write_Sector+0
0x2274	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry75
;__Lib_MmcFat16.c, 495 :: 		
0x2276	0x2305    MOVS	R3, #5
0x2278	0x4A0B    LDR	R2, [PC, #44]
0x227A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 496 :: 		
0x227C	0xF64F70FF  MOVW	R0, #65535
0x2280	0xE006    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 497 :: 		
L___Lib_MmcFat16_putFatEntry75:
;__Lib_MmcFat16.c, 490 :: 		
0x2282	0xF8BD2008  LDRH	R2, [SP, #8]
0x2286	0x1C52    ADDS	R2, R2, #1
0x2288	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_MmcFat16.c, 498 :: 		
0x228C	0xE7E3    B	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
;__Lib_MmcFat16.c, 500 :: 		
0x228E	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 501 :: 		
L_end_putFatEntry:
0x2290	0xF8DDE000  LDR	LR, [SP, #0]
0x2294	0xB005    ADD	SP, SP, #20
0x2296	0x4770    BX	LR
0x2298	0x04B41FFF  	__Lib_MmcFat16_f16_clustPerSect+0
0x229C	0x04A81FFF  	__Lib_MmcFat16_f16_boot+12
0x22A0	0x06B81FFF  	_f16_sector+512
0x22A4	0x04B81FFF  	_f16_sector+0
0x22A8	0x025B1FFF  	___f16_errno+0
0x22AC	0x04A21FFF  	__Lib_MmcFat16_f16_boot+6
0x22B0	0x04A61FFF  	__Lib_MmcFat16_f16_boot+10
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
;__Lib_Mmc_SDHC.c, 205 :: 		
; dbuff start address is: 4 (R1)
; sector start address is: 0 (R0)
0x1BE4	0xB081    SUB	SP, SP, #4
0x1BE6	0xF8CDE000  STR	LR, [SP, #0]
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
; sector start address is: 0 (R0)
; dbuff start address is: 4 (R1)
;__Lib_Mmc_SDHC.c, 206 :: 		
; dbuff end address is: 4 (R1)
; sector end address is: 0 (R0)
0x1BEA	0x4C03    LDR	R4, [PC, #12]
0x1BEC	0x6824    LDR	R4, [R4, #0]
0x1BEE	0x47A0    BLX	R4
;__Lib_Mmc_SDHC.c, 207 :: 		
L_end_Mmc_Write_Sector:
0x1BF0	0xF8DDE000  LDR	LR, [SP, #0]
0x1BF4	0xB001    ADD	SP, SP, #4
0x1BF6	0x4770    BX	LR
0x1BF8	0x02741FFF  	__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr+0
; end of _Mmc_Write_Sector
_applicationTask:
;Click_MP3_KINETIS.c, 87 :: 		void applicationTask()
0x582C	0xB081    SUB	SP, SP, #4
0x582E	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_KINETIS.c, 89 :: 		Mmc_Fat_Reset(&file_size);
0x5832	0x4838    LDR	R0, [PC, #224]
0x5834	0xF7FFFD12  BL	_Mmc_Fat_Reset+0
;Click_MP3_KINETIS.c, 90 :: 		mikrobus_logWrite(" --- Play audio.",_LOG_LINE);
0x5838	0x4837    LDR	R0, [PC, #220]
0x583A	0x2102    MOVS	R1, #2
0x583C	0xF7FFFC48  BL	_mikrobus_logWrite+0
;Click_MP3_KINETIS.c, 91 :: 		while (file_size > BUFFER_SIZE)
L_applicationTask6:
0x5840	0x4834    LDR	R0, [PC, #208]
0x5842	0x6800    LDR	R0, [R0, #0]
0x5844	0xF5B07F00  CMP	R0, #512
0x5848	0xD92E    BLS	L_applicationTask7
;Click_MP3_KINETIS.c, 93 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x584A	0x2100    MOVS	R1, #0
0x584C	0x4833    LDR	R0, [PC, #204]
0x584E	0x8001    STRH	R1, [R0, #0]
L_applicationTask8:
0x5850	0x4832    LDR	R0, [PC, #200]
0x5852	0x8800    LDRH	R0, [R0, #0]
0x5854	0xF5B07F00  CMP	R0, #512
0x5858	0xD20A    BCS	L_applicationTask9
;Click_MP3_KINETIS.c, 95 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x585A	0x4830    LDR	R0, [PC, #192]
0x585C	0x8801    LDRH	R1, [R0, #0]
0x585E	0x4830    LDR	R0, [PC, #192]
0x5860	0x1840    ADDS	R0, R0, R1
0x5862	0xF7FFFD1D  BL	_Mmc_Fat_Read+0
;Click_MP3_KINETIS.c, 93 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x5866	0x492D    LDR	R1, [PC, #180]
0x5868	0x8808    LDRH	R0, [R1, #0]
0x586A	0x1C40    ADDS	R0, R0, #1
0x586C	0x8008    STRH	R0, [R1, #0]
;Click_MP3_KINETIS.c, 96 :: 		}
0x586E	0xE7EF    B	L_applicationTask8
L_applicationTask9:
;Click_MP3_KINETIS.c, 97 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x5870	0x2100    MOVS	R1, #0
0x5872	0x482A    LDR	R0, [PC, #168]
0x5874	0x8001    STRH	R1, [R0, #0]
L_applicationTask11:
0x5876	0x4829    LDR	R0, [PC, #164]
0x5878	0x8800    LDRH	R0, [R0, #0]
0x587A	0x2810    CMP	R0, #16
0x587C	0xD20E    BCS	L_applicationTask12
;Click_MP3_KINETIS.c, 99 :: 		while( mp3_dataWrite32( mp3_buffer + cnt * BYTES_2_WRITE ));
L_applicationTask14:
0x587E	0x4827    LDR	R0, [PC, #156]
0x5880	0x8800    LDRH	R0, [R0, #0]
0x5882	0x0141    LSLS	R1, R0, #5
0x5884	0xB289    UXTH	R1, R1
0x5886	0x4826    LDR	R0, [PC, #152]
0x5888	0x1840    ADDS	R0, R0, R1
0x588A	0xF7FFFCA1  BL	_mp3_dataWrite32+0
0x588E	0xB100    CBZ	R0, L_applicationTask15
0x5890	0xE7F5    B	L_applicationTask14
L_applicationTask15:
;Click_MP3_KINETIS.c, 97 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x5892	0x4922    LDR	R1, [PC, #136]
0x5894	0x8808    LDRH	R0, [R1, #0]
0x5896	0x1C40    ADDS	R0, R0, #1
0x5898	0x8008    STRH	R0, [R1, #0]
;Click_MP3_KINETIS.c, 100 :: 		}
0x589A	0xE7EC    B	L_applicationTask11
L_applicationTask12:
;Click_MP3_KINETIS.c, 101 :: 		file_size -= BUFFER_SIZE;
0x589C	0x491D    LDR	R1, [PC, #116]
0x589E	0x6808    LDR	R0, [R1, #0]
0x58A0	0xF5A07000  SUB	R0, R0, #512
0x58A4	0x6008    STR	R0, [R1, #0]
;Click_MP3_KINETIS.c, 102 :: 		}
0x58A6	0xE7CB    B	L_applicationTask6
L_applicationTask7:
;Click_MP3_KINETIS.c, 103 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x58A8	0x2100    MOVS	R1, #0
0x58AA	0x481C    LDR	R0, [PC, #112]
0x58AC	0x8001    STRH	R1, [R0, #0]
L_applicationTask16:
0x58AE	0x4819    LDR	R0, [PC, #100]
0x58B0	0x6801    LDR	R1, [R0, #0]
0x58B2	0x481A    LDR	R0, [PC, #104]
0x58B4	0x8800    LDRH	R0, [R0, #0]
0x58B6	0x4288    CMP	R0, R1
0x58B8	0xD20A    BCS	L_applicationTask17
;Click_MP3_KINETIS.c, 105 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x58BA	0x4818    LDR	R0, [PC, #96]
0x58BC	0x8801    LDRH	R1, [R0, #0]
0x58BE	0x4818    LDR	R0, [PC, #96]
0x58C0	0x1840    ADDS	R0, R0, R1
0x58C2	0xF7FFFCED  BL	_Mmc_Fat_Read+0
;Click_MP3_KINETIS.c, 103 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x58C6	0x4915    LDR	R1, [PC, #84]
0x58C8	0x8808    LDRH	R0, [R1, #0]
0x58CA	0x1C40    ADDS	R0, R0, #1
0x58CC	0x8008    STRH	R0, [R1, #0]
;Click_MP3_KINETIS.c, 106 :: 		}
0x58CE	0xE7EE    B	L_applicationTask16
L_applicationTask17:
;Click_MP3_KINETIS.c, 107 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x58D0	0x2100    MOVS	R1, #0
0x58D2	0x4812    LDR	R0, [PC, #72]
0x58D4	0x8001    STRH	R1, [R0, #0]
L_applicationTask19:
0x58D6	0x480F    LDR	R0, [PC, #60]
0x58D8	0x6801    LDR	R1, [R0, #0]
0x58DA	0x4810    LDR	R0, [PC, #64]
0x58DC	0x8800    LDRH	R0, [R0, #0]
0x58DE	0x4288    CMP	R0, R1
0x58E0	0xD20D    BCS	L_applicationTask20
;Click_MP3_KINETIS.c, 109 :: 		while( mp3_dataWrite(mp3_buffer + cnt));
L_applicationTask22:
0x58E2	0x480E    LDR	R0, [PC, #56]
0x58E4	0x8801    LDRH	R1, [R0, #0]
0x58E6	0x480E    LDR	R0, [PC, #56]
0x58E8	0x1840    ADDS	R0, R0, R1
0x58EA	0xB2C0    UXTB	R0, R0
0x58EC	0xF7FFFC90  BL	_mp3_dataWrite+0
0x58F0	0xB100    CBZ	R0, L_applicationTask23
0x58F2	0xE7F6    B	L_applicationTask22
L_applicationTask23:
;Click_MP3_KINETIS.c, 107 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x58F4	0x4909    LDR	R1, [PC, #36]
0x58F6	0x8808    LDRH	R0, [R1, #0]
0x58F8	0x1C40    ADDS	R0, R0, #1
0x58FA	0x8008    STRH	R0, [R1, #0]
;Click_MP3_KINETIS.c, 110 :: 		}
0x58FC	0xE7EB    B	L_applicationTask19
L_applicationTask20:
;Click_MP3_KINETIS.c, 111 :: 		mikrobus_logWrite(" --- Finish! ",_LOG_LINE);
0x58FE	0x4809    LDR	R0, [PC, #36]
0x5900	0x2102    MOVS	R1, #2
0x5902	0xF7FFFBE5  BL	_mikrobus_logWrite+0
;Click_MP3_KINETIS.c, 112 :: 		Delay_100ms();
0x5906	0xF7FFFAD3  BL	_Delay_100ms+0
;Click_MP3_KINETIS.c, 113 :: 		}
L_end_applicationTask:
0x590A	0xF8DDE000  LDR	LR, [SP, #0]
0x590E	0xB001    ADD	SP, SP, #4
0x5910	0x4770    BX	LR
0x5912	0xBF00    NOP
0x5914	0x02901FFF  	_file_size+0
0x5918	0x02331FFF  	?lstr3_Click_MP3_KINETIS+0
0x591C	0x02441FFF  	_cnt+0
0x5920	0x02941FFF  	_mp3_buffer+0
0x5924	0x02461FFF  	?lstr4_Click_MP3_KINETIS+0
; end of _applicationTask
_Mmc_Fat_Reset:
;__Lib_MmcFat16.c, 1928 :: 		
; size start address is: 0 (R0)
0x525C	0xB082    SUB	SP, SP, #8
0x525E	0xF8CDE000  STR	LR, [SP, #0]
; size end address is: 0 (R0)
; size start address is: 0 (R0)
;__Lib_MmcFat16.c, 1930 :: 		
0x5262	0x490C    LDR	R1, [PC, #48]
0x5264	0x8809    LDRH	R1, [R1, #0]
0x5266	0xF0010101  AND	R1, R1, #1
0x526A	0xB289    UXTH	R1, R1
0x526C	0xB929    CBNZ	R1, L_Mmc_Fat_Reset302
;__Lib_MmcFat16.c, 1932 :: 		
0x526E	0x2100    MOVS	R1, #0
0x5270	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1933 :: 		
0x5272	0x2207    MOVS	R2, #7
0x5274	0x4908    LDR	R1, [PC, #32]
0x5276	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1934 :: 		
0x5278	0xE007    B	L_end_Mmc_Fat_Reset
;__Lib_MmcFat16.c, 1935 :: 		
L_Mmc_Fat_Reset302:
;__Lib_MmcFat16.c, 1937 :: 		
; size start address is: 0 (R0)
0x527A	0x9001    STR	R0, [SP, #4]
0x527C	0x2000    MOVS	R0, #0
0x527E	0xF7FFFB1B  BL	_Mmc_Fat_Seek+0
0x5282	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 1939 :: 		
0x5284	0x4905    LDR	R1, [PC, #20]
0x5286	0x6809    LDR	R1, [R1, #0]
0x5288	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1940 :: 		
L_end_Mmc_Fat_Reset:
0x528A	0xF8DDE000  LDR	LR, [SP, #0]
0x528E	0xB002    ADD	SP, SP, #8
0x5290	0x4770    BX	LR
0x5292	0xBF00    NOP
0x5294	0x06FC1FFF  	__Lib_MmcFat16_f16_cFD+28
0x5298	0x025B1FFF  	___f16_errno+0
0x529C	0x06F81FFF  	__Lib_MmcFat16_f16_cFD+24
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
;__Lib_MmcFat16.c, 1647 :: 		
; pos start address is: 0 (R0)
0x48B8	0xB082    SUB	SP, SP, #8
0x48BA	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 0 (R0)
; pos start address is: 0 (R0)
;__Lib_MmcFat16.c, 1654 :: 		
0x48BE	0x4937    LDR	R1, [PC, #220]
0x48C0	0x8809    LDRH	R1, [R1, #0]
0x48C2	0xB929    CBNZ	R1, L_Mmc_Fat_Seek240
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1656 :: 		
0x48C4	0x2207    MOVS	R2, #7
0x48C6	0x4936    LDR	R1, [PC, #216]
0x48C8	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1657 :: 		
0x48CA	0xF04F30FF  MOV	R0, #-1
0x48CE	0xE061    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1658 :: 		
L_Mmc_Fat_Seek240:
;__Lib_MmcFat16.c, 1660 :: 		
; pos start address is: 0 (R0)
0x48D0	0x2201    MOVS	R2, #1
0x48D2	0x4934    LDR	R1, [PC, #208]
0x48D4	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1665 :: 		
0x48D6	0x4934    LDR	R1, [PC, #208]
0x48D8	0x6809    LDR	R1, [R1, #0]
0x48DA	0x4288    CMP	R0, R1
0x48DC	0xD904    BLS	L_Mmc_Fat_Seek241
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1667 :: 		
0x48DE	0x4932    LDR	R1, [PC, #200]
0x48E0	0x680A    LDR	R2, [R1, #0]
0x48E2	0x4932    LDR	R1, [PC, #200]
0x48E4	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1668 :: 		
0x48E6	0xE001    B	L_Mmc_Fat_Seek242
L_Mmc_Fat_Seek241:
;__Lib_MmcFat16.c, 1671 :: 		
; pos start address is: 0 (R0)
0x48E8	0x4930    LDR	R1, [PC, #192]
0x48EA	0x6008    STR	R0, [R1, #0]
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1672 :: 		
L_Mmc_Fat_Seek242:
;__Lib_MmcFat16.c, 1677 :: 		
0x48EC	0x4930    LDR	R1, [PC, #192]
0x48EE	0x880A    LDRH	R2, [R1, #0]
0x48F0	0x492E    LDR	R1, [PC, #184]
0x48F2	0x6809    LDR	R1, [R1, #0]
0x48F4	0xFBB1F2F2  UDIV	R2, R1, R2
0x48F8	0x492E    LDR	R1, [PC, #184]
0x48FA	0x8809    LDRH	R1, [R1, #0]
0x48FC	0xFBB2F1F1  UDIV	R1, R2, R1
; cl start address is: 0 (R0)
0x4900	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 1678 :: 		
0x4902	0x492D    LDR	R1, [PC, #180]
0x4904	0x880A    LDRH	R2, [R1, #0]
0x4906	0x492D    LDR	R1, [PC, #180]
0x4908	0x800A    STRH	R2, [R1, #0]
; cl end address is: 0 (R0)
0x490A	0xB282    UXTH	R2, R0
;__Lib_MmcFat16.c, 1679 :: 		
L_Mmc_Fat_Seek243:
; cl start address is: 8 (R2)
0x490C	0x2A00    CMP	R2, #0
0x490E	0xD91A    BLS	L_Mmc_Fat_Seek244
;__Lib_MmcFat16.c, 1681 :: 		
0x4910	0x492A    LDR	R1, [PC, #168]
0x4912	0x8809    LDRH	R1, [R1, #0]
0x4914	0xF8AD2004  STRH	R2, [SP, #4]
0x4918	0xB288    UXTH	R0, R1
0x491A	0xF7FEFEE7  BL	__Lib_MmcFat16_getFatEntry+0
0x491E	0xF8BD2004  LDRH	R2, [SP, #4]
0x4922	0x4926    LDR	R1, [PC, #152]
0x4924	0x8008    STRH	R0, [R1, #0]
0x4926	0xF64F71FF  MOVW	R1, #65535
0x492A	0x4288    CMP	R0, R1
0x492C	0xD108    BNE	L_Mmc_Fat_Seek245
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1683 :: 		
0x492E	0x491E    LDR	R1, [PC, #120]
0x4930	0x680A    LDR	R2, [R1, #0]
0x4932	0x491E    LDR	R1, [PC, #120]
0x4934	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1684 :: 		
0x4936	0x220A    MOVS	R2, #10
0x4938	0x4919    LDR	R1, [PC, #100]
0x493A	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1685 :: 		
0x493C	0x2000    MOVS	R0, #0
0x493E	0xE029    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1686 :: 		
L_Mmc_Fat_Seek245:
;__Lib_MmcFat16.c, 1687 :: 		
; cl start address is: 8 (R2)
0x4940	0x1E52    SUBS	R2, R2, #1
0x4942	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 1688 :: 		
; cl end address is: 8 (R2)
0x4944	0xE7E2    B	L_Mmc_Fat_Seek243
L_Mmc_Fat_Seek244:
;__Lib_MmcFat16.c, 1690 :: 		
0x4946	0x4E1A    LDR	R6, [PC, #104]
0x4948	0x8832    LDRH	R2, [R6, #0]
0x494A	0x4D18    LDR	R5, [PC, #96]
0x494C	0x6829    LDR	R1, [R5, #0]
0x494E	0xFBB1F2F2  UDIV	R2, R1, R2
0x4952	0x4C18    LDR	R4, [PC, #96]
0x4954	0x8821    LDRH	R1, [R4, #0]
0x4956	0xFBB2F3F1  UDIV	R3, R2, R1
0x495A	0xFB012313  MLS	R3, R1, R3, R2
0x495E	0x4918    LDR	R1, [PC, #96]
0x4960	0x800B    STRH	R3, [R1, #0]
;__Lib_MmcFat16.c, 1691 :: 		
0x4962	0x4916    LDR	R1, [PC, #88]
0x4964	0x8809    LDRH	R1, [R1, #0]
0x4966	0x1E8A    SUBS	R2, R1, #2
0x4968	0x4621    MOV	R1, R4
0x496A	0x8809    LDRH	R1, [R1, #0]
0x496C	0x434A    MULS	R2, R1, R2
0x496E	0x4915    LDR	R1, [PC, #84]
0x4970	0x6809    LDR	R1, [R1, #0]
0x4972	0x188A    ADDS	R2, R1, R2
0x4974	0xB299    UXTH	R1, R3
0x4976	0x1852    ADDS	R2, R2, R1
0x4978	0x4913    LDR	R1, [PC, #76]
0x497A	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1692 :: 		
0x497C	0x4631    MOV	R1, R6
0x497E	0x880B    LDRH	R3, [R1, #0]
0x4980	0x4629    MOV	R1, R5
0x4982	0x6809    LDR	R1, [R1, #0]
0x4984	0xFBB1F2F3  UDIV	R2, R1, R3
0x4988	0xFB031212  MLS	R2, R3, R2, R1
0x498C	0x490F    LDR	R1, [PC, #60]
0x498E	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1694 :: 		
0x4990	0x4629    MOV	R1, R5
0x4992	0x6808    LDR	R0, [R1, #0]
;__Lib_MmcFat16.c, 1695 :: 		
L_end_Mmc_Fat_Seek:
0x4994	0xF8DDE000  LDR	LR, [SP, #0]
0x4998	0xB002    ADD	SP, SP, #8
0x499A	0x4770    BX	LR
0x499C	0x06FC1FFF  	__Lib_MmcFat16_f16_cFD+28
0x49A0	0x025B1FFF  	___f16_errno+0
0x49A4	0x06B81FFF  	_f16_sector+512
0x49A8	0x06F81FFF  	__Lib_MmcFat16_f16_cFD+24
0x49AC	0x06E81FFF  	__Lib_MmcFat16_f16_cFD+8
0x49B0	0x049C1FFF  	__Lib_MmcFat16_f16_boot+0
0x49B4	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x49B8	0x06E61FFF  	__Lib_MmcFat16_f16_cFD+6
0x49BC	0x06EC1FFF  	__Lib_MmcFat16_f16_cFD+12
0x49C0	0x06F41FFF  	__Lib_MmcFat16_f16_cFD+20
0x49C4	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
0x49C8	0x06F01FFF  	__Lib_MmcFat16_f16_cFD+16
0x49CC	0x06F61FFF  	__Lib_MmcFat16_f16_cFD+22
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
;__Lib_MmcFat16.c, 429 :: 		
; c start address is: 0 (R0)
0x36EC	0xB082    SUB	SP, SP, #8
0x36EE	0xF8CDE000  STR	LR, [SP, #0]
0x36F2	0xB284    UXTH	R4, R0
; c end address is: 0 (R0)
; c start address is: 16 (R4)
;__Lib_MmcFat16.c, 435 :: 		
0x36F4	0x4916    LDR	R1, [PC, #88]
0x36F6	0x8809    LDRH	R1, [R1, #0]
0x36F8	0xFBB4F1F1  UDIV	R1, R4, R1
0x36FC	0xB289    UXTH	R1, R1
; s start address is: 0 (R0)
0x36FE	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 436 :: 		
0x3700	0x4914    LDR	R1, [PC, #80]
0x3702	0x6809    LDR	R1, [R1, #0]
0x3704	0x1843    ADDS	R3, R0, R1
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 438 :: 		
0x3706	0x2201    MOVS	R2, #1
0x3708	0x4913    LDR	R1, [PC, #76]
0x370A	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 439 :: 		
0x370C	0xF8AD4004  STRH	R4, [SP, #4]
0x3710	0x4912    LDR	R1, [PC, #72]
0x3712	0x4618    MOV	R0, R3
0x3714	0xF000FB04  BL	_Mmc_Read_Sector+0
0x3718	0xF8BD4004  LDRH	R4, [SP, #4]
0x371C	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatEntry69
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 441 :: 		
0x371E	0x2210    MOVS	R2, #16
0x3720	0x490F    LDR	R1, [PC, #60]
0x3722	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 442 :: 		
0x3724	0xF64F70FF  MOVW	R0, #65535
0x3728	0xE00D    B	L_end_getFatEntry
;__Lib_MmcFat16.c, 443 :: 		
L___Lib_MmcFat16_getFatEntry69:
;__Lib_MmcFat16.c, 446 :: 		
; c start address is: 16 (R4)
0x372A	0x4909    LDR	R1, [PC, #36]
0x372C	0x880A    LDRH	R2, [R1, #0]
0x372E	0xFBB4F1F2  UDIV	R1, R4, R2
0x3732	0xFB024111  MLS	R1, R2, R1, R4
0x3736	0xB289    UXTH	R1, R1
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 447 :: 		
0x3738	0x004A    LSLS	R2, R1, #1
0x373A	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 450 :: 		
0x373C	0x4907    LDR	R1, [PC, #28]
0x373E	0x1889    ADDS	R1, R1, R2
0x3740	0x4608    MOV	R0, R1
0x3742	0xF7FEFFA3  BL	__Lib_MmcFat16_f16_toInt+0
;__Lib_MmcFat16.c, 451 :: 		
;__Lib_MmcFat16.c, 452 :: 		
L_end_getFatEntry:
0x3746	0xF8DDE000  LDR	LR, [SP, #0]
0x374A	0xB002    ADD	SP, SP, #8
0x374C	0x4770    BX	LR
0x374E	0xBF00    NOP
0x3750	0x04B41FFF  	__Lib_MmcFat16_f16_clustPerSect+0
0x3754	0x04A81FFF  	__Lib_MmcFat16_f16_boot+12
0x3758	0x06B81FFF  	_f16_sector+512
0x375C	0x04B81FFF  	_f16_sector+0
0x3760	0x025B1FFF  	___f16_errno+0
; end of __Lib_MmcFat16_getFatEntry
_Mmc_Fat_Read:
;__Lib_MmcFat16.c, 1330 :: 		
; fdata start address is: 0 (R0)
0x52A0	0xB082    SUB	SP, SP, #8
0x52A2	0xF8CDE000  STR	LR, [SP, #0]
0x52A6	0x4604    MOV	R4, R0
; fdata end address is: 0 (R0)
; fdata start address is: 16 (R4)
;__Lib_MmcFat16.c, 1332 :: 		
;__Lib_MmcFat16.c, 1337 :: 		
0x52A8	0x4941    LDR	R1, [PC, #260]
0x52AA	0x8809    LDRH	R1, [R1, #0]
0x52AC	0xF0010101  AND	R1, R1, #1
0x52B0	0xB289    UXTH	R1, R1
0x52B2	0xB919    CBNZ	R1, L_Mmc_Fat_Read194
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1339 :: 		
0x52B4	0x2207    MOVS	R2, #7
0x52B6	0x493F    LDR	R1, [PC, #252]
0x52B8	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1340 :: 		
0x52BA	0xE075    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1341 :: 		
L_Mmc_Fat_Read194:
;__Lib_MmcFat16.c, 1346 :: 		
; fdata start address is: 16 (R4)
0x52BC	0x493E    LDR	R1, [PC, #248]
0x52BE	0x680A    LDR	R2, [R1, #0]
0x52C0	0x493E    LDR	R1, [PC, #248]
0x52C2	0x6809    LDR	R1, [R1, #0]
0x52C4	0x4291    CMP	R1, R2
0x52C6	0xD303    BCC	L_Mmc_Fat_Read195
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1348 :: 		
0x52C8	0x220B    MOVS	R2, #11
0x52CA	0x493A    LDR	R1, [PC, #232]
0x52CC	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1349 :: 		
0x52CE	0xE06B    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1350 :: 		
L_Mmc_Fat_Read195:
;__Lib_MmcFat16.c, 1355 :: 		
; fdata start address is: 16 (R4)
0x52D0	0x493B    LDR	R1, [PC, #236]
0x52D2	0x8809    LDRH	R1, [R1, #0]
0x52D4	0xF5B17F00  CMP	R1, #512
0x52D8	0xF0408045  BNE	L_Mmc_Fat_Read196
;__Lib_MmcFat16.c, 1360 :: 		
0x52DC	0x2200    MOVS	R2, #0
0x52DE	0x4938    LDR	R1, [PC, #224]
0x52E0	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1362 :: 		
0x52E2	0x4B38    LDR	R3, [PC, #224]
0x52E4	0x8819    LDRH	R1, [R3, #0]
0x52E6	0x1C4A    ADDS	R2, R1, #1
0x52E8	0xB292    UXTH	R2, R2
0x52EA	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1363 :: 		
0x52EC	0x4936    LDR	R1, [PC, #216]
0x52EE	0x8809    LDRH	R1, [R1, #0]
0x52F0	0x428A    CMP	R2, R1
0x52F2	0xD123    BNE	L_Mmc_Fat_Read197
;__Lib_MmcFat16.c, 1368 :: 		
0x52F4	0x2200    MOVS	R2, #0
0x52F6	0x4933    LDR	R1, [PC, #204]
0x52F8	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1369 :: 		
0x52FA	0x4934    LDR	R1, [PC, #208]
0x52FC	0x8809    LDRH	R1, [R1, #0]
0x52FE	0x9401    STR	R4, [SP, #4]
0x5300	0xB288    UXTH	R0, R1
0x5302	0xF7FEF9F3  BL	__Lib_MmcFat16_getFatEntry+0
0x5306	0x9C01    LDR	R4, [SP, #4]
0x5308	0x4930    LDR	R1, [PC, #192]
0x530A	0x8008    STRH	R0, [R1, #0]
0x530C	0xF64F71FF  MOVW	R1, #65535
0x5310	0x4288    CMP	R0, R1
0x5312	0xD107    BNE	L_Mmc_Fat_Read198
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1371 :: 		
0x5314	0x4928    LDR	R1, [PC, #160]
0x5316	0x680A    LDR	R2, [R1, #0]
0x5318	0x4928    LDR	R1, [PC, #160]
0x531A	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1372 :: 		
0x531C	0x220A    MOVS	R2, #10
0x531E	0x4925    LDR	R1, [PC, #148]
0x5320	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1373 :: 		
0x5322	0xE041    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1374 :: 		
L_Mmc_Fat_Read198:
;__Lib_MmcFat16.c, 1375 :: 		
; fdata start address is: 16 (R4)
0x5324	0x4929    LDR	R1, [PC, #164]
0x5326	0x8809    LDRH	R1, [R1, #0]
0x5328	0x1E8A    SUBS	R2, R1, #2
0x532A	0x4927    LDR	R1, [PC, #156]
0x532C	0x8809    LDRH	R1, [R1, #0]
0x532E	0x434A    MULS	R2, R1, R2
0x5330	0x4927    LDR	R1, [PC, #156]
0x5332	0x6809    LDR	R1, [R1, #0]
0x5334	0x188A    ADDS	R2, R1, R2
0x5336	0x4927    LDR	R1, [PC, #156]
0x5338	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1376 :: 		
0x533A	0xE003    B	L_Mmc_Fat_Read199
L_Mmc_Fat_Read197:
;__Lib_MmcFat16.c, 1379 :: 		
0x533C	0x4A25    LDR	R2, [PC, #148]
0x533E	0x6811    LDR	R1, [R2, #0]
0x5340	0x1C49    ADDS	R1, R1, #1
0x5342	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1380 :: 		
L_Mmc_Fat_Read199:
;__Lib_MmcFat16.c, 1385 :: 		
0x5344	0x2200    MOVS	R2, #0
0x5346	0x4924    LDR	R1, [PC, #144]
0x5348	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1386 :: 		
0x534A	0x4922    LDR	R1, [PC, #136]
0x534C	0x6809    LDR	R1, [R1, #0]
0x534E	0x9401    STR	R4, [SP, #4]
0x5350	0x4608    MOV	R0, R1
0x5352	0x4922    LDR	R1, [PC, #136]
0x5354	0xF7FEFCE4  BL	_Mmc_Read_Sector+0
0x5358	0x9C01    LDR	R4, [SP, #4]
0x535A	0xB118    CBZ	R0, L_Mmc_Fat_Read200
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1388 :: 		
0x535C	0x2210    MOVS	R2, #16
0x535E	0x4915    LDR	R1, [PC, #84]
0x5360	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1389 :: 		
0x5362	0xE021    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1390 :: 		
L_Mmc_Fat_Read200:
;__Lib_MmcFat16.c, 1391 :: 		
; fdata start address is: 16 (R4)
0x5364	0xE012    B	L_Mmc_Fat_Read201
L_Mmc_Fat_Read196:
;__Lib_MmcFat16.c, 1392 :: 		
0x5366	0x491C    LDR	R1, [PC, #112]
0x5368	0x7809    LDRB	R1, [R1, #0]
0x536A	0xB179    CBZ	R1, L_Mmc_Fat_Read202
;__Lib_MmcFat16.c, 1397 :: 		
0x536C	0x2200    MOVS	R2, #0
0x536E	0x491A    LDR	R1, [PC, #104]
0x5370	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1398 :: 		
0x5372	0x4918    LDR	R1, [PC, #96]
0x5374	0x6809    LDR	R1, [R1, #0]
0x5376	0x9401    STR	R4, [SP, #4]
0x5378	0x4608    MOV	R0, R1
0x537A	0x4918    LDR	R1, [PC, #96]
0x537C	0xF7FEFCD0  BL	_Mmc_Read_Sector+0
0x5380	0x9C01    LDR	R4, [SP, #4]
0x5382	0xB118    CBZ	R0, L_Mmc_Fat_Read203
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1400 :: 		
0x5384	0x2210    MOVS	R2, #16
0x5386	0x490B    LDR	R1, [PC, #44]
0x5388	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1401 :: 		
0x538A	0xE00D    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1402 :: 		
L_Mmc_Fat_Read203:
;__Lib_MmcFat16.c, 1403 :: 		
; fdata start address is: 16 (R4)
L_Mmc_Fat_Read202:
L_Mmc_Fat_Read201:
;__Lib_MmcFat16.c, 1405 :: 		
0x538C	0x4B0C    LDR	R3, [PC, #48]
0x538E	0x881A    LDRH	R2, [R3, #0]
0x5390	0x4912    LDR	R1, [PC, #72]
0x5392	0x1889    ADDS	R1, R1, R2
0x5394	0x7809    LDRB	R1, [R1, #0]
0x5396	0x7021    STRB	R1, [R4, #0]
; fdata end address is: 16 (R4)
0x5398	0x4619    MOV	R1, R3
0x539A	0x8809    LDRH	R1, [R1, #0]
0x539C	0x1C49    ADDS	R1, R1, #1
0x539E	0x8019    STRH	R1, [R3, #0]
;__Lib_MmcFat16.c, 1406 :: 		
0x53A0	0x4A06    LDR	R2, [PC, #24]
0x53A2	0x6811    LDR	R1, [R2, #0]
0x53A4	0x1C49    ADDS	R1, R1, #1
0x53A6	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1407 :: 		
L_end_Mmc_Fat_Read:
0x53A8	0xF8DDE000  LDR	LR, [SP, #0]
0x53AC	0xB002    ADD	SP, SP, #8
0x53AE	0x4770    BX	LR
0x53B0	0x06FC1FFF  	__Lib_MmcFat16_f16_cFD+28
0x53B4	0x025B1FFF  	___f16_errno+0
0x53B8	0x06F81FFF  	__Lib_MmcFat16_f16_cFD+24
0x53BC	0x06E81FFF  	__Lib_MmcFat16_f16_cFD+8
0x53C0	0x06F61FFF  	__Lib_MmcFat16_f16_cFD+22
0x53C4	0x06F41FFF  	__Lib_MmcFat16_f16_cFD+20
0x53C8	0x049E1FFF  	__Lib_MmcFat16_f16_boot+2
0x53CC	0x06EC1FFF  	__Lib_MmcFat16_f16_cFD+12
0x53D0	0x04B01FFF  	__Lib_MmcFat16_f16_boot+20
0x53D4	0x06F01FFF  	__Lib_MmcFat16_f16_cFD+16
0x53D8	0x06B81FFF  	_f16_sector+512
0x53DC	0x04B81FFF  	_f16_sector+0
; end of _Mmc_Fat_Read
_mp3_dataWrite32:
;__mp3_driver.c, 186 :: 		uint8_t mp3_dataWrite32( uint8_t *input32 )
0x51D0	0xB082    SUB	SP, SP, #8
0x51D2	0xF8CDE000  STR	LR, [SP, #0]
0x51D6	0x9001    STR	R0, [SP, #4]
;__mp3_driver.c, 188 :: 		if (!hal_gpio_anGet())
0x51D8	0x4C0B    LDR	R4, [PC, #44]
0x51DA	0x6824    LDR	R4, [R4, #0]
0x51DC	0x47A0    BLX	R4
0x51DE	0xB908    CBNZ	R0, L_mp3_dataWrite3215
;__mp3_driver.c, 190 :: 		return 1;
0x51E0	0x2001    MOVS	R0, #1
0x51E2	0xE00C    B	L_end_mp3_dataWrite32
;__mp3_driver.c, 191 :: 		}
L_mp3_dataWrite3215:
;__mp3_driver.c, 193 :: 		hal_gpio_intSet( 0 );
0x51E4	0x2000    MOVS	R0, #0
0x51E6	0x4C09    LDR	R4, [PC, #36]
0x51E8	0x6824    LDR	R4, [R4, #0]
0x51EA	0x47A0    BLX	R4
;__mp3_driver.c, 194 :: 		hal_spiWrite( input32, 32 );
0x51EC	0x2120    MOVS	R1, #32
0x51EE	0x9801    LDR	R0, [SP, #4]
0x51F0	0xF7FFFE92  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 195 :: 		hal_gpio_intSet( 1 );
0x51F4	0x2001    MOVS	R0, #1
0x51F6	0x4C05    LDR	R4, [PC, #20]
0x51F8	0x6824    LDR	R4, [R4, #0]
0x51FA	0x47A0    BLX	R4
;__mp3_driver.c, 197 :: 		return 0;
0x51FC	0x2000    MOVS	R0, #0
;__mp3_driver.c, 198 :: 		}
L_end_mp3_dataWrite32:
0x51FE	0xF8DDE000  LDR	LR, [SP, #0]
0x5202	0xB002    ADD	SP, SP, #8
0x5204	0x4770    BX	LR
0x5206	0xBF00    NOP
0x5208	0x07A81FFF  	__mp3_driver_hal_gpio_anGet+0
0x520C	0x07AC1FFF  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite32
_mp3_dataWrite:
;__mp3_driver.c, 168 :: 		uint8_t mp3_dataWrite( uint8_t input )
; input start address is: 0 (R0)
0x5210	0xB083    SUB	SP, SP, #12
0x5212	0xF8CDE000  STR	LR, [SP, #0]
0x5216	0xB2C1    UXTB	R1, R0
; input end address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 172 :: 		if (!hal_gpio_anGet())
0x5218	0x4C0E    LDR	R4, [PC, #56]
0x521A	0x6824    LDR	R4, [R4, #0]
0x521C	0xF88D1004  STRB	R1, [SP, #4]
0x5220	0x47A0    BLX	R4
0x5222	0xF89D1004  LDRB	R1, [SP, #4]
0x5226	0xB908    CBNZ	R0, L_mp3_dataWrite14
; input end address is: 4 (R1)
;__mp3_driver.c, 174 :: 		return 1;
0x5228	0x2001    MOVS	R0, #1
0x522A	0xE00F    B	L_end_mp3_dataWrite
;__mp3_driver.c, 175 :: 		}
L_mp3_dataWrite14:
;__mp3_driver.c, 177 :: 		tmp = input;
; input start address is: 4 (R1)
0x522C	0xF88D1008  STRB	R1, [SP, #8]
; input end address is: 4 (R1)
;__mp3_driver.c, 179 :: 		hal_gpio_intSet( 0 );
0x5230	0x2000    MOVS	R0, #0
0x5232	0x4C09    LDR	R4, [PC, #36]
0x5234	0x6824    LDR	R4, [R4, #0]
0x5236	0x47A0    BLX	R4
;__mp3_driver.c, 180 :: 		hal_spiWrite( &tmp, 1 );
0x5238	0xA902    ADD	R1, SP, #8
0x523A	0x4608    MOV	R0, R1
0x523C	0x2101    MOVS	R1, #1
0x523E	0xF7FFFE6B  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 181 :: 		hal_gpio_intSet( 1 );
0x5242	0x2001    MOVS	R0, #1
0x5244	0x4C04    LDR	R4, [PC, #16]
0x5246	0x6824    LDR	R4, [R4, #0]
0x5248	0x47A0    BLX	R4
;__mp3_driver.c, 183 :: 		return 0;
0x524A	0x2000    MOVS	R0, #0
;__mp3_driver.c, 184 :: 		}
L_end_mp3_dataWrite:
0x524C	0xF8DDE000  LDR	LR, [SP, #0]
0x5250	0xB003    ADD	SP, SP, #12
0x5252	0x4770    BX	LR
0x5254	0x07A81FFF  	__mp3_driver_hal_gpio_anGet+0
0x5258	0x07AC1FFF  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 1013 :: 		
0x59A8	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1020 :: 		
0x59AA	0xB672    CPSID	i
;__Lib_System.c, 1022 :: 		
0x59AC	0x4897    LDR	R0, [PC, #604]
0x59AE	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1023 :: 		
0x59B0	0x4897    LDR	R0, [PC, #604]
0x59B2	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1024 :: 		
0x59B4	0x4897    LDR	R0, [PC, #604]
0x59B6	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1025 :: 		
0x59B8	0x4897    LDR	R0, [PC, #604]
0x59BA	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1026 :: 		
0x59BC	0x4897    LDR	R0, [PC, #604]
0x59BE	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1027 :: 		
0x59C0	0x4897    LDR	R0, [PC, #604]
0x59C2	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1028 :: 		
0x59C4	0x4897    LDR	R0, [PC, #604]
0x59C6	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1029 :: 		
0x59C8	0x4897    LDR	R0, [PC, #604]
0x59CA	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1030 :: 		
0x59CC	0x4897    LDR	R0, [PC, #604]
0x59CE	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1031 :: 		
0x59D0	0x4897    LDR	R0, [PC, #604]
0x59D2	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1032 :: 		
0x59D4	0x4897    LDR	R0, [PC, #604]
0x59D6	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1033 :: 		
0x59D8	0x4897    LDR	R0, [PC, #604]
0x59DA	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1034 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x59DC	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1035 :: 		
0x59DE	0x4898    LDR	R0, [PC, #608]
0x59E0	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1037 :: 		
0x59E2	0x4898    LDR	R0, [PC, #608]
0x59E4	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1039 :: 		
0x59E6	0x980D    LDR	R0, [SP, #52]
0x59E8	0xF0000007  AND	R0, R0, #7
0x59EC	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1042 :: 		
0x59EE	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x59F2	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1045 :: 		
0x59F4	0xF24C5020  MOVW	R0, #50464
0x59F8	0x4993    LDR	R1, [PC, #588]
0x59FA	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1047 :: 		
0x59FC	0xF64D1028  MOVW	R0, #55592
0x5A00	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1054 :: 		
0x5A02	0xF24011D2  MOVW	R1, #466
0x5A06	0x4891    LDR	R0, [PC, #580]
0x5A08	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1055 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1059 :: 		
0x5A0A	0x4891    LDR	R0, [PC, #580]
0x5A0C	0x7800    LDRB	R0, [R0, #0]
0x5A0E	0xF0000001  AND	R0, R0, #1
0x5A12	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1061 :: 		
0x5A14	0x488F    LDR	R0, [PC, #572]
0x5A16	0x7800    LDRB	R0, [R0, #0]
0x5A18	0xF0000008  AND	R0, R0, #8
0x5A1C	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC234
;__Lib_System.c, 1063 :: 		
0x5A1E	0x498D    LDR	R1, [PC, #564]
0x5A20	0x7808    LDRB	R0, [R1, #0]
0x5A22	0xF0400008  ORR	R0, R0, #8
0x5A26	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1064 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1065 :: 		
0x5A28	0xE021    B	L___Lib_System_InitialSetUpRCCRCC235
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1068 :: 		
0x5A2A	0x488B    LDR	R0, [PC, #556]
0x5A2C	0x6800    LDR	R0, [R0, #0]
0x5A2E	0xF0405100  ORR	R1, R0, #536870912
0x5A32	0x4889    LDR	R0, [PC, #548]
0x5A34	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
0x5A36	0x4889    LDR	R0, [PC, #548]
0x5A38	0x6800    LDR	R0, [R0, #0]
0x5A3A	0xF4007080  AND	R0, R0, #256
0x5A3E	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1071 :: 		
0x5A40	0x4886    LDR	R0, [PC, #536]
0x5A42	0x6801    LDR	R1, [R0, #0]
0x5A44	0xF46F5070  MVN	R0, #15360
0x5A48	0xEA010000  AND	R0, R1, R0, LSL #0
0x5A4C	0xF4407140  ORR	R1, R0, #768
0x5A50	0x4882    LDR	R0, [PC, #520]
0x5A52	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
0x5A54	0x4881    LDR	R0, [PC, #516]
0x5A56	0x6800    LDR	R0, [R0, #0]
0x5A58	0xF4407180  ORR	R1, R0, #256
0x5A5C	0x487F    LDR	R0, [PC, #508]
0x5A5E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1073 :: 		
0x5A60	0x487E    LDR	R0, [PC, #504]
0x5A62	0x6801    LDR	R1, [R0, #0]
0x5A64	0xF46F7000  MVN	R0, #512
0x5A68	0x4001    ANDS	R1, R0
0x5A6A	0x487C    LDR	R0, [PC, #496]
0x5A6C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC236:
;__Lib_System.c, 1075 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1078 :: 		
0x5A6E	0x21AA    MOVS	R1, #170
0x5A70	0x487B    LDR	R0, [PC, #492]
0x5A72	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x5A74	0x980D    LDR	R0, [SP, #52]
0x5A76	0xF0000010  AND	R0, R0, #16
0x5A7A	0xB960    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC237
;__Lib_System.c, 1082 :: 		
0x5A7C	0x4879    LDR	R0, [PC, #484]
0x5A7E	0x7801    LDRB	R1, [R0, #0]
0x5A80	0xF06F0060  MVN	R0, #96
0x5A84	0x4001    ANDS	R1, R0
0x5A86	0x4877    LDR	R0, [PC, #476]
0x5A88	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1084 :: 		
L___Lib_System_InitialSetUpRCCRCC238:
0x5A8A	0x4877    LDR	R0, [PC, #476]
0x5A8C	0x7800    LDRB	R0, [R0, #0]
0x5A8E	0x2801    CMP	R0, #1
0x5A90	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC239
0x5A92	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC238
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1085 :: 		
0x5A94	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC240
L___Lib_System_InitialSetUpRCCRCC237:
0x5A96	0x980D    LDR	R0, [SP, #52]
0x5A98	0xF0000010  AND	R0, R0, #16
0x5A9C	0xB1C0    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1087 :: 		
0x5A9E	0x990E    LDR	R1, [SP, #56]
0x5AA0	0x4872    LDR	R0, [PC, #456]
0x5AA2	0x4281    CMP	R1, R0
0x5AA4	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC242
;__Lib_System.c, 1089 :: 		
0x5AA6	0x2160    MOVS	R1, #96
0x5AA8	0x486E    LDR	R0, [PC, #440]
0x5AAA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1091 :: 		
L___Lib_System_InitialSetUpRCCRCC243:
0x5AAC	0x486E    LDR	R0, [PC, #440]
0x5AAE	0x7800    LDRB	R0, [R0, #0]
0x5AB0	0x2880    CMP	R0, #128
0x5AB2	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC244
0x5AB4	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC243
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1092 :: 		
0x5AB6	0xE00B    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC242:
;__Lib_System.c, 1093 :: 		
0x5AB8	0x486A    LDR	R0, [PC, #424]
0x5ABA	0x7801    LDRB	R1, [R0, #0]
0x5ABC	0xF06F0060  MVN	R0, #96
0x5AC0	0x4001    ANDS	R1, R0
0x5AC2	0x4868    LDR	R0, [PC, #416]
0x5AC4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1094 :: 		
L___Lib_System_InitialSetUpRCCRCC246:
0x5AC6	0x4868    LDR	R0, [PC, #416]
0x5AC8	0x7800    LDRB	R0, [R0, #0]
0x5ACA	0x2801    CMP	R0, #1
0x5ACC	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC247
0x5ACE	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC246
L___Lib_System_InitialSetUpRCCRCC247:
;__Lib_System.c, 1095 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
;__Lib_System.c, 1096 :: 		
L___Lib_System_InitialSetUpRCCRCC241:
L___Lib_System_InitialSetUpRCCRCC240:
;__Lib_System.c, 1098 :: 		
0x5AD0	0x9904    LDR	R1, [SP, #16]
0x5AD2	0x4867    LDR	R0, [PC, #412]
0x5AD4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1100 :: 		
0x5AD6	0x4867    LDR	R0, [PC, #412]
0x5AD8	0x6801    LDR	R1, [R0, #0]
0x5ADA	0xF46F2040  MVN	R0, #786432
0x5ADE	0x4001    ANDS	R1, R0
0x5AE0	0x9802    LDR	R0, [SP, #8]
0x5AE2	0xF4002040  AND	R0, R0, #786432
0x5AE6	0x4301    ORRS	R1, R0
0x5AE8	0x4862    LDR	R0, [PC, #392]
0x5AEA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1102 :: 		
0x5AEC	0x4862    LDR	R0, [PC, #392]
0x5AEE	0x6801    LDR	R1, [R0, #0]
0x5AF0	0xF46F3040  MVN	R0, #196608
0x5AF4	0x4001    ANDS	R1, R0
0x5AF6	0x9803    LDR	R0, [SP, #12]
0x5AF8	0xF4003040  AND	R0, R0, #196608
0x5AFC	0x4301    ORRS	R1, R0
0x5AFE	0x485E    LDR	R0, [PC, #376]
0x5B00	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1104 :: 		
0x5B02	0x980F    LDR	R0, [SP, #60]
0x5B04	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2125
0x5B06	0x980F    LDR	R0, [SP, #60]
0x5B08	0x2801    CMP	R0, #1
0x5B0A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2124
0x5B0C	0x980F    LDR	R0, [SP, #60]
0x5B0E	0x2802    CMP	R0, #2
0x5B10	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x5B12	0xE061    B	L___Lib_System_InitialSetUpRCCRCC250
L___Lib_System_InitialSetUpRCCRCC2125:
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
;__Lib_System.c, 1106 :: 		
0x5B14	0x9801    LDR	R0, [SP, #4]
0x5B16	0xF0000080  AND	R0, R0, #128
0x5B1A	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x5B1C	0x9808    LDR	R0, [SP, #32]
0x5B1E	0xF0000040  AND	R0, R0, #64
0x5B22	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x5B24	0x980B    LDR	R0, [SP, #44]
0x5B26	0xF0000003  AND	R0, R0, #3
0x5B2A	0x2800    CMP	R0, #0
0x5B2C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2126
0x5B2E	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2120
L___Lib_System_InitialSetUpRCCRCC2127:
L___Lib_System_InitialSetUpRCCRCC2126:
0x5B30	0xE015    B	L___Lib_System_InitialSetUpRCCRCC255
L___Lib_System_InitialSetUpRCCRCC2120:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1108 :: 		
0x5B32	0x4852    LDR	R0, [PC, #328]
0x5B34	0x6800    LDR	R0, [R0, #0]
0x5B36	0xF4407100  ORR	R1, R0, #512
0x5B3A	0x4850    LDR	R0, [PC, #320]
0x5B3C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1110 :: 		
0x5B3E	0x4850    LDR	R0, [PC, #320]
0x5B40	0x6801    LDR	R1, [R0, #0]
0x5B42	0x4850    LDR	R0, [PC, #320]
0x5B44	0x4001    ANDS	R1, R0
0x5B46	0x484E    LDR	R0, [PC, #312]
0x5B48	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
0x5B4A	0x9806    LDR	R0, [SP, #24]
0x5B4C	0xF0000004  AND	R0, R0, #4
0x5B50	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1114 :: 		
0x5B52	0x484D    LDR	R0, [PC, #308]
0x5B54	0x6801    LDR	R1, [R0, #0]
0x5B56	0x484B    LDR	R0, [PC, #300]
0x5B58	0x4001    ANDS	R1, R0
0x5B5A	0x484B    LDR	R0, [PC, #300]
0x5B5C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1115 :: 		
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1116 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1117 :: 		
0x5B5E	0x990A    LDR	R1, [SP, #40]
0x5B60	0x484A    LDR	R0, [PC, #296]
0x5B62	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x5B64	0x9905    LDR	R1, [SP, #20]
0x5B66	0x484A    LDR	R0, [PC, #296]
0x5B68	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1120 :: 		
0x5B6A	0x9805    LDR	R0, [SP, #20]
0x5B6C	0xF0000004  AND	R0, R0, #4
0x5B70	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC257
;__Lib_System.c, 1121 :: 		
L___Lib_System_InitialSetUpRCCRCC258:
0x5B72	0x4848    LDR	R0, [PC, #288]
0x5B74	0x7800    LDRB	R0, [R0, #0]
0x5B76	0xF0000010  AND	R0, R0, #16
0x5B7A	0x2800    CMP	R0, #0
0x5B7C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC259
;__Lib_System.c, 1122 :: 		
0x5B7E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC258
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1123 :: 		
0x5B80	0xE005    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC257:
;__Lib_System.c, 1124 :: 		
L___Lib_System_InitialSetUpRCCRCC261:
0x5B82	0x4844    LDR	R0, [PC, #272]
0x5B84	0x7800    LDRB	R0, [R0, #0]
0x5B86	0xF0000010  AND	R0, R0, #16
0x5B8A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1125 :: 		
0x5B8C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC261
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1126 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
;__Lib_System.c, 1127 :: 		
0x5B8E	0x4842    LDR	R0, [PC, #264]
0x5B90	0x7800    LDRB	R0, [R0, #0]
0x5B92	0xF00001BF  AND	R1, R0, #191
0x5B96	0xB2C9    UXTB	R1, R1
0x5B98	0x9806    LDR	R0, [SP, #24]
0x5B9A	0xF00000FD  AND	R0, R0, #253
0x5B9E	0x4301    ORRS	R1, R0
0x5BA0	0x483D    LDR	R0, [PC, #244]
0x5BA2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x5BA4	0x9807    LDR	R0, [SP, #28]
0x5BA6	0xF00001E0  AND	R1, R0, #224
0x5BAA	0x483C    LDR	R0, [PC, #240]
0x5BAC	0x7800    LDRB	R0, [R0, #0]
0x5BAE	0xF000001F  AND	R0, R0, #31
0x5BB2	0x4301    ORRS	R1, R0
0x5BB4	0x4839    LDR	R0, [PC, #228]
0x5BB6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1129 :: 		
0x5BB8	0x9901    LDR	R1, [SP, #4]
0x5BBA	0x4839    LDR	R0, [PC, #228]
0x5BBC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1130 :: 		
0x5BBE	0x990B    LDR	R1, [SP, #44]
0x5BC0	0x4838    LDR	R0, [PC, #224]
0x5BC2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1131 :: 		
0x5BC4	0x980F    LDR	R0, [SP, #60]
0x5BC6	0x2802    CMP	R0, #2
0x5BC8	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC263
;__Lib_System.c, 1133 :: 		
0x5BCA	0x4833    LDR	R0, [PC, #204]
0x5BCC	0x7800    LDRB	R0, [R0, #0]
0x5BCE	0xF0400102  ORR	R1, R0, #2
0x5BD2	0x4831    LDR	R0, [PC, #196]
0x5BD4	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1135 :: 		
0x5BD6	0xE0B8    B	L___Lib_System_InitialSetUpRCCRCC264
L___Lib_System_InitialSetUpRCCRCC250:
;__Lib_System.c, 1137 :: 		
0x5BD8	0x9801    LDR	R0, [SP, #4]
0x5BDA	0xF0000080  AND	R0, R0, #128
0x5BDE	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
0x5BE0	0x980B    LDR	R0, [SP, #44]
0x5BE2	0xF0000003  AND	R0, R0, #3
0x5BE6	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x5BE8	0xE065    B	L___Lib_System_InitialSetUpRCCRCC267
L___Lib_System_InitialSetUpRCCRCC2130:
L___Lib_System_InitialSetUpRCCRCC2129:
;__Lib_System.c, 1139 :: 		
0x5BEA	0x4824    LDR	R0, [PC, #144]
0x5BEC	0x6800    LDR	R0, [R0, #0]
0x5BEE	0xF4407100  ORR	R1, R0, #512
0x5BF2	0x4822    LDR	R0, [PC, #136]
0x5BF4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1141 :: 		
0x5BF6	0x4822    LDR	R0, [PC, #136]
0x5BF8	0x6801    LDR	R1, [R0, #0]
0x5BFA	0x4822    LDR	R0, [PC, #136]
0x5BFC	0x4001    ANDS	R1, R0
0x5BFE	0x4820    LDR	R0, [PC, #128]
0x5C00	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1142 :: 		
0x5C02	0x9806    LDR	R0, [SP, #24]
0x5C04	0xF0000004  AND	R0, R0, #4
0x5C08	0xF000B84E  B	#156
0x5C0C	0x00000000  	#0
0x5C10	0x0000000C  	#786432
0x5C14	0x00000001  	#65536
0x5C18	0x00000114  	#18087936
0x5C1C	0x00220000  	#34
0x5C20	0x00240000  	#36
0x5C24	0x00000000  	#0
0x5C28	0x00020000  	#2
0x5C2C	0x00460000  	#70
0x5C30	0x00000000  	#0
0x5C34	0x00000000  	#0
0x5C38	0x00000000  	#0
0x5C3C	0x00000000  	#0
0x5C40	0x00070000  	#7
0x5C44	0xD4C00001  	#120000
0x5C48	0x200E4005  	#1074077710
0x5C4C	0x20004005  	#1074077696
0x5C50	0xF0004007  	#1074262016
0x5C54	0xD0024007  	#1074253826
0x5C58	0x803C4004  	SIM_SCGC6+0
0x5C5C	0xD0104003  	RTC_CR+0
0x5C60	0xE0004007  	SMC_PMPROT+0
0x5C64	0xE0014007  	SMC_PMCTRL+0
0x5C68	0xE0034007  	SMC_PMSTAT+0
0x5C6C	0x38800001  	#80000
0x5C70	0x80444004  	SIM_CLKDIV1+0
0x5C74	0x70004004  	SIM_SOPT1+0
0x5C78	0x80044004  	SIM_SOPT2+0
0x5C7C	0x80384004  	SIM_SCGC5+0
0x5C80	0x90484004  	PORTA_PCR18+0
0x5C84	0xF8FFFEFF  	#-16779009
0x5C88	0x904C4004  	PORTA_PCR19+0
0x5C8C	0x40084006  	MCG_SC+0
0x5C90	0x40004006  	MCG_C1+0
0x5C94	0x40064006  	MCG_S+0
0x5C98	0x40014006  	MCG_C2+0
0x5C9C	0x40034006  	MCG_C4+0
0x5CA0	0x50004006  	OSC_CR+0
0x5CA4	0x400C4006  	MCG_C7+0
0x5CA8	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1145 :: 		
0x5CAA	0x487A    LDR	R0, [PC, #488]
0x5CAC	0x6801    LDR	R1, [R0, #0]
0x5CAE	0x487A    LDR	R0, [PC, #488]
0x5CB0	0x4001    ANDS	R1, R0
0x5CB2	0x4878    LDR	R0, [PC, #480]
0x5CB4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1147 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1148 :: 		
0x5CB6	0x990A    LDR	R1, [SP, #40]
0x5CB8	0x4878    LDR	R0, [PC, #480]
0x5CBA	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1149 :: 		
0x5CBC	0x4878    LDR	R0, [PC, #480]
0x5CBE	0x7800    LDRB	R0, [R0, #0]
0x5CC0	0xF00001BF  AND	R1, R0, #191
0x5CC4	0xB2C9    UXTB	R1, R1
0x5CC6	0x9806    LDR	R0, [SP, #24]
0x5CC8	0xF00000FD  AND	R0, R0, #253
0x5CCC	0x4301    ORRS	R1, R0
0x5CCE	0x4874    LDR	R0, [PC, #464]
0x5CD0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1150 :: 		
0x5CD2	0x9901    LDR	R1, [SP, #4]
0x5CD4	0x4873    LDR	R0, [PC, #460]
0x5CD6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x5CD8	0x990B    LDR	R1, [SP, #44]
0x5CDA	0x4873    LDR	R0, [PC, #460]
0x5CDC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x5CDE	0x980F    LDR	R0, [SP, #60]
0x5CE0	0x2807    CMP	R0, #7
0x5CE2	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC269
;__Lib_System.c, 1153 :: 		
0x5CE4	0x9805    LDR	R0, [SP, #20]
0x5CE6	0xF0400180  ORR	R1, R0, #128
0x5CEA	0x4870    LDR	R0, [PC, #448]
0x5CEC	0x7001    STRB	R1, [R0, #0]
0x5CEE	0xE002    B	L___Lib_System_InitialSetUpRCCRCC270
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1155 :: 		
0x5CF0	0x9905    LDR	R1, [SP, #20]
0x5CF2	0x486E    LDR	R0, [PC, #440]
0x5CF4	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC270:
;__Lib_System.c, 1157 :: 		
0x5CF6	0x9806    LDR	R0, [SP, #24]
0x5CF8	0xF0000004  AND	R0, R0, #4
0x5CFC	0xB148    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2132
0x5CFE	0x980B    LDR	R0, [SP, #44]
0x5D00	0xF0000003  AND	R0, R0, #3
0x5D04	0xB928    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
L___Lib_System_InitialSetUpRCCRCC2118:
;__Lib_System.c, 1158 :: 		
L___Lib_System_InitialSetUpRCCRCC274:
0x5D06	0x486A    LDR	R0, [PC, #424]
0x5D08	0x7800    LDRB	R0, [R0, #0]
0x5D0A	0xF0000002  AND	R0, R0, #2
0x5D0E	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1159 :: 		
0x5D10	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC274
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1157 :: 		
L___Lib_System_InitialSetUpRCCRCC2132:
L___Lib_System_InitialSetUpRCCRCC2131:
;__Lib_System.c, 1162 :: 		
0x5D12	0x9805    LDR	R0, [SP, #20]
0x5D14	0xF0000004  AND	R0, R0, #4
0x5D18	0xB138    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC276
;__Lib_System.c, 1163 :: 		
L___Lib_System_InitialSetUpRCCRCC277:
0x5D1A	0x4865    LDR	R0, [PC, #404]
0x5D1C	0x7800    LDRB	R0, [R0, #0]
0x5D1E	0xF0000010  AND	R0, R0, #16
0x5D22	0x2800    CMP	R0, #0
0x5D24	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC278
;__Lib_System.c, 1164 :: 		
0x5D26	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC277
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1165 :: 		
0x5D28	0xE005    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC276:
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC280:
0x5D2A	0x4861    LDR	R0, [PC, #388]
0x5D2C	0x7800    LDRB	R0, [R0, #0]
0x5D2E	0xF0000010  AND	R0, R0, #16
0x5D32	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1167 :: 		
0x5D34	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC280
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1168 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
;__Lib_System.c, 1169 :: 		
0x5D36	0x9807    LDR	R0, [SP, #28]
0x5D38	0xF00001E0  AND	R1, R0, #224
0x5D3C	0x485D    LDR	R0, [PC, #372]
0x5D3E	0x7800    LDRB	R0, [R0, #0]
0x5D40	0xF000001F  AND	R0, R0, #31
0x5D44	0x4301    ORRS	R1, R0
0x5D46	0x485B    LDR	R0, [PC, #364]
0x5D48	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC264:
;__Lib_System.c, 1174 :: 		
0x5D4A	0x9808    LDR	R0, [SP, #32]
0x5D4C	0xF00001BF  AND	R1, R0, #191
0x5D50	0x4859    LDR	R0, [PC, #356]
0x5D52	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x5D54	0x9809    LDR	R0, [SP, #36]
0x5D56	0xF00001BF  AND	R1, R0, #191
0x5D5A	0x4858    LDR	R0, [PC, #352]
0x5D5C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x5D5E	0x9808    LDR	R0, [SP, #32]
0x5D60	0xF0000040  AND	R0, R0, #64
0x5D64	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1178 :: 		
0x5D66	0x4854    LDR	R0, [PC, #336]
0x5D68	0x7800    LDRB	R0, [R0, #0]
0x5D6A	0xF0400140  ORR	R1, R0, #64
0x5D6E	0x4852    LDR	R0, [PC, #328]
0x5D70	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1179 :: 		
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1182 :: 		
0x5D72	0x980F    LDR	R0, [SP, #60]
0x5D74	0x2805    CMP	R0, #5
0x5D76	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC283
;__Lib_System.c, 1183 :: 		
0x5D78	0x4849    LDR	R0, [PC, #292]
0x5D7A	0x7800    LDRB	R0, [R0, #0]
0x5D7C	0xF0400102  ORR	R1, R0, #2
0x5D80	0x4847    LDR	R0, [PC, #284]
0x5D82	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1184 :: 		
0x5D84	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC284
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1185 :: 		
0x5D86	0x980F    LDR	R0, [SP, #60]
0x5D88	0x2806    CMP	R0, #6
0x5D8A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x5D8C	0x980F    LDR	R0, [SP, #60]
0x5D8E	0x2807    CMP	R0, #7
0x5D90	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x5D92	0xE014    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC2134:
L___Lib_System_InitialSetUpRCCRCC2133:
;__Lib_System.c, 1186 :: 		
0x5D94	0x4849    LDR	R0, [PC, #292]
0x5D96	0x7800    LDRB	R0, [R0, #0]
0x5D98	0xF0400140  ORR	R1, R0, #64
0x5D9C	0x4847    LDR	R0, [PC, #284]
0x5D9E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1187 :: 		
L___Lib_System_InitialSetUpRCCRCC288:
0x5DA0	0x4843    LDR	R0, [PC, #268]
0x5DA2	0x7800    LDRB	R0, [R0, #0]
0x5DA4	0xF0000040  AND	R0, R0, #64
0x5DA8	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1188 :: 		
0x5DAA	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC288
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1189 :: 		
0x5DAC	0x980F    LDR	R0, [SP, #60]
0x5DAE	0x2807    CMP	R0, #7
0x5DB0	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC290
;__Lib_System.c, 1191 :: 		
0x5DB2	0x483E    LDR	R0, [PC, #248]
0x5DB4	0x7800    LDRB	R0, [R0, #0]
0x5DB6	0xF000013F  AND	R1, R0, #63
0x5DBA	0x483C    LDR	R0, [PC, #240]
0x5DBC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC290:
;__Lib_System.c, 1193 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
L___Lib_System_InitialSetUpRCCRCC284:
;__Lib_System.c, 1195 :: 		
0x5DBE	0x980F    LDR	R0, [SP, #60]
0x5DC0	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2136
0x5DC2	0x980F    LDR	R0, [SP, #60]
0x5DC4	0x2803    CMP	R0, #3
0x5DC6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2135
0x5DC8	0xE02C    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC2136:
L___Lib_System_InitialSetUpRCCRCC2135:
;__Lib_System.c, 1197 :: 		
L___Lib_System_InitialSetUpRCCRCC294:
0x5DCA	0x4839    LDR	R0, [PC, #228]
0x5DCC	0x7800    LDRB	R0, [R0, #0]
0x5DCE	0xF000000C  AND	R0, R0, #12
0x5DD2	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC295
;__Lib_System.c, 1198 :: 		
0x5DD4	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC294
L___Lib_System_InitialSetUpRCCRCC295:
;__Lib_System.c, 1200 :: 		
0x5DD6	0x483A    LDR	R0, [PC, #232]
0x5DD8	0x6800    LDR	R0, [R0, #0]
0x5DDA	0xF0400101  ORR	R1, R0, #1
0x5DDE	0x4838    LDR	R0, [PC, #224]
0x5DE0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1201 :: 		
0x5DE2	0xF04F0100  MOV	R1, #0
0x5DE6	0x4837    LDR	R0, [PC, #220]
0x5DE8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1202 :: 		
0x5DEA	0xF04F0180  MOV	R1, #128
0x5DEE	0x4836    LDR	R0, [PC, #216]
0x5DF0	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1203 :: 		
0x5DF2	0xF04F0105  MOV	R1, #5
0x5DF6	0x4835    LDR	R0, [PC, #212]
0x5DF8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1204 :: 		
0x5DFA	0xF04F0101  MOV	R1, #1
0x5DFE	0x4832    LDR	R0, [PC, #200]
0x5E00	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L___Lib_System_InitialSetUpRCCRCC296:
0x5E02	0x4831    LDR	R0, [PC, #196]
0x5E04	0x6800    LDR	R0, [R0, #0]
0x5E06	0xF0000080  AND	R0, R0, #128
0x5E0A	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC297
;__Lib_System.c, 1206 :: 		
0x5E0C	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC296
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1207 :: 		
0x5E0E	0x2100    MOVS	R1, #0
0x5E10	0x482D    LDR	R0, [PC, #180]
0x5E12	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1208 :: 		
0x5E14	0x482A    LDR	R0, [PC, #168]
0x5E16	0x6801    LDR	R1, [R0, #0]
0x5E18	0xF06F0001  MVN	R0, #1
0x5E1C	0x4001    ANDS	R1, R0
0x5E1E	0x4828    LDR	R0, [PC, #160]
0x5E20	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1209 :: 		
0x5E22	0xE02A    B	L___Lib_System_InitialSetUpRCCRCC298
L___Lib_System_InitialSetUpRCCRCC293:
;__Lib_System.c, 1210 :: 		
0x5E24	0x980F    LDR	R0, [SP, #60]
0x5E26	0x2801    CMP	R0, #1
0x5E28	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x5E2A	0x980F    LDR	R0, [SP, #60]
0x5E2C	0x2802    CMP	R0, #2
0x5E2E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x5E30	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2138:
L___Lib_System_InitialSetUpRCCRCC2137:
;__Lib_System.c, 1211 :: 		
L___Lib_System_InitialSetUpRCCRCC2102:
0x5E32	0x481F    LDR	R0, [PC, #124]
0x5E34	0x7800    LDRB	R0, [R0, #0]
0x5E36	0xF000000C  AND	R0, R0, #12
0x5E3A	0x2804    CMP	R0, #4
0x5E3C	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2103
;__Lib_System.c, 1212 :: 		
0x5E3E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2102
L___Lib_System_InitialSetUpRCCRCC2103:
;__Lib_System.c, 1213 :: 		
0x5E40	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC2104
L___Lib_System_InitialSetUpRCCRCC2101:
;__Lib_System.c, 1214 :: 		
0x5E42	0x980F    LDR	R0, [SP, #60]
0x5E44	0x2804    CMP	R0, #4
0x5E46	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2141
0x5E48	0x980F    LDR	R0, [SP, #60]
0x5E4A	0x2806    CMP	R0, #6
0x5E4C	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x5E4E	0x980F    LDR	R0, [SP, #60]
0x5E50	0x2805    CMP	R0, #5
0x5E52	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x5E54	0xE007    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2141:
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
;__Lib_System.c, 1215 :: 		
L___Lib_System_InitialSetUpRCCRCC2108:
0x5E56	0x4816    LDR	R0, [PC, #88]
0x5E58	0x7800    LDRB	R0, [R0, #0]
0x5E5A	0xF000000C  AND	R0, R0, #12
0x5E5E	0x2808    CMP	R0, #8
0x5E60	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2109
;__Lib_System.c, 1216 :: 		
0x5E62	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2108
L___Lib_System_InitialSetUpRCCRCC2109:
;__Lib_System.c, 1217 :: 		
0x5E64	0xE009    B	L___Lib_System_InitialSetUpRCCRCC2110
L___Lib_System_InitialSetUpRCCRCC2107:
;__Lib_System.c, 1218 :: 		
0x5E66	0x980F    LDR	R0, [SP, #60]
0x5E68	0x2807    CMP	R0, #7
0x5E6A	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC2111
;__Lib_System.c, 1219 :: 		
L___Lib_System_InitialSetUpRCCRCC2112:
0x5E6C	0x4810    LDR	R0, [PC, #64]
0x5E6E	0x7800    LDRB	R0, [R0, #0]
0x5E70	0xF000000C  AND	R0, R0, #12
0x5E74	0x280C    CMP	R0, #12
0x5E76	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2113
;__Lib_System.c, 1220 :: 		
0x5E78	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC2112
L___Lib_System_InitialSetUpRCCRCC2113:
;__Lib_System.c, 1221 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2104:
L___Lib_System_InitialSetUpRCCRCC298:
;__Lib_System.c, 1231 :: 		
0x5E7A	0x4815    LDR	R0, [PC, #84]
0x5E7C	0x6801    LDR	R1, [R0, #0]
0x5E7E	0xF06F000F  MVN	R0, #15
0x5E82	0x4001    ANDS	R1, R0
0x5E84	0x980C    LDR	R0, [SP, #48]
0x5E86	0xF000000F  AND	R0, R0, #15
0x5E8A	0x4301    ORRS	R1, R0
0x5E8C	0x4810    LDR	R0, [PC, #64]
0x5E8E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1232 :: 		
L_end_InitialSetUpRCCRCC2:
0x5E90	0xB010    ADD	SP, SP, #64
0x5E92	0x4770    BX	LR
0x5E94	0x904C4004  	PORTA_PCR19+0
0x5E98	0xF8FFFEFF  	#-16779009
0x5E9C	0x40084006  	MCG_SC+0
0x5EA0	0x40014006  	MCG_C2+0
0x5EA4	0x50004006  	OSC_CR+0
0x5EA8	0x400C4006  	MCG_C7+0
0x5EAC	0x40004006  	MCG_C1+0
0x5EB0	0x40064006  	MCG_S+0
0x5EB4	0x40034006  	MCG_C4+0
0x5EB8	0x40044006  	MCG_C5+0
0x5EBC	0x40054006  	MCG_C6+0
0x5EC0	0x80384004  	SIM_SCGC5+0
0x5EC4	0x00084004  	LPTMR0_CMR+0
0x5EC8	0x00004004  	LPTMR0_CSR+0
0x5ECC	0x00044004  	LPTMR0_PSR+0
0x5ED0	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 973 :: 		
0x5970	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 974 :: 		
0x5972	0x4902    LDR	R1, [PC, #8]
0x5974	0x4802    LDR	R0, [PC, #8]
0x5976	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 975 :: 		
L_end_InitialSetUpFosc:
0x5978	0xB001    ADD	SP, SP, #4
0x597A	0x4770    BX	LR
0x597C	0xD4C00001  	#120000
0x5980	0x04981FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 553 :: 		
0x593C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 554 :: 		
L___GenExcept28:
0x593E	0xE7FE    B	L___GenExcept28
;__Lib_System.c, 555 :: 		
L_end___GenExcept:
0x5940	0xB001    ADD	SP, SP, #4
0x5942	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 586 :: 		
0x5944	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 587 :: 		
0x5946	0xB672    CPSID	i
;__Lib_System.c, 588 :: 		
0x5948	0x4908    LDR	R1, [PC, #32]
0x594A	0x6808    LDR	R0, [R1, #0]
0x594C	0xF4400070  ORR	R0, R0, #15728640
0x5950	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 589 :: 		
0x5952	0xBF00    NOP
;__Lib_System.c, 590 :: 		
0x5954	0xBF00    NOP
;__Lib_System.c, 591 :: 		
0x5956	0xBF00    NOP
;__Lib_System.c, 592 :: 		
0x5958	0xBF00    NOP
;__Lib_System.c, 594 :: 		
0x595A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System.c, 595 :: 		
0x595E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System.c, 596 :: 		
0x5962	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System.c, 597 :: 		
0x5966	0xB662    CPSIE	i
;__Lib_System.c, 598 :: 		
L_end___EnableFPU:
0x5968	0xB001    ADD	SP, SP, #4
0x596A	0x4770    BX	LR
0x596C	0xED88E000  	#3758157192
; end of ___EnableFPU
0x6448	0xB500    PUSH	(R14)
0x644A	0xF8DFB024  LDR	R11, [PC, #36]
0x644E	0xF8DFA024  LDR	R10, [PC, #36]
0x6452	0xF8DFC024  LDR	R12, [PC, #36]
0x6456	0xF7FFFA67  BL	22824
0x645A	0xF8DFB020  LDR	R11, [PC, #32]
0x645E	0xF8DFA020  LDR	R10, [PC, #32]
0x6462	0xF8DFC020  LDR	R12, [PC, #32]
0x6466	0xF7FFFA5F  BL	22824
0x646A	0xBD00    POP	(R15)
0x646C	0x4770    BX	LR
0x646E	0xBF00    NOP
0x6470	0x00001FFF  	#536805376
0x6474	0x025B1FFF  	#536805979
0x6478	0x5ED40000  	#24276
0x647C	0x025C1FFF  	#536805980
0x6480	0x02901FFF  	#536806032
0x6484	0x63EC0000  	#25580
0x64E4	0xB500    PUSH	(R14)
0x64E6	0xF8DFB010  LDR	R11, [PC, #16]
0x64EA	0xF8DFA010  LDR	R10, [PC, #16]
0x64EE	0xF7FFF90B  BL	22280
0x64F2	0xBD00    POP	(R15)
0x64F4	0x4770    BX	LR
0x64F6	0xBF00    NOP
0x64F8	0x00001FFF  	#536805376
0x64FC	0x07C01FFF  	#536807360
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;Click_MP3_KINETIS.c,0 :: ?ICS?lstr1_Click_MP3_KINETIS [26]
0x5ED4	0x2D2D2D20 ;?ICS?lstr1_Click_MP3_KINETIS+0
0x5ED8	0x636D4D20 ;?ICS?lstr1_Click_MP3_KINETIS+4
0x5EDC	0x41462820 ;?ICS?lstr1_Click_MP3_KINETIS+8
0x5EE0	0x69202954 ;?ICS?lstr1_Click_MP3_KINETIS+12
0x5EE4	0x2074696E ;?ICS?lstr1_Click_MP3_KINETIS+16
0x5EE8	0x72617473 ;?ICS?lstr1_Click_MP3_KINETIS+20
0x5EEC	0x0074 ;?ICS?lstr1_Click_MP3_KINETIS+24
; end of ?ICS?lstr1_Click_MP3_KINETIS
;Click_MP3_KINETIS.c,0 :: ?ICS_mp3_filename [512]
0x5EEE	0x6E756F73 ;?ICS_mp3_filename+0
0x5EF2	0x706D2E64 ;?ICS_mp3_filename+4
0x5EF6	0x00000033 ;?ICS_mp3_filename+8
0x5EFA	0x00000000 ;?ICS_mp3_filename+12
0x5EFE	0x00000000 ;?ICS_mp3_filename+16
0x5F02	0x00000000 ;?ICS_mp3_filename+20
0x5F06	0x00000000 ;?ICS_mp3_filename+24
0x5F0A	0x00000000 ;?ICS_mp3_filename+28
0x5F0E	0x00000000 ;?ICS_mp3_filename+32
0x5F12	0x00000000 ;?ICS_mp3_filename+36
0x5F16	0x00000000 ;?ICS_mp3_filename+40
0x5F1A	0x00000000 ;?ICS_mp3_filename+44
0x5F1E	0x00000000 ;?ICS_mp3_filename+48
0x5F22	0x00000000 ;?ICS_mp3_filename+52
0x5F26	0x00000000 ;?ICS_mp3_filename+56
0x5F2A	0x00000000 ;?ICS_mp3_filename+60
0x5F2E	0x00000000 ;?ICS_mp3_filename+64
0x5F32	0x00000000 ;?ICS_mp3_filename+68
0x5F36	0x00000000 ;?ICS_mp3_filename+72
0x5F3A	0x00000000 ;?ICS_mp3_filename+76
0x5F3E	0x00000000 ;?ICS_mp3_filename+80
0x5F42	0x00000000 ;?ICS_mp3_filename+84
0x5F46	0x00000000 ;?ICS_mp3_filename+88
0x5F4A	0x00000000 ;?ICS_mp3_filename+92
0x5F4E	0x00000000 ;?ICS_mp3_filename+96
0x5F52	0x00000000 ;?ICS_mp3_filename+100
0x5F56	0x00000000 ;?ICS_mp3_filename+104
0x5F5A	0x00000000 ;?ICS_mp3_filename+108
0x5F5E	0x00000000 ;?ICS_mp3_filename+112
0x5F62	0x00000000 ;?ICS_mp3_filename+116
0x5F66	0x00000000 ;?ICS_mp3_filename+120
0x5F6A	0x00000000 ;?ICS_mp3_filename+124
0x5F6E	0x00000000 ;?ICS_mp3_filename+128
0x5F72	0x00000000 ;?ICS_mp3_filename+132
0x5F76	0x00000000 ;?ICS_mp3_filename+136
0x5F7A	0x00000000 ;?ICS_mp3_filename+140
0x5F7E	0x00000000 ;?ICS_mp3_filename+144
0x5F82	0x00000000 ;?ICS_mp3_filename+148
0x5F86	0x00000000 ;?ICS_mp3_filename+152
0x5F8A	0x00000000 ;?ICS_mp3_filename+156
0x5F8E	0x00000000 ;?ICS_mp3_filename+160
0x5F92	0x00000000 ;?ICS_mp3_filename+164
0x5F96	0x00000000 ;?ICS_mp3_filename+168
0x5F9A	0x00000000 ;?ICS_mp3_filename+172
0x5F9E	0x00000000 ;?ICS_mp3_filename+176
0x5FA2	0x00000000 ;?ICS_mp3_filename+180
0x5FA6	0x00000000 ;?ICS_mp3_filename+184
0x5FAA	0x00000000 ;?ICS_mp3_filename+188
0x5FAE	0x00000000 ;?ICS_mp3_filename+192
0x5FB2	0x00000000 ;?ICS_mp3_filename+196
0x5FB6	0x00000000 ;?ICS_mp3_filename+200
0x5FBA	0x00000000 ;?ICS_mp3_filename+204
0x5FBE	0x00000000 ;?ICS_mp3_filename+208
0x5FC2	0x00000000 ;?ICS_mp3_filename+212
0x5FC6	0x00000000 ;?ICS_mp3_filename+216
0x5FCA	0x00000000 ;?ICS_mp3_filename+220
0x5FCE	0x00000000 ;?ICS_mp3_filename+224
0x5FD2	0x00000000 ;?ICS_mp3_filename+228
0x5FD6	0x00000000 ;?ICS_mp3_filename+232
0x5FDA	0x00000000 ;?ICS_mp3_filename+236
0x5FDE	0x00000000 ;?ICS_mp3_filename+240
0x5FE2	0x00000000 ;?ICS_mp3_filename+244
0x5FE6	0x00000000 ;?ICS_mp3_filename+248
0x5FEA	0x00000000 ;?ICS_mp3_filename+252
0x5FEE	0x00000000 ;?ICS_mp3_filename+256
0x5FF2	0x00000000 ;?ICS_mp3_filename+260
0x5FF6	0x00000000 ;?ICS_mp3_filename+264
0x5FFA	0x00000000 ;?ICS_mp3_filename+268
0x5FFE	0x00000000 ;?ICS_mp3_filename+272
0x6002	0x00000000 ;?ICS_mp3_filename+276
0x6006	0x00000000 ;?ICS_mp3_filename+280
0x600A	0x00000000 ;?ICS_mp3_filename+284
0x600E	0x00000000 ;?ICS_mp3_filename+288
0x6012	0x00000000 ;?ICS_mp3_filename+292
0x6016	0x00000000 ;?ICS_mp3_filename+296
0x601A	0x00000000 ;?ICS_mp3_filename+300
0x601E	0x00000000 ;?ICS_mp3_filename+304
0x6022	0x00000000 ;?ICS_mp3_filename+308
0x6026	0x00000000 ;?ICS_mp3_filename+312
0x602A	0x00000000 ;?ICS_mp3_filename+316
0x602E	0x00000000 ;?ICS_mp3_filename+320
0x6032	0x00000000 ;?ICS_mp3_filename+324
0x6036	0x00000000 ;?ICS_mp3_filename+328
0x603A	0x00000000 ;?ICS_mp3_filename+332
0x603E	0x00000000 ;?ICS_mp3_filename+336
0x6042	0x00000000 ;?ICS_mp3_filename+340
0x6046	0x00000000 ;?ICS_mp3_filename+344
0x604A	0x00000000 ;?ICS_mp3_filename+348
0x604E	0x00000000 ;?ICS_mp3_filename+352
0x6052	0x00000000 ;?ICS_mp3_filename+356
0x6056	0x00000000 ;?ICS_mp3_filename+360
0x605A	0x00000000 ;?ICS_mp3_filename+364
0x605E	0x00000000 ;?ICS_mp3_filename+368
0x6062	0x00000000 ;?ICS_mp3_filename+372
0x6066	0x00000000 ;?ICS_mp3_filename+376
0x606A	0x00000000 ;?ICS_mp3_filename+380
0x606E	0x00000000 ;?ICS_mp3_filename+384
0x6072	0x00000000 ;?ICS_mp3_filename+388
0x6076	0x00000000 ;?ICS_mp3_filename+392
0x607A	0x00000000 ;?ICS_mp3_filename+396
0x607E	0x00000000 ;?ICS_mp3_filename+400
0x6082	0x00000000 ;?ICS_mp3_filename+404
0x6086	0x00000000 ;?ICS_mp3_filename+408
0x608A	0x00000000 ;?ICS_mp3_filename+412
0x608E	0x00000000 ;?ICS_mp3_filename+416
0x6092	0x00000000 ;?ICS_mp3_filename+420
0x6096	0x00000000 ;?ICS_mp3_filename+424
0x609A	0x00000000 ;?ICS_mp3_filename+428
0x609E	0x00000000 ;?ICS_mp3_filename+432
0x60A2	0x00000000 ;?ICS_mp3_filename+436
0x60A6	0x00000000 ;?ICS_mp3_filename+440
0x60AA	0x00000000 ;?ICS_mp3_filename+444
0x60AE	0x00000000 ;?ICS_mp3_filename+448
0x60B2	0x00000000 ;?ICS_mp3_filename+452
0x60B6	0x00000000 ;?ICS_mp3_filename+456
0x60BA	0x00000000 ;?ICS_mp3_filename+460
0x60BE	0x00000000 ;?ICS_mp3_filename+464
0x60C2	0x00000000 ;?ICS_mp3_filename+468
0x60C6	0x00000000 ;?ICS_mp3_filename+472
0x60CA	0x00000000 ;?ICS_mp3_filename+476
0x60CE	0x00000000 ;?ICS_mp3_filename+480
0x60D2	0x00000000 ;?ICS_mp3_filename+484
0x60D6	0x00000000 ;?ICS_mp3_filename+488
0x60DA	0x00000000 ;?ICS_mp3_filename+492
0x60DE	0x00000000 ;?ICS_mp3_filename+496
0x60E2	0x00000000 ;?ICS_mp3_filename+500
0x60E6	0x00000000 ;?ICS_mp3_filename+504
0x60EA	0x00000000 ;?ICS_mp3_filename+508
; end of ?ICS_mp3_filename
;,0 :: _initBlock_3 [42]
; Containing: ?ICS?lstr2_Click_MP3_KINETIS [25]
;             ?ICS?lstr3_Click_MP3_KINETIS [17]
0x60EE	0x2D2D2D20 ;_initBlock_3+0 : ?ICS?lstr2_Click_MP3_KINETIS at 0x60EE
0x60F2	0x636D4D20 ;_initBlock_3+4
0x60F6	0x41462820 ;_initBlock_3+8
0x60FA	0x69202954 ;_initBlock_3+12
0x60FE	0x2074696E ;_initBlock_3+16
0x6102	0x656E6F64 ;_initBlock_3+20
0x6106	0x2D2D2000 ;_initBlock_3+24 : ?ICS?lstr3_Click_MP3_KINETIS at 0x6107
0x610A	0x6C50202D ;_initBlock_3+28
0x610E	0x61207961 ;_initBlock_3+32
0x6112	0x6F696475 ;_initBlock_3+36
0x6116	0x002E ;_initBlock_3+40
; end of _initBlock_3
;Click_MP3_KINETIS.c,0 :: ?ICS_cnt [2]
0x6118	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;Click_MP3_KINETIS.c,0 :: ?ICS?lstr4_Click_MP3_KINETIS [14]
0x611A	0x2D2D2D20 ;?ICS?lstr4_Click_MP3_KINETIS+0
0x611E	0x6E694620 ;?ICS?lstr4_Click_MP3_KINETIS+4
0x6122	0x21687369 ;?ICS?lstr4_Click_MP3_KINETIS+8
0x6126	0x0020 ;?ICS?lstr4_Click_MP3_KINETIS+12
; end of ?ICS?lstr4_Click_MP3_KINETIS
;,0 :: _initBlock_6 [6]
; Containing: ?ICS?lstr1___Lib_MmcFat16 [3]
;             ?ICS?lstr2___Lib_MmcFat16 [2]
;             ?ICS__Lib_Mmc_SDHC_cardType [1]
0x6128	0x2E002E2E ;_initBlock_6+0 : ?ICS?lstr1___Lib_MmcFat16 at 0x6128 : ?ICS?lstr2___Lib_MmcFat16 at 0x612B
0x612C	0x0000 ;_initBlock_6+4 : ?ICS__Lib_Mmc_SDHC_cardType at 0x612D
; end of _initBlock_6
;__Lib_SDHC.c,0 :: ?ICSSDHC_Init_firstCall_mark_L0 [1]
0x612E	0x00 ;?ICSSDHC_Init_firstCall_mark_L0+0
; end of ?ICSSDHC_Init_firstCall_mark_L0
;__Lib_GPIO_MK64_Defs.c,797 :: __GPIO_Module_SDHC_D0_D3 [108]
0x6130	0x00000481 ;__GPIO_Module_SDHC_D0_D3+0
0x6134	0x00000480 ;__GPIO_Module_SDHC_D0_D3+4
0x6138	0x00000485 ;__GPIO_Module_SDHC_D0_D3+8
0x613C	0x00000484 ;__GPIO_Module_SDHC_D0_D3+12
0x6140	0x00000482 ;__GPIO_Module_SDHC_D0_D3+16
0x6144	0x00000483 ;__GPIO_Module_SDHC_D0_D3+20
0x6148	0xFFFFFFFF ;__GPIO_Module_SDHC_D0_D3+24
0x614C	0x00000000 ;__GPIO_Module_SDHC_D0_D3+28
0x6150	0x00000000 ;__GPIO_Module_SDHC_D0_D3+32
0x6154	0x00000000 ;__GPIO_Module_SDHC_D0_D3+36
0x6158	0x00000000 ;__GPIO_Module_SDHC_D0_D3+40
0x615C	0x00000000 ;__GPIO_Module_SDHC_D0_D3+44
0x6160	0x00000000 ;__GPIO_Module_SDHC_D0_D3+48
0x6164	0x00080043 ;__GPIO_Module_SDHC_D0_D3+52
0x6168	0x00080043 ;__GPIO_Module_SDHC_D0_D3+56
0x616C	0x00080043 ;__GPIO_Module_SDHC_D0_D3+60
0x6170	0x00080043 ;__GPIO_Module_SDHC_D0_D3+64
0x6174	0x00080043 ;__GPIO_Module_SDHC_D0_D3+68
0x6178	0x00080043 ;__GPIO_Module_SDHC_D0_D3+72
0x617C	0xFFFFFFFF ;__GPIO_Module_SDHC_D0_D3+76
0x6180	0x00000000 ;__GPIO_Module_SDHC_D0_D3+80
0x6184	0x00000000 ;__GPIO_Module_SDHC_D0_D3+84
0x6188	0x00000000 ;__GPIO_Module_SDHC_D0_D3+88
0x618C	0x00000000 ;__GPIO_Module_SDHC_D0_D3+92
0x6190	0x00000000 ;__GPIO_Module_SDHC_D0_D3+96
0x6194	0x00000000 ;__GPIO_Module_SDHC_D0_D3+100
0x6198	0x00000000 ;__GPIO_Module_SDHC_D0_D3+104
; end of __GPIO_Module_SDHC_D0_D3
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x619C	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x61A0	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x61A4	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x61A8	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x61AC	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x61B0	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x61B4	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x61B8	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x61BC	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x61C0	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x61C4	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x61C8	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x61CC	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x61D0	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x61D4	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x61D8	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x61DC	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x61E0	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x61E4	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x61E8	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x61EC	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x61F0	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x61F4	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x61F8	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x61FC	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x6200	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x6204	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,443 :: __GPIO_Module_UART3_PC16_17 [108]
0x6208	0x00000351 ;__GPIO_Module_UART3_PC16_17+0
0x620C	0x00000350 ;__GPIO_Module_UART3_PC16_17+4
0x6210	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+8
0x6214	0x00000000 ;__GPIO_Module_UART3_PC16_17+12
0x6218	0x00000000 ;__GPIO_Module_UART3_PC16_17+16
0x621C	0x00000000 ;__GPIO_Module_UART3_PC16_17+20
0x6220	0x00000000 ;__GPIO_Module_UART3_PC16_17+24
0x6224	0x00000000 ;__GPIO_Module_UART3_PC16_17+28
0x6228	0x00000000 ;__GPIO_Module_UART3_PC16_17+32
0x622C	0x00000000 ;__GPIO_Module_UART3_PC16_17+36
0x6230	0x00000000 ;__GPIO_Module_UART3_PC16_17+40
0x6234	0x00000000 ;__GPIO_Module_UART3_PC16_17+44
0x6238	0x00000000 ;__GPIO_Module_UART3_PC16_17+48
0x623C	0x00080000 ;__GPIO_Module_UART3_PC16_17+52
0x6240	0x00080000 ;__GPIO_Module_UART3_PC16_17+56
0x6244	0xFFFFFFFF ;__GPIO_Module_UART3_PC16_17+60
0x6248	0x00000000 ;__GPIO_Module_UART3_PC16_17+64
0x624C	0x00000000 ;__GPIO_Module_UART3_PC16_17+68
0x6250	0x00000000 ;__GPIO_Module_UART3_PC16_17+72
0x6254	0x00000000 ;__GPIO_Module_UART3_PC16_17+76
0x6258	0x00000000 ;__GPIO_Module_UART3_PC16_17+80
0x625C	0x00000000 ;__GPIO_Module_UART3_PC16_17+84
0x6260	0x00000000 ;__GPIO_Module_UART3_PC16_17+88
0x6264	0x00000000 ;__GPIO_Module_UART3_PC16_17+92
0x6268	0x00000000 ;__GPIO_Module_UART3_PC16_17+96
0x626C	0x00000000 ;__GPIO_Module_UART3_PC16_17+100
0x6270	0x00000000 ;__GPIO_Module_UART3_PC16_17+104
; end of __GPIO_Module_UART3_PC16_17
;__Lib_GPIO_MK64_Defs.c,438 :: __GPIO_Module_UART2_PD3_2 [108]
0x6274	0x00000363 ;__GPIO_Module_UART2_PD3_2+0
0x6278	0x00000362 ;__GPIO_Module_UART2_PD3_2+4
0x627C	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+8
0x6280	0x00000000 ;__GPIO_Module_UART2_PD3_2+12
0x6284	0x00000000 ;__GPIO_Module_UART2_PD3_2+16
0x6288	0x00000000 ;__GPIO_Module_UART2_PD3_2+20
0x628C	0x00000000 ;__GPIO_Module_UART2_PD3_2+24
0x6290	0x00000000 ;__GPIO_Module_UART2_PD3_2+28
0x6294	0x00000000 ;__GPIO_Module_UART2_PD3_2+32
0x6298	0x00000000 ;__GPIO_Module_UART2_PD3_2+36
0x629C	0x00000000 ;__GPIO_Module_UART2_PD3_2+40
0x62A0	0x00000000 ;__GPIO_Module_UART2_PD3_2+44
0x62A4	0x00000000 ;__GPIO_Module_UART2_PD3_2+48
0x62A8	0x00080000 ;__GPIO_Module_UART2_PD3_2+52
0x62AC	0x00080000 ;__GPIO_Module_UART2_PD3_2+56
0x62B0	0xFFFFFFFF ;__GPIO_Module_UART2_PD3_2+60
0x62B4	0x00000000 ;__GPIO_Module_UART2_PD3_2+64
0x62B8	0x00000000 ;__GPIO_Module_UART2_PD3_2+68
0x62BC	0x00000000 ;__GPIO_Module_UART2_PD3_2+72
0x62C0	0x00000000 ;__GPIO_Module_UART2_PD3_2+76
0x62C4	0x00000000 ;__GPIO_Module_UART2_PD3_2+80
0x62C8	0x00000000 ;__GPIO_Module_UART2_PD3_2+84
0x62CC	0x00000000 ;__GPIO_Module_UART2_PD3_2+88
0x62D0	0x00000000 ;__GPIO_Module_UART2_PD3_2+92
0x62D4	0x00000000 ;__GPIO_Module_UART2_PD3_2+96
0x62D8	0x00000000 ;__GPIO_Module_UART2_PD3_2+100
0x62DC	0x00000000 ;__GPIO_Module_UART2_PD3_2+104
; end of __GPIO_Module_UART2_PD3_2
;__Lib_GPIO_MK64_Defs.c,705 :: __GPIO_Module_SPI0_PC5_7_6 [108]
0x62E0	0x00000245 ;__GPIO_Module_SPI0_PC5_7_6+0
0x62E4	0x00000247 ;__GPIO_Module_SPI0_PC5_7_6+4
0x62E8	0x00000246 ;__GPIO_Module_SPI0_PC5_7_6+8
0x62EC	0xFFFFFFFF ;__GPIO_Module_SPI0_PC5_7_6+12
0x62F0	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+16
0x62F4	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+20
0x62F8	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+24
0x62FC	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+28
0x6300	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+32
0x6304	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+36
0x6308	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+40
0x630C	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+44
0x6310	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+48
0x6314	0x00080000 ;__GPIO_Module_SPI0_PC5_7_6+52
0x6318	0x00080000 ;__GPIO_Module_SPI0_PC5_7_6+56
0x631C	0x00080000 ;__GPIO_Module_SPI0_PC5_7_6+60
0x6320	0xFFFFFFFF ;__GPIO_Module_SPI0_PC5_7_6+64
0x6324	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+68
0x6328	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+72
0x632C	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+76
0x6330	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+80
0x6334	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+84
0x6338	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+88
0x633C	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+92
0x6340	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+96
0x6344	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+100
0x6348	0x00000000 ;__GPIO_Module_SPI0_PC5_7_6+104
; end of __GPIO_Module_SPI0_PC5_7_6
;docking_station_HEXIWEAR.c,47 :: __MIKROBUS1_GPIO [96]
0x634C	0x00004D85 ;__MIKROBUS1_GPIO+0
0x6350	0x00004DE5 ;__MIKROBUS1_GPIO+4
0x6354	0x00004DD9 ;__MIKROBUS1_GPIO+8
0x6358	0x00004DF1 ;__MIKROBUS1_GPIO+12
0x635C	0x00004E09 ;__MIKROBUS1_GPIO+16
0x6360	0x00004DFD ;__MIKROBUS1_GPIO+20
0x6364	0x00004DCD ;__MIKROBUS1_GPIO+24
0x6368	0x00004D9D ;__MIKROBUS1_GPIO+28
0x636C	0x00004D91 ;__MIKROBUS1_GPIO+32
0x6370	0x00004DA9 ;__MIKROBUS1_GPIO+36
0x6374	0x00004DC1 ;__MIKROBUS1_GPIO+40
0x6378	0x00004DB5 ;__MIKROBUS1_GPIO+44
0x637C	0x00004FD9 ;__MIKROBUS1_GPIO+48
0x6380	0x00004FA9 ;__MIKROBUS1_GPIO+52
0x6384	0x00004F9D ;__MIKROBUS1_GPIO+56
0x6388	0x00004FB5 ;__MIKROBUS1_GPIO+60
0x638C	0x00004FCD ;__MIKROBUS1_GPIO+64
0x6390	0x00004FC1 ;__MIKROBUS1_GPIO+68
0x6394	0x000050AD ;__MIKROBUS1_GPIO+72
0x6398	0x000050B9 ;__MIKROBUS1_GPIO+76
0x639C	0x000050C5 ;__MIKROBUS1_GPIO+80
0x63A0	0x00005095 ;__MIKROBUS1_GPIO+84
0x63A4	0x00005065 ;__MIKROBUS1_GPIO+88
0x63A8	0x00005059 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_SPI_012.c,247 :: __Lib_SPI_012_baudrateScaler [64]
0x63AC	0x00000002 ;__Lib_SPI_012_baudrateScaler+0
0x63B0	0x00000004 ;__Lib_SPI_012_baudrateScaler+4
0x63B4	0x00000006 ;__Lib_SPI_012_baudrateScaler+8
0x63B8	0x00000008 ;__Lib_SPI_012_baudrateScaler+12
0x63BC	0x00000010 ;__Lib_SPI_012_baudrateScaler+16
0x63C0	0x00000020 ;__Lib_SPI_012_baudrateScaler+20
0x63C4	0x00000040 ;__Lib_SPI_012_baudrateScaler+24
0x63C8	0x00000080 ;__Lib_SPI_012_baudrateScaler+28
0x63CC	0x00000100 ;__Lib_SPI_012_baudrateScaler+32
0x63D0	0x00000200 ;__Lib_SPI_012_baudrateScaler+36
0x63D4	0x00000400 ;__Lib_SPI_012_baudrateScaler+40
0x63D8	0x00000800 ;__Lib_SPI_012_baudrateScaler+44
0x63DC	0x00001000 ;__Lib_SPI_012_baudrateScaler+48
0x63E0	0x00002000 ;__Lib_SPI_012_baudrateScaler+52
0x63E4	0x00004000 ;__Lib_SPI_012_baudrateScaler+56
0x63E8	0x00008000 ;__Lib_SPI_012_baudrateScaler+60
; end of __Lib_SPI_012_baudrateScaler
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_CardTypeSDHC [4]
0x63EC	0x00000000 ;?ICS__Lib_Mmc_SDHC_CardTypeSDHC+0
; end of ?ICS__Lib_Mmc_SDHC_CardTypeSDHC
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_RCA [4]
0x63F0	0x00000000 ;?ICS__Lib_Mmc_SDHC_RCA+0
; end of ?ICS__Lib_Mmc_SDHC_RCA
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr [4]
0x63F4	0x00002C55 ;?ICS__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr [4]
0x63F8	0x00001999 ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr [4]
0x63FC	0x00002161 ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr [4]
0x6400	0x00003C65 ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr [4]
0x6404	0x00002CF9 ;?ICS__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Init_Ptr [4]
0x6408	0x000034C9 ;?ICS__Lib_Mmc_SDHC_Mmc_Init_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Init_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr [4]
0x640C	0x00001A6D ;?ICS__Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr [4]
0x6410	0x000019F1 ;?ICS__Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr [4]
0x6414	0x00001949 ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr [4]
0x6418	0x00001DBD ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr [4]
0x641C	0x00003C35 ;?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr+0
; end of ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr
;__Lib_SPI_012.c,246 :: __Lib_SPI_012_baudratePrescaler [16]
0x6420	0x00000002 ;__Lib_SPI_012_baudratePrescaler+0
0x6424	0x00000003 ;__Lib_SPI_012_baudratePrescaler+4
0x6428	0x00000005 ;__Lib_SPI_012_baudratePrescaler+8
0x642C	0x00000007 ;__Lib_SPI_012_baudratePrescaler+12
; end of __Lib_SPI_012_baudratePrescaler
;__Lib_Mmc_SDHC.c,0 :: ?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0 [8]
0x6430	0x00000000 ;?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0+0
0x6434	0x00000000 ;?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0+4
; end of ?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0
;Click_MP3_KINETIS.c,3 :: __MP3_SPI_CFG [8]
0x6438	0x000F4240 ;__MP3_SPI_CFG+0
0x643C	0x80000007 ;__MP3_SPI_CFG+4
; end of __MP3_SPI_CFG
;docking_station_HEXIWEAR.c,15 :: __MIKROBUS1_SPI [8]
0x6440	0x00003F01 ;__MIKROBUS1_SPI+0
0x6444	0x000027CD ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [32]    _SDHC_SetDMAS
0x0430      [36]    _SDHC_DataConfig
0x0454      [26]    _SDHC_DataStructInit
0x0470      [24]    _SDHC_SetAdmaAddress
0x0488      [12]    _Get_Fosc_kHz
0x0494      [16]    _SDHC_ClearFlag
0x04A4      [28]    _SDHC_GetStatus
0x04C0     [200]    __Lib_Mmc_SDHC_sdhc_acmd51
0x0588      [32]    __Lib_Mmc_SDHC_Mmc_Wait_Data_Ready_SPI
0x05A8     [104]    __Lib_Mmc_SDHC_CmdResp7Error
0x0610      [24]    _Delay_10ms
0x0628     [128]    _SIM_GetClocksFrequency
0x06A8      [56]    __Lib_Mmc_SDHC_CmdErrortimeout
0x06E0     [312]    __Lib_Mmc_SDHC_CmdResp1Error
0x0818      [72]    __Lib_Mmc_SDHC_FindSCR
0x0860     [100]    __Lib_Mmc_SDHC_sdhc_cmd18
0x08C4      [54]    __Lib_Mmc_SDHC_sdhc_cmd13
0x08FC      [54]    __Lib_Mmc_SDHC_sdhc_acmd6
0x0934     [104]    __Lib_Mmc_SDHC_CmdResp2Error
0x099C      [80]    __Lib_Mmc_SDHC_CmdResp3Error
0x09EC     [100]    __Lib_Mmc_SDHC_sdhc_cmd25
0x0A50     [180]    __Lib_Mmc_SDHC_CmdResp6Error
0x0B04      [88]    _SDHC_SelectClk
0x0B5C      [52]    _SDHC_Set_MMCBOOT
0x0B90      [16]    _SDHC_WriteData
0x0BA0      [16]    _SDHC_ReadData
0x0BB0      [44]    _SDHC_IRQStatenConfig
0x0BDC      [32]    _SDHC_Set_WML
0x0BFC      [36]    _SDHC_Set_VENDOR
0x0C20      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0C50     [272]    _SDHC_ClockCmd
0x0D60      [88]    _SDHC_Set_PROCTL
0x0DB8      [44]    _SDHC_IRQSignalConfig
0x0DE4      [16]    _SDHC_GetIRQSTAT
0x0DF4      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x0E4C     [160]    _SDHC_SendCommand
0x0EEC      [52]    _SDHC_CmdStructInit
0x0F20      [24]    _SDHC_GetCurState
0x0F38      [16]    _SDHC_SetPowerState
0x0F48     [356]    __Lib_Mmc_SDHC_IsCardProgramming
0x10AC      [40]    __Lib_SPI_012_SPI_Hal_ReadBlocking
0x10D4     [328]    __Lib_Mmc_SDHC_IsReadyForData
0x121C     [140]    _SDHC_StructInit
0x12A8     [108]    _SDHC_Init
0x1314     [184]    __Lib_Mmc_SDHC_sdhc_cmd24
0x13CC     [184]    __Lib_Mmc_SDHC_sdhc_cmd17
0x1484      [20]    _SDHC_GetResponse
0x1498      [58]    __Lib_Mmc_SDHC_sdhc_cmd55
0x14D4      [52]    __Lib_Mmc_SDHC_sdhc_acmd41
0x1508      [40]    __Lib_Mmc_SDHC_sdhc_cmd0
0x1530      [60]    _SDHC_Reset
0x156C      [56]    __Lib_Mmc_SDHC_sdhc_cmd8
0x15A4      [58]    __Lib_Mmc_SDHC_sdhc_cmd9
0x15E0      [58]    __Lib_Mmc_SDHC_sdhc_cmd7
0x161C     [184]    __Lib_Mmc_SDHC_SDEnWideBus
0x16D4      [24]    _SDHC_GetPowerState
0x16EC      [46]    __Lib_Mmc_SDHC_sdhc_cmd2
0x171C      [66]    __Lib_Mmc_SDHC_sdhc_cmd3
0x1760      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x176C      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x177C      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x178C     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x1800      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x1820      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x1858     [120]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SDHC
0x18D0     [120]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SDHC
0x1948      [80]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Start_SPI
0x1998      [88]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SPI
0x19F0     [124]    __Lib_Mmc_SDHC_Mmc_Read_Csd_SPI
0x1A6C     [124]    __Lib_Mmc_SDHC_Mmc_Read_Cid_SPI
0x1AE8      [74]    _GPIO_Alternate_Function_Enable
0x1B34      [72]    __Lib_SPI_012_SPI_Hal_EnableClock
0x1B7C     [104]    __Lib_SPI_012_SPI_Hal_ResetInit
0x1BE4      [24]    _Mmc_Write_Sector
0x1BFC     [180]    __Lib_GPIO_GPIO_HAL_Config
0x1CB0     [200]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SDHC
0x1D78      [68]    __Lib_Mmc_SDHC_Mmc_Read_Cid_SDHC
0x1DBC     [132]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_SPI
0x1E40     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x1ED4     [316]    __Lib_SPI_012_SPI_Hal_SetBaudRate
0x2010     [200]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_SDHC
0x20D8      [68]    __Lib_Mmc_SDHC_Mmc_Read_Csd_SDHC
0x211C      [38]    _strcmp
0x2144      [28]    _isspace
0x2160      [60]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Start_SPI
0x219C      [24]    _Mmc_Multi_Read_Stop
0x21B4      [18]    _GPIO_Config
0x21C8     [236]    __Lib_MmcFat16_putFatEntry
0x22B4     [228]    __Lib_MmcFat16_getFatFreeCluster
0x2398     [408]    __Lib_MmcFat16_f16_DirentToDir
0x2530      [52]    _memcmp
0x2564      [24]    __Lib_UART_012345_UART_Hal_Read
0x257C      [28]    _strlen
0x2598     [244]    __Lib_SPI_012_SPI_Hal_Init_Advanced
0x268C      [20]    __Lib_MmcFat16_f16_toInt
0x26A0     [108]    __Lib_SPI_012_SPI_AssignPtr
0x270C      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x272C      [40]    __Lib_Mmc_SDHC_Mmc_DeSelect_SPI
0x2754     [120]    _SPI2_Read
0x27CC     [120]    _SPI0_Read
0x2844     [120]    _SPI1_Read
0x28BC      [20]    __Lib_Mmc_SDHC_Mmc_Select_SPI
0x28D0     [404]    __Lib_Mmc_SDHC_SD_PowerON
0x2A64      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x2A74     [288]    __Lib_Mmc_SDHC_Mmc_UnIdle_SPI
0x2B94     [148]    __Lib_Mmc_SDHC_Mmc_Send_Command_SPI
0x2C28      [42]    __Lib_SPI_012_SPI_Hal_WriteBlocking
0x2C54     [144]    __Lib_Mmc_SDHC_Mmc_Read_Sector_SPI
0x2CE4      [18]    __Lib_Mmc_SDHC_SD_SelectDeselect
0x2CF8     [196]    __Lib_Mmc_SDHC_Mmc_Write_Sector_SPI
0x2DBC      [24]    _Mmc_Multi_Read_Sector
0x2DD4      [54]    __Lib_Mmc_SDHC_sdhc_cmd16
0x2E0C      [52]    __Lib_Mmc_SDHC_sdhc_cmd12
0x2E40     [208]    __Lib_MmcFat16_f16_normalize
0x2F10     [248]    __Lib_Mmc_SDHC_SD_InitializeCards
0x3008      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x3068      [30]    _toupper
0x3088      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x3098      [24]    _Mmc_Multi_Read_Start
0x30B0     [172]    __Lib_Mmc_SDHC_Mmc_Write_Sector_SDHC
0x315C     [112]    __Lib_Mmc_SDHC_SD_EnableWideBusOperation
0x31CC     [332]    __Lib_UART_012345_UART_AssignPtr
0x3318     [144]    __Lib_Mmc_SDHC_Mmc_Read_Sector_SDHC
0x33A8      [24]    _UART2_Read
0x33C0      [24]    _UART4_Tx_Idle
0x33D8      [24]    _UART4_Data_Ready
0x33F0      [24]    _UART3_Data_Ready
0x3408      [24]    _UART2_Data_Ready
0x3420      [24]    _UART3_Read
0x3438      [24]    _UART2_Tx_Idle
0x3450      [24]    _UART3_Tx_Idle
0x3468      [24]    _UART5_Data_Ready
0x3480      [24]    _UART5_Tx_Idle
0x3498      [24]    _UART4_Read
0x34B0      [24]    _UART5_Read
0x34C8     [264]    __Lib_Mmc_SDHC_Mmc_Init_SPI
0x35D0      [48]    __Lib_MmcFat16_nameToUpper
0x3600     [164]    __Lib_MmcFat16_checkFileName
0x36A4      [34]    __Lib_MmcFat16_f16_toLong
0x36C8      [34]    _memcpy
0x36EC     [120]    __Lib_MmcFat16_getFatEntry
0x3764     [524]    __Lib_MmcFat16_mkNod
0x3970     [296]    __Lib_MmcFat16_stat
0x3A98     [300]    __Lib_MmcFat16_getBoot
0x3BC4     [112]    __Lib_Mmc_SDHC_Mmc_Init_SDHC
0x3C34      [48]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SPI
0x3C64     [148]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SPI
0x3CF8      [40]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_SDHC
0x3D20      [24]    _Mmc_Read_Sector
0x3D38      [32]    _memset
0x3D58      [40]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_SDHC
0x3D80      [28]    _UART1_Write
0x3D9C      [28]    _UART0_Write
0x3DB8      [32]    _SPI2_Write
0x3DD8      [28]    _UART4_Write
0x3DF4      [28]    _UART3_Write
0x3E10      [28]    _UART2_Write
0x3E2C      [60]    _UART2_Init
0x3E68      [60]    _UART3_Init
0x3EA4      [60]    _UART0_Init
0x3EE0      [32]    _SPI1_Write
0x3F00      [32]    _SPI0_Write
0x3F20      [44]    _SPI0_Init_Advanced
0x3F4C      [28]    _UART5_Write
0x3F68      [24]    _UART0_Tx_Idle
0x3F80      [24]    _UART0_Data_Ready
0x3F98      [24]    _UART0_Read
0x3FB0      [24]    _UART1_Tx_Idle
0x3FC8      [24]    _UART1_Data_Ready
0x3FE0      [24]    _UART1_Read
0x3FF8      [24]    _GPIO_Digital_Input
0x4010      [24]    _GPIO_Digital_Output
0x4028      [12]    docking_station_HEXIWEAR__setINT_2
0x4034      [12]    docking_station_HEXIWEAR__setCS_2
0x4040      [12]    docking_station_HEXIWEAR__setRST_2
0x404C      [12]    docking_station_HEXIWEAR__setRX_2
0x4058      [12]    docking_station_HEXIWEAR__setTX_2
0x4064      [12]    docking_station_HEXIWEAR__setSCK_2
0x4070     [600]    _Mmc_Fat_Open
0x42C8      [12]    docking_station_HEXIWEAR__setAN_2
0x42D4      [12]    docking_station_HEXIWEAR__setPWM_2
0x42E0      [12]    docking_station_HEXIWEAR__setMOSI_2
0x42EC      [12]    docking_station_HEXIWEAR__setMISO_2
0x42F8      [12]    docking_station_HEXIWEAR__setSCL_2
0x4304      [12]    docking_station_HEXIWEAR__setMISO_3
0x4310      [12]    docking_station_HEXIWEAR__setSCK_3
0x431C      [12]    docking_station_HEXIWEAR__setMOSI_3
0x4328      [12]    docking_station_HEXIWEAR__setINT_3
0x4334      [12]    docking_station_HEXIWEAR__setPWM_3
0x4340     [248]    _Mmc_Init_Vars
0x4438      [12]    docking_station_HEXIWEAR__setAN_3
0x4444      [12]    docking_station_HEXIWEAR__setSDA_2
0x4450      [12]    docking_station_HEXIWEAR__setRST_3
0x445C      [12]    docking_station_HEXIWEAR__setCS_3
0x4468     [432]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x4618      [36]    docking_station_HEXIWEAR__log_init1
0x463C      [36]    docking_station_HEXIWEAR__spiInit_3
0x4660      [36]    docking_station_HEXIWEAR__log_init2
0x4684      [36]    docking_station_HEXIWEAR__log_initUart
0x46A8      [36]    docking_station_HEXIWEAR__log_init3
0x46CC      [36]    docking_station_HEXIWEAR__spiInit_2
0x46F0     [456]    docking_station_HEXIWEAR__gpioInit_1
0x48B8     [280]    _Mmc_Fat_Seek
0x49D0     [456]    docking_station_HEXIWEAR__gpioInit_2
0x4B98      [36]    docking_station_HEXIWEAR__spiInit_1
0x4BBC     [456]    docking_station_HEXIWEAR__gpioInit_3
0x4D84      [12]    docking_station_HEXIWEAR__setAN_1
0x4D90      [12]    docking_station_HEXIWEAR__setRX_1
0x4D9C      [12]    docking_station_HEXIWEAR__setINT_1
0x4DA8      [12]    docking_station_HEXIWEAR__setTX_1
0x4DB4      [12]    docking_station_HEXIWEAR__setSDA_1
0x4DC0      [12]    docking_station_HEXIWEAR__setSCL_1
0x4DCC      [12]    docking_station_HEXIWEAR__setPWM_1
0x4DD8      [12]    docking_station_HEXIWEAR__setCS_1
0x4DE4      [12]    docking_station_HEXIWEAR__setRST_1
0x4DF0      [12]    docking_station_HEXIWEAR__setSCK_1
0x4DFC      [12]    docking_station_HEXIWEAR__setMOSI_1
0x4E08      [12]    docking_station_HEXIWEAR__setMISO_1
0x4E14      [12]    docking_station_HEXIWEAR__setRX_3
0x4E20      [12]    docking_station_HEXIWEAR__getAN_3
0x4E2C      [12]    docking_station_HEXIWEAR__getSDA_2
0x4E38      [12]    docking_station_HEXIWEAR__getSCL_2
0x4E44      [12]    docking_station_HEXIWEAR__getSCK_3
0x4E50      [12]    docking_station_HEXIWEAR__getCS_3
0x4E5C      [12]    docking_station_HEXIWEAR__getRST_3
0x4E68      [12]    docking_station_HEXIWEAR__getPWM_2
0x4E74      [12]    docking_station_HEXIWEAR__getMOSI_2
0x4E80      [12]    docking_station_HEXIWEAR__getMISO_2
0x4E8C      [12]    docking_station_HEXIWEAR__getTX_2
0x4E98      [12]    docking_station_HEXIWEAR__getRX_2
0x4EA4      [12]    docking_station_HEXIWEAR__getINT_2
0x4EB0      [24]    _Delay_100ms
0x4EC8      [12]    docking_station_HEXIWEAR__getSDA_3
0x4ED4      [12]    docking_station_HEXIWEAR__getSCL_3
0x4EE0      [24]    _Mmc_Init
0x4EF8      [32]    docking_station_HEXIWEAR__log_write
0x4F18      [60]    __mp3_driver_hal_spiWrite
0x4F54      [12]    docking_station_HEXIWEAR__getPWM_3
0x4F60      [12]    docking_station_HEXIWEAR__getMOSI_3
0x4F6C      [12]    docking_station_HEXIWEAR__getMISO_3
0x4F78      [12]    docking_station_HEXIWEAR__getTX_3
0x4F84      [12]    docking_station_HEXIWEAR__getRX_3
0x4F90      [12]    docking_station_HEXIWEAR__getINT_3
0x4F9C      [12]    docking_station_HEXIWEAR__getCS_1
0x4FA8      [12]    docking_station_HEXIWEAR__getRST_1
0x4FB4      [12]    docking_station_HEXIWEAR__getSCK_1
0x4FC0      [12]    docking_station_HEXIWEAR__getMOSI_1
0x4FCC      [12]    docking_station_HEXIWEAR__getMISO_1
0x4FD8      [12]    docking_station_HEXIWEAR__getAN_1
0x4FE4      [12]    docking_station_HEXIWEAR__setSCL_3
0x4FF0      [12]    docking_station_HEXIWEAR__setTX_3
0x4FFC      [12]    docking_station_HEXIWEAR__setSDA_3
0x5008      [56]    __mp3_driver_hal_gpioMap
0x5040      [24]    __mp3_driver_hal_spiMap
0x5058      [12]    docking_station_HEXIWEAR__getSDA_1
0x5064      [12]    docking_station_HEXIWEAR__getSCL_1
0x5070      [12]    docking_station_HEXIWEAR__getSCK_2
0x507C      [12]    docking_station_HEXIWEAR__getRST_2
0x5088      [12]    docking_station_HEXIWEAR__getAN_2
0x5094      [12]    docking_station_HEXIWEAR__getTX_1
0x50A0      [12]    docking_station_HEXIWEAR__getCS_2
0x50AC      [12]    docking_station_HEXIWEAR__getPWM_1
0x50B8      [12]    docking_station_HEXIWEAR__getINT_1
0x50C4      [12]    docking_station_HEXIWEAR__getRX_1
0x50D0     [112]    _mikrobus_logWrite
0x5140      [58]    _Mmc_Fat_Init
0x517C      [84]    _mikrobus_gpioInit
0x51D0      [64]    _mp3_dataWrite32
0x5210      [76]    _mp3_dataWrite
0x525C      [68]    _Mmc_Fat_Reset
0x52A0     [320]    _Mmc_Fat_Read
0x53E0     [280]    _Mmc_Set_Interface
0x54F8      [52]    _mp3_init
0x552C      [70]    _mikrobus_logInit
0x5574      [40]    _mp3_spiDriverInit
0x559C      [52]    _mp3_reset
0x55D0     [140]    _Mmc_Fat_Assign
0x565C      [84]    _mp3_cmdWrite
0x56B0      [28]    _mp3_setVolume
0x56CC      [58]    _mikrobus_spiInit
0x5708      [58]    ___FillZeros
0x5744     [132]    _applicationInit
0x57C8     [100]    _systemInit
0x582C     [252]    _applicationTask
0x5928      [20]    ___CC2DW
0x593C       [8]    ___GenExcept
0x5944      [44]    ___EnableFPU
0x5970      [20]    __Lib_System_InitialSetUpFosc
0x5984      [36]    _main
0x59A8    [1324]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x1FFF0000      [26]    ?lstr1_Click_MP3_KINETIS
0x1FFF001A     [512]    _mp3_filename
0x1FFF021A      [25]    ?lstr2_Click_MP3_KINETIS
0x1FFF0233      [17]    ?lstr3_Click_MP3_KINETIS
0x1FFF0244       [2]    _cnt
0x1FFF0246      [14]    ?lstr4_Click_MP3_KINETIS
0x1FFF0254       [3]    ?lstr1___Lib_MmcFat16
0x1FFF0257       [2]    ?lstr2___Lib_MmcFat16
0x1FFF0259       [1]    __Lib_Mmc_SDHC_cardType
0x1FFF025A       [1]    SDHC_Init_firstCall_mark_L0
0x1FFF025B       [1]    ___f16_errno
0x1FFF025C       [4]    __Lib_Mmc_SDHC_CardTypeSDHC
0x1FFF0260       [4]    __Lib_Mmc_SDHC_RCA
0x1FFF0264       [4]    __Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr
0x1FFF0268       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr
0x1FFF026C       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr
0x1FFF0270       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr
0x1FFF0274       [4]    __Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr
0x1FFF0278       [4]    __Lib_Mmc_SDHC_Mmc_Init_Ptr
0x1FFF027C       [4]    __Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr
0x1FFF0280       [4]    __Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr
0x1FFF0284       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr
0x1FFF0288       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr
0x1FFF028C       [4]    __Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr
0x1FFF0290       [4]    _file_size
0x1FFF0294     [512]    _mp3_buffer
0x1FFF0494       [4]    _logger
0x1FFF0498       [4]    ___System_CLOCK_IN_KHZ
0x1FFF049C      [24]    __Lib_MmcFat16_f16_boot
0x1FFF04B4       [2]    __Lib_MmcFat16_f16_clustPerSect
0x1FFF04B6       [1]    __Lib_MmcFat16_f16_activePart
0x1FFF04B7       [1]    __Lib_MmcFat16_f16_currentHandle
0x1FFF04B8     [516]    _f16_sector
0x1FFF06BC       [4]    __Lib_MmcFat16_f16_sectBuffEnd
0x1FFF06C0      [32]    __Lib_MmcFat16_f16_part
0x1FFF06E0      [32]    __Lib_MmcFat16_f16_cFD
0x1FFF0700      [64]    _f16_fileDesc
0x1FFF0740       [4]    __Lib_MmcFat16_f16_currentDir
0x1FFF0744       [2]    __Lib_MmcFat16_f16_dirEntry
0x1FFF0746       [2]    __Lib_MmcFat16_f16_time
0x1FFF0748       [4]    __Lib_MmcFat16_f16_openedDir
0x1FFF074C      [13]    __Lib_MmcFat16_tmpBuf
0x1FFF075A       [2]    __Lib_MmcFat16_f16_date
0x1FFF075C       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x1FFF0760       [4]    _SPI_Rd_Ptr
0x1FFF0764      [16]    __Lib_Mmc_SDHC_CID_TabSDHC
0x1FFF0774      [16]    __Lib_Mmc_SDHC_CSD_TabSDHC
0x1FFF0784      [16]    __Lib_Mmc_SDHC_AdmaTableAddress
0x1FFF0794       [4]    _SPI_Wr_Ptr
0x1FFF0798       [4]    _UART_Wr_Ptr
0x1FFF079C       [4]    _UART_Rd_Ptr
0x1FFF07A0       [4]    _UART_Rdy_Ptr
0x1FFF07A4       [4]    _UART_Tx_Idle_Ptr
0x1FFF07A8       [4]    __mp3_driver_hal_gpio_anGet
0x1FFF07AC       [4]    __mp3_driver_hal_gpio_intSet
0x1FFF07B0       [4]    __mp3_driver_hal_gpio_rstSet
0x1FFF07B4       [4]    __mp3_driver_hal_gpio_csSet
0x1FFF07B8       [4]    __mp3_driver_fp_spiWrite
0x1FFF07BC       [4]    __mp3_driver_fp_spiRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x5ED4      [26]    ?ICS?lstr1_Click_MP3_KINETIS
0x5EEE     [512]    ?ICS_mp3_filename
0x60EE      [25]    ?ICS?lstr2_Click_MP3_KINETIS
0x6107      [17]    ?ICS?lstr3_Click_MP3_KINETIS
0x6118       [2]    ?ICS_cnt
0x611A      [14]    ?ICS?lstr4_Click_MP3_KINETIS
0x6128       [3]    ?ICS?lstr1___Lib_MmcFat16
0x612B       [2]    ?ICS?lstr2___Lib_MmcFat16
0x612D       [1]    ?ICS__Lib_Mmc_SDHC_cardType
0x612E       [1]    ?ICSSDHC_Init_firstCall_mark_L0
0x6130     [108]    __GPIO_Module_SDHC_D0_D3
0x619C     [108]    __GPIO_Module_UART0_PB16_17
0x6208     [108]    __GPIO_Module_UART3_PC16_17
0x6274     [108]    __GPIO_Module_UART2_PD3_2
0x62E0     [108]    __GPIO_Module_SPI0_PC5_7_6
0x634C      [96]    __MIKROBUS1_GPIO
0x63AC      [64]    __Lib_SPI_012_baudrateScaler
0x63EC       [4]    ?ICS__Lib_Mmc_SDHC_CardTypeSDHC
0x63F0       [4]    ?ICS__Lib_Mmc_SDHC_RCA
0x63F4       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Read_Sector_Ptr
0x63F8       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Sector_Ptr
0x63FC       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Start_Ptr
0x6400       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Read_Stop_Ptr
0x6404       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Write_Sector_Ptr
0x6408       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Init_Ptr
0x640C       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Read_Cid_Ptr
0x6410       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Read_Csd_Ptr
0x6414       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Start_Ptr
0x6418       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Sector_Ptr
0x641C       [4]    ?ICS__Lib_Mmc_SDHC_Mmc_Multi_Write_Stop_Ptr
0x6420      [16]    __Lib_SPI_012_baudratePrescaler
0x6430       [8]    ?ICS__Lib_Mmc_SDHC_SDEnWideBus_scr_L0
0x6438       [8]    __MP3_SPI_CFG
0x6440       [8]    __MIKROBUS1_SPI
