From 872560d672cb1d4cbd4a83ff161a8b8927ec1b04 Mon Sep 17 00:00:00 2001
From: Michael Allwright <michael.allwright@upb.de>
Date: Fri, 21 Nov 2014 11:09:48 +0100
Subject: [PATCH] pinouts: config for bebot

---
 board/overo/overo.h | 64 ++++++++++++++++++++++++++---------------------------
 1 file changed, 32 insertions(+), 32 deletions(-)

diff --git a/board/overo/overo.h b/board/overo/overo.h
index 410fa3f..95863cf 100644
--- a/board/overo/overo.h
+++ b/board/overo/overo.h
@@ -122,34 +122,34 @@ const omap3_sysinfo sysinfo = {
 								 /* - SMSC911X_NRES*/\
 	MUX_VAL(CP(GPMC_WAIT3),		(IEN  | PTU | DIS | M4)) /*GPIO_65*/\
  /*DSS*/\
-	MUX_VAL(CP(DSS_PCLK),		(IDIS | PTD | DIS | M0)) /*DSS_PCLK*/\
-	MUX_VAL(CP(DSS_HSYNC),		(IDIS | PTD | DIS | M0)) /*DSS_HSYNC*/\
-	MUX_VAL(CP(DSS_VSYNC),		(IDIS | PTD | DIS | M0)) /*DSS_VSYNC*/\
-	MUX_VAL(CP(DSS_ACBIAS),		(IDIS | PTD | DIS | M0)) /*DSS_ACBIAS*/\
-	MUX_VAL(CP(DSS_DATA0),		(IDIS | PTD | DIS | M0)) /*DSS_DATA0*/\
-	MUX_VAL(CP(DSS_DATA1),		(IDIS | PTD | DIS | M0)) /*DSS_DATA1*/\
-	MUX_VAL(CP(DSS_DATA2),		(IDIS | PTD | DIS | M0)) /*DSS_DATA2*/\
-	MUX_VAL(CP(DSS_DATA3),		(IDIS | PTD | DIS | M0)) /*DSS_DATA3*/\
-	MUX_VAL(CP(DSS_DATA4),		(IDIS | PTD | DIS | M0)) /*DSS_DATA4*/\
-	MUX_VAL(CP(DSS_DATA5),		(IDIS | PTD | DIS | M0)) /*DSS_DATA5*/\
-	MUX_VAL(CP(DSS_DATA6),		(IDIS | PTD | DIS | M0)) /*DSS_DATA6*/\
-	MUX_VAL(CP(DSS_DATA7),		(IDIS | PTD | DIS | M0)) /*DSS_DATA7*/\
-	MUX_VAL(CP(DSS_DATA8),		(IDIS | PTD | DIS | M0)) /*DSS_DATA8*/\
-	MUX_VAL(CP(DSS_DATA9),		(IDIS | PTD | DIS | M0)) /*DSS_DATA9*/\
-	MUX_VAL(CP(DSS_DATA10),		(IDIS | PTD | DIS | M0)) /*DSS_DATA10*/\
-	MUX_VAL(CP(DSS_DATA11),		(IDIS | PTD | DIS | M0)) /*DSS_DATA11*/\
-	MUX_VAL(CP(DSS_DATA12),		(IDIS | PTD | DIS | M0)) /*DSS_DATA12*/\
-	MUX_VAL(CP(DSS_DATA13),		(IDIS | PTD | DIS | M0)) /*DSS_DATA13*/\
-	MUX_VAL(CP(DSS_DATA14),		(IDIS | PTD | DIS | M0)) /*DSS_DATA14*/\
-	MUX_VAL(CP(DSS_DATA15),		(IDIS | PTD | DIS | M0)) /*DSS_DATA15*/\
-	MUX_VAL(CP(DSS_DATA16),		(IDIS | PTD | DIS | M0)) /*DSS_DATA16*/\
-	MUX_VAL(CP(DSS_DATA17),		(IDIS | PTD | DIS | M0)) /*DSS_DATA17*/\
-	MUX_VAL(CP(DSS_DATA18),		(IDIS | PTD | DIS | M0)) /*DSS_DATA18*/\
-	MUX_VAL(CP(DSS_DATA19),		(IDIS | PTD | DIS | M0)) /*DSS_DATA19*/\
-	MUX_VAL(CP(DSS_DATA20),		(IDIS | PTD | DIS | M0)) /*DSS_DATA20*/\
-	MUX_VAL(CP(DSS_DATA21),		(IDIS | PTD | DIS | M0)) /*DSS_DATA21*/\
-	MUX_VAL(CP(DSS_DATA22),		(IDIS | PTD | DIS | M0)) /*DSS_DATA22*/\
-	MUX_VAL(CP(DSS_DATA23),		(IDIS | PTD | DIS | M0)) /*DSS_DATA23*/\
+	MUX_VAL(CP(DSS_PCLK),		(IDIS | PTD | DIS | M4)) /*GPIO_66 - LEDS_18_OEI*/\
+	MUX_VAL(CP(DSS_HSYNC),		(IDIS | PTD | DIS | M4)) /*GPIO_67 - LEDS_18_CI*/\
+	MUX_VAL(CP(DSS_VSYNC),		(IDIS | PTD | DIS | M4)) /*GPIO_68 - LEDS_18_SDI*/\
+	MUX_VAL(CP(DSS_ACBIAS),		(IDIS | PTD | DIS | M4)) /*GPIO_69 - LEDS_18_LI*/\
+	MUX_VAL(CP(DSS_DATA0),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA1),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA2),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA3),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA4),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA5),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA6),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA7),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA8),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA9),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA10),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA11),		(IDIS | PTD | DIS | M4)) /*GPIO_81 - XBEE_18_NRST*/\
+	MUX_VAL(CP(DSS_DATA12),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA13),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA14),		(IDIS | PTD | DIS | M4)) /*GPIO_84 - SC16IS762A_18_NRST*/\
+	MUX_VAL(CP(DSS_DATA15),		(IDIS | PTD | DIS | M4)) /*GPIO_85 - SC16IS762B_18_NRST*/\
+	MUX_VAL(CP(DSS_DATA16),		(IEN  | PTU | EN  | M4)) /*GPIO_86 - SC16IS762A_18_IRQ*/\
+	MUX_VAL(CP(DSS_DATA17),		(IEN  | PTU | EN  | M4)) /*GPIO_87 - SC16IS762B_18_IRQ*/\
+	MUX_VAL(CP(DSS_DATA18),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA19),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA20),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA21),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA22),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(DSS_DATA23),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
  /*CAMERA*/\
 	MUX_VAL(CP(CAM_HS),		(IEN  | PTU | DIS | M0)) /*CAM_HS */\
 	MUX_VAL(CP(CAM_VS),		(IEN  | PTU | DIS | M0)) /*CAM_VS */\
@@ -208,10 +208,10 @@ const omap3_sysinfo sysinfo = {
 	MUX_VAL(CP(MCBSP3_DR),		(IDIS | PTD | DIS | M1)) /*UART2_RTS*/\
 	MUX_VAL(CP(MCBSP3_CLKX),	(IDIS | PTD | DIS | M1)) /*UART2_TX*/\
 	MUX_VAL(CP(MCBSP3_FSX),		(IEN  | PTD | DIS | M1)) /*UART2_RX*/\
-	MUX_VAL(CP(UART2_CTS),		(IEN  | PTD | DIS | M4)) /*GPIO_144 - LCD_EN*/\
-	MUX_VAL(CP(UART2_RTS),		(IEN  | PTD | DIS | M4)) /*GPIO_145*/\
-	MUX_VAL(CP(UART2_TX),		(IEN  | PTD | DIS | M4)) /*GPIO_146*/\
-	MUX_VAL(CP(UART2_RX),		(IEN  | PTD | DIS | M4)) /*GPIO_147*/\
+	MUX_VAL(CP(UART2_CTS),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(UART2_RTS),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(UART2_TX),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
+	MUX_VAL(CP(UART2_RX),		(IDIS | PTD | DIS | M7)) /*SAFE_MODE*/\
 	MUX_VAL(CP(UART1_TX),		(IDIS | PTD | DIS | M0)) /*UART1_TX*/\
 	MUX_VAL(CP(UART1_RTS),		(IEN  | PTU | DIS | M4)) /*GPIO_149*/ \
 	MUX_VAL(CP(UART1_CTS),		(IEN  | PTU | DIS | M4)) /*GPIO_150-MMC3_WP*/\
-- 
1.9.1

