
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.721268                       # Number of seconds simulated
sim_ticks                                1721268269500                       # Number of ticks simulated
final_tick                               1721268269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 325400                       # Simulator instruction rate (inst/s)
host_op_rate                                   535847                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1120201682                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666484                       # Number of bytes of host memory used
host_seconds                                  1536.57                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          328256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536550592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536878848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       328256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        328256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534278592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534278592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8383603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8388732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8348103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8348103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             190706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          311718168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             311908874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        190706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           190706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       310398211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310398211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       310398211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            190706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         311718168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            622307085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8388732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8348103                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8388732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8348103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536854272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534275392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536878848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534278592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            526215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           525195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521728                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1721257534500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8388732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8348103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8388347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1437470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    745.149230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   561.223949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.357300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       182878     12.72%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48876      3.40%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69561      4.84%     20.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85624      5.96%     26.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93893      6.53%     33.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62838      4.37%     37.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41997      2.92%     40.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        29476      2.05%     42.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       822327     57.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1437470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.097255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.054646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.454895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521098    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.199413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515914     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      0.01%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5057      0.97%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521104                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165360444500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            322641969500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41941740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19713.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38463.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       311.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    311.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7608307                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102842.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5140914240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2732460720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29947837500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21789856440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87300392400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97807422900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5972172960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    207599350590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     91667214720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     205201720185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           755187593145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.739041                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1491109834750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7895669500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37084872000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 797184254750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 238714888500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  185169108250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 455219476500                       # Time in different power states
system.mem_ctrls_1.actEnergy               5122621560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2722737930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29944967220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21786980220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         85286217120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97424378910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5832326400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    204124209930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     88396704000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     208740976125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           749409278955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.382030                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1492317763750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7586957500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36225466000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 814528764250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 230197780500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  185133773500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 447595527750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3442536539                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3442536539                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8495481                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.819214                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263178038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8496505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.974858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3122379500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.819214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1095194677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1095194677                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157074348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157074348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106103690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106103690                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263178038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263178038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263178038                       # number of overall hits
system.cpu.dcache.overall_hits::total       263178038                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       140035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        140035                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8356470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8356470                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8496505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8496505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8496505                       # number of overall misses
system.cpu.dcache.overall_misses::total       8496505                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27732837000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27732837000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 742079608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 742079608000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 769812445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 769812445000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 769812445000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 769812445000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073008                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031275                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 198042.182312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 198042.182312                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88803.000310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88803.000310                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90603.423996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90603.423996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90603.423996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90603.423996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8441240                       # number of writebacks
system.cpu.dcache.writebacks::total           8441240                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       140035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       140035                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8356470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8356470                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8496505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8496505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8496505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8496505                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27592802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27592802000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733723138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733723138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 761315940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 761315940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 761315940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 761315940000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031275                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 197042.182312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 197042.182312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87803.000310                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87803.000310                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89603.423996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89603.423996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89603.423996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89603.423996                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            989341                       # number of replacements
system.cpu.icache.tags.tagsinuse           468.654690                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674363804                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            989853                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            681.276719                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      892210633500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   468.654690                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.915341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.915341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2702404481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2702404481                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674363804                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674363804                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674363804                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674363804                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674363804                       # number of overall hits
system.cpu.icache.overall_hits::total       674363804                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       989853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        989853                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       989853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         989853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       989853                       # number of overall misses
system.cpu.icache.overall_misses::total        989853                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  13914403000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13914403000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  13914403000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13914403000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  13914403000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13914403000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001466                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001466                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14057.039783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14057.039783                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14057.039783                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14057.039783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14057.039783                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14057.039783                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       989341                       # number of writebacks
system.cpu.icache.writebacks::total            989341                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       989853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       989853                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       989853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       989853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       989853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       989853                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  12924550000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12924550000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  12924550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12924550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  12924550000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12924550000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001466                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13057.039783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13057.039783                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13057.039783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13057.039783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13057.039783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13057.039783                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8388047                       # number of replacements
system.l2.tags.tagsinuse                 16311.551685                       # Cycle average of tags in use
system.l2.tags.total_refs                    10560610                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8404431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.256553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587584000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      426.368092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        221.554213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15663.629379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.956032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995578                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15375                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27375610                       # Number of tag accesses
system.l2.tags.data_accesses                 27375610                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8441240                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8441240                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       989341                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           989341                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              59554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59554                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          984724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             984724                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          53348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             53348                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                984724                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                112902                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1097626                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               984724                       # number of overall hits
system.l2.overall_hits::cpu.data               112902                       # number of overall hits
system.l2.overall_hits::total                 1097626                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296916                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5129                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        86687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           86687                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8383603                       # number of demand (read+write) misses
system.l2.demand_misses::total                8388732                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5129                       # number of overall misses
system.l2.overall_misses::cpu.data            8383603                       # number of overall misses
system.l2.overall_misses::total               8388732                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720563024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720563024500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1089078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1089078500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26822270000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26822270000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1089078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  747385294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     748474373000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1089078500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 747385294500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    748474373000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8441240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8441240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       989341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       989341                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8356470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8356470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       989853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         989853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       140035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        140035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            989853                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8496505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9486358                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           989853                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8496505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9486358                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.992873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992873                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.005182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005182                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.619038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.619038                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.005182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.986712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884294                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.005182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.986712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884294                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86847.091678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86847.091678                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 212337.395204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212337.395204                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 309415.137218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 309415.137218                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 212337.395204                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89148.459737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89223.779351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 212337.395204                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89148.459737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89223.779351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8348103                       # number of writebacks
system.l2.writebacks::total                   8348103                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6138                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296916                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5129                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        86687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        86687                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8383603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8388732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8383603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8388732                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637593864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637593864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1037788500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1037788500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25955400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25955400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1037788500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663549264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664587053000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1037788500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663549264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 664587053000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.992873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.005182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.619038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.619038                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.005182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.986712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884294                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.005182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.986712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884294                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76847.091678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76847.091678                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 202337.395204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 202337.395204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 299415.137218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 299415.137218                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 202337.395204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79148.459737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79223.779351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 202337.395204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79148.459737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79223.779351                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16760770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8372038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8348103                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23935                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296916                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91816                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25149502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25149502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25149502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8388732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8388732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8388732                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50160809500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44141533750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18971180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9484822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          22147                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        22147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1721268269500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1129888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16789343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       989341                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8356470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8356470                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        989853                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       140035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2969047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25488491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28457538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    126668416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1084015680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1210684096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8388047                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534278592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17874405                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17852257     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22148      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17874405                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18916171000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1484779500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12744757500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
