```
module accu (
    input wire clk,
    input wire rst_n,
    input wire [7:0] data_in,
    input wire valid_in,
    output reg valid_out,
    output reg [9:0] data_out
);

    reg [9:0] sum;
    reg [1:0] count;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            sum <= 10'b0;
            count <= 2'b0;
            valid_out <= 1'b0;
            data_out <= 10'b0;
        end else begin
            if (valid_in) begin
                sum <= sum + data_in;
                count <= count + 1;

                if (count == 2'b11) begin // After receiving four valid inputs (count from 0 to 3)
                    data_out <= sum;
                    valid_out <= 1'b1;
                    // Resetting for the next accumulation
                    sum <= 10'b0;
                    count <= 2'b0;
                end else begin
                    valid_out <= 1'b0; // Keep valid_out low until we have 4 inputs
                end
            end else begin
                valid_out <= 1'b0; // Keep valid_out low if valid_in is not asserted
            end
        end
    end

endmodule
```