$date
	Wed Feb 25 20:07:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rx_parser $end
$var wire 16 ! udp_sport [15:0] $end
$var wire 16 " udp_dport [15:0] $end
$var wire 1 # s_axis_tready $end
$var wire 1 $ m_axis_tvalid $end
$var wire 1 % m_axis_tlast $end
$var wire 64 & m_axis_tdata [63:0] $end
$var wire 32 ' ip_src [31:0] $end
$var wire 32 ( ip_dst [31:0] $end
$var wire 1 ) header_valid $end
$var parameter 32 * DATA_W $end
$var reg 1 + clk $end
$var reg 1 , m_axis_tready $end
$var reg 1 - rst $end
$var reg 64 . s_axis_tdata [63:0] $end
$var reg 1 / s_axis_tlast $end
$var reg 1 0 s_axis_tvalid $end
$scope module uut $end
$var wire 1 + clk $end
$var wire 1 , m_axis_tready $end
$var wire 1 - rst $end
$var wire 64 1 s_axis_tdata [63:0] $end
$var wire 1 / s_axis_tlast $end
$var wire 1 # s_axis_tready $end
$var wire 1 0 s_axis_tvalid $end
$var parameter 32 2 DATA_W $end
$var parameter 2 3 ST_ETH $end
$var parameter 2 4 ST_IP $end
$var parameter 2 5 ST_PAY $end
$var parameter 2 6 ST_UDP $end
$var reg 1 ) header_valid $end
$var reg 32 7 ip_dst [31:0] $end
$var reg 32 8 ip_src [31:0] $end
$var reg 64 9 m_axis_tdata [63:0] $end
$var reg 1 % m_axis_tlast $end
$var reg 1 $ m_axis_tvalid $end
$var reg 2 : state [1:0] $end
$var reg 16 ; udp_dport [15:0] $end
$var reg 16 < udp_sport [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 6
b11 5
b1 4
b0 3
b1000000 2
b1000000 *
$end
#0
$dumpvars
bx <
bx ;
bx :
bx 9
bx 8
bx 7
b0 1
00
0/
b0 .
1-
1,
0+
x)
bx (
bx '
bx &
x%
x$
1#
bx "
bx !
$end
#5000
0)
0%
0$
b0 :
1+
#10000
0+
#15000
1+
#20000
0+
#25000
1+
#30000
0+
#35000
1+
#40000
0+
#45000
1+
#50000
0+
#55000
1+
#60000
0+
#65000
1+
#70000
0+
#75000
1+
#80000
0+
#85000
1+
#90000
0+
#95000
1+
#100000
0+
0-
#105000
1+
#110000
0+
#115000
1+
#120000
0+
#125000
b1 :
b1010101010111011110011001101110111101110111111110001000100100010 .
b1010101010111011110011001101110111101110111111110001000100100010 1
10
1+
#130000
0+
#135000
b10 :
b10101010101110111100110011011101 (
b10101010101110111100110011011101 7
b11101110111111110001000100100010 '
b11101110111111110001000100100010 8
b1100000010101000000000010000000111100000000000010000000100000001 .
b1100000010101000000000010000000111100000000000010000000100000001 1
1+
#140000
0+
#145000
b11 :
1)
b0 "
b0 ;
b0 !
b0 <
b10011010010000111111001000000000000000000000000000000000000 .
b10011010010000111111001000000000000000000000000000000000000 1
1+
#150000
0+
#155000
1$
b10011010010000111111001000000000000000000000000000000000000 &
b10011010010000111111001000000000000000000000000000000000000 9
b1101111010101101101111101110111111001010111111101011101010111110 .
b1101111010101101101111101110111111001010111111101011101010111110 1
1+
#160000
0+
#165000
b0 :
1%
b1000100010001001000100010001000110011001100110100010001000100 &
b1000100010001001000100010001000110011001100110100010001000100 9
0)
1$
1/
b1000100010001001000100010001000110011001100110100010001000100 .
b1000100010001001000100010001000110011001100110100010001000100 1
1+
#170000
0+
#175000
b1 :
0%
0$
0/
00
1+
#180000
0+
#185000
1+
#190000
0+
#195000
1+
#200000
0+
#205000
1+
#210000
0+
#215000
1+
#220000
0+
#225000
1+
