

================================================================
== Vitis HLS Report for 'receive_message'
================================================================
* Date:           Sat Mar 18 14:32:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.556 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_2 = read i48 @_ssdm_op_Read.ap_auto.i48P0A, i48 %myMacAddress"   --->   Operation 4 'read' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i48P0A, i48 %myMacAddress_c, i48 %p_Val2_2"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %dhcp_replyMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_rx_data_V_last_V, i8 %s_axis_rx_data_V_strb_V, i8 %s_axis_rx_data_V_keep_V, i64 %s_axis_rx_data_V_data_V, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_rx_metadata, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A, i64 %s_axis_rx_data_V_data_V, i8 %s_axis_rx_data_V_keep_V, i8 %s_axis_rx_data_V_strb_V, i1 %s_axis_rx_data_V_last_V, i32 1"   --->   Operation 13 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %._crit_edge.i.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:75->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 14 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %s_axis_rx_data_V_data_V, i8 %s_axis_rx_data_V_keep_V, i8 %s_axis_rx_data_V_strb_V, i1 %s_axis_rx_data_V_last_V"   --->   Operation 15 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i81 %empty"   --->   Operation 16 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i81 %empty"   --->   Operation 17 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rm_wordCount_V_load = load i6 %rm_wordCount_V"   --->   Operation 18 'load' 'rm_wordCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rm_isReply_load = load i1 %rm_isReply" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 19 'load' 'rm_isReply_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rm_correctMac_load = load i1 %rm_correctMac" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 20 'load' 'rm_correctMac_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rm_isDHCP_load = load i1 %rm_isDHCP" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 21 'load' 'rm_isDHCP_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%switch_ln78 = switch i6 %rm_wordCount_V_load, void %._crit_edge1.i.i, i6 0, void, i6 30, void, i6 2, void, i6 3, void %_ifconv, i6 4, void %_ifconv1, i6 29, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:78->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 22 'switch' 'switch_ln78' <Predicate = (tmp)> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_data_V, i32 32, i32 63"   --->   Operation 23 'partselect' 'p_Result_6_i_i' <Predicate = (tmp & rm_wordCount_V_load == 29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln1064_3 = icmp_eq  i32 %p_Result_6_i_i, i32 1666417251"   --->   Operation 24 'icmp' 'icmp_ln1064_3' <Predicate = (tmp & rm_wordCount_V_load == 29)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln106 = store i1 %icmp_ln1064_3, i1 %rm_isDHCP" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:106->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 25 'store' 'store_ln106' <Predicate = (tmp & rm_wordCount_V_load == 29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%br_ln107 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:107->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 26 'br' 'br_ln107' <Predicate = (tmp & rm_wordCount_V_load == 29)> <Delay = 0.45>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %p_Val2_2, i32 32, i32 47"   --->   Operation 27 'partselect' 'p_Result_10_i_i' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln674_5 = trunc i64 %tmp_data_V"   --->   Operation 28 'trunc' 'trunc_ln674_5' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln1064_5 = icmp_eq  i16 %p_Result_10_i_i, i16 %trunc_ln674_5"   --->   Operation 29 'icmp' 'icmp_ln1064_5' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.12ns)   --->   "%and_ln93_1 = and i1 %rm_correctMac_load, i1 %icmp_ln1064_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 30 'and' 'and_ln93_1' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%store_ln97 = store i1 %and_ln93_1, i1 %rm_correctMac" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:97->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 31 'store' 'store_ln97' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.41>
ST_1 : Operation 32 [1/1] (0.45ns)   --->   "%br_ln98 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:98->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 32 'br' 'br_ln98' <Predicate = (tmp & rm_wordCount_V_load == 4)> <Delay = 0.45>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i48 %p_Val2_2"   --->   Operation 33 'trunc' 'trunc_ln674_4' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_data_V, i32 32, i32 63"   --->   Operation 34 'partselect' 'p_Result_9_i_i' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln1064_4 = icmp_eq  i32 %trunc_ln674_4, i32 %p_Result_9_i_i"   --->   Operation 35 'icmp' 'icmp_ln1064_4' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%and_ln93 = and i1 %rm_correctMac_load, i1 %icmp_ln1064_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 36 'and' 'and_ln93' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln93 = store i1 %and_ln93, i1 %rm_correctMac" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 37 'store' 'store_ln93' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.45ns)   --->   "%br_ln94 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:94->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 38 'br' 'br_ln94' <Predicate = (tmp & rm_wordCount_V_load == 3)> <Delay = 0.45>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i64 %tmp_data_V"   --->   Operation 39 'trunc' 'trunc_ln674_3' <Predicate = (tmp & rm_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln89 = store i32 %trunc_ln674_3, i32 %meta_assignedIpAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:89->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 40 'store' 'store_ln89' <Predicate = (tmp & rm_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_data_V, i32 32, i32 63"   --->   Operation 41 'partselect' 'p_Result_5_i_i' <Predicate = (tmp & rm_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln90 = store i32 %p_Result_5_i_i, i32 %meta_serverAddress_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:90->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 42 'store' 'store_ln90' <Predicate = (tmp & rm_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.45ns)   --->   "%br_ln91 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:91->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 43 'br' 'br_ln91' <Predicate = (tmp & rm_wordCount_V_load == 2)> <Delay = 0.45>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i64 %tmp_data_V"   --->   Operation 44 'trunc' 'trunc_ln674_2' <Predicate = (tmp & rm_wordCount_V_load == 30)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%icmp_ln1064_2 = icmp_eq  i16 %trunc_ln674_2, i16 309"   --->   Operation 45 'icmp' 'icmp_ln1064_2' <Predicate = (tmp & rm_wordCount_V_load == 30)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln1064_2, void %._crit_edge4.i.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:110->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 46 'br' 'br_ln110' <Predicate = (tmp & rm_wordCount_V_load == 30)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_data_V, i32 16, i32 23"   --->   Operation 47 'partselect' 'p_Result_7_i_i' <Predicate = (tmp & rm_wordCount_V_load == 30 & icmp_ln1064_2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln111 = store i8 %p_Result_7_i_i, i8 %meta_type_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:111->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 48 'store' 'store_ln111' <Predicate = (tmp & rm_wordCount_V_load == 30 & icmp_ln1064_2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln111 = br void %._crit_edge4.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:111->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 49 'br' 'br_ln111' <Predicate = (tmp & rm_wordCount_V_load == 30 & icmp_ln1064_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%br_ln112 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:112->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 50 'br' 'br_ln112' <Predicate = (tmp & rm_wordCount_V_load == 30)> <Delay = 0.45>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %tmp_data_V"   --->   Operation 51 'trunc' 'trunc_ln674' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %trunc_ln674, i8 2"   --->   Operation 52 'icmp' 'icmp_ln1064' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln80 = store i1 %icmp_ln1064, i1 %rm_isReply" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:80->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 53 'store' 'store_ln80' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_data_V, i32 32, i32 63"   --->   Operation 54 'partselect' 'p_Result_i_i' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %p_Result_i_i, i32 %meta_identifier_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:81->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 55 'store' 'store_ln81' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.41ns)   --->   "%store_ln82 = store i1 1, i1 %rm_correctMac" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:82->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 56 'store' 'store_ln82' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.41>
ST_1 : Operation 57 [1/1] (0.45ns)   --->   "%br_ln83 = br void %._crit_edge1.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:83->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 57 'br' 'br_ln83' <Predicate = (tmp & rm_wordCount_V_load == 0)> <Delay = 0.45>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%rm_isReply_loc_0_i_i = phi i1 %rm_isReply_load, void, i1 %rm_isReply_load, void, i1 %rm_isReply_load, void %_ifconv1, i1 %rm_isReply_load, void %_ifconv, i1 %rm_isReply_load, void, i1 %rm_isReply_load, void %._crit_edge4.i.i, i1 %icmp_ln1064, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 58 'phi' 'rm_isReply_loc_0_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rm_correctMac_loc_0_i_i = phi i1 %rm_correctMac_load, void, i1 %rm_correctMac_load, void, i1 %and_ln93_1, void %_ifconv1, i1 %and_ln93, void %_ifconv, i1 %rm_correctMac_load, void, i1 %rm_correctMac_load, void %._crit_edge4.i.i, i1 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 59 'phi' 'rm_correctMac_loc_0_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rm_isDHCP_loc_0_i_i = phi i1 %rm_isDHCP_load, void, i1 %icmp_ln1064_3, void, i1 %rm_isDHCP_load, void %_ifconv1, i1 %rm_isDHCP_load, void %_ifconv, i1 %rm_isDHCP_load, void, i1 %rm_isDHCP_load, void %._crit_edge4.i.i, i1 %rm_isDHCP_load, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 60 'phi' 'rm_isDHCP_loc_0_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln885 = add i6 %rm_wordCount_V_load, i6 1"   --->   Operation 61 'add' 'add_ln885' <Predicate = (tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln118 = br i1 %tmp_last_V, void %mergeST.i.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:118->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 62 'br' 'br_ln118' <Predicate = (tmp)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%and_ln121 = and i1 %rm_correctMac_loc_0_i_i, i1 %rm_isDHCP_loc_0_i_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 63 'and' 'and_ln121' <Predicate = (tmp & tmp_last_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln121_1 = and i1 %and_ln121, i1 %rm_isReply_loc_0_i_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 64 'and' 'and_ln121_1' <Predicate = (tmp & tmp_last_V)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %and_ln121_1, void %._crit_edge6.i.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 65 'br' 'br_ln121' <Predicate = (tmp & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln123 = br void %mergeST.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:123->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 66 'br' 'br_ln123' <Predicate = (tmp & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%rm_wordCount_V_new_0_i_i = phi i6 0, void %._crit_edge6.i.i, i6 %add_ln885, void %._crit_edge1.i.i"   --->   Operation 67 'phi' 'rm_wordCount_V_new_0_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln885 = store i6 %rm_wordCount_V_new_0_i_i, i6 %rm_wordCount_V"   --->   Operation 68 'store' 'store_ln885' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln124 = br void %._crit_edge.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:124->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 69 'br' 'br_ln124' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_rx_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 70 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_i, void %receive_message.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:126->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 71 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_0 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_rx_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'read' 'p_0' <Predicate = (tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln127 = br void %receive_message.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:127->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 73 'br' 'br_ln127' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%meta_identifier_V_load = load i32 %meta_identifier_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 74 'load' 'meta_identifier_V_load' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%meta_assignedIpAddress_V_load = load i32 %meta_assignedIpAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'load' 'meta_assignedIpAddress_V_load' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%meta_serverAddress_V_load = load i32 %meta_serverAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'load' 'meta_serverAddress_V_load' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%meta_type_V_1_load = load i8 %meta_type_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'load' 'meta_type_V_1_load' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i104 @_ssdm_op_BitConcatenate.i104.i8.i32.i32.i32, i8 %meta_type_V_1_load, i32 %meta_serverAddress_V_load, i32 %meta_assignedIpAddress_V_load, i32 %meta_identifier_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 78 'bitconcatenate' 'p_s' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i104P0A, i104 %dhcp_replyMetaFifo, i104 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'write' 'write_ln173' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 4> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln122 = br void %._crit_edge6.i.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:122->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 80 'br' 'br_ln122' <Predicate = (tmp & tmp_last_V & and_ln121_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln373 = ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373]   --->   Operation 81 'ret' 'ret_ln373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	wire read operation ('__Val2__') on port 'myMacAddress' [18]  (0 ns)
	'icmp' operation ('icmp_ln1064_4') [53]  (0.859 ns)
	'and' operation ('and_ln93', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) [54]  (0.122 ns)
	multiplexor before 'phi' operation ('rm_correctMac_loc_0_i_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) with incoming values : ('rm_correctMac_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) ('and_ln93_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) ('and_ln93', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) [83]  (0.453 ns)
	'phi' operation ('rm_correctMac_loc_0_i_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) with incoming values : ('rm_correctMac_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) ('and_ln93_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) ('and_ln93', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:93->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) [83]  (0 ns)
	'and' operation ('and_ln121', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) [88]  (0 ns)
	'and' operation ('and_ln121_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:121->/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/dhcp_client/dhcp_client.cpp:373) [89]  (0.122 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	'load' operation ('meta_identifier_V_load', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on static variable 'meta_identifier_V' [92]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'dhcp_replyMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [97]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
