0.7
2020.2
May 22 2024
18:54:44
/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,1747060302,verilog,,,,,,,,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,1745749186,verilog,,,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,tinyriscv_soc_tb,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/new/ex_tb.v,1745605056,verilog,,,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,ex_tb,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/new/mac_unit_tb.v,1746100838,verilog,,,,mac_unit_tb,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/new/pipelined_logadder_tb.v,1745599484,verilog,,,,pipelined_logadder_tb,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/clint.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/csr_reg.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,clint,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/csr_reg.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ctrl.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,csr_reg,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ctrl.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/div.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,ctrl,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/div.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,div,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v,1745691189,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,ex,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id.v,1745594911,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,id,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/if_id.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,id_ex,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/if_id.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,if_id,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/pc_reg.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/ram.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,pc_reg,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/regs.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/rib.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,regs,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/rib.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/rom.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,rib,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v,1745679663,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/soc/tinyriscv_soc_top.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,tinyriscv,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v,,jtag_dm,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v,,jtag_driver,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/log_adder.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,jtag_top,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/uart_debug.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,,uart_debug,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/gpio.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id.v,,gpio,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/ram.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/regs.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,ram,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/rom.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/spi.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,rom,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/spi.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/timer.v,,spi,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/timer.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,timer,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/uart.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/uart_debug.v,,uart,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/soc/tinyriscv_soc_top.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/uart.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,tinyriscv_soc_top,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/gen_dff.v,,full_handshake_tx,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/gen_dff.v,1742493110,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/gpio.v,,gen_en_dff;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/log_adder.v,1745516622,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/pc_reg.v,/home/sidharth/RISC-V/tinyriscv/rtl/core/defines.v,pipelined_logadder,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/mac_unit.v,1746089191,verilog,,/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sim_1/new/mac_unit_tb.v,,mac_unit,,,../../../../../../RISC-V/tinyriscv/rtl/core,,,,,
