// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _GEMM_3D_float_HH_
#define _GEMM_3D_float_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct GEMM_3D_float : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > v198_0_V_address0;
    sc_out< sc_logic > v198_0_V_ce0;
    sc_in< sc_lv<32> > v198_0_V_q0;
    sc_out< sc_lv<7> > v200_0_V_address0;
    sc_out< sc_logic > v200_0_V_ce0;
    sc_out< sc_logic > v200_0_V_we0;
    sc_out< sc_lv<32> > v200_0_V_d0;
    sc_in< sc_lv<32> > v200_0_V_q0;
    sc_out< sc_lv<14> > k_proj_transposed_V_address0;
    sc_out< sc_logic > k_proj_transposed_V_ce0;
    sc_in< sc_lv<32> > k_proj_transposed_V_q0;


    // Module declarations
    GEMM_3D_float(sc_module_name name);
    SC_HAS_PROCESS(GEMM_3D_float);

    ~GEMM_3D_float();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > h4_fu_145_p2;
    sc_signal< sc_lv<5> > h4_reg_331;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > sext_ln342_fu_181_p1;
    sc_signal< sc_lv<14> > sext_ln342_reg_336;
    sc_signal< sc_lv<1> > icmp_ln337_fu_139_p2;
    sc_signal< sc_lv<8> > sub_ln344_fu_205_p2;
    sc_signal< sc_lv<8> > sub_ln344_reg_341;
    sc_signal< sc_lv<3> > add_ln339_fu_217_p2;
    sc_signal< sc_lv<3> > add_ln339_reg_349;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<15> > zext_ln344_1_fu_223_p1;
    sc_signal< sc_lv<15> > zext_ln344_1_reg_354;
    sc_signal< sc_lv<1> > icmp_ln339_fu_211_p2;
    sc_signal< sc_lv<7> > v200_0_V_addr_reg_359;
    sc_signal< sc_lv<7> > add_ln340_fu_247_p2;
    sc_signal< sc_lv<7> > add_ln340_reg_367;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > add_ln342_fu_257_p2;
    sc_signal< sc_lv<14> > add_ln342_reg_372;
    sc_signal< sc_lv<1> > icmp_ln340_fu_241_p2;
    sc_signal< sc_lv<15> > add_ln342_1_fu_288_p2;
    sc_signal< sc_lv<15> > add_ln342_1_reg_377;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > v198_0_V_load_reg_392;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > k_proj_transposed_V_1_reg_397;
    sc_signal< sc_lv<32> > trunc_ln_reg_402;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > v200_0_V_load_reg_407;
    sc_signal< sc_lv<5> > h4_0_reg_106;
    sc_signal< sc_lv<3> > j4_0_0_reg_117;
    sc_signal< sc_lv<7> > k3_0_0_reg_128;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > sext_ln344_fu_236_p1;
    sc_signal< sc_lv<64> > zext_ln342_3_fu_297_p1;
    sc_signal< sc_lv<64> > sext_ln342_1_fu_293_p1;
    sc_signal< sc_lv<12> > tmp_52_fu_151_p3;
    sc_signal< sc_lv<10> > tmp_53_fu_163_p3;
    sc_signal< sc_lv<13> > zext_ln342_fu_159_p1;
    sc_signal< sc_lv<13> > zext_ln342_1_fu_171_p1;
    sc_signal< sc_lv<13> > sub_ln342_fu_175_p2;
    sc_signal< sc_lv<6> > tmp_55_fu_193_p3;
    sc_signal< sc_lv<8> > tmp_54_fu_185_p3;
    sc_signal< sc_lv<8> > zext_ln344_fu_201_p1;
    sc_signal< sc_lv<8> > zext_ln344_2_fu_227_p1;
    sc_signal< sc_lv<8> > add_ln344_fu_231_p2;
    sc_signal< sc_lv<14> > zext_ln342_2_fu_253_p1;
    sc_signal< sc_lv<12> > trunc_ln342_fu_262_p1;
    sc_signal< sc_lv<15> > p_shl4_cast_fu_266_p3;
    sc_signal< sc_lv<15> > p_shl5_cast_fu_274_p3;
    sc_signal< sc_lv<15> > sub_ln342_1_fu_282_p2;
    sc_signal< sc_lv<32> > mul_ln1118_fu_307_p0;
    sc_signal< sc_lv<32> > mul_ln1118_fu_307_p1;
    sc_signal< sc_lv<44> > mul_ln1118_fu_307_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_2B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln339_fu_217_p2();
    void thread_add_ln340_fu_247_p2();
    void thread_add_ln342_1_fu_288_p2();
    void thread_add_ln342_fu_257_p2();
    void thread_add_ln344_fu_231_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_h4_fu_145_p2();
    void thread_icmp_ln337_fu_139_p2();
    void thread_icmp_ln339_fu_211_p2();
    void thread_icmp_ln340_fu_241_p2();
    void thread_k_proj_transposed_V_address0();
    void thread_k_proj_transposed_V_ce0();
    void thread_mul_ln1118_fu_307_p0();
    void thread_mul_ln1118_fu_307_p1();
    void thread_mul_ln1118_fu_307_p2();
    void thread_p_shl4_cast_fu_266_p3();
    void thread_p_shl5_cast_fu_274_p3();
    void thread_sext_ln342_1_fu_293_p1();
    void thread_sext_ln342_fu_181_p1();
    void thread_sext_ln344_fu_236_p1();
    void thread_sub_ln342_1_fu_282_p2();
    void thread_sub_ln342_fu_175_p2();
    void thread_sub_ln344_fu_205_p2();
    void thread_tmp_52_fu_151_p3();
    void thread_tmp_53_fu_163_p3();
    void thread_tmp_54_fu_185_p3();
    void thread_tmp_55_fu_193_p3();
    void thread_trunc_ln342_fu_262_p1();
    void thread_v198_0_V_address0();
    void thread_v198_0_V_ce0();
    void thread_v200_0_V_address0();
    void thread_v200_0_V_ce0();
    void thread_v200_0_V_d0();
    void thread_v200_0_V_we0();
    void thread_zext_ln342_1_fu_171_p1();
    void thread_zext_ln342_2_fu_253_p1();
    void thread_zext_ln342_3_fu_297_p1();
    void thread_zext_ln342_fu_159_p1();
    void thread_zext_ln344_1_fu_223_p1();
    void thread_zext_ln344_2_fu_227_p1();
    void thread_zext_ln344_fu_201_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
