# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:03 on Nov 16,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/MULT/MULT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MULT
# -- Compiling architecture SYN of mult
# End time: 21:01:03 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:03 on Nov 16,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/generic_laterial_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_laterial_shift
# -- Compiling architecture beh of generic_laterial_shift
# End time: 21:01:03 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:03 on Nov 16,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/filter_base_16_tap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity filter_base_16_tap
# -- Compiling architecture rtl of filter_base_16_tap
# End time: 21:01:03 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:03 on Nov 16,2023
# vcom -reportprogress 300 -93 -work work ../src/filter_base_16_tap_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity filter_base_16_tap_tb
# -- Compiling architecture arch of filter_base_16_tap_tb
# End time: 21:01:03 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" filter_base_16_tap_tb.vhd 
# Start time: 21:01:03 on Nov 16,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'filter_base_16_tap_tb' at "filter_base_16_tap_tb".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 6
