library (sram22_64x4m4w2) {
  /* Models written by Liberate MX 21.7.7.044.isr7 from Cadence Design Systems, Inc. on Sat May 27 09:59:04 PDT 2023 */
  delay_model : table_lookup;
  comment : "";
  date : "$Date: Sat May 27 09:59:00 2023 $";
  revision : "1.0";
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_inout_pin_cap : 0.005;
  default_input_pin_cap : 0.005;
  default_leakage_power_density : 0;
  default_max_transition : 0.04;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 1.8;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 10;
  slew_lower_threshold_pct_rise : 10;
  slew_upper_threshold_pct_fall : 90;
  slew_upper_threshold_pct_rise : 90;
  voltage_map (vdd, 1.8);
  voltage_map (vss, 0);
  voltage_map (GND, 0);
  operating_conditions (PVT_1P8V_25C) {
    process : 1;
    temperature : 25;
    voltage : 1.8;
  }
  default_operating_conditions : PVT_1P8V_25C;
  bus_naming_style : "%s[%d]";
  type (bus_sram22_64x4m4w2_dout_3_0) {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from  : 3;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_wmask_1_0) {
    base_type : array;
    data_type : bit;
    bit_width : 2;
    bit_from  : 1;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_addr_5_0) {
    base_type : array;
    data_type : bit;
    bit_width : 6;
    bit_from  : 5;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_din_3_0) {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from  : 3;
    bit_to    : 0;
    downto    : true;
  }
  lu_table_template (constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.00125, 0.005, 0.04");
  }
  lu_table_template (delay_template_3x3) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  lu_table_template (mpw_constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (passive_output_power_template_3x1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.0017225, 0.00689, 0.02756");
  }
  power_lut_template (passive_power_template_3x1) {
    variable_1 : input_transition_time;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (power_template_3x3) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  output_voltage (DC_0) {
    vol : 0.09;
    voh : 1.71;
    vomin : 0;
    vomax : VDD;
  }
  cell (sram22_64x4m4w2) {
    area : 0;
    cell_leakage_power : 7.5321;
    dont_use : true;
    interface_timing : true;
    pg_pin (vdd) {
      direction : inout;
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (vss) {
      direction : inout;
      pg_type : primary_ground;
      voltage_name : "vss";
    }
    leakage_power () {
      value : 7.5321;
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : vss;
    }
    bus (addr) {
      bus_type : bus_sram22_64x4m4w2_addr_5_0;
      direction : input;
      pin (addr[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.029788, 0.030274, 0.0379112", \
            "0.0297883, 0.0302744, 0.0379105", \
            "0.029783, 0.0302691, 0.0379083" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0286214, 0.0292679, 0.0378169", \
            "0.028619, 0.0292655, 0.0378145", \
            "0.0286183, 0.0292649, 0.0378139" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0979062, 0.0979069, 0.0979058", \
            "0.0984522, 0.0984529, 0.0984519", \
            "0.105983, 0.105984, 0.105983" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.101433, 0.101435, 0.101432", \
            "0.102299, 0.1023, 0.102297", \
            "0.112555, 0.112557, 0.112554" \
          );
        }
      }
    }
    pin (clk) {
      clock : true;
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.157157;
      rise_capacitance : 0.157157;
      rise_capacitance_range (0.131351, 0.157157);
      fall_capacitance : 0.15658;
      fall_capacitance_range (0.141591, 0.15658);
      timing () {
        related_pin : "clk";
        timing_type : min_pulse_width;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.228351, 0.228664, 0.226536" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.245876, 0.245556, 0.247729" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        timing_type : minimum_period;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.97825, 1.97827, 1.97828" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.97825, 1.97827, 1.97828" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "2.38938, 2.38938, 2.38938" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.300384, 0.300384, 0.300384" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "2.64719, 2.64719, 2.64719" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0417237, 0.0417237, 0.0417237" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.52818, 1.52818, 1.52818" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.317129, 0.317129, 0.317129" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.79742, 1.79742, 1.79742" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0354212, 0.0354212, 0.0354212" \
          );
        }
      }
    }
    bus (din) {
      bus_type : bus_sram22_64x4m4w2_din_3_0;
      direction : input;
      pin (din[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454255;
        rise_capacitance : 0.00454255;
        rise_capacitance_range (0.00407453, 0.00454255);
        fall_capacitance : 0.00433078;
        fall_capacitance_range (0.00421607, 0.00433078);
      }
      pin (din[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297867, 0.0302588, 0.0379095", \
            "0.0297863, 0.0302602, 0.037911", \
            "0.0297859, 0.0302641, 0.0379148" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0290348, 0.0295046, 0.0378129", \
            "0.0290348, 0.0295046, 0.0378067", \
            "0.0290348, 0.0295046, 0.0378145" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0975499, 0.097551, 0.0975514", \
            "0.0981316, 0.0981327, 0.0981312", \
            "0.105614, 0.105615, 0.105614" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.101433, 0.101435, 0.101432", \
            "0.102299, 0.1023, 0.102297", \
            "0.112555, 0.112557, 0.112554" \
          );
        }
      }
    }
    bus (dout) {
      bus_type : bus_sram22_64x4m4w2_dout_3_0;
      direction : output;
      pin (dout[3]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[2]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[1]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[0]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      timing () {
        related_pin : "clk";
        timing_sense : non_unate;
        timing_type : rising_edge;
        cell_rise (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.507467, 0.521698, 0.5745", \
            "0.508367, 0.522607, 0.575399", \
            "0.51691, 0.531149, 0.583947" \
          );
        }
        rise_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.0202925, 0.0459537, 0.155679", \
            "0.0202921, 0.0459621, 0.155678", \
            "0.0202893, 0.045958, 0.15568" \
          );
        }
        cell_fall (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "2.31348, 2.32469, 2.35945", \
            "2.31443, 2.32565, 2.3604", \
            "2.32298, 2.33421, 2.36895" \
          );
        }
        fall_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.013515, 0.028078, 0.085795", \
            "0.013518, 0.028084, 0.085781", \
            "0.013524, 0.028082, 0.085786" \
          );
        }
      }
    }
    pin (we) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.00454247;
      rise_capacitance : 0.00454247;
      rise_capacitance_range (0.00407359, 0.00454247);
      fall_capacitance : 0.00430123;
      fall_capacitance_range (0.00421607, 0.00430123);
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297396, 0.0302555, 0.0379052", \
            "0.0297405, 0.0302564, 0.037906", \
            "0.0297416, 0.0302574, 0.0379071" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0285754, 0.0292663, 0.0378079", \
            "0.0285763, 0.0292673, 0.0378089", \
            "0.0285733, 0.0292642, 0.0378059" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0975452, 0.0975463, 0.0975439", \
            "0.0981166, 0.0981177, 0.0981153", \
            "0.105588, 0.105589, 0.105587" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.100453, 0.100455, 0.100455", \
            "0.10137, 0.101372, 0.101372", \
            "0.111767, 0.111769, 0.111768" \
          );
        }
      }
    }
    bus (wmask) {
      bus_type : bus_sram22_64x4m4w2_wmask_1_0;
      direction : input;
      pin (wmask[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (wmask[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297855, 0.0302385, 0.037913", \
            "0.0297848, 0.0302377, 0.0379123", \
            "0.029785, 0.030238, 0.0379125" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0285076, 0.0292134, 0.0376933", \
            "0.0285064, 0.0292122, 0.0376921", \
            "0.0285021, 0.0292079, 0.0376878" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0975481, 0.09755, 0.0975456", \
            "0.0981013, 0.0981032, 0.0980988", \
            "0.105594, 0.105596, 0.105592" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.101383, 0.101385, 0.101382", \
            "0.102262, 0.102264, 0.102261", \
            "0.112517, 0.112519, 0.112516" \
          );
        }
      }
    }
  }
}
