# compile verilog/system verilog design source files
verilog xil_defaultlib  "eightBitRCASim_time_impl.v"
verilog xil_defaultlib  "../../../../Problem_6.srcs/sim_1/new/eightBitRCASim.v"

# Do not sort compile order
nosort
