FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DGT_TTL";
2"DDGT_TTL";
3"DGT_P";
4"DGT_N";
5"DDGT_P";
6"DDGT_N";
7"VCC\G";
8"GND\G";
9"GT_TTL";
10"GND\G";
11"GND\G";
12"VCC\G";
13"LE";
14"UN$1$DS1023200$I1$Q";
15"VCC\G";
16"GND\G";
17"CLK";
18"DATA";
19"VCC\G";
20"VCC\G";
21"GND\G";
22"GND\G";
23"VCC\G";
24"UN$1$HCT123$I9$Q1";
25"UN$1$HCT123$I9$Q2";
26"GND\G";
27"UN$1$CSMD0805$I15$B";
28"UN$1$CSMD0805$I14$B";
29"VCC\G";
30"UN$1$CSMD0603$I12$A";
31"VEE\G";
32"GND\G";
33"VCC\G";
34"VCC\G";
35"GND\G";
36"UN$1$LEDL$I19$A";
37"GND\G";
38"UN$1$LEDL$I18$A";
39"VCC\G";
40"GND\G";
%"DS1023200"
"1","(-450,3300)","0","ttl","I1";
;
$LOCATION"U1"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,300,200,-300";
"VCC"
$PN"16"39;
"GND"
$PN"8"40;
"IN"
$PN"1"9;
"PWM"
$PN"9"0;
"OUT"
$PN"15"1;
"P3"
$PN"6"0;
"P4"
$PN"7"0;
"D/P2"
$PN"5"18;
"PS"
$PN"14"19;
"CLK/P1"
$PN"4"17;
"LE* \B"
$PN"2"13;
"Q/P0"
$PN"3"14;
"MS"
$PN"11"32;
"P5"
$PN"10"0;
"P6"
$PN"12"0;
"P7"
$PN"13"0;
%"MC10H124"
"1","(1150,2500)","0","ecl","I10";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"0;
"GND"30;
"VCC"29;
"VEE"31;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"6;
"A_OUT* \B"4;
"D_OUT"0;
"C_OUT"0;
"B_OUT"5;
"A_OUT"3;
"D_IN"0;
"C_IN"0;
"B_IN"2;
"A_IN"1;
%"CSMD0603"
"1","(1550,3250)","1","capacitors","I11";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
VALUE"1.0UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"25V";
"B<0>"8;
"A<0>"7;
%"CSMD0603"
"1","(1000,2050)","4","capacitors","I12";
;
VALUE"1.0UF"
VOLTAGE"25V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"29;
"A<0>"30;
%"CSMD0603"
"1","(1250,2050)","4","capacitors","I13";
;
VOLTAGE"25V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"1.0UF"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"30;
"A<0>"31;
%"CSMD0805"
"1","(1600,4350)","1","capacitors","I14";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V";
"B<0>"28;
"A<0>"22;
%"CSMD0805"
"1","(1300,4300)","1","capacitors","I15";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V";
"B<0>"27;
"A<0>"26;
%"RSMD0805"
"1","(950,4550)","0","resistors","I16";
;
PACKTYPE"0805"
TOL"1%"
VALUE"10K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"33;
"B<0>"27;
%"RSMD0805"
"1","(950,4750)","0","resistors","I17";
;
PACKTYPE"0805"
TOL"1%"
VALUE"10K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"34;
"B<0>"28;
%"LED_L"
"1","(2300,3950)","5","misc","I18";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"38;
"B\NAC"37;
%"LED_L"
"1","(2300,3750)","5","misc","I19";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"36;
"B\NAC"35;
%"DS1023500"
"1","(-400,1950)","0","ttl","I2";
;
CDS_LIB"ttl"
CDS_SEC"1"
CDS_LOCATION"U2"
CDS_LMAN_SYM_OUTLINE"-175,250,175,-250";
"GND"0;
"VCC"0;
"IN"9;
"Q/P0"0;
"P4"0;
"P3"0;
"CLK/P1"17;
"D/P2"14;
"P7"0;
"P6"0;
"P5"0;
"MS"21;
"PS"0;
"PWM"0;
"OUT"2;
"LE* \B"0;
%"RSMD0805"
"1","(2000,3950)","0","resistors","I20";
;
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"24;
"B<0>"38;
%"RSMD0805"
"1","(1950,3750)","0","resistors","I21";
;
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"25;
"B<0>"36;
%"INPORT"
"1","(-2100,3350)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"CSMD0603"
"1","(-250,3900)","0","capacitors","I4";
;
VALUE"1.0UF"
VOLTAGE"25V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"39;
"A<0>"40;
%"CSMD0603"
"1","(-300,2500)","0","capacitors","I5";
;
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"1.0UF"
VOLTAGE"25V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"15;
"A<0>"16;
%"INPORT"
"1","(-2100,3100)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2100,2900)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-2100,2750)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"HCT123"
"1","(1450,3750)","0","misc","I9";
;
CDS_LIB"misc"
PULSE_WIDTH"10000"
VLOG_PARAM1"pulse_width:integer"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"GND"8;
"VCC"7;
"IN_B2"2;
"IN_B1"1;
"IN_A2* \B"11;
"IN_A1* \B"10;
"REXT/CEXT2"28;
"REXT/CEXT1"27;
"CEXT2"22;
"CEXT1"26;
"Q2* \B"0;
"Q1* \B"0;
"Q2"25;
"Q1"24;
"RD2* \B"12;
"RD1* \B"23;
END.
