

================================================================
== Vitis HLS Report for 'fpsub503_3'
================================================================
* Date:           Tue May 20 14:35:44 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpsub503_3_Pipeline_VITIS_LOOP_47_1_fu_18  |fpsub503_3_Pipeline_VITIS_LOOP_47_1  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpsub503_3_Pipeline_VITIS_LOOP_53_2_fu_29  |fpsub503_3_Pipeline_VITIS_LOOP_53_2  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     544|   1312|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     550|   1402|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_fpsub503_3_Pipeline_VITIS_LOOP_47_1_fu_18  |fpsub503_3_Pipeline_VITIS_LOOP_47_1  |        0|   0|  210|  612|    0|
    |grp_fpsub503_3_Pipeline_VITIS_LOOP_53_2_fu_29  |fpsub503_3_Pipeline_VITIS_LOOP_53_2  |        0|   0|  334|  700|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  544| 1312|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  25|          5|    1|          5|
    |c_address0  |  14|          3|    4|         12|
    |c_ce0       |  14|          3|    1|          3|
    |c_ce1       |   9|          2|    1|          2|
    |c_d0        |  14|          3|   64|        192|
    |c_we0       |  14|          3|    1|          3|
    +------------+----+-----------+-----+-----------+
    |Total       |  90|         19|   72|        217|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_fpsub503_3_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpsub503_3_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    fpsub503.3|  return value|
|R_X_address0  |  out|    4|   ap_memory|           R_X|         array|
|R_X_ce0       |  out|    1|   ap_memory|           R_X|         array|
|R_X_q0        |   in|   64|   ap_memory|           R_X|         array|
|R_Z_address0  |  out|    4|   ap_memory|           R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|           R_Z|         array|
|c_address0    |  out|    4|   ap_memory|             c|         array|
|c_ce0         |  out|    1|   ap_memory|             c|         array|
|c_we0         |  out|    1|   ap_memory|             c|         array|
|c_d0          |  out|   64|   ap_memory|             c|         array|
|c_address1    |  out|    4|   ap_memory|             c|         array|
|c_ce1         |  out|    1|   ap_memory|             c|         array|
|c_q1          |   in|   64|   ap_memory|             c|         array|
+--------------+-----+-----+------------+--------------+--------------+

