<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2284' ll='2286' type='void llvm::TargetLoweringBase::setMaxAtomicSizeInBitsSupported(unsigned int SizeInBits)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2280'>/// Set the maximum atomic operation size supported by the
  /// backend. Atomic operations greater than this size (as well as
  /// ones that are not naturally aligned), will be expanded by
  /// AtomicExpandPass into an __atomic_* library call.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1426' u='c' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1278' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='355' u='c' c='_ZN4llvm19RISCVTargetLoweringC1ERKNS_13TargetMachineERKNS_14RISCVSubtargetE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='358' u='c' c='_ZN4llvm19RISCVTargetLoweringC1ERKNS_13TargetMachineERKNS_14RISCVSubtargetE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1589' u='c' c='_ZN4llvm19SparcTargetLoweringC1ERKNS_13TargetMachineERKNS_14SparcSubtargetE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1591' u='c' c='_ZN4llvm19SparcTargetLoweringC1ERKNS_13TargetMachineERKNS_14SparcSubtargetE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1593' u='c' c='_ZN4llvm19SparcTargetLoweringC1ERKNS_13TargetMachineERKNS_14SparcSubtargetE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='273' u='c' c='_ZN4llvm25WebAssemblyTargetLoweringC1ERKNS_13TargetMachineERKNS_20WebAssemblySubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='178' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
