<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="favicon.ico" />
<link rel="bookmark" href="favicon.ico" type="image/x-icon"　/>
<title>Xuanle Ren 任轩乐</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Menu</div>
<div class="menu-item"><a href="index.html" class="current">Home</a></div>
<div class="menu-item"><a href="sparc.html" class="current">SPARC Lab</a></div>
<div class="menu-item"><a href="https://scholar.google.com/citations?user=DlpoK-sAAAAJ&hl=en" target="_blank">Google Scholar</a></div>
<div class="menu-item"><a href="https://sist.shanghaitech.edu.cn/rxl/main.htm" target="_blank">@ShanghaiTech</a></div>
<div class="menu-item"><a href="cv/cv2023.pdf" target="_blank">CV</a></div>
</td>



<td id="layout-content">
<div id="toptitle">
<h1>Xuanle Ren (任轩乐) </h1>
</div>
<table class="imgtable"><tr><td>
<a href="https://renxuanle.github.io/"><img src="photos/bio.jpg" alt="alt text" width="180px" height="190px" /></a>&nbsp;</td>

<td align="left"><p class="big">
  Xuanle Ren<br />
  Assistant Professor / 高级工程师<br />
  <a href="https://pmicc.sist.shanghaitech.edu.cn/" target="_blank">Post-Moore Microelectronics Integrated Circuit Center (PMICC)</a><br />
  <a href="https://sist.shanghaitech.edu.cn/" target="_blank">School of Information Science and Technology (SIST)</a><br />
  <a href="https://www.shanghaitech.edu.cn/" target="_blank">ShanghaiTech University</a><br /><br />
  
  Email: <a href="mailto:renxl@shanghaitech.edu.cn">renxl@shanghaitech.edu.cn</a><br /><br />
  
  Office: Room 306, SIST Building 3,<br />
  393 Huaxia Middle Road, Pudong New Area,<br />
  Shanghai, China<br />
  上海市浦东新区华夏中路393号上海科技大学信息学院3号楼306<br />
</p>

</td>
</tr>
</table>
<br />


<ul>
  <li><p>I am a tenure-track Assistant Professor in ShanghaiTech University, and lead the <a href="sparc.html">SPARC (<u>S</u>ecurity, <u>P</u>rivacy, and <u>ARC</u>hitecture) Lab</a>.  My research is focused on hardware acceleration, algorithm design, and application for <b>privacy-preserving computing</b>, including homomorphic encryption, trusted execution environment, and zero-knowledge proof. I am also interested in developing <b>secure and trusted hardware systems</b>, and exploring <b>novel EDA algorithms</b>. I received the Ph.D. degree from Carnegie Mellon University in 2018 (Advisors: <a href="https://engineering.cmu.edu/directory/bios/blanton-shawn.html" target="_blank">Prof. Shawn Blanton</a> and <a href="https://www.inesctec.pt/en/people/vitor-grade-tavares#intro" target="_blank">Prof. V&iacute;tor Grade Tavares</a>), and the B.S. degree from Peking University in 2012 (Advisor: <a href="https://ic.pku.edu.cn/szdw/zzjs/jcdlsjx1/czj/index.htm" target="_blank">Prof. Zhongjian Chen</a>).<br />
</ul>

<ul>
  <li><p><span style="color: darkred;">我正在招收2025年秋季入学的硕士、博士研究生, 具体事宜请点击<a href="">这里</a>。</span>同时, 我也招收研究助理 (Research Assistant) 和访问学生 (Visiting Student)。欢迎本校和外校的优秀本科生、研究生申请。<br />
    
</ul>

<!-- <h2>Recent News</h2>
<div id="recent-news" class="news-block">
  <ul>
      <li><strong>2024/11/08 - </strong>Joined ShanghaiTech University as a tenure-track Assistant Professor.</li>
  </ul>
</div> -->


<h2>Research</h2>


<figure>
  <img src="pictures/privacy-computing.png" alt="illustration of privacy preserving computing" width="700">
  <!-- <figcaption>Figure 1: This is an example caption describing the image.</figcaption> -->
</figure>

<figure>
  <img src="pictures/computing-ecosystem.png" alt="computing ecosystem" width="700">
  <!-- <figcaption>Figure 1: This is an example caption describing the image.</figcaption> -->
</figure>


<ul>
  <p>In the era of big data, data has become the driving force behind an increasing number of applications. However, acquiring data is not always straightforward, and sharing it is often prohibited for certain organizations, such as healthcare systems, banks, and governments. Privacy-preserving computation seeks to address this issue by enabling the sharing of only encrypted data, thus preventing the exposure of sensitive information. To achieve this goal, the community has developed several protocols and algorithms, including secure multi-party computation, homomorphic encryption, and federated learning. These approaches allow multiple parties to collaboratively train a shared predictive model with minimal data exchange. However, these algorithms often incur significant computational overhead. Designing efficient and practical algorithms, software, and hardware remains a critical research challenge.</p>
    
  <p>Therefore, my research focuses on the following topics:
    <ul>
      <li>Homomorphic Encryption (HE) algorithm and architecture design, especially heterogeneous system design </li>
      <li>Algorithm and protocol design for privacy preservation</li>
      <li>Privacy-preserving systems based on trusted execution environments (TEEs)</li>
      <li>AI-driven EDA algorithm design</li>
    </ul>
  </p>
</ul>



<h2>Experience</h2>
<ul>
  <li><p>Research Scientist, Hash Innovation, Bitmain (比特大陆), 2022.10-2024.11</p></li>
  <!-- <ul>
    <li><p>Work on novel architecture design for zero-knowledge proof (ZKP). Also work on design and optimization for ULSI circuit, through developing novel EDA algorithms/tools for front-end netlist design, back-end placement/routing, and system-technology co-optimization (STCO).</p></li>
  </ul> -->
  <li><p>Research Scientist, <a href="https://damo.alibaba.com/research-areas?language=zh" target="_blank">Computing Technology Lab, DAMO Academy</a>, Alibaba Group (阿里巴巴达摩院), 2018.11-2022.10</p></li>
  <!-- <ul>
    <li><p>Lead research on hardware acceleration, algorithm, and application for privacy-preserving computing in Computation Technology Lab (led by <a href="https://web.ece.ucsb.edu/~yuanxie/index.html">Prof. Yuan Xie</a>). Selected projects include hardware acceleration for fast homomorphic encryption, hardware-algorithm co-design for homomorphic database, TEE design for AI application, and RISC-V TEE design.</p></li>
  </ul> -->
  <li><p>Research Assistant, <a href="https://www.actl.ece.cmu.edu/" target="_blank">Advanced Chip Test Lab (ACTL)</a>, Carnegie Mellon University, 2012.9-2018.9</p></li>
  <!-- <ul>
    <li><p>Research focused on developing data-mining techniques for preserving IC security, and improving IC test/diagnosis.</p></li>
  </ul> -->
</ul>


<h2>Education</h2>
<ul>
  <li><p>Ph.D., Electrical and Computer Engineering, Carnegie Mellon University, 2018</p></li>
  <li><p>B.S., Microelectronics, Peking University, 2012</p></li>
  <li><p>B.S., Economics (Double Degree), Peking University, 2012</p></li>
</ul>



<h2>Publications </h2>
<ul>

<li><p><a href="https://ieeexplore.ieee.org/document/10750502" target="_blank">SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning</a>, by Z. Chen, Z. Gu, Y. Lu, <b>X. Ren</b>, R. Zhong, W. Lu, J. Zhang, Y. Zhang, H. Wu, X. Zheng, H. Liu, T. Chu, C. Hong, C. Wei, D. Niu, Y. Xie [<a href="pub/safe-tcad-2024.pdf" target="_blank">pdf</a>]<br> <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2024. <span style="color: darkred;"><b>CCF-A</b></span> </p>
</li>

<li><p><a href="https://ieeexplore.ieee.org/document/10247696" target="_blank">CHAM: A Customized Homomorphic Encryption Accelerator For Fast Matrix-Vector Product</a>, by <b>X. Ren</b>, Z. Chen, Z. Gu, Y. Lu, R. Zhong, W. Lu, J. Zhang, Y. Zhang, H. Wu, X. Zheng, H. Liu, T. Chu, C. Hong, C. Wei, D. Niu, Y. Xie [<a href="pub/cham2023.pdf" target="_blank">pdf</a>][<a href="pub/cham2023-chinese.pdf">中文</a>]<br> <i>Design Automation Conference (DAC)</i>, 2023. <span style="color: darkred;"><b>CCF-A</b></span> </p></li>

<li><p><a href="https://dl.acm.org/doi/10.14778/3574245.3574248" target="_blank">HEDA: Multi-Attribute Unbounded Aggregation Over Homomorphically Encrypted Database</a>, by <b>X. Ren</b>, L. Su, S. Bian, S. Wang, F. Li, C. Li, F. Zhang, Y. Xie [<a href="pub/heda2022.pdf" target="_blank">pdf</a>]<br> <i>International Conference on Very Large Data Bases (VLDB)</i>, 2022. <span style="color: darkred;"><b>CCF-A</b></span> </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/9195461" target="_blank">Design And Evaluation Of Fluctuating Power Logic To Mitigate Power Analysis At The Cell Level</a>, by F. Zhang, B. Yang, B. Yang, Y. Zhang, <b>X. Ren</b>, S. Bhasin, K. Ren [<a href="pub/tcad2021.pdf" target="_blank">pdf</a>]<br> <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2021. <span style="color: darkred;"><b>CCF-A</b></span> </p></li>

<li><p><a href="https://arxiv.org/abs/2011.06376" target="_blank">Customizing Trusted AI Accelerators For Efficient Privacy-Preserving Machine Learning</a>, by P. Xie, <b>X. Ren</b>, G. Sun [<a href="pub/tee2020.pdf">pdf</a>][<a href="pub/tee2020-chinese.pdf">中文</a>]<br> <i>arXiv:2011.06376</i>, 2020. </p></li>

<li><p><a href="https://arxiv.org/abs/2208.03631" target="_blank">An Enclave-Based TEE For SE-In-SoC In RISC-V Industry</a>, by <b>X. Ren</b>, X. Cui [<a href="pub/ew2020.pdf" target="_blank">pdf</a>]<br> <i>Embedded World Exhibition</i>, 2020. </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/8281506/" target="_blank">IC Protection Against JTAG-Based Attacks</a>, by <b>X. Ren</b>, F. Torres, S. Blanton, V. Tavares [<a href="pub/tcad2019.pdf" target="_blank">pdf</a>]<br> <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</i>, 2019. <span style="color: darkred;"><b>CCF-A</b></span> </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/8400684" target="_blank">Detection Of IJTAG Attacks Using LDPC-Based Feature Reduction And Machine Learning</a>, by <b>X. Ren</b>, S. Blanton, V. Tavares [<a href="pub/ets2018.pdf" target="_blank">pdf</a>]<br> <i>IEEE European Test Symposium (ETS)</i>, 2018. </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/7560255" target="_blank">A Learning-Based Approach To Secure JTAG Against Unseen Scan-Based Attacks</a>, by <b>X. Ren</b>, S. Blanton, V. Tavares [<a href="pub/isvlsi2016.pdf" target="_blank">pdf</a>]<br> <i>IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, 2016. </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/7092367" target="_blank">Detection Of Illegitimate Access To JTAG Via Statistical Learning In Chip</a>, by <b>X. Ren</b>, V. Tavares, S. Blanton [<a href="pub/jtag2015.pdf" target="_blank">pdf</a>]<br> <i>Design, Automation & Test in Europe Conference & Exhibition (DATE)</i>, 2015. <span style="color: darkred;"><b>CCF-B</b></span> </p></li>

<li><p><a href="https://ieeexplore.ieee.org/document/7116280" target="_blank">Improving Accuracy Of On-Chip Diagnosis Via Incremental Learning</a>, by <b>X. Ren</b>, M. Martin, S. Blanton [<a href="pub/vts2015.pdf" target="_blank">pdf</a>]<br> <i>IEEE VLSI Test Symposium (VTS)</i>, 2015. </p></li>

</ul>
<!-- <p>Full list of publications in <a href="https://scholar.google.com/citations?user=DlpoK-sAAAAJ&hl=en">Google Scholar</a>.</p> -->

<!-- <h2>Patents</h2>
<ul>
  <li><p>聚合查询方法、系统、电子设备及计算机存储介质, CN115525817A</p></li>
  <li><p>处理装置、嵌入式系统、片上系统以及安全控制方法, CN113569245A</p></li>
  <li><p>处理单元、电子设备以及安全控制方法, CN113139175A</p></li>
  <li><p>加速单元、相关装置和方法, CN114816334A</p></li>
  <li><p>同态加密自举方法和装置、处理器、片上系统以及计算设备, CN115834020A</p></li>
  <li><p>Processing apparatus, embedded system, system-on-chip, and security control method, 20210334361</p></li>
  <li><p>Processing unit, electronic device, and security control method, 20210224426</p></li>
  <li><p>Acceleration unit and related apparatus and method, 20220255721</p></li>
</ul> -->

<h2>Talks</h2>
<ul>
  <li><p>Hardware Acceleration for Fully Homomorphic Encryption (Invited Talk)<br>
    <i>Design Automation Conference (DAC)</i>, 2022</p></li>
</ul>

<!-- <h2>Academic Service</h2>
<ul>
<p><b>Reviewer</b></p>
  <li><p>Conference on Cryptographic Hardware and Embedded Systems</p></li>
  <li><p>International Conference on Computer-Aided Design</p></li>
  <li><p>IEEE Embedded Systems Letters</p></li>
  <li><p>International Journal of Electrical and Computer Engineering</p></li>
  <li><p>Transactions on Emerging Topics in Computing</p></li>
  <li><p>VLSI Test Symposium</p></li>
  <li><p>European Test Symposium</p></li>
  <li><p>International Test Conference</p></li>
  <li><p>International Symposium on On-Line Testing and Robust System Design</p></li>
</ul> -->

<h2>Teaching</h2>
<ul>
  <li><p>Spring 2025: EE2110, Testable Design for Digital Integrated Circuits </p></li>
</ul>

<h2>Awards</h2>
<ul>
  <li><p>上海市工程系列集成电路专业, 高级工程师职称, 2023</p></li>
  <li><p>"上海产业菁英"高层次人才, 上海市经济和信息化委员会, 2021</p></li>
  <li><p>优秀自费留学生奖学金, 国家留学基金委, 2018</p></li>
  <li><p>Carnegie Mellon Porgual PhD Fellowship, 2012-2017</p></li>
</ul>

<!-- <h2>Projects</h2>
<ol>
<li><p><b>Hardware Acceleration for ZKP</b>, Bitmain Inc., 2022.10-present</p></li>
<ul>
  <li><p>Zero-knowledge proof is a fundamental technique for building privary-preserving blockchains.
    However, ZKP algorithms, usually built on large-degree lattice, require quite heavy computation and
    memory access. Thus, acceleration these algorithms using ASICs becomes necessary. In this work, we
    study ASIC acceleration for typical ZKP algorithms, and also explore algorithm and hardware co-design,
    considering that ZKP algorithm is still evolving.</p></li>
</ul>
<li><p><b>ULSI Circuit Optimization</b>, Bitmain Inc., 2022.10-present</p></li>
<ul>
  <li><p>Following the Moore's Law, circuit design using ultra large scale integration (ULSI) leads to higher
    density of transistor, higher performance, and lower power consumption. However, ULSI design poses more challenges
    that might be addressed using cross-layer co-optimization (such as DTCO and STCO) as well as support of novel, 
    efficient design methodologies and EDA tools. My work is to develop new methods and algorithms to pursue 
    low-power, high-performance circuit design.</p></li>
</ul>
<li><p><b>Hardware Acceleration for Homomorphic Encryption</b>, Alibaba Group, 2020.5–2022.12</p></li>
<ul>
  <li><p>Homomorphic Encryption (HE) is a privacy-preserving method that can do computation
    on encrypted data rather than plaintext. HE computation is commonly 1,000 to 1,000,000
    more intensive than computation on plaintext, thus limiting its wide application. In
    this work, we designed a hardware accelerator supporting FHE computations, and
    implemented the accelerator using Xilinx FPGA U280. To enable simulation/emulation,
    we also developed software stack (driver and runtime). The FPGA demonstrates
    acceleration of neural network inference by more than 200 times. The hardware/software
    system has been integrated into Alibaba Ant-Chain All-in-One Machine. This work has been
    published in DAC'2023 [<a href="https://ieeexplore.ieee.org/document/10247696/">link</a>].</p></li>
</ul>
<li><p><b>Homomorphic Database</b>, Alibaba Group, 2021.9-2022.10</p></li>
<ul>
  <li><p>Privacy of outsourced database and subsequent queries should be preserved, such that
    the cloud provider can neither reverse the database nor the user queries. In this work, we
    aim to preserve the privacy of database and queries using fully homomorphic encryption
    (FHE), where both storage and computation are based on ciphertext rather than plaintext. 
    This work has been published in VLDB'2022 [<a href="https://dl.acm.org/doi/10.14778/3574245.3574248">link</a>].</p></li>
</ul>
<li><p><b>Trusted AI Accelerators</b>, Alibaba Group, 2019.5–2019.11</p></li>
<ul>
  <li><p>TEE, such as Intel SGX, enables trusted computation within CPUs. However, due to
    limited memory space and computing power, TEE is not suitable for AI applications which
    usually involve intensive computations. In this work, we propose to extend the trusted
    boundary from CPU to AI accelerator, such that both privacy and high performance can
    be achieved. This extension causes 0.9% to 30% hardware overhead. A paper titled
    Customizing Trusted AI Accelerators for Efficient Privacy-Preserving Machine Learning
    was reported [<a href="https://arxiv.org/abs/2011.06376">link</a>].</p></li>
</ul>
<li><p><b>RISC-V TEE Design</b>, Alibaba Group, 2019.8-2020.3</p></li>
<ul>
  <li><p>We designed a light-weight TEE architecture for RISC-V. In addition, Direct-Memory-
    Access (DMA) is utilized to accelerate data transfer between isolated data enclaves.
    Compared to existing solutions (e.g., ARM TrustZone), our solution achieves better
    usability without compromising security [<a href="https://arxiv.org/abs/2208.03631">link</a>].</p></li>
</ul>
<li><p><b>IC Intrusion detection Using On-chip Learning</b>, Carnegie Mellon University, 2013.10-2017.12</p></li>
<ul>
  <li><p>JTAG, the testing interface for IC, is primarily used for manufacturing test, but also
    used for in-field debug. Hence, JTAG needs to be left intact after manufacturing test,
    thus providing a backdoor that can be exploited by illegitimate user. Attackers have
    demonstrated their capability of reverse engineering the system design and dumping
    credential on-chip data. We improve JTAG security via monitoring real-time JTAG
    operation, analyzing user behavior using machine learning algorithm, and encrypting the
    JTAG if a potential attacker is detected. The proposed machine learning detectors are
    further implemented in Xilinx Zynq7000 ZC706 FPGA. This work has been published in 
    DATE'2015 [<a href="https://ieeexplore.ieee.org/document/7092367">link</a>],
    ISVLSI'2016 [<a href="https://ieeexplore.ieee.org/document/7560255">link</a>], 
    ETS'2018 [<a href="https://ieeexplore.ieee.org/document/8400684">link</a>], and
    TCAD'2019 [<a href="https://ieeexplore.ieee.org/document/8281506/">link</a>].</p></li>
</ul>
<li><p><b>IC Test and Diagnosis Using Machine Learning</b>, Carnegie Mellon University, 2012.9-2013.9</p></li>
<ul>
  <li><p>Ensuring lifetime reliability of integrated systems has become a central concern. Although
    manufacturing tests are performed to help ensure reliability, a chip may still degrade
    and even fail in the field due to early-life failure and wear-out (also named aging). We
    proposed to implement on-chip test and diagnosis functionality to ICs, and test the
    chip periodically. Hence, any potential fault can be detected before fatal consequence
    occurs. To improve diagnosis accuracy in real-time, we developed a dynamic machine
    learning algorithm, named dynamic k-nearest-neighbor (k-NN), which can adapt to the
    test results in real-time. The dynamic k-NN is also implemented in Xilinx Zynq7000
    ZC706 FPGA. This work has been published in 
    VTS'2015 [<a href="https://ieeexplore.ieee.org/document/7116280">link</a>].</p></li>
</ul>
</ol> -->

</td>
</tr>
</table>
</body>
</html>
