read -sv run_verilog_mid/adder_32b_8_92_f66f159d0fa973bc1adcb6fb20e6b70e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_f66f159d0fa973bc1adcb6fb20e6b70e_yosys.v
