# AND_GATE_cadence
1: Vẽ sơ đồ schematic
<img width="714" height="613" alt="image" src="https://github.com/user-attachments/assets/2c0ec3f1-bfe6-4fe3-9ee4-b004ef4dec69" />
2: Symbol
<img width="460" height="398" alt="image" src="https://github.com/user-attachments/assets/65d0126e-6426-4755-81c5-25ad215451f5" />
3: Lập bảng trạng thái, hoạt động của mạch
A	B	Y = A . B
0	0	0
0	1	0
1	0	0
1	1	1

4: Môi trường testbench
<img width="289" height="439" alt="image" src="https://github.com/user-attachments/assets/3619957a-12aa-490f-af92-09dff7116a95" />
<img width="293" height="439" alt="image" src="https://github.com/user-attachments/assets/54085e89-f7c5-47a4-937b-839bd66f6ce1" />
<img width="284" height="439" alt="image" src="https://github.com/user-attachments/assets/c3bfd287-c6ce-4aef-bcf4-43312087c7bf" />
5: Dạng sóng mô phỏng
<img width="980" height="501" alt="image" src="https://github.com/user-attachments/assets/bc616fb3-22e3-4c9e-83b8-13e34821138f" />
