multiline_comment|/*&n; * DO NOT EDIT - This file is automatically generated&n; *&t;&t; from the following source files:&n; *&n; * $Id: //depot/aic7xxx/aic7xxx/aic79xx.seq#60 $&n; * $Id: //depot/aic7xxx/aic7xxx/aic79xx.reg#45 $&n; */
DECL|typedef|ahd_reg_print_t
r_typedef
r_int
(paren
id|ahd_reg_print_t
)paren
(paren
id|u_int
comma
id|u_int
op_star
comma
id|u_int
)paren
suffix:semicolon
DECL|struct|ahd_reg_parse_entry
r_typedef
r_struct
id|ahd_reg_parse_entry
(brace
DECL|member|name
r_char
op_star
id|name
suffix:semicolon
DECL|member|value
r_uint8
id|value
suffix:semicolon
DECL|member|mask
r_uint8
id|mask
suffix:semicolon
DECL|typedef|ahd_reg_parse_entry_t
)brace
id|ahd_reg_parse_entry_t
suffix:semicolon
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_mode_ptr_print
id|ahd_reg_print_t
id|ahd_mode_ptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_mode_ptr_print
mdefine_line|#define ahd_mode_ptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MODE_PTR&quot;, 0x00, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_intstat_print
id|ahd_reg_print_t
id|ahd_intstat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_intstat_print
mdefine_line|#define ahd_intstat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;INTSTAT&quot;, 0x01, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqintcode_print
id|ahd_reg_print_t
id|ahd_seqintcode_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqintcode_print
mdefine_line|#define ahd_seqintcode_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQINTCODE&quot;, 0x02, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrint_print
id|ahd_reg_print_t
id|ahd_clrint_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrint_print
mdefine_line|#define ahd_clrint_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRINT&quot;, 0x03, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_error_print
id|ahd_reg_print_t
id|ahd_error_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_error_print
mdefine_line|#define ahd_error_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ERROR&quot;, 0x04, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrerr_print
id|ahd_reg_print_t
id|ahd_clrerr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrerr_print
mdefine_line|#define ahd_clrerr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRERR&quot;, 0x04, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hcntrl_print
id|ahd_reg_print_t
id|ahd_hcntrl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hcntrl_print
mdefine_line|#define ahd_hcntrl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HCNTRL&quot;, 0x05, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hnscb_qoff_print
id|ahd_reg_print_t
id|ahd_hnscb_qoff_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hnscb_qoff_print
mdefine_line|#define ahd_hnscb_qoff_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HNSCB_QOFF&quot;, 0x06, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hescb_qoff_print
id|ahd_reg_print_t
id|ahd_hescb_qoff_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hescb_qoff_print
mdefine_line|#define ahd_hescb_qoff_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HESCB_QOFF&quot;, 0x08, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hs_mailbox_print
id|ahd_reg_print_t
id|ahd_hs_mailbox_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hs_mailbox_print
mdefine_line|#define ahd_hs_mailbox_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HS_MAILBOX&quot;, 0x0b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqintstat_print
id|ahd_reg_print_t
id|ahd_seqintstat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqintstat_print
mdefine_line|#define ahd_seqintstat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQINTSTAT&quot;, 0x0c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_snscb_qoff_print
id|ahd_reg_print_t
id|ahd_snscb_qoff_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_snscb_qoff_print
mdefine_line|#define ahd_snscb_qoff_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SNSCB_QOFF&quot;, 0x10, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sescb_qoff_print
id|ahd_reg_print_t
id|ahd_sescb_qoff_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sescb_qoff_print
mdefine_line|#define ahd_sescb_qoff_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SESCB_QOFF&quot;, 0x12, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sdscb_qoff_print
id|ahd_reg_print_t
id|ahd_sdscb_qoff_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sdscb_qoff_print
mdefine_line|#define ahd_sdscb_qoff_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SDSCB_QOFF&quot;, 0x14, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_qoff_ctlsta_print
id|ahd_reg_print_t
id|ahd_qoff_ctlsta_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_qoff_ctlsta_print
mdefine_line|#define ahd_qoff_ctlsta_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;QOFF_CTLSTA&quot;, 0x16, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_intctl_print
id|ahd_reg_print_t
id|ahd_intctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_intctl_print
mdefine_line|#define ahd_intctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;INTCTL&quot;, 0x18, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfcntrl_print
id|ahd_reg_print_t
id|ahd_dfcntrl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfcntrl_print
mdefine_line|#define ahd_dfcntrl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFCNTRL&quot;, 0x19, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dscommand0_print
id|ahd_reg_print_t
id|ahd_dscommand0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dscommand0_print
mdefine_line|#define ahd_dscommand0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSCOMMAND0&quot;, 0x19, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfstatus_print
id|ahd_reg_print_t
id|ahd_dfstatus_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfstatus_print
mdefine_line|#define ahd_dfstatus_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFSTATUS&quot;, 0x1a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sg_cache_shadow_print
id|ahd_reg_print_t
id|ahd_sg_cache_shadow_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sg_cache_shadow_print
mdefine_line|#define ahd_sg_cache_shadow_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SG_CACHE_SHADOW&quot;, 0x1b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_arbctl_print
id|ahd_reg_print_t
id|ahd_arbctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_arbctl_print
mdefine_line|#define ahd_arbctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ARBCTL&quot;, 0x1b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sg_cache_pre_print
id|ahd_reg_print_t
id|ahd_sg_cache_pre_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sg_cache_pre_print
mdefine_line|#define ahd_sg_cache_pre_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SG_CACHE_PRE&quot;, 0x1b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqin_print
id|ahd_reg_print_t
id|ahd_lqin_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqin_print
mdefine_line|#define ahd_lqin_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQIN&quot;, 0x20, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_typeptr_print
id|ahd_reg_print_t
id|ahd_typeptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_typeptr_print
mdefine_line|#define ahd_typeptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TYPEPTR&quot;, 0x20, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_tagptr_print
id|ahd_reg_print_t
id|ahd_tagptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_tagptr_print
mdefine_line|#define ahd_tagptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TAGPTR&quot;, 0x21, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lunptr_print
id|ahd_reg_print_t
id|ahd_lunptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lunptr_print
mdefine_line|#define ahd_lunptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LUNPTR&quot;, 0x22, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_datalenptr_print
id|ahd_reg_print_t
id|ahd_datalenptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_datalenptr_print
mdefine_line|#define ahd_datalenptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DATALENPTR&quot;, 0x23, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_statlenptr_print
id|ahd_reg_print_t
id|ahd_statlenptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_statlenptr_print
mdefine_line|#define ahd_statlenptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;STATLENPTR&quot;, 0x24, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmdlenptr_print
id|ahd_reg_print_t
id|ahd_cmdlenptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmdlenptr_print
mdefine_line|#define ahd_cmdlenptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMDLENPTR&quot;, 0x25, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_attrptr_print
id|ahd_reg_print_t
id|ahd_attrptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_attrptr_print
mdefine_line|#define ahd_attrptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ATTRPTR&quot;, 0x26, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flagptr_print
id|ahd_reg_print_t
id|ahd_flagptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flagptr_print
mdefine_line|#define ahd_flagptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLAGPTR&quot;, 0x27, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmdptr_print
id|ahd_reg_print_t
id|ahd_cmdptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmdptr_print
mdefine_line|#define ahd_cmdptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMDPTR&quot;, 0x28, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_qnextptr_print
id|ahd_reg_print_t
id|ahd_qnextptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_qnextptr_print
mdefine_line|#define ahd_qnextptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;QNEXTPTR&quot;, 0x29, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_idptr_print
id|ahd_reg_print_t
id|ahd_idptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_idptr_print
mdefine_line|#define ahd_idptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;IDPTR&quot;, 0x2a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_abrtbyteptr_print
id|ahd_reg_print_t
id|ahd_abrtbyteptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_abrtbyteptr_print
mdefine_line|#define ahd_abrtbyteptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ABRTBYTEPTR&quot;, 0x2b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_abrtbitptr_print
id|ahd_reg_print_t
id|ahd_abrtbitptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_abrtbitptr_print
mdefine_line|#define ahd_abrtbitptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ABRTBITPTR&quot;, 0x2c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_maxcmdbytes_print
id|ahd_reg_print_t
id|ahd_maxcmdbytes_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_maxcmdbytes_print
mdefine_line|#define ahd_maxcmdbytes_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MAXCMDBYTES&quot;, 0x2d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_maxcmd2rcv_print
id|ahd_reg_print_t
id|ahd_maxcmd2rcv_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_maxcmd2rcv_print
mdefine_line|#define ahd_maxcmd2rcv_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MAXCMD2RCV&quot;, 0x2e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_shortthresh_print
id|ahd_reg_print_t
id|ahd_shortthresh_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_shortthresh_print
mdefine_line|#define ahd_shortthresh_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SHORTTHRESH&quot;, 0x2f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lunlen_print
id|ahd_reg_print_t
id|ahd_lunlen_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lunlen_print
mdefine_line|#define ahd_lunlen_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LUNLEN&quot;, 0x30, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cdblimit_print
id|ahd_reg_print_t
id|ahd_cdblimit_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cdblimit_print
mdefine_line|#define ahd_cdblimit_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CDBLIMIT&quot;, 0x31, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_maxcmd_print
id|ahd_reg_print_t
id|ahd_maxcmd_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_maxcmd_print
mdefine_line|#define ahd_maxcmd_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MAXCMD&quot;, 0x32, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_maxcmdcnt_print
id|ahd_reg_print_t
id|ahd_maxcmdcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_maxcmdcnt_print
mdefine_line|#define ahd_maxcmdcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MAXCMDCNT&quot;, 0x33, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqrsvd01_print
id|ahd_reg_print_t
id|ahd_lqrsvd01_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqrsvd01_print
mdefine_line|#define ahd_lqrsvd01_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQRSVD01&quot;, 0x34, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqrsvd16_print
id|ahd_reg_print_t
id|ahd_lqrsvd16_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqrsvd16_print
mdefine_line|#define ahd_lqrsvd16_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQRSVD16&quot;, 0x35, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqrsvd17_print
id|ahd_reg_print_t
id|ahd_lqrsvd17_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqrsvd17_print
mdefine_line|#define ahd_lqrsvd17_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQRSVD17&quot;, 0x36, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmdrsvd0_print
id|ahd_reg_print_t
id|ahd_cmdrsvd0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmdrsvd0_print
mdefine_line|#define ahd_cmdrsvd0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMDRSVD0&quot;, 0x37, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqctl0_print
id|ahd_reg_print_t
id|ahd_lqctl0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqctl0_print
mdefine_line|#define ahd_lqctl0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQCTL0&quot;, 0x38, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqctl1_print
id|ahd_reg_print_t
id|ahd_lqctl1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqctl1_print
mdefine_line|#define ahd_lqctl1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQCTL1&quot;, 0x38, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsbist0_print
id|ahd_reg_print_t
id|ahd_scsbist0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsbist0_print
mdefine_line|#define ahd_scsbist0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSBIST0&quot;, 0x39, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqctl2_print
id|ahd_reg_print_t
id|ahd_lqctl2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqctl2_print
mdefine_line|#define ahd_lqctl2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQCTL2&quot;, 0x39, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsbist1_print
id|ahd_reg_print_t
id|ahd_scsbist1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsbist1_print
mdefine_line|#define ahd_scsbist1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSBIST1&quot;, 0x3a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsiseq0_print
id|ahd_reg_print_t
id|ahd_scsiseq0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsiseq0_print
mdefine_line|#define ahd_scsiseq0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSISEQ0&quot;, 0x3a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsiseq1_print
id|ahd_reg_print_t
id|ahd_scsiseq1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsiseq1_print
mdefine_line|#define ahd_scsiseq1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSISEQ1&quot;, 0x3b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sxfrctl0_print
id|ahd_reg_print_t
id|ahd_sxfrctl0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sxfrctl0_print
mdefine_line|#define ahd_sxfrctl0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SXFRCTL0&quot;, 0x3c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_businitid_print
id|ahd_reg_print_t
id|ahd_businitid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_businitid_print
mdefine_line|#define ahd_businitid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BUSINITID&quot;, 0x3c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dlcount_print
id|ahd_reg_print_t
id|ahd_dlcount_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dlcount_print
mdefine_line|#define ahd_dlcount_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DLCOUNT&quot;, 0x3c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sxfrctl1_print
id|ahd_reg_print_t
id|ahd_sxfrctl1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sxfrctl1_print
mdefine_line|#define ahd_sxfrctl1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SXFRCTL1&quot;, 0x3d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_bustargid_print
id|ahd_reg_print_t
id|ahd_bustargid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_bustargid_print
mdefine_line|#define ahd_bustargid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BUSTARGID&quot;, 0x3e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sxfrctl2_print
id|ahd_reg_print_t
id|ahd_sxfrctl2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sxfrctl2_print
mdefine_line|#define ahd_sxfrctl2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SXFRCTL2&quot;, 0x3e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dffstat_print
id|ahd_reg_print_t
id|ahd_dffstat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dffstat_print
mdefine_line|#define ahd_dffstat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFFSTAT&quot;, 0x3f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsisigo_print
id|ahd_reg_print_t
id|ahd_scsisigo_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsisigo_print
mdefine_line|#define ahd_scsisigo_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSISIGO&quot;, 0x40, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_multargid_print
id|ahd_reg_print_t
id|ahd_multargid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_multargid_print
mdefine_line|#define ahd_multargid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MULTARGID&quot;, 0x40, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsisigi_print
id|ahd_reg_print_t
id|ahd_scsisigi_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsisigi_print
mdefine_line|#define ahd_scsisigi_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSISIGI&quot;, 0x41, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsiphase_print
id|ahd_reg_print_t
id|ahd_scsiphase_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsiphase_print
mdefine_line|#define ahd_scsiphase_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSIPHASE&quot;, 0x42, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsidat0_img_print
id|ahd_reg_print_t
id|ahd_scsidat0_img_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsidat0_img_print
mdefine_line|#define ahd_scsidat0_img_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSIDAT0_IMG&quot;, 0x43, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsidat_print
id|ahd_reg_print_t
id|ahd_scsidat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsidat_print
mdefine_line|#define ahd_scsidat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSIDAT&quot;, 0x44, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsibus_print
id|ahd_reg_print_t
id|ahd_scsibus_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsibus_print
mdefine_line|#define ahd_scsibus_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSIBUS&quot;, 0x46, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_targidin_print
id|ahd_reg_print_t
id|ahd_targidin_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_targidin_print
mdefine_line|#define ahd_targidin_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TARGIDIN&quot;, 0x48, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_selid_print
id|ahd_reg_print_t
id|ahd_selid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_selid_print
mdefine_line|#define ahd_selid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SELID&quot;, 0x49, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sblkctl_print
id|ahd_reg_print_t
id|ahd_sblkctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sblkctl_print
mdefine_line|#define ahd_sblkctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SBLKCTL&quot;, 0x4a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_optionmode_print
id|ahd_reg_print_t
id|ahd_optionmode_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_optionmode_print
mdefine_line|#define ahd_optionmode_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OPTIONMODE&quot;, 0x4a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sstat0_print
id|ahd_reg_print_t
id|ahd_sstat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sstat0_print
mdefine_line|#define ahd_sstat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SSTAT0&quot;, 0x4b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrsint0_print
id|ahd_reg_print_t
id|ahd_clrsint0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrsint0_print
mdefine_line|#define ahd_clrsint0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSINT0&quot;, 0x4b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_simode0_print
id|ahd_reg_print_t
id|ahd_simode0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_simode0_print
mdefine_line|#define ahd_simode0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SIMODE0&quot;, 0x4b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrsint1_print
id|ahd_reg_print_t
id|ahd_clrsint1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrsint1_print
mdefine_line|#define ahd_clrsint1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSINT1&quot;, 0x4c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sstat1_print
id|ahd_reg_print_t
id|ahd_sstat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sstat1_print
mdefine_line|#define ahd_sstat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SSTAT1&quot;, 0x4c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sstat2_print
id|ahd_reg_print_t
id|ahd_sstat2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sstat2_print
mdefine_line|#define ahd_sstat2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SSTAT2&quot;, 0x4d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrsint2_print
id|ahd_reg_print_t
id|ahd_clrsint2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrsint2_print
mdefine_line|#define ahd_clrsint2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSINT2&quot;, 0x4d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_simode2_print
id|ahd_reg_print_t
id|ahd_simode2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_simode2_print
mdefine_line|#define ahd_simode2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SIMODE2&quot;, 0x4d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_perrdiag_print
id|ahd_reg_print_t
id|ahd_perrdiag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_perrdiag_print
mdefine_line|#define ahd_perrdiag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PERRDIAG&quot;, 0x4e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqistate_print
id|ahd_reg_print_t
id|ahd_lqistate_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqistate_print
mdefine_line|#define ahd_lqistate_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQISTATE&quot;, 0x4e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_soffcnt_print
id|ahd_reg_print_t
id|ahd_soffcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_soffcnt_print
mdefine_line|#define ahd_soffcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SOFFCNT&quot;, 0x4f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqostate_print
id|ahd_reg_print_t
id|ahd_lqostate_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqostate_print
mdefine_line|#define ahd_lqostate_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOSTATE&quot;, 0x4f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqistat0_print
id|ahd_reg_print_t
id|ahd_lqistat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqistat0_print
mdefine_line|#define ahd_lqistat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQISTAT0&quot;, 0x50, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrlqiint0_print
id|ahd_reg_print_t
id|ahd_clrlqiint0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrlqiint0_print
mdefine_line|#define ahd_clrlqiint0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRLQIINT0&quot;, 0x50, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqimode0_print
id|ahd_reg_print_t
id|ahd_lqimode0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqimode0_print
mdefine_line|#define ahd_lqimode0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQIMODE0&quot;, 0x50, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqimode1_print
id|ahd_reg_print_t
id|ahd_lqimode1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqimode1_print
mdefine_line|#define ahd_lqimode1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQIMODE1&quot;, 0x51, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqistat1_print
id|ahd_reg_print_t
id|ahd_lqistat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqistat1_print
mdefine_line|#define ahd_lqistat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQISTAT1&quot;, 0x51, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrlqiint1_print
id|ahd_reg_print_t
id|ahd_clrlqiint1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrlqiint1_print
mdefine_line|#define ahd_clrlqiint1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRLQIINT1&quot;, 0x51, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqistat2_print
id|ahd_reg_print_t
id|ahd_lqistat2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqistat2_print
mdefine_line|#define ahd_lqistat2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQISTAT2&quot;, 0x52, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sstat3_print
id|ahd_reg_print_t
id|ahd_sstat3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sstat3_print
mdefine_line|#define ahd_sstat3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SSTAT3&quot;, 0x53, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_simode3_print
id|ahd_reg_print_t
id|ahd_simode3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_simode3_print
mdefine_line|#define ahd_simode3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SIMODE3&quot;, 0x53, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrsint3_print
id|ahd_reg_print_t
id|ahd_clrsint3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrsint3_print
mdefine_line|#define ahd_clrsint3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSINT3&quot;, 0x53, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqomode0_print
id|ahd_reg_print_t
id|ahd_lqomode0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqomode0_print
mdefine_line|#define ahd_lqomode0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOMODE0&quot;, 0x54, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqostat0_print
id|ahd_reg_print_t
id|ahd_lqostat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqostat0_print
mdefine_line|#define ahd_lqostat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOSTAT0&quot;, 0x54, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrlqoint0_print
id|ahd_reg_print_t
id|ahd_clrlqoint0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrlqoint0_print
mdefine_line|#define ahd_clrlqoint0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRLQOINT0&quot;, 0x54, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqostat1_print
id|ahd_reg_print_t
id|ahd_lqostat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqostat1_print
mdefine_line|#define ahd_lqostat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOSTAT1&quot;, 0x55, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrlqoint1_print
id|ahd_reg_print_t
id|ahd_clrlqoint1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrlqoint1_print
mdefine_line|#define ahd_clrlqoint1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRLQOINT1&quot;, 0x55, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqomode1_print
id|ahd_reg_print_t
id|ahd_lqomode1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqomode1_print
mdefine_line|#define ahd_lqomode1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOMODE1&quot;, 0x55, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lqostat2_print
id|ahd_reg_print_t
id|ahd_lqostat2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lqostat2_print
mdefine_line|#define ahd_lqostat2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LQOSTAT2&quot;, 0x56, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_os_space_cnt_print
id|ahd_reg_print_t
id|ahd_os_space_cnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_os_space_cnt_print
mdefine_line|#define ahd_os_space_cnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OS_SPACE_CNT&quot;, 0x56, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_simode1_print
id|ahd_reg_print_t
id|ahd_simode1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_simode1_print
mdefine_line|#define ahd_simode1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SIMODE1&quot;, 0x57, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_gsfifo_print
id|ahd_reg_print_t
id|ahd_gsfifo_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_gsfifo_print
mdefine_line|#define ahd_gsfifo_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;GSFIFO&quot;, 0x58, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dffsxfrctl_print
id|ahd_reg_print_t
id|ahd_dffsxfrctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dffsxfrctl_print
mdefine_line|#define ahd_dffsxfrctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFFSXFRCTL&quot;, 0x5a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_nextscb_print
id|ahd_reg_print_t
id|ahd_nextscb_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_nextscb_print
mdefine_line|#define ahd_nextscb_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEXTSCB&quot;, 0x5a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrseqintsrc_print
id|ahd_reg_print_t
id|ahd_clrseqintsrc_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrseqintsrc_print
mdefine_line|#define ahd_clrseqintsrc_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSEQINTSRC&quot;, 0x5b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqintsrc_print
id|ahd_reg_print_t
id|ahd_seqintsrc_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqintsrc_print
mdefine_line|#define ahd_seqintsrc_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQINTSRC&quot;, 0x5b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_currscb_print
id|ahd_reg_print_t
id|ahd_currscb_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_currscb_print
mdefine_line|#define ahd_currscb_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CURRSCB&quot;, 0x5c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqimode_print
id|ahd_reg_print_t
id|ahd_seqimode_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqimode_print
mdefine_line|#define ahd_seqimode_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQIMODE&quot;, 0x5c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_mdffstat_print
id|ahd_reg_print_t
id|ahd_mdffstat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_mdffstat_print
mdefine_line|#define ahd_mdffstat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MDFFSTAT&quot;, 0x5d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_crccontrol_print
id|ahd_reg_print_t
id|ahd_crccontrol_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_crccontrol_print
mdefine_line|#define ahd_crccontrol_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CRCCONTROL&quot;, 0x5d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfftag_print
id|ahd_reg_print_t
id|ahd_dfftag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfftag_print
mdefine_line|#define ahd_dfftag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFFTAG&quot;, 0x5e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lastscb_print
id|ahd_reg_print_t
id|ahd_lastscb_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lastscb_print
mdefine_line|#define ahd_lastscb_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LASTSCB&quot;, 0x5e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsitest_print
id|ahd_reg_print_t
id|ahd_scsitest_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsitest_print
mdefine_line|#define ahd_scsitest_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSITEST&quot;, 0x5e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_iopdnctl_print
id|ahd_reg_print_t
id|ahd_iopdnctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_iopdnctl_print
mdefine_line|#define ahd_iopdnctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;IOPDNCTL&quot;, 0x5f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_shaddr_print
id|ahd_reg_print_t
id|ahd_shaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_shaddr_print
mdefine_line|#define ahd_shaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SHADDR&quot;, 0x60, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_negoaddr_print
id|ahd_reg_print_t
id|ahd_negoaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_negoaddr_print
mdefine_line|#define ahd_negoaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEGOADDR&quot;, 0x60, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dgrpcrci_print
id|ahd_reg_print_t
id|ahd_dgrpcrci_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dgrpcrci_print
mdefine_line|#define ahd_dgrpcrci_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DGRPCRCI&quot;, 0x60, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_negperiod_print
id|ahd_reg_print_t
id|ahd_negperiod_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_negperiod_print
mdefine_line|#define ahd_negperiod_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEGPERIOD&quot;, 0x61, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_packcrci_print
id|ahd_reg_print_t
id|ahd_packcrci_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_packcrci_print
mdefine_line|#define ahd_packcrci_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PACKCRCI&quot;, 0x62, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_negoffset_print
id|ahd_reg_print_t
id|ahd_negoffset_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_negoffset_print
mdefine_line|#define ahd_negoffset_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEGOFFSET&quot;, 0x62, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_negppropts_print
id|ahd_reg_print_t
id|ahd_negppropts_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_negppropts_print
mdefine_line|#define ahd_negppropts_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEGPPROPTS&quot;, 0x63, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_negconopts_print
id|ahd_reg_print_t
id|ahd_negconopts_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_negconopts_print
mdefine_line|#define ahd_negconopts_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEGCONOPTS&quot;, 0x64, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_annexcol_print
id|ahd_reg_print_t
id|ahd_annexcol_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_annexcol_print
mdefine_line|#define ahd_annexcol_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ANNEXCOL&quot;, 0x65, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scschkn_print
id|ahd_reg_print_t
id|ahd_scschkn_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scschkn_print
mdefine_line|#define ahd_scschkn_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSCHKN&quot;, 0x66, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_annexdat_print
id|ahd_reg_print_t
id|ahd_annexdat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_annexdat_print
mdefine_line|#define ahd_annexdat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ANNEXDAT&quot;, 0x66, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_iownid_print
id|ahd_reg_print_t
id|ahd_iownid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_iownid_print
mdefine_line|#define ahd_iownid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;IOWNID&quot;, 0x67, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll960ctl0_print
id|ahd_reg_print_t
id|ahd_pll960ctl0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll960ctl0_print
mdefine_line|#define ahd_pll960ctl0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL960CTL0&quot;, 0x68, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_shcnt_print
id|ahd_reg_print_t
id|ahd_shcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_shcnt_print
mdefine_line|#define ahd_shcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SHCNT&quot;, 0x68, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_townid_print
id|ahd_reg_print_t
id|ahd_townid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_townid_print
mdefine_line|#define ahd_townid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TOWNID&quot;, 0x69, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll960ctl1_print
id|ahd_reg_print_t
id|ahd_pll960ctl1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll960ctl1_print
mdefine_line|#define ahd_pll960ctl1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL960CTL1&quot;, 0x69, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll960cnt0_print
id|ahd_reg_print_t
id|ahd_pll960cnt0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll960cnt0_print
mdefine_line|#define ahd_pll960cnt0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL960CNT0&quot;, 0x6a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_xsig_print
id|ahd_reg_print_t
id|ahd_xsig_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_xsig_print
mdefine_line|#define ahd_xsig_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;XSIG&quot;, 0x6a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seloid_print
id|ahd_reg_print_t
id|ahd_seloid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seloid_print
mdefine_line|#define ahd_seloid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SELOID&quot;, 0x6b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll400ctl0_print
id|ahd_reg_print_t
id|ahd_pll400ctl0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll400ctl0_print
mdefine_line|#define ahd_pll400ctl0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL400CTL0&quot;, 0x6c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_fairness_print
id|ahd_reg_print_t
id|ahd_fairness_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_fairness_print
mdefine_line|#define ahd_fairness_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FAIRNESS&quot;, 0x6c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll400ctl1_print
id|ahd_reg_print_t
id|ahd_pll400ctl1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll400ctl1_print
mdefine_line|#define ahd_pll400ctl1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL400CTL1&quot;, 0x6d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pll400cnt0_print
id|ahd_reg_print_t
id|ahd_pll400cnt0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pll400cnt0_print
mdefine_line|#define ahd_pll400cnt0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PLL400CNT0&quot;, 0x6e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_unfairness_print
id|ahd_reg_print_t
id|ahd_unfairness_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_unfairness_print
mdefine_line|#define ahd_unfairness_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;UNFAIRNESS&quot;, 0x6e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_haddr_print
id|ahd_reg_print_t
id|ahd_haddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_haddr_print
mdefine_line|#define ahd_haddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HADDR&quot;, 0x70, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hodmaadr_print
id|ahd_reg_print_t
id|ahd_hodmaadr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hodmaadr_print
mdefine_line|#define ahd_hodmaadr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HODMAADR&quot;, 0x70, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hodmacnt_print
id|ahd_reg_print_t
id|ahd_hodmacnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hodmacnt_print
mdefine_line|#define ahd_hodmacnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HODMACNT&quot;, 0x78, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hcnt_print
id|ahd_reg_print_t
id|ahd_hcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hcnt_print
mdefine_line|#define ahd_hcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HCNT&quot;, 0x78, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_hodmaen_print
id|ahd_reg_print_t
id|ahd_hodmaen_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_hodmaen_print
mdefine_line|#define ahd_hodmaen_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;HODMAEN&quot;, 0x7a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sghaddr_print
id|ahd_reg_print_t
id|ahd_sghaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sghaddr_print
mdefine_line|#define ahd_sghaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGHADDR&quot;, 0x7c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scbhaddr_print
id|ahd_reg_print_t
id|ahd_scbhaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scbhaddr_print
mdefine_line|#define ahd_scbhaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCBHADDR&quot;, 0x7c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sghcnt_print
id|ahd_reg_print_t
id|ahd_sghcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sghcnt_print
mdefine_line|#define ahd_sghcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGHCNT&quot;, 0x84, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scbhcnt_print
id|ahd_reg_print_t
id|ahd_scbhcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scbhcnt_print
mdefine_line|#define ahd_scbhcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCBHCNT&quot;, 0x84, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dff_thrsh_print
id|ahd_reg_print_t
id|ahd_dff_thrsh_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dff_thrsh_print
mdefine_line|#define ahd_dff_thrsh_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFF_THRSH&quot;, 0x88, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_romaddr_print
id|ahd_reg_print_t
id|ahd_romaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_romaddr_print
mdefine_line|#define ahd_romaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ROMADDR&quot;, 0x8a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_romcntrl_print
id|ahd_reg_print_t
id|ahd_romcntrl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_romcntrl_print
mdefine_line|#define ahd_romcntrl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ROMCNTRL&quot;, 0x8d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_romdata_print
id|ahd_reg_print_t
id|ahd_romdata_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_romdata_print
mdefine_line|#define ahd_romdata_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ROMDATA&quot;, 0x8e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcrxmsg0_print
id|ahd_reg_print_t
id|ahd_cmcrxmsg0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcrxmsg0_print
mdefine_line|#define ahd_cmcrxmsg0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCRXMSG0&quot;, 0x90, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_roenable_print
id|ahd_reg_print_t
id|ahd_roenable_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_roenable_print
mdefine_line|#define ahd_roenable_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ROENABLE&quot;, 0x90, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyrxmsg0_print
id|ahd_reg_print_t
id|ahd_ovlyrxmsg0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyrxmsg0_print
mdefine_line|#define ahd_ovlyrxmsg0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYRXMSG0&quot;, 0x90, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchrxmsg0_print
id|ahd_reg_print_t
id|ahd_dchrxmsg0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchrxmsg0_print
mdefine_line|#define ahd_dchrxmsg0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHRXMSG0&quot;, 0x90, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyrxmsg1_print
id|ahd_reg_print_t
id|ahd_ovlyrxmsg1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyrxmsg1_print
mdefine_line|#define ahd_ovlyrxmsg1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYRXMSG1&quot;, 0x91, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_nsenable_print
id|ahd_reg_print_t
id|ahd_nsenable_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_nsenable_print
mdefine_line|#define ahd_nsenable_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NSENABLE&quot;, 0x91, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchrxmsg1_print
id|ahd_reg_print_t
id|ahd_dchrxmsg1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchrxmsg1_print
mdefine_line|#define ahd_dchrxmsg1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHRXMSG1&quot;, 0x91, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcrxmsg1_print
id|ahd_reg_print_t
id|ahd_cmcrxmsg1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcrxmsg1_print
mdefine_line|#define ahd_cmcrxmsg1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCRXMSG1&quot;, 0x91, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchrxmsg2_print
id|ahd_reg_print_t
id|ahd_dchrxmsg2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchrxmsg2_print
mdefine_line|#define ahd_dchrxmsg2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHRXMSG2&quot;, 0x92, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyrxmsg2_print
id|ahd_reg_print_t
id|ahd_ovlyrxmsg2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyrxmsg2_print
mdefine_line|#define ahd_ovlyrxmsg2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYRXMSG2&quot;, 0x92, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcrxmsg2_print
id|ahd_reg_print_t
id|ahd_cmcrxmsg2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcrxmsg2_print
mdefine_line|#define ahd_cmcrxmsg2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCRXMSG2&quot;, 0x92, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ost_print
id|ahd_reg_print_t
id|ahd_ost_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ost_print
mdefine_line|#define ahd_ost_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OST&quot;, 0x92, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchrxmsg3_print
id|ahd_reg_print_t
id|ahd_dchrxmsg3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchrxmsg3_print
mdefine_line|#define ahd_dchrxmsg3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHRXMSG3&quot;, 0x93, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcrxmsg3_print
id|ahd_reg_print_t
id|ahd_cmcrxmsg3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcrxmsg3_print
mdefine_line|#define ahd_cmcrxmsg3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCRXMSG3&quot;, 0x93, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_pcixctl_print
id|ahd_reg_print_t
id|ahd_pcixctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_pcixctl_print
mdefine_line|#define ahd_pcixctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PCIXCTL&quot;, 0x93, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyrxmsg3_print
id|ahd_reg_print_t
id|ahd_ovlyrxmsg3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyrxmsg3_print
mdefine_line|#define ahd_ovlyrxmsg3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYRXMSG3&quot;, 0x93, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyseqbcnt_print
id|ahd_reg_print_t
id|ahd_ovlyseqbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyseqbcnt_print
mdefine_line|#define ahd_ovlyseqbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYSEQBCNT&quot;, 0x94, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcseqbcnt_print
id|ahd_reg_print_t
id|ahd_cmcseqbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcseqbcnt_print
mdefine_line|#define ahd_cmcseqbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCSEQBCNT&quot;, 0x94, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchseqbcnt_print
id|ahd_reg_print_t
id|ahd_dchseqbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchseqbcnt_print
mdefine_line|#define ahd_dchseqbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHSEQBCNT&quot;, 0x94, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcspltstat0_print
id|ahd_reg_print_t
id|ahd_cmcspltstat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcspltstat0_print
mdefine_line|#define ahd_cmcspltstat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCSPLTSTAT0&quot;, 0x96, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyspltstat0_print
id|ahd_reg_print_t
id|ahd_ovlyspltstat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyspltstat0_print
mdefine_line|#define ahd_ovlyspltstat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYSPLTSTAT0&quot;, 0x96, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchspltstat0_print
id|ahd_reg_print_t
id|ahd_dchspltstat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchspltstat0_print
mdefine_line|#define ahd_dchspltstat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHSPLTSTAT0&quot;, 0x96, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dchspltstat1_print
id|ahd_reg_print_t
id|ahd_dchspltstat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dchspltstat1_print
mdefine_line|#define ahd_dchspltstat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DCHSPLTSTAT1&quot;, 0x97, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcspltstat1_print
id|ahd_reg_print_t
id|ahd_cmcspltstat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcspltstat1_print
mdefine_line|#define ahd_cmcspltstat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCSPLTSTAT1&quot;, 0x97, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyspltstat1_print
id|ahd_reg_print_t
id|ahd_ovlyspltstat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyspltstat1_print
mdefine_line|#define ahd_ovlyspltstat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYSPLTSTAT1&quot;, 0x97, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgrxmsg0_print
id|ahd_reg_print_t
id|ahd_sgrxmsg0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgrxmsg0_print
mdefine_line|#define ahd_sgrxmsg0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGRXMSG0&quot;, 0x98, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutadr0_print
id|ahd_reg_print_t
id|ahd_slvspltoutadr0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutadr0_print
mdefine_line|#define ahd_slvspltoutadr0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTADR0&quot;, 0x98, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgrxmsg1_print
id|ahd_reg_print_t
id|ahd_sgrxmsg1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgrxmsg1_print
mdefine_line|#define ahd_sgrxmsg1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGRXMSG1&quot;, 0x99, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutadr1_print
id|ahd_reg_print_t
id|ahd_slvspltoutadr1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutadr1_print
mdefine_line|#define ahd_slvspltoutadr1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTADR1&quot;, 0x99, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgrxmsg2_print
id|ahd_reg_print_t
id|ahd_sgrxmsg2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgrxmsg2_print
mdefine_line|#define ahd_sgrxmsg2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGRXMSG2&quot;, 0x9a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutadr2_print
id|ahd_reg_print_t
id|ahd_slvspltoutadr2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutadr2_print
mdefine_line|#define ahd_slvspltoutadr2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTADR2&quot;, 0x9a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgrxmsg3_print
id|ahd_reg_print_t
id|ahd_sgrxmsg3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgrxmsg3_print
mdefine_line|#define ahd_sgrxmsg3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGRXMSG3&quot;, 0x9b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutadr3_print
id|ahd_reg_print_t
id|ahd_slvspltoutadr3_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutadr3_print
mdefine_line|#define ahd_slvspltoutadr3_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTADR3&quot;, 0x9b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgseqbcnt_print
id|ahd_reg_print_t
id|ahd_sgseqbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgseqbcnt_print
mdefine_line|#define ahd_sgseqbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGSEQBCNT&quot;, 0x9c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutattr0_print
id|ahd_reg_print_t
id|ahd_slvspltoutattr0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutattr0_print
mdefine_line|#define ahd_slvspltoutattr0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTATTR0&quot;, 0x9c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutattr1_print
id|ahd_reg_print_t
id|ahd_slvspltoutattr1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutattr1_print
mdefine_line|#define ahd_slvspltoutattr1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTATTR1&quot;, 0x9d, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_slvspltoutattr2_print
id|ahd_reg_print_t
id|ahd_slvspltoutattr2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_slvspltoutattr2_print
mdefine_line|#define ahd_slvspltoutattr2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SLVSPLTOUTATTR2&quot;, 0x9e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgspltstat0_print
id|ahd_reg_print_t
id|ahd_sgspltstat0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgspltstat0_print
mdefine_line|#define ahd_sgspltstat0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGSPLTSTAT0&quot;, 0x9e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sfunct_print
id|ahd_reg_print_t
id|ahd_sfunct_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sfunct_print
mdefine_line|#define ahd_sfunct_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SFUNCT&quot;, 0x9f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgspltstat1_print
id|ahd_reg_print_t
id|ahd_sgspltstat1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgspltstat1_print
mdefine_line|#define ahd_sgspltstat1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGSPLTSTAT1&quot;, 0x9f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_df0pcistat_print
id|ahd_reg_print_t
id|ahd_df0pcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_df0pcistat_print
mdefine_line|#define ahd_df0pcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DF0PCISTAT&quot;, 0xa0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_reg0_print
id|ahd_reg_print_t
id|ahd_reg0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_reg0_print
mdefine_line|#define ahd_reg0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;REG0&quot;, 0xa0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_df1pcistat_print
id|ahd_reg_print_t
id|ahd_df1pcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_df1pcistat_print
mdefine_line|#define ahd_df1pcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DF1PCISTAT&quot;, 0xa1, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sgpcistat_print
id|ahd_reg_print_t
id|ahd_sgpcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sgpcistat_print
mdefine_line|#define ahd_sgpcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SGPCISTAT&quot;, 0xa2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_reg1_print
id|ahd_reg_print_t
id|ahd_reg1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_reg1_print
mdefine_line|#define ahd_reg1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;REG1&quot;, 0xa2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmcpcistat_print
id|ahd_reg_print_t
id|ahd_cmcpcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmcpcistat_print
mdefine_line|#define ahd_cmcpcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMCPCISTAT&quot;, 0xa3, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlypcistat_print
id|ahd_reg_print_t
id|ahd_ovlypcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlypcistat_print
mdefine_line|#define ahd_ovlypcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYPCISTAT&quot;, 0xa4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_reg_isr_print
id|ahd_reg_print_t
id|ahd_reg_isr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_reg_isr_print
mdefine_line|#define ahd_reg_isr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;REG_ISR&quot;, 0xa4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sg_state_print
id|ahd_reg_print_t
id|ahd_sg_state_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sg_state_print
mdefine_line|#define ahd_sg_state_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SG_STATE&quot;, 0xa6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_msipcistat_print
id|ahd_reg_print_t
id|ahd_msipcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_msipcistat_print
mdefine_line|#define ahd_msipcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MSIPCISTAT&quot;, 0xa6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_targpcistat_print
id|ahd_reg_print_t
id|ahd_targpcistat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_targpcistat_print
mdefine_line|#define ahd_targpcistat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TARGPCISTAT&quot;, 0xa6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_data_count_odd_print
id|ahd_reg_print_t
id|ahd_data_count_odd_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_data_count_odd_print
mdefine_line|#define ahd_data_count_odd_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DATA_COUNT_ODD&quot;, 0xa7, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scbptr_print
id|ahd_reg_print_t
id|ahd_scbptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scbptr_print
mdefine_line|#define ahd_scbptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCBPTR&quot;, 0xa8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccscbacnt_print
id|ahd_reg_print_t
id|ahd_ccscbacnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccscbacnt_print
mdefine_line|#define ahd_ccscbacnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSCBACNT&quot;, 0xab, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scbautoptr_print
id|ahd_reg_print_t
id|ahd_scbautoptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scbautoptr_print
mdefine_line|#define ahd_scbautoptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCBAUTOPTR&quot;, 0xab, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccsgaddr_print
id|ahd_reg_print_t
id|ahd_ccsgaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccsgaddr_print
mdefine_line|#define ahd_ccsgaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSGADDR&quot;, 0xac, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccscbaddr_print
id|ahd_reg_print_t
id|ahd_ccscbaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccscbaddr_print
mdefine_line|#define ahd_ccscbaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSCBADDR&quot;, 0xac, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccscbadr_bk_print
id|ahd_reg_print_t
id|ahd_ccscbadr_bk_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccscbadr_bk_print
mdefine_line|#define ahd_ccscbadr_bk_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSCBADR_BK&quot;, 0xac, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmc_rambist_print
id|ahd_reg_print_t
id|ahd_cmc_rambist_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmc_rambist_print
mdefine_line|#define ahd_cmc_rambist_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMC_RAMBIST&quot;, 0xad, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccsgctl_print
id|ahd_reg_print_t
id|ahd_ccsgctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccsgctl_print
mdefine_line|#define ahd_ccsgctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSGCTL&quot;, 0xad, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccscbctl_print
id|ahd_reg_print_t
id|ahd_ccscbctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccscbctl_print
mdefine_line|#define ahd_ccscbctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSCBCTL&quot;, 0xad, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccsgram_print
id|ahd_reg_print_t
id|ahd_ccsgram_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccsgram_print
mdefine_line|#define ahd_ccsgram_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSGRAM&quot;, 0xb0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flexadr_print
id|ahd_reg_print_t
id|ahd_flexadr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flexadr_print
mdefine_line|#define ahd_flexadr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLEXADR&quot;, 0xb0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ccscbram_print
id|ahd_reg_print_t
id|ahd_ccscbram_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ccscbram_print
mdefine_line|#define ahd_ccscbram_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CCSCBRAM&quot;, 0xb0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flexcnt_print
id|ahd_reg_print_t
id|ahd_flexcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flexcnt_print
mdefine_line|#define ahd_flexcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLEXCNT&quot;, 0xb3, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flexdmastat_print
id|ahd_reg_print_t
id|ahd_flexdmastat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flexdmastat_print
mdefine_line|#define ahd_flexdmastat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLEXDMASTAT&quot;, 0xb5, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flexdata_print
id|ahd_reg_print_t
id|ahd_flexdata_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flexdata_print
mdefine_line|#define ahd_flexdata_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLEXDATA&quot;, 0xb6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_brddat_print
id|ahd_reg_print_t
id|ahd_brddat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_brddat_print
mdefine_line|#define ahd_brddat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BRDDAT&quot;, 0xb8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_brdctl_print
id|ahd_reg_print_t
id|ahd_brdctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_brdctl_print
mdefine_line|#define ahd_brdctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BRDCTL&quot;, 0xb9, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seeadr_print
id|ahd_reg_print_t
id|ahd_seeadr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seeadr_print
mdefine_line|#define ahd_seeadr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEEADR&quot;, 0xba, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seedat_print
id|ahd_reg_print_t
id|ahd_seedat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seedat_print
mdefine_line|#define ahd_seedat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEEDAT&quot;, 0xbc, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seectl_print
id|ahd_reg_print_t
id|ahd_seectl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seectl_print
mdefine_line|#define ahd_seectl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEECTL&quot;, 0xbe, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seestat_print
id|ahd_reg_print_t
id|ahd_seestat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seestat_print
mdefine_line|#define ahd_seestat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEESTAT&quot;, 0xbe, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scbcnt_print
id|ahd_reg_print_t
id|ahd_scbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scbcnt_print
mdefine_line|#define ahd_scbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCBCNT&quot;, 0xbf, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfwaddr_print
id|ahd_reg_print_t
id|ahd_dfwaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfwaddr_print
mdefine_line|#define ahd_dfwaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFWADDR&quot;, 0xc0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dspfltrctl_print
id|ahd_reg_print_t
id|ahd_dspfltrctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dspfltrctl_print
mdefine_line|#define ahd_dspfltrctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSPFLTRCTL&quot;, 0xc0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_clrseqintstat_print
id|ahd_reg_print_t
id|ahd_clrseqintstat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_clrseqintstat_print
mdefine_line|#define ahd_clrseqintstat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CLRSEQINTSTAT&quot;, 0xc0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dspdatactl_print
id|ahd_reg_print_t
id|ahd_dspdatactl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dspdatactl_print
mdefine_line|#define ahd_dspdatactl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSPDATACTL&quot;, 0xc1, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfraddr_print
id|ahd_reg_print_t
id|ahd_dfraddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfraddr_print
mdefine_line|#define ahd_dfraddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFRADDR&quot;, 0xc2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dspreqctl_print
id|ahd_reg_print_t
id|ahd_dspreqctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dspreqctl_print
mdefine_line|#define ahd_dspreqctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSPREQCTL&quot;, 0xc2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dspackctl_print
id|ahd_reg_print_t
id|ahd_dspackctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dspackctl_print
mdefine_line|#define ahd_dspackctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSPACKCTL&quot;, 0xc3, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfdat_print
id|ahd_reg_print_t
id|ahd_dfdat_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfdat_print
mdefine_line|#define ahd_dfdat_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFDAT&quot;, 0xc4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dspselect_print
id|ahd_reg_print_t
id|ahd_dspselect_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dspselect_print
mdefine_line|#define ahd_dspselect_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DSPSELECT&quot;, 0xc4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_wrtbiasctl_print
id|ahd_reg_print_t
id|ahd_wrtbiasctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_wrtbiasctl_print
mdefine_line|#define ahd_wrtbiasctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;WRTBIASCTL&quot;, 0xc5, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_rcvrbiosctl_print
id|ahd_reg_print_t
id|ahd_rcvrbiosctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_rcvrbiosctl_print
mdefine_line|#define ahd_rcvrbiosctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;RCVRBIOSCTL&quot;, 0xc6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_wrtbiascalc_print
id|ahd_reg_print_t
id|ahd_wrtbiascalc_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_wrtbiascalc_print
mdefine_line|#define ahd_wrtbiascalc_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;WRTBIASCALC&quot;, 0xc7, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfptrs_print
id|ahd_reg_print_t
id|ahd_dfptrs_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfptrs_print
mdefine_line|#define ahd_dfptrs_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFPTRS&quot;, 0xc8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_rcvrbiascalc_print
id|ahd_reg_print_t
id|ahd_rcvrbiascalc_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_rcvrbiascalc_print
mdefine_line|#define ahd_rcvrbiascalc_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;RCVRBIASCALC&quot;, 0xc8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfdbctl_print
id|ahd_reg_print_t
id|ahd_dfdbctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfdbctl_print
mdefine_line|#define ahd_dfdbctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFDBCTL&quot;, 0xc8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfbkptr_print
id|ahd_reg_print_t
id|ahd_dfbkptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfbkptr_print
mdefine_line|#define ahd_dfbkptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFBKPTR&quot;, 0xc9, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_skewcalc_print
id|ahd_reg_print_t
id|ahd_skewcalc_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_skewcalc_print
mdefine_line|#define ahd_skewcalc_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SKEWCALC&quot;, 0xc9, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfscnt_print
id|ahd_reg_print_t
id|ahd_dfscnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfscnt_print
mdefine_line|#define ahd_dfscnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFSCNT&quot;, 0xcc, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dfbcnt_print
id|ahd_reg_print_t
id|ahd_dfbcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dfbcnt_print
mdefine_line|#define ahd_dfbcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DFBCNT&quot;, 0xce, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ovlyaddr_print
id|ahd_reg_print_t
id|ahd_ovlyaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ovlyaddr_print
mdefine_line|#define ahd_ovlyaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;OVLYADDR&quot;, 0xd4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqctl0_print
id|ahd_reg_print_t
id|ahd_seqctl0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqctl0_print
mdefine_line|#define ahd_seqctl0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQCTL0&quot;, 0xd6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqctl1_print
id|ahd_reg_print_t
id|ahd_seqctl1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqctl1_print
mdefine_line|#define ahd_seqctl1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQCTL1&quot;, 0xd7, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_flags_print
id|ahd_reg_print_t
id|ahd_flags_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_flags_print
mdefine_line|#define ahd_flags_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FLAGS&quot;, 0xd8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqintctl_print
id|ahd_reg_print_t
id|ahd_seqintctl_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqintctl_print
mdefine_line|#define ahd_seqintctl_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQINTCTL&quot;, 0xd9, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seqram_print
id|ahd_reg_print_t
id|ahd_seqram_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seqram_print
mdefine_line|#define ahd_seqram_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQRAM&quot;, 0xda, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_prgmcnt_print
id|ahd_reg_print_t
id|ahd_prgmcnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_prgmcnt_print
mdefine_line|#define ahd_prgmcnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;PRGMCNT&quot;, 0xde, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_swtimer_print
id|ahd_reg_print_t
id|ahd_swtimer_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_swtimer_print
mdefine_line|#define ahd_swtimer_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SWTIMER&quot;, 0xe0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_accum_print
id|ahd_reg_print_t
id|ahd_accum_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_accum_print
mdefine_line|#define ahd_accum_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ACCUM&quot;, 0xe0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sindex_print
id|ahd_reg_print_t
id|ahd_sindex_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sindex_print
mdefine_line|#define ahd_sindex_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SINDEX&quot;, 0xe2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dindex_print
id|ahd_reg_print_t
id|ahd_dindex_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dindex_print
mdefine_line|#define ahd_dindex_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DINDEX&quot;, 0xe4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_brkaddr1_print
id|ahd_reg_print_t
id|ahd_brkaddr1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_brkaddr1_print
mdefine_line|#define ahd_brkaddr1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BRKADDR1&quot;, 0xe6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_brkaddr0_print
id|ahd_reg_print_t
id|ahd_brkaddr0_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_brkaddr0_print
mdefine_line|#define ahd_brkaddr0_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;BRKADDR0&quot;, 0xe6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_allones_print
id|ahd_reg_print_t
id|ahd_allones_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_allones_print
mdefine_line|#define ahd_allones_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ALLONES&quot;, 0xe8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_allzeros_print
id|ahd_reg_print_t
id|ahd_allzeros_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_allzeros_print
mdefine_line|#define ahd_allzeros_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ALLZEROS&quot;, 0xea, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_none_print
id|ahd_reg_print_t
id|ahd_none_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_none_print
mdefine_line|#define ahd_none_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NONE&quot;, 0xea, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sindir_print
id|ahd_reg_print_t
id|ahd_sindir_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sindir_print
mdefine_line|#define ahd_sindir_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SINDIR&quot;, 0xec, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dindir_print
id|ahd_reg_print_t
id|ahd_dindir_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dindir_print
mdefine_line|#define ahd_dindir_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DINDIR&quot;, 0xed, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_function1_print
id|ahd_reg_print_t
id|ahd_function1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_function1_print
mdefine_line|#define ahd_function1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;FUNCTION1&quot;, 0xf0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_stack_print
id|ahd_reg_print_t
id|ahd_stack_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_stack_print
mdefine_line|#define ahd_stack_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;STACK&quot;, 0xf2, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_curaddr_print
id|ahd_reg_print_t
id|ahd_curaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_curaddr_print
mdefine_line|#define ahd_curaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CURADDR&quot;, 0xf4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_intvec1_addr_print
id|ahd_reg_print_t
id|ahd_intvec1_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_intvec1_addr_print
mdefine_line|#define ahd_intvec1_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;INTVEC1_ADDR&quot;, 0xf4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_intvec2_addr_print
id|ahd_reg_print_t
id|ahd_intvec2_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_intvec2_addr_print
mdefine_line|#define ahd_intvec2_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;INTVEC2_ADDR&quot;, 0xf6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lastaddr_print
id|ahd_reg_print_t
id|ahd_lastaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lastaddr_print
mdefine_line|#define ahd_lastaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LASTADDR&quot;, 0xf6, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_longjmp_addr_print
id|ahd_reg_print_t
id|ahd_longjmp_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_longjmp_addr_print
mdefine_line|#define ahd_longjmp_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LONGJMP_ADDR&quot;, 0xf8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_longjmp_scb_print
id|ahd_reg_print_t
id|ahd_longjmp_scb_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_longjmp_scb_print
mdefine_line|#define ahd_longjmp_scb_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LONGJMP_SCB&quot;, 0xfa, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_accum_save_print
id|ahd_reg_print_t
id|ahd_accum_save_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_accum_save_print
mdefine_line|#define ahd_accum_save_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ACCUM_SAVE&quot;, 0xfc, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_waiting_scb_tails_print
id|ahd_reg_print_t
id|ahd_waiting_scb_tails_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_waiting_scb_tails_print
mdefine_line|#define ahd_waiting_scb_tails_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;WAITING_SCB_TAILS&quot;, 0x100, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_ahd_pci_config_base_print
id|ahd_reg_print_t
id|ahd_ahd_pci_config_base_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_ahd_pci_config_base_print
mdefine_line|#define ahd_ahd_pci_config_base_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;AHD_PCI_CONFIG_BASE&quot;, 0x100, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_sram_base_print
id|ahd_reg_print_t
id|ahd_sram_base_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_sram_base_print
mdefine_line|#define ahd_sram_base_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SRAM_BASE&quot;, 0x100, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_waiting_tid_head_print
id|ahd_reg_print_t
id|ahd_waiting_tid_head_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_waiting_tid_head_print
mdefine_line|#define ahd_waiting_tid_head_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;WAITING_TID_HEAD&quot;, 0x120, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_waiting_tid_tail_print
id|ahd_reg_print_t
id|ahd_waiting_tid_tail_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_waiting_tid_tail_print
mdefine_line|#define ahd_waiting_tid_tail_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;WAITING_TID_TAIL&quot;, 0x122, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_next_queued_scb_addr_print
id|ahd_reg_print_t
id|ahd_next_queued_scb_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_next_queued_scb_addr_print
mdefine_line|#define ahd_next_queued_scb_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;NEXT_QUEUED_SCB_ADDR&quot;, 0x124, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_complete_scb_head_print
id|ahd_reg_print_t
id|ahd_complete_scb_head_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_complete_scb_head_print
mdefine_line|#define ahd_complete_scb_head_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;COMPLETE_SCB_HEAD&quot;, 0x128, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_complete_scb_dmainprog_head_print
id|ahd_reg_print_t
id|ahd_complete_scb_dmainprog_head_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_complete_scb_dmainprog_head_print
mdefine_line|#define ahd_complete_scb_dmainprog_head_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;COMPLETE_SCB_DMAINPROG_HEAD&quot;, 0x12a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_complete_dma_scb_head_print
id|ahd_reg_print_t
id|ahd_complete_dma_scb_head_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_complete_dma_scb_head_print
mdefine_line|#define ahd_complete_dma_scb_head_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;COMPLETE_DMA_SCB_HEAD&quot;, 0x12c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_qfreeze_count_print
id|ahd_reg_print_t
id|ahd_qfreeze_count_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_qfreeze_count_print
mdefine_line|#define ahd_qfreeze_count_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;QFREEZE_COUNT&quot;, 0x12e, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_saved_mode_print
id|ahd_reg_print_t
id|ahd_saved_mode_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_saved_mode_print
mdefine_line|#define ahd_saved_mode_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SAVED_MODE&quot;, 0x130, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_msg_out_print
id|ahd_reg_print_t
id|ahd_msg_out_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_msg_out_print
mdefine_line|#define ahd_msg_out_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;MSG_OUT&quot;, 0x131, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_dmaparams_print
id|ahd_reg_print_t
id|ahd_dmaparams_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_dmaparams_print
mdefine_line|#define ahd_dmaparams_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;DMAPARAMS&quot;, 0x132, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seq_flags_print
id|ahd_reg_print_t
id|ahd_seq_flags_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seq_flags_print
mdefine_line|#define ahd_seq_flags_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQ_FLAGS&quot;, 0x133, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_saved_scsiid_print
id|ahd_reg_print_t
id|ahd_saved_scsiid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_saved_scsiid_print
mdefine_line|#define ahd_saved_scsiid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SAVED_SCSIID&quot;, 0x134, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_saved_lun_print
id|ahd_reg_print_t
id|ahd_saved_lun_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_saved_lun_print
mdefine_line|#define ahd_saved_lun_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SAVED_LUN&quot;, 0x135, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_lastphase_print
id|ahd_reg_print_t
id|ahd_lastphase_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_lastphase_print
mdefine_line|#define ahd_lastphase_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LASTPHASE&quot;, 0x136, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_shared_data_addr_print
id|ahd_reg_print_t
id|ahd_shared_data_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_shared_data_addr_print
mdefine_line|#define ahd_shared_data_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SHARED_DATA_ADDR&quot;, 0x137, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_qoutfifo_next_addr_print
id|ahd_reg_print_t
id|ahd_qoutfifo_next_addr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_qoutfifo_next_addr_print
mdefine_line|#define ahd_qoutfifo_next_addr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;QOUTFIFO_NEXT_ADDR&quot;, 0x13b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_qoutfifo_entry_valid_tag_print
id|ahd_reg_print_t
id|ahd_qoutfifo_entry_valid_tag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_qoutfifo_entry_valid_tag_print
mdefine_line|#define ahd_qoutfifo_entry_valid_tag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;QOUTFIFO_ENTRY_VALID_TAG&quot;, 0x13f, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_kernel_tqinpos_print
id|ahd_reg_print_t
id|ahd_kernel_tqinpos_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_kernel_tqinpos_print
mdefine_line|#define ahd_kernel_tqinpos_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;KERNEL_TQINPOS&quot;, 0x140, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_tqinpos_print
id|ahd_reg_print_t
id|ahd_tqinpos_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_tqinpos_print
mdefine_line|#define ahd_tqinpos_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;TQINPOS&quot;, 0x141, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_arg_1_print
id|ahd_reg_print_t
id|ahd_arg_1_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_arg_1_print
mdefine_line|#define ahd_arg_1_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ARG_1&quot;, 0x142, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_arg_2_print
id|ahd_reg_print_t
id|ahd_arg_2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_arg_2_print
mdefine_line|#define ahd_arg_2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ARG_2&quot;, 0x143, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_last_msg_print
id|ahd_reg_print_t
id|ahd_last_msg_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_last_msg_print
mdefine_line|#define ahd_last_msg_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;LAST_MSG&quot;, 0x144, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scsiseq_template_print
id|ahd_reg_print_t
id|ahd_scsiseq_template_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scsiseq_template_print
mdefine_line|#define ahd_scsiseq_template_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCSISEQ_TEMPLATE&quot;, 0x145, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_initiator_tag_print
id|ahd_reg_print_t
id|ahd_initiator_tag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_initiator_tag_print
mdefine_line|#define ahd_initiator_tag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;INITIATOR_TAG&quot;, 0x146, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_seq_flags2_print
id|ahd_reg_print_t
id|ahd_seq_flags2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_seq_flags2_print
mdefine_line|#define ahd_seq_flags2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SEQ_FLAGS2&quot;, 0x147, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_allocfifo_scbptr_print
id|ahd_reg_print_t
id|ahd_allocfifo_scbptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_allocfifo_scbptr_print
mdefine_line|#define ahd_allocfifo_scbptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;ALLOCFIFO_SCBPTR&quot;, 0x148, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_cmdsize_table_print
id|ahd_reg_print_t
id|ahd_cmdsize_table_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_cmdsize_table_print
mdefine_line|#define ahd_cmdsize_table_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;CMDSIZE_TABLE&quot;, 0x14a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_base_print
id|ahd_reg_print_t
id|ahd_scb_base_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_base_print
mdefine_line|#define ahd_scb_base_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_BASE&quot;, 0x180, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_residual_datacnt_print
id|ahd_reg_print_t
id|ahd_scb_residual_datacnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_residual_datacnt_print
mdefine_line|#define ahd_scb_residual_datacnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_RESIDUAL_DATACNT&quot;, 0x180, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_residual_sgptr_print
id|ahd_reg_print_t
id|ahd_scb_residual_sgptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_residual_sgptr_print
mdefine_line|#define ahd_scb_residual_sgptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_RESIDUAL_SGPTR&quot;, 0x184, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_scsi_status_print
id|ahd_reg_print_t
id|ahd_scb_scsi_status_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_scsi_status_print
mdefine_line|#define ahd_scb_scsi_status_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_SCSI_STATUS&quot;, 0x188, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_target_phases_print
id|ahd_reg_print_t
id|ahd_scb_target_phases_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_target_phases_print
mdefine_line|#define ahd_scb_target_phases_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TARGET_PHASES&quot;, 0x189, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_target_data_dir_print
id|ahd_reg_print_t
id|ahd_scb_target_data_dir_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_target_data_dir_print
mdefine_line|#define ahd_scb_target_data_dir_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TARGET_DATA_DIR&quot;, 0x18a, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_target_itag_print
id|ahd_reg_print_t
id|ahd_scb_target_itag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_target_itag_print
mdefine_line|#define ahd_scb_target_itag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TARGET_ITAG&quot;, 0x18b, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_sense_busaddr_print
id|ahd_reg_print_t
id|ahd_scb_sense_busaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_sense_busaddr_print
mdefine_line|#define ahd_scb_sense_busaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_SENSE_BUSADDR&quot;, 0x18c, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_tag_print
id|ahd_reg_print_t
id|ahd_scb_tag_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_tag_print
mdefine_line|#define ahd_scb_tag_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TAG&quot;, 0x190, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_cdb_len_print
id|ahd_reg_print_t
id|ahd_scb_cdb_len_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_cdb_len_print
mdefine_line|#define ahd_scb_cdb_len_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_CDB_LEN&quot;, 0x192, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_task_management_print
id|ahd_reg_print_t
id|ahd_scb_task_management_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_task_management_print
mdefine_line|#define ahd_scb_task_management_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TASK_MANAGEMENT&quot;, 0x193, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_next_print
id|ahd_reg_print_t
id|ahd_scb_next_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_next_print
mdefine_line|#define ahd_scb_next_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_NEXT&quot;, 0x194, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_next2_print
id|ahd_reg_print_t
id|ahd_scb_next2_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_next2_print
mdefine_line|#define ahd_scb_next2_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_NEXT2&quot;, 0x196, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_dataptr_print
id|ahd_reg_print_t
id|ahd_scb_dataptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_dataptr_print
mdefine_line|#define ahd_scb_dataptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_DATAPTR&quot;, 0x198, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_datacnt_print
id|ahd_reg_print_t
id|ahd_scb_datacnt_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_datacnt_print
mdefine_line|#define ahd_scb_datacnt_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_DATACNT&quot;, 0x1a0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_sgptr_print
id|ahd_reg_print_t
id|ahd_scb_sgptr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_sgptr_print
mdefine_line|#define ahd_scb_sgptr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_SGPTR&quot;, 0x1a4, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_control_print
id|ahd_reg_print_t
id|ahd_scb_control_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_control_print
mdefine_line|#define ahd_scb_control_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_CONTROL&quot;, 0x1a8, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_scsiid_print
id|ahd_reg_print_t
id|ahd_scb_scsiid_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_scsiid_print
mdefine_line|#define ahd_scb_scsiid_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_SCSIID&quot;, 0x1a9, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_lun_print
id|ahd_reg_print_t
id|ahd_scb_lun_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_lun_print
mdefine_line|#define ahd_scb_lun_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_LUN&quot;, 0x1aa, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_task_attribute_print
id|ahd_reg_print_t
id|ahd_scb_task_attribute_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_task_attribute_print
mdefine_line|#define ahd_scb_task_attribute_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_TASK_ATTRIBUTE&quot;, 0x1ab, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_busaddr_print
id|ahd_reg_print_t
id|ahd_scb_busaddr_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_busaddr_print
mdefine_line|#define ahd_scb_busaddr_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_BUSADDR&quot;, 0x1ac, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_spare_print
id|ahd_reg_print_t
id|ahd_scb_spare_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_spare_print
mdefine_line|#define ahd_scb_spare_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_SPARE&quot;, 0x1b0, regvalue, cur_col, wrap)
macro_line|#endif
macro_line|#if AIC_DEBUG_REGISTERS
DECL|variable|ahd_scb_disconnected_lists_print
id|ahd_reg_print_t
id|ahd_scb_disconnected_lists_print
suffix:semicolon
macro_line|#else
DECL|macro|ahd_scb_disconnected_lists_print
mdefine_line|#define ahd_scb_disconnected_lists_print(regvalue, cur_col, wrap) &bslash;&n;    ahd_print_register(NULL, 0, &quot;SCB_DISCONNECTED_LISTS&quot;, 0x1b8, regvalue, cur_col, wrap)
macro_line|#endif
DECL|macro|MODE_PTR
mdefine_line|#define&t;MODE_PTR        &t;&t;0x00
DECL|macro|DST_MODE
mdefine_line|#define&t;&t;DST_MODE        &t;0x70
DECL|macro|SRC_MODE
mdefine_line|#define&t;&t;SRC_MODE        &t;0x07
DECL|macro|INTSTAT
mdefine_line|#define&t;INTSTAT         &t;&t;0x01
DECL|macro|INT_PEND
mdefine_line|#define&t;&t;INT_PEND        &t;0xff
DECL|macro|HWERRINT
mdefine_line|#define&t;&t;HWERRINT        &t;0x80
DECL|macro|BRKADRINT
mdefine_line|#define&t;&t;BRKADRINT       &t;0x40
DECL|macro|SWTMINT
mdefine_line|#define&t;&t;SWTMINT         &t;0x20
DECL|macro|PCIINT
mdefine_line|#define&t;&t;PCIINT          &t;0x10
DECL|macro|SCSIINT
mdefine_line|#define&t;&t;SCSIINT         &t;0x08
DECL|macro|SEQINT
mdefine_line|#define&t;&t;SEQINT          &t;0x04
DECL|macro|CMDCMPLT
mdefine_line|#define&t;&t;CMDCMPLT        &t;0x02
DECL|macro|SPLTINT
mdefine_line|#define&t;&t;SPLTINT         &t;0x01
DECL|macro|SEQINTCODE
mdefine_line|#define&t;SEQINTCODE      &t;&t;0x02
DECL|macro|ENTERING_NONPACK
mdefine_line|#define&t;&t;ENTERING_NONPACK&t;0x12
DECL|macro|CFG4OVERRUN
mdefine_line|#define&t;&t;CFG4OVERRUN     &t;0x11
DECL|macro|STATUS_OVERRUN
mdefine_line|#define&t;&t;STATUS_OVERRUN  &t;0x10
DECL|macro|CFG4ISTAT_INTR
mdefine_line|#define&t;&t;CFG4ISTAT_INTR  &t;0x0f
DECL|macro|INVALID_SEQINT
mdefine_line|#define&t;&t;INVALID_SEQINT  &t;0x0e
DECL|macro|ILLEGAL_PHASE
mdefine_line|#define&t;&t;ILLEGAL_PHASE   &t;0x0d
DECL|macro|DUMP_CARD_STATE
mdefine_line|#define&t;&t;DUMP_CARD_STATE &t;0x0c
DECL|macro|MISSED_BUSFREE
mdefine_line|#define&t;&t;MISSED_BUSFREE  &t;0x0b
DECL|macro|MKMSG_FAILED
mdefine_line|#define&t;&t;MKMSG_FAILED    &t;0x0a
DECL|macro|DATA_OVERRUN
mdefine_line|#define&t;&t;DATA_OVERRUN    &t;0x09
DECL|macro|BAD_STATUS
mdefine_line|#define&t;&t;BAD_STATUS      &t;0x08
DECL|macro|HOST_MSG_LOOP
mdefine_line|#define&t;&t;HOST_MSG_LOOP   &t;0x07
DECL|macro|PDATA_REINIT
mdefine_line|#define&t;&t;PDATA_REINIT    &t;0x06
DECL|macro|IGN_WIDE_RES
mdefine_line|#define&t;&t;IGN_WIDE_RES    &t;0x05
DECL|macro|NO_MATCH
mdefine_line|#define&t;&t;NO_MATCH        &t;0x04
DECL|macro|PROTO_VIOLATION
mdefine_line|#define&t;&t;PROTO_VIOLATION &t;0x03
DECL|macro|SEND_REJECT
mdefine_line|#define&t;&t;SEND_REJECT     &t;0x02
DECL|macro|BAD_PHASE
mdefine_line|#define&t;&t;BAD_PHASE       &t;0x01
DECL|macro|CLRINT
mdefine_line|#define&t;CLRINT          &t;&t;0x03
DECL|macro|CLRHWERRINT
mdefine_line|#define&t;&t;CLRHWERRINT     &t;0x80
DECL|macro|CLRBRKADRINT
mdefine_line|#define&t;&t;CLRBRKADRINT    &t;0x40
DECL|macro|CLRSWTMINT
mdefine_line|#define&t;&t;CLRSWTMINT      &t;0x20
DECL|macro|CLRSCSIINT
mdefine_line|#define&t;&t;CLRSCSIINT      &t;0x08
DECL|macro|CLRSEQINT
mdefine_line|#define&t;&t;CLRSEQINT       &t;0x04
DECL|macro|CLRCMDINT
mdefine_line|#define&t;&t;CLRCMDINT       &t;0x02
DECL|macro|CLRSPLTINT
mdefine_line|#define&t;&t;CLRSPLTINT      &t;0x01
DECL|macro|ERROR
mdefine_line|#define&t;ERROR           &t;&t;0x04
DECL|macro|CIOPARERR
mdefine_line|#define&t;&t;CIOPARERR       &t;0x80
DECL|macro|CIOACCESFAIL
mdefine_line|#define&t;&t;CIOACCESFAIL    &t;0x40
DECL|macro|MPARERR
mdefine_line|#define&t;&t;MPARERR         &t;0x20
DECL|macro|DPARERR
mdefine_line|#define&t;&t;DPARERR         &t;0x10
DECL|macro|SQPARERR
mdefine_line|#define&t;&t;SQPARERR        &t;0x08
DECL|macro|ILLOPCODE
mdefine_line|#define&t;&t;ILLOPCODE       &t;0x04
DECL|macro|DSCTMOUT
mdefine_line|#define&t;&t;DSCTMOUT        &t;0x02
DECL|macro|CLRERR
mdefine_line|#define&t;CLRERR          &t;&t;0x04
DECL|macro|CLRCIOPARERR
mdefine_line|#define&t;&t;CLRCIOPARERR    &t;0x80
DECL|macro|CLRCIOACCESFAIL
mdefine_line|#define&t;&t;CLRCIOACCESFAIL &t;0x40
DECL|macro|CLRMPARERR
mdefine_line|#define&t;&t;CLRMPARERR      &t;0x20
DECL|macro|CLRDPARERR
mdefine_line|#define&t;&t;CLRDPARERR      &t;0x10
DECL|macro|CLRSQPARERR
mdefine_line|#define&t;&t;CLRSQPARERR     &t;0x08
DECL|macro|CLRILLOPCODE
mdefine_line|#define&t;&t;CLRILLOPCODE    &t;0x04
DECL|macro|CLRDSCTMOUT
mdefine_line|#define&t;&t;CLRDSCTMOUT     &t;0x02
DECL|macro|HCNTRL
mdefine_line|#define&t;HCNTRL          &t;&t;0x05
DECL|macro|SEQ_RESET
mdefine_line|#define&t;&t;SEQ_RESET       &t;0x80
DECL|macro|POWRDN
mdefine_line|#define&t;&t;POWRDN          &t;0x40
DECL|macro|SWINT
mdefine_line|#define&t;&t;SWINT           &t;0x10
DECL|macro|SWTIMER_START_B
mdefine_line|#define&t;&t;SWTIMER_START_B &t;0x08
DECL|macro|PAUSE
mdefine_line|#define&t;&t;PAUSE           &t;0x04
DECL|macro|INTEN
mdefine_line|#define&t;&t;INTEN           &t;0x02
DECL|macro|CHIPRST
mdefine_line|#define&t;&t;CHIPRST         &t;0x01
DECL|macro|CHIPRSTACK
mdefine_line|#define&t;&t;CHIPRSTACK      &t;0x01
DECL|macro|HNSCB_QOFF
mdefine_line|#define&t;HNSCB_QOFF      &t;&t;0x06
DECL|macro|HESCB_QOFF
mdefine_line|#define&t;HESCB_QOFF      &t;&t;0x08
DECL|macro|HS_MAILBOX
mdefine_line|#define&t;HS_MAILBOX      &t;&t;0x0b
DECL|macro|HOST_TQINPOS
mdefine_line|#define&t;&t;HOST_TQINPOS    &t;0x80
DECL|macro|SEQINTSTAT
mdefine_line|#define&t;SEQINTSTAT      &t;&t;0x0c
DECL|macro|SEQ_SWTMRTO
mdefine_line|#define&t;&t;SEQ_SWTMRTO     &t;0x10
DECL|macro|SEQ_SEQINT
mdefine_line|#define&t;&t;SEQ_SEQINT      &t;0x08
DECL|macro|SEQ_SCSIINT
mdefine_line|#define&t;&t;SEQ_SCSIINT     &t;0x04
DECL|macro|SEQ_PCIINT
mdefine_line|#define&t;&t;SEQ_PCIINT      &t;0x02
DECL|macro|SEQ_SPLTINT
mdefine_line|#define&t;&t;SEQ_SPLTINT     &t;0x01
DECL|macro|SNSCB_QOFF
mdefine_line|#define&t;SNSCB_QOFF      &t;&t;0x10
DECL|macro|SESCB_QOFF
mdefine_line|#define&t;SESCB_QOFF      &t;&t;0x12
DECL|macro|SDSCB_QOFF
mdefine_line|#define&t;SDSCB_QOFF      &t;&t;0x14
DECL|macro|QOFF_CTLSTA
mdefine_line|#define&t;QOFF_CTLSTA     &t;&t;0x16
DECL|macro|EMPTY_SCB_AVAIL
mdefine_line|#define&t;&t;EMPTY_SCB_AVAIL &t;0x80
DECL|macro|NEW_SCB_AVAIL
mdefine_line|#define&t;&t;NEW_SCB_AVAIL   &t;0x40
DECL|macro|SDSCB_ROLLOVR
mdefine_line|#define&t;&t;SDSCB_ROLLOVR   &t;0x20
DECL|macro|HS_MAILBOX_ACT
mdefine_line|#define&t;&t;HS_MAILBOX_ACT  &t;0x10
DECL|macro|SCB_QSIZE
mdefine_line|#define&t;&t;SCB_QSIZE       &t;0x0f
DECL|macro|SCB_QSIZE_16384
mdefine_line|#define&t;&t;SCB_QSIZE_16384 &t;0x0c
DECL|macro|SCB_QSIZE_8192
mdefine_line|#define&t;&t;SCB_QSIZE_8192  &t;0x0b
DECL|macro|SCB_QSIZE_4096
mdefine_line|#define&t;&t;SCB_QSIZE_4096  &t;0x0a
DECL|macro|SCB_QSIZE_2048
mdefine_line|#define&t;&t;SCB_QSIZE_2048  &t;0x09
DECL|macro|SCB_QSIZE_1024
mdefine_line|#define&t;&t;SCB_QSIZE_1024  &t;0x08
DECL|macro|SCB_QSIZE_512
mdefine_line|#define&t;&t;SCB_QSIZE_512   &t;0x07
DECL|macro|SCB_QSIZE_256
mdefine_line|#define&t;&t;SCB_QSIZE_256   &t;0x06
DECL|macro|SCB_QSIZE_128
mdefine_line|#define&t;&t;SCB_QSIZE_128   &t;0x05
DECL|macro|SCB_QSIZE_64
mdefine_line|#define&t;&t;SCB_QSIZE_64    &t;0x04
DECL|macro|SCB_QSIZE_32
mdefine_line|#define&t;&t;SCB_QSIZE_32    &t;0x03
DECL|macro|SCB_QSIZE_16
mdefine_line|#define&t;&t;SCB_QSIZE_16    &t;0x02
DECL|macro|SCB_QSIZE_8
mdefine_line|#define&t;&t;SCB_QSIZE_8     &t;0x01
DECL|macro|SCB_QSIZE_4
mdefine_line|#define&t;&t;SCB_QSIZE_4     &t;0x00
DECL|macro|INTCTL
mdefine_line|#define&t;INTCTL          &t;&t;0x18
DECL|macro|SWTMINTMASK
mdefine_line|#define&t;&t;SWTMINTMASK     &t;0x80
DECL|macro|SWTMINTEN
mdefine_line|#define&t;&t;SWTMINTEN       &t;0x40
DECL|macro|SWTIMER_START
mdefine_line|#define&t;&t;SWTIMER_START   &t;0x20
DECL|macro|AUTOCLRCMDINT
mdefine_line|#define&t;&t;AUTOCLRCMDINT   &t;0x10
DECL|macro|PCIINTEN
mdefine_line|#define&t;&t;PCIINTEN        &t;0x08
DECL|macro|SCSIINTEN
mdefine_line|#define&t;&t;SCSIINTEN       &t;0x04
DECL|macro|SEQINTEN
mdefine_line|#define&t;&t;SEQINTEN        &t;0x02
DECL|macro|SPLTINTEN
mdefine_line|#define&t;&t;SPLTINTEN       &t;0x01
DECL|macro|DFCNTRL
mdefine_line|#define&t;DFCNTRL         &t;&t;0x19
DECL|macro|SCSIENACK
mdefine_line|#define&t;&t;SCSIENACK       &t;0x20
DECL|macro|DIRECTIONACK
mdefine_line|#define&t;&t;DIRECTIONACK    &t;0x04
DECL|macro|FIFOFLUSHACK
mdefine_line|#define&t;&t;FIFOFLUSHACK    &t;0x02
DECL|macro|DIRECTIONEN
mdefine_line|#define&t;&t;DIRECTIONEN     &t;0x01
DECL|macro|DSCOMMAND0
mdefine_line|#define&t;DSCOMMAND0      &t;&t;0x19
DECL|macro|CACHETHEN
mdefine_line|#define&t;&t;CACHETHEN       &t;0x80
DECL|macro|DPARCKEN
mdefine_line|#define&t;&t;DPARCKEN        &t;0x40
DECL|macro|MPARCKEN
mdefine_line|#define&t;&t;MPARCKEN        &t;0x20
DECL|macro|EXTREQLCK
mdefine_line|#define&t;&t;EXTREQLCK       &t;0x10
DECL|macro|DISABLE_TWATE
mdefine_line|#define&t;&t;DISABLE_TWATE   &t;0x02
DECL|macro|CIOPARCKEN
mdefine_line|#define&t;&t;CIOPARCKEN      &t;0x01
DECL|macro|DFSTATUS
mdefine_line|#define&t;DFSTATUS        &t;&t;0x1a
DECL|macro|PRELOAD_AVAIL
mdefine_line|#define&t;&t;PRELOAD_AVAIL   &t;0x80
DECL|macro|PKT_PRELOAD_AVAIL
mdefine_line|#define&t;&t;PKT_PRELOAD_AVAIL&t;0x40
DECL|macro|MREQPEND
mdefine_line|#define&t;&t;MREQPEND        &t;0x10
DECL|macro|HDONE
mdefine_line|#define&t;&t;HDONE           &t;0x08
DECL|macro|DFTHRESH
mdefine_line|#define&t;&t;DFTHRESH        &t;0x04
DECL|macro|FIFOFULL
mdefine_line|#define&t;&t;FIFOFULL        &t;0x02
DECL|macro|FIFOEMP
mdefine_line|#define&t;&t;FIFOEMP         &t;0x01
DECL|macro|SG_CACHE_SHADOW
mdefine_line|#define&t;SG_CACHE_SHADOW &t;&t;0x1b
DECL|macro|ODD_SEG
mdefine_line|#define&t;&t;ODD_SEG         &t;0x04
DECL|macro|LAST_SEG
mdefine_line|#define&t;&t;LAST_SEG        &t;0x02
DECL|macro|LAST_SEG_DONE
mdefine_line|#define&t;&t;LAST_SEG_DONE   &t;0x01
DECL|macro|ARBCTL
mdefine_line|#define&t;ARBCTL          &t;&t;0x1b
DECL|macro|RESET_HARB
mdefine_line|#define&t;&t;RESET_HARB      &t;0x80
DECL|macro|RETRY_SWEN
mdefine_line|#define&t;&t;RETRY_SWEN      &t;0x08
DECL|macro|USE_TIME
mdefine_line|#define&t;&t;USE_TIME        &t;0x07
DECL|macro|SG_CACHE_PRE
mdefine_line|#define&t;SG_CACHE_PRE    &t;&t;0x1b
DECL|macro|LQIN
mdefine_line|#define&t;LQIN            &t;&t;0x20
DECL|macro|TYPEPTR
mdefine_line|#define&t;TYPEPTR         &t;&t;0x20
DECL|macro|TAGPTR
mdefine_line|#define&t;TAGPTR          &t;&t;0x21
DECL|macro|LUNPTR
mdefine_line|#define&t;LUNPTR          &t;&t;0x22
DECL|macro|DATALENPTR
mdefine_line|#define&t;DATALENPTR      &t;&t;0x23
DECL|macro|STATLENPTR
mdefine_line|#define&t;STATLENPTR      &t;&t;0x24
DECL|macro|CMDLENPTR
mdefine_line|#define&t;CMDLENPTR       &t;&t;0x25
DECL|macro|ATTRPTR
mdefine_line|#define&t;ATTRPTR         &t;&t;0x26
DECL|macro|FLAGPTR
mdefine_line|#define&t;FLAGPTR         &t;&t;0x27
DECL|macro|CMDPTR
mdefine_line|#define&t;CMDPTR          &t;&t;0x28
DECL|macro|QNEXTPTR
mdefine_line|#define&t;QNEXTPTR        &t;&t;0x29
DECL|macro|IDPTR
mdefine_line|#define&t;IDPTR           &t;&t;0x2a
DECL|macro|ABRTBYTEPTR
mdefine_line|#define&t;ABRTBYTEPTR     &t;&t;0x2b
DECL|macro|ABRTBITPTR
mdefine_line|#define&t;ABRTBITPTR      &t;&t;0x2c
DECL|macro|MAXCMDBYTES
mdefine_line|#define&t;MAXCMDBYTES     &t;&t;0x2d
DECL|macro|MAXCMD2RCV
mdefine_line|#define&t;MAXCMD2RCV      &t;&t;0x2e
DECL|macro|SHORTTHRESH
mdefine_line|#define&t;SHORTTHRESH     &t;&t;0x2f
DECL|macro|LUNLEN
mdefine_line|#define&t;LUNLEN          &t;&t;0x30
DECL|macro|CDBLIMIT
mdefine_line|#define&t;CDBLIMIT        &t;&t;0x31
DECL|macro|MAXCMD
mdefine_line|#define&t;MAXCMD          &t;&t;0x32
DECL|macro|MAXCMDCNT
mdefine_line|#define&t;MAXCMDCNT       &t;&t;0x33
DECL|macro|LQRSVD01
mdefine_line|#define&t;LQRSVD01        &t;&t;0x34
DECL|macro|LQRSVD16
mdefine_line|#define&t;LQRSVD16        &t;&t;0x35
DECL|macro|LQRSVD17
mdefine_line|#define&t;LQRSVD17        &t;&t;0x36
DECL|macro|CMDRSVD0
mdefine_line|#define&t;CMDRSVD0        &t;&t;0x37
DECL|macro|LQCTL0
mdefine_line|#define&t;LQCTL0          &t;&t;0x38
DECL|macro|LQITARGCLT
mdefine_line|#define&t;&t;LQITARGCLT      &t;0xc0
DECL|macro|LQIINITGCLT
mdefine_line|#define&t;&t;LQIINITGCLT     &t;0x30
DECL|macro|LQ0TARGCLT
mdefine_line|#define&t;&t;LQ0TARGCLT      &t;0x0c
DECL|macro|LQ0INITGCLT
mdefine_line|#define&t;&t;LQ0INITGCLT     &t;0x03
DECL|macro|LQCTL1
mdefine_line|#define&t;LQCTL1          &t;&t;0x38
DECL|macro|PCI2PCI
mdefine_line|#define&t;&t;PCI2PCI         &t;0x04
DECL|macro|SINGLECMD
mdefine_line|#define&t;&t;SINGLECMD       &t;0x02
DECL|macro|ABORTPENDING
mdefine_line|#define&t;&t;ABORTPENDING    &t;0x01
DECL|macro|SCSBIST0
mdefine_line|#define&t;SCSBIST0        &t;&t;0x39
DECL|macro|GSBISTERR
mdefine_line|#define&t;&t;GSBISTERR       &t;0x40
DECL|macro|GSBISTDONE
mdefine_line|#define&t;&t;GSBISTDONE      &t;0x20
DECL|macro|GSBISTRUN
mdefine_line|#define&t;&t;GSBISTRUN       &t;0x10
DECL|macro|OSBISTERR
mdefine_line|#define&t;&t;OSBISTERR       &t;0x04
DECL|macro|OSBISTDONE
mdefine_line|#define&t;&t;OSBISTDONE      &t;0x02
DECL|macro|OSBISTRUN
mdefine_line|#define&t;&t;OSBISTRUN       &t;0x01
DECL|macro|LQCTL2
mdefine_line|#define&t;LQCTL2          &t;&t;0x39
DECL|macro|LQIRETRY
mdefine_line|#define&t;&t;LQIRETRY        &t;0x80
DECL|macro|LQICONTINUE
mdefine_line|#define&t;&t;LQICONTINUE     &t;0x40
DECL|macro|LQITOIDLE
mdefine_line|#define&t;&t;LQITOIDLE       &t;0x20
DECL|macro|LQIPAUSE
mdefine_line|#define&t;&t;LQIPAUSE        &t;0x10
DECL|macro|LQORETRY
mdefine_line|#define&t;&t;LQORETRY        &t;0x08
DECL|macro|LQOCONTINUE
mdefine_line|#define&t;&t;LQOCONTINUE     &t;0x04
DECL|macro|LQOTOIDLE
mdefine_line|#define&t;&t;LQOTOIDLE       &t;0x02
DECL|macro|LQOPAUSE
mdefine_line|#define&t;&t;LQOPAUSE        &t;0x01
DECL|macro|SCSBIST1
mdefine_line|#define&t;SCSBIST1        &t;&t;0x3a
DECL|macro|NTBISTERR
mdefine_line|#define&t;&t;NTBISTERR       &t;0x04
DECL|macro|NTBISTDONE
mdefine_line|#define&t;&t;NTBISTDONE      &t;0x02
DECL|macro|NTBISTRUN
mdefine_line|#define&t;&t;NTBISTRUN       &t;0x01
DECL|macro|SCSISEQ0
mdefine_line|#define&t;SCSISEQ0        &t;&t;0x3a
DECL|macro|TEMODEO
mdefine_line|#define&t;&t;TEMODEO         &t;0x80
DECL|macro|ENSELO
mdefine_line|#define&t;&t;ENSELO          &t;0x40
DECL|macro|ENARBO
mdefine_line|#define&t;&t;ENARBO          &t;0x20
DECL|macro|FORCEBUSFREE
mdefine_line|#define&t;&t;FORCEBUSFREE    &t;0x10
DECL|macro|SCSIRSTO
mdefine_line|#define&t;&t;SCSIRSTO        &t;0x01
DECL|macro|SCSISEQ1
mdefine_line|#define&t;SCSISEQ1        &t;&t;0x3b
DECL|macro|SXFRCTL0
mdefine_line|#define&t;SXFRCTL0        &t;&t;0x3c
DECL|macro|DFON
mdefine_line|#define&t;&t;DFON            &t;0x80
DECL|macro|DFPEXP
mdefine_line|#define&t;&t;DFPEXP          &t;0x40
DECL|macro|BIOSCANCELEN
mdefine_line|#define&t;&t;BIOSCANCELEN    &t;0x10
DECL|macro|SPIOEN
mdefine_line|#define&t;&t;SPIOEN          &t;0x08
DECL|macro|BUSINITID
mdefine_line|#define&t;BUSINITID       &t;&t;0x3c
DECL|macro|DLCOUNT
mdefine_line|#define&t;DLCOUNT         &t;&t;0x3c
DECL|macro|SXFRCTL1
mdefine_line|#define&t;SXFRCTL1        &t;&t;0x3d
DECL|macro|BITBUCKET
mdefine_line|#define&t;&t;BITBUCKET       &t;0x80
DECL|macro|ENSACHK
mdefine_line|#define&t;&t;ENSACHK         &t;0x40
DECL|macro|ENSPCHK
mdefine_line|#define&t;&t;ENSPCHK         &t;0x20
DECL|macro|STIMESEL
mdefine_line|#define&t;&t;STIMESEL        &t;0x18
DECL|macro|ENSTIMER
mdefine_line|#define&t;&t;ENSTIMER        &t;0x04
DECL|macro|ACTNEGEN
mdefine_line|#define&t;&t;ACTNEGEN        &t;0x02
DECL|macro|STPWEN
mdefine_line|#define&t;&t;STPWEN          &t;0x01
DECL|macro|BUSTARGID
mdefine_line|#define&t;BUSTARGID       &t;&t;0x3e
DECL|macro|SXFRCTL2
mdefine_line|#define&t;SXFRCTL2        &t;&t;0x3e
DECL|macro|AUTORSTDIS
mdefine_line|#define&t;&t;AUTORSTDIS      &t;0x10
DECL|macro|CMDDMAEN
mdefine_line|#define&t;&t;CMDDMAEN        &t;0x08
DECL|macro|ASU
mdefine_line|#define&t;&t;ASU             &t;0x07
DECL|macro|DFFSTAT
mdefine_line|#define&t;DFFSTAT         &t;&t;0x3f
DECL|macro|FIFO1FREE
mdefine_line|#define&t;&t;FIFO1FREE       &t;0x20
DECL|macro|FIFO0FREE
mdefine_line|#define&t;&t;FIFO0FREE       &t;0x10
DECL|macro|CURRFIFO
mdefine_line|#define&t;&t;CURRFIFO        &t;0x01
DECL|macro|SCSISIGO
mdefine_line|#define&t;SCSISIGO        &t;&t;0x40
DECL|macro|CDO
mdefine_line|#define&t;&t;CDO             &t;0x80
DECL|macro|IOO
mdefine_line|#define&t;&t;IOO             &t;0x40
DECL|macro|MSGO
mdefine_line|#define&t;&t;MSGO            &t;0x20
DECL|macro|ATNO
mdefine_line|#define&t;&t;ATNO            &t;0x10
DECL|macro|SELO
mdefine_line|#define&t;&t;SELO            &t;0x08
DECL|macro|BSYO
mdefine_line|#define&t;&t;BSYO            &t;0x04
DECL|macro|REQO
mdefine_line|#define&t;&t;REQO            &t;0x02
DECL|macro|ACKO
mdefine_line|#define&t;&t;ACKO            &t;0x01
DECL|macro|MULTARGID
mdefine_line|#define&t;MULTARGID       &t;&t;0x40
DECL|macro|SCSISIGI
mdefine_line|#define&t;SCSISIGI        &t;&t;0x41
DECL|macro|ATNI
mdefine_line|#define&t;&t;ATNI            &t;0x10
DECL|macro|SELI
mdefine_line|#define&t;&t;SELI            &t;0x08
DECL|macro|BSYI
mdefine_line|#define&t;&t;BSYI            &t;0x04
DECL|macro|REQI
mdefine_line|#define&t;&t;REQI            &t;0x02
DECL|macro|ACKI
mdefine_line|#define&t;&t;ACKI            &t;0x01
DECL|macro|SCSIPHASE
mdefine_line|#define&t;SCSIPHASE       &t;&t;0x42
DECL|macro|STATUS_PHASE
mdefine_line|#define&t;&t;STATUS_PHASE    &t;0x20
DECL|macro|COMMAND_PHASE
mdefine_line|#define&t;&t;COMMAND_PHASE   &t;0x10
DECL|macro|MSG_IN_PHASE
mdefine_line|#define&t;&t;MSG_IN_PHASE    &t;0x08
DECL|macro|MSG_OUT_PHASE
mdefine_line|#define&t;&t;MSG_OUT_PHASE   &t;0x04
DECL|macro|DATA_PHASE_MASK
mdefine_line|#define&t;&t;DATA_PHASE_MASK &t;0x03
DECL|macro|DATA_IN_PHASE
mdefine_line|#define&t;&t;DATA_IN_PHASE   &t;0x02
DECL|macro|DATA_OUT_PHASE
mdefine_line|#define&t;&t;DATA_OUT_PHASE  &t;0x01
DECL|macro|SCSIDAT0_IMG
mdefine_line|#define&t;SCSIDAT0_IMG    &t;&t;0x43
DECL|macro|SCSIDAT
mdefine_line|#define&t;SCSIDAT         &t;&t;0x44
DECL|macro|SCSIBUS
mdefine_line|#define&t;SCSIBUS         &t;&t;0x46
DECL|macro|TARGIDIN
mdefine_line|#define&t;TARGIDIN        &t;&t;0x48
DECL|macro|CLKOUT
mdefine_line|#define&t;&t;CLKOUT          &t;0x80
DECL|macro|TARGID
mdefine_line|#define&t;&t;TARGID          &t;0x0f
DECL|macro|SELID
mdefine_line|#define&t;SELID           &t;&t;0x49
DECL|macro|SELID_MASK
mdefine_line|#define&t;&t;SELID_MASK      &t;0xf0
DECL|macro|ONEBIT
mdefine_line|#define&t;&t;ONEBIT          &t;0x08
DECL|macro|SBLKCTL
mdefine_line|#define&t;SBLKCTL         &t;&t;0x4a
DECL|macro|DIAGLEDEN
mdefine_line|#define&t;&t;DIAGLEDEN       &t;0x80
DECL|macro|DIAGLEDON
mdefine_line|#define&t;&t;DIAGLEDON       &t;0x40
DECL|macro|ENAB40
mdefine_line|#define&t;&t;ENAB40          &t;0x08
DECL|macro|ENAB20
mdefine_line|#define&t;&t;ENAB20          &t;0x04
DECL|macro|SELWIDE
mdefine_line|#define&t;&t;SELWIDE         &t;0x02
DECL|macro|OPTIONMODE
mdefine_line|#define&t;OPTIONMODE      &t;&t;0x4a
DECL|macro|OPTIONMODE_DEFAULTS
mdefine_line|#define&t;&t;OPTIONMODE_DEFAULTS&t;0x02
DECL|macro|BIOSCANCTL
mdefine_line|#define&t;&t;BIOSCANCTL      &t;0x80
DECL|macro|AUTOACKEN
mdefine_line|#define&t;&t;AUTOACKEN       &t;0x40
DECL|macro|BIASCANCTL
mdefine_line|#define&t;&t;BIASCANCTL      &t;0x20
DECL|macro|BUSFREEREV
mdefine_line|#define&t;&t;BUSFREEREV      &t;0x10
DECL|macro|ENDGFORMCHK
mdefine_line|#define&t;&t;ENDGFORMCHK     &t;0x04
DECL|macro|AUTO_MSGOUT_DE
mdefine_line|#define&t;&t;AUTO_MSGOUT_DE  &t;0x02
DECL|macro|SSTAT0
mdefine_line|#define&t;SSTAT0          &t;&t;0x4b
DECL|macro|TARGET
mdefine_line|#define&t;&t;TARGET          &t;0x80
DECL|macro|SELDO
mdefine_line|#define&t;&t;SELDO           &t;0x40
DECL|macro|SELDI
mdefine_line|#define&t;&t;SELDI           &t;0x20
DECL|macro|SELINGO
mdefine_line|#define&t;&t;SELINGO         &t;0x10
DECL|macro|IOERR
mdefine_line|#define&t;&t;IOERR           &t;0x08
DECL|macro|OVERRUN
mdefine_line|#define&t;&t;OVERRUN         &t;0x04
DECL|macro|SPIORDY
mdefine_line|#define&t;&t;SPIORDY         &t;0x02
DECL|macro|ARBDO
mdefine_line|#define&t;&t;ARBDO           &t;0x01
DECL|macro|CLRSINT0
mdefine_line|#define&t;CLRSINT0        &t;&t;0x4b
DECL|macro|CLRSELDO
mdefine_line|#define&t;&t;CLRSELDO        &t;0x40
DECL|macro|CLRSELDI
mdefine_line|#define&t;&t;CLRSELDI        &t;0x20
DECL|macro|CLRSELINGO
mdefine_line|#define&t;&t;CLRSELINGO      &t;0x10
DECL|macro|CLRIOERR
mdefine_line|#define&t;&t;CLRIOERR        &t;0x08
DECL|macro|CLROVERRUN
mdefine_line|#define&t;&t;CLROVERRUN      &t;0x04
DECL|macro|CLRSPIORDY
mdefine_line|#define&t;&t;CLRSPIORDY      &t;0x02
DECL|macro|CLRARBDO
mdefine_line|#define&t;&t;CLRARBDO        &t;0x01
DECL|macro|SIMODE0
mdefine_line|#define&t;SIMODE0         &t;&t;0x4b
DECL|macro|ENSELDO
mdefine_line|#define&t;&t;ENSELDO         &t;0x40
DECL|macro|ENSELDI
mdefine_line|#define&t;&t;ENSELDI         &t;0x20
DECL|macro|ENSELINGO
mdefine_line|#define&t;&t;ENSELINGO       &t;0x10
DECL|macro|ENIOERR
mdefine_line|#define&t;&t;ENIOERR         &t;0x08
DECL|macro|ENOVERRUN
mdefine_line|#define&t;&t;ENOVERRUN       &t;0x04
DECL|macro|ENSPIORDY
mdefine_line|#define&t;&t;ENSPIORDY       &t;0x02
DECL|macro|ENARBDO
mdefine_line|#define&t;&t;ENARBDO         &t;0x01
DECL|macro|CLRSINT1
mdefine_line|#define&t;CLRSINT1        &t;&t;0x4c
DECL|macro|CLRSELTIMEO
mdefine_line|#define&t;&t;CLRSELTIMEO     &t;0x80
DECL|macro|CLRATNO
mdefine_line|#define&t;&t;CLRATNO         &t;0x40
DECL|macro|CLRSCSIRSTI
mdefine_line|#define&t;&t;CLRSCSIRSTI     &t;0x20
DECL|macro|CLRBUSFREE
mdefine_line|#define&t;&t;CLRBUSFREE      &t;0x08
DECL|macro|CLRSCSIPERR
mdefine_line|#define&t;&t;CLRSCSIPERR     &t;0x04
DECL|macro|CLRSTRB2FAST
mdefine_line|#define&t;&t;CLRSTRB2FAST    &t;0x02
DECL|macro|CLRREQINIT
mdefine_line|#define&t;&t;CLRREQINIT      &t;0x01
DECL|macro|SSTAT1
mdefine_line|#define&t;SSTAT1          &t;&t;0x4c
DECL|macro|SELTO
mdefine_line|#define&t;&t;SELTO           &t;0x80
DECL|macro|ATNTARG
mdefine_line|#define&t;&t;ATNTARG         &t;0x40
DECL|macro|SCSIRSTI
mdefine_line|#define&t;&t;SCSIRSTI        &t;0x20
DECL|macro|PHASEMIS
mdefine_line|#define&t;&t;PHASEMIS        &t;0x10
DECL|macro|BUSFREE
mdefine_line|#define&t;&t;BUSFREE         &t;0x08
DECL|macro|SCSIPERR
mdefine_line|#define&t;&t;SCSIPERR        &t;0x04
DECL|macro|STRB2FAST
mdefine_line|#define&t;&t;STRB2FAST       &t;0x02
DECL|macro|REQINIT
mdefine_line|#define&t;&t;REQINIT         &t;0x01
DECL|macro|SSTAT2
mdefine_line|#define&t;SSTAT2          &t;&t;0x4d
DECL|macro|BUSFREETIME
mdefine_line|#define&t;&t;BUSFREETIME     &t;0xc0
DECL|macro|NONPACKREQ
mdefine_line|#define&t;&t;NONPACKREQ      &t;0x20
DECL|macro|EXP_ACTIVE
mdefine_line|#define&t;&t;EXP_ACTIVE      &t;0x10
DECL|macro|BSYX
mdefine_line|#define&t;&t;BSYX            &t;0x08
DECL|macro|WIDE_RES
mdefine_line|#define&t;&t;WIDE_RES        &t;0x04
DECL|macro|SDONE
mdefine_line|#define&t;&t;SDONE           &t;0x02
DECL|macro|DMADONE
mdefine_line|#define&t;&t;DMADONE         &t;0x01
DECL|macro|BUSFREE_DFF1
mdefine_line|#define&t;&t;BUSFREE_DFF1    &t;0xc0
DECL|macro|BUSFREE_DFF0
mdefine_line|#define&t;&t;BUSFREE_DFF0    &t;0x80
DECL|macro|BUSFREE_LQO
mdefine_line|#define&t;&t;BUSFREE_LQO     &t;0x40
DECL|macro|CLRSINT2
mdefine_line|#define&t;CLRSINT2        &t;&t;0x4d
DECL|macro|CLRNONPACKREQ
mdefine_line|#define&t;&t;CLRNONPACKREQ   &t;0x20
DECL|macro|CLRWIDE_RES
mdefine_line|#define&t;&t;CLRWIDE_RES     &t;0x04
DECL|macro|CLRSDONE
mdefine_line|#define&t;&t;CLRSDONE        &t;0x02
DECL|macro|CLRDMADONE
mdefine_line|#define&t;&t;CLRDMADONE      &t;0x01
DECL|macro|SIMODE2
mdefine_line|#define&t;SIMODE2         &t;&t;0x4d
DECL|macro|ENWIDE_RES
mdefine_line|#define&t;&t;ENWIDE_RES      &t;0x04
DECL|macro|ENSDONE
mdefine_line|#define&t;&t;ENSDONE         &t;0x02
DECL|macro|ENDMADONE
mdefine_line|#define&t;&t;ENDMADONE       &t;0x01
DECL|macro|PERRDIAG
mdefine_line|#define&t;PERRDIAG        &t;&t;0x4e
DECL|macro|HIZERO
mdefine_line|#define&t;&t;HIZERO          &t;0x80
DECL|macro|HIPERR
mdefine_line|#define&t;&t;HIPERR          &t;0x40
DECL|macro|PREVPHASE
mdefine_line|#define&t;&t;PREVPHASE       &t;0x20
DECL|macro|PARITYERR
mdefine_line|#define&t;&t;PARITYERR       &t;0x10
DECL|macro|AIPERR
mdefine_line|#define&t;&t;AIPERR          &t;0x08
DECL|macro|CRCERR
mdefine_line|#define&t;&t;CRCERR          &t;0x04
DECL|macro|DGFORMERR
mdefine_line|#define&t;&t;DGFORMERR       &t;0x02
DECL|macro|DTERR
mdefine_line|#define&t;&t;DTERR           &t;0x01
DECL|macro|LQISTATE
mdefine_line|#define&t;LQISTATE        &t;&t;0x4e
DECL|macro|SOFFCNT
mdefine_line|#define&t;SOFFCNT         &t;&t;0x4f
DECL|macro|LQOSTATE
mdefine_line|#define&t;LQOSTATE        &t;&t;0x4f
DECL|macro|LQISTAT0
mdefine_line|#define&t;LQISTAT0        &t;&t;0x50
DECL|macro|LQIATNQAS
mdefine_line|#define&t;&t;LQIATNQAS       &t;0x20
DECL|macro|LQICRCT1
mdefine_line|#define&t;&t;LQICRCT1        &t;0x10
DECL|macro|LQICRCT2
mdefine_line|#define&t;&t;LQICRCT2        &t;0x08
DECL|macro|LQIBADLQT
mdefine_line|#define&t;&t;LQIBADLQT       &t;0x04
DECL|macro|LQIATNLQ
mdefine_line|#define&t;&t;LQIATNLQ        &t;0x02
DECL|macro|LQIATNCMD
mdefine_line|#define&t;&t;LQIATNCMD       &t;0x01
DECL|macro|CLRLQIINT0
mdefine_line|#define&t;CLRLQIINT0      &t;&t;0x50
DECL|macro|CLRLQIATNQAS
mdefine_line|#define&t;&t;CLRLQIATNQAS    &t;0x20
DECL|macro|CLRLQICRCT1
mdefine_line|#define&t;&t;CLRLQICRCT1     &t;0x10
DECL|macro|CLRLQICRCT2
mdefine_line|#define&t;&t;CLRLQICRCT2     &t;0x08
DECL|macro|CLRLQIBADLQT
mdefine_line|#define&t;&t;CLRLQIBADLQT    &t;0x04
DECL|macro|CLRLQIATNLQ
mdefine_line|#define&t;&t;CLRLQIATNLQ     &t;0x02
DECL|macro|CLRLQIATNCMD
mdefine_line|#define&t;&t;CLRLQIATNCMD    &t;0x01
DECL|macro|LQIMODE0
mdefine_line|#define&t;LQIMODE0        &t;&t;0x50
DECL|macro|ENLQIATNQASK
mdefine_line|#define&t;&t;ENLQIATNQASK    &t;0x20
DECL|macro|ENLQICRCT1
mdefine_line|#define&t;&t;ENLQICRCT1      &t;0x10
DECL|macro|ENLQICRCT2
mdefine_line|#define&t;&t;ENLQICRCT2      &t;0x08
DECL|macro|ENLQIBADLQT
mdefine_line|#define&t;&t;ENLQIBADLQT     &t;0x04
DECL|macro|ENLQIATNLQ
mdefine_line|#define&t;&t;ENLQIATNLQ      &t;0x02
DECL|macro|ENLQIATNCMD
mdefine_line|#define&t;&t;ENLQIATNCMD     &t;0x01
DECL|macro|LQIMODE1
mdefine_line|#define&t;LQIMODE1        &t;&t;0x51
DECL|macro|ENLQIPHASE_LQ
mdefine_line|#define&t;&t;ENLQIPHASE_LQ   &t;0x80
DECL|macro|ENLQIPHASE_NLQ
mdefine_line|#define&t;&t;ENLQIPHASE_NLQ  &t;0x40
DECL|macro|ENLIQABORT
mdefine_line|#define&t;&t;ENLIQABORT      &t;0x20
DECL|macro|ENLQICRCI_LQ
mdefine_line|#define&t;&t;ENLQICRCI_LQ    &t;0x10
DECL|macro|ENLQICRCI_NLQ
mdefine_line|#define&t;&t;ENLQICRCI_NLQ   &t;0x08
DECL|macro|ENLQIBADLQI
mdefine_line|#define&t;&t;ENLQIBADLQI     &t;0x04
DECL|macro|ENLQIOVERI_LQ
mdefine_line|#define&t;&t;ENLQIOVERI_LQ   &t;0x02
DECL|macro|ENLQIOVERI_NLQ
mdefine_line|#define&t;&t;ENLQIOVERI_NLQ  &t;0x01
DECL|macro|LQISTAT1
mdefine_line|#define&t;LQISTAT1        &t;&t;0x51
DECL|macro|LQIPHASE_LQ
mdefine_line|#define&t;&t;LQIPHASE_LQ     &t;0x80
DECL|macro|LQIPHASE_NLQ
mdefine_line|#define&t;&t;LQIPHASE_NLQ    &t;0x40
DECL|macro|LQIABORT
mdefine_line|#define&t;&t;LQIABORT        &t;0x20
DECL|macro|LQICRCI_LQ
mdefine_line|#define&t;&t;LQICRCI_LQ      &t;0x10
DECL|macro|LQICRCI_NLQ
mdefine_line|#define&t;&t;LQICRCI_NLQ     &t;0x08
DECL|macro|LQIBADLQI
mdefine_line|#define&t;&t;LQIBADLQI       &t;0x04
DECL|macro|LQIOVERI_LQ
mdefine_line|#define&t;&t;LQIOVERI_LQ     &t;0x02
DECL|macro|LQIOVERI_NLQ
mdefine_line|#define&t;&t;LQIOVERI_NLQ    &t;0x01
DECL|macro|CLRLQIINT1
mdefine_line|#define&t;CLRLQIINT1      &t;&t;0x51
DECL|macro|CLRLQIPHASE_LQ
mdefine_line|#define&t;&t;CLRLQIPHASE_LQ  &t;0x80
DECL|macro|CLRLQIPHASE_NLQ
mdefine_line|#define&t;&t;CLRLQIPHASE_NLQ &t;0x40
DECL|macro|CLRLIQABORT
mdefine_line|#define&t;&t;CLRLIQABORT     &t;0x20
DECL|macro|CLRLQICRCI_LQ
mdefine_line|#define&t;&t;CLRLQICRCI_LQ   &t;0x10
DECL|macro|CLRLQICRCI_NLQ
mdefine_line|#define&t;&t;CLRLQICRCI_NLQ  &t;0x08
DECL|macro|CLRLQIBADLQI
mdefine_line|#define&t;&t;CLRLQIBADLQI    &t;0x04
DECL|macro|CLRLQIOVERI_LQ
mdefine_line|#define&t;&t;CLRLQIOVERI_LQ  &t;0x02
DECL|macro|CLRLQIOVERI_NLQ
mdefine_line|#define&t;&t;CLRLQIOVERI_NLQ &t;0x01
DECL|macro|LQISTAT2
mdefine_line|#define&t;LQISTAT2        &t;&t;0x52
DECL|macro|PACKETIZED
mdefine_line|#define&t;&t;PACKETIZED      &t;0x80
DECL|macro|LQIPHASE_OUTPKT
mdefine_line|#define&t;&t;LQIPHASE_OUTPKT &t;0x40
DECL|macro|LQIWORKONLQ
mdefine_line|#define&t;&t;LQIWORKONLQ     &t;0x20
DECL|macro|LQIWAITFIFO
mdefine_line|#define&t;&t;LQIWAITFIFO     &t;0x10
DECL|macro|LQISTOPPKT
mdefine_line|#define&t;&t;LQISTOPPKT      &t;0x08
DECL|macro|LQISTOPLQ
mdefine_line|#define&t;&t;LQISTOPLQ       &t;0x04
DECL|macro|LQISTOPCMD
mdefine_line|#define&t;&t;LQISTOPCMD      &t;0x02
DECL|macro|LQIGSAVAIL
mdefine_line|#define&t;&t;LQIGSAVAIL      &t;0x01
DECL|macro|SSTAT3
mdefine_line|#define&t;SSTAT3          &t;&t;0x53
DECL|macro|NTRAMPERR
mdefine_line|#define&t;&t;NTRAMPERR       &t;0x02
DECL|macro|OSRAMPERR
mdefine_line|#define&t;&t;OSRAMPERR       &t;0x01
DECL|macro|SIMODE3
mdefine_line|#define&t;SIMODE3         &t;&t;0x53
DECL|macro|ENNTRAMPERR
mdefine_line|#define&t;&t;ENNTRAMPERR     &t;0x02
DECL|macro|ENOSRAMPERR
mdefine_line|#define&t;&t;ENOSRAMPERR     &t;0x01
DECL|macro|CLRSINT3
mdefine_line|#define&t;CLRSINT3        &t;&t;0x53
DECL|macro|CLRNTRAMPERR
mdefine_line|#define&t;&t;CLRNTRAMPERR    &t;0x02
DECL|macro|CLROSRAMPERR
mdefine_line|#define&t;&t;CLROSRAMPERR    &t;0x01
DECL|macro|LQOMODE0
mdefine_line|#define&t;LQOMODE0        &t;&t;0x54
DECL|macro|ENLQOTARGSCBPERR
mdefine_line|#define&t;&t;ENLQOTARGSCBPERR&t;0x10
DECL|macro|ENLQOSTOPT2
mdefine_line|#define&t;&t;ENLQOSTOPT2     &t;0x08
DECL|macro|ENLQOATNLQ
mdefine_line|#define&t;&t;ENLQOATNLQ      &t;0x04
DECL|macro|ENLQOATNPKT
mdefine_line|#define&t;&t;ENLQOATNPKT     &t;0x02
DECL|macro|ENLQOTCRC
mdefine_line|#define&t;&t;ENLQOTCRC       &t;0x01
DECL|macro|LQOSTAT0
mdefine_line|#define&t;LQOSTAT0        &t;&t;0x54
DECL|macro|LQOTARGSCBPERR
mdefine_line|#define&t;&t;LQOTARGSCBPERR  &t;0x10
DECL|macro|LQOSTOPT2
mdefine_line|#define&t;&t;LQOSTOPT2       &t;0x08
DECL|macro|LQOATNLQ
mdefine_line|#define&t;&t;LQOATNLQ        &t;0x04
DECL|macro|LQOATNPKT
mdefine_line|#define&t;&t;LQOATNPKT       &t;0x02
DECL|macro|LQOTCRC
mdefine_line|#define&t;&t;LQOTCRC         &t;0x01
DECL|macro|CLRLQOINT0
mdefine_line|#define&t;CLRLQOINT0      &t;&t;0x54
DECL|macro|CLRLQOTARGSCBPERR
mdefine_line|#define&t;&t;CLRLQOTARGSCBPERR&t;0x10
DECL|macro|CLRLQOSTOPT2
mdefine_line|#define&t;&t;CLRLQOSTOPT2    &t;0x08
DECL|macro|CLRLQOATNLQ
mdefine_line|#define&t;&t;CLRLQOATNLQ     &t;0x04
DECL|macro|CLRLQOATNPKT
mdefine_line|#define&t;&t;CLRLQOATNPKT    &t;0x02
DECL|macro|CLRLQOTCRC
mdefine_line|#define&t;&t;CLRLQOTCRC      &t;0x01
DECL|macro|LQOSTAT1
mdefine_line|#define&t;LQOSTAT1        &t;&t;0x55
DECL|macro|LQOINITSCBPERR
mdefine_line|#define&t;&t;LQOINITSCBPERR  &t;0x10
DECL|macro|LQOSTOPI2
mdefine_line|#define&t;&t;LQOSTOPI2       &t;0x08
DECL|macro|LQOBADQAS
mdefine_line|#define&t;&t;LQOBADQAS       &t;0x04
DECL|macro|LQOBUSFREE
mdefine_line|#define&t;&t;LQOBUSFREE      &t;0x02
DECL|macro|LQOPHACHGINPKT
mdefine_line|#define&t;&t;LQOPHACHGINPKT  &t;0x01
DECL|macro|CLRLQOINT1
mdefine_line|#define&t;CLRLQOINT1      &t;&t;0x55
DECL|macro|CLRLQOINITSCBPERR
mdefine_line|#define&t;&t;CLRLQOINITSCBPERR&t;0x10
DECL|macro|CLRLQOSTOPI2
mdefine_line|#define&t;&t;CLRLQOSTOPI2    &t;0x08
DECL|macro|CLRLQOBADQAS
mdefine_line|#define&t;&t;CLRLQOBADQAS    &t;0x04
DECL|macro|CLRLQOBUSFREE
mdefine_line|#define&t;&t;CLRLQOBUSFREE   &t;0x02
DECL|macro|CLRLQOPHACHGINPKT
mdefine_line|#define&t;&t;CLRLQOPHACHGINPKT&t;0x01
DECL|macro|LQOMODE1
mdefine_line|#define&t;LQOMODE1        &t;&t;0x55
DECL|macro|ENLQOINITSCBPERR
mdefine_line|#define&t;&t;ENLQOINITSCBPERR&t;0x10
DECL|macro|ENLQOSTOPI2
mdefine_line|#define&t;&t;ENLQOSTOPI2     &t;0x08
DECL|macro|ENLQOBADQAS
mdefine_line|#define&t;&t;ENLQOBADQAS     &t;0x04
DECL|macro|ENLQOBUSFREE
mdefine_line|#define&t;&t;ENLQOBUSFREE    &t;0x02
DECL|macro|ENLQOPHACHGINPKT
mdefine_line|#define&t;&t;ENLQOPHACHGINPKT&t;0x01
DECL|macro|LQOSTAT2
mdefine_line|#define&t;LQOSTAT2        &t;&t;0x56
DECL|macro|LQOPKT
mdefine_line|#define&t;&t;LQOPKT          &t;0xe0
DECL|macro|LQOWAITFIFO
mdefine_line|#define&t;&t;LQOWAITFIFO     &t;0x10
DECL|macro|LQOPHACHGOUTPKT
mdefine_line|#define&t;&t;LQOPHACHGOUTPKT &t;0x02
DECL|macro|LQOSTOP0
mdefine_line|#define&t;&t;LQOSTOP0        &t;0x01
DECL|macro|OS_SPACE_CNT
mdefine_line|#define&t;OS_SPACE_CNT    &t;&t;0x56
DECL|macro|SIMODE1
mdefine_line|#define&t;SIMODE1         &t;&t;0x57
DECL|macro|ENSELTIMO
mdefine_line|#define&t;&t;ENSELTIMO       &t;0x80
DECL|macro|ENATNTARG
mdefine_line|#define&t;&t;ENATNTARG       &t;0x40
DECL|macro|ENSCSIRST
mdefine_line|#define&t;&t;ENSCSIRST       &t;0x20
DECL|macro|ENPHASEMIS
mdefine_line|#define&t;&t;ENPHASEMIS      &t;0x10
DECL|macro|ENBUSFREE
mdefine_line|#define&t;&t;ENBUSFREE       &t;0x08
DECL|macro|ENSCSIPERR
mdefine_line|#define&t;&t;ENSCSIPERR      &t;0x04
DECL|macro|ENSTRB2FAST
mdefine_line|#define&t;&t;ENSTRB2FAST     &t;0x02
DECL|macro|ENREQINIT
mdefine_line|#define&t;&t;ENREQINIT       &t;0x01
DECL|macro|GSFIFO
mdefine_line|#define&t;GSFIFO          &t;&t;0x58
DECL|macro|DFFSXFRCTL
mdefine_line|#define&t;DFFSXFRCTL      &t;&t;0x5a
DECL|macro|CLRSHCNT
mdefine_line|#define&t;&t;CLRSHCNT        &t;0x04
DECL|macro|CLRCHN
mdefine_line|#define&t;&t;CLRCHN          &t;0x02
DECL|macro|RSTCHN
mdefine_line|#define&t;&t;RSTCHN          &t;0x01
DECL|macro|NEXTSCB
mdefine_line|#define&t;NEXTSCB         &t;&t;0x5a
DECL|macro|CLRSEQINTSRC
mdefine_line|#define&t;CLRSEQINTSRC    &t;&t;0x5b
DECL|macro|CLRCTXTDONE
mdefine_line|#define&t;&t;CLRCTXTDONE     &t;0x40
DECL|macro|CLRSAVEPTRS
mdefine_line|#define&t;&t;CLRSAVEPTRS     &t;0x20
DECL|macro|CLRCFG4DATA
mdefine_line|#define&t;&t;CLRCFG4DATA     &t;0x10
DECL|macro|CLRCFG4ISTAT
mdefine_line|#define&t;&t;CLRCFG4ISTAT    &t;0x08
DECL|macro|CLRCFG4TSTAT
mdefine_line|#define&t;&t;CLRCFG4TSTAT    &t;0x04
DECL|macro|CLRCFG4ICMD
mdefine_line|#define&t;&t;CLRCFG4ICMD     &t;0x02
DECL|macro|CLRCFG4TCMD
mdefine_line|#define&t;&t;CLRCFG4TCMD     &t;0x01
DECL|macro|SEQINTSRC
mdefine_line|#define&t;SEQINTSRC       &t;&t;0x5b
DECL|macro|CTXTDONE
mdefine_line|#define&t;&t;CTXTDONE        &t;0x40
DECL|macro|SAVEPTRS
mdefine_line|#define&t;&t;SAVEPTRS        &t;0x20
DECL|macro|CFG4DATA
mdefine_line|#define&t;&t;CFG4DATA        &t;0x10
DECL|macro|CFG4ISTAT
mdefine_line|#define&t;&t;CFG4ISTAT       &t;0x08
DECL|macro|CFG4TSTAT
mdefine_line|#define&t;&t;CFG4TSTAT       &t;0x04
DECL|macro|CFG4ICMD
mdefine_line|#define&t;&t;CFG4ICMD        &t;0x02
DECL|macro|CFG4TCMD
mdefine_line|#define&t;&t;CFG4TCMD        &t;0x01
DECL|macro|CURRSCB
mdefine_line|#define&t;CURRSCB         &t;&t;0x5c
DECL|macro|SEQIMODE
mdefine_line|#define&t;SEQIMODE        &t;&t;0x5c
DECL|macro|ENCTXTDONE
mdefine_line|#define&t;&t;ENCTXTDONE      &t;0x40
DECL|macro|ENSAVEPTRS
mdefine_line|#define&t;&t;ENSAVEPTRS      &t;0x20
DECL|macro|ENCFG4DATA
mdefine_line|#define&t;&t;ENCFG4DATA      &t;0x10
DECL|macro|ENCFG4ISTAT
mdefine_line|#define&t;&t;ENCFG4ISTAT     &t;0x08
DECL|macro|ENCFG4TSTAT
mdefine_line|#define&t;&t;ENCFG4TSTAT     &t;0x04
DECL|macro|ENCFG4ICMD
mdefine_line|#define&t;&t;ENCFG4ICMD      &t;0x02
DECL|macro|ENCFG4TCMD
mdefine_line|#define&t;&t;ENCFG4TCMD      &t;0x01
DECL|macro|MDFFSTAT
mdefine_line|#define&t;MDFFSTAT        &t;&t;0x5d
DECL|macro|SHCNTNEGATIVE
mdefine_line|#define&t;&t;SHCNTNEGATIVE   &t;0x40
DECL|macro|SHCNTMINUS1
mdefine_line|#define&t;&t;SHCNTMINUS1     &t;0x20
DECL|macro|LASTSDONE
mdefine_line|#define&t;&t;LASTSDONE       &t;0x10
DECL|macro|SHVALID
mdefine_line|#define&t;&t;SHVALID         &t;0x08
DECL|macro|DLZERO
mdefine_line|#define&t;&t;DLZERO          &t;0x04
DECL|macro|DATAINFIFO
mdefine_line|#define&t;&t;DATAINFIFO      &t;0x02
DECL|macro|FIFOFREE
mdefine_line|#define&t;&t;FIFOFREE        &t;0x01
DECL|macro|CRCCONTROL
mdefine_line|#define&t;CRCCONTROL      &t;&t;0x5d
DECL|macro|CRCVALCHKEN
mdefine_line|#define&t;&t;CRCVALCHKEN     &t;0x40
DECL|macro|DFFTAG
mdefine_line|#define&t;DFFTAG          &t;&t;0x5e
DECL|macro|LASTSCB
mdefine_line|#define&t;LASTSCB         &t;&t;0x5e
DECL|macro|SCSITEST
mdefine_line|#define&t;SCSITEST        &t;&t;0x5e
DECL|macro|CNTRTEST
mdefine_line|#define&t;&t;CNTRTEST        &t;0x08
DECL|macro|SEL_TXPLL_DEBUG
mdefine_line|#define&t;&t;SEL_TXPLL_DEBUG &t;0x04
DECL|macro|IOPDNCTL
mdefine_line|#define&t;IOPDNCTL        &t;&t;0x5f
DECL|macro|DISABLE_OE
mdefine_line|#define&t;&t;DISABLE_OE      &t;0x80
DECL|macro|PDN_IDIST
mdefine_line|#define&t;&t;PDN_IDIST       &t;0x04
DECL|macro|PDN_DIFFSENSE
mdefine_line|#define&t;&t;PDN_DIFFSENSE   &t;0x01
DECL|macro|SHADDR
mdefine_line|#define&t;SHADDR          &t;&t;0x60
DECL|macro|NEGOADDR
mdefine_line|#define&t;NEGOADDR        &t;&t;0x60
DECL|macro|DGRPCRCI
mdefine_line|#define&t;DGRPCRCI        &t;&t;0x60
DECL|macro|NEGPERIOD
mdefine_line|#define&t;NEGPERIOD       &t;&t;0x61
DECL|macro|PACKCRCI
mdefine_line|#define&t;PACKCRCI        &t;&t;0x62
DECL|macro|NEGOFFSET
mdefine_line|#define&t;NEGOFFSET       &t;&t;0x62
DECL|macro|NEGPPROPTS
mdefine_line|#define&t;NEGPPROPTS      &t;&t;0x63
DECL|macro|PPROPT_PACE
mdefine_line|#define&t;&t;PPROPT_PACE     &t;0x08
DECL|macro|PPROPT_QAS
mdefine_line|#define&t;&t;PPROPT_QAS      &t;0x04
DECL|macro|PPROPT_DT
mdefine_line|#define&t;&t;PPROPT_DT       &t;0x02
DECL|macro|PPROPT_IUT
mdefine_line|#define&t;&t;PPROPT_IUT      &t;0x01
DECL|macro|NEGCONOPTS
mdefine_line|#define&t;NEGCONOPTS      &t;&t;0x64
DECL|macro|ENAIP
mdefine_line|#define&t;&t;ENAIP           &t;0x08
DECL|macro|ENAUTOATNI
mdefine_line|#define&t;&t;ENAUTOATNI      &t;0x04
DECL|macro|ENAUTOATNO
mdefine_line|#define&t;&t;ENAUTOATNO      &t;0x02
DECL|macro|WIDEXFER
mdefine_line|#define&t;&t;WIDEXFER        &t;0x01
DECL|macro|ANNEXCOL
mdefine_line|#define&t;ANNEXCOL        &t;&t;0x65
DECL|macro|SCSCHKN
mdefine_line|#define&t;SCSCHKN         &t;&t;0x66
DECL|macro|STSELSKIDDIS
mdefine_line|#define&t;&t;STSELSKIDDIS    &t;0x40
DECL|macro|CURFIFODEF
mdefine_line|#define&t;&t;CURFIFODEF      &t;0x20
DECL|macro|WIDERESEN
mdefine_line|#define&t;&t;WIDERESEN       &t;0x10
DECL|macro|SDONEMSKDIS
mdefine_line|#define&t;&t;SDONEMSKDIS     &t;0x08
DECL|macro|DFFACTCLR
mdefine_line|#define&t;&t;DFFACTCLR       &t;0x04
DECL|macro|SHVALIDSTDIS
mdefine_line|#define&t;&t;SHVALIDSTDIS    &t;0x02
DECL|macro|LSTSGCLRDIS
mdefine_line|#define&t;&t;LSTSGCLRDIS     &t;0x01
DECL|macro|ANNEXDAT
mdefine_line|#define&t;ANNEXDAT        &t;&t;0x66
DECL|macro|IOWNID
mdefine_line|#define&t;IOWNID          &t;&t;0x67
DECL|macro|PLL960CTL0
mdefine_line|#define&t;PLL960CTL0      &t;&t;0x68
DECL|macro|SHCNT
mdefine_line|#define&t;SHCNT           &t;&t;0x68
DECL|macro|TOWNID
mdefine_line|#define&t;TOWNID          &t;&t;0x69
DECL|macro|PLL960CTL1
mdefine_line|#define&t;PLL960CTL1      &t;&t;0x69
DECL|macro|PLL960CNT0
mdefine_line|#define&t;PLL960CNT0      &t;&t;0x6a
DECL|macro|XSIG
mdefine_line|#define&t;XSIG            &t;&t;0x6a
DECL|macro|SELOID
mdefine_line|#define&t;SELOID          &t;&t;0x6b
DECL|macro|PLL400CTL0
mdefine_line|#define&t;PLL400CTL0      &t;&t;0x6c
DECL|macro|PLL_VCOSEL
mdefine_line|#define&t;&t;PLL_VCOSEL      &t;0x80
DECL|macro|PLL_PWDN
mdefine_line|#define&t;&t;PLL_PWDN        &t;0x40
DECL|macro|PLL_NS
mdefine_line|#define&t;&t;PLL_NS          &t;0x30
DECL|macro|PLL_ENLUD
mdefine_line|#define&t;&t;PLL_ENLUD       &t;0x08
DECL|macro|PLL_ENLPF
mdefine_line|#define&t;&t;PLL_ENLPF       &t;0x04
DECL|macro|PLL_DLPF
mdefine_line|#define&t;&t;PLL_DLPF        &t;0x02
DECL|macro|PLL_ENFBM
mdefine_line|#define&t;&t;PLL_ENFBM       &t;0x01
DECL|macro|FAIRNESS
mdefine_line|#define&t;FAIRNESS        &t;&t;0x6c
DECL|macro|PLL400CTL1
mdefine_line|#define&t;PLL400CTL1      &t;&t;0x6d
DECL|macro|PLL_CNTEN
mdefine_line|#define&t;&t;PLL_CNTEN       &t;0x80
DECL|macro|PLL_CNTCLR
mdefine_line|#define&t;&t;PLL_CNTCLR      &t;0x40
DECL|macro|PLL_RST
mdefine_line|#define&t;&t;PLL_RST         &t;0x01
DECL|macro|PLL400CNT0
mdefine_line|#define&t;PLL400CNT0      &t;&t;0x6e
DECL|macro|UNFAIRNESS
mdefine_line|#define&t;UNFAIRNESS      &t;&t;0x6e
DECL|macro|HADDR
mdefine_line|#define&t;HADDR           &t;&t;0x70
DECL|macro|HODMAADR
mdefine_line|#define&t;HODMAADR        &t;&t;0x70
DECL|macro|HODMACNT
mdefine_line|#define&t;HODMACNT        &t;&t;0x78
DECL|macro|HCNT
mdefine_line|#define&t;HCNT            &t;&t;0x78
DECL|macro|HODMAEN
mdefine_line|#define&t;HODMAEN         &t;&t;0x7a
DECL|macro|SGHADDR
mdefine_line|#define&t;SGHADDR         &t;&t;0x7c
DECL|macro|SCBHADDR
mdefine_line|#define&t;SCBHADDR        &t;&t;0x7c
DECL|macro|SGHCNT
mdefine_line|#define&t;SGHCNT          &t;&t;0x84
DECL|macro|SCBHCNT
mdefine_line|#define&t;SCBHCNT         &t;&t;0x84
DECL|macro|DFF_THRSH
mdefine_line|#define&t;DFF_THRSH       &t;&t;0x88
DECL|macro|WR_DFTHRSH
mdefine_line|#define&t;&t;WR_DFTHRSH      &t;0x70
DECL|macro|RD_DFTHRSH
mdefine_line|#define&t;&t;RD_DFTHRSH      &t;0x07
DECL|macro|WR_DFTHRSH_MAX
mdefine_line|#define&t;&t;WR_DFTHRSH_MAX  &t;0x70
DECL|macro|WR_DFTHRSH_90
mdefine_line|#define&t;&t;WR_DFTHRSH_90   &t;0x60
DECL|macro|WR_DFTHRSH_85
mdefine_line|#define&t;&t;WR_DFTHRSH_85   &t;0x50
DECL|macro|WR_DFTHRSH_75
mdefine_line|#define&t;&t;WR_DFTHRSH_75   &t;0x40
DECL|macro|WR_DFTHRSH_63
mdefine_line|#define&t;&t;WR_DFTHRSH_63   &t;0x30
DECL|macro|WR_DFTHRSH_50
mdefine_line|#define&t;&t;WR_DFTHRSH_50   &t;0x20
DECL|macro|WR_DFTHRSH_25
mdefine_line|#define&t;&t;WR_DFTHRSH_25   &t;0x10
DECL|macro|RD_DFTHRSH_MAX
mdefine_line|#define&t;&t;RD_DFTHRSH_MAX  &t;0x07
DECL|macro|RD_DFTHRSH_90
mdefine_line|#define&t;&t;RD_DFTHRSH_90   &t;0x06
DECL|macro|RD_DFTHRSH_85
mdefine_line|#define&t;&t;RD_DFTHRSH_85   &t;0x05
DECL|macro|RD_DFTHRSH_75
mdefine_line|#define&t;&t;RD_DFTHRSH_75   &t;0x04
DECL|macro|RD_DFTHRSH_63
mdefine_line|#define&t;&t;RD_DFTHRSH_63   &t;0x03
DECL|macro|RD_DFTHRSH_50
mdefine_line|#define&t;&t;RD_DFTHRSH_50   &t;0x02
DECL|macro|RD_DFTHRSH_25
mdefine_line|#define&t;&t;RD_DFTHRSH_25   &t;0x01
DECL|macro|WR_DFTHRSH_MIN
mdefine_line|#define&t;&t;WR_DFTHRSH_MIN  &t;0x00
DECL|macro|RD_DFTHRSH_MIN
mdefine_line|#define&t;&t;RD_DFTHRSH_MIN  &t;0x00
DECL|macro|ROMADDR
mdefine_line|#define&t;ROMADDR         &t;&t;0x8a
DECL|macro|ROMCNTRL
mdefine_line|#define&t;ROMCNTRL        &t;&t;0x8d
DECL|macro|ROMOP
mdefine_line|#define&t;&t;ROMOP           &t;0xe0
DECL|macro|ROMSPD
mdefine_line|#define&t;&t;ROMSPD          &t;0x18
DECL|macro|REPEAT
mdefine_line|#define&t;&t;REPEAT          &t;0x02
DECL|macro|RDY
mdefine_line|#define&t;&t;RDY             &t;0x01
DECL|macro|ROMDATA
mdefine_line|#define&t;ROMDATA         &t;&t;0x8e
DECL|macro|CMCRXMSG0
mdefine_line|#define&t;CMCRXMSG0       &t;&t;0x90
DECL|macro|ROENABLE
mdefine_line|#define&t;ROENABLE        &t;&t;0x90
DECL|macro|MSIROEN
mdefine_line|#define&t;&t;MSIROEN         &t;0x20
DECL|macro|OVLYROEN
mdefine_line|#define&t;&t;OVLYROEN        &t;0x10
DECL|macro|CMCROEN
mdefine_line|#define&t;&t;CMCROEN         &t;0x08
DECL|macro|SGROEN
mdefine_line|#define&t;&t;SGROEN          &t;0x04
DECL|macro|DCH1ROEN
mdefine_line|#define&t;&t;DCH1ROEN        &t;0x02
DECL|macro|DCH0ROEN
mdefine_line|#define&t;&t;DCH0ROEN        &t;0x01
DECL|macro|OVLYRXMSG0
mdefine_line|#define&t;OVLYRXMSG0      &t;&t;0x90
DECL|macro|DCHRXMSG0
mdefine_line|#define&t;DCHRXMSG0       &t;&t;0x90
DECL|macro|OVLYRXMSG1
mdefine_line|#define&t;OVLYRXMSG1      &t;&t;0x91
DECL|macro|NSENABLE
mdefine_line|#define&t;NSENABLE        &t;&t;0x91
DECL|macro|MSINSEN
mdefine_line|#define&t;&t;MSINSEN         &t;0x20
DECL|macro|OVLYNSEN
mdefine_line|#define&t;&t;OVLYNSEN        &t;0x10
DECL|macro|CMCNSEN
mdefine_line|#define&t;&t;CMCNSEN         &t;0x08
DECL|macro|SGNSEN
mdefine_line|#define&t;&t;SGNSEN          &t;0x04
DECL|macro|DCH1NSEN
mdefine_line|#define&t;&t;DCH1NSEN        &t;0x02
DECL|macro|DCH0NSEN
mdefine_line|#define&t;&t;DCH0NSEN        &t;0x01
DECL|macro|DCHRXMSG1
mdefine_line|#define&t;DCHRXMSG1       &t;&t;0x91
DECL|macro|CMCRXMSG1
mdefine_line|#define&t;CMCRXMSG1       &t;&t;0x91
DECL|macro|DCHRXMSG2
mdefine_line|#define&t;DCHRXMSG2       &t;&t;0x92
DECL|macro|OVLYRXMSG2
mdefine_line|#define&t;OVLYRXMSG2      &t;&t;0x92
DECL|macro|CMCRXMSG2
mdefine_line|#define&t;CMCRXMSG2       &t;&t;0x92
DECL|macro|OST
mdefine_line|#define&t;OST             &t;&t;0x92
DECL|macro|DCHRXMSG3
mdefine_line|#define&t;DCHRXMSG3       &t;&t;0x93
DECL|macro|CMCRXMSG3
mdefine_line|#define&t;CMCRXMSG3       &t;&t;0x93
DECL|macro|PCIXCTL
mdefine_line|#define&t;PCIXCTL         &t;&t;0x93
DECL|macro|SERRPULSE
mdefine_line|#define&t;&t;SERRPULSE       &t;0x80
DECL|macro|UNEXPSCIEN
mdefine_line|#define&t;&t;UNEXPSCIEN      &t;0x20
DECL|macro|SPLTSMADIS
mdefine_line|#define&t;&t;SPLTSMADIS      &t;0x10
DECL|macro|SPLTSTADIS
mdefine_line|#define&t;&t;SPLTSTADIS      &t;0x08
DECL|macro|SRSPDPEEN
mdefine_line|#define&t;&t;SRSPDPEEN       &t;0x04
DECL|macro|TSCSERREN
mdefine_line|#define&t;&t;TSCSERREN       &t;0x02
DECL|macro|CMPABCDIS
mdefine_line|#define&t;&t;CMPABCDIS       &t;0x01
DECL|macro|OVLYRXMSG3
mdefine_line|#define&t;OVLYRXMSG3      &t;&t;0x93
DECL|macro|OVLYSEQBCNT
mdefine_line|#define&t;OVLYSEQBCNT     &t;&t;0x94
DECL|macro|CMCSEQBCNT
mdefine_line|#define&t;CMCSEQBCNT      &t;&t;0x94
DECL|macro|DCHSEQBCNT
mdefine_line|#define&t;DCHSEQBCNT      &t;&t;0x94
DECL|macro|CMCSPLTSTAT0
mdefine_line|#define&t;CMCSPLTSTAT0    &t;&t;0x96
DECL|macro|OVLYSPLTSTAT0
mdefine_line|#define&t;OVLYSPLTSTAT0   &t;&t;0x96
DECL|macro|DCHSPLTSTAT0
mdefine_line|#define&t;DCHSPLTSTAT0    &t;&t;0x96
DECL|macro|DCHSPLTSTAT1
mdefine_line|#define&t;DCHSPLTSTAT1    &t;&t;0x97
DECL|macro|CMCSPLTSTAT1
mdefine_line|#define&t;CMCSPLTSTAT1    &t;&t;0x97
DECL|macro|OVLYSPLTSTAT1
mdefine_line|#define&t;OVLYSPLTSTAT1   &t;&t;0x97
DECL|macro|SGRXMSG0
mdefine_line|#define&t;SGRXMSG0        &t;&t;0x98
DECL|macro|CDNUM
mdefine_line|#define&t;&t;CDNUM           &t;0xf8
DECL|macro|CFNUM
mdefine_line|#define&t;&t;CFNUM           &t;0x07
DECL|macro|SLVSPLTOUTADR0
mdefine_line|#define&t;SLVSPLTOUTADR0  &t;&t;0x98
DECL|macro|LOWER_ADDR
mdefine_line|#define&t;&t;LOWER_ADDR      &t;0x7f
DECL|macro|SGRXMSG1
mdefine_line|#define&t;SGRXMSG1        &t;&t;0x99
DECL|macro|CBNUM
mdefine_line|#define&t;&t;CBNUM           &t;0xff
DECL|macro|SLVSPLTOUTADR1
mdefine_line|#define&t;SLVSPLTOUTADR1  &t;&t;0x99
DECL|macro|REQ_DNUM
mdefine_line|#define&t;&t;REQ_DNUM        &t;0xf8
DECL|macro|REQ_FNUM
mdefine_line|#define&t;&t;REQ_FNUM        &t;0x07
DECL|macro|SGRXMSG2
mdefine_line|#define&t;SGRXMSG2        &t;&t;0x9a
DECL|macro|MINDEX
mdefine_line|#define&t;&t;MINDEX          &t;0xff
DECL|macro|SLVSPLTOUTADR2
mdefine_line|#define&t;SLVSPLTOUTADR2  &t;&t;0x9a
DECL|macro|REQ_BNUM
mdefine_line|#define&t;&t;REQ_BNUM        &t;0xff
DECL|macro|SGRXMSG3
mdefine_line|#define&t;SGRXMSG3        &t;&t;0x9b
DECL|macro|MCLASS
mdefine_line|#define&t;&t;MCLASS          &t;0x0f
DECL|macro|SLVSPLTOUTADR3
mdefine_line|#define&t;SLVSPLTOUTADR3  &t;&t;0x9b
DECL|macro|TAG_NUM
mdefine_line|#define&t;&t;TAG_NUM         &t;0x1f
DECL|macro|RLXORD
mdefine_line|#define&t;&t;RLXORD          &t;0x10
DECL|macro|SGSEQBCNT
mdefine_line|#define&t;SGSEQBCNT       &t;&t;0x9c
DECL|macro|SLVSPLTOUTATTR0
mdefine_line|#define&t;SLVSPLTOUTATTR0 &t;&t;0x9c
DECL|macro|LOWER_BCNT
mdefine_line|#define&t;&t;LOWER_BCNT      &t;0xff
DECL|macro|SLVSPLTOUTATTR1
mdefine_line|#define&t;SLVSPLTOUTATTR1 &t;&t;0x9d
DECL|macro|CMPLT_DNUM
mdefine_line|#define&t;&t;CMPLT_DNUM      &t;0xf8
DECL|macro|CMPLT_FNUM
mdefine_line|#define&t;&t;CMPLT_FNUM      &t;0x07
DECL|macro|SLVSPLTOUTATTR2
mdefine_line|#define&t;SLVSPLTOUTATTR2 &t;&t;0x9e
DECL|macro|CMPLT_BNUM
mdefine_line|#define&t;&t;CMPLT_BNUM      &t;0xff
DECL|macro|SGSPLTSTAT0
mdefine_line|#define&t;SGSPLTSTAT0     &t;&t;0x9e
DECL|macro|STAETERM
mdefine_line|#define&t;&t;STAETERM        &t;0x80
DECL|macro|SCBCERR
mdefine_line|#define&t;&t;SCBCERR         &t;0x40
DECL|macro|SCADERR
mdefine_line|#define&t;&t;SCADERR         &t;0x20
DECL|macro|SCDATBUCKET
mdefine_line|#define&t;&t;SCDATBUCKET     &t;0x10
DECL|macro|CNTNOTCMPLT
mdefine_line|#define&t;&t;CNTNOTCMPLT     &t;0x08
DECL|macro|RXOVRUN
mdefine_line|#define&t;&t;RXOVRUN         &t;0x04
DECL|macro|RXSCEMSG
mdefine_line|#define&t;&t;RXSCEMSG        &t;0x02
DECL|macro|RXSPLTRSP
mdefine_line|#define&t;&t;RXSPLTRSP       &t;0x01
DECL|macro|SFUNCT
mdefine_line|#define&t;SFUNCT          &t;&t;0x9f
DECL|macro|TEST_GROUP
mdefine_line|#define&t;&t;TEST_GROUP      &t;0xf0
DECL|macro|TEST_NUM
mdefine_line|#define&t;&t;TEST_NUM        &t;0x0f
DECL|macro|SGSPLTSTAT1
mdefine_line|#define&t;SGSPLTSTAT1     &t;&t;0x9f
DECL|macro|RXDATABUCKET
mdefine_line|#define&t;&t;RXDATABUCKET    &t;0x01
DECL|macro|DF0PCISTAT
mdefine_line|#define&t;DF0PCISTAT      &t;&t;0xa0
DECL|macro|REG0
mdefine_line|#define&t;REG0            &t;&t;0xa0
DECL|macro|DF1PCISTAT
mdefine_line|#define&t;DF1PCISTAT      &t;&t;0xa1
DECL|macro|SGPCISTAT
mdefine_line|#define&t;SGPCISTAT       &t;&t;0xa2
DECL|macro|REG1
mdefine_line|#define&t;REG1            &t;&t;0xa2
DECL|macro|CMCPCISTAT
mdefine_line|#define&t;CMCPCISTAT      &t;&t;0xa3
DECL|macro|OVLYPCISTAT
mdefine_line|#define&t;OVLYPCISTAT     &t;&t;0xa4
DECL|macro|SCAAPERR
mdefine_line|#define&t;&t;SCAAPERR        &t;0x08
DECL|macro|RDPERR
mdefine_line|#define&t;&t;RDPERR          &t;0x04
DECL|macro|REG_ISR
mdefine_line|#define&t;REG_ISR         &t;&t;0xa4
DECL|macro|SG_STATE
mdefine_line|#define&t;SG_STATE        &t;&t;0xa6
DECL|macro|FETCH_INPROG
mdefine_line|#define&t;&t;FETCH_INPROG    &t;0x04
DECL|macro|LOADING_NEEDED
mdefine_line|#define&t;&t;LOADING_NEEDED  &t;0x02
DECL|macro|SEGS_AVAIL
mdefine_line|#define&t;&t;SEGS_AVAIL      &t;0x01
DECL|macro|MSIPCISTAT
mdefine_line|#define&t;MSIPCISTAT      &t;&t;0xa6
DECL|macro|RMA
mdefine_line|#define&t;&t;RMA             &t;0x20
DECL|macro|RTA
mdefine_line|#define&t;&t;RTA             &t;0x10
DECL|macro|CLRPENDMSI
mdefine_line|#define&t;&t;CLRPENDMSI      &t;0x08
DECL|macro|DPR
mdefine_line|#define&t;&t;DPR             &t;0x01
DECL|macro|TARGPCISTAT
mdefine_line|#define&t;TARGPCISTAT     &t;&t;0xa6
DECL|macro|DPE
mdefine_line|#define&t;&t;DPE             &t;0x80
DECL|macro|SSE
mdefine_line|#define&t;&t;SSE             &t;0x40
DECL|macro|STA
mdefine_line|#define&t;&t;STA             &t;0x08
DECL|macro|TWATERR
mdefine_line|#define&t;&t;TWATERR         &t;0x02
DECL|macro|DATA_COUNT_ODD
mdefine_line|#define&t;DATA_COUNT_ODD  &t;&t;0xa7
DECL|macro|SCBPTR
mdefine_line|#define&t;SCBPTR          &t;&t;0xa8
DECL|macro|CCSCBACNT
mdefine_line|#define&t;CCSCBACNT       &t;&t;0xab
DECL|macro|SCBAUTOPTR
mdefine_line|#define&t;SCBAUTOPTR      &t;&t;0xab
DECL|macro|AUSCBPTR_EN
mdefine_line|#define&t;&t;AUSCBPTR_EN     &t;0x80
DECL|macro|SCBPTR_ADDR
mdefine_line|#define&t;&t;SCBPTR_ADDR     &t;0x38
DECL|macro|SCBPTR_OFF
mdefine_line|#define&t;&t;SCBPTR_OFF      &t;0x07
DECL|macro|CCSGADDR
mdefine_line|#define&t;CCSGADDR        &t;&t;0xac
DECL|macro|CCSCBADDR
mdefine_line|#define&t;CCSCBADDR       &t;&t;0xac
DECL|macro|CCSCBADR_BK
mdefine_line|#define&t;CCSCBADR_BK     &t;&t;0xac
DECL|macro|CMC_RAMBIST
mdefine_line|#define&t;CMC_RAMBIST     &t;&t;0xad
DECL|macro|SG_ELEMENT_SIZE
mdefine_line|#define&t;&t;SG_ELEMENT_SIZE &t;0x80
DECL|macro|SCBRAMBIST_FAIL
mdefine_line|#define&t;&t;SCBRAMBIST_FAIL &t;0x40
DECL|macro|SG_BIST_FAIL
mdefine_line|#define&t;&t;SG_BIST_FAIL    &t;0x20
DECL|macro|SG_BIST_EN
mdefine_line|#define&t;&t;SG_BIST_EN      &t;0x10
DECL|macro|CMC_BUFFER_BIST_FAIL
mdefine_line|#define&t;&t;CMC_BUFFER_BIST_FAIL&t;0x02
DECL|macro|CMC_BUFFER_BIST_EN
mdefine_line|#define&t;&t;CMC_BUFFER_BIST_EN&t;0x01
DECL|macro|CCSGCTL
mdefine_line|#define&t;CCSGCTL         &t;&t;0xad
DECL|macro|CCSGDONE
mdefine_line|#define&t;&t;CCSGDONE        &t;0x80
DECL|macro|SG_CACHE_AVAIL
mdefine_line|#define&t;&t;SG_CACHE_AVAIL  &t;0x10
DECL|macro|CCSGEN
mdefine_line|#define&t;&t;CCSGEN          &t;0x08
DECL|macro|SG_FETCH_REQ
mdefine_line|#define&t;&t;SG_FETCH_REQ    &t;0x02
DECL|macro|CCSGRESET
mdefine_line|#define&t;&t;CCSGRESET       &t;0x01
DECL|macro|CCSCBCTL
mdefine_line|#define&t;CCSCBCTL        &t;&t;0xad
DECL|macro|CCSCBDONE
mdefine_line|#define&t;&t;CCSCBDONE       &t;0x80
DECL|macro|ARRDONE
mdefine_line|#define&t;&t;ARRDONE         &t;0x40
DECL|macro|CCARREN
mdefine_line|#define&t;&t;CCARREN         &t;0x10
DECL|macro|CCSCBEN
mdefine_line|#define&t;&t;CCSCBEN         &t;0x08
DECL|macro|CCSCBDIR
mdefine_line|#define&t;&t;CCSCBDIR        &t;0x04
DECL|macro|CCSCBRESET
mdefine_line|#define&t;&t;CCSCBRESET      &t;0x01
DECL|macro|CCSGRAM
mdefine_line|#define&t;CCSGRAM         &t;&t;0xb0
DECL|macro|FLEXADR
mdefine_line|#define&t;FLEXADR         &t;&t;0xb0
DECL|macro|CCSCBRAM
mdefine_line|#define&t;CCSCBRAM        &t;&t;0xb0
DECL|macro|FLEXCNT
mdefine_line|#define&t;FLEXCNT         &t;&t;0xb3
DECL|macro|FLEXDMASTAT
mdefine_line|#define&t;FLEXDMASTAT     &t;&t;0xb5
DECL|macro|FLEXDMAERR
mdefine_line|#define&t;&t;FLEXDMAERR      &t;0x02
DECL|macro|FLEXDMADONE
mdefine_line|#define&t;&t;FLEXDMADONE     &t;0x01
DECL|macro|FLEXDATA
mdefine_line|#define&t;FLEXDATA        &t;&t;0xb6
DECL|macro|BRDDAT
mdefine_line|#define&t;BRDDAT          &t;&t;0xb8
DECL|macro|BRDCTL
mdefine_line|#define&t;BRDCTL          &t;&t;0xb9
DECL|macro|FLXARBACK
mdefine_line|#define&t;&t;FLXARBACK       &t;0x80
DECL|macro|FLXARBREQ
mdefine_line|#define&t;&t;FLXARBREQ       &t;0x40
DECL|macro|BRDADDR
mdefine_line|#define&t;&t;BRDADDR         &t;0x38
DECL|macro|BRDEN
mdefine_line|#define&t;&t;BRDEN           &t;0x04
DECL|macro|BRDRW
mdefine_line|#define&t;&t;BRDRW           &t;0x02
DECL|macro|BRDSTB
mdefine_line|#define&t;&t;BRDSTB          &t;0x01
DECL|macro|SEEADR
mdefine_line|#define&t;SEEADR          &t;&t;0xba
DECL|macro|SEEDAT
mdefine_line|#define&t;SEEDAT          &t;&t;0xbc
DECL|macro|SEECTL
mdefine_line|#define&t;SEECTL          &t;&t;0xbe
DECL|macro|SEEOP_EWEN
mdefine_line|#define&t;&t;SEEOP_EWEN      &t;0x40
DECL|macro|SEEOP_WALL
mdefine_line|#define&t;&t;SEEOP_WALL      &t;0x40
DECL|macro|SEEOP_EWDS
mdefine_line|#define&t;&t;SEEOP_EWDS      &t;0x40
DECL|macro|SEEOPCODE
mdefine_line|#define&t;&t;SEEOPCODE       &t;0x70
DECL|macro|SEERST
mdefine_line|#define&t;&t;SEERST          &t;0x02
DECL|macro|SEESTART
mdefine_line|#define&t;&t;SEESTART        &t;0x01
DECL|macro|SEEOP_ERASE
mdefine_line|#define&t;&t;SEEOP_ERASE     &t;0x70
DECL|macro|SEEOP_READ
mdefine_line|#define&t;&t;SEEOP_READ      &t;0x60
DECL|macro|SEEOP_WRITE
mdefine_line|#define&t;&t;SEEOP_WRITE     &t;0x50
DECL|macro|SEEOP_ERAL
mdefine_line|#define&t;&t;SEEOP_ERAL      &t;0x40
DECL|macro|SEESTAT
mdefine_line|#define&t;SEESTAT         &t;&t;0xbe
DECL|macro|INIT_DONE
mdefine_line|#define&t;&t;INIT_DONE       &t;0x80
DECL|macro|LDALTID_L
mdefine_line|#define&t;&t;LDALTID_L       &t;0x08
DECL|macro|SEEARBACK
mdefine_line|#define&t;&t;SEEARBACK       &t;0x04
DECL|macro|SEEBUSY
mdefine_line|#define&t;&t;SEEBUSY         &t;0x02
DECL|macro|SCBCNT
mdefine_line|#define&t;SCBCNT          &t;&t;0xbf
DECL|macro|DFWADDR
mdefine_line|#define&t;DFWADDR         &t;&t;0xc0
DECL|macro|DSPFLTRCTL
mdefine_line|#define&t;DSPFLTRCTL      &t;&t;0xc0
DECL|macro|FLTRDISABLE
mdefine_line|#define&t;&t;FLTRDISABLE     &t;0x20
DECL|macro|EDGESENSE
mdefine_line|#define&t;&t;EDGESENSE       &t;0x10
DECL|macro|DSPFCNTSEL
mdefine_line|#define&t;&t;DSPFCNTSEL      &t;0x0f
DECL|macro|CLRSEQINTSTAT
mdefine_line|#define&t;CLRSEQINTSTAT   &t;&t;0xc0
DECL|macro|CLRSEQ_SWTMRTO
mdefine_line|#define&t;&t;CLRSEQ_SWTMRTO  &t;0x10
DECL|macro|CLRSEQ_SEQINT
mdefine_line|#define&t;&t;CLRSEQ_SEQINT   &t;0x08
DECL|macro|CLRSEQ_SCSIINT
mdefine_line|#define&t;&t;CLRSEQ_SCSIINT  &t;0x04
DECL|macro|CLRSEQ_PCIINT
mdefine_line|#define&t;&t;CLRSEQ_PCIINT   &t;0x02
DECL|macro|CLRSEQ_SPLTINT
mdefine_line|#define&t;&t;CLRSEQ_SPLTINT  &t;0x01
DECL|macro|DSPDATACTL
mdefine_line|#define&t;DSPDATACTL      &t;&t;0xc1
DECL|macro|BYPASSENAB
mdefine_line|#define&t;&t;BYPASSENAB      &t;0x80
DECL|macro|DESQDIS
mdefine_line|#define&t;&t;DESQDIS         &t;0x10
DECL|macro|RCVROFFSTDIS
mdefine_line|#define&t;&t;RCVROFFSTDIS    &t;0x04
DECL|macro|XMITOFFSTDIS
mdefine_line|#define&t;&t;XMITOFFSTDIS    &t;0x02
DECL|macro|DFRADDR
mdefine_line|#define&t;DFRADDR         &t;&t;0xc2
DECL|macro|DSPREQCTL
mdefine_line|#define&t;DSPREQCTL       &t;&t;0xc2
DECL|macro|MANREQCTL
mdefine_line|#define&t;&t;MANREQCTL       &t;0xc0
DECL|macro|MANREQDLY
mdefine_line|#define&t;&t;MANREQDLY       &t;0x3f
DECL|macro|DSPACKCTL
mdefine_line|#define&t;DSPACKCTL       &t;&t;0xc3
DECL|macro|MANACKCTL
mdefine_line|#define&t;&t;MANACKCTL       &t;0xc0
DECL|macro|MANACKDLY
mdefine_line|#define&t;&t;MANACKDLY       &t;0x3f
DECL|macro|DFDAT
mdefine_line|#define&t;DFDAT           &t;&t;0xc4
DECL|macro|DSPSELECT
mdefine_line|#define&t;DSPSELECT       &t;&t;0xc4
DECL|macro|AUTOINCEN
mdefine_line|#define&t;&t;AUTOINCEN       &t;0x80
DECL|macro|DSPSEL
mdefine_line|#define&t;&t;DSPSEL          &t;0x1f
DECL|macro|WRTBIASCTL
mdefine_line|#define&t;WRTBIASCTL      &t;&t;0xc5
DECL|macro|AUTOXBCDIS
mdefine_line|#define&t;&t;AUTOXBCDIS      &t;0x80
DECL|macro|XMITMANVAL
mdefine_line|#define&t;&t;XMITMANVAL      &t;0x3f
DECL|macro|RCVRBIOSCTL
mdefine_line|#define&t;RCVRBIOSCTL     &t;&t;0xc6
DECL|macro|AUTORBCDIS
mdefine_line|#define&t;&t;AUTORBCDIS      &t;0x80
DECL|macro|RCVRMANVAL
mdefine_line|#define&t;&t;RCVRMANVAL      &t;0x3f
DECL|macro|WRTBIASCALC
mdefine_line|#define&t;WRTBIASCALC     &t;&t;0xc7
DECL|macro|DFPTRS
mdefine_line|#define&t;DFPTRS          &t;&t;0xc8
DECL|macro|RCVRBIASCALC
mdefine_line|#define&t;RCVRBIASCALC    &t;&t;0xc8
DECL|macro|DFDBCTL
mdefine_line|#define&t;DFDBCTL         &t;&t;0xc8
DECL|macro|DFF_CIO_WR_RDY
mdefine_line|#define&t;&t;DFF_CIO_WR_RDY  &t;0x20
DECL|macro|DFF_CIO_RD_RDY
mdefine_line|#define&t;&t;DFF_CIO_RD_RDY  &t;0x10
DECL|macro|DFF_DIR_ERR
mdefine_line|#define&t;&t;DFF_DIR_ERR     &t;0x08
DECL|macro|DFF_RAMBIST_FAIL
mdefine_line|#define&t;&t;DFF_RAMBIST_FAIL&t;0x04
DECL|macro|DFF_RAMBIST_DONE
mdefine_line|#define&t;&t;DFF_RAMBIST_DONE&t;0x02
DECL|macro|DFF_RAMBIST_EN
mdefine_line|#define&t;&t;DFF_RAMBIST_EN  &t;0x01
DECL|macro|DFBKPTR
mdefine_line|#define&t;DFBKPTR         &t;&t;0xc9
DECL|macro|SKEWCALC
mdefine_line|#define&t;SKEWCALC        &t;&t;0xc9
DECL|macro|DFSCNT
mdefine_line|#define&t;DFSCNT          &t;&t;0xcc
DECL|macro|DFBCNT
mdefine_line|#define&t;DFBCNT          &t;&t;0xce
DECL|macro|OVLYADDR
mdefine_line|#define&t;OVLYADDR        &t;&t;0xd4
DECL|macro|SEQCTL0
mdefine_line|#define&t;SEQCTL0         &t;&t;0xd6
DECL|macro|PERRORDIS
mdefine_line|#define&t;&t;PERRORDIS       &t;0x80
DECL|macro|PAUSEDIS
mdefine_line|#define&t;&t;PAUSEDIS        &t;0x40
DECL|macro|FAILDIS
mdefine_line|#define&t;&t;FAILDIS         &t;0x20
DECL|macro|FASTMODE
mdefine_line|#define&t;&t;FASTMODE        &t;0x10
DECL|macro|BRKADRINTEN
mdefine_line|#define&t;&t;BRKADRINTEN     &t;0x08
DECL|macro|STEP
mdefine_line|#define&t;&t;STEP            &t;0x04
DECL|macro|SEQRESET
mdefine_line|#define&t;&t;SEQRESET        &t;0x02
DECL|macro|LOADRAM
mdefine_line|#define&t;&t;LOADRAM         &t;0x01
DECL|macro|SEQCTL1
mdefine_line|#define&t;SEQCTL1         &t;&t;0xd7
DECL|macro|OVRLAY_DATA_CHK
mdefine_line|#define&t;&t;OVRLAY_DATA_CHK &t;0x08
DECL|macro|RAMBIST_DONE
mdefine_line|#define&t;&t;RAMBIST_DONE    &t;0x04
DECL|macro|RAMBIST_FAIL
mdefine_line|#define&t;&t;RAMBIST_FAIL    &t;0x02
DECL|macro|RAMBIST_EN
mdefine_line|#define&t;&t;RAMBIST_EN      &t;0x01
DECL|macro|FLAGS
mdefine_line|#define&t;FLAGS           &t;&t;0xd8
DECL|macro|ZERO
mdefine_line|#define&t;&t;ZERO            &t;0x02
DECL|macro|CARRY
mdefine_line|#define&t;&t;CARRY           &t;0x01
DECL|macro|SEQINTCTL
mdefine_line|#define&t;SEQINTCTL       &t;&t;0xd9
DECL|macro|INTVEC1DSL
mdefine_line|#define&t;&t;INTVEC1DSL      &t;0x80
DECL|macro|INT1_CONTEXT
mdefine_line|#define&t;&t;INT1_CONTEXT    &t;0x20
DECL|macro|SCS_SEQ_INT1M1
mdefine_line|#define&t;&t;SCS_SEQ_INT1M1  &t;0x10
DECL|macro|SCS_SEQ_INT1M0
mdefine_line|#define&t;&t;SCS_SEQ_INT1M0  &t;0x08
DECL|macro|INTMASK
mdefine_line|#define&t;&t;INTMASK         &t;0x06
DECL|macro|IRET
mdefine_line|#define&t;&t;IRET            &t;0x01
DECL|macro|SEQRAM
mdefine_line|#define&t;SEQRAM          &t;&t;0xda
DECL|macro|PRGMCNT
mdefine_line|#define&t;PRGMCNT         &t;&t;0xde
DECL|macro|SWTIMER
mdefine_line|#define&t;SWTIMER         &t;&t;0xe0
DECL|macro|ACCUM
mdefine_line|#define&t;ACCUM           &t;&t;0xe0
DECL|macro|SINDEX
mdefine_line|#define&t;SINDEX          &t;&t;0xe2
DECL|macro|DINDEX
mdefine_line|#define&t;DINDEX          &t;&t;0xe4
DECL|macro|BRKADDR1
mdefine_line|#define&t;BRKADDR1        &t;&t;0xe6
DECL|macro|BRKDIS
mdefine_line|#define&t;&t;BRKDIS          &t;0x80
DECL|macro|BRKADDR0
mdefine_line|#define&t;BRKADDR0        &t;&t;0xe6
DECL|macro|ALLONES
mdefine_line|#define&t;ALLONES         &t;&t;0xe8
DECL|macro|ALLZEROS
mdefine_line|#define&t;ALLZEROS        &t;&t;0xea
DECL|macro|NONE
mdefine_line|#define&t;NONE            &t;&t;0xea
DECL|macro|SINDIR
mdefine_line|#define&t;SINDIR          &t;&t;0xec
DECL|macro|DINDIR
mdefine_line|#define&t;DINDIR          &t;&t;0xed
DECL|macro|FUNCTION1
mdefine_line|#define&t;FUNCTION1       &t;&t;0xf0
DECL|macro|STACK
mdefine_line|#define&t;STACK           &t;&t;0xf2
DECL|macro|CURADDR
mdefine_line|#define&t;CURADDR         &t;&t;0xf4
DECL|macro|INTVEC1_ADDR
mdefine_line|#define&t;INTVEC1_ADDR    &t;&t;0xf4
DECL|macro|INTVEC2_ADDR
mdefine_line|#define&t;INTVEC2_ADDR    &t;&t;0xf6
DECL|macro|LASTADDR
mdefine_line|#define&t;LASTADDR        &t;&t;0xf6
DECL|macro|LONGJMP_ADDR
mdefine_line|#define&t;LONGJMP_ADDR    &t;&t;0xf8
DECL|macro|LONGJMP_SCB
mdefine_line|#define&t;LONGJMP_SCB     &t;&t;0xfa
DECL|macro|ACCUM_SAVE
mdefine_line|#define&t;ACCUM_SAVE      &t;&t;0xfc
DECL|macro|WAITING_SCB_TAILS
mdefine_line|#define&t;WAITING_SCB_TAILS&t;&t;0x100
DECL|macro|AHD_PCI_CONFIG_BASE
mdefine_line|#define&t;AHD_PCI_CONFIG_BASE&t;&t;0x100
DECL|macro|SRAM_BASE
mdefine_line|#define&t;SRAM_BASE       &t;&t;0x100
DECL|macro|WAITING_TID_HEAD
mdefine_line|#define&t;WAITING_TID_HEAD&t;&t;0x120
DECL|macro|WAITING_TID_TAIL
mdefine_line|#define&t;WAITING_TID_TAIL&t;&t;0x122
DECL|macro|NEXT_QUEUED_SCB_ADDR
mdefine_line|#define&t;NEXT_QUEUED_SCB_ADDR&t;&t;0x124
DECL|macro|COMPLETE_SCB_HEAD
mdefine_line|#define&t;COMPLETE_SCB_HEAD&t;&t;0x128
DECL|macro|COMPLETE_SCB_DMAINPROG_HEAD
mdefine_line|#define&t;COMPLETE_SCB_DMAINPROG_HEAD&t;&t;0x12a
DECL|macro|COMPLETE_DMA_SCB_HEAD
mdefine_line|#define&t;COMPLETE_DMA_SCB_HEAD&t;&t;0x12c
DECL|macro|QFREEZE_COUNT
mdefine_line|#define&t;QFREEZE_COUNT   &t;&t;0x12e
DECL|macro|SAVED_MODE
mdefine_line|#define&t;SAVED_MODE      &t;&t;0x130
DECL|macro|MSG_OUT
mdefine_line|#define&t;MSG_OUT         &t;&t;0x131
DECL|macro|DMAPARAMS
mdefine_line|#define&t;DMAPARAMS       &t;&t;0x132
DECL|macro|PRELOADEN
mdefine_line|#define&t;&t;PRELOADEN       &t;0x80
DECL|macro|WIDEODD
mdefine_line|#define&t;&t;WIDEODD         &t;0x40
DECL|macro|SCSIEN
mdefine_line|#define&t;&t;SCSIEN          &t;0x20
DECL|macro|SDMAEN
mdefine_line|#define&t;&t;SDMAEN          &t;0x10
DECL|macro|SDMAENACK
mdefine_line|#define&t;&t;SDMAENACK       &t;0x10
DECL|macro|HDMAENACK
mdefine_line|#define&t;&t;HDMAENACK       &t;0x08
DECL|macro|HDMAEN
mdefine_line|#define&t;&t;HDMAEN          &t;0x08
DECL|macro|DIRECTION
mdefine_line|#define&t;&t;DIRECTION       &t;0x04
DECL|macro|FIFOFLUSH
mdefine_line|#define&t;&t;FIFOFLUSH       &t;0x02
DECL|macro|FIFORESET
mdefine_line|#define&t;&t;FIFORESET       &t;0x01
DECL|macro|SEQ_FLAGS
mdefine_line|#define&t;SEQ_FLAGS       &t;&t;0x133
DECL|macro|NOT_IDENTIFIED
mdefine_line|#define&t;&t;NOT_IDENTIFIED  &t;0x80
DECL|macro|NO_CDB_SENT
mdefine_line|#define&t;&t;NO_CDB_SENT     &t;0x40
DECL|macro|TARGET_CMD_IS_TAGGED
mdefine_line|#define&t;&t;TARGET_CMD_IS_TAGGED&t;0x40
DECL|macro|DPHASE
mdefine_line|#define&t;&t;DPHASE          &t;0x20
DECL|macro|TARG_CMD_PENDING
mdefine_line|#define&t;&t;TARG_CMD_PENDING&t;0x10
DECL|macro|CMDPHASE_PENDING
mdefine_line|#define&t;&t;CMDPHASE_PENDING&t;0x08
DECL|macro|DPHASE_PENDING
mdefine_line|#define&t;&t;DPHASE_PENDING  &t;0x04
DECL|macro|SPHASE_PENDING
mdefine_line|#define&t;&t;SPHASE_PENDING  &t;0x02
DECL|macro|NO_DISCONNECT
mdefine_line|#define&t;&t;NO_DISCONNECT   &t;0x01
DECL|macro|SAVED_SCSIID
mdefine_line|#define&t;SAVED_SCSIID    &t;&t;0x134
DECL|macro|SAVED_LUN
mdefine_line|#define&t;SAVED_LUN       &t;&t;0x135
DECL|macro|LASTPHASE
mdefine_line|#define&t;LASTPHASE       &t;&t;0x136
DECL|macro|PHASE_MASK
mdefine_line|#define&t;&t;PHASE_MASK      &t;0xe0
DECL|macro|CDI
mdefine_line|#define&t;&t;CDI             &t;0x80
DECL|macro|IOI
mdefine_line|#define&t;&t;IOI             &t;0x40
DECL|macro|MSGI
mdefine_line|#define&t;&t;MSGI            &t;0x20
DECL|macro|P_BUSFREE
mdefine_line|#define&t;&t;P_BUSFREE       &t;0x01
DECL|macro|P_MESGIN
mdefine_line|#define&t;&t;P_MESGIN        &t;0xe0
DECL|macro|P_STATUS
mdefine_line|#define&t;&t;P_STATUS        &t;0xc0
DECL|macro|P_MESGOUT
mdefine_line|#define&t;&t;P_MESGOUT       &t;0xa0
DECL|macro|P_COMMAND
mdefine_line|#define&t;&t;P_COMMAND       &t;0x80
DECL|macro|P_DATAIN_DT
mdefine_line|#define&t;&t;P_DATAIN_DT     &t;0x60
DECL|macro|P_DATAIN
mdefine_line|#define&t;&t;P_DATAIN        &t;0x40
DECL|macro|P_DATAOUT_DT
mdefine_line|#define&t;&t;P_DATAOUT_DT    &t;0x20
DECL|macro|P_DATAOUT
mdefine_line|#define&t;&t;P_DATAOUT       &t;0x00
DECL|macro|SHARED_DATA_ADDR
mdefine_line|#define&t;SHARED_DATA_ADDR&t;&t;0x137
DECL|macro|QOUTFIFO_NEXT_ADDR
mdefine_line|#define&t;QOUTFIFO_NEXT_ADDR&t;&t;0x13b
DECL|macro|QOUTFIFO_ENTRY_VALID_TAG
mdefine_line|#define&t;QOUTFIFO_ENTRY_VALID_TAG&t;&t;0x13f
DECL|macro|KERNEL_TQINPOS
mdefine_line|#define&t;KERNEL_TQINPOS  &t;&t;0x140
DECL|macro|TQINPOS
mdefine_line|#define&t;TQINPOS         &t;&t;0x141
DECL|macro|ARG_1
mdefine_line|#define&t;ARG_1           &t;&t;0x142
DECL|macro|RETURN_1
mdefine_line|#define&t;RETURN_1        &t;&t;0x142
DECL|macro|SEND_MSG
mdefine_line|#define&t;&t;SEND_MSG        &t;0x80
DECL|macro|SEND_SENSE
mdefine_line|#define&t;&t;SEND_SENSE      &t;0x40
DECL|macro|SEND_REJ
mdefine_line|#define&t;&t;SEND_REJ        &t;0x20
DECL|macro|MSGOUT_PHASEMIS
mdefine_line|#define&t;&t;MSGOUT_PHASEMIS &t;0x10
DECL|macro|EXIT_MSG_LOOP
mdefine_line|#define&t;&t;EXIT_MSG_LOOP   &t;0x08
DECL|macro|CONT_MSG_LOOP_WRITE
mdefine_line|#define&t;&t;CONT_MSG_LOOP_WRITE&t;0x04
DECL|macro|CONT_MSG_LOOP_READ
mdefine_line|#define&t;&t;CONT_MSG_LOOP_READ&t;0x03
DECL|macro|CONT_MSG_LOOP_TARG
mdefine_line|#define&t;&t;CONT_MSG_LOOP_TARG&t;0x02
DECL|macro|ARG_2
mdefine_line|#define&t;ARG_2           &t;&t;0x143
DECL|macro|RETURN_2
mdefine_line|#define&t;RETURN_2        &t;&t;0x143
DECL|macro|LAST_MSG
mdefine_line|#define&t;LAST_MSG        &t;&t;0x144
DECL|macro|SCSISEQ_TEMPLATE
mdefine_line|#define&t;SCSISEQ_TEMPLATE&t;&t;0x145
DECL|macro|MANUALCTL
mdefine_line|#define&t;&t;MANUALCTL       &t;0x40
DECL|macro|ENSELI
mdefine_line|#define&t;&t;ENSELI          &t;0x20
DECL|macro|ENRSELI
mdefine_line|#define&t;&t;ENRSELI         &t;0x10
DECL|macro|MANUALP
mdefine_line|#define&t;&t;MANUALP         &t;0x0c
DECL|macro|ENAUTOATNP
mdefine_line|#define&t;&t;ENAUTOATNP      &t;0x02
DECL|macro|ALTSTIM
mdefine_line|#define&t;&t;ALTSTIM         &t;0x01
DECL|macro|INITIATOR_TAG
mdefine_line|#define&t;INITIATOR_TAG   &t;&t;0x146
DECL|macro|SEQ_FLAGS2
mdefine_line|#define&t;SEQ_FLAGS2      &t;&t;0x147
DECL|macro|SELECTOUT_QFROZEN
mdefine_line|#define&t;&t;SELECTOUT_QFROZEN&t;0x04
DECL|macro|TARGET_MSG_PENDING
mdefine_line|#define&t;&t;TARGET_MSG_PENDING&t;0x02
DECL|macro|ALLOCFIFO_SCBPTR
mdefine_line|#define&t;ALLOCFIFO_SCBPTR&t;&t;0x148
DECL|macro|CMDSIZE_TABLE
mdefine_line|#define&t;CMDSIZE_TABLE   &t;&t;0x14a
DECL|macro|SCB_BASE
mdefine_line|#define&t;SCB_BASE        &t;&t;0x180
DECL|macro|SCB_RESIDUAL_DATACNT
mdefine_line|#define&t;SCB_RESIDUAL_DATACNT&t;&t;0x180
DECL|macro|SCB_CDB_STORE
mdefine_line|#define&t;SCB_CDB_STORE   &t;&t;0x180
DECL|macro|SCB_RESIDUAL_SGPTR
mdefine_line|#define&t;SCB_RESIDUAL_SGPTR&t;&t;0x184
DECL|macro|SCB_CDB_PTR
mdefine_line|#define&t;SCB_CDB_PTR     &t;&t;0x184
DECL|macro|SG_ADDR_MASK
mdefine_line|#define&t;&t;SG_ADDR_MASK    &t;0xf8
DECL|macro|SG_OVERRUN_RESID
mdefine_line|#define&t;&t;SG_OVERRUN_RESID&t;0x02
DECL|macro|SCB_SCSI_STATUS
mdefine_line|#define&t;SCB_SCSI_STATUS &t;&t;0x188
DECL|macro|SCB_TARGET_PHASES
mdefine_line|#define&t;SCB_TARGET_PHASES&t;&t;0x189
DECL|macro|SCB_TARGET_DATA_DIR
mdefine_line|#define&t;SCB_TARGET_DATA_DIR&t;&t;0x18a
DECL|macro|SCB_TARGET_ITAG
mdefine_line|#define&t;SCB_TARGET_ITAG &t;&t;0x18b
DECL|macro|SCB_SENSE_BUSADDR
mdefine_line|#define&t;SCB_SENSE_BUSADDR&t;&t;0x18c
DECL|macro|SCB_NEXT_COMPLETE
mdefine_line|#define&t;SCB_NEXT_COMPLETE&t;&t;0x18c
DECL|macro|SCB_TAG
mdefine_line|#define&t;SCB_TAG         &t;&t;0x190
DECL|macro|SCB_CDB_LEN
mdefine_line|#define&t;SCB_CDB_LEN     &t;&t;0x192
DECL|macro|SCB_CDB_LEN_PTR
mdefine_line|#define&t;&t;SCB_CDB_LEN_PTR &t;0x80
DECL|macro|SCB_TASK_MANAGEMENT
mdefine_line|#define&t;SCB_TASK_MANAGEMENT&t;&t;0x193
DECL|macro|SCB_NEXT
mdefine_line|#define&t;SCB_NEXT        &t;&t;0x194
DECL|macro|SCB_NEXT_SCB_BUSADDR
mdefine_line|#define&t;SCB_NEXT_SCB_BUSADDR&t;&t;0x194
DECL|macro|SCB_NEXT2
mdefine_line|#define&t;SCB_NEXT2       &t;&t;0x196
DECL|macro|SCB_DATAPTR
mdefine_line|#define&t;SCB_DATAPTR     &t;&t;0x198
DECL|macro|SCB_DATACNT
mdefine_line|#define&t;SCB_DATACNT     &t;&t;0x1a0
DECL|macro|SG_LAST_SEG
mdefine_line|#define&t;&t;SG_LAST_SEG     &t;0x80
DECL|macro|SG_HIGH_ADDR_BITS
mdefine_line|#define&t;&t;SG_HIGH_ADDR_BITS&t;0x7f
DECL|macro|SCB_SGPTR
mdefine_line|#define&t;SCB_SGPTR       &t;&t;0x1a4
DECL|macro|SG_STATUS_VALID
mdefine_line|#define&t;&t;SG_STATUS_VALID &t;0x04
DECL|macro|SG_FULL_RESID
mdefine_line|#define&t;&t;SG_FULL_RESID   &t;0x02
DECL|macro|SG_LIST_NULL
mdefine_line|#define&t;&t;SG_LIST_NULL    &t;0x01
DECL|macro|SCB_CONTROL
mdefine_line|#define&t;SCB_CONTROL     &t;&t;0x1a8
DECL|macro|TARGET_SCB
mdefine_line|#define&t;&t;TARGET_SCB      &t;0x80
DECL|macro|DISCENB
mdefine_line|#define&t;&t;DISCENB         &t;0x40
DECL|macro|TAG_ENB
mdefine_line|#define&t;&t;TAG_ENB         &t;0x20
DECL|macro|MK_MESSAGE
mdefine_line|#define&t;&t;MK_MESSAGE      &t;0x10
DECL|macro|STATUS_RCVD
mdefine_line|#define&t;&t;STATUS_RCVD     &t;0x08
DECL|macro|DISCONNECTED
mdefine_line|#define&t;&t;DISCONNECTED    &t;0x04
DECL|macro|SCB_TAG_TYPE
mdefine_line|#define&t;&t;SCB_TAG_TYPE    &t;0x03
DECL|macro|SCB_SCSIID
mdefine_line|#define&t;SCB_SCSIID      &t;&t;0x1a9
DECL|macro|TID
mdefine_line|#define&t;&t;TID             &t;0xf0
DECL|macro|OID
mdefine_line|#define&t;&t;OID             &t;0x0f
DECL|macro|SCB_LUN
mdefine_line|#define&t;SCB_LUN         &t;&t;0x1aa
DECL|macro|LID
mdefine_line|#define&t;&t;LID             &t;0xff
DECL|macro|SCB_TASK_ATTRIBUTE
mdefine_line|#define&t;SCB_TASK_ATTRIBUTE&t;&t;0x1ab
DECL|macro|SCB_BUSADDR
mdefine_line|#define&t;SCB_BUSADDR     &t;&t;0x1ac
DECL|macro|SCB_SPARE
mdefine_line|#define&t;SCB_SPARE       &t;&t;0x1b0
DECL|macro|SCB_PKT_LUN
mdefine_line|#define&t;SCB_PKT_LUN     &t;&t;0x1b0
DECL|macro|SCB_DISCONNECTED_LISTS
mdefine_line|#define&t;SCB_DISCONNECTED_LISTS&t;&t;0x1b8
DECL|macro|SCB_TRANSFER_SIZE_FULL_LUN
mdefine_line|#define&t;SCB_TRANSFER_SIZE_FULL_LUN&t;0x38
DECL|macro|STATUS_QUEUE_FULL
mdefine_line|#define&t;STATUS_QUEUE_FULL&t;0x28
DECL|macro|STATUS_BUSY
mdefine_line|#define&t;STATUS_BUSY&t;0x08
DECL|macro|MAX_OFFSET_PACED
mdefine_line|#define&t;MAX_OFFSET_PACED&t;0x7f
DECL|macro|BUS_32_BIT
mdefine_line|#define&t;BUS_32_BIT&t;0x02
DECL|macro|CCSGADDR_MAX
mdefine_line|#define&t;CCSGADDR_MAX&t;0x80
DECL|macro|TID_SHIFT
mdefine_line|#define&t;TID_SHIFT&t;0x04
DECL|macro|MK_MESSAGE_BIT_OFFSET
mdefine_line|#define&t;MK_MESSAGE_BIT_OFFSET&t;0x04
DECL|macro|SEEOP_EWDS_ADDR
mdefine_line|#define&t;SEEOP_EWDS_ADDR&t;0x00
DECL|macro|AHD_NUM_ANNEXCOLS
mdefine_line|#define&t;AHD_NUM_ANNEXCOLS&t;0x04
DECL|macro|AHD_PRECOMP_FASTSLEW
mdefine_line|#define&t;AHD_PRECOMP_FASTSLEW&t;0x40
DECL|macro|AHD_PRECOMP_CUTBACK_29
mdefine_line|#define&t;AHD_PRECOMP_CUTBACK_29&t;0x06
DECL|macro|NVRAM_SCB_OFFSET
mdefine_line|#define&t;NVRAM_SCB_OFFSET&t;0x2c
DECL|macro|STATUS_PKT_SENSE
mdefine_line|#define&t;STATUS_PKT_SENSE&t;0xff
DECL|macro|CMD_GROUP_CODE_SHIFT
mdefine_line|#define&t;CMD_GROUP_CODE_SHIFT&t;0x05
DECL|macro|AHD_SENSE_BUFSIZE
mdefine_line|#define&t;AHD_SENSE_BUFSIZE&t;0x100
DECL|macro|BUS_8_BIT
mdefine_line|#define&t;BUS_8_BIT&t;0x00
DECL|macro|STIMESEL_BUG_ADJ
mdefine_line|#define&t;STIMESEL_BUG_ADJ&t;0x08
DECL|macro|STIMESEL_MIN
mdefine_line|#define&t;STIMESEL_MIN&t;0x18
DECL|macro|STIMESEL_SHIFT
mdefine_line|#define&t;STIMESEL_SHIFT&t;0x03
DECL|macro|CCSGRAM_MAXSEGS
mdefine_line|#define&t;CCSGRAM_MAXSEGS&t;0x10
DECL|macro|INVALID_ADDR
mdefine_line|#define&t;INVALID_ADDR&t;0x80
DECL|macro|TARGET_CMD_CMPLT
mdefine_line|#define&t;TARGET_CMD_CMPLT&t;0xfe
DECL|macro|SEEOP_WRAL_ADDR
mdefine_line|#define&t;SEEOP_WRAL_ADDR&t;0x40
DECL|macro|SEEOP_ERAL_ADDR
mdefine_line|#define&t;SEEOP_ERAL_ADDR&t;0x80
DECL|macro|AHD_PRECOMP_CUTBACK_37
mdefine_line|#define&t;AHD_PRECOMP_CUTBACK_37&t;0x07
DECL|macro|AHD_PRECOMP_CUTBACK_17
mdefine_line|#define&t;AHD_PRECOMP_CUTBACK_17&t;0x04
DECL|macro|AHD_PRECOMP_MASK
mdefine_line|#define&t;AHD_PRECOMP_MASK&t;0x07
DECL|macro|AHD_ANNEXCOL_PRECOMP
mdefine_line|#define&t;AHD_ANNEXCOL_PRECOMP&t;0x04
DECL|macro|SRC_MODE_SHIFT
mdefine_line|#define&t;SRC_MODE_SHIFT&t;0x00
DECL|macro|PKT_OVERRUN_BUFSIZE
mdefine_line|#define&t;PKT_OVERRUN_BUFSIZE&t;0x200
DECL|macro|SCB_TRANSFER_SIZE_1BYTE_LUN
mdefine_line|#define&t;SCB_TRANSFER_SIZE_1BYTE_LUN&t;0x30
DECL|macro|TARGET_DATA_IN
mdefine_line|#define&t;TARGET_DATA_IN&t;0x01
DECL|macro|HOST_MSG
mdefine_line|#define&t;HOST_MSG&t;0xff
DECL|macro|MAX_OFFSET
mdefine_line|#define&t;MAX_OFFSET&t;0xfe
DECL|macro|BUS_16_BIT
mdefine_line|#define&t;BUS_16_BIT&t;0x01
DECL|macro|CCSCBADDR_MAX
mdefine_line|#define&t;CCSCBADDR_MAX&t;0x80
DECL|macro|SEQ_STACK_SIZE
mdefine_line|#define&t;SEQ_STACK_SIZE&t;0x08
DECL|macro|WRTBIASCTL_CPQ_DEFAULT
mdefine_line|#define&t;WRTBIASCTL_CPQ_DEFAULT&t;0x97
DECL|macro|NUMDSPS
mdefine_line|#define&t;NUMDSPS &t;0x14
DECL|macro|SEEOP_EWEN_ADDR
mdefine_line|#define&t;SEEOP_EWEN_ADDR&t;0xc0
DECL|macro|DST_MODE_SHIFT
mdefine_line|#define&t;DST_MODE_SHIFT&t;0x04
multiline_comment|/* Downloaded Constant Definitions */
DECL|macro|SCB_TRANSFER_SIZE
mdefine_line|#define&t;SCB_TRANSFER_SIZE&t;0x06
DECL|macro|PKT_OVERRUN_BUFOFFSET
mdefine_line|#define&t;PKT_OVERRUN_BUFOFFSET&t;0x05
DECL|macro|SG_SIZEOF
mdefine_line|#define&t;SG_SIZEOF&t;0x04
DECL|macro|SG_PREFETCH_ADDR_MASK
mdefine_line|#define&t;SG_PREFETCH_ADDR_MASK&t;0x03
DECL|macro|SG_PREFETCH_ALIGN_MASK
mdefine_line|#define&t;SG_PREFETCH_ALIGN_MASK&t;0x02
DECL|macro|SG_PREFETCH_CNT_LIMIT
mdefine_line|#define&t;SG_PREFETCH_CNT_LIMIT&t;0x01
DECL|macro|SG_PREFETCH_CNT
mdefine_line|#define&t;SG_PREFETCH_CNT&t;0x00
DECL|macro|DOWNLOAD_CONST_COUNT
mdefine_line|#define&t;DOWNLOAD_CONST_COUNT&t;0x07
multiline_comment|/* Exported Labels */
DECL|macro|LABEL_seq_isr
mdefine_line|#define&t;LABEL_seq_isr &t;0x21c
eof
