// Code your design here
module lfsr(
reset,
clk,
data
);
  
  input reset, clk			;
  wire next_bit				;
  output reg [3:0] data     ;
  
  assign next_bit = data[0] ^ data[1];
  
  always @ (posedge clk)
    begin
      if (reset || data == 0)
        data <= 1;
      else
        data <= {next_bit, data[3:1]};
    end
endmodule
      
      
      
      
                                  
  
                                   
                                   
                                
