
---------- Begin Simulation Statistics ----------
final_tick                               164630221063000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828048                       # Number of bytes of host memory used
host_op_rate                                    55149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.61                       # Real time elapsed on the host
host_tick_rate                               81873256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025594                       # Number of seconds simulated
sim_ticks                                 25594419250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       540618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1085458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6476268                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562075                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6974725                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2708371                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6476268                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3767897                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7135480                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           85870                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       382723                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17618027                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11397103                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562097                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1026447                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19343307                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240039                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48154495                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.358015                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.369356                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43382125     90.09%     90.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1649558      3.43%     93.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       357063      0.74%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       935896      1.94%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       403567      0.84%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227180      0.47%     97.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       101690      0.21%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        70969      0.15%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1026447      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48154495                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177967                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454883                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454883     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240039                       # Class of committed instruction
system.switch_cpus.commit.refs                4088996                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.118880                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.118880                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41986492                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44190243                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2396874                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4809271                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563062                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1429272                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5327032                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                785928                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              976445                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25403                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7135480                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2473275                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47854927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29415623                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1126124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.139395                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2766831                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2794241                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.574649                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51184977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.995464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.436468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42778644     83.58%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           386451      0.76%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           572882      1.12%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           538506      1.05%     86.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           858510      1.68%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           966432      1.89%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           374635      0.73%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           380279      0.74%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4328638      8.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51184977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737885                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3742053                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.683455                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11588856                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             976331                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21372457                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6675243                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        73387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1463728                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36566620                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10612525                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1275611                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34985270                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         228444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3286299                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563062                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3662647                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       585384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114212                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          838                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1587                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3220360                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       829613                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1587                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       150834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30520984                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28686655                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685318                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20916569                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.560409                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28833349                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47808747                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23742090                       # number of integer regfile writes
system.switch_cpus.ipc                       0.195355                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.195355                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       339550      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24012145     66.22%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1055      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10864547     29.96%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1043584      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36260881                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1371483                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037823                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          289204     21.09%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1041359     75.93%     97.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         40920      2.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37292814                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    125489899                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28686655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55894308                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36566620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36260881                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19326558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       411677                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26320181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51184977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.708428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.642472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     40063671     78.27%     78.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3157517      6.17%     84.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1646563      3.22%     87.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1514538      2.96%     90.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1748262      3.42%     94.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1226617      2.40%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1004172      1.96%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       473637      0.93%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       350000      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51184977                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.708375                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2473298                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       468545                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       503167                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6675243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1463728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20365385                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 51188817                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31049404                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4275695                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3066739                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8518916                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        244521                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106342379                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41409369                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50420731                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5278185                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         123034                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563062                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11221940                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29008815                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57121954                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5641                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6769                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7321524                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6751                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             83711394                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76231766                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       276254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         276254                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             537868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75938                       # Transaction distribution
system.membus.trans_dist::CleanEvict           464680                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6972                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        537868                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1630298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1630298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1630298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39729792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39729792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39729792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            544840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  544840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              544840                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1514528000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3025728000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25594419250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       354877                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1189601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936443                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     79117824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79121792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          588225                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4860032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1545564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.178740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1269310     82.13%     82.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 276254     17.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1545564                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1235732000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435908000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       412499                       # number of demand (read+write) hits
system.l2.demand_hits::total                   412499                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       412499                       # number of overall hits
system.l2.overall_hits::total                  412499                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       544773                       # number of demand (read+write) misses
system.l2.demand_misses::total                 544840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       544773                       # number of overall misses
system.l2.overall_misses::total                544840                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  54613658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54618717500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5059000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  54613658500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54618717500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.569089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.569119                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.569089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.569119                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82934.426230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100250.303337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100247.260664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82934.426230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100250.303337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100247.260664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75938                       # number of writebacks
system.l2.writebacks::total                     75938                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       544773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            544834                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       544773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           544834                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4449000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  49165928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49170377500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4449000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  49165928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49170377500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.569089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.569113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.569089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.569113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72934.426230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90250.303337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90248.364640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72934.426230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90250.303337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90248.364640                       # average overall mshr miss latency
system.l2.replacements                         588225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       278939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           278939                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       278939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       278939                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       228647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        228647                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13862                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    585402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     585402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.334645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.334645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83964.787722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83964.787722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    515682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    515682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.334645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.334645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73964.787722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73964.787722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82934.426230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81596.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4449000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4449000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72934.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72934.426230                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       398637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            398637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       537801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          537806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  54028256000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54028256000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936443                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.574305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.574307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100461.427182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100460.493189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       537801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       537801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  48650246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48650246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.574305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90461.427182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90461.427182                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.151158                       # Cycle average of tags in use
system.l2.tags.total_refs                     1521017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    588225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.585774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     239.692835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.497926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.284317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3842.669793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8246689                       # Number of tag accesses
system.l2.tags.data_accesses                  8246689                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     34865472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34869760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4860032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4860032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       544773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              544840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75938                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75938                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       152533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1362229463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1362397000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       152533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           155034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189886395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189886395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189886395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       152533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1362229463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1552283395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    543573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000292892250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4697                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4697                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1071292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71279                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      544834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75938                       # Number of write requests accepted
system.mem_ctrls.readBursts                    544834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75938                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    33                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4859                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16417112500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2718170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26610250000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30198.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48948.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    83428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                544834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  182746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  203163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  125185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       512472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.368676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.400962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.148582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       451883     88.18%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49924      9.74%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7257      1.42%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2081      0.41%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          713      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           76      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           72      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       512472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.685757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.055323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.421412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4012     85.42%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          569     12.11%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          111      2.36%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4697                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.156270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.566546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4329     92.17%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.53%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              233      4.96%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      1.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4697                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34792576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4856704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34869376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4860032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1359.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1362.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25592854500                       # Total gap between requests
system.mem_ctrls.avgGap                      41227.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     34788672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4856704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 152533.251951008802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1359228809.225667476654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189756366.517282873392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       544773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        75938                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1941250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  26608308750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 623964573000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31823.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48842.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8216763.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1821920940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            968373945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1932041160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197415180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2020321680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11269566330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        338036640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18547675875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        724.676567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    785510750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    854620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23954277750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1837129140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            976457295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1949505600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198709740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2020321680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11240331600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        362689440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18585144495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        726.140504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    849604750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    854620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23890183750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25594408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2473159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2473169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2473159                       # number of overall hits
system.cpu.icache.overall_hits::total         2473169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8196000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2473275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2473286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2473275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2473286                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70051.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70051.282051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5151500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84450.819672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84450.819672                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2473159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2473169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2473275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2473286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70051.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84450.819672                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4946634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4946634                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3516925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3516927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3516925                       # number of overall hits
system.cpu.dcache.overall_hits::total         3516927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2041442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2041447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2041442                       # number of overall misses
system.cpu.dcache.overall_misses::total       2041447                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 127097482362                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127097482362                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 127097482362                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127097482362                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5558367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5558374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5558367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5558374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.367274                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.367274                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.367274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.367274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62258.679092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62258.526605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62258.679092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62258.526605                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19329560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            599922                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.220122                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       278939                       # number of writebacks
system.cpu.dcache.writebacks::total            278939                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1084170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1084170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1084170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1084170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957272                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60531081926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60531081926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60531081926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60531081926                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172222                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172222                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172222                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172222                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63232.897156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63232.897156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63232.897156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63232.897156                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2903741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2903741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2020513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2020518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 126308929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126308929500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4924254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4924259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.410319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.410319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62513.297118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62513.142422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1083734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1083734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59769067500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59769067500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63802.740561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63802.740561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    788552862                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    788552862                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37677.522194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37677.522194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    762014426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    762014426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37184.132435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37184.132435                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164630221063000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.159068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4467838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.672234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.159067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12074025                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12074025                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164706197917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828184                       # Number of bytes of host memory used
host_op_rate                                    77027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   896.59                       # Real time elapsed on the host
host_tick_rate                               84739724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075977                       # Number of seconds simulated
sim_ticks                                 75976854500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1586622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3173518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19869557                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1684348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21299159                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8352770                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19869557                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11516787                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21755548                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246993                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1131693                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53385362                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34595008                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1684348                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3032573                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59653332                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821445                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    142649942                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.363277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.375482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    128231997     89.89%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5024761      3.52%     93.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1053035      0.74%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2835467      1.99%     96.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1217309      0.85%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694402      0.49%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       340403      0.24%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219995      0.15%     97.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3032573      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    142649942                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631822                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399634                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399634     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821445                       # Class of committed instruction
system.switch_cpus.commit.refs               12331794                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.065124                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.065124                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     124128210                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134177868                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7188337                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14664856                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1687041                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4285265                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16264701                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2324156                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2966469                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70910                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21755548                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7502555                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             141908199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89342166                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3374082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.143172                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8358469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8599763                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.587956                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    151953709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.018428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.458334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        126384756     83.17%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1170685      0.77%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1797261      1.18%     85.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1619410      1.07%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2576389      1.70%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2941723      1.94%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1217767      0.80%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1156105      0.76%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13089613      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    151953709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2203245                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11335867                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.690648                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33804672                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2964446                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        65582102                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20380830                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4439576                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111421217                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30840226                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3797385                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104946526                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         674567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9151633                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1687041                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10268145                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1642142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       353790                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4389                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9981174                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2507414                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4389                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1730779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93292211                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87171168                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683131                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63730768                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.573669                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87618847                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        142419702                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72201930                       # number of integer regfile writes
system.switch_cpus.ipc                       0.197429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.197429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1018326      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72962776     67.10%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3304      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31591054     29.05%     97.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3168452      2.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      108743912                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3866616                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035557                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          875315     22.64%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2877875     74.43%     97.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113426      2.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111592202                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    374624208                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87171168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    171024138                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111421217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         108743912                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59599692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1316060                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81483680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    151953709                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.715638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.654558                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    118753778     78.15%     78.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9360934      6.16%     84.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4945226      3.25%     87.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4545245      2.99%     90.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5124343      3.37%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3650108      2.40%     96.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3013836      1.98%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1456049      0.96%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1104190      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    151953709                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.715638                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7502555                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1394016                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1526348                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20380830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4439576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        60499341                       # number of misc regfile reads
system.switch_cpus.numCycles                151953709                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        93649603                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12330085                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9197039                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23224650                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        696435                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     323545819                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125856122                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153357869                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16056193                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         377469                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1687041                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31349616                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         89088229                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173684919                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14217                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20257                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21928806                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20197                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            251092146                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           232357239                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       814305                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605140                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         814305                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1566492                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       233594                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1353028                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20404                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1566492                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4760414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4760414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4760414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    116511360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    116511360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116511360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1586896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1586896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1586896                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4481322500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8805614250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  75976854500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1108629                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3432414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    235366720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              235366720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1738473                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14950016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4541043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179321                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3726738     82.07%     82.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 814305     17.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4541043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3677605000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203855000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1215674                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1215674                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1215674                       # number of overall hits
system.l2.overall_hits::total                 1215674                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1586896                       # number of demand (read+write) misses
system.l2.demand_misses::total                1586896                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1586896                       # number of overall misses
system.l2.overall_misses::total               1586896                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 159013388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     159013388000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 159013388000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    159013388000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.566229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566229                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.566229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566229                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100204.038576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100204.038576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100204.038576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100204.038576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              233594                       # number of writebacks
system.l2.writebacks::total                    233594                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1586896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1586896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1586896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1586896                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 143144428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143144428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 143144428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 143144428000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.566229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566229                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.566229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566229                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90204.038576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90204.038576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90204.038576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90204.038576                       # average overall mshr miss latency
system.l2.replacements                        1738473                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       875035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           875035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       875035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       875035                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       662454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        662454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        48909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20404                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1712541000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1712541000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.294375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83931.631053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83931.631053                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1508501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1508501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.294375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73931.631053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73931.631053                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1166765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1166765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1566492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1566492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 157300847000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157300847000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.573123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.573123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100415.991272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100415.991272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1566492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1566492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 141635927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141635927000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.573123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.573123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90415.991272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90415.991272                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5106614                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1742569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.930509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     264.070718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3831.929282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.064470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.935530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24159033                       # Number of tag accesses
system.l2.tags.data_accesses                 24159033                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75976854500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    101561344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          101561344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14950016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14950016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1586896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1586896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       233594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1336740573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1336740573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196770663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196770663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196770663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1336740573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1533511235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    233397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1583224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3126733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             219328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1586896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233594                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1586896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233594                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   197                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            101431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             97425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            101457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             96841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           101837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14301                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47740740250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7916120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             77426190250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30154.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48904.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   252452                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1586896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233594                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  543181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  585363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  359973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1492831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.879883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.665762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.222664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1311357     87.84%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148565      9.95%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22439      1.50%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6322      0.42%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2337      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          957      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          415      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          222      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1492831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.701815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.515172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.598740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1846     12.79%     12.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          7701     53.35%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1376      9.53%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          459      3.18%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          358      2.48%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          261      1.81%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          243      1.68%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          240      1.66%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          229      1.59%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          223      1.54%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          243      1.68%     91.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          196      1.36%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          170      1.18%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          192      1.33%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          169      1.17%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          109      0.76%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           97      0.67%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           86      0.60%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           58      0.40%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           42      0.29%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           41      0.28%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           26      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           20      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           18      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           12      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            9      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            6      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.598824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13217     91.57%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              289      2.00%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              673      4.66%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      1.58%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              101326336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  235008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14936576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               101561344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14950016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1333.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1336.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75978263000                       # Total gap between requests
system.mem_ctrls.avgGap                      41735.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    101326336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14936576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1333647420.215323686600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196593766.592429816723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1586896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       233594                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  77426190250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1865885393750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48790.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7987728.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5328496320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2832140190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5647661460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603760860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5997042480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33445630650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1010370240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54865102200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        722.129161                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2349406250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2536820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71090628250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5330416980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2833153455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5656557900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          614503620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5997042480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33357631770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1084474560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54873780765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        722.243387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2543043750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2536820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70896990750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   101571263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9975714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9975724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9975714                       # number of overall hits
system.cpu.icache.overall_hits::total         9975724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8196000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9975830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9975841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9975830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9975841                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70051.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70051.282051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5151500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84450.819672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84450.819672                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9975714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9975724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9975830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9975841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70655.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70051.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84450.819672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84450.819672                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9975786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160899.774194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19951744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19951744                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14344016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14344018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14344016                       # number of overall hits
system.cpu.dcache.overall_hits::total        14344018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8118441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8118446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8118441                       # number of overall misses
system.cpu.dcache.overall_misses::total       8118446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 500801600596                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 500801600596                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 500801600596                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 500801600596                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22462457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22462464                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22462457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22462464                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.361423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.361423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.361423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.361423                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61686.917549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61686.879557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61686.917549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61686.879557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     74244080                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2284824                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              67                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.494442                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.328358                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1153974                       # number of writebacks
system.cpu.dcache.writebacks::total           1153974                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4358599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4358599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4358599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4358599                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759842                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 236993854306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 236993854306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 236993854306                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 236993854306                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63032.929125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63032.929125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63032.929125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63032.929125                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758823                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11868270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11868270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8027914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8027919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 497594741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 497594741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19896184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19896189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.403490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.403490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61983.068267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61983.029662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4356855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4356855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 233900209500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 233900209500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63714.641879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63714.641879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3206859096                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3206859096                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35424.338551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35424.338551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3093644806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3093644806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34845.013189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34845.013189                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164706197917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.631353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18103865                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.815054                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.631351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48684775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48684775                       # Number of data accesses

---------- End Simulation Statistics   ----------
