Analysis & Synthesis report for module
Thu Dec 26 15:25:18 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Port Connectivity Checks: "decode:U2"
 11. Port Connectivity Checks: "fetch:U1"
 12. Port Connectivity Checks: "control:U0"
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 26 15:25:17 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; module                                     ;
; Top-level Entity Name              ; module                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 65                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; module             ; module             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; module.vhd                       ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/module.vhd        ;         ;
; decode.vhd                       ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/decode.vhd        ;         ;
; fetch.vhd                        ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/fetch.vhd         ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/memory.vhd        ;         ;
; my_components.vhd                ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/my_components.vhd ;         ;
; control.vhd                      ; yes             ; User VHDL File  ; C:/Users/goosh/Documents/Bce/mips/module/control.vhd       ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 65       ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; fpga_clk ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 65       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |module                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 65   ; 0            ; |module             ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; fetch:U1|instr[0..31]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode:U2"                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; register_rs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_rd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:U1"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:U0"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; alusrc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; beq_control ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 26 15:25:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off module -c module
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file module.vhd
    Info (12022): Found design unit 1: module-bhv
    Info (12023): Found entity 1: module
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-bhv
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-bhv
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-bhv
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-bhv
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 0 entities, in source file my_components.vhd
    Info (12022): Found design unit 1: my_components
    Info (12022): Found design unit 2: my_components-body
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-bhv
    Info (12023): Found entity 1: control
Info (12127): Elaborating entity "module" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at module.vhd(14): object "m_register_rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at module.vhd(14): object "m_register_rd" assigned a value but never read
Warning (10543): VHDL Variable Declaration warning at module.vhd(14): used default initial value for variable "m_branch_addr" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at module.vhd(14): object "m_immediate" assigned a value but never read
Warning (10543): VHDL Variable Declaration warning at module.vhd(14): used default initial value for variable "m_Alu_result" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at module.vhd(14): object "pc_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at module.vhd(15): object "m_ALUSrc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at module.vhd(15): object "m_beq_control" assigned a value but never read
Warning (10543): VHDL Variable Declaration warning at module.vhd(15): used default initial value for variable "m_branch_dec" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at module.vhd(16): object "m_ALUOp" assigned a value but never read
Info (12128): Elaborating entity "control" for hierarchy "control:U0"
Warning (10541): VHDL Signal Declaration warning at control.vhd(8): used implicit default value for signal "jump_dec" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at control.vhd(18): object "beq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control.vhd(18): object "addi" assigned a value but never read
Warning (10492): VHDL Process Statement warning at control.vhd(22): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "MemToReg", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "RegWrite", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "MemRead", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "MemWrite", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "beq_control", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(17): inferring latch(es) for signal or variable "ALUOp", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ALUOp[0]" at control.vhd(17)
Info (10041): Inferred latch for "ALUOp[1]" at control.vhd(17)
Info (10041): Inferred latch for "beq_control" at control.vhd(17)
Info (10041): Inferred latch for "MemWrite" at control.vhd(17)
Info (10041): Inferred latch for "MemRead" at control.vhd(17)
Info (10041): Inferred latch for "RegWrite" at control.vhd(17)
Info (10041): Inferred latch for "MemToReg" at control.vhd(17)
Info (10041): Inferred latch for "ALUSrc" at control.vhd(17)
Info (10041): Inferred latch for "RegDst" at control.vhd(17)
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:U1"
Warning (10542): VHDL Variable Declaration warning at fetch.vhd(25): used initial value expression for variable "mem" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at fetch.vhd(59): signal "branch_dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fetch.vhd(68): signal "jump_dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "decode" for hierarchy "decode:U2"
Warning (10541): VHDL Signal Declaration warning at decode.vhd(11): used implicit default value for signal "register_rd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at decode.vhd(11): used implicit default value for signal "jump_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at decode.vhd(54): object "write_register" assigned a value but never read
Warning (10492): VHDL Process Statement warning at decode.vhd(63): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(64): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(66): signal "RegDst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(70): signal "RegDst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(74): signal "RegWrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(75): signal "MemToReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(76): signal "memory_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(78): signal "Alu_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(100): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decode.vhd(101): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "memory" for hierarchy "memory:U3"
Warning (10492): VHDL Process Statement warning at memory.vhd(38): signal "MemWrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at memory.vhd(41): signal "MemRead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "alu[0]" is stuck at GND
    Warning (13410): Pin "alu[1]" is stuck at GND
    Warning (13410): Pin "alu[2]" is stuck at GND
    Warning (13410): Pin "alu[3]" is stuck at GND
    Warning (13410): Pin "alu[4]" is stuck at GND
    Warning (13410): Pin "alu[5]" is stuck at GND
    Warning (13410): Pin "alu[6]" is stuck at GND
    Warning (13410): Pin "alu[7]" is stuck at GND
    Warning (13410): Pin "alu[8]" is stuck at GND
    Warning (13410): Pin "alu[9]" is stuck at GND
    Warning (13410): Pin "alu[10]" is stuck at GND
    Warning (13410): Pin "alu[11]" is stuck at GND
    Warning (13410): Pin "alu[12]" is stuck at GND
    Warning (13410): Pin "alu[13]" is stuck at GND
    Warning (13410): Pin "alu[14]" is stuck at GND
    Warning (13410): Pin "alu[15]" is stuck at GND
    Warning (13410): Pin "alu[16]" is stuck at GND
    Warning (13410): Pin "alu[17]" is stuck at GND
    Warning (13410): Pin "alu[18]" is stuck at GND
    Warning (13410): Pin "alu[19]" is stuck at GND
    Warning (13410): Pin "alu[20]" is stuck at GND
    Warning (13410): Pin "alu[21]" is stuck at GND
    Warning (13410): Pin "alu[22]" is stuck at GND
    Warning (13410): Pin "alu[23]" is stuck at GND
    Warning (13410): Pin "alu[24]" is stuck at GND
    Warning (13410): Pin "alu[25]" is stuck at GND
    Warning (13410): Pin "alu[26]" is stuck at GND
    Warning (13410): Pin "alu[27]" is stuck at GND
    Warning (13410): Pin "alu[28]" is stuck at GND
    Warning (13410): Pin "alu[29]" is stuck at GND
    Warning (13410): Pin "alu[30]" is stuck at GND
    Warning (13410): Pin "alu[31]" is stuck at GND
    Warning (13410): Pin "inst[0]" is stuck at GND
    Warning (13410): Pin "inst[1]" is stuck at GND
    Warning (13410): Pin "inst[2]" is stuck at GND
    Warning (13410): Pin "inst[3]" is stuck at GND
    Warning (13410): Pin "inst[4]" is stuck at GND
    Warning (13410): Pin "inst[5]" is stuck at GND
    Warning (13410): Pin "inst[6]" is stuck at GND
    Warning (13410): Pin "inst[7]" is stuck at GND
    Warning (13410): Pin "inst[8]" is stuck at GND
    Warning (13410): Pin "inst[9]" is stuck at GND
    Warning (13410): Pin "inst[10]" is stuck at GND
    Warning (13410): Pin "inst[11]" is stuck at GND
    Warning (13410): Pin "inst[12]" is stuck at GND
    Warning (13410): Pin "inst[13]" is stuck at GND
    Warning (13410): Pin "inst[14]" is stuck at GND
    Warning (13410): Pin "inst[15]" is stuck at GND
    Warning (13410): Pin "inst[16]" is stuck at GND
    Warning (13410): Pin "inst[17]" is stuck at GND
    Warning (13410): Pin "inst[18]" is stuck at GND
    Warning (13410): Pin "inst[19]" is stuck at GND
    Warning (13410): Pin "inst[20]" is stuck at GND
    Warning (13410): Pin "inst[21]" is stuck at GND
    Warning (13410): Pin "inst[22]" is stuck at GND
    Warning (13410): Pin "inst[23]" is stuck at GND
    Warning (13410): Pin "inst[24]" is stuck at GND
    Warning (13410): Pin "inst[25]" is stuck at GND
    Warning (13410): Pin "inst[26]" is stuck at GND
    Warning (13410): Pin "inst[27]" is stuck at GND
    Warning (13410): Pin "inst[28]" is stuck at GND
    Warning (13410): Pin "inst[29]" is stuck at GND
    Warning (13410): Pin "inst[30]" is stuck at GND
    Warning (13410): Pin "inst[31]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fpga_clk"
Info (21057): Implemented 65 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 64 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Thu Dec 26 15:25:18 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


