##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for Clock_6
		4.7::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.3::Critical Path Report for (Clock_6:R vs. Clock_6:R)
		5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.5::Critical Path Report for (Clock_4:R vs. Clock_5:R)
		5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_2:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1       | Frequency: 61.77 MHz  | Target: 0.00 MHz   | 
Clock: Clock_2       | Frequency: 61.77 MHz  | Target: 1.00 MHz   | 
Clock: Clock_3       | Frequency: 91.70 MHz  | Target: 0.05 MHz   | 
Clock: Clock_4       | Frequency: 65.53 MHz  | Target: 0.00 MHz   | 
Clock: Clock_5       | Frequency: 63.07 MHz  | Target: 1.00 MHz   | 
Clock: Clock_6       | Frequency: 81.00 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | Frequency: 61.77 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_2        41666.7          25479        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+006           984100       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        2e+007           19989095     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4       Clock_4        5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4       Clock_5        41666.7          26407        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5       Clock_5        1e+006           984143       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6       Clock_6        2e+007           19987654     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
SpeedBackW(0)_PAD  23367         Clock_6:R         
SpeedForW(0)_PAD   21925         Clock_3:R         
stepB(0)_PAD       31314         Clock_4:R         
stepF(0)_PAD       31440         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 61.77 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_798/q                                         macrocell26     1250   1250  25479  RISE       1
\CounterF:CounterUDB:count_enable\/main_1         macrocell8      3219   4469  25479  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7819  25479  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309  10128  25479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 61.77 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_798/q                                         macrocell26     1250   1250  25479  RISE       1
\CounterF:CounterUDB:count_enable\/main_1         macrocell8      3219   4469  25479  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7819  25479  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309  10128  25479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 91.70 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSF:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMSF:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19989095p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/main_1          macrocell9      2522   4812  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/q               macrocell9      3350   8162  19989095  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2243  10405  19989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 65.53 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_846/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 26407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_846/q                                         macrocell48     1250   1250  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/main_1            macrocell13     2289   3539  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/q                 macrocell13     3350   6889  26407  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell5   2311   9199  26407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 63.07 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:upcnt_stored\/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 984143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:upcnt_stored\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:upcnt_stored\/q              macrocell39     1250   1250  984143  RISE       1
\CounterB:CounterUDB:upcnt_det\/main_0            macrocell13     2886   4136  984143  RISE       1
\CounterB:CounterUDB:upcnt_det\/q                 macrocell13     3350   7486  984143  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell5   2311   9797  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 81.00 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMSB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19987654p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  19987654  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   3996   6286  19987654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_798/q                                         macrocell26     1250   1250  25479  RISE       1
\CounterF:CounterUDB:count_enable\/main_1         macrocell8      3219   4469  25479  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7819  25479  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309  10128  25479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:dwncnt_stored\/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 984100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9840
-------------------------------------   ---- 
End-of-path arrival time (ps)           9840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:dwncnt_stored\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:dwncnt_stored\/q             macrocell31     1250   1250  984100  RISE       1
\CounterF:CounterUDB:count_enable\/main_4         macrocell8      2931   4181  984100  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7531  984100  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309   9840  984100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:upcnt_stored\/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 984143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:upcnt_stored\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:upcnt_stored\/q              macrocell39     1250   1250  984143  RISE       1
\CounterB:CounterUDB:upcnt_det\/main_0            macrocell13     2886   4136  984143  RISE       1
\CounterB:CounterUDB:upcnt_det\/q                 macrocell13     3350   7486  984143  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell5   2311   9797  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMSB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19987654p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  19987654  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   3996   6286  19987654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSF:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMSF:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19989095p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/main_1          macrocell9      2522   4812  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/q               macrocell9      3350   8162  19989095  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2243  10405  19989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


5.5::Critical Path Report for (Clock_4:R vs. Clock_5:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_846/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 26407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_846/q                                         macrocell48     1250   1250  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/main_1            macrocell13     2289   3539  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/q                 macrocell13     3350   6889  26407  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell5   2311   9199  26407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMB1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMB1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999987533p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  4999987533  RISE       1
\PWMB1:PWMUDB:status_2\/main_1          macrocell17     3393   5683  4999987533  RISE       1
\PWMB1:PWMUDB:status_2\/q               macrocell17     3350   9033  4999987533  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2933  11967  4999987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_2:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_798/q                                         macrocell26     1250   1250  25479  RISE       1
\CounterF:CounterUDB:count_enable\/main_1         macrocell8      3219   4469  25479  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7819  25479  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309  10128  25479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMF2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMF2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999987759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  4999987759  RISE       1
\PWMF2:PWMUDB:status_2\/main_1          macrocell3      3198   5488  4999987759  RISE       1
\PWMF2:PWMUDB:status_2\/q               macrocell3      3350   8838  4999987759  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2903  11741  4999987759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_798/q                                         macrocell26     1250   1250  25479  RISE       1
\CounterF:CounterUDB:count_enable\/main_1         macrocell8      3219   4469  25479  RISE       1
\CounterF:CounterUDB:count_enable\/q              macrocell8      3350   7819  25479  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2309  10128  25479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_530/q
Path End       : \CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterF:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_530/q                                         macrocell22     1250   1250  25793  RISE       1
\CounterF:CounterUDB:upcnt_det\/main_0            macrocell7      2897   4147  25793  RISE       1
\CounterF:CounterUDB:upcnt_det\/q                 macrocell7      3350   7497  25793  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell3   2317   9814  25793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_846/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 26407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_846/q                                         macrocell48     1250   1250  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/main_1            macrocell13     2289   3539  26407  RISE       1
\CounterB:CounterUDB:upcnt_det\/q                 macrocell13     3350   6889  26407  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell5   2311   9199  26407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_847/q
Path End       : \CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \CounterB:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 26409p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_847/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_847/q                                         macrocell44     1250   1250  26409  RISE       1
\CounterB:CounterUDB:count_enable\/main_4         macrocell14     2303   3553  26409  RISE       1
\CounterB:CounterUDB:count_enable\/q              macrocell14     3350   6903  26409  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2294   9198  26409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_798/q
Path End       : \CounterF:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \CounterF:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 32027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_798/q                                   macrocell26   1250   1250  25479  RISE       1
\CounterF:CounterUDB:dwncnt_stored\/main_0  macrocell31   4879   6129  32027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:dwncnt_stored\/clock_0                macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_530/q
Path End       : \CounterF:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \CounterF:CounterUDB:upcnt_stored\/clock_0
Path slack     : 32942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_530/q                                  macrocell22   1250   1250  25793  RISE       1
\CounterF:CounterUDB:upcnt_stored\/main_0  macrocell30   3965   5215  32942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:upcnt_stored\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_847/q
Path End       : \CounterB:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \CounterB:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 33516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_847/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_847/q                                   macrocell44   1250   1250  26409  RISE       1
\CounterB:CounterUDB:dwncnt_stored\/main_0  macrocell40   3391   4641  33516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:dwncnt_stored\/clock_0                macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_846/q
Path End       : \CounterB:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \CounterB:CounterUDB:upcnt_stored\/clock_0
Path slack     : 33532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_4 Clock_5)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_846/q                                  macrocell48   1250   1250  26407  RISE       1
\CounterB:CounterUDB:upcnt_stored\/main_0  macrocell39   3375   4625  33532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:upcnt_stored\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterB:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \CounterB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14359
-------------------------------------   ----- 
End-of-path arrival time (ps)           14359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  985141  RISE       1
\CounterB:CounterUDB:status_3\/main_0           macrocell12     5045   7335  985141  RISE       1
\CounterB:CounterUDB:status_3\/q                macrocell12     3350  10685  985141  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/status_3   statusicell5    3674  14359  985141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \CounterF:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \CounterF:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12482
-------------------------------------   ----- 
End-of-path arrival time (ps)           12482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   2430   2430  987018  RISE       1
\CounterF:CounterUDB:status_0\/main_0            macrocell4      3811   6241  987018  RISE       1
\CounterF:CounterUDB:status_0\/q                 macrocell4      3350   9591  987018  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2891  12482  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterF:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \CounterF:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  987947  RISE       1
\CounterF:CounterUDB:status_3\/main_0           macrocell6      3599   5889  987947  RISE       1
\CounterF:CounterUDB:status_3\/q                macrocell6      3350   9239  987947  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    2314  11553  987947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \CounterB:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \CounterB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   2430   2430  988779  RISE       1
\CounterB:CounterUDB:status_0\/main_0            macrocell10     2617   5047  988779  RISE       1
\CounterB:CounterUDB:status_0\/q                 macrocell10     3350   8397  988779  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/status_0    statusicell5    2323  10721  988779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \CounterB:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \CounterB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell5   2200   2200  989018  RISE       1
\CounterB:CounterUDB:status_2\/main_0           macrocell11     2614   4814  989018  RISE       1
\CounterB:CounterUDB:status_2\/q                macrocell11     3350   8164  989018  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/status_2   statusicell5    2318  10482  989018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \CounterF:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \CounterF:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell3   2200   2200  989057  RISE       1
\CounterF:CounterUDB:status_2\/main_0           macrocell5      2590   4790  989057  RISE       1
\CounterF:CounterUDB:status_2\/q                macrocell5      3350   8140  989057  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/status_2   statusicell3    2303  10443  989057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterB:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \CounterB:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989164p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  985141  RISE       1
\CounterB:CounterUDB:underflow_reg_i\/main_0    macrocell37     5036   7326  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:underflow_reg_i\/clock_0              macrocell37         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \CounterF:CounterUDB:prevCompare\/main_0
Capture Clock  : \CounterF:CounterUDB:prevCompare\/clock_0
Path slack     : 989687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   2430   2430  987018  RISE       1
\CounterF:CounterUDB:prevCompare\/main_0         macrocell29     4373   6803  989687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:prevCompare\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterF:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \CounterF:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 990117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  987947  RISE       1
\CounterF:CounterUDB:underflow_reg_i\/main_0    macrocell28     4083   6373  990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:underflow_reg_i\/clock_0              macrocell28         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \CounterB:CounterUDB:prevCompare\/main_0
Capture Clock  : \CounterB:CounterUDB:prevCompare\/clock_0
Path slack     : 990646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   2430   2430  988779  RISE       1
\CounterB:CounterUDB:prevCompare\/main_0         macrocell38     3414   5844  990646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:prevCompare\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \CounterB:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \CounterB:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 991672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell5   2200   2200  989018  RISE       1
\CounterB:CounterUDB:overflow_reg_i\/main_0     macrocell36     2618   4818  991672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:overflow_reg_i\/clock_0               macrocell36         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \CounterF:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \CounterF:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 991686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell3   2200   2200  989057  RISE       1
\CounterF:CounterUDB:overflow_reg_i\/main_0     macrocell27     2604   4804  991686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:overflow_reg_i\/clock_0               macrocell27         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterB:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \CounterB:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sC8:counterdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterB:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  985141  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5    4163   6453  993047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterB:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \CounterF:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \CounterF:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sC8:counterdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\CounterF:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  987947  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4154   6444  993056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CounterF:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMSB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19987654p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  19987654  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   3996   6286  19987654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSB:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMSB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  19987654  RISE       1
\PWMSB:PWMUDB:status_2\/main_1          macrocell18     3458   5748  19988144  RISE       1
\PWMSB:PWMUDB:status_2\/q               macrocell18     3350   9098  19988144  RISE       1
\PWMSB:PWMUDB:genblk8:stsreg\/status_2  statusicell8    2258  11356  19988144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSF:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMSF:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19989095p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/main_1          macrocell9      2522   4812  19989095  RISE       1
\PWMSF:PWMUDB:status_2\/q               macrocell9      3350   8162  19989095  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2243  10405  19989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMSF:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMSF:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989133p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  19989095  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2517   4807  19989133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:runmode_enable\/q
Path End       : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMSB:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989679p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:runmode_enable\/q        macrocell49     1250   1250  19989679  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   3011   4261  19989679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:runmode_enable\/q
Path End       : \PWMSF:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMSF:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:runmode_enable\/q        macrocell32     1250   1250  19989687  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3003   4253  19989687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMSB:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMSB:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991419p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  19991419  RISE       1
\PWMSB:PWMUDB:prevCompare1\/main_0    macrocell50     2561   5071  19991419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:prevCompare1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMSB:PWMUDB:status_0\/main_1
Capture Clock  : \PWMSB:PWMUDB:status_0\/clock_0
Path slack     : 19991419p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  19991419  RISE       1
\PWMSB:PWMUDB:status_0\/main_1        macrocell51     2561   5071  19991419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_909/main_1
Capture Clock  : Net_909/clock_0
Path slack     : 19991428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  19991419  RISE       1
Net_909/main_1                        macrocell52     2552   5062  19991428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_909/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMSF:PWMUDB:status_0\/main_1
Capture Clock  : \PWMSF:PWMUDB:status_0\/clock_0
Path slack     : 19991739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  19991739  RISE       1
\PWMSF:PWMUDB:status_0\/main_1        macrocell34     2241   4751  19991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_828/main_1
Capture Clock  : Net_828/clock_0
Path slack     : 19991739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  19991739  RISE       1
Net_828/main_1                        macrocell35     2241   4751  19991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMSF:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMSF:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  19991739  RISE       1
\PWMSF:PWMUDB:prevCompare1\/main_0    macrocell33     2240   4750  19991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:runmode_enable\/q
Path End       : Net_909/main_0
Capture Clock  : Net_909/clock_0
Path slack     : 19992232p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:runmode_enable\/q  macrocell49   1250   1250  19989679  RISE       1
Net_909/main_0                   macrocell52   3008   4258  19992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_909/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:runmode_enable\/q
Path End       : Net_828/main_0
Capture Clock  : Net_828/clock_0
Path slack     : 19992250p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:runmode_enable\/q  macrocell32   1250   1250  19989687  RISE       1
Net_828/main_0                   macrocell35   2990   4240  19992250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:prevCompare1\/q
Path End       : \PWMSB:PWMUDB:status_0\/main_0
Capture Clock  : \PWMSB:PWMUDB:status_0\/clock_0
Path slack     : 19992995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:prevCompare1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:prevCompare1\/q   macrocell50   1250   1250  19992995  RISE       1
\PWMSB:PWMUDB:status_0\/main_0  macrocell51   2245   3495  19992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMSB:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMSB:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19992999  RISE       1
\PWMSB:PWMUDB:runmode_enable\/main_0      macrocell49    2281   3491  19992999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:runmode_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:prevCompare1\/q
Path End       : \PWMSF:PWMUDB:status_0\/main_0
Capture Clock  : \PWMSF:PWMUDB:status_0\/clock_0
Path slack     : 19993011p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:prevCompare1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  19993011  RISE       1
\PWMSF:PWMUDB:status_0\/main_0  macrocell34   2229   3479  19993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMSF:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMSF:PWMUDB:runmode_enable\/clock_0
Path slack     : 19993019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  19993019  RISE       1
\PWMSF:PWMUDB:runmode_enable\/main_0      macrocell32    2261   3471  19993019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:runmode_enable\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSF:PWMUDB:status_0\/q
Path End       : \PWMSF:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMSF:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3519
-------------------------------------   ---- 
End-of-path arrival time (ps)           3519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMSF:PWMUDB:status_0\/q               macrocell34    1250   1250  19995981  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2269   3519  19995981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWMSF:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMSB:PWMUDB:status_0\/q
Path End       : \PWMSB:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMSB:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:status_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMSB:PWMUDB:status_0\/q               macrocell51    1250   1250  19995995  RISE       1
\PWMSB:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2255   3505  19995995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWMSB:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMB1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMB1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999987533p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  4999987533  RISE       1
\PWMB1:PWMUDB:status_2\/main_1          macrocell17     3393   5683  4999987533  RISE       1
\PWMB1:PWMUDB:status_2\/q               macrocell17     3350   9033  4999987533  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2933  11967  4999987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMF2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMF2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999987759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  4999987759  RISE       1
\PWMF2:PWMUDB:status_2\/main_1          macrocell3      3198   5488  4999987759  RISE       1
\PWMF2:PWMUDB:status_2\/q               macrocell3      3350   8838  4999987759  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2903  11741  4999987759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMB2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMB2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999987771p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  4999987771  RISE       1
\PWMB2:PWMUDB:status_2\/main_1          macrocell15     3197   5487  4999987771  RISE       1
\PWMB2:PWMUDB:status_2\/q               macrocell15     3350   8837  4999987771  RISE       1
\PWMB2:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2892  11729  4999987771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:runmode_enable\/q
Path End       : \PWMB1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMB1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999988844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:runmode_enable\/q        macrocell45     1250   1250  4999988844  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   3846   5096  4999988844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMF1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMF1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999988947p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT       slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  4999988947  RISE       1
\PWMF1:PWMUDB:status_2\/main_1          macrocell2      2598   4888  4999988947  RISE       1
\PWMF1:PWMUDB:status_2\/q               macrocell2      3350   8238  4999988947  RISE       1
\PWMF1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10553  4999988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMB1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMB1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989014p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  4999987533  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2636   4926  4999989014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMF1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMF1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  4999988947  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2579   4869  4999989071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMB2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMB2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4999989106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4999989106  RISE       1
\PWMB2:PWMUDB:prevCompare1\/main_0    macrocell42     4874   7384  4999989106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:runmode_enable\/q
Path End       : \PWMB2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMB2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  4999989076  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3565   4815  4999989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMF2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMF2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  4999987759  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2304   4594  4999989346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWMB2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMB2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  4999987771  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2295   4585  4999989355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_847/main_1
Capture Clock  : Net_847/clock_0
Path slack     : 4999989658p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4999989106  RISE       1
Net_847/main_1                        macrocell44     4322   6832  4999989658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_847/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:runmode_enable\/q
Path End       : \PWMF2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMF2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989737p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:runmode_enable\/q        macrocell23     1250   1250  4999988450  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2953   4203  4999989737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:runmode_enable\/q
Path End       : \PWMF1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMF1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989787p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:runmode_enable\/q        macrocell19     1250   1250  4999989688  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2903   4153  4999989787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:runmode_enable\/q
Path End       : Net_846/main_0
Capture Clock  : Net_846/clock_0
Path slack     : 4999990078p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT       slack  edge  Fanout
-------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  4999988844  RISE       1
Net_846/main_0                   macrocell48   5162   6412  4999990078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMB1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMB1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4999990606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  4999990606  RISE       1
\PWMB1:PWMUDB:prevCompare1\/main_0    macrocell46     3374   5884  4999990606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:prevCompare1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_846/main_1
Capture Clock  : Net_846/clock_0
Path slack     : 4999990619p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  4999990606  RISE       1
Net_846/main_1                        macrocell48     3361   5871  4999990619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_530/main_1
Capture Clock  : Net_530/clock_0
Path slack     : 4999990682p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990682  RISE       1
Net_530/main_1                        macrocell22     3298   5808  4999990682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMF1:PWMUDB:status_0\/main_1
Capture Clock  : \PWMF1:PWMUDB:status_0\/clock_0
Path slack     : 4999990688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990682  RISE       1
\PWMF1:PWMUDB:status_0\/main_1        macrocell21     3292   5802  4999990688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:status_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMF1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMF1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4999990715p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990682  RISE       1
\PWMF1:PWMUDB:prevCompare1\/main_0    macrocell20     3265   5775  4999990715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:prevCompare1\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_798/main_1
Capture Clock  : Net_798/clock_0
Path slack     : 4999990846p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  4999990846  RISE       1
Net_798/main_1                        macrocell26     3134   5644  4999990846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMF2:PWMUDB:status_0\/main_1
Capture Clock  : \PWMF2:PWMUDB:status_0\/clock_0
Path slack     : 4999990848p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  4999990846  RISE       1
\PWMF2:PWMUDB:status_0\/main_1        macrocell25     3132   5642  4999990848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMF2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMF2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4999991000p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  4999990846  RISE       1
\PWMF2:PWMUDB:prevCompare1\/main_0    macrocell24     2980   5490  4999991000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:prevCompare1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMB2:PWMUDB:status_0\/main_1
Capture Clock  : \PWMB2:PWMUDB:status_0\/clock_0
Path slack     : 4999991317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4999989106  RISE       1
\PWMB2:PWMUDB:status_0\/main_1        macrocell43     2663   5173  4999991317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:status_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWMB1:PWMUDB:status_0\/main_1
Capture Clock  : \PWMB1:PWMUDB:status_0\/clock_0
Path slack     : 4999991660p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  4999990606  RISE       1
\PWMB1:PWMUDB:status_0\/main_1        macrocell47     2320   4830  4999991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:runmode_enable\/q
Path End       : Net_798/main_0
Capture Clock  : Net_798/clock_0
Path slack     : 4999992295p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT       slack  edge  Fanout
-------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:runmode_enable\/q  macrocell23   1250   1250  4999988450  RISE       1
Net_798/main_0                   macrocell26   2945   4195  4999992295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:prevCompare1\/q
Path End       : \PWMB1:PWMUDB:status_0\/main_0
Capture Clock  : \PWMB1:PWMUDB:status_0\/clock_0
Path slack     : 4999992308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:prevCompare1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  4999992308  RISE       1
\PWMB1:PWMUDB:status_0\/main_0  macrocell47   2932   4182  4999992308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:runmode_enable\/q
Path End       : Net_847/main_0
Capture Clock  : Net_847/clock_0
Path slack     : 4999992312p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT       slack  edge  Fanout
-------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  4999989076  RISE       1
Net_847/main_0                   macrocell44   2928   4178  4999992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_847/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:prevCompare1\/q
Path End       : \PWMB2:PWMUDB:status_0\/main_0
Capture Clock  : \PWMB2:PWMUDB:status_0\/clock_0
Path slack     : 4999992322p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  4999992322  RISE       1
\PWMB2:PWMUDB:status_0\/main_0  macrocell43   2918   4168  4999992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:status_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:status_0\/q
Path End       : \PWMB1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMB1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999992328p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:status_0\/q               macrocell47    1250   1250  4999992328  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/status_0  statusicell7   5922   7172  4999992328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:runmode_enable\/q
Path End       : Net_530/main_0
Capture Clock  : Net_530/clock_0
Path slack     : 4999992343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT       slack  edge  Fanout
-------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:runmode_enable\/q  macrocell19   1250   1250  4999989688  RISE       1
Net_530/main_0                   macrocell22   2897   4147  4999992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_530/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:status_0\/q
Path End       : \PWMF2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMF2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999992665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:status_0\/q               macrocell25    1250   1250  4999992665  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   5585   6835  4999992665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:prevCompare1\/q
Path End       : \PWMF1:PWMUDB:status_0\/main_0
Capture Clock  : \PWMF1:PWMUDB:status_0\/clock_0
Path slack     : 4999992923p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:prevCompare1\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:prevCompare1\/q   macrocell20   1250   1250  4999992923  RISE       1
\PWMF1:PWMUDB:status_0\/main_0  macrocell21   2317   3567  4999992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:status_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMF2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMF2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4999992934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  4999992934  RISE       1
\PWMF2:PWMUDB:runmode_enable\/main_0      macrocell23    2346   3556  4999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:runmode_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF2:PWMUDB:prevCompare1\/q
Path End       : \PWMF2:PWMUDB:status_0\/main_0
Capture Clock  : \PWMF2:PWMUDB:status_0\/clock_0
Path slack     : 4999992953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:prevCompare1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWMF2:PWMUDB:prevCompare1\/q   macrocell24   1250   1250  4999992953  RISE       1
\PWMF2:PWMUDB:status_0\/main_0  macrocell25   2287   3537  4999992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF2:PWMUDB:status_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMB1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMB1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4999992954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMB1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  4999992954  RISE       1
\PWMB1:PWMUDB:runmode_enable\/main_0      macrocell45    2326   3536  4999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMF1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMF1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4999992957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  4999992957  RISE       1
\PWMF1:PWMUDB:runmode_enable\/main_0      macrocell19    2323   3533  4999992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:runmode_enable\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMB2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMB2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4999992957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT       slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  4999992957  RISE       1
\PWMB2:PWMUDB:runmode_enable\/main_0      macrocell41    2323   3533  4999992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:runmode_enable\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMF1:PWMUDB:status_0\/q
Path End       : \PWMF1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMF1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999995920p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:status_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMF1:PWMUDB:status_0\/q               macrocell21    1250   1250  4999995920  RISE       1
\PWMF1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3580  4999995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWMF1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMB2:PWMUDB:status_0\/q
Path End       : \PWMB2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMB2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999995926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:status_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                model name    delay     AT       slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWMB2:PWMUDB:status_0\/q               macrocell43    1250   1250  4999995926  RISE       1
\PWMB2:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2324   3574  4999995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWMB2:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

