package cpu.pipeline

import chisel3._
import chisel3.util._
import cpu.defines._
import cpu.defines.Const._
import cpu.CpuConfig

class Fu extends Module {
  val io = IO(new Bundle {
    val data = new Bundle {
      val pc       = Input(UInt(XLEN.W))
      val info     = Input(new Info())
      val src_info = Input(new SrcInfo())
      val rd_info  = Output(new RdInfo())
    }

    val dataSram = new DataSram()
    
    val branch = Output(Bool())
    val target = Output(UInt(XLEN.W))
  })

  val alu = Module(new Alu()).io
  val mdu = Module(new Mdu()).io
  val lsu = Module(new Lsu()).io
  val bru = Module(new Bru()).io

  io.dataSram <> lsu.dataSram

  alu.info     := io.data.info
  alu.src_info := io.data.src_info
  mdu.info     := io.data.info
  mdu.src_info := io.data.src_info
  lsu.info     := io.data.info
  lsu.src_info := io.data.src_info
  
  bru.info     := io.data.info
  bru.src_info := io.data.src_info
  bru.pc       := io.data.pc
  io.branch    := bru.branch
  io.target    := bru.target

  io.data.rd_info.wdata(FuType.alu) := alu.result
  io.data.rd_info.wdata(FuType.mdu) := mdu.result
  io.data.rd_info.wdata(FuType.lsu) := lsu.result
  io.data.rd_info.wdata(FuType.bru) := bru.result
}