#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 14 22:40:03 2022
# Process ID: 23772
# Current directory: D:/Vteacher/Lab4_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22636 D:\Vteacher\Lab4_3\Lab2.xpr
# Log file: D:/Vteacher/Lab4_3/vivado.log
# Journal file: D:/Vteacher/Lab4_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/Lab4_3/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/Cctrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/DPath'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.070 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/ram_b.mif'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/rom_d.mif'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.gen/sources_1/ip/rom_d/sim/rom_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_d
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.gen/sources_1/ip/ram_b/sim/ram_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/ALUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/new/CPUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/new/Load_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/RegFile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/cpu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
"xelab -wto b18b6452b4ef4a7aa08cc991d9111fdb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b18b6452b4ef4a7aa08cc991d9111fdb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/Vteacher/Lab4_3/Lab2.srcs/sim_1/new/cpu_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Load_Ctrl
Compiling module xil_defaultlib.cpu_ctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.RegFile32
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALUT
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUT
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.ram_b
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.rom_d
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 15 00:17:34 2022. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 15 00:17:34 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1102.527 ; gain = 13.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.383 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/ram_b.mif'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/rom_d.mif'
INFO: [SIM-utils-43] Exported 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.gen/sources_1/ip/rom_d/sim/rom_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_d
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.gen/sources_1/ip/ram_b/sim/ram_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/ALUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/new/CPUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/new/Load_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/RegFile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sources_1/imports/new/cpu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Lab4_3/Lab2.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
"xelab -wto b18b6452b4ef4a7aa08cc991d9111fdb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b18b6452b4ef4a7aa08cc991d9111fdb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/Vteacher/Lab4_3/Lab2.srcs/sim_1/new/cpu_tb.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Load_Ctrl
Compiling module xil_defaultlib.cpu_ctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.RegFile32
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.ALUT
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUT
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.ram_b
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.rom_d
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vteacher/Lab4_3/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 00:40:59 2022...
