Fitter report for top
Sat Apr 23 22:48:14 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|ALTSYNCRAM
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr 23 22:48:14 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 9,235 / 49,760 ( 19 % )                     ;
;     Total combinational functions  ; 8,601 / 49,760 ( 17 % )                     ;
;     Dedicated logic registers      ; 5,362 / 49,760 ( 11 % )                     ;
; Total registers                    ; 5362                                        ;
; Total pins                         ; 3 / 360 ( < 1 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 307,232 / 1,677,312 ( 18 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M50DAF484C6GES                      ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   8.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[2]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[3]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[4]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[5]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[6]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[7]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]                                                                   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[0]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[1]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[4]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[5]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[6]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[7]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[0]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[1]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[4]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[5]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[6]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[7]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]   ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14522 ) ; 0.00 % ( 0 / 14522 )       ; 0.00 % ( 0 / 14522 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14522 ) ; 0.00 % ( 0 / 14522 )       ; 0.00 % ( 0 / 14522 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 14132 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 382 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/top.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 9,235 / 49,760 ( 19 % )      ;
;     -- Combinational with no register       ; 3873                         ;
;     -- Register only                        ; 634                          ;
;     -- Combinational with a register        ; 4728                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 4554                         ;
;     -- 3 input functions                    ; 2378                         ;
;     -- <=2 input functions                  ; 1669                         ;
;     -- Register only                        ; 634                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 8007                         ;
;     -- arithmetic mode                      ; 594                          ;
;                                             ;                              ;
; Total registers*                            ; 5,362 / 51,509 ( 10 % )      ;
;     -- Dedicated logic registers            ; 5,362 / 49,760 ( 11 % )      ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 744 / 3,110 ( 24 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 3 / 360 ( < 1 % )            ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 53 / 182 ( 29 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 307,232 / 1,677,312 ( 18 % ) ;
; Total block memory implementation bits      ; 488,448 / 1,677,312 ( 29 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 10                           ;
;     -- Global clocks                        ; 10 / 20 ( 50 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 6.7% / 6.9% / 6.5%           ;
; Peak interconnect usage (total/H/V)         ; 37.2% / 37.8% / 36.3%        ;
; Maximum fan-out                             ; 4967                         ;
; Highest non-global fan-out                  ; 148                          ;
; Total fan-out                               ; 49995                        ;
; Average fan-out                             ; 3.40                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 8956 / 49760 ( 18 % ) ; 279 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 3711                  ; 162                   ; 0                              ;
;     -- Register only                        ; 619                   ; 15                    ; 0                              ;
;     -- Combinational with a register        ; 4626                  ; 102                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 4411                  ; 143                   ; 0                              ;
;     -- 3 input functions                    ; 2310                  ; 68                    ; 0                              ;
;     -- <=2 input functions                  ; 1616                  ; 53                    ; 0                              ;
;     -- Register only                        ; 619                   ; 15                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 7753                  ; 254                   ; 0                              ;
;     -- arithmetic mode                      ; 584                   ; 10                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 5245                  ; 117                   ; 0                              ;
;     -- Dedicated logic registers            ; 5245 / 49760 ( 11 % ) ; 117 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 720 / 3110 ( 23 % )   ; 26 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 3                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 307232                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 488448                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 53 / 182 ( 29 % )     ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 9 / 24 ( 37 % )       ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 1221                  ; 205                   ; 0                              ;
;     -- Registered Input Connections         ; 528                   ; 125                   ; 0                              ;
;     -- Output Connections                   ; 581                   ; 845                   ; 0                              ;
;     -- Registered Output Connections        ; 31                    ; 689                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 49031                 ; 2134                  ; 4                              ;
;     -- Registered Connections               ; 18216                 ; 1415                  ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 768                   ; 1034                  ; 0                              ;
;     -- sld_hub:auto_hub                     ; 1034                  ; 16                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 198                   ; 212                   ; 0                              ;
;     -- Output Ports                         ; 25                    ; 229                   ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 157                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 8                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 176                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 181                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 152                   ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clkin_125   ; U22   ; 5        ; 78           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; clkin_50    ; M8    ; 2        ; 0            ; 18           ; 14           ; 4967                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; cpu_reset_n ; E11   ; 8        ; 36           ; 39           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 40 ( 3 % )  ; 2.5V          ; --           ;
; 6        ; 0 / 60 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 52 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 5 / 36 ( 14 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; cpu_reset_n                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; clkin_50                             ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; clkin_125                            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-------------+-----------------------------+
; Pin Name    ; Reason                      ;
+-------------+-----------------------------+
; clkin_125   ; Missing location assignment ;
; clkin_50    ; Missing location assignment ;
; cpu_reset_n ; Missing location assignment ;
+-------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------+
; Compilation Hierarchy Node                                                                                                                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                                              ; Library Name                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------+
; |top_level                                                                                                                                                                                           ; 9235 (1)    ; 5362 (0)                  ; 0 (0)         ; 307232      ; 53   ; 1          ; 0            ; 0       ; 0         ; 3    ; 0            ; 3873 (1)     ; 634 (0)           ; 4728 (0)         ; 0          ; |top_level                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; top_level                                                                                ; work                                ;
;    |global_reset_generator:global_reset_generator_inst|                                                                                                                                              ; 27 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (0)             ; 18 (0)           ; 0          ; |top_level|global_reset_generator:global_reset_generator_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; global_reset_generator                                                                   ; work                                ;
;       |bit_synchronizer:reset_sync_block[0].bit_synchronizer_inst|                                                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|global_reset_generator:global_reset_generator_inst|bit_synchronizer:reset_sync_block[0].bit_synchronizer_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; bit_synchronizer                                                                         ; work                                ;
;       |falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|                                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; falling_edge_detector                                                                    ; work                                ;
;       |reset_counter:reset_counter_inst|                                                                                                                                                             ; 22 (22)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; 0          ; |top_level|global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; reset_counter                                                                            ; work                                ;
;    |multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|                                                                                                                    ; 8928 (0)    ; 5223 (0)                  ; 0 (0)         ; 307232      ; 53   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3705 (0)     ; 615 (0)           ; 4608 (0)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system                                                      ; multiprocessor_tutorial_main_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                                                   ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                       ; 17 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (5)            ; 6 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                            ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;       |multiprocessor_tutorial_main_system_cpu_top:cpu_top|                                                                                                                                          ; 1146 (0)    ; 585 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 535 (0)      ; 92 (0)            ; 519 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_cpu_top                                              ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|                                                                                                                                       ; 1146 (632)  ; 585 (315)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 535 (294)    ; 92 (12)           ; 519 (326)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_cpu_top_cpu                                          ; multiprocessor_tutorial_main_system ;
;             |lpm_add_sub:Add2|                                                                                                                                                                       ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                                                              ; work                                ;
;                |add_sub_gai:auto_generated|                                                                                                                                                          ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|lpm_add_sub:Add2|add_sub_gai:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; add_sub_gai                                                                              ; work                                ;
;             |multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|                                                                ; 448 (82)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (2)      ; 80 (4)            ; 193 (76)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci                                ; multiprocessor_tutorial_main_system ;
;                |multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|                                         ; 192 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 73 (0)            ; 25 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper                      ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|                                        ; 54 (50)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 34 (31)           ; 15 (14)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk                       ; multiprocessor_tutorial_main_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                        ; altera_std_synchronizer                                                                  ; work                                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                                                                        ; altera_std_synchronizer                                                                  ; work                                ;
;                   |multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck|                                              ; 137 (133)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 39 (35)           ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck                          ; multiprocessor_tutorial_main_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                              ; altera_std_synchronizer                                                                  ; work                                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                              ; altera_std_synchronizer                                                                  ; work                                ;
;                   |sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_phy|                                                                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_phy                                                                                                                                                                                                                                                                                                                                ; sld_virtual_jtag_basic                                                                   ; work                                ;
;                |multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg|                                               ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg                         ; multiprocessor_tutorial_main_system ;
;                |multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_break|                                                 ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_break                          ; multiprocessor_tutorial_main_system ;
;                |multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug|                                                 ; 13 (11)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (1)             ; 9 (8)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug                          ; multiprocessor_tutorial_main_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                           ; altera_std_synchronizer                                                                  ; work                                ;
;                |multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|                                                       ; 128 (128)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 1 (1)             ; 61 (61)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem                             ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module                     ; multiprocessor_tutorial_main_system ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                        ; altsyncram                                                                               ; work                                ;
;                         |altsyncram_0n61:auto_generated|                                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                                                                                                                                                                                                                         ; altsyncram_0n61                                                                          ; work                                ;
;             |multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module                   ; multiprocessor_tutorial_main_system ;
;                |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                                               ; work                                ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_s0c1                                                                          ; work                                ;
;             |multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module                   ; multiprocessor_tutorial_main_system ;
;                |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                                               ; work                                ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_s0c1                                                                          ; work                                ;
;       |multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|                                                                                                                              ; 166 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (15)      ; 23 (4)            ; 96 (22)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_jtag_uart_top                                        ; multiprocessor_tutorial_main_system ;
;          |alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|                                                                                                     ; 74 (74)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 19 (19)           ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                                                        ; work                                ;
;          |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|                                                                 ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                               ; multiprocessor_tutorial_main_system ;
;             |scfifo:rfifo|                                                                                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                |scfifo_9621:auto_generated|                                                                                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                         |cntr_337:count_usedw|                                                                                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;          |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|                                                                 ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                               ; multiprocessor_tutorial_main_system ;
;             |scfifo:wfifo|                                                                                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                |scfifo_9621:auto_generated|                                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                         |cntr_337:count_usedw|                                                                                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;       |multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|                                                                                                                      ; 968 (0)     ; 178 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 492 (0)      ; 11 (0)            ; 465 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_mm_interconnect_0                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:cpu_top_debug_mem_slave_agent_rsp_fifo|                                                                                                                              ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_top_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:jtag_uart_top_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_top_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                                                                                     ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 8 (8)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:philosopher_one_incoming_philo_slave_agent_rsp_fifo|                                                                                                                 ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (10)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_one_incoming_philo_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:philosopher_two_incoming_philo_slave_agent_rsp_fifo|                                                                                                                 ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_two_incoming_philo_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:philosopher_zero_incoming_philo_slave_agent_rsp_fifo|                                                                                                                ; 17 (17)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 10 (10)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_zero_incoming_philo_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                                                                             ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_sc_fifo:timer_top_s1_agent_rsp_fifo|                                                                                                                                         ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_top_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:cpu_top_data_master_agent|                                                                                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_top_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_one_outgoing_master_agent|                                                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_one_outgoing_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_one_outgoing_philo_master_agent|                                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_one_outgoing_philo_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_two_outgoing_master_agent|                                                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_two_outgoing_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_two_outgoing_philo_master_agent|                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_two_outgoing_philo_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_zero_outgoing_master_agent|                                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_zero_outgoing_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_agent:philosopher_zero_outgoing_philo_master_agent|                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:philosopher_zero_outgoing_philo_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_translator:cpu_top_data_master_translator|                                                                                                                            ; 14 (14)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_top_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_master_translator:cpu_top_instruction_master_translator|                                                                                                                     ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_top_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:cpu_top_debug_mem_slave_agent|                                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_top_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:philosopher_one_incoming_philo_slave_agent|                                                                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:philosopher_one_incoming_philo_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:philosopher_two_incoming_philo_slave_agent|                                                                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:philosopher_two_incoming_philo_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:philosopher_zero_incoming_philo_slave_agent|                                                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:philosopher_zero_incoming_philo_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                                                                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_agent:timer_top_s1_agent|                                                                                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_top_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_translator:cpu_top_debug_mem_slave_translator|                                                                                                                         ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 27 (27)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_top_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_translator:jtag_uart_top_avalon_jtag_slave_translator|                                                                                                                 ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_top_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                                                                                        ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_slave_translator:timer_top_s1_translator|                                                                                                                                    ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_top_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_traffic_limiter:philosopher_one_outgoing_master_limiter|                                                                                                                     ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_one_outgoing_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                                            ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_traffic_limiter:philosopher_two_outgoing_master_limiter|                                                                                                                     ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_two_outgoing_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                                            ; multiprocessor_tutorial_main_system ;
;          |altera_merlin_traffic_limiter:philosopher_zero_outgoing_master_limiter|                                                                                                                    ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_zero_outgoing_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                                                            ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux                          ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_001                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_004|                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_demux_002                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                                             ; 39 (18)     ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (17)      ; 0 (0)             ; 5 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 21 (15)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arb_adder:adder|                                                                                                                                                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                                                                  ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                                             ; 55 (49)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (3)        ; 0 (0)             ; 48 (46)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                                             ; 41 (34)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 0 (0)             ; 35 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                                                             ; 40 (34)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 35 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                                                             ; 41 (34)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 0 (0)             ; 35 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                                                             ; 206 (178)   ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 200 (177)    ; 0 (0)             ; 6 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006                        ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                           ; 28 (18)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (13)      ; 0 (0)             ; 5 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arb_adder:adder|                                                                                                                                                       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arb_adder                                                                  ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router:router|                                                                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_mm_interconnect_0_router                             ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router_001:router_001|                                                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_mm_interconnect_0_router_001                         ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_002|                                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_mm_interconnect_0_router_002                         ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_003|                                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_mm_interconnect_0_router_002                         ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_004|                                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_mm_interconnect_0_router_002                         ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_router_014:router_014|                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_router_014:router_014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_mm_interconnect_0_router_014                         ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_demux_006                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                     ; 114 (114)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 73 (73)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux                            ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                             ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001                        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                                                             ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001                        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                                                             ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001                        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_004|                                                                                                             ; 34 (34)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_mm_interconnect_0_rsp_mux_001                        ; multiprocessor_tutorial_main_system ;
;       |multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|                                                                                                                              ; 27 (1)      ; 1 (0)                     ; 0 (0)         ; 262176      ; 33   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (1)       ; 0 (0)             ; 1 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_onchip_memory                                        ; multiprocessor_tutorial_main_system ;
;          |altsyncram:the_altsyncram|                                                                                                                                                                 ; 26 (0)      ; 1 (0)                     ; 0 (0)         ; 262176      ; 33   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 1 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                                               ; work                                ;
;             |altsyncram_1aj1:auto_generated|                                                                                                                                                         ; 26 (1)      ; 1 (1)                     ; 0 (0)         ; 262176      ; 33   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_1aj1                                                                          ; work                                ;
;                |decode_97a:decode3|                                                                                                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|decode_97a:decode3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; decode_97a                                                                               ; work                                ;
;                |mux_63b:mux2|                                                                                                                                                                        ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|mux_63b:mux2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; mux_63b                                                                                  ; work                                ;
;       |multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|                                                                                                                          ; 2267 (0)    ; 1405 (0)                  ; 0 (0)         ; 11264       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 862 (0)      ; 151 (0)           ; 1254 (0)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_philosopher_one                                      ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:in_philo_bridge|                                                                                                                                                   ; 108 (108)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 7 (7)             ; 98 (98)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:in_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_philo_bridge|                                                                                                                                                  ; 107 (107)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 104 (104)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_system_bridge|                                                                                                                                                 ; 152 (152)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 143 (143)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                    ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|                                                                                                                               ; 163 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (16)      ; 21 (3)            ; 94 (20)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_jtag_uart_top                                        ; multiprocessor_tutorial_main_system ;
;             |alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|                                                                                                  ; 74 (74)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 18 (18)           ; 35 (35)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                                                        ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:rfifo|                                                                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:wfifo|                                                                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|                                                                                                       ; 82 (82)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 65 (65)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|                                                                                                                       ; 1174 (0)    ; 588 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 92 (0)            ; 530 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one                              ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|                                                                                                                    ; 1174 (665)  ; 588 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (313)    ; 92 (12)           ; 530 (340)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu                          ; multiprocessor_tutorial_main_system ;
;                |lpm_add_sub:Add2|                                                                                                                                                                    ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                                                              ; work                                ;
;                   |add_sub_gai:auto_generated|                                                                                                                                                       ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|lpm_add_sub:Add2|add_sub_gai:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; add_sub_gai                                                                              ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|                             ; 443 (82)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 173 (2)      ; 80 (4)            ; 190 (72)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci                ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|      ; 191 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 72 (0)            ; 25 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper      ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|     ; 51 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 33 (31)           ; 17 (16)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk       ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; altera_std_synchronizer                                                                  ; work                                ;
;                      |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck|           ; 137 (133)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 39 (35)           ; 8 (8)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck                                                                               ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck          ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; altera_std_synchronizer                                                                  ; work                                ;
;                      |sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_phy|                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_phy                                                                                                                                            ; sld_virtual_jtag_basic                                                                   ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg|            ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg         ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_break|              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_break                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_break          ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug|              ; 13 (11)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (2)             ; 7 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug          ; multiprocessor_tutorial_main_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer                                                                  ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|                    ; 128 (128)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 62 (62)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem             ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram                                                                                              ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module     ; multiprocessor_tutorial_main_system ;
;                         |altsyncram:the_altsyncram|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; altsyncram                                                                               ; work                                ;
;                            |altsyncram_0n61:auto_generated|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                     ; altsyncram_0n61                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module   ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_s0c1                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module   ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_s0c1                                                                          ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|                                                                                                   ; 570 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 199 (0)      ; 8 (0)             ; 363 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo|                                                                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:cpu_one_debug_mem_slave_agent_rsp_fifo|                                                                                                                           ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_one_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|                                                                                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|                                                                                                                              ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                                                                          ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:cpu_one_instruction_master_agent|                                                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_one_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:in_philo_bridge_m0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:in_philo_bridge_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_one_data_master_translator|                                                                                                                         ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_one_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_one_instruction_master_translator|                                                                                                                  ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_one_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:chopstick_mutex_s1_agent|                                                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:chopstick_mutex_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:cpu_one_debug_mem_slave_agent|                                                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_one_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_philo_bridge_s0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_philo_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_system_bridge_s0_agent|                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_system_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:timer_s1_agent|                                                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:chopstick_mutex_s1_translator|                                                                                                                           ; 41 (41)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 36 (36)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:chopstick_mutex_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:cpu_one_debug_mem_slave_translator|                                                                                                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_one_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                  ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:timer_s1_translator|                                                                                                                                     ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                              ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux          ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (1)             ; 46 (43)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                          ; 64 (61)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 57 (54)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                                          ; 43 (40)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 37 (34)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                          ; 46 (42)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 1 (1)             ; 35 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                          ; 32 (28)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 17 (14)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router|                                                                                                    ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router             ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001         ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                  ; 90 (90)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 50 (50)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux            ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_timer_top:timer|                                                                                                                                       ; 155 (155)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 10 (10)           ; 110 (110)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_timer_top                                            ; multiprocessor_tutorial_main_system ;
;       |multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|                                                                                                                          ; 2260 (0)    ; 1405 (0)                  ; 0 (0)         ; 11264       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 855 (0)      ; 148 (0)           ; 1257 (0)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_philosopher_two                                      ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:in_philo_bridge|                                                                                                                                                   ; 107 (107)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 13 (13)           ; 92 (92)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:in_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_philo_bridge|                                                                                                                                                  ; 107 (107)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 104 (104)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_system_bridge|                                                                                                                                                 ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 146 (146)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_system_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                    ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (9)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|                                                                                                                               ; 166 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (18)      ; 23 (4)            ; 92 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_jtag_uart_top                                        ; multiprocessor_tutorial_main_system ;
;             |alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|                                                                                                  ; 74 (74)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 19 (19)           ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                                                        ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:rfifo|                                                                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:wfifo|                                                                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                               ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; cntr_n2b                                                                                 ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|                                                                                                       ; 83 (83)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 65 (65)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|                                                                                                                       ; 1180 (0)    ; 588 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 90 (0)            ; 538 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two                              ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|                                                                                                                    ; 1180 (667)  ; 588 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (317)    ; 90 (11)           ; 538 (339)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu                          ; multiprocessor_tutorial_main_system ;
;                |lpm_add_sub:Add2|                                                                                                                                                                    ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                                                              ; work                                ;
;                   |add_sub_gai:auto_generated|                                                                                                                                                       ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|lpm_add_sub:Add2|add_sub_gai:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; add_sub_gai                                                                              ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|                             ; 447 (82)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 169 (2)      ; 79 (4)            ; 199 (76)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                               ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci                ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|      ; 190 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 74 (0)            ; 23 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper      ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|     ; 54 (50)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 36 (33)           ; 14 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk                                                                         ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk       ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; altera_std_synchronizer                                                                  ; work                                ;
;                      |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck|           ; 136 (132)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 38 (34)           ; 12 (12)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck                                                                               ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck          ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; altera_std_synchronizer                                                                  ; work                                ;
;                      |sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_phy|                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_phy                                                                                                                                            ; sld_virtual_jtag_basic                                                                   ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg|            ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg         ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_break|              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_break                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_break          ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug|              ; 13 (11)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 11 (9)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug          ; multiprocessor_tutorial_main_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer                                                                  ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|                    ; 126 (126)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 62 (62)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem             ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram                                                                                              ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module     ; multiprocessor_tutorial_main_system ;
;                         |altsyncram:the_altsyncram|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; altsyncram                                                                               ; work                                ;
;                            |altsyncram_0n61:auto_generated|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                     ; altsyncram_0n61                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module   ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_s0c1                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module   ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_s0c1                                                                          ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|                                                                                                   ; 567 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 9 (0)             ; 367 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo|                                                                                                                                ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:cpu_two_debug_mem_slave_agent_rsp_fifo|                                                                                                                           ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_two_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|                                                                                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|                                                                                                                              ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                                                                          ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:cpu_two_instruction_master_agent|                                                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_two_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:in_philo_bridge_m0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:in_philo_bridge_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_two_data_master_translator|                                                                                                                         ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_two_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_two_instruction_master_translator|                                                                                                                  ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_two_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:chopstick_mutex_s1_agent|                                                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:chopstick_mutex_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:cpu_two_debug_mem_slave_agent|                                                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_two_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_philo_bridge_s0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_philo_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_system_bridge_s0_agent|                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_system_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:timer_s1_agent|                                                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:chopstick_mutex_s1_translator|                                                                                                                           ; 41 (41)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 35 (35)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:chopstick_mutex_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:cpu_two_debug_mem_slave_translator|                                                                                                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_two_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                  ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:timer_s1_translator|                                                                                                                                     ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                              ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux          ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                          ; 64 (61)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 57 (54)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                                          ; 43 (40)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 36 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                          ; 45 (42)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (1)             ; 36 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                          ; 33 (29)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (14)      ; 1 (1)             ; 16 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router|                                                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router             ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001         ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                  ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 52 (52)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux            ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_timer_top:timer|                                                                                                                                       ; 156 (156)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 11 (11)           ; 109 (109)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_timer_top                                            ; multiprocessor_tutorial_main_system ;
;       |multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|                                                                                                                        ; 2261 (0)    ; 1405 (0)                  ; 0 (0)         ; 11264       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 856 (0)      ; 160 (0)           ; 1245 (0)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; multiprocessor_tutorial_main_system_philosopher_zero                                     ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:in_philo_bridge|                                                                                                                                                   ; 107 (107)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 17 (17)           ; 88 (88)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:in_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_philo_bridge|                                                                                                                                                  ; 107 (107)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 104 (104)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_philo_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_avalon_mm_bridge:out_system_bridge|                                                                                                                                                 ; 152 (152)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 145 (145)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_mm_bridge                                                                  ; multiprocessor_tutorial_main_system ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                    ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                                  ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                                                ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|                                                                                                                               ; 167 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (18)      ; 24 (4)            ; 91 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; multiprocessor_tutorial_main_system_jtag_uart_top                                        ; multiprocessor_tutorial_main_system ;
;             |alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|                                                                                                  ; 75 (75)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 20 (20)           ; 32 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                                                        ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:rfifo|                                                                                                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                             ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_n2b                                                                                 ; work                                ;
;             |multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w                               ; multiprocessor_tutorial_main_system ;
;                |scfifo:wfifo|                                                                                                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                                                   ; work                                ;
;                   |scfifo_9621:auto_generated|                                                                                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo_9621                                                                              ; work                                ;
;                      |a_dpfifo_bb01:dpfifo|                                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                                                            ; work                                ;
;                         |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                                             ; work                                ;
;                            |cntr_337:count_usedw|                                                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                             ; cntr_337                                                                                 ; work                                ;
;                         |altsyncram_dtn1:FIFOram|                                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_dtn1                                                                          ; work                                ;
;                         |cntr_n2b:rd_ptr_count|                                                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; cntr_n2b                                                                                 ; work                                ;
;                         |cntr_n2b:wr_ptr|                                                                                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cntr_n2b                                                                                 ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|                                                                                                       ; 83 (83)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 65 (65)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex                      ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|                                                                                                                    ; 1170 (0)    ; 588 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 550 (0)      ; 91 (0)            ; 529 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero                            ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|                                                                                                                  ; 1170 (659)  ; 588 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 550 (309)    ; 91 (12)           ; 529 (338)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu                        ; multiprocessor_tutorial_main_system ;
;                |lpm_add_sub:Add2|                                                                                                                                                                    ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|lpm_add_sub:Add2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                                                              ; work                                ;
;                   |add_sub_gai:auto_generated|                                                                                                                                                       ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|lpm_add_sub:Add2|add_sub_gai:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; add_sub_gai                                                                              ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|                         ; 445 (82)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (2)      ; 79 (4)            ; 191 (75)         ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                    ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci              ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|  ; 185 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 71 (0)            ; 27 (0)           ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper                                                                                                                                                                                                                                    ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper    ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk| ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 31 (29)           ; 19 (17)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk                                                      ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk     ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                                                  ; work                                ;
;                      |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck|       ; 138 (134)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 40 (36)           ; 17 (17)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck                                                            ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck        ; multiprocessor_tutorial_main_system ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                                                  ; work                                ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                                                  ; work                                ;
;                      |sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_phy|                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_phy                                                                                                                           ; sld_virtual_jtag_basic                                                                   ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg|        ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg                                                                                                                                                                                                                                          ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg       ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_break|          ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_break:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_break                                                                                                                                                                                                                                            ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_break        ; multiprocessor_tutorial_main_system ;
;                   |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug|          ; 13 (11)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (2)             ; 8 (7)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug                                                                                                                                                                                                                                            ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug        ; multiprocessor_tutorial_main_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                        ; altera_std_synchronizer                                                                  ; work                                ;
;                   |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|                ; 127 (127)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 1 (1)             ; 51 (51)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem           ; multiprocessor_tutorial_main_system ;
;                      |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram                                                                           ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module   ; multiprocessor_tutorial_main_system ;
;                         |altsyncram:the_altsyncram|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                                               ; work                                ;
;                            |altsyncram_0n61:auto_generated|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                            ; altsyncram_s0c1                                                                          ; work                                ;
;                |multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                     ; multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module ; multiprocessor_tutorial_main_system ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                                               ; work                                ;
;                      |altsyncram_s0c1:auto_generated|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                                                                                                                                            ; altsyncram_s0c1                                                                          ; work                                ;
;          |multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|                                                                                                  ; 570 (0)     ; 187 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 10 (0)            ; 369 (0)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0                   ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo|                                                                                                                                ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:chopstick_mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:cpu_zero_debug_mem_slave_agent_rsp_fifo|                                                                                                                          ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 5 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_zero_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|                                                                                                                               ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|                                                                                                                              ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 13 (13)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                                                                          ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                                    ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:cpu_zero_instruction_master_agent|                                                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_zero_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_agent:in_philo_bridge_m0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:in_philo_bridge_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                                               ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_zero_data_master_translator|                                                                                                                        ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_zero_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_master_translator:cpu_zero_instruction_master_translator|                                                                                                                 ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_zero_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                                                          ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:chopstick_mutex_s1_agent|                                                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:chopstick_mutex_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:cpu_zero_debug_mem_slave_agent|                                                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_zero_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_philo_bridge_s0_agent|                                                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_philo_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:out_system_bridge_s0_agent|                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_system_bridge_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_agent:timer_s1_agent|                                                                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                                ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:chopstick_mutex_s1_translator|                                                                                                                           ; 41 (41)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 35 (35)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:chopstick_mutex_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:cpu_zero_debug_mem_slave_translator|                                                                                                                     ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 32 (32)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_zero_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                  ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |altera_merlin_slave_translator:timer_s1_translator|                                                                                                                                     ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                           ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                              ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux          ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                          ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 50 (47)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                          ; 66 (63)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (1)             ; 57 (54)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                                          ; 43 (40)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 37 (34)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                          ; 44 (41)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 37 (34)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                          ; 33 (29)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (11)      ; 1 (1)             ; 19 (16)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001        ; multiprocessor_tutorial_main_system ;
;                |altera_merlin_arbitrator:arb|                                                                                                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                                                 ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router|                                                                                                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router             ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_router_001         ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_demux_001      ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                  ; 90 (90)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 52 (52)          ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux            ; multiprocessor_tutorial_main_system ;
;             |multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_rsp_mux_001        ; multiprocessor_tutorial_main_system ;
;          |multiprocessor_tutorial_main_system_timer_top:timer|                                                                                                                                       ; 155 (155)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 7 (7)             ; 113 (113)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; multiprocessor_tutorial_main_system_timer_top                                            ; multiprocessor_tutorial_main_system ;
;       |multiprocessor_tutorial_main_system_timer_top:timer_top|                                                                                                                                      ; 151 (151)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 18 (18)           ; 102 (102)        ; 0          ; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system_timer_top                                            ; multiprocessor_tutorial_main_system ;
;    |sld_hub:auto_hub|                                                                                                                                                                                ; 279 (1)     ; 117 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (1)      ; 15 (0)            ; 102 (0)          ; 0          ; |top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                                                                  ; altera_sld                          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                              ; 278 (0)     ; 117 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 15 (0)            ; 102 (0)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                                                              ; altera_sld                          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                        ; 278 (0)     ; 117 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 15 (0)            ; 102 (0)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab                                                                              ; alt_sld_fab                         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                    ; 278 (13)    ; 117 (12)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (1)      ; 15 (0)            ; 102 (0)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                                                                  ; alt_sld_fab                         ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                                                                                 ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_ident                                                            ; alt_sld_fab                         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                         ; 266 (0)     ; 105 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 15 (0)            ; 98 (0)           ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                                                        ; alt_sld_fab                         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                     ; 266 (206)   ; 105 (75)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (123)    ; 15 (14)           ; 98 (70)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_jtag_hub                                                                             ; work                                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                       ; 40 (40)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 11 (11)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_rom_sr                                                                               ; work                                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                     ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_shadow_jsm                                                                           ; altera_sld                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; clkin_125   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clkin_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cpu_reset_n ; Input    ; (6) 1728 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clkin_125                                                                                                                      ;                   ;         ;
; clkin_50                                                                                                                       ;                   ;         ;
; cpu_reset_n                                                                                                                    ;                   ;         ;
;      - global_reset_generator:global_reset_generator_inst|bit_synchronizer:reset_sync_block[0].bit_synchronizer_inst|p1~feeder ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X43_Y40_N0    ; 461     ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; JTAG_X43_Y40_N0    ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clkin_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_M8             ; 4959    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|falling_edge_detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X38_Y35_N7      ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|WideNand0~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X42_Y33_N16 ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|resetn_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y33_N5      ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X44_Y1_N1       ; 233     ; Async. clear                          ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y35_N4  ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y35_N16 ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X42_Y36_N5      ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y36_N7      ; 451     ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y30_N20 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X39_Y27_N9      ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y29_N2  ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|E_valid_from_R~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X37_Y30_N13     ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|E_valid_from_R~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y30_N6  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y27_N26 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X35_Y32_N21     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X36_Y32_N21     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X34_Y34_N9      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X35_Y33_N20 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y31_N20 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y32_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y33_N12 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|W_valid~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y30_N4  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y30_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y30_N10 ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y30_N5      ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|jxuir                                                                                                                                                                                                                                         ; FF_X39_Y34_N13     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|take_action_break_a~0                                                                                                                                                                                                                         ; LCCOMB_X39_Y34_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                                                                                                                                        ; LCCOMB_X38_Y34_N2  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                                                                                                                                             ; FF_X35_Y31_N5      ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_tck|sr~43                                                                                                                                                                                                                                               ; LCCOMB_X43_Y35_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                                              ; LCCOMB_X43_Y35_N12 ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_cpu_top_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y35_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y31_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y34_N16 ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|MonDReg[31]~13                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X39_Y34_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y31_N12 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y31_N14 ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X49_Y31_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y31_N6  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X51_Y31_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X51_Y31_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|fifo_rd~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X42_Y29_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X42_Y29_N29     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y29_N8  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X47_Y30_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X49_Y31_N0  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X49_Y31_N10 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y29_N1      ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X47_Y30_N10 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_top_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y29_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y24_N8  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_one_incoming_philo_slave_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X43_Y20_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_two_incoming_philo_slave_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y22_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:philosopher_zero_incoming_philo_slave_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X38_Y26_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_one_outgoing_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y22_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_two_outgoing_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y23_N24 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:philosopher_zero_outgoing_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X39_Y26_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y27_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|last_cycle~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y23_N16 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|decode_97a:decode3|eq_node[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y26_N24 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|decode_97a:decode3|eq_node[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y26_N30 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y26_N4  ; 34      ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:in_philo_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y17_N22 ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:in_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y17_N6  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_philo_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y22_N16 ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y18_N30 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y17_N22 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y17_N18 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X43_Y36_N17     ; 1085    ; Async. clear                          ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X54_Y14_N24 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X54_Y18_N26 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X54_Y18_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X54_Y18_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X51_Y16_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X42_Y14_N27     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X42_Y16_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X51_Y16_N16 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X54_Y14_N4  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X54_Y14_N26 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X42_Y16_N17     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X51_Y16_N24 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|mutex_reg_enable~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X41_Y19_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y13_N22 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X38_Y16_N11     ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y14_N28 ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X38_Y13_N21     ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X38_Y13_N17     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y18_N8  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X39_Y13_N9      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X38_Y14_N21     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X41_Y14_N27     ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y13_N18 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y12_N24 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X39_Y11_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X42_Y12_N0  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X38_Y13_N3      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y16_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y14_N26 ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X42_Y15_N17     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|jxuir                                     ; FF_X49_Y17_N31     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|take_action_break_a~0                     ; LCCOMB_X49_Y17_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|take_action_ocimem_a~1                    ; LCCOMB_X49_Y16_N26 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_sysclk|update_jdo_strobe                         ; FF_X50_Y17_N27     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_tck|sr~43                                           ; LCCOMB_X49_Y21_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                          ; LCCOMB_X50_Y17_N16 ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_debug_slave_phy|virtual_state_uir~0                                                                                          ; LCCOMB_X50_Y17_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                           ; LCCOMB_X44_Y16_N4  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                                                     ; LCCOMB_X50_Y17_N10 ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|MonDReg[31]~15                                                                                                                                                                                                                    ; LCCOMB_X50_Y17_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                  ; LCCOMB_X47_Y15_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                    ; LCCOMB_X45_Y15_N24 ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_one_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y18_N24 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y18_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y17_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y17_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y17_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y17_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y17_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y16_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y15_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y15_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y17_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y17_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y18_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y18_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X40_Y17_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y17_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y16_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y16_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y14_N14 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y14_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X32_Y15_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y15_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y15_N20 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_timer_top:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y15_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:in_philo_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y25_N16 ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:in_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y25_N10 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_philo_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X41_Y24_N30 ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y24_N12 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_system_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y26_N28 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_avalon_mm_bridge:out_system_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y26_N26 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X9_Y28_N29      ; 1085    ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y26_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y29_N10 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y29_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y29_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y26_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X18_Y26_N29     ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y26_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y26_N4  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y26_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y26_N10 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X19_Y26_N15     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y26_N28 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|mutex_reg_enable~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y22_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y23_N12 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X17_Y24_N29     ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y23_N18 ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y25_N31     ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X14_Y25_N21     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y23_N0  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X10_Y24_N13     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X9_Y25_N25      ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X11_Y24_N13     ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y23_N4  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y23_N30 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y24_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y23_N22 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X14_Y25_N5      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y22_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y25_N6  ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X15_Y22_N23     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|jxuir                                     ; FF_X14_Y32_N5      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|take_action_break_a~0                     ; LCCOMB_X14_Y32_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|take_action_ocimem_a~1                    ; LCCOMB_X14_Y28_N16 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_sysclk|update_jdo_strobe                         ; FF_X14_Y32_N3      ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_tck|sr~43                                           ; LCCOMB_X14_Y30_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                          ; LCCOMB_X14_Y30_N6  ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_debug_slave_phy|virtual_state_uir~0                                                                                          ; LCCOMB_X14_Y32_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                           ; LCCOMB_X14_Y27_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                                                     ; LCCOMB_X14_Y28_N26 ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|MonDReg[31]~15                                                                                                                                                                                                                    ; LCCOMB_X13_Y28_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                  ; LCCOMB_X9_Y28_N8   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                                    ; LCCOMB_X14_Y28_N14 ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_two_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y24_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y24_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y21_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y21_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y21_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y21_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y27_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y27_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y27_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y27_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y27_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y23_N12 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y24_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y24_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y24_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y27_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y20_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y21_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y25_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y25_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y23_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y23_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y20_N0  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y20_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y20_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y20_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y20_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_timer_top:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y20_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:in_philo_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X50_Y26_N8  ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:in_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X46_Y26_N26 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_philo_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X42_Y22_N6  ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_philo_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y23_N20 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X50_Y26_N24 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|wait_rise~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X50_Y26_N10 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X70_Y31_N9      ; 1085    ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y28_N4  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X51_Y33_N30 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X52_Y33_N12 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X52_Y33_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X55_Y26_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X55_Y28_N9      ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X55_Y26_N24 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y29_N26 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X55_Y28_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X55_Y28_N16 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X55_Y29_N9      ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X55_Y29_N4  ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_one_chopstick_mutex:chopstick_mutex|mutex_reg_enable~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X49_Y26_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X65_Y24_N10 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X56_Y25_N31     ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X62_Y25_N22 ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X64_Y24_N9      ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X64_Y24_N29     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X60_Y26_N24 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X65_Y24_N13     ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X60_Y24_N27     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X64_Y23_N21     ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X64_Y24_N30 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X70_Y24_N18 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X61_Y25_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X72_Y24_N16 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X64_Y24_N7      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X63_Y24_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X63_Y24_N22 ; 33      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X63_Y27_N13     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|jxuir                  ; FF_X62_Y33_N23     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|take_action_break_a~0  ; LCCOMB_X62_Y33_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X62_Y33_N2  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X57_Y33_N21     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_tck|sr~43                        ; LCCOMB_X57_Y32_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_phy|virtual_state_sdr~0                                                                         ; LCCOMB_X57_Y32_N16 ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_debug_slave_phy|virtual_state_uir~0                                                                         ; LCCOMB_X57_Y32_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                            ; LCCOMB_X59_Y29_N26 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|MonDReg[0]~15                                                                                                                                                                                                      ; LCCOMB_X62_Y31_N6  ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|MonDReg[31]~14                                                                                                                                                                                                     ; LCCOMB_X61_Y31_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                   ; LCCOMB_X69_Y31_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                                     ; LCCOMB_X62_Y31_N28 ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_zero_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X57_Y27_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X56_Y24_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y24_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y24_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X55_Y24_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_philo_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X55_Y24_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X51_Y26_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X51_Y26_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X51_Y26_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X51_Y26_N10 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_system_bridge_s0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X51_Y26_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X57_Y23_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X58_Y27_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X58_Y27_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X56_Y26_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X50_Y26_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X59_Y26_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X59_Y26_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X54_Y26_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X54_Y26_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X57_Y26_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_mm_interconnect_0:mm_interconnect_0|multiprocessor_tutorial_main_system_philosopher_one_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X57_Y23_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X59_Y22_N20 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X59_Y22_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|control_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X57_Y22_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X57_Y22_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X57_Y22_N26 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_timer_top:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X57_Y22_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X42_Y28_N30 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X42_Y28_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X42_Y28_N24 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y27_N14 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y27_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_timer_top:timer_top|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X44_Y27_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X47_Y36_N15     ; 205     ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y37_N6  ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X49_Y35_N22 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y37_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y33_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y33_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y33_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y33_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y35_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y35_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X45_Y37_N8  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X45_Y37_N30 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y37_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X47_Y36_N26 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X49_Y33_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X49_Y33_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X49_Y33_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X49_Y33_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X50_Y38_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X51_Y38_N4  ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X50_Y38_N6  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y36_N5      ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X46_Y36_N17     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y36_N13     ; 70      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y36_N11     ; 148     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X46_Y36_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X46_Y38_N25     ; 70      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X47_Y37_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                             ; JTAG_X43_Y40_N0    ; 461     ; 12                                   ; Global Clock         ; GCLK12           ; --                        ;
; clkin_50                                                                                                                                                                                                                                                                                                                 ; PIN_M8             ; 4959    ; 38                                   ; Global Clock         ; GCLK3            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                               ; FF_X44_Y1_N1       ; 233     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                   ; LCCOMB_X38_Y35_N4  ; 3       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                   ; LCCOMB_X15_Y35_N16 ; 12      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                           ; FF_X42_Y36_N7      ; 451     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; FF_X43_Y36_N17     ; 1085    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; FF_X9_Y28_N29      ; 1085    ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                     ; FF_X70_Y31_N9      ; 1085    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; FF_X47_Y36_N15     ; 205     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_cpu_top_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                  ; M9K_X33_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X33_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X33_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 8193         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262176 ; 8193                        ; 32                          ; --                          ; --                          ; 262176              ; 33   ; multiprocessor_tutorial_main_system_onchip_memory.hex ; M9K_X53_Y23_N0, M9K_X33_Y23_N0, M9K_X33_Y36_N0, M9K_X53_Y27_N0, M9K_X53_Y28_N0, M9K_X53_Y37_N0, M9K_X33_Y25_N0, M9K_X33_Y29_N0, M9K_X33_Y35_N0, M9K_X53_Y35_N0, M9K_X33_Y33_N0, M9K_X33_Y37_N0, M9K_X53_Y26_N0, M9K_X53_Y24_N0, M9K_X53_Y25_N0, M9K_X33_Y28_N0, M9K_X53_Y33_N0, M9K_X53_Y22_N0, M9K_X53_Y34_N0, M9K_X53_Y21_N0, M9K_X33_Y34_N0, M9K_X53_Y36_N0, M9K_X53_Y19_N0, M9K_X53_Y18_N0, M9K_X53_Y20_N0, M9K_X33_Y20_N0, M9K_X33_Y24_N0, M9K_X33_Y19_N0, M9K_X33_Y22_N0, M9K_X33_Y21_N0, M9K_X33_Y27_N0, M9K_X33_Y26_N0, M9K_X33_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM                    ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                  ; M9K_X53_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X33_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X33_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X5_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X5_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM                    ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                  ; M9K_X5_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X5_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X5_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                  ; M9K_X53_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_ocimem|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                  ; M9K_X73_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X73_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                  ; M9K_X73_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_level|multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_1aj1:auto_generated|ALTSYNCRAM                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8192;(00000000000000000000000000000000) (0) (0) (00)    ;


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 14,487 / 148,641 ( 10 % ) ;
; C16 interconnects     ; 76 / 5,382 ( 1 % )        ;
; C4 interconnects      ; 7,322 / 106,704 ( 7 % )   ;
; Direct links          ; 2,089 / 148,641 ( 1 % )   ;
; Global clocks         ; 10 / 20 ( 50 % )          ;
; Local interconnects   ; 4,540 / 49,760 ( 9 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 229 / 5,406 ( 4 % )       ;
; R4 interconnects      ; 10,308 / 147,764 ( 7 % )  ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.41) ; Number of LABs  (Total = 744) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 44                            ;
; 2                                           ; 26                            ;
; 3                                           ; 19                            ;
; 4                                           ; 22                            ;
; 5                                           ; 15                            ;
; 6                                           ; 19                            ;
; 7                                           ; 11                            ;
; 8                                           ; 10                            ;
; 9                                           ; 13                            ;
; 10                                          ; 13                            ;
; 11                                          ; 14                            ;
; 12                                          ; 23                            ;
; 13                                          ; 36                            ;
; 14                                          ; 42                            ;
; 15                                          ; 77                            ;
; 16                                          ; 360                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.37) ; Number of LABs  (Total = 744) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 519                           ;
; 1 Clock                            ; 651                           ;
; 1 Clock enable                     ; 227                           ;
; 1 Sync. clear                      ; 30                            ;
; 1 Sync. load                       ; 152                           ;
; 2 Async. clears                    ; 39                            ;
; 2 Clock enables                    ; 110                           ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.61) ; Number of LABs  (Total = 744) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 18                            ;
; 2                                            ; 30                            ;
; 3                                            ; 6                             ;
; 4                                            ; 17                            ;
; 5                                            ; 7                             ;
; 6                                            ; 13                            ;
; 7                                            ; 5                             ;
; 8                                            ; 22                            ;
; 9                                            ; 8                             ;
; 10                                           ; 10                            ;
; 11                                           ; 5                             ;
; 12                                           ; 17                            ;
; 13                                           ; 6                             ;
; 14                                           ; 10                            ;
; 15                                           ; 16                            ;
; 16                                           ; 39                            ;
; 17                                           ; 24                            ;
; 18                                           ; 29                            ;
; 19                                           ; 28                            ;
; 20                                           ; 35                            ;
; 21                                           ; 24                            ;
; 22                                           ; 42                            ;
; 23                                           ; 40                            ;
; 24                                           ; 56                            ;
; 25                                           ; 35                            ;
; 26                                           ; 23                            ;
; 27                                           ; 36                            ;
; 28                                           ; 36                            ;
; 29                                           ; 21                            ;
; 30                                           ; 15                            ;
; 31                                           ; 17                            ;
; 32                                           ; 53                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.13) ; Number of LABs  (Total = 744) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 46                            ;
; 2                                               ; 43                            ;
; 3                                               ; 26                            ;
; 4                                               ; 22                            ;
; 5                                               ; 30                            ;
; 6                                               ; 58                            ;
; 7                                               ; 42                            ;
; 8                                               ; 65                            ;
; 9                                               ; 56                            ;
; 10                                              ; 62                            ;
; 11                                              ; 41                            ;
; 12                                              ; 64                            ;
; 13                                              ; 50                            ;
; 14                                              ; 33                            ;
; 15                                              ; 27                            ;
; 16                                              ; 54                            ;
; 17                                              ; 9                             ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
; 20                                              ; 5                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.87) ; Number of LABs  (Total = 744) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 29                            ;
; 4                                            ; 26                            ;
; 5                                            ; 16                            ;
; 6                                            ; 19                            ;
; 7                                            ; 13                            ;
; 8                                            ; 23                            ;
; 9                                            ; 22                            ;
; 10                                           ; 20                            ;
; 11                                           ; 14                            ;
; 12                                           ; 31                            ;
; 13                                           ; 23                            ;
; 14                                           ; 38                            ;
; 15                                           ; 31                            ;
; 16                                           ; 25                            ;
; 17                                           ; 32                            ;
; 18                                           ; 20                            ;
; 19                                           ; 30                            ;
; 20                                           ; 37                            ;
; 21                                           ; 23                            ;
; 22                                           ; 33                            ;
; 23                                           ; 29                            ;
; 24                                           ; 23                            ;
; 25                                           ; 16                            ;
; 26                                           ; 26                            ;
; 27                                           ; 17                            ;
; 28                                           ; 19                            ;
; 29                                           ; 20                            ;
; 30                                           ; 11                            ;
; 31                                           ; 14                            ;
; 32                                           ; 8                             ;
; 33                                           ; 12                            ;
; 34                                           ; 5                             ;
; 35                                           ; 8                             ;
; 36                                           ; 11                            ;
; 37                                           ; 5                             ;
; 38                                           ; 6                             ;
; 39                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 24    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 7         ; 0            ; 0            ; 7         ; 7         ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 7         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 7            ; 7            ; 7            ; 7            ; 7            ; 0         ; 7            ; 7            ; 0         ; 0         ; 7            ; 7            ; 7            ; 7            ; 4            ; 7            ; 7            ; 4            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 0         ; 7            ; 7            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clkin_125           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clkin_50            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cpu_reset_n         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clkin_50        ; clkin_50             ; 7.8               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.252             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]                                                                   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                                                               ; 0.142             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.141             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                     ; 0.104             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a18~porta_address_reg0 ; 0.089             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a12~porta_address_reg0 ; 0.089             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a2~porta_address_reg0  ; 0.089             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a5~porta_address_reg0  ; 0.089             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a6~porta_address_reg0  ; 0.089             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.065             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.063             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.063             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.061             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.061             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.061             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.061             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.060             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.060             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.059             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.059             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.059             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.059             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                     ; 0.041             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                     ; 0.041             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                     ; 0.041             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                           ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a_module:multiprocessor_tutorial_main_system_cpu_top_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                     ; 0.041             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.033             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.030             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.030             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.029             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.029             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                             ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                             ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                             ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~portb_address_reg0                                                                                             ; 0.022             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~portb_address_reg0                                                                                             ; 0.020             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~portb_address_reg0                                                                                             ; 0.020             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0] ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~portb_address_reg0                                                                                             ; 0.020             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]   ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                               ; 0.019             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]                                                                         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart_top|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                               ; 0.018             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.018             ;
; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]         ; multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w:the_multiprocessor_tutorial_main_system_jtag_uart_top_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~porta_address_reg0                                                                                               ; 0.018             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 65 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'multiprocessor_tutorial.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clkin_50 (Rise) to clkin_50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     clkin_50
    Info (332111):    8.000    clkin_125
Info (176353): Automatically promoted node clkin_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/top_level.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|W_rf_wren File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.v Line: 3451
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one:cpu_one|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|W_rf_wren File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.v Line: 3451
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|W_rf_wren File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.v Line: 3451
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero:cpu_zero|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci|multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|W_rf_wren File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.v Line: 3451
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_cpu_top:cpu_top|multiprocessor_tutorial_main_system_cpu_top_cpu:cpu|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci|multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug:the_multiprocessor_tutorial_main_system_cpu_top_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg  File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_002|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|altera_reset_controller:rst_controller_002|merged_reset~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 10.52 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5836 megabytes
    Info: Processing ended: Sat Apr 23 22:48:17 2022
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:48


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/forga/YandexDisk/Education/2020-2022/HLIMDS/lab_5/migrate_to_max_10_neek/top.fit.smsg.


