

================================================================
== Vitis HLS Report for 'aes_generate_round_keys'
================================================================
* Date:           Tue Dec 13 19:17:19 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.990 us|  0.990 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 5 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_round_key_V_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'p_round_key_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 96, i32 127"   --->   Operation 7 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 64, i32 95"   --->   Operation 8 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 32, i32 63"   --->   Operation 9 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_read_7"   --->   Operation 10 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln628, i32 %tmp_s, i32 %tmp_4, i32 %tmp3" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 11 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_round_key_V = partset i1408 @_ssdm_op_PartSet.i1408.i1408.i128.i32.i32, i1408 0, i128 %tmp_1, i32 0, i32 127" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 12 'partset' 'p_round_key_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.58ns)   --->   "%call_ln162 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i1408 %p_round_key_V, i1408 %p_round_key_V_1_loc, i8 %crypto_aes_rcon" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 13 'call' 'call_ln162' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 14 [1/2] (3.01ns)   --->   "%call_ln162 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i1408 %p_round_key_V, i1408 %p_round_key_V_1_loc, i8 %crypto_aes_rcon" [../hw-impl/src/pynqrypt.cpp:162]   --->   Operation 14 'call' 'call_ln162' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_round_key_V_1_loc_load = load i1408 %p_round_key_V_1_loc"   --->   Operation 15 'load' 'p_round_key_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, i1408 %p_round_key_V_1_loc_load, i128 %this_round_keys"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, i1408 %p_round_key_V_1_loc_load, i128 %this_round_keys"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln183 = ret" [../hw-impl/src/pynqrypt.cpp:183]   --->   Operation 18 'ret' 'ret_ln183' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	wire read operation ('p_read_7') on port 'p_read' [4]  (0 ns)
	'call' operation ('call_ln162', ../hw-impl/src/pynqrypt.cpp:162) to 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' [12]  (1.59 ns)

 <State 2>: 3.01ns
The critical path consists of the following:
	'call' operation ('call_ln162', ../hw-impl/src/pynqrypt.cpp:162) to 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' [12]  (3.01 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
