<html><body><samp><pre>
<!@TC:1460431851>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460431860> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460431860> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v changed - recompiling
Selecting top level module full_system
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1460431860> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1460431860> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1460431860> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1460431860> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v:5:7:5:16:@N:CG364:@XP_MSG">CLK_26MHZ.v(5)</a><!@TM:1460431860> | Synthesizing module CLK_26MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_1KHZ.v(13)</a><!@TM:1460431860> | Synthesizing module clock_div_1MHZ_1KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1460431860> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v:13:7:13:28:@N:CG364:@XP_MSG">clock_div_1MHZ_100KHZ.v(13)</a><!@TM:1460431860> | Synthesizing module clock_div_1MHZ_100KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1460431860> | Synthesizing module clock_div_26MHZ_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:13:7:13:25:@N:CG364:@XP_MSG">geig_data_handling.v(13)</a><!@TM:1460431860> | Synthesizing module geig_data_handling

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:CL265:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460431860> | Pruning bit 1 of shift_reg[1:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL113:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Feedback mux created for signal ID_GEIG[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[48] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[50] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[52] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[54] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[56] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[58] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[60] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[62] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[64] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[66] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[68] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[70] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[72] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[74] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[76] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Optimizing register bit G_DATA_STACK[78] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 78 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 76 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 74 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 72 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 70 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 68 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 66 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 64 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 62 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 60 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 58 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 56 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 54 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 52 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 50 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 48 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bit 7 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bits 5 to 3 of G_DATA_STACK[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:16:7:16:21:@N:CG364:@XP_MSG">i2c_interface2.v(16)</a><!@TM:1460431860> | Synthesizing module i2c_interface2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register begin_data </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register stop_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register test[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register test_sda </font>

<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL207:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | All reachable assignments to force_reset assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Optimizing register bit data_out[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Optimizing register bit data_out[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Optimizing register bit data_out[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Optimizing register bit data_out[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register bit 7 of data_out[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL279:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register bits 5 to 4 of data_out[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register bit 1 of data_out[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:21:7:21:20:@N:CG364:@XP_MSG">mag_test_data.v(21)</a><!@TM:1460431860> | Synthesizing module mag_test_data

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@A:CL282:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Feedback mux created for signal mag_dat[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:22:7:22:24:@N:CG364:@XP_MSG">memory_controller.v(22)</a><!@TM:1460431860> | Synthesizing module memory_controller

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL190:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431860> | Optimizing register bit num_cycles[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL260:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431860> | Pruning register bit 1 of num_cycles[2:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:21:7:21:20:@N:CG364:@XP_MSG">orbit_control.v(21)</a><!@TM:1460431860> | Synthesizing module orbit_control

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL169:@XP_MSG">orbit_control.v(56)</a><!@TM:1460431860> | Pruning register full_read_address[18:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL169:@XP_MSG">orbit_control.v(56)</a><!@TM:1460431860> | Pruning register full_write_address[18:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL265:@XP_MSG">orbit_control.v(56)</a><!@TM:1460431860> | Pruning bit 1 of enable_buffer[1:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v:27:7:27:29:@N:CG364:@XP_MSG">read_address_traversal.v(27)</a><!@TM:1460431860> | Synthesizing module read_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1460431860> | Synthesizing module read_buffer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1460431860> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:21:7:21:19:@N:CG364:@XP_MSG">spi_data_out.v(21)</a><!@TM:1460431860> | Synthesizing module spi_data_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:1:7:1:17:@N:CG364:@XP_MSG">SPI_Master.v(1)</a><!@TM:1460431860> | Synthesizing module spi_master

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460431860> | Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:22:7:22:23:@N:CG364:@XP_MSG">spi_mode_config2.v(22)</a><!@TM:1460431860> | Synthesizing module spi_mode_config2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@W:CL169:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431860> | Pruning register tx_init_next_hold </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:21:7:21:21:@N:CG364:@XP_MSG">sram_interface.v(21)</a><!@TM:1460431860> | Synthesizing module sram_interface

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit ce to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL169:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Pruning register ce </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:7:13:16:@N:CG364:@XP_MSG">timestamp.v(13)</a><!@TM:1460431860> | Synthesizing module timestamp

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:33:13:42:@W:CS142:@XP_MSG">timestamp.v(13)</a><!@TM:1460431860> | Range of port TIMESTAMP in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v:22:7:22:30:@N:CG364:@XP_MSG">write_address_traversal.v(22)</a><!@TM:1460431860> | Synthesizing module write_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v:9:7:9:18:@N:CG364:@XP_MSG">full_system.v(9)</a><!@TM:1460431860> | Synthesizing module full_system

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v:478:14:478:29:@W:CL168:@XP_MSG">full_system.v(478)</a><!@TM:1460431860> | Pruning instance mag_test_data_0 -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v:416:20:416:41:@W:CL168:@XP_MSG">full_system.v(416)</a><!@TM:1460431860> | Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit read_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit read_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit write_counter[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit write_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Optimizing register bit write_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Pruning register bits 3 to 1 of write_counter[3:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1460431860> | Pruning register bits 3 to 2 of read_counter[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:CL201:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431860> | Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:CL201:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431860> | Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:22:13:22:26:@W:CL246:@XP_MSG">spi_data_out.v(22)</a><!@TM:1460431860> | Input port bits 79 to 16 of data_from_spi[79:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:22:13:22:26:@W:CL246:@XP_MSG">spi_data_out.v(22)</a><!@TM:1460431860> | Input port bits 7 to 0 of data_from_spi[79:0] are unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1460431860> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:40:0:40:6:@W:CL190:@XP_MSG">orbit_control.v(40)</a><!@TM:1460431860> | Optimizing register bit cntr[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:40:0:40:6:@W:CL260:@XP_MSG">orbit_control.v(40)</a><!@TM:1460431860> | Pruning register bit 13 of cntr[13:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL189:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Register bit mag_dat[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460431860> | Pruning register bits 7 to 0 of mag_dat[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Optimizing register bit ctr_a[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register bit 3 of ctr_a[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:CL201:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Trying to extract state machine for register state_a
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:CL201:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Trying to extract state machine for register data_mode
Extracted state machine for register data_mode
State machine has 2 reachable states with original encodings of:
   00
   01
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431860> | Pruning register bit 3 of data_out[3:2] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431860> | Pruning register bits 2 to 1 of G_DATA_STACK[2:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 88MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Apr 11 21:30:57 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460431860> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 11 21:31:00 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:07s realtime, 0h:00m:03s cputime
# Mon Apr 11 21:31:00 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460431861> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 11 21:31:01 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt:@XP_FILE">full_system_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1460431864> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1460431864> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:206:4:206:10:@N:BN362:@XP_MSG">spi_master.v(206)</a><!@TM:1460431864> | Removing sequential instance new_data_q of view:PrimLib.dffre(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:99:4:99:6:@N:BN362:@XP_MSG">spi_master.v(99)</a><!@TM:1460431864> | Removing sequential instance new_data_d of view:PrimLib.latr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@W:MT530:@XP_MSG">write_address_traversal.v(36)</a><!@TM:1460431864> | Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:MT530:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431864> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 105 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:206:4:206:10:@W:MT530:@XP_MSG">spi_master.v(206)</a><!@TM:1460431864> | Found inferred clock spi_mode_config2|ss_b_inferred_clock which controls 50 sequential elements including spi_master_0.state_q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1460431864> | Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@W:MT530:@XP_MSG">read_address_traversal.v(41)</a><!@TM:1460431864> | Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:MT530:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460431864> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 192 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1460431864> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MT530:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431864> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@W:MT530:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431864> | Found inferred clock spi_master|busy_inferred_clock which controls 71 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:23:0:23:6:@W:MT530:@XP_MSG">clock_div_26mhz_1mhz.v(23)</a><!@TM:1460431864> | Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 114 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1460431864> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 11 21:31:03 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1460431891> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1460431891> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460431891> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@N:BN362:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@A:BN291:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N:BN362:@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@A:BN291:@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1460431891> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v:30:19:30:29:@N:MF238:@XP_MSG">clock_div_1mhz_100khz.v(30)</a><!@TM:1460431891> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:32:19:32:29:@N:MF238:@XP_MSG">clock_div_26mhz_1mhz.v(32)</a><!@TM:1460431891> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@N::@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460431891> | Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:33:20:33:34:@N:MF238:@XP_MSG">geig_data_handling.v(33)</a><!@TM:1460431891> | Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N::@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Found counter in view:work.i2c_interface2(verilog) inst wait_ctr[17:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N::@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Found updn counter in view:work.i2c_interface2(verilog) inst init_ctr_a[3:0] 
Encoding state machine data_mode[1:0] (view:work.i2c_interface2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:MO225:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | No possible illegal states for state machine data_mode[1:0],safe FSM implementation is disabled
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1460431891> | Default generator successful  
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:140:37:140:45:@N:MF239:@XP_MSG">i2c_interface2.v(140)</a><!@TM:1460431891> | Found 4-bit decrementor, 'un5_sda_a\.un5_sda_a[3:0]'
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_hold[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_hold[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_hold[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_hold[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_a[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_a[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_a[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460431891> | Register bit state_a[4] is always 0, optimizing ...</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:176:8:176:31:@N:MF179:@XP_MSG">memory_controller.v(176)</a><!@TM:1460431891> | Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit mag_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit mag_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit mag_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit mag_buffer[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[78] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[76] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[74] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[72] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[70] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[68] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[66] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[64] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[62] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[60] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[58] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[56] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[54] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[52] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[50] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[48] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460431891> | Register bit geig_buffer[3] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:40:0:40:6:@N::@XP_MSG">orbit_control.v(40)</a><!@TM:1460431891> | Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1460431891> | Default generator successful  
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@N::@XP_MSG">read_address_traversal.v(41)</a><!@TM:1460431891> | Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1460431891> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst miso_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst miso_high_counter[18:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N::@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst poll_interupt_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N::@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst poll_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:931:4:931:10:@N::@XP_MSG">spi_mode_config2.v(931)</a><!@TM:1460431891> | Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v:19:0:19:6:@N::@XP_MSG">timestamp.v(19)</a><!@TM:1460431891> | Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@N::@XP_MSG">write_address_traversal.v(36)</a><!@TM:1460431891> | Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 160MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:07s; Memory used current: 148MB peak: 161MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460431891> | Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:08s; Memory used current: 139MB peak: 161MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:08s; Memory used current: 140MB peak: 161MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:18s; Memory used current: 154MB peak: 161MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:18s; Memory used current: 153MB peak: 161MB)


Finished preparing to map (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:18s; Memory used current: 154MB peak: 161MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:19s; Memory used current: 193MB peak: 196MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                 Fanout, notes                     
---------------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                    1043 : 1039 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q                 43                                
spi_master_0.chip_rdy / Q                                  43                                
sram_interface_0.weVAL / Q                                 32                                
spi_mode_config2_0.state_b[0] / Q                          33                                
spi_mode_config2_0.config_cntr_b[4] / Q                    25                                
spi_mode_config2_0.config_cntr_b[3] / Q                    25                                
spi_mode_config2_0.config_cntr_b[2] / Q                    25                                
spi_mode_config2_0.byte_tracker_b / Q                      30                                
memory_controller_0.write_count_0_sqmuxa_0 / Y             89                                
i2c_interface2_0.state_a[1] / Q                            25                                
I2C_SDA_pad / Y                                            25                                
spi_mode_config2_0.mem_enable_a27_i_i_a2_i_o2_0_o2 / Y     30                                
memory_controller_0.un1_schedule_20 / Y                    96                                
memory_controller_0.data_m2 / Y                            66                                
memory_controller_0.num_cycles11_0 / Y                     59                                
memory_controller_0.un1_GEIG_DATA_NE / Y                   123                               
i2c_interface2_0.un8_sda_0_a2_1_a3 / Y                     48                                
memory_controller_0.un1_MAG_DATA_NE / Y                    142                               
geig_data_handling_0.m8 / Y                                41                                
i2c_interface2_0.data_out_0_sqmuxa_0_a2_0_a3 / Y           73                                
=============================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460431891> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460431891> | Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460431891> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460431891> | Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460431891> | Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 194MB peak: 196MB)

Replicating Combinational Instance i2c_interface2_0.data_out_0_sqmuxa_0_a2_0_a3, fanout 73 segments 4
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 142 segments 6
Replicating Combinational Instance i2c_interface2_0.un8_sda_0_a2_1_a3, fanout 48 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 123 segments 6
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 59 segments 3
Replicating Combinational Instance memory_controller_0.data_m2, fanout 66 segments 3
Replicating Combinational Instance memory_controller_0.un1_schedule_20, fanout 96 segments 4
Replicating Combinational Instance spi_mode_config2_0.mem_enable_a27_i_i_a2_i_o2_0_o2, fanout 30 segments 2
Replicating Sequential Instance i2c_interface2_0.state_a[1], fanout 25 segments 2
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_0, fanout 89 segments 4
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 30 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[2], fanout 25 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[3], fanout 25 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[4], fanout 25 segments 2
Replicating Sequential Instance spi_mode_config2_0.state_b[0], fanout 34 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 43 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 1051 segments 44
Replicating Combinational Instance memory_controller_0.schedule_0[0], fanout 25 segments 2
Replicating Combinational Instance spi_mode_config2_0.un1_mem_enable_a28_3_0_o2_3_a2_0, fanout 28 segments 2
Buffering RESET_IN_L8_c, fanout 45 segments 2
Buffering CLK_48MHZ_c, fanout 45 segments 2
Replicating Sequential Instance i2c_interface2_0.state_a[3], fanout 26 segments 2
Replicating Combinational Instance reset_pulse_0.RESET_26, fanout 25 segments 2

Added 2 Buffers
Added 82 Cells via replication
	Added 10 Sequential Cells via replication
	Added 72 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 194MB peak: 196MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1050 clock pin(s) of sequential element(s)
0 instances converted, 1050 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:spi_master_0.ctr_q_RNIBTOP2[1]@|E:spi_master_0.chip_rdy_0@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       spi_master_0.ctr_q_RNIBTOP2[1]       AO1C                   2          spi_master_0.chip_rdy_0                   Clock conversion disabled                                                                                                     
<a href="@|S:clock_div_1MHZ_100KHZ_0.clk_out@|E:i2c_interface2_0.data_cntr[3]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clock_div_1MHZ_100KHZ_0.clk_out      DFN1P0                 182        i2c_interface2_0.data_cntr[3]             No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:CLK_26MHZ_0.Core@|E:spi_mode_config2_0.state_b[2]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CLK_26MHZ_0.Core                     PLL                    118        spi_mode_config2_0.state_b[2]             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       clock_div_1MHZ_10HZ_0.clk_out        DFN1P0                 89         timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_26MHZ_1MHZ_0.clk_out@|E:clock_div_1MHZ_100KHZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       clock_div_26MHZ_1MHZ_0.clk_out       DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]       No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config2_0.ss_b@|E:spi_master_0.data_out_d[7]@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       spi_mode_config2_0.ss_b              DFN1E0C0               24         spi_master_0.data_out_d[7]                No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_read@|E:read_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       memory_controller_0.next_read        DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_write@|E:write_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       memory_controller_0.next_write       DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config2_0.next_b@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       spi_mode_config2_0.next_b            DFN1E0C0               10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sram_interface_0.read_counter[1]@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       reset_pulse_0.CLK_OUT_48MHZ          NOR2B                  491        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.busy_enable_RNIL01R@|E:spi_mode_config2_0.byte_out_a[7]@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       spi_master_0.busy_enable_RNIL01R     NOR3A                  60         spi_mode_config2_0.byte_out_a[7]          No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 185MB peak: 196MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:21s; Memory used current: 188MB peak: 196MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 190MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 188MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460431891> | Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Apr 11 21:31:30 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1460431891> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1460431891> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -9.777

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     73.9 MHz      10.000        13.541        -3.541     inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     88.3 MHz      10.000        11.329        -1.329     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     64.2 MHz      10.000        15.583        -4.165     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.2 MHz      10.000        10.729        -0.729     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     90.9 MHz      10.000        11.002        -1.002     inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     41.4 MHz      10.000        24.149        -9.777     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     68.5 MHz      10.000        14.589        -4.589     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     140.6 MHz     10.000        7.115         2.885      inferred     Inferred_clkgroup_2
====================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      -1.002  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -1.329  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      2.885   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.729  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -3.481  |  10.000      -4.165  |  5.000       3.153   |  5.000       -2.792
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.777  |  10.000      -0.250  |  5.000       -4.619  |  5.000       -7.075
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -4.589  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      -3.541  |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                             Starting                                                                      Arrival           
Instance                                     Reference                        Type       Pin     Net                       Time        Slack 
                                             Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[0]      0.797       -3.541
spi_mode_config2_0.miso_high_counter[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[1]      0.797       -3.145
spi_mode_config2_0.miso_high_counter[6]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[6]      0.797       -3.122
spi_mode_config2_0.miso_high_counter[10]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[10]     0.797       -3.015
spi_mode_config2_0.miso_high_counter[8]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[8]      0.797       -2.994
spi_mode_config2_0.miso_high_counter[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[2]      0.797       -2.931
spi_mode_config2_0.miso_high_counter[7]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[7]      0.797       -2.803
spi_mode_config2_0.miso_high_counter[3]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[3]      0.797       -2.793
spi_mode_config2_0.miso_high_counter[9]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[9]      0.797       -2.776
spi_mode_config2_0.miso_high_counter[4]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[4]      0.797       -2.263
=============================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                             Starting                                                                            Required           
Instance                                     Reference                        Type         Pin     Net                           Time         Slack 
                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[18]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[18]     9.380        -3.541
spi_mode_config2_0.miso_high_counter[10]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[10]     9.380        -2.919
spi_mode_config2_0.miso_high_counter[17]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[17]     9.380        -2.751
spi_mode_config2_0.miso_high_counter[9]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[9]      9.380        -2.130
spi_mode_config2_0.miso_high_counter[16]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[16]     9.380        -1.915
spi_mode_config2_0.ss_b                      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       ss_b_14_0_0                   9.417        -1.790
spi_mode_config2_0.miso_high_counter[8]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[8]      9.380        -1.294
spi_mode_config2_0.miso_high_counter[15]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[15]     9.380        -1.079
spi_mode_config2_0.miso_high_counter[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[1]      9.417        -0.777
spi_mode_config2_0.miso_high_counter[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[2]      9.417        -0.777
====================================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:90336:94860:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.541

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[0] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[0]                                  Net        -        -       0.858     -           4         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      B        In      -         1.655       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.679     2.334       -         
N_2                                                   Net        -        -       0.858     -           4         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      C        In      -         3.192       -         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      Y        Out     0.694     3.885       -         
m10_m6_0_a2_7                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      A        In      -         4.119       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      Y        Out     0.556     4.675       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         4.955       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     5.511       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         5.791       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     6.347       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         6.627       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     7.183       -         
N_14_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      A        In      -         7.463       -         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      Y        Out     0.556     8.019       -         
N_15_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      A        In      -         8.299       -         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      Y        Out     0.556     8.855       -         
N_16_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      A        In      -         9.135       -         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      Y        Out     0.556     9.691       -         
N_17_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      A        In      -         9.971       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      Y        Out     0.556     10.528      -         
N_18_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        B        In      -         10.761      -         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        Y        Out     1.068     11.828      -         
miso_high_counter_n18                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        A        In      -         12.062      -         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        Y        Out     0.626     12.688      -         
miso_high_counter_RNO[18]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]              DFN1C0     D        In      -         12.921      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.541 is 8.934(66.0%) logic and 4.607(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.145

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[1]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[1]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      A        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.556     1.938       -         
N_2                                                   Net        -        -       0.858     -           4         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      C        In      -         2.796       -         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      Y        Out     0.694     3.490       -         
m10_m6_0_a2_7                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      A        In      -         3.723       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      Y        Out     0.556     4.279       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         4.559       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     5.115       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         5.395       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     5.951       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         6.231       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     6.787       -         
N_14_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      A        In      -         7.067       -         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      Y        Out     0.556     7.624       -         
N_15_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      A        In      -         7.903       -         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      Y        Out     0.556     8.460       -         
N_16_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      A        In      -         8.739       -         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      Y        Out     0.556     9.296       -         
N_17_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      A        In      -         9.575       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      Y        Out     0.556     10.132      -         
N_18_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        B        In      -         10.365      -         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        Y        Out     1.068     11.433      -         
miso_high_counter_n18                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        A        In      -         11.666      -         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        Y        Out     0.626     12.292      -         
miso_high_counter_RNO[18]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]              DFN1C0     D        In      -         12.525      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.145 is 8.812(67.0%) logic and 4.333(33.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.502
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.122

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[6] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[6]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[6]                                  Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNIF9NA1[10]     NOR3C      C        In      -         1.724       -         
spi_mode_config2_0.miso_high_counter_RNIF9NA1[10]     NOR3C      Y        Out     0.694     2.418       -         
m10_m6_0_a2_4                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNISDJ82[5]      NOR3C      C        In      -         2.651       -         
spi_mode_config2_0.miso_high_counter_RNISDJ82[5]      NOR3C      Y        Out     0.694     3.345       -         
m10_m6_0_a2_6                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      B        In      -         3.578       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      Y        Out     0.679     4.256       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         4.536       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     5.093       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         5.372       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     5.929       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         6.208       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     6.765       -         
N_14_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      A        In      -         7.044       -         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      Y        Out     0.556     7.601       -         
N_15_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      A        In      -         7.880       -         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      Y        Out     0.556     8.437       -         
N_16_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      A        In      -         8.717       -         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      Y        Out     0.556     9.273       -         
N_17_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      A        In      -         9.553       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      Y        Out     0.556     10.109      -         
N_18_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        B        In      -         10.342      -         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        Y        Out     1.068     11.410      -         
miso_high_counter_n18                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        A        In      -         11.643      -         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        Y        Out     0.626     12.269      -         
miso_high_counter_RNO[18]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]              DFN1C0     D        In      -         12.502      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.122 is 9.072(69.1%) logic and 4.051(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.395
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.016

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[10] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[10]              DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[10]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.miso_high_counter_RNIF9NA1[10]     NOR3C      B        In      -         1.655       -         
spi_mode_config2_0.miso_high_counter_RNIF9NA1[10]     NOR3C      Y        Out     0.656     2.311       -         
m10_m6_0_a2_4                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNISDJ82[5]      NOR3C      C        In      -         2.544       -         
spi_mode_config2_0.miso_high_counter_RNISDJ82[5]      NOR3C      Y        Out     0.694     3.238       -         
m10_m6_0_a2_6                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      B        In      -         3.471       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      Y        Out     0.679     4.149       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         4.429       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     4.986       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         5.265       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     5.822       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         6.101       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     6.658       -         
N_14_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      A        In      -         6.938       -         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      Y        Out     0.556     7.494       -         
N_15_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      A        In      -         7.774       -         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      Y        Out     0.556     8.330       -         
N_16_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      A        In      -         8.610       -         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      Y        Out     0.556     9.166       -         
N_17_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      A        In      -         9.446       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      Y        Out     0.556     10.002      -         
N_18_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        B        In      -         10.235      -         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        Y        Out     1.068     11.303      -         
miso_high_counter_n18                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        A        In      -         11.536      -         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        Y        Out     0.626     12.162      -         
miso_high_counter_RNO[18]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]              DFN1C0     D        In      -         12.395      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.016 is 9.034(69.4%) logic and 3.982(30.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.994

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[8] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[18] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[8]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[8]                                  Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNIJAST[7]       NOR2B      B        In      -         1.724       -         
spi_mode_config2_0.miso_high_counter_RNIJAST[7]       NOR2B      Y        Out     0.679     2.403       -         
m10_m6_0_a2_1                                         Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      B        In      -         2.683       -         
spi_mode_config2_0.miso_high_counter_RNI8EKP2[3]      NOR3C      Y        Out     0.656     3.339       -         
m10_m6_0_a2_7                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      A        In      -         3.572       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[5]      NOR2B      Y        Out     0.556     4.128       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         4.408       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     4.964       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         5.244       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     5.800       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         6.080       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     6.636       -         
N_14_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      A        In      -         6.916       -         
spi_mode_config2_0.miso_high_counter_RNIQUKL6[14]     NOR2B      Y        Out     0.556     7.473       -         
N_15_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      A        In      -         7.752       -         
spi_mode_config2_0.miso_high_counter_RNI2AG27[15]     NOR2B      Y        Out     0.556     8.309       -         
N_16_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      A        In      -         8.588       -         
spi_mode_config2_0.miso_high_counter_RNIBMBF7[16]     NOR2B      Y        Out     0.556     9.145       -         
N_17_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      A        In      -         9.425       -         
spi_mode_config2_0.miso_high_counter_RNO_1[18]        NOR2B      Y        Out     0.556     9.981       -         
N_18_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        B        In      -         10.214      -         
spi_mode_config2_0.miso_high_counter_RNO_0[18]        XA1        Y        Out     1.068     11.282      -         
miso_high_counter_n18                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        A        In      -         11.515      -         
spi_mode_config2_0.miso_high_counter_RNO[18]          MX2        Y        Out     0.626     12.141      -         
miso_high_counter_RNO[18]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[18]              DFN1C0     D        In      -         12.374      -         
==================================================================================================================
Total path delay (propagation time + setup) of 12.994 is 8.897(68.5%) logic and 4.097(31.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                                       Arrival           
Instance                     Reference                                      Type       Pin     Net                          Time        Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                      0.797       -1.329
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                      0.797       -1.209
orbit_control_0.cntr[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]                      0.797       -0.942
timestamp_0.TIMESTAMP[7]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]     0.797       0.071 
orbit_control_0.cntr[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[3]                      0.797       0.154 
timestamp_0.TIMESTAMP[9]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]     0.797       0.194 
timestamp_0.TIMESTAMP[8]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]     0.797       0.268 
timestamp_0.TIMESTAMP[5]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[5]     0.797       0.319 
timestamp_0.TIMESTAMP[1]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]     0.797       0.348 
timestamp_0.TIMESTAMP[6]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[6]     0.797       0.372 
==============================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -1.329
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -0.829
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        0.007 
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        0.071 
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        0.592 
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        0.746 
orbit_control_0.cntr[9]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9           9.417        0.844 
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        1.007 
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        1.267 
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        1.528 
=====================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:125141:128441:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.329

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.858     -           4         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      A        In      -         1.655       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.502     2.157       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.437       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.115       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.395       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.074       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.353       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.032       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.312       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.868       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.148       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.704       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.984       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.540       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.820       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.376       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.656       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.212       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.492       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.513      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.746      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.329 is 7.720(68.1%) logic and 3.609(31.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.209

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      B        In      -         1.382       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.656     2.038       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.317       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.996       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.276       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.954       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.234       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.912       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.192       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.749       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.028       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.585       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.864       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.421       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.700       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.257       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.537       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.093       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.373       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.393      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.627      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.209 is 7.874(70.2%) logic and 3.335(29.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.359
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.942

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[2] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[2]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[2]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      C        In      -         1.077       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.694     1.770       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.050       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.729       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.008       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.687       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         3.967       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.645       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         4.925       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.481       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         5.761       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.317       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.597       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.154       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.433       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     7.990       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.269       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     8.826       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.105       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.126      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.359      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.942 is 7.912(72.3%) logic and 3.030(27.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.858     -           4         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      A        In      -         1.655       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.502     2.157       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.437       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.115       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.395       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.074       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.353       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.032       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.312       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.868       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.148       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.704       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.984       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.540       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.820       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.376       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.656       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.212       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.492       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.013      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.246      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.829 is 7.220(66.7%) logic and 3.609(33.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.709

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      B        In      -         1.382       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.656     2.038       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.317       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.996       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.276       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.954       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.234       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.912       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.192       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.749       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.028       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.585       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.864       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.421       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.700       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.257       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.537       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.093       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.373       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     9.893       -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.127      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.709 is 7.374(68.9%) logic and 3.335(31.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[0]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[0]         0.707       -4.165
i2c_interface2_0.state_a[3]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[3]         0.707       -4.066
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -3.481
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -3.396
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -3.245
i2c_interface2_0.ctr_a[0]               clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a[0]           0.707       -2.792
i2c_interface2_0.data_cntr[1]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[1]       0.707       -2.687
i2c_interface2_0.data_cntr[2]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[2]       0.707       -2.687
i2c_interface2_0.ctr_a[1]               clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a[1]           0.707       -2.670
i2c_interface2_0.data_cntr[0]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[0]       0.707       -2.647
===================================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                       Required           
Instance                                 Reference                                        Type         Pin     Net                      Time         Slack 
                                         Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[3]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[3]          9.229        -4.165
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14          9.417        -3.481
i2c_interface2_0.data_cntr[2]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[2]          9.229        -3.058
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15          9.417        -3.058
i2c_interface2_0.data_b[29]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_203                    4.417        -2.792
i2c_interface2_0.data_b[10]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_110                    4.455        -2.687
i2c_interface2_0.data_b[35]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_201                    4.455        -2.687
i2c_interface2_0.data_cntr[1]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       un1_data_cntr_4_i[1]     9.229        -2.482
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13          9.455        -2.459
i2c_interface2_0.data_b[21]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_207                    4.417        -2.320
===========================================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:153986:157583:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.395
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.165

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[0] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[0]                  DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[0]                                   Net          -        -       1.726     -           21        
i2c_interface2_0.state_a_RNIFDVU[3]          OR2          A        In      -         2.433       -         
i2c_interface2_0.state_a_RNIFDVU[3]          OR2          Y        Out     0.549     2.982       -         
N_308                                        Net          -        -       0.858     -           4         
i2c_interface2_0.state_a_RNIN4FE1[2]         OR2A         B        In      -         3.840       -         
i2c_interface2_0.state_a_RNIN4FE1[2]         OR2A         Y        Out     0.699     4.539       -         
N_324                                        Net          -        -       1.210     -           9         
i2c_interface2_0.state_a_0_RNID77J1_0[1]     OR2          A        In      -         5.749       -         
i2c_interface2_0.state_a_0_RNID77J1_0[1]     OR2          Y        Out     0.549     6.298       -         
N_354                                        Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIULVO1               NOR2A        B        In      -         6.882       -         
i2c_interface2_0.init_RNIULVO1               NOR2A        Y        Out     0.440     7.322       -         
N_967                                        Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNI77K52               NOR2B        A        In      -         7.907       -         
i2c_interface2_0.init_RNI77K52               NOR2B        Y        Out     0.528     8.435       -         
N_499                                        Net          -        -       0.233     -           1         
i2c_interface2_0.state_a_RNIF4077[0]         AO1          C        In      -         8.668       -         
i2c_interface2_0.state_a_RNIF4077[0]         AO1          Y        Out     0.709     9.377       -         
un1_data_cntr_0_sqmuxa_2_1[0]                Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m1          NOR2B        A        In      -         9.657       -         
i2c_interface2_0.un1_data_cntr_4.m1          NOR2B        Y        Out     0.528     10.185      -         
N_2                                          Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m4          MX2C         B        In      -         10.464      -         
i2c_interface2_0.un1_data_cntr_4.m4          MX2C         Y        Out     0.633     11.098      -         
i2_mux                                       Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m12         MX2A         B        In      -         11.378      -         
i2c_interface2_0.un1_data_cntr_4.m12         MX2A         Y        Out     0.660     12.038      -         
i4_mux                                       Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]            XA1C         A        In      -         12.271      -         
i2c_interface2_0.data_cntr_RNO[3]            XA1C         Y        Out     0.891     13.162      -         
data_cntr_12[3]                              Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]                DFN0C0       D        In      -         13.395      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.165 is 7.664(54.1%) logic and 6.502(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.066

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[3] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[3]                  DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[3]                                   Net          -        -       1.477     -           13        
i2c_interface2_0.state_a_RNIFDVU[3]          OR2          B        In      -         2.184       -         
i2c_interface2_0.state_a_RNIFDVU[3]          OR2          Y        Out     0.699     2.883       -         
N_308                                        Net          -        -       0.858     -           4         
i2c_interface2_0.state_a_RNIN4FE1[2]         OR2A         B        In      -         3.741       -         
i2c_interface2_0.state_a_RNIN4FE1[2]         OR2A         Y        Out     0.699     4.440       -         
N_324                                        Net          -        -       1.210     -           9         
i2c_interface2_0.state_a_0_RNID77J1_0[1]     OR2          A        In      -         5.650       -         
i2c_interface2_0.state_a_0_RNID77J1_0[1]     OR2          Y        Out     0.549     6.199       -         
N_354                                        Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIULVO1               NOR2A        B        In      -         6.783       -         
i2c_interface2_0.init_RNIULVO1               NOR2A        Y        Out     0.440     7.223       -         
N_967                                        Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNI77K52               NOR2B        A        In      -         7.808       -         
i2c_interface2_0.init_RNI77K52               NOR2B        Y        Out     0.528     8.336       -         
N_499                                        Net          -        -       0.233     -           1         
i2c_interface2_0.state_a_RNIF4077[0]         AO1          C        In      -         8.569       -         
i2c_interface2_0.state_a_RNIF4077[0]         AO1          Y        Out     0.709     9.278       -         
un1_data_cntr_0_sqmuxa_2_1[0]                Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m1          NOR2B        A        In      -         9.557       -         
i2c_interface2_0.un1_data_cntr_4.m1          NOR2B        Y        Out     0.528     10.086      -         
N_2                                          Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m4          MX2C         B        In      -         10.365      -         
i2c_interface2_0.un1_data_cntr_4.m4          MX2C         Y        Out     0.633     10.999      -         
i2_mux                                       Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_4.m12         MX2A         B        In      -         11.279      -         
i2c_interface2_0.un1_data_cntr_4.m12         MX2A         Y        Out     0.660     11.938      -         
i4_mux                                       Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]            XA1C         A        In      -         12.172      -         
i2c_interface2_0.data_cntr_RNO[3]            XA1C         Y        Out     0.891     13.063      -         
data_cntr_12[3]                              Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]                DFN0C0       D        In      -         13.296      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.066 is 7.814(55.6%) logic and 6.252(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.481

    Number of logic level(s):                12
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.311       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.896       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.552       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.831       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.388       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.668       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.224       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         5.504       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     6.060       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         6.340       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.896       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         7.176       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.732       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         8.012       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     8.568       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.848       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     9.404       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         9.684       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     10.241      -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         10.825      -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     11.874      -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         12.107      -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     12.665      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         12.899      -         
================================================================================================================
Total path delay (propagation time + setup) of 13.481 is 8.750(64.9%) logic and 4.731(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.814
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.396

    Number of logic level(s):                12
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.226       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.811       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.467       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.747       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.303       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.583       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     5.139       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         5.419       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.975       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         6.255       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.811       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         7.091       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.647       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.927       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     8.483       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.763       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     9.320       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         9.599       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     10.156      -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         10.740      -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     11.789      -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         12.022      -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     12.581      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         12.814      -         
================================================================================================================
Total path delay (propagation time + setup) of 13.396 is 8.596(64.2%) logic and 4.800(35.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.245

    Number of logic level(s):                12
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.660       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.316       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.595       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.152       -         
geig_counts_c5                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        A        In      -         4.432       -         
geig_data_handling_0.geig_counts_RNI88F31[6]      NOR2B        Y        Out     0.556     4.988       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         5.268       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     5.824       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         6.104       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     6.660       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.940       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     7.496       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.776       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     8.332       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.612       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     9.168       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         9.448       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     10.005      -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         10.589      -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     11.638      -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         11.871      -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     12.430      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         12.663      -         
================================================================================================================
Total path delay (propagation time + setup) of 13.245 is 8.788(66.3%) logic and 4.458(33.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:186849:188739:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: memory_controller|next_read_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.729
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.685
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.577 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       0.633 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.636 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.679 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.688 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.786 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.838 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.632 
==============================================================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.729
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.203 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.559 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.183 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.491 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.162 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.470 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.106 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.140 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.406 
====================================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:195516:198513:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.729

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.139       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.838       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.071      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.729 is 6.822(63.6%) logic and 3.907(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.685

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.094       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.794       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.027      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.685 is 6.852(64.1%) logic and 3.833(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.204

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.139       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.797 is 6.123(62.5%) logic and 3.674(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.248

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.094       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.752 is 6.153(63.1%) logic and 3.600(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.559

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[16] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_m6_0_a2_7     NOR3B        C        In      -         2.847       -         
read_address_traversal_0.address_m6_0_a2_7     NOR3B        Y        Out     0.528     3.375       -         
address_m6_0_a2_7                              Net          -        -       0.585     -           3         
read_address_traversal_0.address_n12_0_o2      OR3C         B        In      -         3.960       -         
read_address_traversal_0.address_n12_0_o2      OR3C         Y        Out     0.675     4.635       -         
N_31                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n13_0_o2      OR2A         B        In      -         4.914       -         
read_address_traversal_0.address_n13_0_o2      OR2A         Y        Out     0.699     5.614       -         
N_32                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n14_0_o2      OR2A         B        In      -         5.893       -         
read_address_traversal_0.address_n14_0_o2      OR2A         Y        Out     0.699     6.593       -         
N_33                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2A         B        In      -         6.872       -         
read_address_traversal_0.address_n15_0_o2      OR2A         Y        Out     0.699     7.572       -         
N_34                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A         B        In      -         7.851       -         
read_address_traversal_0.address_n16_0_o2      OR2A         Y        Out     0.699     8.550       -         
N_35                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[16]           DFN1E0C0     E        In      -         8.784       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.441 is 5.814(61.6%) logic and 3.627(38.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: memory_controller|next_write_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                             Arrival           
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack 
                                          Clock                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       -1.002
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       -0.993
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       0.512 
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.462 
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[8]      0.797       1.851 
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.797       1.933 
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[12]     0.797       1.939 
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.797       2.055 
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       2.056 
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       2.746 
=================================================================================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                   Required           
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack 
                                          Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_28                  9.342        -1.002
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        -0.069
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        0.344 
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        0.442 
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.720 
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        0.910 
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.282 
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n13           9.417        1.289 
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.653 
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        1.889 
========================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:222539:225563:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.002

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.411       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.111      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.344      -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.002 is 6.739(61.3%) logic and 4.263(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.335
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.993

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.403       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.102      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.335      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.993 is 6.709(61.0%) logic and 4.284(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.411
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.069

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.411       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.069 is 6.040(60.0%) logic and 4.029(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.060

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.403       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.060 is 6.010(59.7%) logic and 4.051(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.344

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0     Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net        -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3              OR2B       B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B       Y        Out     0.558     2.374       -         
N_8                                            Net        -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A       B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2      OR2A       Y        Out     0.699     3.932       -         
N_22                                           Net        -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2      OR2A       B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2      OR2A       Y        Out     0.699     4.911       -         
N_23                                           Net        -        -       0.585     -           3         
write_address_traversal_0.address_m6_0_a2      NOR3B      C        In      -         5.495       -         
write_address_traversal_0.address_m6_0_a2      NOR3B      Y        Out     0.528     6.024       -         
address_N_13_mux                               Net        -        -       0.858     -           4         
write_address_traversal_0.address_n17_0_o2     OR3C       A        In      -         6.882       -         
write_address_traversal_0.address_n17_0_o2     OR3C       Y        Out     0.568     7.449       -         
N_36                                           Net        -        -       0.280     -           2         
write_address_traversal_0.chip_select_RNO      AX1        A        In      -         7.729       -         
write_address_traversal_0.chip_select_RNO      AX1        Y        Out     1.073     8.802       -         
chip_select_RNO_0                              Net        -        -       0.233     -           1         
write_address_traversal_0.chip_select          DFN1C0     D        In      -         9.036       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.656 is 5.374(55.7%) logic and 4.282(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack38>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                                         Arrival           
Instance                             Reference                                    Type       Pin     Net              Time        Slack 
                                     Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[75]     0.797       -9.777
memory_controller_0.mag_prev[14]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[14]     0.797       -9.627
memory_controller_0.mag_prev[45]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[45]     0.797       -9.587
memory_controller_0.mag_prev[55]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[55]     0.797       -9.463
memory_controller_0.mag_prev[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[10]     0.797       -9.343
memory_controller_0.mag_prev[62]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[62]     0.797       -9.343
memory_controller_0.mag_prev[79]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[79]     0.797       -9.313
memory_controller_0.mag_prev[29]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[29]     0.797       -9.273
memory_controller_0.mag_prev[46]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[46]     0.797       -9.029
memory_controller_0.mag_prev[59]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[59]     0.797       -9.029
========================================================================================================================================


<a name=endingSlack39>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                                Required           
Instance                                Reference                                    Type         Pin     Net                   Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.data_buffer[48]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[48]     9.455        -9.777
memory_controller_0.data_buffer[50]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[50]     9.455        -9.777
memory_controller_0.data_buffer[52]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[52]     9.455        -9.777
memory_controller_0.data_buffer[54]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[54]     9.455        -9.777
memory_controller_0.data_buffer[56]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[56]     9.455        -9.777
memory_controller_0.data_buffer[58]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[58]     9.455        -9.777
memory_controller_0.data_buffer[60]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[60]     9.455        -9.777
memory_controller_0.data_buffer[62]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[62]     9.455        -9.777
memory_controller_0.schedule_0[6]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]        9.380        -9.683
memory_controller_0.schedule_0[7]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]        9.380        -9.683
===================================================================================================================================================



<a name=worstPaths40>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:248613:253698:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      19.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.777

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[75] / Q
    Ending point:                            memory_controller_0.data_buffer[48] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]                 DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[75]                                     Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_75                                  Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_16                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_44                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_58                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_65                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net          -        -       1.032     -           6         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          B        In      -         7.448       -         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          Y        Out     0.699     8.147       -         
mag_buffer4                                      Net          -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        B        In      -         9.893       -         
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        Y        Out     0.440     10.333      -         
schedule_1_RNIB3CQ02[3]                          Net          -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        B        In      -         10.566      -         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        Y        Out     0.417     10.984      -         
write_count_0_sqmuxa_0_2                         Net          -        -       0.858     -           4         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        A        In      -         11.842      -         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        Y        Out     0.556     12.398      -         
write_count_0_sqmuxa_1                           Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        B        In      -         14.104      -         
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        Y        Out     0.679     14.783      -         
N_428                                            Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[48]        NOR2B        B        In      -         16.358      -         
memory_controller_0.data_buffer_RNO_3[48]        NOR2B        Y        Out     0.679     17.036      -         
N_274                                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[48]        AO1A         C        In      -         17.270      -         
memory_controller_0.data_buffer_RNO_2[48]        AO1A         Y        Out     0.684     17.954      -         
data_buffer_9_0_0[48]                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[48]          OR3          C        In      -         18.187      -         
memory_controller_0.data_buffer_RNO[48]          OR3          Y        Out     0.812     18.999      -         
data_buffer_9[48]                                Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[48]              DFN1E1C0     D        In      -         19.232      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.777 is 10.529(53.2%) logic and 9.248(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      19.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.777

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[75] / Q
    Ending point:                            memory_controller_0.data_buffer[50] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]                 DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[75]                                     Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_75                                  Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_16                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_44                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_58                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_65                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net          -        -       1.032     -           6         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          B        In      -         7.448       -         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          Y        Out     0.699     8.147       -         
mag_buffer4                                      Net          -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        B        In      -         9.893       -         
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        Y        Out     0.440     10.333      -         
schedule_1_RNIB3CQ02[3]                          Net          -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        B        In      -         10.566      -         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        Y        Out     0.417     10.984      -         
write_count_0_sqmuxa_0_2                         Net          -        -       0.858     -           4         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        A        In      -         11.842      -         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        Y        Out     0.556     12.398      -         
write_count_0_sqmuxa_1                           Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        B        In      -         14.104      -         
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        Y        Out     0.679     14.783      -         
N_428                                            Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[50]        NOR2B        B        In      -         16.358      -         
memory_controller_0.data_buffer_RNO_3[50]        NOR2B        Y        Out     0.679     17.036      -         
N_268                                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[50]        AO1A         C        In      -         17.270      -         
memory_controller_0.data_buffer_RNO_2[50]        AO1A         Y        Out     0.684     17.954      -         
data_buffer_9_0_0[50]                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[50]          OR3          C        In      -         18.187      -         
memory_controller_0.data_buffer_RNO[50]          OR3          Y        Out     0.812     18.999      -         
data_buffer_9[50]                                Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[50]              DFN1E1C0     D        In      -         19.232      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.777 is 10.529(53.2%) logic and 9.248(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      19.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.777

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[75] / Q
    Ending point:                            memory_controller_0.data_buffer[52] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]                 DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[75]                                     Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_75                                  Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_16                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_44                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_58                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_65                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net          -        -       1.032     -           6         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          B        In      -         7.448       -         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          Y        Out     0.699     8.147       -         
mag_buffer4                                      Net          -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        B        In      -         9.893       -         
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        Y        Out     0.440     10.333      -         
schedule_1_RNIB3CQ02[3]                          Net          -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        B        In      -         10.566      -         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        Y        Out     0.417     10.984      -         
write_count_0_sqmuxa_0_2                         Net          -        -       0.858     -           4         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        A        In      -         11.842      -         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        Y        Out     0.556     12.398      -         
write_count_0_sqmuxa_1                           Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        B        In      -         14.104      -         
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        Y        Out     0.679     14.783      -         
N_428                                            Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[52]        NOR2B        B        In      -         16.358      -         
memory_controller_0.data_buffer_RNO_3[52]        NOR2B        Y        Out     0.679     17.036      -         
N_262                                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[52]        AO1A         C        In      -         17.270      -         
memory_controller_0.data_buffer_RNO_2[52]        AO1A         Y        Out     0.684     17.954      -         
data_buffer_9_0_0[52]                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[52]          OR3          C        In      -         18.187      -         
memory_controller_0.data_buffer_RNO[52]          OR3          Y        Out     0.812     18.999      -         
data_buffer_9[52]                                Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[52]              DFN1E1C0     D        In      -         19.232      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.777 is 10.529(53.2%) logic and 9.248(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      19.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.777

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[75] / Q
    Ending point:                            memory_controller_0.data_buffer[54] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]                 DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[75]                                     Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_75                                  Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_16                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_44                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_58                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_65                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net          -        -       1.032     -           6         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          B        In      -         7.448       -         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          Y        Out     0.699     8.147       -         
mag_buffer4                                      Net          -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        B        In      -         9.893       -         
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        Y        Out     0.440     10.333      -         
schedule_1_RNIB3CQ02[3]                          Net          -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        B        In      -         10.566      -         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        Y        Out     0.417     10.984      -         
write_count_0_sqmuxa_0_2                         Net          -        -       0.858     -           4         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        A        In      -         11.842      -         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        Y        Out     0.556     12.398      -         
write_count_0_sqmuxa_1                           Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        B        In      -         14.104      -         
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        Y        Out     0.679     14.783      -         
N_428                                            Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[54]        NOR2B        B        In      -         16.358      -         
memory_controller_0.data_buffer_RNO_3[54]        NOR2B        Y        Out     0.679     17.036      -         
N_256                                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[54]        AO1A         C        In      -         17.270      -         
memory_controller_0.data_buffer_RNO_2[54]        AO1A         Y        Out     0.684     17.954      -         
data_buffer_9_0_0[54]                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[54]          OR3          C        In      -         18.187      -         
memory_controller_0.data_buffer_RNO[54]          OR3          Y        Out     0.812     18.999      -         
data_buffer_9[54]                                Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[54]              DFN1E1C0     D        In      -         19.232      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.777 is 10.529(53.2%) logic and 9.248(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      19.232
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.777

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[75] / Q
    Ending point:                            memory_controller_0.data_buffer[56] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[75]                 DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[75]                                     Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI0QTQ[75]         XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_75                                  Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNISBNL1[55]        XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_16                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIEVVA3[23]        OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_44                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNIOSIM6[24]        OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_58                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI0DQDD[24]        OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_65                               Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[20]        OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                               Net          -        -       1.032     -           6         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          B        In      -         7.448       -         
memory_controller_0.mag_prev_RNIG8K1T1_2[20]     OR2          Y        Out     0.699     8.147       -         
mag_buffer4                                      Net          -        -       1.746     -           22        
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        B        In      -         9.893       -         
memory_controller_0.schedule_1_RNIB3CQ02[3]      NOR2A        Y        Out     0.440     10.333      -         
schedule_1_RNIB3CQ02[3]                          Net          -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        B        In      -         10.566      -         
memory_controller_0.busy_hold_RNIFFF722          NOR2A        Y        Out     0.417     10.984      -         
write_count_0_sqmuxa_0_2                         Net          -        -       0.858     -           4         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        A        In      -         11.842      -         
memory_controller_0.busy_hold_RNIQHD952_2        NOR2B        Y        Out     0.556     12.398      -         
write_count_0_sqmuxa_1                           Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        B        In      -         14.104      -         
memory_controller_0.busy_hold_RNISK8SB4          NOR2B        Y        Out     0.679     14.783      -         
N_428                                            Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[56]        NOR2B        B        In      -         16.358      -         
memory_controller_0.data_buffer_RNO_3[56]        NOR2B        Y        Out     0.679     17.036      -         
N_250                                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[56]        AO1A         C        In      -         17.270      -         
memory_controller_0.data_buffer_RNO_2[56]        AO1A         Y        Out     0.684     17.954      -         
data_buffer_9_0_0[56]                            Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[56]          OR3          C        In      -         18.187      -         
memory_controller_0.data_buffer_RNO[56]          OR3          Y        Out     0.812     18.999      -         
data_buffer_9[56]                                Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[56]              DFN1E1C0     D        In      -         19.232      -         
===============================================================================================================
Total path delay (propagation time + setup) of 19.777 is 10.529(53.2%) logic and 9.248(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport41>Detailed Report for Clock: spi_master|busy_inferred_clock</a>
====================================



<a name=startingSlack42>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                       Arrival           
Instance                                    Reference                          Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -4.589
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -4.568
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -4.417
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -4.392
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[4]              0.707       -4.326
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -4.276
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -4.108
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -4.079
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -4.032
spi_mode_config2_0.tx_state[3]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[3]              0.707       -3.730
=============================================================================================================================================


<a name=endingSlack43>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                         Required           
Instance                                    Reference                          Type       Pin     Net                        Time         Slack 
                                            Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.byte_out_a[1]            spi_master|busy_inferred_clock     DFN0C0     D       N_71                       9.229        -4.589
spi_mode_config2_0.byte_out_a[6]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[6]           9.229        -4.345
spi_mode_config2_0.byte_out_a[5]            spi_master|busy_inferred_clock     DFN0P0     D       byte_out_a_RNO[5]          9.229        -3.928
spi_mode_config2_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0     D       N_67                       9.229        -3.877
spi_mode_config2_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0     D       N_73                       9.229        -3.743
spi_mode_config2_0.byte_out_a[4]            spi_master|busy_inferred_clock     DFN0P0     D       N_65                       9.229        -3.469
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[5]     9.229        -2.955
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[4]     9.229        -2.165
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     D       tx_state_RNO[0]            9.229        -1.996
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0     D       tx_state_RNO[4]            9.229        -1.996
================================================================================================================================================



<a name=worstPaths44>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:286409:290549:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.819
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.589

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.812     2.377       -         
N_55                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.657       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.356       -         
N_288                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNIVER64[3]              NOR2B      B        In      -         4.644       -         
spi_mode_config2_0.tx_state_RNIVER64[3]              NOR2B      Y        Out     0.679     5.322       -         
byte_N_6_mux_1                                       Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNI5API4[3]              OR2A       A        In      -         6.429       -         
spi_mode_config2_0.tx_state_RNI5API4[3]              OR2A       Y        Out     0.504     6.932       -         
N_316                                                Net        -        -       0.858     -           4         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]         NOR3A      A        In      -         7.790       -         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]         NOR3A      Y        Out     0.718     8.509       -         
N_542                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]         OR2        B        In      -         8.742       -         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]         OR2        Y        Out     0.556     9.298       -         
N_571                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_11[1]              NOR2B      B        In      -         9.578       -         
spi_mode_config2_0.byte_out_a_RNO_11[1]              NOR2B      Y        Out     0.558     10.136      -         
N_433                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_7[1]               NOR3       C        In      -         10.369      -         
spi_mode_config2_0.byte_out_a_RNO_7[1]               NOR3       Y        Out     0.739     11.108      -         
byte_out_a_19_i_a0_8[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_3[1]               OA1A       C        In      -         11.341      -         
spi_mode_config2_0.byte_out_a_RNO_3[1]               OA1A       Y        Out     0.438     11.779      -         
byte_out_a_19_i_a0_10[1]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      B        In      -         12.012      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      Y        Out     0.656     12.668      -         
byte_out_a_RNO_1[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       C        In      -         12.901      -         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       Y        Out     0.684     13.586      -         
N_71                                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                     DFN0C0     D        In      -         13.819      -         
=================================================================================================================
Total path delay (propagation time + setup) of 14.589 is 8.521(58.4%) logic and 6.068(41.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.568

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.tx_state[1] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[1]                   DFN0C0     Q        Out     0.707     0.707       -         
tx_state[1]                                      Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJLDO[1]           NOR2       B        In      -         1.634       -         
spi_mode_config2_0.tx_state_RNIJLDO[1]           NOR2       Y        Out     0.699     2.333       -         
N_90                                             Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNISTKC2[3]          NOR3B      B        In      -         3.440       -         
spi_mode_config2_0.tx_state_RNISTKC2[3]          NOR3B      Y        Out     0.675     4.115       -         
byte_m3_1                                        Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIVER64[3]          NOR2B      A        In      -         4.348       -         
spi_mode_config2_0.tx_state_RNIVER64[3]          NOR2B      Y        Out     0.528     4.876       -         
byte_N_6_mux_1                                   Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNI5API4[3]          OR2A       A        In      -         5.982       -         
spi_mode_config2_0.tx_state_RNI5API4[3]          OR2A       Y        Out     0.581     6.563       -         
N_316                                            Net        -        -       0.858     -           4         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]     NOR3A      A        In      -         7.421       -         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]     NOR3A      Y        Out     0.694     8.115       -         
N_542                                            Net        -        -       0.233     -           1         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]     OR2        B        In      -         8.348       -         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]     OR2        Y        Out     0.699     9.047       -         
N_571                                            Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_11[1]          NOR2B      B        In      -         9.327       -         
spi_mode_config2_0.byte_out_a_RNO_11[1]          NOR2B      Y        Out     0.679     10.005      -         
N_433                                            Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_7[1]           NOR3       C        In      -         10.239      -         
spi_mode_config2_0.byte_out_a_RNO_7[1]           NOR3       Y        Out     0.812     11.051      -         
byte_out_a_19_i_a0_8[1]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_3[1]           OA1A       C        In      -         11.284      -         
spi_mode_config2_0.byte_out_a_RNO_3[1]           OA1A       Y        Out     0.430     11.714      -         
byte_out_a_19_i_a0_10[1]                         Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]           NOR3B      B        In      -         11.947      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]           NOR3B      Y        Out     0.675     12.622      -         
byte_out_a_RNO_1[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]             AO1A       C        In      -         12.855      -         
spi_mode_config2_0.byte_out_a_RNO[1]             AO1A       Y        Out     0.709     13.564      -         
N_71                                             Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                 DFN0C0     D        In      -         13.797      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.568 is 8.658(59.4%) logic and 5.910(40.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.647
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.417

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.tx_state[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[2]                   DFN0C0     Q        Out     0.707     0.707       -         
tx_state[2]                                      Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJLDO[1]           NOR2       A        In      -         1.634       -         
spi_mode_config2_0.tx_state_RNIJLDO[1]           NOR2       Y        Out     0.549     2.183       -         
N_90                                             Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNISTKC2[3]          NOR3B      B        In      -         3.289       -         
spi_mode_config2_0.tx_state_RNISTKC2[3]          NOR3B      Y        Out     0.675     3.964       -         
byte_m3_1                                        Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIVER64[3]          NOR2B      A        In      -         4.197       -         
spi_mode_config2_0.tx_state_RNIVER64[3]          NOR2B      Y        Out     0.528     4.726       -         
byte_N_6_mux_1                                   Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNI5API4[3]          OR2A       A        In      -         5.832       -         
spi_mode_config2_0.tx_state_RNI5API4[3]          OR2A       Y        Out     0.581     6.413       -         
N_316                                            Net        -        -       0.858     -           4         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]     NOR3A      A        In      -         7.271       -         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]     NOR3A      Y        Out     0.694     7.964       -         
N_542                                            Net        -        -       0.233     -           1         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]     OR2        B        In      -         8.197       -         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]     OR2        Y        Out     0.699     8.897       -         
N_571                                            Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_11[1]          NOR2B      B        In      -         9.176       -         
spi_mode_config2_0.byte_out_a_RNO_11[1]          NOR2B      Y        Out     0.679     9.855       -         
N_433                                            Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_7[1]           NOR3       C        In      -         10.088      -         
spi_mode_config2_0.byte_out_a_RNO_7[1]           NOR3       Y        Out     0.812     10.900      -         
byte_out_a_19_i_a0_8[1]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_3[1]           OA1A       C        In      -         11.133      -         
spi_mode_config2_0.byte_out_a_RNO_3[1]           OA1A       Y        Out     0.430     11.564      -         
byte_out_a_19_i_a0_10[1]                         Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]           NOR3B      B        In      -         11.797      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]           NOR3B      Y        Out     0.675     12.472      -         
byte_out_a_RNO_1[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]             AO1A       C        In      -         12.705      -         
spi_mode_config2_0.byte_out_a_RNO[1]             AO1A       Y        Out     0.709     13.414      -         
N_71                                             Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                 DFN0C0     D        In      -         13.647      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.417 is 8.508(59.0%) logic and 5.910(41.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.392

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.tx_packet_counter[4] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[4]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[4]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        Y        Out     0.812     2.377       -         
N_1984_i_0_o2_1                                      Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.549     3.159       -         
N_288                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNIVER64[3]              NOR2B      B        In      -         4.447       -         
spi_mode_config2_0.tx_state_RNIVER64[3]              NOR2B      Y        Out     0.679     5.125       -         
byte_N_6_mux_1                                       Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNI5API4[3]              OR2A       A        In      -         6.232       -         
spi_mode_config2_0.tx_state_RNI5API4[3]              OR2A       Y        Out     0.504     6.735       -         
N_316                                                Net        -        -       0.858     -           4         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]         NOR3A      A        In      -         7.593       -         
spi_mode_config2_0.config_cntr_b_RNIEHSH5[6]         NOR3A      Y        Out     0.718     8.312       -         
N_542                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]         OR2        B        In      -         8.545       -         
spi_mode_config2_0.config_cntr_b_RNIPLRO9[6]         OR2        Y        Out     0.556     9.101       -         
N_571                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_11[1]              NOR2B      B        In      -         9.381       -         
spi_mode_config2_0.byte_out_a_RNO_11[1]              NOR2B      Y        Out     0.558     9.939       -         
N_433                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_7[1]               NOR3       C        In      -         10.172      -         
spi_mode_config2_0.byte_out_a_RNO_7[1]               NOR3       Y        Out     0.739     10.911      -         
byte_out_a_19_i_a0_8[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_3[1]               OA1A       C        In      -         11.144      -         
spi_mode_config2_0.byte_out_a_RNO_3[1]               OA1A       Y        Out     0.438     11.582      -         
byte_out_a_19_i_a0_10[1]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      B        In      -         11.815      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      Y        Out     0.656     12.471      -         
byte_out_a_RNO_1[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       C        In      -         12.704      -         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       Y        Out     0.684     13.389      -         
N_71                                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                     DFN0C0     D        In      -         13.622      -         
=================================================================================================================
Total path delay (propagation time + setup) of 14.392 is 8.371(58.2%) logic and 6.022(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.364

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.812     2.377       -         
N_55                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.657       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.356       -         
N_288                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNIG87B7[0]              NOR3C      C        In      -         4.644       -         
spi_mode_config2_0.tx_state_RNIG87B7[0]              NOR3C      Y        Out     0.694     5.337       -         
N_521                                                Net        -        -       1.239     -           10        
spi_mode_config2_0.config_cntr_b_RNIU9I68[6]         OR2        A        In      -         6.576       -         
spi_mode_config2_0.config_cntr_b_RNIU9I68[6]         OR2        Y        Out     0.549     7.125       -         
N_2005                                               Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_a_19_i_a2_10[1]          OR2A       B        In      -         8.052       -         
spi_mode_config2_0.byte_out_a_19_i_a2_10[1]          OR2A       Y        Out     0.699     8.752       -         
N_434_i                                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_19_i_a0_2[1]           NOR2A      A        In      -         8.985       -         
spi_mode_config2_0.byte_out_a_19_i_a0_2[1]           NOR2A      Y        Out     0.679     9.663       -         
byte_out_a_19_i_a0_2[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[1]               NOR3B      A        In      -         9.896       -         
spi_mode_config2_0.byte_out_a_RNO_4[1]               NOR3B      Y        Out     0.694     10.590      -         
byte_out_a_19_i_a0_5[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR3B      A        In      -         10.823      -         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR3B      Y        Out     0.694     11.517      -         
byte_out_a_19_i_a0_9[1]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      A        In      -         11.750      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]               NOR3B      Y        Out     0.694     12.443      -         
byte_out_a_RNO_1[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       C        In      -         12.676      -         
spi_mode_config2_0.byte_out_a_RNO[1]                 AO1A       Y        Out     0.684     13.361      -         
N_71                                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                     DFN0C0     D        In      -         13.594      -         
=================================================================================================================
Total path delay (propagation time + setup) of 14.364 is 8.374(58.3%) logic and 5.990(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport45>Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock</a>
====================================



<a name=startingSlack46>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


<a name=endingSlack47>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



<a name=worstPaths48>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:317497:318397:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport49>Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock</a>
====================================



<a name=startingSlack50>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                              Arrival          
Instance                    Reference                                Type     Pin     Net                         Time        Slack
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy_0     0.588       2.885
===================================================================================================================================


<a name=endingSlack51>Ending Points with Worst Slack</a>
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        2.885
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        3.068
===================================================================================================================



<a name=worstPaths52>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:321808:323293:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.885

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy_0 / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0              DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy_0              Net        -        -       1.746     -           22        
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      A        In      -         2.335       -         
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      Y        Out     0.718     3.053       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNIB6A31[1]     OA1C       B        In      -         3.286       -         
spi_master_0.state_q_RNIB6A31[1]     OA1C       Y        Out     0.974     4.260       -         
N_140                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNILKEI2[1]     OR2A       B        In      -         4.493       -         
spi_master_0.state_q_RNILKEI2[1]     OR2A       Y        Out     0.556     5.049       -         
N_71                                 Net        -        -       0.280     -           2         
spi_master_0.mosi_d_RNO              NOR3       C        In      -         5.329       -         
spi_master_0.mosi_d_RNO              NOR3       Y        Out     0.739     6.068       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.301       -         
=================================================================================================
Total path delay (propagation time + setup) of 2.115 is -0.611(-28.9%) logic and 2.725(128.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 188MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 188MB peak: 196MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport53>Report for cell full_system.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    39      1.0       39.0
             AND2A     1      1.0        1.0
              AND3    62      1.0       62.0
               AO1    55      1.0       55.0
              AO13    16      1.0       16.0
              AO18     2      1.0        2.0
              AO1A    71      1.0       71.0
              AO1B     5      1.0        5.0
              AO1C     6      1.0        6.0
              AO1D    12      1.0       12.0
              AOI1    11      1.0       11.0
             AOI1A     1      1.0        1.0
             AOI1B    24      1.0       24.0
               AX1     7      1.0        7.0
              AX1A     3      1.0        3.0
              AX1B     1      1.0        1.0
              AX1C    41      1.0       41.0
              AX1E     1      1.0        1.0
              AXO5     1      1.0        1.0
             AXOI1     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    17      0.0        0.0
               INV    28      1.0       28.0
               MX2   396      1.0      396.0
              MX2A     9      1.0        9.0
              MX2B    24      1.0       24.0
              MX2C     8      1.0        8.0
              NOR2   137      1.0      137.0
             NOR2A   253      1.0      253.0
             NOR2B   244      1.0      244.0
              NOR3    59      1.0       59.0
             NOR3A    94      1.0       94.0
             NOR3B    83      1.0       83.0
             NOR3C   109      1.0      109.0
               OA1    20      1.0       20.0
              OA1A    29      1.0       29.0
              OA1B    57      1.0       57.0
              OA1C    78      1.0       78.0
              OAI1     3      1.0        3.0
               OR2   170      1.0      170.0
              OR2A    86      1.0       86.0
              OR2B    37      1.0       37.0
               OR3   105      1.0      105.0
              OR3A    32      1.0       32.0
              OR3B    13      1.0       13.0
              OR3C     7      1.0        7.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    17      0.0        0.0
               XA1    35      1.0       35.0
              XA1A     4      1.0        4.0
              XA1B    12      1.0       12.0
              XA1C     2      1.0        2.0
              XAI1     5      1.0        5.0
             XAI1A     1      1.0        1.0
             XNOR2    25      1.0       25.0
             XNOR3     9      1.0        9.0
               XO1    50      1.0       50.0
              XO1A     2      1.0        2.0
              XOR2   204      1.0      204.0
              XOR3     2      1.0        2.0


            DFN0C0    43      1.0       43.0
          DFN0E0C0    68      1.0       68.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0   110      1.0      110.0
          DFN0E1P0     3      1.0        3.0
            DFN0P0     8      1.0        8.0
            DFN1C0   287      1.0      287.0
          DFN1E0C0    87      1.0       87.0
          DFN1E0P0     2      1.0        2.0
          DFN1E1C0   379      1.0      379.0
            DFN1P0    30      1.0       30.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3889              3849.0


  IO Cell usage:
              cell count
             BIBUF    33
             INBUF     4
            OUTBUF    37
                   -----
             TOTAL    74


Core Cells         : 3849 of 24576 (16%)
IO Cells           : 74

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:22s; Memory used current: 60MB peak: 196MB)

Process took 0h:00m:26s realtime, 0h:00m:22s cputime
# Mon Apr 11 21:31:30 2016

###########################################################]

</pre></samp></body></html>
