###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:47 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin u3/internal_reg/CK 
Endpoint:   u3/internal_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.869
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | RST ^      |           | 0.000 |       |   0.000 |   -0.176 | 
     | rstmux/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.053 | 0.344 |   0.344 |    0.167 | 
     | rstmux/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.400 |   0.743 |    0.567 | 
     | rstmux/U1          | A ^ -> Y ^ | MX2X2M    | 0.132 | 0.125 |   0.868 |    0.692 | 
     | u3/internal_reg    | RN ^       | SDFFRQX2M | 0.132 | 0.001 |   0.869 |    0.693 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.176 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.188 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.199 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.058 | 0.069 |   0.092 |    0.268 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.045 | 0.062 |   0.154 |    0.330 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.033 | 0.045 |   0.199 |    0.375 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.024 | 0.057 |   0.256 |    0.432 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.038 | 0.066 |   0.322 |    0.498 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.379 |    0.555 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.432 |    0.608 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.486 |    0.662 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.540 |    0.716 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.594 |    0.771 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.618 |    0.795 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.642 |    0.818 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.665 |    0.841 | 
     | u3/internal_reg    | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.666 |    0.842 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.869
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | RST ^      |           | 0.000 |       |   0.000 |   -0.180 | 
     | rstmux/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.053 | 0.344 |   0.344 |    0.164 | 
     | rstmux/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.129 | 0.400 |   0.743 |    0.563 | 
     | rstmux/U1          | A ^ -> Y ^ | MX2X2M    | 0.132 | 0.125 |   0.868 |    0.688 | 
     | u3/SYNC_RST_reg    | RN ^       | SDFFRQX1M | 0.132 | 0.000 |   0.869 |    0.689 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.180 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.192 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.203 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.058 | 0.069 |   0.092 |    0.272 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.045 | 0.062 |   0.154 |    0.334 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.033 | 0.045 |   0.199 |    0.379 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.024 | 0.057 |   0.256 |    0.436 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.038 | 0.066 |   0.322 |    0.502 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.379 |    0.559 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.432 |    0.612 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.486 |    0.666 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.540 |    0.720 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.594 |    0.774 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.618 |    0.798 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.642 |    0.822 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.665 |    0.845 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.666 |    0.846 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  0.938
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.235 | 
     | rstmux/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.410 |   0.410 |    0.174 | 
     | rstmux/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.394 |   0.804 |    0.569 | 
     | rstmux/U1               | B ^ -> Y ^ | MX2X2M    | 0.132 | 0.133 |   0.937 |    0.702 | 
     | u2/internal_reg         | RN ^       | SDFFRQX2M | 0.132 | 0.000 |   0.938 |    0.702 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.235 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.248 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.265 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.311 | 
     | scan_clk__L4_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.362 | 
     | scan_clk__L5_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.410 | 
     | scan_clk__L6_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.457 | 
     | scan_clk__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.505 | 
     | scan_clk__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.552 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.597 | 
     | refmux/U1        | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.678 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.709 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.771 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    0.818 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    0.868 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    0.906 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.675 |    0.911 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.937
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.239 | 
     | rstmux/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.410 |   0.410 |    0.171 | 
     | rstmux/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.394 |   0.804 |    0.565 | 
     | rstmux/U1               | B ^ -> Y ^ | MX2X2M    | 0.132 | 0.133 |   0.937 |    0.698 | 
     | u2/SYNC_RST_reg         | RN ^       | SDFFRQX1M | 0.132 | 0.000 |   0.937 |    0.699 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.239 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.252 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.268 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.314 | 
     | scan_clk__L4_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.366 | 
     | scan_clk__L5_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.413 | 
     | scan_clk__L6_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.460 | 
     | scan_clk__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.508 | 
     | scan_clk__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.556 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.601 | 
     | refmux/U1        | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.681 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.712 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.775 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    0.821 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    0.871 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    0.909 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.028 | 0.005 |   0.675 |    0.914 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegFile/\mem_reg[2][7] /CK 
Endpoint:   RegFile/\mem_reg[2][7] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.825
  Arrival Time                  1.157
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.332 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |    0.041 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.434 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.789 | 
     | RegFile/\mem_reg[2][7]   | SN ^       | SDFFSQX2M | 0.529 | 0.036 |   1.157 |    0.825 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.332 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.345 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.361 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.407 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.458 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.506 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.553 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.601 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.649 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.694 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.774 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.805 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.868 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    0.914 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    0.962 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    0.997 | 
     | RegFile/\mem_reg[2][7] | CK ^       | SDFFSQX2M  | 0.031 | 0.005 |   0.670 |    1.002 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u1/\count_reg[0] /CK 
Endpoint:   u1/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.679
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.839
  Arrival Time                  1.214
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.109 | 0.388 |   0.388 |    0.013 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.390 |   0.778 |    0.404 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X6M    | 0.643 | 0.398 |   1.176 |    0.801 | 
     | u1/\count_reg[0]         | SN ^       | SDFFSQX2M | 0.686 | 0.038 |   1.214 |    0.839 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.388 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.404 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.058 | 0.076 |   0.105 |    0.480 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.045 | 0.062 |   0.168 |    0.542 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.033 | 0.045 |   0.212 |    0.587 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.024 | 0.057 |   0.270 |    0.645 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.038 | 0.066 |   0.336 |    0.711 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.392 |    0.767 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.446 |    0.820 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.499 |    0.874 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.553 |    0.928 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.608 |    0.983 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.632 |    1.007 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.655 |    1.030 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.678 |    1.053 | 
     | u1/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.023 | 0.001 |   0.679 |    1.054 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u0/\count_reg[0] /CK 
Endpoint:   u0/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.678
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.838
  Arrival Time                  1.240
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.109 | 0.388 |   0.388 |   -0.014 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.390 |   0.778 |    0.376 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X6M    | 0.643 | 0.398 |   1.176 |    0.774 | 
     | u0/\count_reg[0]         | SN ^       | SDFFSQX2M | 0.708 | 0.064 |   1.240 |    0.838 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.415 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.431 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.058 | 0.076 |   0.105 |    0.507 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.045 | 0.062 |   0.168 |    0.570 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.033 | 0.045 |   0.212 |    0.614 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.024 | 0.057 |   0.270 |    0.672 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.038 | 0.066 |   0.336 |    0.738 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.392 |    0.794 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.445 |    0.848 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.499 |    0.901 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.553 |    0.955 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.608 |    1.010 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.632 |    1.034 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.655 |    1.057 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.019 | 0.022 |   0.677 |    1.079 | 
     | u0/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.019 | 0.001 |   0.678 |    1.080 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u0/flag_reg/CK 
Endpoint:   u0/flag_reg/SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.678
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.838
  Arrival Time                  1.240
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.109 | 0.388 |   0.388 |   -0.014 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.390 |   0.778 |    0.376 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X6M    | 0.643 | 0.398 |   1.176 |    0.774 | 
     | u0/flag_reg              | SN ^       | SDFFSQX2M | 0.708 | 0.064 |   1.240 |    0.838 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.415 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.431 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.058 | 0.076 |   0.105 |    0.507 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.045 | 0.062 |   0.168 |    0.570 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.033 | 0.045 |   0.212 |    0.614 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.024 | 0.057 |   0.270 |    0.672 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.038 | 0.066 |   0.336 |    0.738 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.392 |    0.794 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.445 |    0.848 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.499 |    0.901 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.054 |   0.553 |    0.955 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.608 |    1.010 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.632 |    1.034 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.022 | 0.023 |   0.655 |    1.057 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.019 | 0.022 |   0.677 |    1.079 | 
     | u0/flag_reg        | CK ^       | SDFFSQX2M  | 0.019 | 0.001 |   0.678 |    1.080 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin data_synch/enable_reg/CK 
Endpoint:   data_synch/enable_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  1.124
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.413 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.040 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.353 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.708 | 
     | data_synch/enable_reg    | RN ^       | SDFFRQX2M | 0.512 | 0.004 |   1.124 |    0.712 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.413 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.426 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.442 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.488 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.539 | 
     | scan_clk__L5_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.587 | 
     | scan_clk__L6_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.634 | 
     | scan_clk__L7_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.682 | 
     | scan_clk__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.730 | 
     | scan_clk__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.775 | 
     | refmux/U1             | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.855 | 
     | ref_clock__L1_I0      | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.886 | 
     | ref_clock__L2_I0      | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.949 | 
     | ref_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    0.995 | 
     | ref_clock__L4_I2      | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.045 | 
     | ref_clock__L5_I9      | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.083 | 
     | data_synch/enable_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.675 |    1.088 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin data_synch/ex_enable_reg/CK 
Endpoint:   data_synch/ex_enable_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  1.126
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.414 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.042 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.351 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.707 | 
     | data_synch/ex_enable_reg | RN ^       | SDFFRQX2M | 0.512 | 0.005 |   1.126 |    0.712 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.414 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.427 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.443 | 
     | scan_clk__L3_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.489 | 
     | scan_clk__L4_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.541 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.588 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.636 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.683 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.731 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.776 | 
     | refmux/U1                | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.857 | 
     | ref_clock__L1_I0         | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.887 | 
     | ref_clock__L2_I0         | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.950 | 
     | ref_clock__L3_I0         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    0.996 | 
     | ref_clock__L4_I2         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.047 | 
     | ref_clock__L5_I9         | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.084 | 
     | data_synch/ex_enable_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.675 |    1.089 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin data_synch/exx_en_reg/CK 
Endpoint:   data_synch/exx_en_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  1.130
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.419 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.046 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.347 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.702 | 
     | data_synch/exx_en_reg    | RN ^       | SDFFRQX2M | 0.513 | 0.010 |   1.130 |    0.712 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.419 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.432 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.448 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.494 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.545 | 
     | scan_clk__L5_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.593 | 
     | scan_clk__L6_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.640 | 
     | scan_clk__L7_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.688 | 
     | scan_clk__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.736 | 
     | scan_clk__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.781 | 
     | refmux/U1             | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.861 | 
     | ref_clock__L1_I0      | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.892 | 
     | ref_clock__L2_I0      | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.955 | 
     | ref_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.001 | 
     | ref_clock__L4_I2      | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.051 | 
     | ref_clock__L5_I9      | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.089 | 
     | data_synch/exx_en_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.675 |    1.094 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin data_synch/enable_pulse_reg/CK 
Endpoint:   data_synch/enable_pulse_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.675
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  1.134
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.422 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.050 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.343 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.699 | 
     | data_synch/enable_pulse_reg | RN ^       | SDFFRQX2M | 0.513 | 0.013 |   1.134 |    0.712 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.422 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.435 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.451 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.497 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.549 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.596 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.643 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.691 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.739 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.784 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.864 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.895 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.958 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.004 | 
     | ref_clock__L4_I2            | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.054 | 
     | ref_clock__L5_I9            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.092 | 
     | data_synch/enable_pulse_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.675 |    1.097 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[3] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.674
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.711
  Arrival Time                  1.140
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.429 | 
     | rst1mux/FE_PHC2_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.057 | 
     | rst1mux/FE_PHC5_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.336 | 
     | rst1mux/U1                                   | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.692 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | RN ^       | SDFFRQX2M | 0.515 | 0.019 |   1.140 |    0.711 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.429 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.442 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.458 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.504 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.556 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.603 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.650 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.698 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.746 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.791 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.871 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.902 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.965 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.011 | 
     | ref_clock__L4_I2                             | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.061 | 
     | ref_clock__L5_I9                             | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.099 | 
     | fifo/read_synch/\synchronized_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.674 |    1.103 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin data_synch/\sync_bus_reg[7] /CK 
Endpoint:   data_synch/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.129
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.057 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.336 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.691 | 
     | data_synch/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 0.513 | 0.008 |   1.129 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.443 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.459 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.505 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.556 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.604 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.651 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.699 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.747 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.792 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.872 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.903 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.966 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.012 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.060 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.089 | 
     | data_synch/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.092 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin data_synch/\sync_bus_reg[0] /CK 
Endpoint:   data_synch/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.129
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.057 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.336 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.691 | 
     | data_synch/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 0.513 | 0.008 |   1.129 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.443 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.459 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.505 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.557 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.604 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.651 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.699 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.747 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.792 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.872 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.903 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.966 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.012 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.060 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.090 | 
     | data_synch/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.092 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[0] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.673
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.142
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.432 | 
     | rst1mux/FE_PHC2_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.060 | 
     | rst1mux/FE_PHC5_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.333 | 
     | rst1mux/U1                                   | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.689 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | RN ^       | SDFFRQX2M | 0.517 | 0.021 |   1.142 |    0.710 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.432 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.445 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.462 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.508 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.559 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.607 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.654 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.702 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.749 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.794 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.875 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.906 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.968 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.015 | 
     | ref_clock__L4_I2                             | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.065 | 
     | ref_clock__L5_I9                             | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.103 | 
     | fifo/read_synch/\synchronized_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.673 |    1.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[3] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.673
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.142
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.432 | 
     | rst1mux/FE_PHC2_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.060 | 
     | rst1mux/FE_PHC5_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.333 | 
     | rst1mux/U1                               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.688 | 
     | fifo/read_synch/\internal_pointer_reg[3] | RN ^       | SDFFRQX2M | 0.517 | 0.021 |   1.142 |    0.710 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.432 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.446 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.462 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.508 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.559 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.607 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.654 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.702 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.750 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.795 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.875 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.906 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.969 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.015 | 
     | ref_clock__L4_I2                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.065 | 
     | ref_clock__L5_I9                         | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.103 | 
     | fifo/read_synch/\internal_pointer_reg[3] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.673 |    1.105 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[2] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.673
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.142
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.432 | 
     | rst1mux/FE_PHC2_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.060 | 
     | rst1mux/FE_PHC5_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.333 | 
     | rst1mux/U1                               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.688 | 
     | fifo/read_synch/\internal_pointer_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.022 |   1.142 |    0.710 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.432 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.446 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.462 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.508 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.559 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.607 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.654 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.702 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.750 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.795 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.875 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.906 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.969 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.015 | 
     | ref_clock__L4_I2                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.065 | 
     | ref_clock__L5_I9                         | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.103 | 
     | fifo/read_synch/\internal_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.673 |    1.105 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.672
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.142
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.433 | 
     | rst1mux/FE_PHC2_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.061 | 
     | rst1mux/FE_PHC5_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.332 | 
     | rst1mux/U1                                   | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.688 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.022 |   1.142 |    0.709 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.433 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.446 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.462 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.508 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.560 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.607 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.654 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.702 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.750 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.795 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.876 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.906 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.969 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.015 | 
     | ref_clock__L4_I2                             | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.066 | 
     | ref_clock__L5_I9                             | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.103 | 
     | fifo/read_synch/\synchronized_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.672 |    1.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin fifo/read_synch/\synchronized_pointer_reg[2] /
CK 
Endpoint:   fifo/read_synch/\synchronized_pointer_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.672
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.142
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.434 | 
     | rst1mux/FE_PHC2_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.061 | 
     | rst1mux/FE_PHC5_scan_rst                     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.332 | 
     | rst1mux/U1                                   | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.687 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | RN ^       | SDFFRQX2M | 0.518 | 0.022 |   1.142 |    0.709 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.434 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.447 | 
     | scan_clk__L2_I0                              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.463 | 
     | scan_clk__L3_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.509 | 
     | scan_clk__L4_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.561 | 
     | scan_clk__L5_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.608 | 
     | scan_clk__L6_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.655 | 
     | scan_clk__L7_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.703 | 
     | scan_clk__L8_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.751 | 
     | scan_clk__L9_I0                              | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.796 | 
     | refmux/U1                                    | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.876 | 
     | ref_clock__L1_I0                             | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.907 | 
     | ref_clock__L2_I0                             | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.970 | 
     | ref_clock__L3_I0                             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.016 | 
     | ref_clock__L4_I2                             | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.066 | 
     | ref_clock__L5_I9                             | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.104 | 
     | fifo/read_synch/\synchronized_pointer_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.672 |    1.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[0] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  1.143
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.434 | 
     | rst1mux/FE_PHC2_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.062 | 
     | rst1mux/FE_PHC5_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.331 | 
     | rst1mux/U1                               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.686 | 
     | fifo/read_synch/\internal_pointer_reg[0] | RN ^       | SDFFRQX2M | 0.518 | 0.022 |   1.143 |    0.708 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.434 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.447 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.464 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.510 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.561 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.609 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.656 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.704 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.751 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.796 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.877 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.908 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.970 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.017 | 
     | ref_clock__L4_I2                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.067 | 
     | ref_clock__L5_I10                        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.037 |   0.669 |    1.104 | 
     | fifo/read_synch/\internal_pointer_reg[0] | CK ^       | SDFFRQX2M  | 0.029 | 0.002 |   0.671 |    1.106 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin fifo/read_synch/\internal_pointer_reg[1] /CK 
Endpoint:   fifo/read_synch/\internal_pointer_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  1.143
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.434 | 
     | rst1mux/FE_PHC2_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.062 | 
     | rst1mux/FE_PHC5_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.331 | 
     | rst1mux/U1                               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.686 | 
     | fifo/read_synch/\internal_pointer_reg[1] | RN ^       | SDFFRQX2M | 0.518 | 0.022 |   1.143 |    0.708 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.434 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.448 | 
     | scan_clk__L2_I0                          | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.464 | 
     | scan_clk__L3_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.510 | 
     | scan_clk__L4_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.561 | 
     | scan_clk__L5_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.609 | 
     | scan_clk__L6_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.656 | 
     | scan_clk__L7_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.704 | 
     | scan_clk__L8_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.752 | 
     | scan_clk__L9_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.797 | 
     | refmux/U1                                | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.877 | 
     | ref_clock__L1_I0                         | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.908 | 
     | ref_clock__L2_I0                         | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.971 | 
     | ref_clock__L3_I0                         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.017 | 
     | ref_clock__L4_I2                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.067 | 
     | ref_clock__L5_I10                        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.037 |   0.669 |    1.104 | 
     | fifo/read_synch/\internal_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.002 |   0.671 |    1.106 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin data_synch/\sync_bus_reg[6] /CK 
Endpoint:   data_synch/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.135
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.436 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.064 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.329 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.685 | 
     | data_synch/\sync_bus_reg[6] | RN ^       | SDFFRQX2M | 0.513 | 0.014 |   1.135 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.436 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.449 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.465 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.511 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.563 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.610 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.657 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.705 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.753 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.798 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.879 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.909 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.972 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.018 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.066 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.096 | 
     | data_synch/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.098 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin fifo/fifo_w/\bin_cnt_reg[0] /CK 
Endpoint:   fifo/fifo_w/\bin_cnt_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.674
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  1.141
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.438 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.066 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.327 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.683 | 
     | fifo/fifo_w/\bin_cnt_reg[0] | RN ^       | SDFFRX1M  | 0.516 | 0.020 |   1.141 |    0.703 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.438 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.451 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.467 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.513 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.565 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.612 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.659 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.707 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.755 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.800 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.881 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.911 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.974 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.020 | 
     | ref_clock__L4_I2            | A ^ -> Y v | CLKINVX40M | 0.054 | 0.050 |   0.633 |    1.071 | 
     | ref_clock__L5_I9            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.038 |   0.670 |    1.108 | 
     | fifo/fifo_w/\bin_cnt_reg[0] | CK ^       | SDFFRX1M   | 0.028 | 0.004 |   0.674 |    1.112 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin data_synch/\sync_bus_reg[5] /CK 
Endpoint:   data_synch/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.137
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.438 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.066 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.327 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.682 | 
     | data_synch/\sync_bus_reg[5] | RN ^       | SDFFRQX2M | 0.513 | 0.017 |   1.137 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.438 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.452 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.468 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.514 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.565 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.613 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.660 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.708 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.756 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.801 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.881 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.912 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.975 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.021 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.069 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.098 | 
     | data_synch/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.100 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin fifo/fifo_w/\bin_cnt_reg[2] /CK 
Endpoint:   fifo/fifo_w/\bin_cnt_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.138
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.439 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.067 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.326 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.682 | 
     | fifo/fifo_w/\bin_cnt_reg[2] | RN ^       | SDFFRQX2M | 0.513 | 0.017 |   1.138 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.439 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.452 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.468 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.514 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.566 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.613 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.660 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.708 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.756 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.801 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.882 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.912 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.975 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.021 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.069 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.099 | 
     | fifo/fifo_w/\bin_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.101 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin fifo/fifo_w/\bin_cnt_reg[3] /CK 
Endpoint:   fifo/fifo_w/\bin_cnt_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.139
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.439 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.067 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.326 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.681 | 
     | fifo/fifo_w/\bin_cnt_reg[3] | RN ^       | SDFFRQX2M | 0.513 | 0.018 |   1.139 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.439 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.453 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.469 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.515 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.566 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.614 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.709 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.757 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.802 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.882 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.913 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.976 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.022 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.069 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.099 | 
     | fifo/fifo_w/\bin_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.102 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin data_synch/\sync_bus_reg[4] /CK 
Endpoint:   data_synch/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.139
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.068 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.325 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.681 | 
     | data_synch/\sync_bus_reg[4] | RN ^       | SDFFRQX2M | 0.514 | 0.018 |   1.139 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.453 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.469 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.515 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.567 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.614 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.709 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.757 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.802 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.883 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.913 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.976 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.022 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.070 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.100 | 
     | data_synch/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.102 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin fifo/fifo_w/full_reg/CK 
Endpoint:   fifo/fifo_w/full_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.140
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.068 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.325 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.680 | 
     | fifo/fifo_w/full_reg     | RN ^       | SDFFRQX2M | 0.515 | 0.019 |   1.140 |    0.699 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.453 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.470 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.516 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.567 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.615 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.662 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.710 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.757 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.802 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.883 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.914 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.976 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.023 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.070 | 
     | ref_clock__L5_I6     | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.100 | 
     | fifo/fifo_w/full_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.662 |    1.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin FSM/\current_state_reg[1] /CK 
Endpoint:   FSM/\current_state_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.140
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.441 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.068 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.325 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.680 | 
     | FSM/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.515 | 0.019 |   1.140 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.454 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.470 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.516 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.567 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.615 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.662 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.710 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.758 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.803 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.883 | 
     | ref_clock__L1_I0          | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.914 | 
     | ref_clock__L2_I0          | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.977 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.023 | 
     | ref_clock__L4_I1          | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.071 | 
     | ref_clock__L5_I6          | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.100 | 
     | FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.662 |    1.103 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin FSM/\current_state_reg[3] /CK 
Endpoint:   FSM/\current_state_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.140
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.441 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.068 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.325 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.680 | 
     | FSM/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.515 | 0.019 |   1.140 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.441 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.454 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.470 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.516 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.567 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.615 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.662 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.710 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.758 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.803 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.883 | 
     | ref_clock__L1_I0          | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.914 | 
     | ref_clock__L2_I0          | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.977 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.023 | 
     | ref_clock__L4_I1          | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.071 | 
     | ref_clock__L5_I6          | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.100 | 
     | FSM/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.662 |    1.103 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FSM/\current_state_reg[2] /CK 
Endpoint:   FSM/\current_state_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.140
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.441 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.068 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.325 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.680 | 
     | FSM/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.515 | 0.019 |   1.140 |    0.699 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.441 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.454 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.470 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.516 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.567 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.615 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.662 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.710 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.758 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.803 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.883 | 
     | ref_clock__L1_I0          | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.914 | 
     | ref_clock__L2_I0          | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.977 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.023 | 
     | ref_clock__L4_I1          | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.071 | 
     | ref_clock__L5_I6          | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.101 | 
     | FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.103 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin fifo/fifo_w/\bin_cnt_reg[1] /CK 
Endpoint:   fifo/fifo_w/\bin_cnt_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.140
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.441 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.069 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.324 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.680 | 
     | fifo/fifo_w/\bin_cnt_reg[1] | RN ^       | SDFFRQX2M | 0.516 | 0.020 |   1.140 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.441 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.454 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.470 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.516 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.568 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.615 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.663 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.710 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.758 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.803 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.884 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.914 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.977 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.023 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.071 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.101 | 
     | fifo/fifo_w/\bin_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.662 |    1.104 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin data_synch/\sync_bus_reg[1] /CK 
Endpoint:   data_synch/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.141
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.442 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.070 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.323 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.679 | 
     | data_synch/\sync_bus_reg[1] | RN ^       | SDFFRQX2M | 0.516 | 0.020 |   1.141 |    0.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.442 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.455 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.471 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.517 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.569 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.616 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.664 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.711 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.759 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.804 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.885 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.915 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.978 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.024 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.072 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.102 | 
     | data_synch/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.002 |   0.662 |    1.104 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FSM/\address__reg[3] /CK 
Endpoint:   FSM/\address__reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  1.148
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.444 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.072 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.321 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.676 | 
     | FSM/\address__reg[3]     | RN ^       | SDFFRQX2M | 0.523 | 0.028 |   1.148 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.444 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.458 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.474 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.520 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.571 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.619 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.666 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.714 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.762 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.807 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.887 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.918 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.981 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.027 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.075 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.109 | 
     | FSM/\address__reg[3] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.111 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FSM/\address__reg[1] /CK 
Endpoint:   FSM/\address__reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  1.148
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.072 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.321 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.676 | 
     | FSM/\address__reg[1]     | RN ^       | SDFFRQX2M | 0.523 | 0.027 |   1.148 |    0.703 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.458 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.474 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.520 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.571 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.619 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.666 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.714 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.762 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.807 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.887 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.918 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.981 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.027 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.075 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.109 | 
     | FSM/\address__reg[1] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.666 |    1.110 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.666
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  1.148
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.073 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.321 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.676 | 
     | FSM/\address__reg[0]     | RN ^       | SDFFRQX2M | 0.523 | 0.027 |   1.148 |    0.703 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.458 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.474 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.520 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.572 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.619 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.666 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.714 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.762 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.807 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.887 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.918 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.981 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.027 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.075 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.109 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.666 |    1.111 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FSM/\address__reg[2] /CK 
Endpoint:   FSM/\address__reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  1.149
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.073 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.320 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.676 | 
     | FSM/\address__reg[2]     | RN ^       | SDFFRQX2M | 0.524 | 0.028 |   1.149 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.458 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.474 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.520 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.572 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.619 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.667 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.714 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.762 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.807 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.888 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.918 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.981 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.027 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.075 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.109 | 
     | FSM/\address__reg[2] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.112 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin data_synch/\sync_bus_reg[3] /CK 
Endpoint:   data_synch/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.143
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.073 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.320 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.675 | 
     | data_synch/\sync_bus_reg[3] | RN ^       | SDFFRQX2M | 0.519 | 0.023 |   1.143 |    0.698 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.459 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.475 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.521 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.572 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.620 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.667 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.715 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.763 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.808 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.888 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.919 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.982 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.028 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.076 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.105 | 
     | data_synch/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.661 |    1.106 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FSM/\current_state_reg[0] /CK 
Endpoint:   FSM/\current_state_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.143
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.446 | 
     | rst1mux/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.073 | 
     | rst1mux/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.320 | 
     | rst1mux/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.675 | 
     | FSM/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.519 | 0.022 |   1.143 |    0.698 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.446 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.459 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.475 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.521 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.572 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.620 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.667 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.715 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.763 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.808 | 
     | refmux/U1                 | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.888 | 
     | ref_clock__L1_I0          | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.919 | 
     | ref_clock__L2_I0          | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.982 | 
     | ref_clock__L3_I0          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.028 | 
     | ref_clock__L4_I1          | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.076 | 
     | ref_clock__L5_I6          | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.105 | 
     | FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.661 |    1.106 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin RegFile/\mem_reg[7][1] /CK 
Endpoint:   RegFile/\mem_reg[7][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  1.154
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.446 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.073 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.320 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.675 | 
     | RegFile/\mem_reg[7][1]   | RN ^       | SDFFRQX2M | 0.527 | 0.033 |   1.154 |    0.708 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.446 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.459 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.475 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.521 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.572 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.620 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.667 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.715 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.763 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.808 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.888 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.919 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.982 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.028 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.076 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.111 | 
     | RegFile/\mem_reg[7][1] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.671 |    1.116 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin data_synch/\sync_bus_reg[2] /CK 
Endpoint:   data_synch/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  1.144
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.446 | 
     | rst1mux/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.074 | 
     | rst1mux/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.319 | 
     | rst1mux/U1                  | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.674 | 
     | data_synch/\sync_bus_reg[2] | RN ^       | SDFFRQX2M | 0.520 | 0.024 |   1.144 |    0.698 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.446 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.460 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.476 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.522 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.573 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.621 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.668 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.716 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.764 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.809 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.889 | 
     | ref_clock__L1_I0            | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.920 | 
     | ref_clock__L2_I0            | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.983 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.029 | 
     | ref_clock__L4_I1            | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.076 | 
     | ref_clock__L5_I6            | A v -> Y ^ | CLKINVX32M | 0.028 | 0.030 |   0.660 |    1.106 | 
     | data_synch/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.661 |    1.107 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin RegFile/\mem_reg[3][2] /CK 
Endpoint:   RegFile/\mem_reg[3][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  1.151
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.447 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.075 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.318 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.674 | 
     | RegFile/\mem_reg[3][2]   | RN ^       | SDFFRQX2M | 0.525 | 0.030 |   1.151 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.447 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.460 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.476 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.522 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.574 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.621 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.668 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.716 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.764 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.809 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.889 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.920 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.983 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.029 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.077 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.111 | 
     | RegFile/\mem_reg[3][2] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.114 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin RegFile/\mem_reg[3][4] /CK 
Endpoint:   RegFile/\mem_reg[3][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  1.152
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.076 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.317 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.673 | 
     | RegFile/\mem_reg[3][4]   | RN ^       | SDFFRQX2M | 0.526 | 0.031 |   1.152 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.461 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.477 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.523 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.575 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.622 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.669 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.717 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.765 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.810 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.890 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.921 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.984 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.030 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.078 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.034 |   0.664 |    1.112 | 
     | RegFile/\mem_reg[3][4] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.115 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin RegFile/\mem_reg[4][0] /CK 
Endpoint:   RegFile/\mem_reg[4][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.705
  Arrival Time                  1.154
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.076 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.317 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[4][0]   | RN ^       | SDFFRQX2M | 0.527 | 0.033 |   1.154 |    0.705 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.575 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.891 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[4][0] | CK ^       | SDFFRQX2M  | 0.031 | 0.003 |   0.668 |    1.116 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin RegFile/\mem_reg[3][7] /CK 
Endpoint:   RegFile/\mem_reg[3][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.705
  Arrival Time                  1.153
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.076 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.317 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[3][7]   | RN ^       | SDFFRQX2M | 0.527 | 0.032 |   1.153 |    0.705 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.575 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.891 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[3][7] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.116 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin RegFile/\mem_reg[2][3] /CK 
Endpoint:   RegFile/\mem_reg[2][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  1.154
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.076 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.317 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[2][3]   | RN ^       | SDFFRQX2M | 0.528 | 0.034 |   1.154 |    0.706 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.575 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.891 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[2][3] | CK ^       | SDFFRQX2M  | 0.031 | 0.003 |   0.668 |    1.117 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin RegFile/\mem_reg[4][2] /CK 
Endpoint:   RegFile/\mem_reg[4][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.156
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.077 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.316 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[4][2]   | RN ^       | SDFFRQX2M | 0.529 | 0.035 |   1.156 |    0.707 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.576 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.443 |    0.891 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[4][2] | CK ^       | SDFFRQX2M  | 0.031 | 0.004 |   0.670 |    1.119 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin RegFile/\mem_reg[3][6] /CK 
Endpoint:   RegFile/\mem_reg[3][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.667
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  1.153
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.077 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.316 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[3][6]   | RN ^       | SDFFRQX2M | 0.527 | 0.032 |   1.153 |    0.704 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.576 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.892 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[3][6] | CK ^       | SDFFRQX2M  | 0.030 | 0.002 |   0.667 |    1.116 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin RegFile/\mem_reg[4][1] /CK 
Endpoint:   RegFile/\mem_reg[4][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  1.156
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.449 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.372 |   0.372 |   -0.077 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.393 |   0.765 |    0.316 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.512 | 0.355 |   1.121 |    0.672 | 
     | RegFile/\mem_reg[4][1]   | RN ^       | SDFFRQX2M | 0.529 | 0.035 |   1.156 |    0.706 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.449 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.013 |   0.013 |    0.462 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.016 |   0.029 |    0.478 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.075 |    0.524 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.052 |   0.127 |    0.576 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.174 |    0.623 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.221 |    0.670 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.269 |    0.718 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.317 |    0.766 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.045 |   0.362 |    0.811 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.056 | 0.080 |   0.442 |    0.892 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.031 | 0.031 |   0.473 |    0.922 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.038 | 0.063 |   0.536 |    0.985 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.046 |   0.582 |    1.031 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.052 | 0.048 |   0.630 |    1.079 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX32M | 0.030 | 0.035 |   0.665 |    1.114 | 
     | RegFile/\mem_reg[4][1] | CK ^       | SDFFRQX2M  | 0.031 | 0.004 |   0.669 |    1.118 | 
     +---------------------------------------------------------------------------------------+ 

