<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91x40.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91x40_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g3be6c12e68d7fb624dbe792805295160">EBI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFE00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g3be6c12e68d7fb624dbe792805295160"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g58286ffaa95690ce2de88c9b7149d8d2">SF_BASE</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Special function register base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g58286ffaa95690ce2de88c9b7149d8d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g86162ab3f740db9026c1320d46938b4d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address.  <a href="group__xg_nut_arch_arm_at91x40.html#gc0876dab14e1a1017ec198c230ada762"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TC base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g06e62ae0435abbcb3fb1150edd27ea74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9f972601deb493f9c0897db196d19061">PIO_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g9f972601deb493f9c0897db196d19061"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g22e481115ab80c32f40c71e0b0351bea">PS_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PS base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g22e481115ab80c32f40c71e0b0351bea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9afb36ea9e822cb488983bf7c53ccb7a">WD_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address.  <a href="group__xg_nut_arch_arm_at91x40.html#g9afb36ea9e822cb488983bf7c53ccb7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset.  <a href="group__xg_nut_arch_arm_at91x40.html#g9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gd417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset.  <a href="group__xg_nut_arch_arm_at91x40.html#gd417b7a5db47291c51c61cd4794a8fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset.  <a href="group__xg_nut_arch_arm_at91x40.html#g53d79bc36b0947d23aa03d10861331b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gcc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset.  <a href="group__xg_nut_arch_arm_at91x40.html#gcc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91x40_8h.html#d763f7676a304cf00dc295fc3cc3c733">McuInit</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91 specific initialization.  <a href="#d763f7676a304cf00dc295fc3cc3c733"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt ID.  <a href="group__xg_nut_arch_arm_at91x40.html#g8b68e69dab74b6e96bfb83449bf36ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf8329c1435901a38f4a7eccb2d53a8b9">SWIRQ_ID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software interrupt ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gf8329c1435901a38f4a7eccb2d53a8b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gea2b4def6f333bf12e9ad77d5f97d3ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#g3195ad24b74a05eed40fdd6d481fd79a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#ge8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 0 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#ge8d162c6112aa589270dd080ff87b97e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 1 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gf56431cefe6df0cb68d9dc8501ba9e2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g16c644de948c39619ada7450acff7e57">TC2_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 2 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#g16c644de948c39619ada7450acff7e57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf1c8cea8785b03cb182dda29b5673315">WDI_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog interrupt ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gf1c8cea8785b03cb182dda29b5673315"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g83389132025aafc9b3fda53d3b8201d4">PIO_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="group__xg_nut_arch_arm_at91x40.html#g83389132025aafc9b3fda53d3b8201d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#g4b4803976b78fdb0574b8eedc448d927"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gbd9334e3ff0a5d6b2b43bdfea0639f67">IRQ2_ID</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2 ID.  <a href="group__xg_nut_arch_arm_at91x40.html#gbd9334e3ff0a5d6b2b43bdfea0639f67"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g5179cdbd56a6eb9094db9b65439f4c53">P15_RXD0</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g100a12b8addec12d883e2c6cca1f8de3">P14_TXD0</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9f603848b4349bb8d56265195d21614f">P13_SCK0</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g12f18e5153c449373627947636fa1f96">P22_RXD1</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g6031f3679710ef46baa04328c2f2fea0">P21_TXD1</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g38372ae46b5e6b76ed3dc03af4ba7826">P20_SCK1</a>&nbsp;&nbsp;&nbsp;20</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.5  2008/07/31 09:43:25  haraldkipp
 * Initializing peripheral control registers in a more general way.
 * Fixes bug #2032960.
 *
 * Revision 1.4  2006/10/08 16:48:09  haraldkipp
 * Documentation fixed
 *
 * Revision 1.3  2006/08/05 11:56:29  haraldkipp
 * Old SAM7X leftovers finally removed.
 * PDC register configuration added.
 *
 * Revision 1.2  2006/08/01 07:35:59  haraldkipp
 * Exclude function prototypes when included by assembler.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 * Revision 1.7  2006/06/28 17:22:34  haraldkipp
 * Make it compile for AT91SAM7X256.
 *
 * Revision 1.6  2006/05/25 09:09:57  haraldkipp
 * API documentation updated and corrected.
 *
 * Revision 1.5  2006/04/07 12:57:00  haraldkipp
 * Fast interrupt doesn't require to store R8-R12.
 *
 * Revision 1.4  2006/03/02 20:02:56  haraldkipp
 * Added ICCARM interrupt entry code. Probably not working, because I
 * excluded an immediate load.
 *
 * Revision 1.3  2006/01/05 16:52:49  haraldkipp
 * Baudrate calculation is now based on NutGetCpuClock().
 * The AT91_US_BAUD macro had been marked deprecated.
 *
 * Revision 1.2  2005/11/20 14:44:14  haraldkipp
 * Register offsets added.
 *
 * Revision 1.1  2005/10/24 10:31:13  haraldkipp
 * Moved from parent directory.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="d763f7676a304cf00dc295fc3cc3c733"></a><!-- doxytag: member="at91x40.h::McuInit" ref="d763f7676a304cf00dc295fc3cc3c733" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McuInit           </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AT91 specific initialization. 
<p>

<p>Definition at line <a class="el" href="at91init_8c-source.html#l00063">63</a> of file <a class="el" href="at91init_8c-source.html">at91init.c</a>.</p>

<p>References <a class="el" href="at91__aic_8h-source.html#l00168">AIC_SPU</a>, and <a class="el" href="arm_8h-source.html#l00195">outr</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
