var searchData=
[
  ['ram_0',['RAM',['../struct_l_c_d___type_def.html#adc6718425566b14d2201d6623b91dee4',1,'LCD_TypeDef']]],
  ['range_1',['MSI Clock Range',['../group___r_c_c___m_s_i___clock___range.html',1,'']]],
  ['rasr_2',['RASR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga9236c629b7cf86f8bd2459c610fdf715',1,'MPU_Type::RASR'],['../struct_a_r_m___m_p_u___region__t.html#a38c1d3bc6a9ffc9423d633add01928f1',1,'ARM_MPU_Region_t::RASR']]],
  ['rasr_5fa1_3',['RASR_A1',['../group___c_m_s_i_s__core___debug_functions.html#gab5a224ccd12ac55ddfe11d9eca42de48',1,'MPU_Type']]],
  ['rasr_5fa2_4',['RASR_A2',['../group___c_m_s_i_s__core___debug_functions.html#gac60e0919871b66446a039838bcaaec3b',1,'MPU_Type']]],
  ['rasr_5fa3_5',['RASR_A3',['../group___c_m_s_i_s__core___debug_functions.html#ga9c0b2d3e3e16bb4e7dfa069652d5a155',1,'MPU_Type']]],
  ['rate_20mode_6',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['rbar_7',['RBAR',['../group___c_m_s_i_s__core___debug_functions.html#gac953770d38a7d322b971d93eb8a5b062',1,'MPU_Type::RBAR'],['../struct_a_r_m___m_p_u___region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t::RBAR']]],
  ['rbar_5fa1_8',['RBAR_A1',['../group___c_m_s_i_s__core___debug_functions.html#ga13d69b9bea12861383f3a62764b02f63',1,'MPU_Type']]],
  ['rbar_5fa2_9',['RBAR_A2',['../group___c_m_s_i_s__core___debug_functions.html#ga57dc551614932150e684fcc60590c2c4',1,'MPU_Type']]],
  ['rbar_5fa3_10',['RBAR_A3',['../group___c_m_s_i_s__core___debug_functions.html#ga345911aabecd1f7d93a1bff7738b0d86',1,'MPU_Type']]],
  ['rcc_11',['RCC',['../group___r_c_c.html',1,'']]],
  ['rcc_20aliased_20maintained_20for_20legacy_20purpose_12',['HAL RCC Aliased maintained for legacy purpose',['../group___h_a_l___r_c_c___aliased.html',1,'']]],
  ['rcc_20backup_20domain_20reset_13',['RCC Backup Domain Reset',['../group___r_c_c___backup___domain___reset.html',1,'']]],
  ['rcc_20exported_20constants_14',['RCC Exported Constants',['../group___r_c_c___exported___constants.html',1,'']]],
  ['rcc_20exported_20macros_15',['RCC Exported Macros',['../group___r_c_c___exported___macros.html',1,'']]],
  ['rcc_20exported_20types_16',['RCC Exported Types',['../group___r_c_c___exported___types.html',1,'']]],
  ['rcc_20lse_20css_20external_20interrupt_20line_17',['RCC LSE CSS external interrupt line',['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html',1,'']]],
  ['rcc_20private_20constants_18',['RCC Private Constants',['../group___r_c_c___private___constants.html',1,'']]],
  ['rcc_20rtc_20clock_20configuration_19',['RCC RTC Clock Configuration',['../group___r_c_c___r_t_c___clock___configuration.html',1,'']]],
  ['rcc_5fahb1enr_5fcrcen_5fmsk_20',['RCC_AHB1ENR_CRCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035',1,'stm32l476xx.h']]],
  ['rcc_5fahb1enr_5fdma1en_5fmsk_21',['RCC_AHB1ENR_DMA1EN_Msk',['../group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871',1,'stm32l476xx.h']]],
  ['rcc_5fahb1enr_5fdma2en_5fmsk_22',['RCC_AHB1ENR_DMA2EN_Msk',['../group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a',1,'stm32l476xx.h']]],
  ['rcc_5fahb1enr_5fflashen_5fmsk_23',['RCC_AHB1ENR_FLASHEN_Msk',['../group___peripheral___registers___bits___definition.html#ga96e5f87c2477f3529028abd3bd534c60',1,'stm32l476xx.h']]],
  ['rcc_5fahb1enr_5ftscen_5fmsk_24',['RCC_AHB1ENR_TSCEN_Msk',['../group___peripheral___registers___bits___definition.html#gab320f620aefd59075ad6a9b95ec47b07',1,'stm32l476xx.h']]],
  ['rcc_5fahb1rstr_5fcrcrst_5fmsk_25',['RCC_AHB1RSTR_CRCRST_Msk',['../group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4',1,'stm32l476xx.h']]],
  ['rcc_5fahb1rstr_5fdma1rst_5fmsk_26',['RCC_AHB1RSTR_DMA1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e',1,'stm32l476xx.h']]],
  ['rcc_5fahb1rstr_5fdma2rst_5fmsk_27',['RCC_AHB1RSTR_DMA2RST_Msk',['../group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce',1,'stm32l476xx.h']]],
  ['rcc_5fahb1rstr_5fflashrst_5fmsk_28',['RCC_AHB1RSTR_FLASHRST_Msk',['../group___peripheral___registers___bits___definition.html#ga72e6d96ec7c819a23dd42ce4907e4fb7',1,'stm32l476xx.h']]],
  ['rcc_5fahb1rstr_5ftscrst_5fmsk_29',['RCC_AHB1RSTR_TSCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga03fd558a2647cb1190c1c36075e390bf',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5fcrcsmen_5fmsk_30',['RCC_AHB1SMENR_CRCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5fdma1smen_5fmsk_31',['RCC_AHB1SMENR_DMA1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5fdma2smen_5fmsk_32',['RCC_AHB1SMENR_DMA2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0ed651b012fcff622e029937639280c1',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5fflashsmen_5fmsk_33',['RCC_AHB1SMENR_FLASHSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga05163a7b2434f66f832a78a885a712d7',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5fsram1smen_5fmsk_34',['RCC_AHB1SMENR_SRAM1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6eb5b54f3dba267bfbb07087662298e8',1,'stm32l476xx.h']]],
  ['rcc_5fahb1smenr_5ftscsmen_5fmsk_35',['RCC_AHB1SMENR_TSCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaeda9455b5f2b86aa11d82b52226aa136',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fadcen_5fmsk_36',['RCC_AHB2ENR_ADCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3ea51d7b390dfe1c9c8b9399c27770d6',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpioaen_5fmsk_37',['RCC_AHB2ENR_GPIOAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4555512f6767b69cda6eedddc9bc050e',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpioben_5fmsk_38',['RCC_AHB2ENR_GPIOBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4bc11f38a9a05e29db1fdebd880d943a',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpiocen_5fmsk_39',['RCC_AHB2ENR_GPIOCEN_Msk',['../group___peripheral___registers___bits___definition.html#gae9e42ed2487f18a13a35b391d38d5f1d',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpioden_5fmsk_40',['RCC_AHB2ENR_GPIODEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6f736b54cb8942c349d43e3fc124dca1',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpioeen_5fmsk_41',['RCC_AHB2ENR_GPIOEEN_Msk',['../group___peripheral___registers___bits___definition.html#ga57a0472aea88cfb025e7992debf385ac',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpiofen_5fmsk_42',['RCC_AHB2ENR_GPIOFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4a690d89994da84933ebe902bee11a',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpiogen_5fmsk_43',['RCC_AHB2ENR_GPIOGEN_Msk',['../group___peripheral___registers___bits___definition.html#gaf7dca536d67df03798c4cc614e8e856c',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fgpiohen_5fmsk_44',['RCC_AHB2ENR_GPIOHEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9c4a0bd82d29a4e39bf5ead3bbe26b8e',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5fotgfsen_5fmsk_45',['RCC_AHB2ENR_OTGFSEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd',1,'stm32l476xx.h']]],
  ['rcc_5fahb2enr_5frngen_5fmsk_46',['RCC_AHB2ENR_RNGEN_Msk',['../group___peripheral___registers___bits___definition.html#gabe2170ecd918ffe5d888e76c3dcd5cab',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fadcrst_5fmsk_47',['RCC_AHB2RSTR_ADCRST_Msk',['../group___peripheral___registers___bits___definition.html#gae35292b47aecca607f58a3bf5e2dd178',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpioarst_5fmsk_48',['RCC_AHB2RSTR_GPIOARST_Msk',['../group___peripheral___registers___bits___definition.html#gafb17f567072d723a77a7778ae57b5481',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiobrst_5fmsk_49',['RCC_AHB2RSTR_GPIOBRST_Msk',['../group___peripheral___registers___bits___definition.html#ga27eedf92cf433c581b7526a8f53c359a',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiocrst_5fmsk_50',['RCC_AHB2RSTR_GPIOCRST_Msk',['../group___peripheral___registers___bits___definition.html#gafa335d9251d3a17e6df1ec64da739fe8',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiodrst_5fmsk_51',['RCC_AHB2RSTR_GPIODRST_Msk',['../group___peripheral___registers___bits___definition.html#gaa53208792b9ac6ac8ea0e8e958a6ed39',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpioerst_5fmsk_52',['RCC_AHB2RSTR_GPIOERST_Msk',['../group___peripheral___registers___bits___definition.html#gac69491a2f9d32be1415fe4d39f884947',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiofrst_5fmsk_53',['RCC_AHB2RSTR_GPIOFRST_Msk',['../group___peripheral___registers___bits___definition.html#ga7a0273e386bb5e3ea82f80f86e12d9ff',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiogrst_5fmsk_54',['RCC_AHB2RSTR_GPIOGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga36bfb6ccfaf2900a8fb9a56fc64696f3',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fgpiohrst_5fmsk_55',['RCC_AHB2RSTR_GPIOHRST_Msk',['../group___peripheral___registers___bits___definition.html#ga8b46261b4159cd6ef1a29ea2845c554d',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5fotgfsrst_5fmsk_56',['RCC_AHB2RSTR_OTGFSRST_Msk',['../group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204',1,'stm32l476xx.h']]],
  ['rcc_5fahb2rstr_5frngrst_5fmsk_57',['RCC_AHB2RSTR_RNGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga7ac557e9b39e599539fb5cc2a100de60',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fadcsmen_5fmsk_58',['RCC_AHB2SMENR_ADCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab03aaec838a23878c773ead679deadfc',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpioasmen_5fmsk_59',['RCC_AHB2SMENR_GPIOASMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3039863a420e3704a9e31adc02ade737',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiobsmen_5fmsk_60',['RCC_AHB2SMENR_GPIOBSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiocsmen_5fmsk_61',['RCC_AHB2SMENR_GPIOCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3dde010421ea24731449699ab57a9f78',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiodsmen_5fmsk_62',['RCC_AHB2SMENR_GPIODSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga62cf31894c52a48ff39b40e809923bb9',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpioesmen_5fmsk_63',['RCC_AHB2SMENR_GPIOESMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4059fb44036b1501db35c62ce1c3184d',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiofsmen_5fmsk_64',['RCC_AHB2SMENR_GPIOFSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5e2a4c8a9903376b4320508c32492a54',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiogsmen_5fmsk_65',['RCC_AHB2SMENR_GPIOGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab51ed60af9cb6c0a2b5231c1062ecf3e',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fgpiohsmen_5fmsk_66',['RCC_AHB2SMENR_GPIOHSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1f3df86eb67978ce5c6cc4497fa7d0e8',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fotgfssmen_5fmsk_67',['RCC_AHB2SMENR_OTGFSSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae7f22b228bb17866a6bbfa90df954999',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5frngsmen_5fmsk_68',['RCC_AHB2SMENR_RNGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga364048c7483c792b4b7d9381c7285893',1,'stm32l476xx.h']]],
  ['rcc_5fahb2smenr_5fsram2smen_5fmsk_69',['RCC_AHB2SMENR_SRAM2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa4bf588c8ac1af9c63398fbc354c5015',1,'stm32l476xx.h']]],
  ['rcc_5fahb3enr_5ffmcen_5fmsk_70',['RCC_AHB3ENR_FMCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga092fdcfd514ac903cd960c11ee20c2a9',1,'stm32l476xx.h']]],
  ['rcc_5fahb3enr_5fqspien_5fmsk_71',['RCC_AHB3ENR_QSPIEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4526ab85b9c1248db40b197e5e25c8ca',1,'stm32l476xx.h']]],
  ['rcc_5fahb3rstr_5ffmcrst_5fmsk_72',['RCC_AHB3RSTR_FMCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga0968f088792a5ad3f40a5dc428832448',1,'stm32l476xx.h']]],
  ['rcc_5fahb3rstr_5fqspirst_5fmsk_73',['RCC_AHB3RSTR_QSPIRST_Msk',['../group___peripheral___registers___bits___definition.html#gac98041f2a18e7e7441d43b9c33e609a4',1,'stm32l476xx.h']]],
  ['rcc_5fahb3smenr_5ffmcsmen_5fmsk_74',['RCC_AHB3SMENR_FMCSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae693d64bdedbea3bb1d60cc48c49d57e',1,'stm32l476xx.h']]],
  ['rcc_5fahb3smenr_5fqspismen_5fmsk_75',['RCC_AHB3SMENR_QSPISMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga974a2a8bddee2130eb9e7cce2c8527f6',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fcan1en_5fmsk_76',['RCC_APB1ENR1_CAN1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga8f05ddee4180216e13d723ca051edd83',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fdac1en_5fmsk_77',['RCC_APB1ENR1_DAC1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga94845ec4db6061d85117f0e6bf08819d',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fi2c1en_5fmsk_78',['RCC_APB1ENR1_I2C1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga2e7b43762ccbf1f28880397a02e06e01',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fi2c2en_5fmsk_79',['RCC_APB1ENR1_I2C2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga3af9b25dc4096d7abb1523cdf097d492',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fi2c3en_5fmsk_80',['RCC_APB1ENR1_I2C3EN_Msk',['../group___peripheral___registers___bits___definition.html#gaf402ef0571cfe699900a76584d10cb49',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5flcden_5fmsk_81',['RCC_APB1ENR1_LCDEN_Msk',['../group___peripheral___registers___bits___definition.html#gae2caf128234b67610a3e9e3bf2ebe40c',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5flptim1en_5fmsk_82',['RCC_APB1ENR1_LPTIM1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fopampen_5fmsk_83',['RCC_APB1ENR1_OPAMPEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3614f66015ad640557859103eb32cc4a',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fpwren_5fmsk_84',['RCC_APB1ENR1_PWREN_Msk',['../group___peripheral___registers___bits___definition.html#ga8867cbab378fe603de09a31b24718595',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fspi2en_5fmsk_85',['RCC_APB1ENR1_SPI2EN_Msk',['../group___peripheral___registers___bits___definition.html#gaf16b0b72048819e7bb16d27d861b2e45',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fspi3en_5fmsk_86',['RCC_APB1ENR1_SPI3EN_Msk',['../group___peripheral___registers___bits___definition.html#gab8802fede794db20804b92df2ab6ec9b',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim2en_5fmsk_87',['RCC_APB1ENR1_TIM2EN_Msk',['../group___peripheral___registers___bits___definition.html#gae497a8de1be77c7bddc50d24d053f976',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim3en_5fmsk_88',['RCC_APB1ENR1_TIM3EN_Msk',['../group___peripheral___registers___bits___definition.html#ga95965977cbfa7e7fbd28cc9f48d5462f',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim4en_5fmsk_89',['RCC_APB1ENR1_TIM4EN_Msk',['../group___peripheral___registers___bits___definition.html#gafe94578d6ed29e42914082e2f05ccda9',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim5en_5fmsk_90',['RCC_APB1ENR1_TIM5EN_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae209230dbb65877c25f2bc1441f07e',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim6en_5fmsk_91',['RCC_APB1ENR1_TIM6EN_Msk',['../group___peripheral___registers___bits___definition.html#gac91f970a678f399abbb2567995b4d5a2',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5ftim7en_5fmsk_92',['RCC_APB1ENR1_TIM7EN_Msk',['../group___peripheral___registers___bits___definition.html#ga59d6b9443b655c4b98073dd57c890825',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fuart4en_5fmsk_93',['RCC_APB1ENR1_UART4EN_Msk',['../group___peripheral___registers___bits___definition.html#ga00e28582b89e84c02d17e25c65c7b9a3',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fuart5en_5fmsk_94',['RCC_APB1ENR1_UART5EN_Msk',['../group___peripheral___registers___bits___definition.html#gaf36bd7e875e6c5fe7e07a9596de1b6cd',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fusart2en_5fmsk_95',['RCC_APB1ENR1_USART2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fusart3en_5fmsk_96',['RCC_APB1ENR1_USART3EN_Msk',['../group___peripheral___registers___bits___definition.html#ga564415c5f8c6b651fd55233c6aa93ce0',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr1_5fwwdgen_5fmsk_97',['RCC_APB1ENR1_WWDGEN_Msk',['../group___peripheral___registers___bits___definition.html#gadcab16c1a9d657a951e90fa8d6c43828',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr2_5flptim2en_5fmsk_98',['RCC_APB1ENR2_LPTIM2EN_Msk',['../group___peripheral___registers___bits___definition.html#gae90d6be9c34e3f17e211ad719dec8992',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr2_5flpuart1en_5fmsk_99',['RCC_APB1ENR2_LPUART1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaa6534a027eaf292d920532060d8bb331',1,'stm32l476xx.h']]],
  ['rcc_5fapb1enr2_5fswpmi1en_5fmsk_100',['RCC_APB1ENR2_SWPMI1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga484abecb86a5fa5eb5a968d2b04e380d',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fcan1rst_5fmsk_101',['RCC_APB1RSTR1_CAN1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga52738bdddb060c666d3f85d97ba83443',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fdac1rst_5fmsk_102',['RCC_APB1RSTR1_DAC1RST_Msk',['../group___peripheral___registers___bits___definition.html#gaf491e7781b52dfd387e393fbbb13c881',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fi2c1rst_5fmsk_103',['RCC_APB1RSTR1_I2C1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga07d1af736dd0609a32d4e4e901ff93c9',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fi2c2rst_5fmsk_104',['RCC_APB1RSTR1_I2C2RST_Msk',['../group___peripheral___registers___bits___definition.html#gab329e61bbba4ee9a36b0cb6a9a168d12',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fi2c3rst_5fmsk_105',['RCC_APB1RSTR1_I2C3RST_Msk',['../group___peripheral___registers___bits___definition.html#ga066ecf3af25b719d13e4368775f58160',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5flcdrst_5fmsk_106',['RCC_APB1RSTR1_LCDRST_Msk',['../group___peripheral___registers___bits___definition.html#gafbccae314da9c637af8c5ad24e414ae5',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5flptim1rst_5fmsk_107',['RCC_APB1RSTR1_LPTIM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga2af0a2085a4517992d6663c87809948b',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fopamprst_5fmsk_108',['RCC_APB1RSTR1_OPAMPRST_Msk',['../group___peripheral___registers___bits___definition.html#gaccadf175d1fe226b0f118d22f1bc113c',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fpwrrst_5fmsk_109',['RCC_APB1RSTR1_PWRRST_Msk',['../group___peripheral___registers___bits___definition.html#ga4176b98bc3ac2b957226d7a88d9c138d',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fspi2rst_5fmsk_110',['RCC_APB1RSTR1_SPI2RST_Msk',['../group___peripheral___registers___bits___definition.html#gac8e807b6dd8ad5174bad9f3650dd86f1',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fspi3rst_5fmsk_111',['RCC_APB1RSTR1_SPI3RST_Msk',['../group___peripheral___registers___bits___definition.html#ga346737c0528ea4c24681bd64b888321b',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim2rst_5fmsk_112',['RCC_APB1RSTR1_TIM2RST_Msk',['../group___peripheral___registers___bits___definition.html#gadb00e530a3073c366408a20a172f32ea',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim3rst_5fmsk_113',['RCC_APB1RSTR1_TIM3RST_Msk',['../group___peripheral___registers___bits___definition.html#gade041eeb01183aba282dc501b8efe20c',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim4rst_5fmsk_114',['RCC_APB1RSTR1_TIM4RST_Msk',['../group___peripheral___registers___bits___definition.html#ga49ca1e6b5398307c8400e1a1345061d7',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim5rst_5fmsk_115',['RCC_APB1RSTR1_TIM5RST_Msk',['../group___peripheral___registers___bits___definition.html#gaaf1e2260e579fc8c4b2c5d32092c811b',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim6rst_5fmsk_116',['RCC_APB1RSTR1_TIM6RST_Msk',['../group___peripheral___registers___bits___definition.html#ga8819ca575afd4145aa6f0eb4cba97697',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5ftim7rst_5fmsk_117',['RCC_APB1RSTR1_TIM7RST_Msk',['../group___peripheral___registers___bits___definition.html#ga0d4227ddd1a4373fdc60f59b85073cbc',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fuart4rst_5fmsk_118',['RCC_APB1RSTR1_UART4RST_Msk',['../group___peripheral___registers___bits___definition.html#gac2cb687fdefdcc0c3110f6f54e53908f',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fuart5rst_5fmsk_119',['RCC_APB1RSTR1_UART5RST_Msk',['../group___peripheral___registers___bits___definition.html#ga38d0e072507fdae64eea915cbf327d97',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fusart2rst_5fmsk_120',['RCC_APB1RSTR1_USART2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr1_5fusart3rst_5fmsk_121',['RCC_APB1RSTR1_USART3RST_Msk',['../group___peripheral___registers___bits___definition.html#ga054f7c9f0e63b4f7db3411cab6855782',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr2_5flptim2rst_5fmsk_122',['RCC_APB1RSTR2_LPTIM2RST_Msk',['../group___peripheral___registers___bits___definition.html#gab0bd14050c9b631ea341df4f681d725c',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr2_5flpuart1rst_5fmsk_123',['RCC_APB1RSTR2_LPUART1RST_Msk',['../group___peripheral___registers___bits___definition.html#gae2143adec508f5e6c9e8ec950183e195',1,'stm32l476xx.h']]],
  ['rcc_5fapb1rstr2_5fswpmi1rst_5fmsk_124',['RCC_APB1RSTR2_SWPMI1RST_Msk',['../group___peripheral___registers___bits___definition.html#gae34e313fe06fa5980962a72a4bcd1592',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fcan1smen_5fmsk_125',['RCC_APB1SMENR1_CAN1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae64cadf420e194b5d218750e1780ae9f',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fdac1smen_5fmsk_126',['RCC_APB1SMENR1_DAC1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9cc3a8cde82849dba8514cf033bcc552',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fi2c1smen_5fmsk_127',['RCC_APB1SMENR1_I2C1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gae2fda98dc78cf57c35722090e700416e',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fi2c2smen_5fmsk_128',['RCC_APB1SMENR1_I2C2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3c393395f3f540e117ca2586d4cb3155',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fi2c3smen_5fmsk_129',['RCC_APB1SMENR1_I2C3SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5flcdsmen_5fmsk_130',['RCC_APB1SMENR1_LCDSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gafb392628ff42d7e6b3a37c3535344eb0',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5flptim1smen_5fmsk_131',['RCC_APB1SMENR1_LPTIM1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6df08ba98e00061a10143a0a360127a6',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fopampsmen_5fmsk_132',['RCC_APB1SMENR1_OPAMPSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa6b3d7ecb9f40920e3f068347bbca0fe',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fpwrsmen_5fmsk_133',['RCC_APB1SMENR1_PWRSMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab536664d67aa5568e7dcf1d6f194617e',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fspi2smen_5fmsk_134',['RCC_APB1SMENR1_SPI2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaa3d09c9ae801ca7257378237ba3d5d5e',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fspi3smen_5fmsk_135',['RCC_APB1SMENR1_SPI3SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5c6d7d2d43835684daf1866c1839d9e4',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim2smen_5fmsk_136',['RCC_APB1SMENR1_TIM2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga68935395c485fba8fdec3afe05ebe8f8',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim3smen_5fmsk_137',['RCC_APB1SMENR1_TIM3SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab2feac27aed3ef1611a9f08bbb9de8e9',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim4smen_5fmsk_138',['RCC_APB1SMENR1_TIM4SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1ae1beb33ba793695efab7329ca407db',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim5smen_5fmsk_139',['RCC_APB1SMENR1_TIM5SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab14c60377bb3df1128ac1d7d7a170b42',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim6smen_5fmsk_140',['RCC_APB1SMENR1_TIM6SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3086a9f03386135b2968bc74987da140',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5ftim7smen_5fmsk_141',['RCC_APB1SMENR1_TIM7SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaabb461872be64ce72628264ac3f573a9',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fuart4smen_5fmsk_142',['RCC_APB1SMENR1_UART4SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaee62d95336987392e114ad5784422ba5',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fuart5smen_5fmsk_143',['RCC_APB1SMENR1_UART5SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1564491d59f258eca337bcee433677b3',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fusart2smen_5fmsk_144',['RCC_APB1SMENR1_USART2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga67691a6ace367bfe8e5c7b6423767c1a',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fusart3smen_5fmsk_145',['RCC_APB1SMENR1_USART3SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga6f78847ae83b30c9190a869d1133c69d',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr1_5fwwdgsmen_5fmsk_146',['RCC_APB1SMENR1_WWDGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3efdaf8d838714816da754c9821d9040',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr2_5flptim2smen_5fmsk_147',['RCC_APB1SMENR2_LPTIM2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gaef2df5f59330d16dd28f9b60a4618b70',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr2_5flpuart1smen_5fmsk_148',['RCC_APB1SMENR2_LPUART1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga94d483fb35f102a4053655e82a32b528',1,'stm32l476xx.h']]],
  ['rcc_5fapb1smenr2_5fswpmi1smen_5fmsk_149',['RCC_APB1SMENR2_SWPMI1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gacada31e51e39dd6f1e28071995b96351',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fdfsdm1en_5fmsk_150',['RCC_APB2ENR_DFSDM1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga95f97a159e8d159cf7b46e76887e4309',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ffwen_5fmsk_151',['RCC_APB2ENR_FWEN_Msk',['../group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fsai1en_5fmsk_152',['RCC_APB2ENR_SAI1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fsai2en_5fmsk_153',['RCC_APB2ENR_SAI2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga29e215543b29de828cef45d4a280dc17',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fsdmmc1en_5fmsk_154',['RCC_APB2ENR_SDMMC1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga2626485fb8cc6836d78ca2d260b004ac',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fmsk_155',['RCC_APB2ENR_SPI1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_5fmsk_156',['RCC_APB2ENR_SYSCFGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ftim15en_5fmsk_157',['RCC_APB2ENR_TIM15EN_Msk',['../group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ftim16en_5fmsk_158',['RCC_APB2ENR_TIM16EN_Msk',['../group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ftim17en_5fmsk_159',['RCC_APB2ENR_TIM17EN_Msk',['../group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ftim1en_5fmsk_160',['RCC_APB2ENR_TIM1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5ftim8en_5fmsk_161',['RCC_APB2ENR_TIM8EN_Msk',['../group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04',1,'stm32l476xx.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fmsk_162',['RCC_APB2ENR_USART1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fdfsdm1rst_5fmsk_163',['RCC_APB2RSTR_DFSDM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga8b12e73ba48eec13072a5448400bbbda',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fsai1rst_5fmsk_164',['RCC_APB2RSTR_SAI1RST_Msk',['../group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fsai2rst_5fmsk_165',['RCC_APB2RSTR_SAI2RST_Msk',['../group___peripheral___registers___bits___definition.html#gaaca24f222815a04c54aae355be3cc750',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fsdmmc1rst_5fmsk_166',['RCC_APB2RSTR_SDMMC1RST_Msk',['../group___peripheral___registers___bits___definition.html#gaba5edc70a0b5cf7020f8013eb04a781c',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fmsk_167',['RCC_APB2RSTR_SPI1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fmsk_168',['RCC_APB2RSTR_SYSCFGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_5fmsk_169',['RCC_APB2RSTR_TIM15RST_Msk',['../group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_5fmsk_170',['RCC_APB2RSTR_TIM16RST_Msk',['../group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_5fmsk_171',['RCC_APB2RSTR_TIM17RST_Msk',['../group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_5fmsk_172',['RCC_APB2RSTR_TIM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5ftim8rst_5fmsk_173',['RCC_APB2RSTR_TIM8RST_Msk',['../group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e',1,'stm32l476xx.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fmsk_174',['RCC_APB2RSTR_USART1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fdfsdm1smen_5fmsk_175',['RCC_APB2SMENR_DFSDM1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0d82e579bd5a8b322a8d78a43c5c9a71',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fsai1smen_5fmsk_176',['RCC_APB2SMENR_SAI1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga8070b0fba416b2852dcab80b7c448846',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fsai2smen_5fmsk_177',['RCC_APB2SMENR_SAI2SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab33ec6ac002f6862324b456a4ab0e697',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fsdmmc1smen_5fmsk_178',['RCC_APB2SMENR_SDMMC1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1f23108f05808798aea59784187fabd1',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fspi1smen_5fmsk_179',['RCC_APB2SMENR_SPI1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fsyscfgsmen_5fmsk_180',['RCC_APB2SMENR_SYSCFGSMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5ftim15smen_5fmsk_181',['RCC_APB2SMENR_TIM15SMEN_Msk',['../group___peripheral___registers___bits___definition.html#gab74c1439a7a7cd0898f2708586af0606',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5ftim16smen_5fmsk_182',['RCC_APB2SMENR_TIM16SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga70d56a4298409c5a622f07b8b1109eca',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5ftim17smen_5fmsk_183',['RCC_APB2SMENR_TIM17SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9403bc76bdeabe82643eaf3ed545dfe4',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5ftim1smen_5fmsk_184',['RCC_APB2SMENR_TIM1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4a300d39481d05a858e932955e81a22b',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5ftim8smen_5fmsk_185',['RCC_APB2SMENR_TIM8SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga19bb027e1fee72f6e7edd61d64761a85',1,'stm32l476xx.h']]],
  ['rcc_5fapb2smenr_5fusart1smen_5fmsk_186',['RCC_APB2SMENR_USART1SMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5fbdrst_5fmsk_187',['RCC_BDCR_BDRST_Msk',['../group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flscoen_5fmsk_188',['RCC_BDCR_LSCOEN_Msk',['../group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flscosel_5fmsk_189',['RCC_BDCR_LSCOSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsebyp_5fmsk_190',['RCC_BDCR_LSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsecssd_5fmsk_191',['RCC_BDCR_LSECSSD_Msk',['../group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsecsson_5fmsk_192',['RCC_BDCR_LSECSSON_Msk',['../group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsedrv_5f0_193',['RCC_BDCR_LSEDRV_0',['../group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsedrv_5f1_194',['RCC_BDCR_LSEDRV_1',['../group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flsedrv_5fmsk_195',['RCC_BDCR_LSEDRV_Msk',['../group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flseon_5fmsk_196',['RCC_BDCR_LSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5flserdy_5fmsk_197',['RCC_BDCR_LSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5frtcen_5fmsk_198',['RCC_BDCR_RTCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5frtcsel_5f0_199',['RCC_BDCR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5frtcsel_5f1_200',['RCC_BDCR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4',1,'stm32l476xx.h']]],
  ['rcc_5fbdcr_5frtcsel_5fmsk_201',['RCC_BDCR_RTCSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fadcsel_5f0_202',['RCC_CCIPR_ADCSEL_0',['../group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fadcsel_5f1_203',['RCC_CCIPR_ADCSEL_1',['../group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fadcsel_5fmsk_204',['RCC_CCIPR_ADCSEL_Msk',['../group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fclk48sel_5f0_205',['RCC_CCIPR_CLK48SEL_0',['../group___peripheral___registers___bits___definition.html#ga69e1d3d07db2806498c00898bd305537',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fclk48sel_5f1_206',['RCC_CCIPR_CLK48SEL_1',['../group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fclk48sel_5fmsk_207',['RCC_CCIPR_CLK48SEL_Msk',['../group___peripheral___registers___bits___definition.html#gac7c7fd4d359af4b2e7de67b8d3345bd1',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fdfsdm1sel_5fmsk_208',['RCC_CCIPR_DFSDM1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga781d45babeab6b898e4f4126eb012356',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5f0_209',['RCC_CCIPR_I2C1SEL_0',['../group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5f1_210',['RCC_CCIPR_I2C1SEL_1',['../group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c1sel_5fmsk_211',['RCC_CCIPR_I2C1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c2sel_5f0_212',['RCC_CCIPR_I2C2SEL_0',['../group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c2sel_5f1_213',['RCC_CCIPR_I2C2SEL_1',['../group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c2sel_5fmsk_214',['RCC_CCIPR_I2C2SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga887e19597291a6e6eee9ac54f5379b86',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c3sel_5f0_215',['RCC_CCIPR_I2C3SEL_0',['../group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c3sel_5f1_216',['RCC_CCIPR_I2C3SEL_1',['../group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fi2c3sel_5fmsk_217',['RCC_CCIPR_I2C3SEL_Msk',['../group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5f0_218',['RCC_CCIPR_LPTIM1SEL_0',['../group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5f1_219',['RCC_CCIPR_LPTIM1SEL_1',['../group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim1sel_5fmsk_220',['RCC_CCIPR_LPTIM1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim2sel_5f0_221',['RCC_CCIPR_LPTIM2SEL_0',['../group___peripheral___registers___bits___definition.html#ga2046ed52b8ab7758a53e6879451cbc0a',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim2sel_5f1_222',['RCC_CCIPR_LPTIM2SEL_1',['../group___peripheral___registers___bits___definition.html#ga3036b5eb8ec5ee22477c4c733164dca3',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flptim2sel_5fmsk_223',['RCC_CCIPR_LPTIM2SEL_Msk',['../group___peripheral___registers___bits___definition.html#gad5f35429cdd315141b77a741958a38ee',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5f0_224',['RCC_CCIPR_LPUART1SEL_0',['../group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5f1_225',['RCC_CCIPR_LPUART1SEL_1',['../group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5flpuart1sel_5fmsk_226',['RCC_CCIPR_LPUART1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai1sel_5f0_227',['RCC_CCIPR_SAI1SEL_0',['../group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai1sel_5f1_228',['RCC_CCIPR_SAI1SEL_1',['../group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai1sel_5fmsk_229',['RCC_CCIPR_SAI1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3e6066127249cbd00ca50c8e35594a24',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai2sel_5f0_230',['RCC_CCIPR_SAI2SEL_0',['../group___peripheral___registers___bits___definition.html#ga93816248fb0bd9998e487e215e8e5437',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai2sel_5f1_231',['RCC_CCIPR_SAI2SEL_1',['../group___peripheral___registers___bits___definition.html#ga48d3dcb3157fec5173aa395a7cdf0c9d',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fsai2sel_5fmsk_232',['RCC_CCIPR_SAI2SEL_Msk',['../group___peripheral___registers___bits___definition.html#gabfd41c04e6724763bfbb1c18f35511c3',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fswpmi1sel_5fmsk_233',['RCC_CCIPR_SWPMI1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga041eb26af1ea49f0946a1c15c2ce6d69',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart4sel_5f0_234',['RCC_CCIPR_UART4SEL_0',['../group___peripheral___registers___bits___definition.html#gad87980225c5aca52a7747bf14a641614',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart4sel_5f1_235',['RCC_CCIPR_UART4SEL_1',['../group___peripheral___registers___bits___definition.html#ga7aa551ad8d87771101aebda7a8fbb9bf',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart4sel_5fmsk_236',['RCC_CCIPR_UART4SEL_Msk',['../group___peripheral___registers___bits___definition.html#gaddf60a5973564291638dc12f8826c170',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart5sel_5f0_237',['RCC_CCIPR_UART5SEL_0',['../group___peripheral___registers___bits___definition.html#gaccb2a3483335b6fb8bf233564372dc55',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart5sel_5f1_238',['RCC_CCIPR_UART5SEL_1',['../group___peripheral___registers___bits___definition.html#ga080b2b855f0911398ca3232fbd269506',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fuart5sel_5fmsk_239',['RCC_CCIPR_UART5SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga23d3056f0662dbaee0cd93d12294a7dd',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5f0_240',['RCC_CCIPR_USART1SEL_0',['../group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5f1_241',['RCC_CCIPR_USART1SEL_1',['../group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart1sel_5fmsk_242',['RCC_CCIPR_USART1SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5f0_243',['RCC_CCIPR_USART2SEL_0',['../group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5f1_244',['RCC_CCIPR_USART2SEL_1',['../group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart2sel_5fmsk_245',['RCC_CCIPR_USART2SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart3sel_5f0_246',['RCC_CCIPR_USART3SEL_0',['../group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart3sel_5f1_247',['RCC_CCIPR_USART3SEL_1',['../group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6',1,'stm32l476xx.h']]],
  ['rcc_5fccipr_5fusart3sel_5fmsk_248',['RCC_CCIPR_USART3SEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3862d0c53657b287e8f576da2ca497bf',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_249',['RCC_CFGR_HPRE',['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f0_250',['RCC_CFGR_HPRE_0',['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f1_251',['RCC_CFGR_HPRE_1',['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f2_252',['RCC_CFGR_HPRE_2',['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f3_253',['RCC_CFGR_HPRE_3',['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv1_254',['RCC_CFGR_HPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv128_255',['RCC_CFGR_HPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv16_256',['RCC_CFGR_HPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv2_257',['RCC_CFGR_HPRE_DIV2',['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv256_258',['RCC_CFGR_HPRE_DIV256',['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv4_259',['RCC_CFGR_HPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv512_260',['RCC_CFGR_HPRE_DIV512',['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv64_261',['RCC_CFGR_HPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv8_262',['RCC_CFGR_HPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fmsk_263',['RCC_CFGR_HPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_264',['RCC_CFGR_MCOPRE',['../group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f0_265',['RCC_CFGR_MCOPRE_0',['../group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f1_266',['RCC_CFGR_MCOPRE_1',['../group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f2_267',['RCC_CFGR_MCOPRE_2',['../group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv1_268',['RCC_CFGR_MCOPRE_DIV1',['../group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv16_269',['RCC_CFGR_MCOPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv2_270',['RCC_CFGR_MCOPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv4_271',['RCC_CFGR_MCOPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv8_272',['RCC_CFGR_MCOPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5fmsk_273',['RCC_CFGR_MCOPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcosel_274',['RCC_CFGR_MCOSEL',['../group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f0_275',['RCC_CFGR_MCOSEL_0',['../group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f1_276',['RCC_CFGR_MCOSEL_1',['../group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f2_277',['RCC_CFGR_MCOSEL_2',['../group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5fmsk_278',['RCC_CFGR_MCOSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_279',['RCC_CFGR_PPRE1',['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f0_280',['RCC_CFGR_PPRE1_0',['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f1_281',['RCC_CFGR_PPRE1_1',['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f2_282',['RCC_CFGR_PPRE1_2',['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv1_283',['RCC_CFGR_PPRE1_DIV1',['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv16_284',['RCC_CFGR_PPRE1_DIV16',['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv2_285',['RCC_CFGR_PPRE1_DIV2',['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv4_286',['RCC_CFGR_PPRE1_DIV4',['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv8_287',['RCC_CFGR_PPRE1_DIV8',['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fmsk_288',['RCC_CFGR_PPRE1_Msk',['../group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_289',['RCC_CFGR_PPRE2',['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f0_290',['RCC_CFGR_PPRE2_0',['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f1_291',['RCC_CFGR_PPRE2_1',['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f2_292',['RCC_CFGR_PPRE2_2',['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv1_293',['RCC_CFGR_PPRE2_DIV1',['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv16_294',['RCC_CFGR_PPRE2_DIV16',['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv2_295',['RCC_CFGR_PPRE2_DIV2',['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv4_296',['RCC_CFGR_PPRE2_DIV4',['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv8_297',['RCC_CFGR_PPRE2_DIV8',['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fmsk_298',['RCC_CFGR_PPRE2_Msk',['../group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fstopwuck_299',['RCC_CFGR_STOPWUCK',['../group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fstopwuck_5fmsk_300',['RCC_CFGR_STOPWUCK_Msk',['../group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_301',['RCC_CFGR_SW',['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5f0_302',['RCC_CFGR_SW_0',['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5f1_303',['RCC_CFGR_SW_1',['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhse_304',['RCC_CFGR_SW_HSE',['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi_305',['RCC_CFGR_SW_HSI',['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fmsi_306',['RCC_CFGR_SW_MSI',['../group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fmsk_307',['RCC_CFGR_SW_Msk',['../group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fpll_308',['RCC_CFGR_SW_PLL',['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsw_5fpos_309',['RCC_CFGR_SW_Pos',['../group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_310',['RCC_CFGR_SWS',['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5f0_311',['RCC_CFGR_SWS_0',['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5f1_312',['RCC_CFGR_SWS_1',['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhse_313',['RCC_CFGR_SWS_HSE',['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi_314',['RCC_CFGR_SWS_HSI',['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5fmsi_315',['RCC_CFGR_SWS_MSI',['../group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5fmsk_316',['RCC_CFGR_SWS_Msk',['../group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25',1,'stm32l476xx.h']]],
  ['rcc_5fcfgr_5fsws_5fpll_317',['RCC_CFGR_SWS_PLL',['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fcssc_5fmsk_318',['RCC_CICR_CSSC_Msk',['../group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fhserdyc_5fmsk_319',['RCC_CICR_HSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fhsirdyc_5fmsk_320',['RCC_CICR_HSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5flsecssc_5fmsk_321',['RCC_CICR_LSECSSC_Msk',['../group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5flserdyc_5fmsk_322',['RCC_CICR_LSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5flsirdyc_5fmsk_323',['RCC_CICR_LSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fmsirdyc_5fmsk_324',['RCC_CICR_MSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fpllrdyc_5fmsk_325',['RCC_CICR_PLLRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fpllsai1rdyc_5fmsk_326',['RCC_CICR_PLLSAI1RDYC_Msk',['../group___peripheral___registers___bits___definition.html#gafdc19fda21a71bce19017bc0a7ae6859',1,'stm32l476xx.h']]],
  ['rcc_5fcicr_5fpllsai2rdyc_5fmsk_327',['RCC_CICR_PLLSAI2RDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga2905279fce15c29b9d1bab8d2bcc332d',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fhserdyie_5fmsk_328',['RCC_CIER_HSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fhsirdyie_5fmsk_329',['RCC_CIER_HSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5flsecssie_5fmsk_330',['RCC_CIER_LSECSSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5flserdyie_5fmsk_331',['RCC_CIER_LSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5flsirdyie_5fmsk_332',['RCC_CIER_LSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fmsirdyie_5fmsk_333',['RCC_CIER_MSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fpllrdyie_5fmsk_334',['RCC_CIER_PLLRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fpllsai1rdyie_5fmsk_335',['RCC_CIER_PLLSAI1RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gabaedc259f5fe50af65a69994d636afa2',1,'stm32l476xx.h']]],
  ['rcc_5fcier_5fpllsai2rdyie_5fmsk_336',['RCC_CIER_PLLSAI2RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae27b29f84005a53ec4b951a2ee96e8f0',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fcssf_5fmsk_337',['RCC_CIFR_CSSF_Msk',['../group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fhserdyf_5fmsk_338',['RCC_CIFR_HSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fhsirdyf_5fmsk_339',['RCC_CIFR_HSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5flsecssf_5fmsk_340',['RCC_CIFR_LSECSSF_Msk',['../group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5flserdyf_5fmsk_341',['RCC_CIFR_LSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5flsirdyf_5fmsk_342',['RCC_CIFR_LSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fmsirdyf_5fmsk_343',['RCC_CIFR_MSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fpllrdyf_5fmsk_344',['RCC_CIFR_PLLRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fpllsai1rdyf_5fmsk_345',['RCC_CIFR_PLLSAI1RDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga0b6847c9816ac8f86697135e835649a7',1,'stm32l476xx.h']]],
  ['rcc_5fcifr_5fpllsai2rdyf_5fmsk_346',['RCC_CIFR_PLLSAI2RDYF_Msk',['../group___peripheral___registers___bits___definition.html#gae2adcd3544ae2c6dd3695beb8ac604cd',1,'stm32l476xx.h']]],
  ['rcc_5fclkinittypedef_347',['RCC_ClkInitTypeDef',['../struct_r_c_c___clk_init_type_def.html',1,'']]],
  ['rcc_5fclocktype_5fhclk_348',['RCC_CLOCKTYPE_HCLK',['../group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fclocktype_5fpclk1_349',['RCC_CLOCKTYPE_PCLK1',['../group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fclocktype_5fpclk2_350',['RCC_CLOCKTYPE_PCLK2',['../group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fclocktype_5fsysclk_351',['RCC_CLOCKTYPE_SYSCLK',['../group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fcr_5fcsson_352',['RCC_CR_CSSON',['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fcsson_5fmsk_353',['RCC_CR_CSSON_Msk',['../group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsebyp_354',['RCC_CR_HSEBYP',['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsebyp_5fmsk_355',['RCC_CR_HSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhseon_356',['RCC_CR_HSEON',['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhseon_5fmsk_357',['RCC_CR_HSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhserdy_358',['RCC_CR_HSERDY',['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhserdy_5fmsk_359',['RCC_CR_HSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsiasfs_360',['RCC_CR_HSIASFS',['../group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsiasfs_5fmsk_361',['RCC_CR_HSIASFS_Msk',['../group___peripheral___registers___bits___definition.html#gabb0a2c25fa13d836b8758e4ff5ca4a58',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsikeron_362',['RCC_CR_HSIKERON',['../group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsikeron_5fmsk_363',['RCC_CR_HSIKERON_Msk',['../group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsion_364',['RCC_CR_HSION',['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsion_5fmsk_365',['RCC_CR_HSION_Msk',['../group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsirdy_366',['RCC_CR_HSIRDY',['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fhsirdy_5fmsk_367',['RCC_CR_HSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsion_368',['RCC_CR_MSION',['../group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsion_5fmsk_369',['RCC_CR_MSION_Msk',['../group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsipllen_370',['RCC_CR_MSIPLLEN',['../group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsipllen_5fmsk_371',['RCC_CR_MSIPLLEN_Msk',['../group___peripheral___registers___bits___definition.html#ga392ff3ea1e8503643a51db52e4d02d5d',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_372',['RCC_CR_MSIRANGE',['../group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f0_373',['RCC_CR_MSIRANGE_0',['../group___peripheral___registers___bits___definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f1_374',['RCC_CR_MSIRANGE_1',['../group___peripheral___registers___bits___definition.html#ga54b7707236b2d49d9ffd684b87254659',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f10_375',['RCC_CR_MSIRANGE_10',['../group___peripheral___registers___bits___definition.html#ga84ec71a5c7973dca2767574eee342838',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f11_376',['RCC_CR_MSIRANGE_11',['../group___peripheral___registers___bits___definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f2_377',['RCC_CR_MSIRANGE_2',['../group___peripheral___registers___bits___definition.html#ga6db35bd687b9dca2cc29cb93c410341b',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f3_378',['RCC_CR_MSIRANGE_3',['../group___peripheral___registers___bits___definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f4_379',['RCC_CR_MSIRANGE_4',['../group___peripheral___registers___bits___definition.html#gac68bcd3b8886b4215530f85c82e77ddc',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f5_380',['RCC_CR_MSIRANGE_5',['../group___peripheral___registers___bits___definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f6_381',['RCC_CR_MSIRANGE_6',['../group___peripheral___registers___bits___definition.html#gafb5abf051c589f319fa511d657d16a39',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f7_382',['RCC_CR_MSIRANGE_7',['../group___peripheral___registers___bits___definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f8_383',['RCC_CR_MSIRANGE_8',['../group___peripheral___registers___bits___definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5f9_384',['RCC_CR_MSIRANGE_9',['../group___peripheral___registers___bits___definition.html#gaeeabf82994437ed9358094e7bd082702',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirange_5fmsk_385',['RCC_CR_MSIRANGE_Msk',['../group___peripheral___registers___bits___definition.html#gad65edff6ae9901530fadc85fc4a473bf',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirdy_386',['RCC_CR_MSIRDY',['../group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirdy_5fmsk_387',['RCC_CR_MSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirgsel_388',['RCC_CR_MSIRGSEL',['../group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fmsirgsel_5fmsk_389',['RCC_CR_MSIRGSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga0b9fe651935b1c8d2ef316e2514bf17e',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllon_390',['RCC_CR_PLLON',['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllon_5fmsk_391',['RCC_CR_PLLON_Msk',['../group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllrdy_392',['RCC_CR_PLLRDY',['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllrdy_5fmsk_393',['RCC_CR_PLLRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai1on_394',['RCC_CR_PLLSAI1ON',['../group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai1on_5fmsk_395',['RCC_CR_PLLSAI1ON_Msk',['../group___peripheral___registers___bits___definition.html#ga101af5a14657f6efec9c9ef4b863675d',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai1rdy_396',['RCC_CR_PLLSAI1RDY',['../group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai1rdy_5fmsk_397',['RCC_CR_PLLSAI1RDY_Msk',['../group___peripheral___registers___bits___definition.html#gaeb21404ea1aace8cf2f827642c6c88a7',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai2on_398',['RCC_CR_PLLSAI2ON',['../group___peripheral___registers___bits___definition.html#ga0cc3af461cbbcf3a3adc706e13413606',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai2on_5fmsk_399',['RCC_CR_PLLSAI2ON_Msk',['../group___peripheral___registers___bits___definition.html#gaa67e5160c86fd064cfda3fa4ca27e099',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai2rdy_400',['RCC_CR_PLLSAI2RDY',['../group___peripheral___registers___bits___definition.html#ga18f6984411778c7017c3fee82ecbede3',1,'stm32l476xx.h']]],
  ['rcc_5fcr_5fpllsai2rdy_5fmsk_401',['RCC_CR_PLLSAI2RDY_Msk',['../group___peripheral___registers___bits___definition.html#gaab123e35795c6a8e2dae3cfe8bcd9f66',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fborrstf_5fmsk_402',['RCC_CSR_BORRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5ffwrstf_5fmsk_403',['RCC_CSR_FWRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fmsk_404',['RCC_CSR_IWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fmsk_405',['RCC_CSR_LPWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5flsion_5fmsk_406',['RCC_CSR_LSION_Msk',['../group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5flsirdy_5fmsk_407',['RCC_CSR_LSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fmsisrange_5f1_408',['RCC_CSR_MSISRANGE_1',['../group___peripheral___registers___bits___definition.html#gaa3baa8c9e82bc503b452df7424d2bec4',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fmsisrange_5f2_409',['RCC_CSR_MSISRANGE_2',['../group___peripheral___registers___bits___definition.html#gadd964f489128d72f66b67a078e2aaf1b',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fmsisrange_5f4_410',['RCC_CSR_MSISRANGE_4',['../group___peripheral___registers___bits___definition.html#ga3fce251b7da2b91fdfaff7c7c6675463',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fmsisrange_5f8_411',['RCC_CSR_MSISRANGE_8',['../group___peripheral___registers___bits___definition.html#gac0aee679ac0c83d13430dc45d3b9dd78',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fmsisrange_5fmsk_412',['RCC_CSR_MSISRANGE_Msk',['../group___peripheral___registers___bits___definition.html#ga028a2e519dd51f81f858ebd2e82c6cff',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5foblrstf_5fmsk_413',['RCC_CSR_OBLRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fpinrstf_5fmsk_414',['RCC_CSR_PINRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5frmvf_5fmsk_415',['RCC_CSR_RMVF_Msk',['../group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fsftrstf_5fmsk_416',['RCC_CSR_SFTRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225',1,'stm32l476xx.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fmsk_417',['RCC_CSR_WWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d',1,'stm32l476xx.h']]],
  ['rcc_5fexported_5ffunctions_418',['RCC_Exported_Functions',['../group___r_c_c___exported___functions.html',1,'']]],
  ['rcc_5fexported_5ffunctions_5fgroup1_419',['RCC_Exported_Functions_Group1',['../group___r_c_c___exported___functions___group1.html',1,'']]],
  ['rcc_5fexported_5ffunctions_5fgroup2_420',['RCC_Exported_Functions_Group2',['../group___r_c_c___exported___functions___group2.html',1,'']]],
  ['rcc_5fexti_5fline_5flsecss_421',['RCC_EXTI_LINE_LSECSS',['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['rcc_5fflag_5fborrst_422',['RCC_FLAG_BORRST',['../group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5ffwrst_423',['RCC_FLAG_FWRST',['../group___r_c_c___flag.html#ga8b5ccb833f87d45ea227a140f93839c3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fhserdy_424',['RCC_FLAG_HSERDY',['../group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fhsirdy_425',['RCC_FLAG_HSIRDY',['../group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fiwdgrst_426',['RCC_FLAG_IWDGRST',['../group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5flpwrrst_427',['RCC_FLAG_LPWRRST',['../group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5flsecssd_428',['RCC_FLAG_LSECSSD',['../group___r_c_c___flag.html#gac1d9d4f36f383c67b34a733f14e33bfe',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5flserdy_429',['RCC_FLAG_LSERDY',['../group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5flsirdy_430',['RCC_FLAG_LSIRDY',['../group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fmsirdy_431',['RCC_FLAG_MSIRDY',['../group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5foblrst_432',['RCC_FLAG_OBLRST',['../group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fpinrst_433',['RCC_FLAG_PINRST',['../group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fpllrdy_434',['RCC_FLAG_PLLRDY',['../group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fsftrst_435',['RCC_FLAG_SFTRST',['../group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fflag_5fwwdgrst_436',['RCC_FLAG_WWDGRST',['../group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhclk_5fdiv1_437',['RCC_HCLK_DIV1',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhclk_5fdiv16_438',['RCC_HCLK_DIV16',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhclk_5fdiv2_439',['RCC_HCLK_DIV2',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhclk_5fdiv4_440',['RCC_HCLK_DIV4',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhclk_5fdiv8_441',['RCC_HCLK_DIV8',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhse_5fbypass_442',['RCC_HSE_BYPASS',['../group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhse_5foff_443',['RCC_HSE_OFF',['../group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhse_5fon_444',['RCC_HSE_ON',['../group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhsi48_5foff_445',['RCC_HSI48_OFF',['../group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhsi_5foff_446',['RCC_HSI_OFF',['../group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhsi_5fon_447',['RCC_HSI_ON',['../group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fhsicalibration_5fdefault_448',['RCC_HSICALIBRATION_DEFAULT',['../group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5ficscr_5fhsical_449',['RCC_ICSCR_HSICAL',['../group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f0_450',['RCC_ICSCR_HSICAL_0',['../group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f1_451',['RCC_ICSCR_HSICAL_1',['../group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f2_452',['RCC_ICSCR_HSICAL_2',['../group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f3_453',['RCC_ICSCR_HSICAL_3',['../group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f4_454',['RCC_ICSCR_HSICAL_4',['../group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f5_455',['RCC_ICSCR_HSICAL_5',['../group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f6_456',['RCC_ICSCR_HSICAL_6',['../group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5f7_457',['RCC_ICSCR_HSICAL_7',['../group___peripheral___registers___bits___definition.html#ga638580a837912f0c0cd133f8131c26f6',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsical_5fmsk_458',['RCC_ICSCR_HSICAL_Msk',['../group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_459',['RCC_ICSCR_HSITRIM',['../group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5f0_460',['RCC_ICSCR_HSITRIM_0',['../group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5f1_461',['RCC_ICSCR_HSITRIM_1',['../group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5f2_462',['RCC_ICSCR_HSITRIM_2',['../group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5f3_463',['RCC_ICSCR_HSITRIM_3',['../group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5f4_464',['RCC_ICSCR_HSITRIM_4',['../group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fhsitrim_5fmsk_465',['RCC_ICSCR_HSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_466',['RCC_ICSCR_MSICAL',['../group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f0_467',['RCC_ICSCR_MSICAL_0',['../group___peripheral___registers___bits___definition.html#ga20a8154d0851502948a49b5dad52f2f5',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f1_468',['RCC_ICSCR_MSICAL_1',['../group___peripheral___registers___bits___definition.html#ga57b1b03017f6219427fa6d413164db39',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f2_469',['RCC_ICSCR_MSICAL_2',['../group___peripheral___registers___bits___definition.html#gaa62020fa9147b25d7a766e0693fc0697',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f3_470',['RCC_ICSCR_MSICAL_3',['../group___peripheral___registers___bits___definition.html#gaa33ad9a30aac3f21971d532a07c36108',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f4_471',['RCC_ICSCR_MSICAL_4',['../group___peripheral___registers___bits___definition.html#gaaa2fffb6a7fe8681787aefced2acc4bd',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f5_472',['RCC_ICSCR_MSICAL_5',['../group___peripheral___registers___bits___definition.html#ga4342bf359d6dcbdf2e3c63c93e649b41',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f6_473',['RCC_ICSCR_MSICAL_6',['../group___peripheral___registers___bits___definition.html#ga34b1a8decf30b08e569aef2bc9f41ed9',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5f7_474',['RCC_ICSCR_MSICAL_7',['../group___peripheral___registers___bits___definition.html#gab6eeb0f1c3a3c01835563e39ef2eb5dd',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5fmsk_475',['RCC_ICSCR_MSICAL_Msk',['../group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsical_5fpos_476',['RCC_ICSCR_MSICAL_Pos',['../group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_477',['RCC_ICSCR_MSITRIM',['../group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f0_478',['RCC_ICSCR_MSITRIM_0',['../group___peripheral___registers___bits___definition.html#ga58e247a57d9e1a34a88602a394523f4b',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f1_479',['RCC_ICSCR_MSITRIM_1',['../group___peripheral___registers___bits___definition.html#gad833ca39281f192201d5c3de65a07cf5',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f2_480',['RCC_ICSCR_MSITRIM_2',['../group___peripheral___registers___bits___definition.html#ga5dbb8512fadb819d9eef32f35c4bc3ef',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f3_481',['RCC_ICSCR_MSITRIM_3',['../group___peripheral___registers___bits___definition.html#gafebdfdd0c20ca65889dc858154a0fde8',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f4_482',['RCC_ICSCR_MSITRIM_4',['../group___peripheral___registers___bits___definition.html#ga66732208e1c5a51bb87bb6ba0fa53656',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f5_483',['RCC_ICSCR_MSITRIM_5',['../group___peripheral___registers___bits___definition.html#ga1f222eb01b0d5100aa7fa17438dbdc8c',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f6_484',['RCC_ICSCR_MSITRIM_6',['../group___peripheral___registers___bits___definition.html#gae87db511c33efd93a257745239d72266',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5f7_485',['RCC_ICSCR_MSITRIM_7',['../group___peripheral___registers___bits___definition.html#ga99927d7a2bb5557d32eff562de6624fa',1,'stm32l476xx.h']]],
  ['rcc_5ficscr_5fmsitrim_5fmsk_486',['RCC_ICSCR_MSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60',1,'stm32l476xx.h']]],
  ['rcc_5firqn_487',['RCC_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77',1,'stm32l476xx.h']]],
  ['rcc_5fit_5fcss_488',['RCC_IT_CSS',['../group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5fhserdy_489',['RCC_IT_HSERDY',['../group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5fhsirdy_490',['RCC_IT_HSIRDY',['../group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5flsecss_491',['RCC_IT_LSECSS',['../group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5flserdy_492',['RCC_IT_LSERDY',['../group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5flsirdy_493',['RCC_IT_LSIRDY',['../group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5fmsirdy_494',['RCC_IT_MSIRDY',['../group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fit_5fpllrdy_495',['RCC_IT_PLLRDY',['../group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flscosource_5flse_496',['RCC_LSCOSOURCE_LSE',['../group___r_c_c_ex___l_s_c_o___clock___source.html#gaab2c71c02c7b79c1f12d2952e7cdba53',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['rcc_5flscosource_5flsi_497',['RCC_LSCOSOURCE_LSI',['../group___r_c_c_ex___l_s_c_o___clock___source.html#ga50b7a89596fc4a355b8b895a96956998',1,'stm32l4xx_hal_rcc_ex.h']]],
  ['rcc_5flse_5fbypass_498',['RCC_LSE_BYPASS',['../group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flse_5foff_499',['RCC_LSE_OFF',['../group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flse_5fon_500',['RCC_LSE_ON',['../group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsedrive_5fhigh_501',['RCC_LSEDRIVE_HIGH',['../group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsedrive_5flow_502',['RCC_LSEDRIVE_LOW',['../group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsedrive_5fmediumhigh_503',['RCC_LSEDRIVE_MEDIUMHIGH',['../group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsedrive_5fmediumlow_504',['RCC_LSEDRIVE_MEDIUMLOW',['../group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsi_5foff_505',['RCC_LSI_OFF',['../group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5flsi_5fon_506',['RCC_LSI_ON',['../group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco_507',['RCC_MCO',['../group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fhse_508',['RCC_MCO1SOURCE_HSE',['../group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fhsi_509',['RCC_MCO1SOURCE_HSI',['../group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5flse_510',['RCC_MCO1SOURCE_LSE',['../group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5flsi_511',['RCC_MCO1SOURCE_LSI',['../group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fmsi_512',['RCC_MCO1SOURCE_MSI',['../group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fnoclock_513',['RCC_MCO1SOURCE_NOCLOCK',['../group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fpllclk_514',['RCC_MCO1SOURCE_PLLCLK',['../group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmco1source_5fsysclk_515',['RCC_MCO1SOURCE_SYSCLK',['../group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmcodiv_5f1_516',['RCC_MCODIV_1',['../group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmcodiv_5f16_517',['RCC_MCODIV_16',['../group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmcodiv_5f2_518',['RCC_MCODIV_2',['../group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmcodiv_5f4_519',['RCC_MCODIV_4',['../group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmcodiv_5f8_520',['RCC_MCODIV_8',['../group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsi_5foff_521',['RCC_MSI_OFF',['../group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsi_5fon_522',['RCC_MSI_ON',['../group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsicalibration_5fdefault_523',['RCC_MSICALIBRATION_DEFAULT',['../group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f0_524',['RCC_MSIRANGE_0',['../group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f1_525',['RCC_MSIRANGE_1',['../group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f10_526',['RCC_MSIRANGE_10',['../group___r_c_c___m_s_i___clock___range.html#ga74f652762f6663ff0255004a5dcaf249',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f11_527',['RCC_MSIRANGE_11',['../group___r_c_c___m_s_i___clock___range.html#gac64bbb470bd6b2658b0723453bcfcff4',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f2_528',['RCC_MSIRANGE_2',['../group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f3_529',['RCC_MSIRANGE_3',['../group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f4_530',['RCC_MSIRANGE_4',['../group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f5_531',['RCC_MSIRANGE_5',['../group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f6_532',['RCC_MSIRANGE_6',['../group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f7_533',['RCC_MSIRANGE_7',['../group___r_c_c___m_s_i___clock___range.html#gaf0095aea854bcebdeaf424884611fdf7',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f8_534',['RCC_MSIRANGE_8',['../group___r_c_c___m_s_i___clock___range.html#ga2486a2c68d9d1660cee46db8ff2d8a7e',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fmsirange_5f9_535',['RCC_MSIRANGE_9',['../group___r_c_c___m_s_i___clock___range.html#gabff618662f94da794a4c4485d2c46eb0',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5fall_536',['RCC_OSCILLATORTYPE_ALL',['../group___r_c_c___private___constants.html#ga2b28afbe6e68bce776d7e7801c13c3c4',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5fhse_537',['RCC_OSCILLATORTYPE_HSE',['../group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5fhsi_538',['RCC_OSCILLATORTYPE_HSI',['../group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5flse_539',['RCC_OSCILLATORTYPE_LSE',['../group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5flsi_540',['RCC_OSCILLATORTYPE_LSI',['../group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5fmsi_541',['RCC_OSCILLATORTYPE_MSI',['../group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscillatortype_5fnone_542',['RCC_OSCILLATORTYPE_NONE',['../group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5foscinittypedef_543',['RCC_OscInitTypeDef',['../struct_r_c_c___osc_init_type_def.html',1,'']]],
  ['rcc_5fperiphclkinittypedef_544',['RCC_PeriphCLKInitTypeDef',['../struct_r_c_c___periph_c_l_k_init_type_def.html',1,'']]],
  ['rcc_5fpll_5f48m1clk_545',['RCC_PLL_48M1CLK',['../group___r_c_c___p_l_l___clock___output.html#ga951a7b0946764a1067f5dbcb359761cf',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpll_5fnone_546',['RCC_PLL_NONE',['../group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpll_5foff_547',['RCC_PLL_OFF',['../group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpll_5fon_548',['RCC_PLL_ON',['../group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpll_5fsysclk_549',['RCC_PLL_SYSCLK',['../group___r_c_c___p_l_l___clock___output.html#ga2452d1b434015696d6129a247e9bfee9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllcfgr_5fpllm_5f0_550',['RCC_PLLCFGR_PLLM_0',['../group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllm_5f1_551',['RCC_PLLCFGR_PLLM_1',['../group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllm_5f2_552',['RCC_PLLCFGR_PLLM_2',['../group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllm_5fmsk_553',['RCC_PLLCFGR_PLLM_Msk',['../group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f0_554',['RCC_PLLCFGR_PLLN_0',['../group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f1_555',['RCC_PLLCFGR_PLLN_1',['../group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f2_556',['RCC_PLLCFGR_PLLN_2',['../group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f3_557',['RCC_PLLCFGR_PLLN_3',['../group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f4_558',['RCC_PLLCFGR_PLLN_4',['../group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f5_559',['RCC_PLLCFGR_PLLN_5',['../group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5f6_560',['RCC_PLLCFGR_PLLN_6',['../group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fplln_5fmsk_561',['RCC_PLLCFGR_PLLN_Msk',['../group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllp_5fmsk_562',['RCC_PLLCFGR_PLLP_Msk',['../group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllpen_5fmsk_563',['RCC_PLLCFGR_PLLPEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllq_5f0_564',['RCC_PLLCFGR_PLLQ_0',['../group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllq_5f1_565',['RCC_PLLCFGR_PLLQ_1',['../group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllq_5fmsk_566',['RCC_PLLCFGR_PLLQ_Msk',['../group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllqen_5fmsk_567',['RCC_PLLCFGR_PLLQEN_Msk',['../group___peripheral___registers___bits___definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllr_5f0_568',['RCC_PLLCFGR_PLLR_0',['../group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllr_5f1_569',['RCC_PLLCFGR_PLLR_1',['../group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllr_5fmsk_570',['RCC_PLLCFGR_PLLR_Msk',['../group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllren_5fmsk_571',['RCC_PLLCFGR_PLLREN_Msk',['../group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fhse_572',['RCC_PLLCFGR_PLLSRC_HSE',['../group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fhse_5fmsk_573',['RCC_PLLCFGR_PLLSRC_HSE_Msk',['../group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fhsi_574',['RCC_PLLCFGR_PLLSRC_HSI',['../group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fhsi_5fmsk_575',['RCC_PLLCFGR_PLLSRC_HSI_Msk',['../group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fmsi_576',['RCC_PLLCFGR_PLLSRC_MSI',['../group___peripheral___registers___bits___definition.html#ga1f9ff55348d0249c2f23e7946d9174ac',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fmsi_5fmsk_577',['RCC_PLLCFGR_PLLSRC_MSI_Msk',['../group___peripheral___registers___bits___definition.html#gada8979fbee0f58954e5d2eecb4fc12ed',1,'stm32l476xx.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_5fmsk_578',['RCC_PLLCFGR_PLLSRC_Msk',['../group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393',1,'stm32l476xx.h']]],
  ['rcc_5fpllinittypedef_579',['RCC_PLLInitTypeDef',['../struct_r_c_c___p_l_l_init_type_def.html',1,'']]],
  ['rcc_5fpllq_5fdiv2_580',['RCC_PLLQ_DIV2',['../group___r_c_c___p_l_l_q___clock___divider.html#ga00d3b9f5dfb8c2fd9b531f92e3bb5567',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllq_5fdiv4_581',['RCC_PLLQ_DIV4',['../group___r_c_c___p_l_l_q___clock___divider.html#gadfa786746ba970bc07183f3223f1a871',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllq_5fdiv6_582',['RCC_PLLQ_DIV6',['../group___r_c_c___p_l_l_q___clock___divider.html#gacea985440106df295feef97550d7067c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllq_5fdiv8_583',['RCC_PLLQ_DIV8',['../group___r_c_c___p_l_l_q___clock___divider.html#gafaff78dbbc87b7f3b6bf7021791514c0',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllr_5fdiv2_584',['RCC_PLLR_DIV2',['../group___r_c_c___p_l_l_r___clock___divider.html#ga8542180301c08434a774ee3033b89564',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllr_5fdiv4_585',['RCC_PLLR_DIV4',['../group___r_c_c___p_l_l_r___clock___divider.html#ga4d7feff69617c885b7ad02abdf90a306',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllr_5fdiv6_586',['RCC_PLLR_DIV6',['../group___r_c_c___p_l_l_r___clock___divider.html#gaea9c23a036a7dd5c2c14d7df77656cba',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllr_5fdiv8_587',['RCC_PLLR_DIV8',['../group___r_c_c___p_l_l_r___clock___divider.html#ga2032e48945b9bfec98b9f342d34e2472',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f0_588',['RCC_PLLSAI1CFGR_PLLSAI1N_0',['../group___peripheral___registers___bits___definition.html#gad6f874abd91457f0da6e862d6ee22dd8',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f1_589',['RCC_PLLSAI1CFGR_PLLSAI1N_1',['../group___peripheral___registers___bits___definition.html#ga17814d573a76fe7b00542a3e1c981fd7',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f2_590',['RCC_PLLSAI1CFGR_PLLSAI1N_2',['../group___peripheral___registers___bits___definition.html#gad1d473f28806c3d988f102c77a36c137',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f3_591',['RCC_PLLSAI1CFGR_PLLSAI1N_3',['../group___peripheral___registers___bits___definition.html#gae0ff7d9c812923f839bbb220059bc574',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f4_592',['RCC_PLLSAI1CFGR_PLLSAI1N_4',['../group___peripheral___registers___bits___definition.html#gaded7c036724ee42bae6b036abe0d8022',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f5_593',['RCC_PLLSAI1CFGR_PLLSAI1N_5',['../group___peripheral___registers___bits___definition.html#gafdc693bba94ff75e2f9ea17805e47a91',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5f6_594',['RCC_PLLSAI1CFGR_PLLSAI1N_6',['../group___peripheral___registers___bits___definition.html#gac93efbf1390f9786dbce586e22fa870b',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1n_5fmsk_595',['RCC_PLLSAI1CFGR_PLLSAI1N_Msk',['../group___peripheral___registers___bits___definition.html#ga42710e250306a60fd0cfa3e90d90b4ed',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1p_5fmsk_596',['RCC_PLLSAI1CFGR_PLLSAI1P_Msk',['../group___peripheral___registers___bits___definition.html#ga6cfa254ac1d7d97273531d97315cf4bf',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1pen_5fmsk_597',['RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk',['../group___peripheral___registers___bits___definition.html#ga145075f25795aa67e4b559333cf45339',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1q_5f0_598',['RCC_PLLSAI1CFGR_PLLSAI1Q_0',['../group___peripheral___registers___bits___definition.html#gabebf2bd775eff514f899e35b5ccddced',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1q_5f1_599',['RCC_PLLSAI1CFGR_PLLSAI1Q_1',['../group___peripheral___registers___bits___definition.html#ga93406fa0a3dc5994226965854339ab22',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1q_5fmsk_600',['RCC_PLLSAI1CFGR_PLLSAI1Q_Msk',['../group___peripheral___registers___bits___definition.html#ga79ccea35dea1b8aaac2e7be8b08c84c0',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1qen_5fmsk_601',['RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk',['../group___peripheral___registers___bits___definition.html#ga66b62119fdb9b816a59d451b67ffcbaa',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1r_5f0_602',['RCC_PLLSAI1CFGR_PLLSAI1R_0',['../group___peripheral___registers___bits___definition.html#ga85f6a3a87f1927b9de65ec6fb36c62a6',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1r_5f1_603',['RCC_PLLSAI1CFGR_PLLSAI1R_1',['../group___peripheral___registers___bits___definition.html#ga036bb02f0be13bbb62a0f0c3b5ad3c0b',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1r_5fmsk_604',['RCC_PLLSAI1CFGR_PLLSAI1R_Msk',['../group___peripheral___registers___bits___definition.html#ga2739a16de1644af31037da2e0f022f6b',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai1cfgr_5fpllsai1ren_5fmsk_605',['RCC_PLLSAI1CFGR_PLLSAI1REN_Msk',['../group___peripheral___registers___bits___definition.html#gad04bcf3766f3ec1e0c294824d6197ec5',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f0_606',['RCC_PLLSAI2CFGR_PLLSAI2N_0',['../group___peripheral___registers___bits___definition.html#ga18668eb7e28ecbba27a310968b512283',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f1_607',['RCC_PLLSAI2CFGR_PLLSAI2N_1',['../group___peripheral___registers___bits___definition.html#gadf643a4db2c58201d5fe2ec538f95bfe',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f2_608',['RCC_PLLSAI2CFGR_PLLSAI2N_2',['../group___peripheral___registers___bits___definition.html#gab5dda24c5ef2557602b0fee52759eef9',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f3_609',['RCC_PLLSAI2CFGR_PLLSAI2N_3',['../group___peripheral___registers___bits___definition.html#ga5d032f8c569338526d0c45a16bd12253',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f4_610',['RCC_PLLSAI2CFGR_PLLSAI2N_4',['../group___peripheral___registers___bits___definition.html#gaab5dcf293a2d50c8f19759b5b958ed01',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f5_611',['RCC_PLLSAI2CFGR_PLLSAI2N_5',['../group___peripheral___registers___bits___definition.html#ga8df5ff58559db6f1374c914e8144fce7',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5f6_612',['RCC_PLLSAI2CFGR_PLLSAI2N_6',['../group___peripheral___registers___bits___definition.html#ga63e684881b1bbd411c251e12e65998ae',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2n_5fmsk_613',['RCC_PLLSAI2CFGR_PLLSAI2N_Msk',['../group___peripheral___registers___bits___definition.html#gaf49201a20a94309576e0755e0b5b32a0',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2p_5fmsk_614',['RCC_PLLSAI2CFGR_PLLSAI2P_Msk',['../group___peripheral___registers___bits___definition.html#ga70ca4acb9b993774d6ab394541e2d3fb',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2pen_5fmsk_615',['RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk',['../group___peripheral___registers___bits___definition.html#gae5203e5bdfa2e42fa58a6c67fbd47683',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2r_5f0_616',['RCC_PLLSAI2CFGR_PLLSAI2R_0',['../group___peripheral___registers___bits___definition.html#ga86c469077b6f86038b59960aef9415ca',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2r_5f1_617',['RCC_PLLSAI2CFGR_PLLSAI2R_1',['../group___peripheral___registers___bits___definition.html#ga63b7de046093ef1f00dd68782c6c73e6',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2r_5fmsk_618',['RCC_PLLSAI2CFGR_PLLSAI2R_Msk',['../group___peripheral___registers___bits___definition.html#gab481c0ac9dbae4f5f6e5290aab691cb9',1,'stm32l476xx.h']]],
  ['rcc_5fpllsai2cfgr_5fpllsai2ren_5fmsk_619',['RCC_PLLSAI2CFGR_PLLSAI2REN_Msk',['../group___peripheral___registers___bits___definition.html#ga8979a7b60ce82f1a934e9937fc674935',1,'stm32l476xx.h']]],
  ['rcc_5fpllsource_5fhse_620',['RCC_PLLSOURCE_HSE',['../group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllsource_5fhsi_621',['RCC_PLLSOURCE_HSI',['../group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllsource_5fmsi_622',['RCC_PLLSOURCE_MSI',['../group___r_c_c___p_l_l___clock___source.html#ga5a17d8f572153069f1914e622ca0f474',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fpllsource_5fnone_623',['RCC_PLLSOURCE_NONE',['../group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fprivate_5fmacros_624',['RCC_Private_Macros',['../group___r_c_c___private___macros.html',1,'']]],
  ['rcc_5freset_5fflag_5fiwdg_625',['RCC_RESET_FLAG_IWDG',['../group___r_c_c___reset___flag.html#ga663274bf9c9f94283e47244ed59e43c6',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5flpwr_626',['RCC_RESET_FLAG_LPWR',['../group___r_c_c___reset___flag.html#ga25818109b4eec0684920b3b72da2240b',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5fobl_627',['RCC_RESET_FLAG_OBL',['../group___r_c_c___reset___flag.html#ga232f308c4f2a42997bcc6162bb5de858',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5fpin_628',['RCC_RESET_FLAG_PIN',['../group___r_c_c___reset___flag.html#ga8a890f11dcae190ec20399067b04823d',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5fpwr_629',['RCC_RESET_FLAG_PWR',['../group___r_c_c___reset___flag.html#gaf63d6ab8f0c7a5eec256cc272dd2312c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5fsw_630',['RCC_RESET_FLAG_SW',['../group___r_c_c___reset___flag.html#gaf754df3abd84787d19f9bc4eba1ef019',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5freset_5fflag_5fwwdg_631',['RCC_RESET_FLAG_WWDG',['../group___r_c_c___reset___flag.html#ga0f2f680974bdf90ca9c5e4555fcbe1d6',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5frtcclksource_5fhse_5fdiv32_632',['RCC_RTCCLKSOURCE_HSE_DIV32',['../group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5frtcclksource_5flse_633',['RCC_RTCCLKSOURCE_LSE',['../group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5frtcclksource_5flsi_634',['RCC_RTCCLKSOURCE_LSI',['../group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5frtcclksource_5fnone_635',['RCC_RTCCLKSOURCE_NONE',['../group___r_c_c___r_t_c___clock___source.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fstop_5fwakeupclock_5fhsi_636',['RCC_STOP_WAKEUPCLOCK_HSI',['../group___r_c_c___stop___wake_up_clock.html#ga7230033023839d06ad8cad89ea60a6c9',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fstop_5fwakeupclock_5fmsi_637',['RCC_STOP_WAKEUPCLOCK_MSI',['../group___r_c_c___stop___wake_up_clock.html#gac18b40ff768e227cbb2f661b9f40373a',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv1_638',['RCC_SYSCLK_DIV1',['../group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv128_639',['RCC_SYSCLK_DIV128',['../group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv16_640',['RCC_SYSCLK_DIV16',['../group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv2_641',['RCC_SYSCLK_DIV2',['../group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv256_642',['RCC_SYSCLK_DIV256',['../group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv4_643',['RCC_SYSCLK_DIV4',['../group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv512_644',['RCC_SYSCLK_DIV512',['../group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv64_645',['RCC_SYSCLK_DIV64',['../group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclk_5fdiv8_646',['RCC_SYSCLK_DIV8',['../group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fhse_647',['RCC_SYSCLKSOURCE_HSE',['../group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fhsi_648',['RCC_SYSCLKSOURCE_HSI',['../group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fmsi_649',['RCC_SYSCLKSOURCE_MSI',['../group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fpllclk_650',['RCC_SYSCLKSOURCE_PLLCLK',['../group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fstatus_5fhse_651',['RCC_SYSCLKSOURCE_STATUS_HSE',['../group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fstatus_5fhsi_652',['RCC_SYSCLKSOURCE_STATUS_HSI',['../group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fstatus_5fmsi_653',['RCC_SYSCLKSOURCE_STATUS_MSI',['../group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5fsysclksource_5fstatus_5fpllclk_654',['RCC_SYSCLKSOURCE_STATUS_PLLCLK',['../group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d',1,'stm32l4xx_hal_rcc.h']]],
  ['rcc_5ftypedef_655',['RCC_TypeDef',['../struct_r_c_c___type_def.html',1,'']]],
  ['rccex_656',['RCCEx',['../group___r_c_c_ex.html',1,'']]],
  ['rccex_20exported_20constants_657',['RCCEx Exported Constants',['../group___r_c_c_ex___exported___constants.html',1,'']]],
  ['rccex_20exported_20macros_658',['RCCEx Exported Macros',['../group___r_c_c_ex___exported___macros.html',1,'']]],
  ['rccex_20exported_20types_659',['RCCEx Exported Types',['../group___r_c_c_ex___exported___types.html',1,'']]],
  ['rccex_5fexported_5ffunctions_660',['RCCEx_Exported_Functions',['../group___r_c_c_ex___exported___functions.html',1,'']]],
  ['rccex_5fexported_5ffunctions_5fgroup1_661',['RCCEx_Exported_Functions_Group1',['../group___r_c_c_ex___exported___functions___group1.html',1,'']]],
  ['rccex_5fexported_5ffunctions_5fgroup2_662',['RCCEx_Exported_Functions_Group2',['../group___r_c_c_ex___exported___functions___group2.html',1,'']]],
  ['rccex_5fprivate_5fconstants_663',['RCCEx_Private_Constants',['../group___r_c_c_ex___private___constants.html',1,'']]],
  ['rccex_5fprivate_5fmacros_664',['RCCEx_Private_Macros',['../group___r_c_c_ex___private___macros.html',1,'']]],
  ['rcr_665',['RCR',['../struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534',1,'TIM_TypeDef']]],
  ['rdhr_666',['RDHR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a95890984bd67845015d40e82fb091c93',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdlr_667',['RDLR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#ac7d62861de29d0b4fcf11fabbdbd76e7',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdp_20level_20type_668',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['rdplevel_669',['RDPLevel',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a1f613ba2b87cf9caa84dc1d493e96dae',1,'FLASH_OBProgramInitTypeDef']]],
  ['rdr_670',['RDR',['../struct_s_w_p_m_i___type_def.html#a3084e031419c7432cb0b79ac256bc308',1,'SWPMI_TypeDef::RDR'],['../struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d',1,'USART_TypeDef::RDR']]],
  ['rdtr_671',['RDTR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a49d74ca8b402c2b9596bfcbe4cd051a9',1,'CAN_FIFOMailBox_TypeDef']]],
  ['read_20protection_672',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['receiver_20timeout_673',['UART Receiver Timeout',['../group___u_a_r_t___receiver___timeout.html',1,'']]],
  ['reception_20fifo_20status_20level_674',['SPI Reception FIFO Status Level',['../group___s_p_i__reception__fifo__status__level.html',1,'']]],
  ['reception_20threshold_675',['SPI FIFO Reception Threshold',['../group___s_p_i___f_i_f_o__reception__threshold.html',1,'']]],
  ['reception_20type_20values_676',['UART Reception type values',['../group___u_a_r_t___reception___type___values.html',1,'']]],
  ['receptiontype_677',['ReceptionType',['../struct_____u_a_r_t___handle_type_def.html#ad43c273339bc3aaee1e848e20390d01c',1,'__UART_HandleTypeDef']]],
  ['reference_678',['Functions and Instructions Reference',['../group___c_m_s_i_s___core___function_interface.html',1,'']]],
  ['register_679',['Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Address-matching LSB Position In CR2 Register'],['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['register_20access_20functions_680',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['register_20bit_20field_20macros_681',['Core register bit field macros',['../group___c_m_s_i_s__core__bitfield.html',1,'']]],
  ['registers_682',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['registers_20coredebug_683',['Core Debug Registers (CoreDebug)',['../group___c_m_s_i_s___core_debug.html',1,'']]],
  ['regulator_20mode_684',['PWR regulator mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['regulator_20voltage_20scale_685',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['release_20reset_686',['Release Reset',['../group___r_c_c___a_h_b1___force___release___reset.html',1,'AHB1 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b2___force___release___reset.html',1,'AHB2 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b3___force___release___reset.html',1,'AHB3 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b2___force___release___reset.html',1,'APB2 Peripheral Force Release Reset']]],
  ['reload_20end_20mode_687',['I2C Reload End Mode',['../group___i2_c___r_e_l_o_a_d___e_n_d___m_o_d_e.html',1,'']]],
  ['reload_20preload_688',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['remap_689',['TIM Update Interrupt Flag Remap',['../group___t_i_m___update___interrupt___flag___remap.html',1,'']]],
  ['remapping_690',['TIM Extended Remapping',['../group___t_i_m_ex___remap.html',1,'']]],
  ['repetitioncounter_691',['RepetitionCounter',['../struct_t_i_m___base___init_type_def.html#aa949328175500fd1d112f64a4db5ae79',1,'TIM_Base_InitTypeDef']]],
  ['request_692',['Request',['../struct_d_m_a___init_type_def.html#a74997b2fac5607fafbb958d4311b9017',1,'DMA_InitTypeDef']]],
  ['request_693',['DMA request',['../group___d_m_a__request.html',1,'']]],
  ['request_20parameters_694',['UART Request Parameters',['../group___u_a_r_t___request___parameters.html',1,'']]],
  ['request_20selection_695',['CCx DMA request selection',['../group___t_i_m___c_c___d_m_a___request.html',1,'']]],
  ['reserved_696',['RESERVED',['../struct_a_d_c___common___type_def.html#a5206a0915a426980291c55c79db38890',1,'ADC_Common_TypeDef::RESERVED'],['../struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02',1,'LCD_TypeDef::RESERVED'],['../struct_p_w_r___type_def.html#abecdc00053f0a15de5e518c7c6e0837b',1,'PWR_TypeDef::RESERVED']]],
  ['reserved_697',['reserved',['../struct_r_t_c___type_def.html#a379f2d857bff7db82470fffaeca381bd',1,'RTC_TypeDef']]],
  ['reserved0_698',['RESERVED0',['../struct_c_a_n___type_def.html#ad0cc7fb26376c435bbf148e962739337',1,'CAN_TypeDef::RESERVED0'],['../struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c',1,'CRC_TypeDef::RESERVED0'],['../struct_f_m_c___bank3___type_def.html#a0d8de7951a4d20a659b4d3abe76bd78f',1,'FMC_Bank3_TypeDef::RESERVED0'],['../struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04',1,'RCC_TypeDef::RESERVED0'],['../struct_s_d_m_m_c___type_def.html#a858b42d5c1c7bdd5b1936dbc87c7e6d0',1,'SDMMC_TypeDef::RESERVED0']]],
  ['reserved1_699',['RESERVED1',['../struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80',1,'ADC_TypeDef::RESERVED1'],['../struct_c_a_n___type_def.html#a046ef464378aaaaafaf999c23a4dc55e',1,'CAN_TypeDef::RESERVED1'],['../struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d',1,'CRC_TypeDef::RESERVED1'],['../struct_e_x_t_i___type_def.html#a022f7a6ab98b1cf66443e0af882122ef',1,'EXTI_TypeDef::RESERVED1'],['../struct_f_i_r_e_w_a_l_l___type_def.html#a9141ec6fb95eee8d1f99a002a769522f',1,'FIREWALL_TypeDef::RESERVED1'],['../struct_f_l_a_s_h___type_def.html#a0ce7616f176b297b9997185944cc9c23',1,'FLASH_TypeDef::RESERVED1'],['../struct_r_c_c___type_def.html#aa121f96a873fb9ff4f651c9e636efec3',1,'RCC_TypeDef::RESERVED1'],['../struct_s_d_m_m_c___type_def.html#a76b438476c886819ad3ff76435cc805b',1,'SDMMC_TypeDef::RESERVED1'],['../struct_s_w_p_m_i___type_def.html#a96cbc61176016e59e5f221a6f5883420',1,'SWPMI_TypeDef::RESERVED1'],['../struct_t_s_c___type_def.html#a27f20ff0eccdc070477448b973ca8df7',1,'TSC_TypeDef::RESERVED1']]],
  ['reserved2_700',['RESERVED2',['../struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52',1,'ADC_TypeDef::RESERVED2'],['../struct_c_a_n___type_def.html#ab29069c9fd10eeec47414abd8d06822f',1,'CAN_TypeDef::RESERVED2'],['../struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4',1,'CRC_TypeDef::RESERVED2'],['../struct_e_x_t_i___type_def.html#ae89cc25b732d7992ed136ee137ddd7d4',1,'EXTI_TypeDef::RESERVED2'],['../struct_f_i_r_e_w_a_l_l___type_def.html#a3546fb842946529db7bdd384a9b38dbc',1,'FIREWALL_TypeDef::RESERVED2'],['../struct_f_l_a_s_h___type_def.html#a455291ba4b3a74c0125567653c80b50a',1,'FLASH_TypeDef::RESERVED2'],['../struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235',1,'RCC_TypeDef::RESERVED2'],['../struct_t_s_c___type_def.html#a7ff59eaa0f8c9e69e6736dddc514a037',1,'TSC_TypeDef::RESERVED2'],['../struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369',1,'USART_TypeDef::RESERVED2']]],
  ['reserved3_701',['RESERVED3',['../struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a',1,'ADC_TypeDef::RESERVED3'],['../struct_c_a_n___type_def.html#af730af32307f845895465e8ead57d20c',1,'CAN_TypeDef::RESERVED3'],['../struct_r_c_c___type_def.html#a13aa031d83f9d927683781577eb153a2',1,'RCC_TypeDef::RESERVED3'],['../struct_t_s_c___type_def.html#a0d47873260f8f0c16b8ec77e1edc8789',1,'TSC_TypeDef::RESERVED3'],['../struct_u_s_a_r_t___type_def.html#a158066c974911c14efd7ea492ea31137',1,'USART_TypeDef::RESERVED3']]],
  ['reserved30_702',['Reserved30',['../struct_u_s_b___o_t_g___global_type_def.html#a978a73c27d2afe65def81f28b881e138',1,'USB_OTG_GlobalTypeDef']]],
  ['reserved4_703',['RESERVED4',['../struct_a_d_c___type_def.html#a09db4799beea24a29003049cd0c37c0f',1,'ADC_TypeDef::RESERVED4'],['../struct_c_a_n___type_def.html#a51c408c7c352b8080f0c6d42bf811d43',1,'CAN_TypeDef::RESERVED4'],['../struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e',1,'RCC_TypeDef::RESERVED4'],['../struct_t_s_c___type_def.html#a75a37e293ded1627c94cf521df950e31',1,'TSC_TypeDef::RESERVED4'],['../struct_u_s_a_r_t___type_def.html#a6ac527c7428ad8807a7740c1f33f0351',1,'USART_TypeDef::RESERVED4']]],
  ['reserved43_704',['Reserved43',['../struct_u_s_b___o_t_g___global_type_def.html#a6b4535e29851579814466353a0714ad4',1,'USB_OTG_GlobalTypeDef']]],
  ['reserved5_705',['RESERVED5',['../struct_a_d_c___type_def.html#a493d06dfdd25a614290df54467a78348',1,'ADC_TypeDef::RESERVED5'],['../struct_c_a_n___type_def.html#ad4339975b6064cfe2aaeb642f916d6e0',1,'CAN_TypeDef::RESERVED5'],['../struct_r_c_c___type_def.html#aa564eba028e76a5ed58ac578d1842bd2',1,'RCC_TypeDef::RESERVED5'],['../struct_u_s_a_r_t___type_def.html#aa893512291681dfbecc5baa899cfafbf',1,'USART_TypeDef::RESERVED5']]],
  ['reserved6_706',['RESERVED6',['../struct_a_d_c___type_def.html#a88e899f86a7e3c7af30d561c59673812',1,'ADC_TypeDef::RESERVED6'],['../struct_r_c_c___type_def.html#acc8c36a4234b8fbc9d68f52a2e22e69e',1,'RCC_TypeDef::RESERVED6']]],
  ['reserved6_707',['Reserved6',['../struct_u_s_b___o_t_g___global_type_def.html#a4a273db791acbfdf89594c9d4005e7e1',1,'USB_OTG_GlobalTypeDef']]],
  ['reserved7_708',['RESERVED7',['../struct_a_d_c___type_def.html#a5bc7bf8bf72fa68fa6fe17e3f70ed892',1,'ADC_TypeDef::RESERVED7'],['../struct_r_c_c___type_def.html#a37622e53d8a755188d8754e5edcc093f',1,'RCC_TypeDef::RESERVED7']]],
  ['reserved8_709',['RESERVED8',['../struct_a_d_c___type_def.html#a0ba5631f55ff82a9a375d4b0e6b63467',1,'ADC_TypeDef']]],
  ['reserved9_710',['RESERVED9',['../struct_a_d_c___type_def.html#a35454801a099515a661b1fee41e4736b',1,'ADC_TypeDef']]],
  ['reset_711',['Reset',['../group___r_c_c___a_h_b1___force___release___reset.html',1,'AHB1 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b2___force___release___reset.html',1,'AHB2 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b3___force___release___reset.html',1,'AHB3 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b2___force___release___reset.html',1,'APB2 Peripheral Force Release Reset'],['../group___r_c_c___backup___domain___reset.html',1,'RCC Backup Domain Reset']]],
  ['reset_20flag_712',['Reset Flag',['../group___r_c_c___reset___flag.html',1,'']]],
  ['reset_20on_20shutdown_713',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['reset_20on_20standby_714',['FLASH Option Bytes User Reset On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['reset_20on_20stop_715',['FLASH Option Bytes User Reset On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['reset_20type_716',['FLASH Option Bytes User SRAM2 Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['resistor_20selection_717',['PWR battery charging resistor selection',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'']]],
  ['resp1_718',['RESP1',['../struct_s_d_m_m_c___type_def.html#aca71c167ec5fbe3884109e0bd3fb51fb',1,'SDMMC_TypeDef']]],
  ['resp2_719',['RESP2',['../struct_s_d_m_m_c___type_def.html#a3f1ab9eeca1d08e5fc50b6a8a0ee0257',1,'SDMMC_TypeDef']]],
  ['resp3_720',['RESP3',['../struct_s_d_m_m_c___type_def.html#ae4a9250b0100c1a251354d64dde42300',1,'SDMMC_TypeDef']]],
  ['resp4_721',['RESP4',['../struct_s_d_m_m_c___type_def.html#aebd8ffdd133537059f29fd5fecd6e290',1,'SDMMC_TypeDef']]],
  ['respcmd_722',['RESPCMD',['../struct_s_d_m_m_c___type_def.html#a33c78086429a7eed4d57a5633a9d78f2',1,'SDMMC_TypeDef']]],
  ['retention_20in_20standby_20mode_723',['PWR SRAM2 Retention in Standby mode',['../group___p_w_r_ex___s_r_a_m2___retention.html',1,'']]],
  ['retrieve_20polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_724',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['rf0r_725',['RF0R',['../struct_c_a_n___type_def.html#ad8e858479e26ab075ee2ddb630e8769d',1,'CAN_TypeDef']]],
  ['rf1r_726',['RF1R',['../struct_c_a_n___type_def.html#a69a528d1288c1de666df68655af1d20e',1,'CAN_TypeDef']]],
  ['rfl_727',['RFL',['../struct_s_w_p_m_i___type_def.html#a16d5b62f16b36dda2c3c37cdb34dc335',1,'SWPMI_TypeDef']]],
  ['rir_728',['RIR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a034504d43f7b16b320745a25b3a8f12d',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rlar_729',['RLAR',['../group___c_m_s_i_s__core___debug_functions.html#ga3e1c3c971bab068b1d4c689db3221b40',1,'MPU_Type::RLAR'],['../struct_a_r_m___m_p_u___region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t::RLAR']]],
  ['rlar_5fa1_730',['RLAR_A1',['../group___c_m_s_i_s__core___debug_functions.html#ga290082b50ab1dd1649211adaa1801ee9',1,'MPU_Type']]],
  ['rlar_5fa2_731',['RLAR_A2',['../group___c_m_s_i_s__core___debug_functions.html#ga983793154742e272a91dc54c4b453b4a',1,'MPU_Type']]],
  ['rlar_5fa3_732',['RLAR_A3',['../group___c_m_s_i_s__core___debug_functions.html#ga787a145b788c49d66c8b5e3350a291b7',1,'MPU_Type']]],
  ['rlr_733',['RLR',['../struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532',1,'IWDG_TypeDef']]],
  ['rng_20aliased_20macros_20maintained_20for_20legacy_20purpose_734',['HAL RNG Aliased Macros maintained for legacy purpose',['../group___h_a_l___r_n_g___aliased___macros.html',1,'']]],
  ['rng_20clock_735',['SDIO and RNG clock                     |',['../system__stm32l4xx_8c.html#autotoc_md18',1,'']]],
  ['rng_20clock_20source_736',['RNG Clock Source',['../group___r_c_c_ex___r_n_g___clock___source.html',1,'']]],
  ['rng_5fbase_737',['RNG_BASE',['../group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c',1,'stm32l476xx.h']]],
  ['rng_5fcr_5fie_5fmsk_738',['RNG_CR_IE_Msk',['../group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b',1,'stm32l476xx.h']]],
  ['rng_5fcr_5frngen_5fmsk_739',['RNG_CR_RNGEN_Msk',['../group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73',1,'stm32l476xx.h']]],
  ['rng_5firqn_740',['RNG_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5',1,'stm32l476xx.h']]],
  ['rng_5fsr_5fcecs_5fmsk_741',['RNG_SR_CECS_Msk',['../group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093',1,'stm32l476xx.h']]],
  ['rng_5fsr_5fceis_5fmsk_742',['RNG_SR_CEIS_Msk',['../group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9',1,'stm32l476xx.h']]],
  ['rng_5fsr_5fdrdy_5fmsk_743',['RNG_SR_DRDY_Msk',['../group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b',1,'stm32l476xx.h']]],
  ['rng_5fsr_5fsecs_5fmsk_744',['RNG_SR_SECS_Msk',['../group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d',1,'stm32l476xx.h']]],
  ['rng_5fsr_5fseis_5fmsk_745',['RNG_SR_SEIS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367',1,'stm32l476xx.h']]],
  ['rng_5ftypedef_746',['RNG_TypeDef',['../struct_r_n_g___type_def.html',1,'']]],
  ['rngclockselection_747',['RngClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#af813ee3fd2dde6869cb4a293f7b4cc99',1,'RCC_PeriphCLKInitTypeDef']]],
  ['rnr_748',['RNR',['../group___c_m_s_i_s__core___debug_functions.html#gaa800d44f4d3520cc891d7b8d711320c1',1,'MPU_Type']]],
  ['rqr_749',['RQR',['../struct_u_s_a_r_t___type_def.html#aa542aad2cd39707d95389a2bffc74083',1,'USART_TypeDef']]],
  ['rtc_20aliased_20defines_20maintained_20for_20legacy_20purpose_750',['HAL RTC Aliased Defines maintained for legacy purpose',['../group___h_a_l___r_t_c___aliased___defines.html',1,'']]],
  ['rtc_20aliased_20functions_20maintained_20for_20legacy_20purpose_751',['HAL RTC Aliased Functions maintained for legacy purpose',['../group___h_a_l___r_t_c___aliased___functions.html',1,'']]],
  ['rtc_20aliased_20macros_20maintained_20for_20legacy_20purpose_752',['HAL RTC Aliased Macros maintained for legacy purpose',['../group___h_a_l___r_t_c___aliased___macros.html',1,'']]],
  ['rtc_20clock_20configuration_753',['RCC RTC Clock Configuration',['../group___r_c_c___r_t_c___clock___configuration.html',1,'']]],
  ['rtc_20clock_20source_754',['RTC Clock Source',['../group___r_c_c___r_t_c___clock___source.html',1,'']]],
  ['rtc_5falarm_5firqn_755',['RTC_Alarm_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdt_5f0_756',['RTC_ALRMAR_DT_0',['../group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdt_5f1_757',['RTC_ALRMAR_DT_1',['../group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdt_5fmsk_758',['RTC_ALRMAR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdu_5f0_759',['RTC_ALRMAR_DU_0',['../group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdu_5f1_760',['RTC_ALRMAR_DU_1',['../group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdu_5f2_761',['RTC_ALRMAR_DU_2',['../group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdu_5f3_762',['RTC_ALRMAR_DU_3',['../group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fdu_5fmsk_763',['RTC_ALRMAR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fht_5f0_764',['RTC_ALRMAR_HT_0',['../group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fht_5f1_765',['RTC_ALRMAR_HT_1',['../group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fht_5fmsk_766',['RTC_ALRMAR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fhu_5f0_767',['RTC_ALRMAR_HU_0',['../group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fhu_5f1_768',['RTC_ALRMAR_HU_1',['../group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fhu_5f2_769',['RTC_ALRMAR_HU_2',['../group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fhu_5f3_770',['RTC_ALRMAR_HU_3',['../group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fhu_5fmsk_771',['RTC_ALRMAR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnt_5f0_772',['RTC_ALRMAR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnt_5f1_773',['RTC_ALRMAR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnt_5f2_774',['RTC_ALRMAR_MNT_2',['../group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnt_5fmsk_775',['RTC_ALRMAR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnu_5f0_776',['RTC_ALRMAR_MNU_0',['../group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnu_5f1_777',['RTC_ALRMAR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnu_5f2_778',['RTC_ALRMAR_MNU_2',['../group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnu_5f3_779',['RTC_ALRMAR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmnu_5fmsk_780',['RTC_ALRMAR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmsk1_5fmsk_781',['RTC_ALRMAR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmsk2_5fmsk_782',['RTC_ALRMAR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmsk3_5fmsk_783',['RTC_ALRMAR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fmsk4_5fmsk_784',['RTC_ALRMAR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fpm_5fmsk_785',['RTC_ALRMAR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fst_5f0_786',['RTC_ALRMAR_ST_0',['../group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fst_5f1_787',['RTC_ALRMAR_ST_1',['../group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fst_5f2_788',['RTC_ALRMAR_ST_2',['../group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fst_5fmsk_789',['RTC_ALRMAR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fsu_5f0_790',['RTC_ALRMAR_SU_0',['../group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fsu_5f1_791',['RTC_ALRMAR_SU_1',['../group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fsu_5f2_792',['RTC_ALRMAR_SU_2',['../group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fsu_5f3_793',['RTC_ALRMAR_SU_3',['../group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fsu_5fmsk_794',['RTC_ALRMAR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866',1,'stm32l476xx.h']]],
  ['rtc_5falrmar_5fwdsel_5fmsk_795',['RTC_ALRMAR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f0_796',['RTC_ALRMASSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f1_797',['RTC_ALRMASSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f2_798',['RTC_ALRMASSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5f3_799',['RTC_ALRMASSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fmaskss_5fmsk_800',['RTC_ALRMASSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936',1,'stm32l476xx.h']]],
  ['rtc_5falrmassr_5fss_5fmsk_801',['RTC_ALRMASSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdt_5f0_802',['RTC_ALRMBR_DT_0',['../group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdt_5f1_803',['RTC_ALRMBR_DT_1',['../group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdt_5fmsk_804',['RTC_ALRMBR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdu_5f0_805',['RTC_ALRMBR_DU_0',['../group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdu_5f1_806',['RTC_ALRMBR_DU_1',['../group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdu_5f2_807',['RTC_ALRMBR_DU_2',['../group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdu_5f3_808',['RTC_ALRMBR_DU_3',['../group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fdu_5fmsk_809',['RTC_ALRMBR_DU_Msk',['../group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fht_5f0_810',['RTC_ALRMBR_HT_0',['../group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fht_5f1_811',['RTC_ALRMBR_HT_1',['../group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fht_5fmsk_812',['RTC_ALRMBR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fhu_5f0_813',['RTC_ALRMBR_HU_0',['../group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fhu_5f1_814',['RTC_ALRMBR_HU_1',['../group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fhu_5f2_815',['RTC_ALRMBR_HU_2',['../group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fhu_5f3_816',['RTC_ALRMBR_HU_3',['../group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fhu_5fmsk_817',['RTC_ALRMBR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f0_818',['RTC_ALRMBR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f1_819',['RTC_ALRMBR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnt_5f2_820',['RTC_ALRMBR_MNT_2',['../group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnt_5fmsk_821',['RTC_ALRMBR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f0_822',['RTC_ALRMBR_MNU_0',['../group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f1_823',['RTC_ALRMBR_MNU_1',['../group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f2_824',['RTC_ALRMBR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnu_5f3_825',['RTC_ALRMBR_MNU_3',['../group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmnu_5fmsk_826',['RTC_ALRMBR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmsk1_5fmsk_827',['RTC_ALRMBR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmsk2_5fmsk_828',['RTC_ALRMBR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmsk3_5fmsk_829',['RTC_ALRMBR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fmsk4_5fmsk_830',['RTC_ALRMBR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fpm_5fmsk_831',['RTC_ALRMBR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fst_5f0_832',['RTC_ALRMBR_ST_0',['../group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fst_5f1_833',['RTC_ALRMBR_ST_1',['../group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fst_5f2_834',['RTC_ALRMBR_ST_2',['../group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fst_5fmsk_835',['RTC_ALRMBR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fsu_5f0_836',['RTC_ALRMBR_SU_0',['../group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fsu_5f1_837',['RTC_ALRMBR_SU_1',['../group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fsu_5f2_838',['RTC_ALRMBR_SU_2',['../group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fsu_5f3_839',['RTC_ALRMBR_SU_3',['../group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fsu_5fmsk_840',['RTC_ALRMBR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2',1,'stm32l476xx.h']]],
  ['rtc_5falrmbr_5fwdsel_5fmsk_841',['RTC_ALRMBR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f0_842',['RTC_ALRMBSSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f1_843',['RTC_ALRMBSSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f2_844',['RTC_ALRMBSSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5f3_845',['RTC_ALRMBSSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fmaskss_5fmsk_846',['RTC_ALRMBSSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f',1,'stm32l476xx.h']]],
  ['rtc_5falrmbssr_5fss_5fmsk_847',['RTC_ALRMBSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe',1,'stm32l476xx.h']]],
  ['rtc_5fbkp0r_5fmsk_848',['RTC_BKP0R_Msk',['../group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b',1,'stm32l476xx.h']]],
  ['rtc_5fbkp10r_5fmsk_849',['RTC_BKP10R_Msk',['../group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f',1,'stm32l476xx.h']]],
  ['rtc_5fbkp11r_5fmsk_850',['RTC_BKP11R_Msk',['../group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31',1,'stm32l476xx.h']]],
  ['rtc_5fbkp12r_5fmsk_851',['RTC_BKP12R_Msk',['../group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888',1,'stm32l476xx.h']]],
  ['rtc_5fbkp13r_5fmsk_852',['RTC_BKP13R_Msk',['../group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e',1,'stm32l476xx.h']]],
  ['rtc_5fbkp14r_5fmsk_853',['RTC_BKP14R_Msk',['../group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86',1,'stm32l476xx.h']]],
  ['rtc_5fbkp15r_5fmsk_854',['RTC_BKP15R_Msk',['../group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee',1,'stm32l476xx.h']]],
  ['rtc_5fbkp16r_5fmsk_855',['RTC_BKP16R_Msk',['../group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a',1,'stm32l476xx.h']]],
  ['rtc_5fbkp17r_5fmsk_856',['RTC_BKP17R_Msk',['../group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05',1,'stm32l476xx.h']]],
  ['rtc_5fbkp18r_5fmsk_857',['RTC_BKP18R_Msk',['../group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667',1,'stm32l476xx.h']]],
  ['rtc_5fbkp19r_5fmsk_858',['RTC_BKP19R_Msk',['../group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1',1,'stm32l476xx.h']]],
  ['rtc_5fbkp1r_5fmsk_859',['RTC_BKP1R_Msk',['../group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686',1,'stm32l476xx.h']]],
  ['rtc_5fbkp20r_5fmsk_860',['RTC_BKP20R_Msk',['../group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50',1,'stm32l476xx.h']]],
  ['rtc_5fbkp21r_5fmsk_861',['RTC_BKP21R_Msk',['../group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886',1,'stm32l476xx.h']]],
  ['rtc_5fbkp22r_5fmsk_862',['RTC_BKP22R_Msk',['../group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160',1,'stm32l476xx.h']]],
  ['rtc_5fbkp23r_5fmsk_863',['RTC_BKP23R_Msk',['../group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f',1,'stm32l476xx.h']]],
  ['rtc_5fbkp24r_5fmsk_864',['RTC_BKP24R_Msk',['../group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e',1,'stm32l476xx.h']]],
  ['rtc_5fbkp25r_5fmsk_865',['RTC_BKP25R_Msk',['../group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a',1,'stm32l476xx.h']]],
  ['rtc_5fbkp26r_5fmsk_866',['RTC_BKP26R_Msk',['../group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7',1,'stm32l476xx.h']]],
  ['rtc_5fbkp27r_5fmsk_867',['RTC_BKP27R_Msk',['../group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9',1,'stm32l476xx.h']]],
  ['rtc_5fbkp28r_5fmsk_868',['RTC_BKP28R_Msk',['../group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab',1,'stm32l476xx.h']]],
  ['rtc_5fbkp29r_5fmsk_869',['RTC_BKP29R_Msk',['../group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b',1,'stm32l476xx.h']]],
  ['rtc_5fbkp2r_5fmsk_870',['RTC_BKP2R_Msk',['../group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1',1,'stm32l476xx.h']]],
  ['rtc_5fbkp30r_5fmsk_871',['RTC_BKP30R_Msk',['../group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31',1,'stm32l476xx.h']]],
  ['rtc_5fbkp31r_5fmsk_872',['RTC_BKP31R_Msk',['../group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70',1,'stm32l476xx.h']]],
  ['rtc_5fbkp3r_5fmsk_873',['RTC_BKP3R_Msk',['../group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf',1,'stm32l476xx.h']]],
  ['rtc_5fbkp4r_5fmsk_874',['RTC_BKP4R_Msk',['../group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab',1,'stm32l476xx.h']]],
  ['rtc_5fbkp5r_5fmsk_875',['RTC_BKP5R_Msk',['../group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190',1,'stm32l476xx.h']]],
  ['rtc_5fbkp6r_5fmsk_876',['RTC_BKP6R_Msk',['../group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32',1,'stm32l476xx.h']]],
  ['rtc_5fbkp7r_5fmsk_877',['RTC_BKP7R_Msk',['../group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79',1,'stm32l476xx.h']]],
  ['rtc_5fbkp8r_5fmsk_878',['RTC_BKP8R_Msk',['../group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544',1,'stm32l476xx.h']]],
  ['rtc_5fbkp9r_5fmsk_879',['RTC_BKP9R_Msk',['../group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f0_880',['RTC_CALR_CALM_0',['../group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f1_881',['RTC_CALR_CALM_1',['../group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f2_882',['RTC_CALR_CALM_2',['../group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f3_883',['RTC_CALR_CALM_3',['../group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f4_884',['RTC_CALR_CALM_4',['../group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f5_885',['RTC_CALR_CALM_5',['../group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f6_886',['RTC_CALR_CALM_6',['../group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f7_887',['RTC_CALR_CALM_7',['../group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5f8_888',['RTC_CALR_CALM_8',['../group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalm_5fmsk_889',['RTC_CALR_CALM_Msk',['../group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalp_5fmsk_890',['RTC_CALR_CALP_Msk',['../group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalw16_5fmsk_891',['RTC_CALR_CALW16_Msk',['../group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2',1,'stm32l476xx.h']]],
  ['rtc_5fcalr_5fcalw8_5fmsk_892',['RTC_CALR_CALW8_Msk',['../group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fadd1h_5fmsk_893',['RTC_CR_ADD1H_Msk',['../group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5falrae_5fmsk_894',['RTC_CR_ALRAE_Msk',['../group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5falraie_5fmsk_895',['RTC_CR_ALRAIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5falrbe_5fmsk_896',['RTC_CR_ALRBE_Msk',['../group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5falrbie_5fmsk_897',['RTC_CR_ALRBIE_Msk',['../group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fbkp_5fmsk_898',['RTC_CR_BKP_Msk',['../group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fbypshad_5fmsk_899',['RTC_CR_BYPSHAD_Msk',['../group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fcoe_5fmsk_900',['RTC_CR_COE_Msk',['../group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fcosel_5fmsk_901',['RTC_CR_COSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5ffmt_5fmsk_902',['RTC_CR_FMT_Msk',['../group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fitse_5fmsk_903',['RTC_CR_ITSE_Msk',['../group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fosel_5f0_904',['RTC_CR_OSEL_0',['../group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fosel_5f1_905',['RTC_CR_OSEL_1',['../group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fosel_5fmsk_906',['RTC_CR_OSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fpol_5fmsk_907',['RTC_CR_POL_Msk',['../group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5frefckon_5fmsk_908',['RTC_CR_REFCKON_Msk',['../group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fsub1h_5fmsk_909',['RTC_CR_SUB1H_Msk',['../group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5ftse_5fmsk_910',['RTC_CR_TSE_Msk',['../group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5ftsedge_5fmsk_911',['RTC_CR_TSEDGE_Msk',['../group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5ftsie_5fmsk_912',['RTC_CR_TSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwucksel_5f0_913',['RTC_CR_WUCKSEL_0',['../group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwucksel_5f1_914',['RTC_CR_WUCKSEL_1',['../group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwucksel_5f2_915',['RTC_CR_WUCKSEL_2',['../group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwucksel_5fmsk_916',['RTC_CR_WUCKSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwute_5fmsk_917',['RTC_CR_WUTE_Msk',['../group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a',1,'stm32l476xx.h']]],
  ['rtc_5fcr_5fwutie_5fmsk_918',['RTC_CR_WUTIE_Msk',['../group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdt_5f0_919',['RTC_DR_DT_0',['../group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdt_5f1_920',['RTC_DR_DT_1',['../group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdt_5fmsk_921',['RTC_DR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdu_5f0_922',['RTC_DR_DU_0',['../group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdu_5f1_923',['RTC_DR_DU_1',['../group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdu_5f2_924',['RTC_DR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdu_5f3_925',['RTC_DR_DU_3',['../group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fdu_5fmsk_926',['RTC_DR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmt_5fmsk_927',['RTC_DR_MT_Msk',['../group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmu_5f0_928',['RTC_DR_MU_0',['../group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmu_5f1_929',['RTC_DR_MU_1',['../group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmu_5f2_930',['RTC_DR_MU_2',['../group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmu_5f3_931',['RTC_DR_MU_3',['../group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fmu_5fmsk_932',['RTC_DR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fwdu_5f0_933',['RTC_DR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fwdu_5f1_934',['RTC_DR_WDU_1',['../group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fwdu_5f2_935',['RTC_DR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fwdu_5fmsk_936',['RTC_DR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyt_5f0_937',['RTC_DR_YT_0',['../group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyt_5f1_938',['RTC_DR_YT_1',['../group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyt_5f2_939',['RTC_DR_YT_2',['../group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyt_5f3_940',['RTC_DR_YT_3',['../group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyt_5fmsk_941',['RTC_DR_YT_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyu_5f0_942',['RTC_DR_YU_0',['../group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyu_5f1_943',['RTC_DR_YU_1',['../group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyu_5f2_944',['RTC_DR_YU_2',['../group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyu_5f3_945',['RTC_DR_YU_3',['../group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc',1,'stm32l476xx.h']]],
  ['rtc_5fdr_5fyu_5fmsk_946',['RTC_DR_YU_Msk',['../group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5falraf_5fmsk_947',['RTC_ISR_ALRAF_Msk',['../group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5falrawf_5fmsk_948',['RTC_ISR_ALRAWF_Msk',['../group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5falrbf_5fmsk_949',['RTC_ISR_ALRBF_Msk',['../group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5falrbwf_5fmsk_950',['RTC_ISR_ALRBWF_Msk',['../group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5finit_5fmsk_951',['RTC_ISR_INIT_Msk',['../group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5finitf_5fmsk_952',['RTC_ISR_INITF_Msk',['../group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5finits_5fmsk_953',['RTC_ISR_INITS_Msk',['../group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5fitsf_5fmsk_954',['RTC_ISR_ITSF_Msk',['../group___peripheral___registers___bits___definition.html#gada1d8251602e94c317d362ba3e7dee08',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5frecalpf_5fmsk_955',['RTC_ISR_RECALPF_Msk',['../group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5frsf_5fmsk_956',['RTC_ISR_RSF_Msk',['../group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5fshpf_5fmsk_957',['RTC_ISR_SHPF_Msk',['../group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5ftamp1f_5fmsk_958',['RTC_ISR_TAMP1F_Msk',['../group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5ftamp2f_5fmsk_959',['RTC_ISR_TAMP2F_Msk',['../group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5ftamp3f_5fmsk_960',['RTC_ISR_TAMP3F_Msk',['../group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5ftsf_5fmsk_961',['RTC_ISR_TSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5ftsovf_5fmsk_962',['RTC_ISR_TSOVF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5fwutf_5fmsk_963',['RTC_ISR_WUTF_Msk',['../group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372',1,'stm32l476xx.h']]],
  ['rtc_5fisr_5fwutwf_5fmsk_964',['RTC_ISR_WUTWF_Msk',['../group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2',1,'stm32l476xx.h']]],
  ['rtc_5for_5falarmouttype_5fmsk_965',['RTC_OR_ALARMOUTTYPE_Msk',['../group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724',1,'stm32l476xx.h']]],
  ['rtc_5for_5fout_5frmp_5fmsk_966',['RTC_OR_OUT_RMP_Msk',['../group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b',1,'stm32l476xx.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fmsk_967',['RTC_PRER_PREDIV_A_Msk',['../group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15',1,'stm32l476xx.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fmsk_968',['RTC_PRER_PREDIV_S_Msk',['../group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab',1,'stm32l476xx.h']]],
  ['rtc_5fshiftr_5fadd1s_5fmsk_969',['RTC_SHIFTR_ADD1S_Msk',['../group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63',1,'stm32l476xx.h']]],
  ['rtc_5fshiftr_5fsubfs_5fmsk_970',['RTC_SHIFTR_SUBFS_Msk',['../group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86',1,'stm32l476xx.h']]],
  ['rtc_5fssr_5fss_5fmsk_971',['RTC_SSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp1e_5fmsk_972',['RTC_TAMPCR_TAMP1E_Msk',['../group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp1ie_5fmsk_973',['RTC_TAMPCR_TAMP1IE_Msk',['../group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp1mf_5fmsk_974',['RTC_TAMPCR_TAMP1MF_Msk',['../group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp1noerase_5fmsk_975',['RTC_TAMPCR_TAMP1NOERASE_Msk',['../group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp1trg_5fmsk_976',['RTC_TAMPCR_TAMP1TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp2e_5fmsk_977',['RTC_TAMPCR_TAMP2E_Msk',['../group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp2ie_5fmsk_978',['RTC_TAMPCR_TAMP2IE_Msk',['../group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp2mf_5fmsk_979',['RTC_TAMPCR_TAMP2MF_Msk',['../group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp2noerase_5fmsk_980',['RTC_TAMPCR_TAMP2NOERASE_Msk',['../group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp2trg_5fmsk_981',['RTC_TAMPCR_TAMP2TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp3e_5fmsk_982',['RTC_TAMPCR_TAMP3E_Msk',['../group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp3ie_5fmsk_983',['RTC_TAMPCR_TAMP3IE_Msk',['../group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp3mf_5fmsk_984',['RTC_TAMPCR_TAMP3MF_Msk',['../group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp3noerase_5fmsk_985',['RTC_TAMPCR_TAMP3NOERASE_Msk',['../group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamp3trg_5fmsk_986',['RTC_TAMPCR_TAMP3TRG_Msk',['../group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5f0_987',['RTC_TAMPCR_TAMPFLT_0',['../group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5f1_988',['RTC_TAMPCR_TAMPFLT_1',['../group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampflt_5fmsk_989',['RTC_TAMPCR_TAMPFLT_Msk',['../group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f0_990',['RTC_TAMPCR_TAMPFREQ_0',['../group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f1_991',['RTC_TAMPCR_TAMPFREQ_1',['../group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5f2_992',['RTC_TAMPCR_TAMPFREQ_2',['../group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampfreq_5fmsk_993',['RTC_TAMPCR_TAMPFREQ_Msk',['../group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampie_5fmsk_994',['RTC_TAMPCR_TAMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5f0_995',['RTC_TAMPCR_TAMPPRCH_0',['../group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5f1_996',['RTC_TAMPCR_TAMPPRCH_1',['../group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampprch_5fmsk_997',['RTC_TAMPCR_TAMPPRCH_Msk',['../group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftamppudis_5fmsk_998',['RTC_TAMPCR_TAMPPUDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953',1,'stm32l476xx.h']]],
  ['rtc_5ftampcr_5ftampts_5fmsk_999',['RTC_TAMPCR_TAMPTS_Msk',['../group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fht_5f0_1000',['RTC_TR_HT_0',['../group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fht_5f1_1001',['RTC_TR_HT_1',['../group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fht_5fmsk_1002',['RTC_TR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fhu_5f0_1003',['RTC_TR_HU_0',['../group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fhu_5f1_1004',['RTC_TR_HU_1',['../group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fhu_5f2_1005',['RTC_TR_HU_2',['../group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fhu_5f3_1006',['RTC_TR_HU_3',['../group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fhu_5fmsk_1007',['RTC_TR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnt_5f0_1008',['RTC_TR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnt_5f1_1009',['RTC_TR_MNT_1',['../group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnt_5f2_1010',['RTC_TR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnt_5fmsk_1011',['RTC_TR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnu_5f0_1012',['RTC_TR_MNU_0',['../group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnu_5f1_1013',['RTC_TR_MNU_1',['../group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnu_5f2_1014',['RTC_TR_MNU_2',['../group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnu_5f3_1015',['RTC_TR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fmnu_5fmsk_1016',['RTC_TR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fpm_5fmsk_1017',['RTC_TR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fst_5f0_1018',['RTC_TR_ST_0',['../group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fst_5f1_1019',['RTC_TR_ST_1',['../group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fst_5f2_1020',['RTC_TR_ST_2',['../group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fst_5fmsk_1021',['RTC_TR_ST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fsu_5f0_1022',['RTC_TR_SU_0',['../group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fsu_5f1_1023',['RTC_TR_SU_1',['../group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fsu_5f2_1024',['RTC_TR_SU_2',['../group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fsu_5f3_1025',['RTC_TR_SU_3',['../group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3',1,'stm32l476xx.h']]],
  ['rtc_5ftr_5fsu_5fmsk_1026',['RTC_TR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdt_5f0_1027',['RTC_TSDR_DT_0',['../group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdt_5f1_1028',['RTC_TSDR_DT_1',['../group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdt_5fmsk_1029',['RTC_TSDR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdu_5f0_1030',['RTC_TSDR_DU_0',['../group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdu_5f1_1031',['RTC_TSDR_DU_1',['../group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdu_5f2_1032',['RTC_TSDR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdu_5f3_1033',['RTC_TSDR_DU_3',['../group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fdu_5fmsk_1034',['RTC_TSDR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmt_5fmsk_1035',['RTC_TSDR_MT_Msk',['../group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmu_5f0_1036',['RTC_TSDR_MU_0',['../group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmu_5f1_1037',['RTC_TSDR_MU_1',['../group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmu_5f2_1038',['RTC_TSDR_MU_2',['../group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmu_5f3_1039',['RTC_TSDR_MU_3',['../group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fmu_5fmsk_1040',['RTC_TSDR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f0_1041',['RTC_TSDR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f1_1042',['RTC_TSDR_WDU_1',['../group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fwdu_5f2_1043',['RTC_TSDR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852',1,'stm32l476xx.h']]],
  ['rtc_5ftsdr_5fwdu_5fmsk_1044',['RTC_TSDR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf',1,'stm32l476xx.h']]],
  ['rtc_5ftsssr_5fss_5fmsk_1045',['RTC_TSSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fht_5f0_1046',['RTC_TSTR_HT_0',['../group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fht_5f1_1047',['RTC_TSTR_HT_1',['../group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fht_5fmsk_1048',['RTC_TSTR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fhu_5f0_1049',['RTC_TSTR_HU_0',['../group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fhu_5f1_1050',['RTC_TSTR_HU_1',['../group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fhu_5f2_1051',['RTC_TSTR_HU_2',['../group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fhu_5f3_1052',['RTC_TSTR_HU_3',['../group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fhu_5fmsk_1053',['RTC_TSTR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnt_5f0_1054',['RTC_TSTR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnt_5f1_1055',['RTC_TSTR_MNT_1',['../group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnt_5f2_1056',['RTC_TSTR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnt_5fmsk_1057',['RTC_TSTR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnu_5f0_1058',['RTC_TSTR_MNU_0',['../group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnu_5f1_1059',['RTC_TSTR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnu_5f2_1060',['RTC_TSTR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnu_5f3_1061',['RTC_TSTR_MNU_3',['../group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fmnu_5fmsk_1062',['RTC_TSTR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fpm_5fmsk_1063',['RTC_TSTR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fst_5f0_1064',['RTC_TSTR_ST_0',['../group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fst_5f1_1065',['RTC_TSTR_ST_1',['../group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fst_5f2_1066',['RTC_TSTR_ST_2',['../group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fst_5fmsk_1067',['RTC_TSTR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fsu_5f0_1068',['RTC_TSTR_SU_0',['../group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fsu_5f1_1069',['RTC_TSTR_SU_1',['../group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fsu_5f2_1070',['RTC_TSTR_SU_2',['../group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fsu_5f3_1071',['RTC_TSTR_SU_3',['../group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb',1,'stm32l476xx.h']]],
  ['rtc_5ftstr_5fsu_5fmsk_1072',['RTC_TSTR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4',1,'stm32l476xx.h']]],
  ['rtc_5ftypedef_1073',['RTC_TypeDef',['../struct_r_t_c___type_def.html',1,'']]],
  ['rtc_5fwkup_5firqn_1074',['RTC_WKUP_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777',1,'stm32l476xx.h']]],
  ['rtc_5fwpr_5fkey_5fmsk_1075',['RTC_WPR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1',1,'stm32l476xx.h']]],
  ['rtc_5fwutr_5fwut_5fmsk_1076',['RTC_WUTR_WUT_Msk',['../group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0',1,'stm32l476xx.h']]],
  ['rtcclockselection_1077',['RTCClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e',1,'RCC_PeriphCLKInitTypeDef']]],
  ['rtor_1078',['RTOR',['../struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8',1,'USART_TypeDef']]],
  ['rtsr1_1079',['RTSR1',['../struct_e_x_t_i___type_def.html#af99061804746af139249d9d85b513cbb',1,'EXTI_TypeDef']]],
  ['rtsr2_1080',['RTSR2',['../struct_e_x_t_i___type_def.html#a9670b69baeb2f676b54403a6fd7482dc',1,'EXTI_TypeDef']]],
  ['run_20mode_20state_1081',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['rx_1082',['UART DMA Rx',['../group___u_a_r_t___d_m_a___rx.html',1,'']]],
  ['rx_20error_1083',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['rx_20pin_20active_20level_20inversion_1084',['UART Advanced Feature RX Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'']]],
  ['rx_20tx_20pins_20swap_1085',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['rxcrcr_1086',['RXCRCR',['../struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0',1,'SPI_TypeDef']]],
  ['rxdr_1087',['RXDR',['../struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12',1,'I2C_TypeDef']]],
  ['rxevent_20type_20values_1088',['UART RxEvent type values',['../group___u_a_r_t___rx_event___type___values.html',1,'']]],
  ['rxeventtype_1089',['RxEventType',['../struct_____u_a_r_t___handle_type_def.html#a00d86b409cac22035cef8c118bb22adf',1,'__UART_HandleTypeDef']]],
  ['rxisr_1090',['RxISR',['../struct_____s_p_i___handle_type_def.html#a599045b20d284f94e5a367a85cad9f39',1,'__SPI_HandleTypeDef::RxISR'],['../struct_____u_a_r_t___handle_type_def.html#a7eb9527674b4a4315c0ad317bc2f4cd4',1,'__UART_HandleTypeDef::RxISR']]],
  ['rxpinlevelinvert_1091',['RxPinLevelInvert',['../struct_u_a_r_t___adv_feature_init_type_def.html#a85fecac9f89ae9916dbfde4689a3bc9b',1,'UART_AdvFeatureInitTypeDef']]],
  ['rxstate_1092',['RxState',['../struct_____u_a_r_t___handle_type_def.html#a1b5639a73b305432afeb6aa18506d0fb',1,'__UART_HandleTypeDef']]],
  ['rxxfercount_1093',['RxXferCount',['../struct_____s_p_i___handle_type_def.html#a67e721440b3449d544a27cfd7726c920',1,'__SPI_HandleTypeDef::RxXferCount'],['../struct_____u_a_r_t___handle_type_def.html#a04c4b8902fadb460835b8856123453e1',1,'__UART_HandleTypeDef::RxXferCount']]],
  ['rxxfersize_1094',['RxXferSize',['../struct_____s_p_i___handle_type_def.html#ab274a4c2de5e95145d45fe80a289f535',1,'__SPI_HandleTypeDef::RxXferSize'],['../struct_____u_a_r_t___handle_type_def.html#adcd45d8ba72e0883dc85a6f217437809',1,'__UART_HandleTypeDef::RxXferSize']]]
];
