<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>radio_tuner</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:audiosamples</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>audiosamples</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>audiosamples_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>audiosamples</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>30e2e1fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>radio_tuner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>30e2e1fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3db31263</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>audiosamples</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audiosamples_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR2/FIR2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/my_FIR2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR1/FIR1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/my_FIR1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_ADC/DDS_ADC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/DDS_ADC_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_Tuner/DDS_Tuner.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/DDS_Tuner_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b7c1df07</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR2/FIR2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/my_FIR2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR1/FIR1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/my_FIR1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_ADC/DDS_ADC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/DDS_ADC_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDS_Tuner/DDS_Tuner.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_radio_tuner_v1_0_S00_AXI_inst/DDS_Tuner_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/radio_tuner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/data/radio_tuner.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/radio_tuner_v1_0/src/radio_tuner_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/radio_tuner_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>DSP block for SDR</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">radio_tuner_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>radio_tuner_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-10T02:01:58Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714b8291_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7cb6aa_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c23573_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45675a10_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76d42c1c_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b90a07_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a7b607_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a6d64c_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ebd7372_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8adf9b_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b58565_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21415808_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51abdfcf_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18470355_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7444b200_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@feb63f_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cdd96e1_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37463cfa_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49848dd6_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@774b2a6_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a15511b_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f9658ba_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@563dfaec_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6974831a_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f3019d0_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e680b44_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b0bfb2_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@759ca042_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48356028_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6be3e3f5_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db315f8_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@261fcc04_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53ab2f0b_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368471e9_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67d1603a_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f9e2a9f_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67888758_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e32d366_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@399ea217_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55eee12f_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d9c9cc_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16105c16_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a44cb9d_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52054850_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62fc62b3_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@531a4e5c_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@780f81_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ec19ced_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4674bd8a_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67566154_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0ceddb_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf472a_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66380521_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a3abe2_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28b7c0fe_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c5e4ef_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ac6071_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72424d35_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@476b2dad_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@482ad7d0_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184166bc_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@662b7ddc_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74383b68_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c566e7c_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68644a09_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5236d0f4_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@321f1468_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4462c629_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4750d5e2_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d46a2f2_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54a4e5cc_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2321276c_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8893ef8_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2596f4_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bd5d82a_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@217d486e_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6beb74_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e22658b_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f17ed79_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e87452_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3721ff_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e94a59_ARCHIVE_LOCATION">c:/Users/Brian/Documents/School/JHU/Classes/2022/Spring/525_742/IP/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@392ee64c_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee4f2da_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10dccbb2_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33849c4f_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121dc7dd_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9a61ca_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e3f717_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48bf053b_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39d58d4d_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f0866dd_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b1fddf2_ARCHIVE_LOCATION">c:/Users/Brian/Desktop/lab6_test/radio_periph_lab-main/ip_repo/radio_tuner_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="49c5c494"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="33ec9090"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ba3181e6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9915e389"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
