{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1537890866091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1537890866093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 22:54:25 2018 " "Processing started: Tue Sep 25 22:54:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1537890866093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1537890866093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist cau02 -c cau02 " "Command: quartus_map --generate_functional_sim_netlist cau02 -c cau02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1537890866094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1537890868086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau02.v 3 3 " "Found 3 design units, including 3 entities, in source file cau02.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau02 " "Found entity 1: cau02" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537890868460 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder4bit " "Found entity 2: fulladder4bit" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537890868460 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder1bit " "Found entity 3: fulladder1bit" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537890868460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1537890868460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"a0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"b0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"s0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"c1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"a1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"b1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"s1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"c2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"a2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"b2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"s2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"c3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"a3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"b3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"s3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537890868484 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau02.v(9) " "Verilog HDL Instantiation warning at cau02.v(9): instance has no name" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1537890868485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau02 " "Elaborating entity \"cau02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1537890868701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bit fulladder4bit:comb_3 " "Elaborating entity \"fulladder4bit\" for hierarchy \"fulladder4bit:comb_3\"" {  } { { "cau02.v" "comb_3" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1537890868738 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s cau02.v(17) " "Output port \"s\" at cau02.v(17) has no driver" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1537890868751 "|cau02|fulladder4bit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit fulladder4bit:comb_3\|fulladder1bit:stg0 " "Elaborating entity \"fulladder1bit\" for hierarchy \"fulladder4bit:comb_3\|fulladder1bit:stg0\"" {  } { { "cau02.v" "stg0" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1537890868779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1537890869294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 22:54:29 2018 " "Processing ended: Tue Sep 25 22:54:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1537890869294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1537890869294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1537890869294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537890869294 ""}
