16:51:41 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
16:51:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
16:51:48 INFO  : Registering command handlers for Vitis TCF services
16:51:49 INFO  : Platform repository initialization has completed.
16:51:56 INFO  : XSCT server has started successfully.
16:52:05 INFO  : plnx-install-location is set to ''
16:52:05 INFO  : Successfully done setting XSCT server connection channel  
16:52:05 INFO  : Successfully done query RDI_DATADIR 
16:52:06 INFO  : Successfully done setting workspace for the tool. 
16:53:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:56:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:56:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:56:54 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:11:08 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
17:11:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
17:11:13 INFO  : XSCT server has started successfully.
17:11:13 INFO  : plnx-install-location is set to ''
17:11:13 INFO  : Successfully done setting XSCT server connection channel  
17:11:13 INFO  : Successfully done setting workspace for the tool. 
17:11:15 INFO  : Registering command handlers for Vitis TCF services
17:11:16 INFO  : Platform repository initialization has completed.
17:11:24 INFO  : Successfully done query RDI_DATADIR 
17:11:26 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:11:42 INFO  : The hardware specification used by project 'final' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:11:42 INFO  : The file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:11:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\bitstream' in project 'final'.
17:11:42 INFO  : The file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\psinit\psu_init.tcl' stored in project is removed.
17:11:44 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\psinit' in project 'final'.
17:11:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:11 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:13:11 INFO  : 'jtag frequency' command is executed.
17:13:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:11 INFO  : Context for 'APU' is selected.
17:13:12 INFO  : System reset is completed.
17:13:15 INFO  : 'after 3000' command is executed.
17:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:13:20 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:13:20 INFO  : Context for 'APU' is selected.
17:13:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:13:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:21 INFO  : Context for 'APU' is selected.
17:13:21 INFO  : Boot mode is read from the target.
17:13:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:22 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:22 INFO  : 'set bp_13_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:22 INFO  : 'con -block -timeout 60' command is executed.
17:13:22 INFO  : 'bpremove $bp_13_22_fsbl_bp' command is executed.
17:13:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:23 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_13_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:24 INFO  : 'con' command is executed.
17:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:24 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:16:25 INFO  : Disconnected from the channel tcfchan#2.
17:28:38 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
17:28:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
17:28:44 INFO  : XSCT server has started successfully.
17:28:44 INFO  : Successfully done setting XSCT server connection channel  
17:28:44 INFO  : plnx-install-location is set to ''
17:28:44 INFO  : Successfully done setting workspace for the tool. 
17:28:45 INFO  : Registering command handlers for Vitis TCF services
17:28:46 INFO  : Platform repository initialization has completed.
17:28:46 INFO  : Successfully done query RDI_DATADIR 
17:28:58 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:29:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:30:05 INFO  : Result from executing command 'removePlatformRepo': 
17:32:31 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:32:31 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:32:32 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:33 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:33:33 INFO  : 'jtag frequency' command is executed.
17:33:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:33:33 INFO  : Context for 'APU' is selected.
17:33:34 INFO  : System reset is completed.
17:33:37 INFO  : 'after 3000' command is executed.
17:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:33:42 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:33:42 INFO  : Context for 'APU' is selected.
17:33:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:42 INFO  : Context for 'APU' is selected.
17:33:42 INFO  : Boot mode is read from the target.
17:33:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:43 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:44 INFO  : 'set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:33:44 INFO  : 'con -block -timeout 60' command is executed.
17:33:44 INFO  : 'bpremove $bp_33_43_fsbl_bp' command is executed.
17:33:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:45 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:46 INFO  : 'con' command is executed.
17:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:33:46 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:34:15 INFO  : Disconnected from the channel tcfchan#5.
17:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:15 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:34:15 INFO  : 'jtag frequency' command is executed.
17:34:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:15 INFO  : Context for 'APU' is selected.
17:34:16 INFO  : System reset is completed.
17:34:19 INFO  : 'after 3000' command is executed.
17:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:34:24 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:34:24 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:39 INFO  : Context for 'APU' is selected.
17:34:39 INFO  : Boot mode is read from the target.
17:34:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:40 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:40 INFO  : 'set bp_34_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:34:41 INFO  : 'con -block -timeout 60' command is executed.
17:34:41 INFO  : 'bpremove $bp_34_40_fsbl_bp' command is executed.
17:34:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:42 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_34_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:42 INFO  : 'con' command is executed.
17:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:42 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:48:27 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:49:26 INFO  : Disconnected from the channel tcfchan#6.
17:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:27 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:49:27 INFO  : 'jtag frequency' command is executed.
17:49:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:49:27 INFO  : Context for 'APU' is selected.
17:49:27 INFO  : System reset is completed.
17:49:30 INFO  : 'after 3000' command is executed.
17:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:49:35 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:49:35 INFO  : Context for 'APU' is selected.
17:49:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:49:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:35 INFO  : Context for 'APU' is selected.
17:49:35 INFO  : Boot mode is read from the target.
17:49:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:36 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:36 INFO  : 'set bp_49_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:49:36 INFO  : 'con -block -timeout 60' command is executed.
17:49:36 INFO  : 'bpremove $bp_49_36_fsbl_bp' command is executed.
17:49:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:49:38 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:49:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:49:38 INFO  : 'con' command is executed.
17:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:49:38 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:07:47 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:08:20 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:08:57 INFO  : Disconnected from the channel tcfchan#8.
18:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:58 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:08:58 INFO  : 'jtag frequency' command is executed.
18:08:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:08:58 INFO  : Context for 'APU' is selected.
18:08:58 INFO  : System reset is completed.
18:09:01 INFO  : 'after 3000' command is executed.
18:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:09:06 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:09:06 INFO  : Context for 'APU' is selected.
18:09:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:06 INFO  : Context for 'APU' is selected.
18:09:06 INFO  : Boot mode is read from the target.
18:09:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:07 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:07 INFO  : 'set bp_9_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:08 INFO  : 'con -block -timeout 60' command is executed.
18:09:08 INFO  : 'bpremove $bp_9_7_fsbl_bp' command is executed.
18:09:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:09 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_9_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:09 INFO  : 'con' command is executed.
18:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:09:09 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:09:59 INFO  : Disconnected from the channel tcfchan#11.
18:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:59 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:09:59 INFO  : 'jtag frequency' command is executed.
18:09:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:59 INFO  : Context for 'APU' is selected.
18:09:59 INFO  : System reset is completed.
18:10:02 INFO  : 'after 3000' command is executed.
18:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:10:07 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:10:07 INFO  : Context for 'APU' is selected.
18:10:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:10:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:07 INFO  : Context for 'APU' is selected.
18:10:07 INFO  : Boot mode is read from the target.
18:10:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:08 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:09 INFO  : 'set bp_10_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:09 INFO  : 'con -block -timeout 60' command is executed.
18:10:09 INFO  : 'bpremove $bp_10_8_fsbl_bp' command is executed.
18:10:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:10 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:10 INFO  : 'con' command is executed.
18:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:10 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:10:30 INFO  : Disconnected from the channel tcfchan#12.
18:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:10:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:48 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:10:48 INFO  : 'jtag frequency' command is executed.
18:10:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:10:48 INFO  : Context for 'APU' is selected.
18:10:48 INFO  : System reset is completed.
18:10:51 INFO  : 'after 3000' command is executed.
18:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:10:56 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:10:57 INFO  : Context for 'APU' is selected.
18:10:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:57 INFO  : Context for 'APU' is selected.
18:10:57 INFO  : Boot mode is read from the target.
18:10:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:58 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:58 INFO  : 'set bp_10_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:10:58 INFO  : 'con -block -timeout 60' command is executed.
18:10:58 INFO  : 'bpremove $bp_10_58_fsbl_bp' command is executed.
18:10:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:59 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:00 INFO  : 'con' command is executed.
18:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:11:00 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\debugger_final-default.tcl'
18:13:52 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
18:13:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
18:13:57 INFO  : XSCT server has started successfully.
18:13:57 INFO  : Successfully done setting XSCT server connection channel  
18:13:57 INFO  : plnx-install-location is set to ''
18:13:57 INFO  : Successfully done setting workspace for the tool. 
18:13:59 INFO  : Registering command handlers for Vitis TCF services
18:13:59 INFO  : Platform repository initialization has completed.
18:13:59 INFO  : Successfully done query RDI_DATADIR 
18:14:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:14:57 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:14:58 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:22 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:16:22 INFO  : 'jtag frequency' command is executed.
18:16:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:16:22 INFO  : Context for 'APU' is selected.
18:16:23 INFO  : System reset is completed.
18:16:26 INFO  : 'after 3000' command is executed.
18:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:16:31 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:16:31 INFO  : Context for 'APU' is selected.
18:16:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:31 INFO  : Context for 'APU' is selected.
18:16:32 INFO  : Boot mode is read from the target.
18:16:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:33 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:33 INFO  : 'set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:16:33 INFO  : 'con -block -timeout 60' command is executed.
18:16:33 INFO  : 'bpremove $bp_16_33_fsbl_bp' command is executed.
18:16:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:16:34 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:16:35 INFO  : 'con' command is executed.
18:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:16:35 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:18:05 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:18:41 INFO  : Disconnected from the channel tcfchan#3.
18:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:42 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:18:42 INFO  : 'jtag frequency' command is executed.
18:18:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:42 INFO  : Context for 'APU' is selected.
18:18:42 INFO  : System reset is completed.
18:18:45 INFO  : 'after 3000' command is executed.
18:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:18:50 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:18:51 INFO  : Context for 'APU' is selected.
18:18:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:51 INFO  : Context for 'APU' is selected.
18:18:51 INFO  : Boot mode is read from the target.
18:18:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:52 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:52 INFO  : 'set bp_18_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:52 INFO  : 'con -block -timeout 60' command is executed.
18:18:52 INFO  : 'bpremove $bp_18_52_fsbl_bp' command is executed.
18:18:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:53 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:54 INFO  : 'con' command is executed.
18:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:18:54 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:27:06 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:27:28 INFO  : Disconnected from the channel tcfchan#5.
18:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:29 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:27:29 INFO  : 'jtag frequency' command is executed.
18:27:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:27:29 INFO  : Context for 'APU' is selected.
18:27:29 INFO  : System reset is completed.
18:27:32 INFO  : 'after 3000' command is executed.
18:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:27:38 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:27:38 INFO  : Context for 'APU' is selected.
18:27:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:27:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:38 INFO  : Context for 'APU' is selected.
18:27:38 INFO  : Boot mode is read from the target.
18:27:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:39 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:39 INFO  : 'set bp_27_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:27:39 INFO  : 'con -block -timeout 60' command is executed.
18:27:39 INFO  : 'bpremove $bp_27_39_fsbl_bp' command is executed.
18:27:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:27:41 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_27_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:27:41 INFO  : 'con' command is executed.
18:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:27:41 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:32:49 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:33:38 INFO  : Disconnected from the channel tcfchan#7.
18:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:38 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:33:38 INFO  : 'jtag frequency' command is executed.
18:33:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:33:38 INFO  : Context for 'APU' is selected.
18:33:39 INFO  : System reset is completed.
18:33:42 INFO  : 'after 3000' command is executed.
18:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:33:47 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:33:47 INFO  : Context for 'APU' is selected.
18:33:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:33:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:47 INFO  : Context for 'APU' is selected.
18:33:47 INFO  : Boot mode is read from the target.
18:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:48 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:48 INFO  : 'set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:33:48 INFO  : 'con -block -timeout 60' command is executed.
18:33:48 INFO  : 'bpremove $bp_33_48_fsbl_bp' command is executed.
18:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:50 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_33_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:50 INFO  : 'con' command is executed.
18:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:33:50 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:34:42 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:35:13 INFO  : Disconnected from the channel tcfchan#9.
18:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:14 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:35:14 INFO  : 'jtag frequency' command is executed.
18:35:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:35:14 INFO  : Context for 'APU' is selected.
18:35:14 INFO  : System reset is completed.
18:35:17 INFO  : 'after 3000' command is executed.
18:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:35:22 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:35:22 INFO  : Context for 'APU' is selected.
18:35:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:35:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:22 INFO  : Context for 'APU' is selected.
18:35:22 INFO  : Boot mode is read from the target.
18:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:23 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:24 INFO  : 'set bp_35_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:35:24 INFO  : 'con -block -timeout 60' command is executed.
18:35:24 INFO  : 'bpremove $bp_35_23_fsbl_bp' command is executed.
18:35:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:25 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_35_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:25 INFO  : 'con' command is executed.
18:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:35:25 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:48:38 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:48:53 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:49:08 INFO  : Disconnected from the channel tcfchan#11.
18:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:08 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:49:08 INFO  : 'jtag frequency' command is executed.
18:49:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:49:09 INFO  : Context for 'APU' is selected.
18:49:09 INFO  : System reset is completed.
18:49:12 INFO  : 'after 3000' command is executed.
18:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:49:17 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:49:17 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:17 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Boot mode is read from the target.
18:49:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:49:17 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:49:18 INFO  : 'set bp_49_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:49:19 INFO  : 'con -block -timeout 60' command is executed.
18:49:19 INFO  : 'bpremove $bp_49_17_fsbl_bp' command is executed.
18:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:49:20 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:20 INFO  : 'con' command is executed.
18:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:49:20 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:49:50 INFO  : Disconnected from the channel tcfchan#14.
18:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:50 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:49:50 INFO  : 'jtag frequency' command is executed.
18:49:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:49:50 INFO  : Context for 'APU' is selected.
18:49:50 INFO  : System reset is completed.
18:49:53 INFO  : 'after 3000' command is executed.
18:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:49:58 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:49:58 INFO  : Context for 'APU' is selected.
18:49:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:49:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:58 INFO  : Context for 'APU' is selected.
18:49:58 INFO  : Boot mode is read from the target.
18:49:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:49:59 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:49:59 INFO  : 'set bp_49_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:49:59 INFO  : 'con -block -timeout 60' command is executed.
18:49:59 INFO  : 'bpremove $bp_49_59_fsbl_bp' command is executed.
18:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:49:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:00 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:00 INFO  : 'con' command is executed.
18:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:50:00 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
18:57:07 INFO  : Checking for BSP changes to sync application flags for project 'final'...
18:57:55 INFO  : Disconnected from the channel tcfchan#15.
18:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
18:57:55 INFO  : 'jtag frequency' command is executed.
18:57:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:57:55 INFO  : Context for 'APU' is selected.
18:57:55 INFO  : System reset is completed.
18:57:58 INFO  : 'after 3000' command is executed.
18:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
18:58:03 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
18:58:03 INFO  : Context for 'APU' is selected.
18:58:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:03 INFO  : Context for 'APU' is selected.
18:58:03 INFO  : Boot mode is read from the target.
18:58:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:04 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:04 INFO  : 'set bp_58_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:58:05 INFO  : 'con -block -timeout 60' command is executed.
18:58:05 INFO  : 'bpremove $bp_58_4_fsbl_bp' command is executed.
18:58:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:06 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_58_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:06 INFO  : 'con' command is executed.
18:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:58:06 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:16:06 INFO  : Checking for BSP changes to sync application flags for project 'final'...
19:16:55 INFO  : Disconnected from the channel tcfchan#17.
19:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:56 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:16:56 INFO  : 'jtag frequency' command is executed.
19:16:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:16:56 INFO  : Context for 'APU' is selected.
19:16:56 INFO  : System reset is completed.
19:16:59 INFO  : 'after 3000' command is executed.
19:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:17:04 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:17:04 INFO  : Context for 'APU' is selected.
19:17:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:04 INFO  : Context for 'APU' is selected.
19:17:04 INFO  : Boot mode is read from the target.
19:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:05 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:05 INFO  : 'set bp_17_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:17:05 INFO  : 'con -block -timeout 60' command is executed.
19:17:05 INFO  : 'bpremove $bp_17_5_fsbl_bp' command is executed.
19:17:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:06 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_17_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:06 INFO  : 'con' command is executed.
19:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:17:06 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:17:41 INFO  : Checking for BSP changes to sync application flags for project 'final'...
19:18:17 INFO  : Disconnected from the channel tcfchan#19.
19:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:17 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:18:17 INFO  : 'jtag frequency' command is executed.
19:18:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : System reset is completed.
19:18:20 INFO  : 'after 3000' command is executed.
19:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:18:25 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:18:25 INFO  : Context for 'APU' is selected.
19:18:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:25 INFO  : Context for 'APU' is selected.
19:18:25 INFO  : Boot mode is read from the target.
19:18:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:18:26 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:18:26 INFO  : 'set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:18:27 INFO  : 'con -block -timeout 60' command is executed.
19:18:27 INFO  : 'bpremove $bp_18_26_fsbl_bp' command is executed.
19:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:18:28 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:28 INFO  : 'con' command is executed.
19:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:18:28 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:19:14 INFO  : Checking for BSP changes to sync application flags for project 'final'...
19:20:05 INFO  : Disconnected from the channel tcfchan#21.
19:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:05 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:20:05 INFO  : 'jtag frequency' command is executed.
19:20:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:20:05 INFO  : Context for 'APU' is selected.
19:20:06 INFO  : System reset is completed.
19:20:09 INFO  : 'after 3000' command is executed.
19:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:20:14 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:20:14 INFO  : Context for 'APU' is selected.
19:20:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:14 INFO  : Context for 'APU' is selected.
19:20:14 INFO  : Boot mode is read from the target.
19:20:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:15 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:15 INFO  : 'set bp_20_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:20:15 INFO  : 'con -block -timeout 60' command is executed.
19:20:15 INFO  : 'bpremove $bp_20_15_fsbl_bp' command is executed.
19:20:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:16 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_20_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:16 INFO  : 'con' command is executed.
19:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:20:16 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:21:50 INFO  : Disconnected from the channel tcfchan#23.
19:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:50 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:21:50 INFO  : 'jtag frequency' command is executed.
19:21:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:21:50 INFO  : Context for 'APU' is selected.
19:21:50 INFO  : System reset is completed.
19:21:53 INFO  : 'after 3000' command is executed.
19:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:21:58 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:21:58 INFO  : Context for 'APU' is selected.
19:21:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:58 INFO  : Context for 'APU' is selected.
19:21:58 INFO  : Boot mode is read from the target.
19:21:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:21:59 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:21:59 INFO  : 'set bp_21_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:21:59 INFO  : 'con -block -timeout 60' command is executed.
19:21:59 INFO  : 'bpremove $bp_21_59_fsbl_bp' command is executed.
19:21:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:22:00 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:22:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_21_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:22:00 INFO  : 'con' command is executed.
19:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:22:00 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:28:21 INFO  : Checking for BSP changes to sync application flags for project 'final'...
19:28:39 INFO  : Disconnected from the channel tcfchan#24.
19:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:39 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:28:39 INFO  : 'jtag frequency' command is executed.
19:28:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:28:39 INFO  : Context for 'APU' is selected.
19:28:40 INFO  : System reset is completed.
19:28:43 INFO  : 'after 3000' command is executed.
19:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:28:48 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:28:48 INFO  : Context for 'APU' is selected.
19:28:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:48 INFO  : Context for 'APU' is selected.
19:28:48 INFO  : Boot mode is read from the target.
19:28:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:49 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:49 INFO  : 'set bp_28_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:28:50 INFO  : 'con -block -timeout 60' command is executed.
19:28:50 INFO  : 'bpremove $bp_28_49_fsbl_bp' command is executed.
19:28:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:51 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_28_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:51 INFO  : 'con' command is executed.
19:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:28:51 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:33:49 INFO  : Checking for BSP changes to sync application flags for project 'final'...
19:34:00 INFO  : Disconnected from the channel tcfchan#26.
19:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
19:34:01 INFO  : 'jtag frequency' command is executed.
19:34:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:34:01 INFO  : Context for 'APU' is selected.
19:34:01 INFO  : System reset is completed.
19:34:04 INFO  : 'after 3000' command is executed.
19:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
19:34:09 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
19:34:09 INFO  : Context for 'APU' is selected.
19:34:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:09 INFO  : Context for 'APU' is selected.
19:34:09 INFO  : Boot mode is read from the target.
19:34:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:10 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:10 INFO  : 'set bp_34_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:10 INFO  : 'con -block -timeout 60' command is executed.
19:34:10 INFO  : 'bpremove $bp_34_10_fsbl_bp' command is executed.
19:34:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:11 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_34_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:11 INFO  : 'con' command is executed.
19:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:34:11 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
19:39:35 INFO  : Disconnected from the channel tcfchan#28.
16:55:41 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
16:55:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
16:55:49 INFO  : Registering command handlers for Vitis TCF services
16:55:49 INFO  : Platform repository initialization has completed.
16:55:51 INFO  : XSCT server has started successfully.
16:55:51 INFO  : Successfully done setting XSCT server connection channel  
16:55:51 INFO  : plnx-install-location is set to ''
16:56:01 INFO  : Successfully done setting workspace for the tool. 
16:56:01 INFO  : Successfully done query RDI_DATADIR 
14:46:42 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
14:46:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
14:46:46 INFO  : XSCT server has started successfully.
14:46:46 INFO  : plnx-install-location is set to ''
14:46:46 INFO  : Successfully done setting XSCT server connection channel  
14:46:46 INFO  : Successfully done setting workspace for the tool. 
14:46:46 INFO  : Registering command handlers for Vitis TCF services
14:46:47 INFO  : Platform repository initialization has completed.
14:46:47 INFO  : Successfully done query RDI_DATADIR 
14:51:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:51:13 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:51:14 INFO  : Checking for BSP changes to sync application flags for project 'final'...
15:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:34 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
15:49:34 INFO  : 'jtag frequency' command is executed.
15:49:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:49:34 INFO  : Context for 'APU' is selected.
15:49:35 INFO  : System reset is completed.
15:49:38 INFO  : 'after 3000' command is executed.
15:49:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
15:49:43 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
15:49:43 INFO  : Context for 'APU' is selected.
15:49:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:44 INFO  : Context for 'APU' is selected.
15:49:44 INFO  : Boot mode is read from the target.
15:49:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:45 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:45 INFO  : 'set bp_49_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:45 INFO  : 'con -block -timeout 60' command is executed.
15:49:45 INFO  : 'bpremove $bp_49_45_fsbl_bp' command is executed.
15:49:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:47 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:47 INFO  : 'con' command is executed.
15:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:47 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
15:50:36 INFO  : Checking for BSP changes to sync application flags for project 'final'...
15:51:17 INFO  : Disconnected from the channel tcfchan#3.
15:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:18 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
15:51:18 INFO  : 'jtag frequency' command is executed.
15:51:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:18 INFO  : Context for 'APU' is selected.
15:51:18 INFO  : System reset is completed.
15:51:21 INFO  : 'after 3000' command is executed.
15:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
15:51:28 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
15:51:28 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:28 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Boot mode is read from the target.
15:51:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:29 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:29 INFO  : 'set bp_51_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:29 INFO  : 'con -block -timeout 60' command is executed.
15:51:29 INFO  : 'bpremove $bp_51_29_fsbl_bp' command is executed.
15:51:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:31 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_51_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:31 INFO  : 'con' command is executed.
15:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:31 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
15:56:45 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
15:57:08 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:57:08 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:57:09 INFO  : Checking for BSP changes to sync application flags for project 'final'...
15:57:26 INFO  : The hardware specification used by project 'final' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:57:26 INFO  : The file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:57:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\bitstream' in project 'final'.
15:57:27 INFO  : The file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\psinit\psu_init.tcl' stored in project is removed.
15:57:28 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\pilltong\Desktop\SoC_Final_Project\final\_ide\psinit' in project 'final'.
15:57:51 INFO  : Disconnected from the channel tcfchan#5.
15:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:53 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
15:57:53 INFO  : 'jtag frequency' command is executed.
15:57:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:53 INFO  : Context for 'APU' is selected.
15:57:53 INFO  : System reset is completed.
15:57:56 INFO  : 'after 3000' command is executed.
15:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
15:58:01 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
15:58:01 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Boot mode is read from the target.
15:58:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:03 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:03 INFO  : 'set bp_58_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:04 INFO  : 'con -block -timeout 60' command is executed.
15:58:04 INFO  : 'bpremove $bp_58_3_fsbl_bp' command is executed.
15:58:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:05 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_58_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:05 INFO  : 'con' command is executed.
15:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:05 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
16:01:16 INFO  : Checking for BSP changes to sync application flags for project 'final'...
16:02:08 INFO  : Disconnected from the channel tcfchan#8.
16:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:08 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
16:02:08 INFO  : 'jtag frequency' command is executed.
16:02:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:08 INFO  : Context for 'APU' is selected.
16:02:09 INFO  : System reset is completed.
16:02:12 INFO  : 'after 3000' command is executed.
16:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
16:02:17 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
16:02:17 INFO  : Context for 'APU' is selected.
16:02:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:17 INFO  : Context for 'APU' is selected.
16:02:17 INFO  : Boot mode is read from the target.
16:02:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:18 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:18 INFO  : 'set bp_2_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:18 INFO  : 'con -block -timeout 60' command is executed.
16:02:18 INFO  : 'bpremove $bp_2_18_fsbl_bp' command is executed.
16:02:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:20 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_2_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:20 INFO  : 'con' command is executed.
16:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:20 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
16:02:35 INFO  : Checking for BSP changes to sync application flags for project 'final'...
16:02:53 INFO  : Disconnected from the channel tcfchan#10.
16:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:53 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
16:02:53 INFO  : 'jtag frequency' command is executed.
16:02:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:53 INFO  : Context for 'APU' is selected.
16:02:54 INFO  : System reset is completed.
16:02:57 INFO  : 'after 3000' command is executed.
16:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
16:03:02 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
16:03:02 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:02 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : Boot mode is read from the target.
16:03:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:03 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:03 INFO  : 'set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:03 INFO  : 'con -block -timeout 60' command is executed.
16:03:03 INFO  : 'bpremove $bp_3_3_fsbl_bp' command is executed.
16:03:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:05 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:05 INFO  : 'con' command is executed.
16:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:05 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:23:52 INFO  : Disconnected from the channel tcfchan#12.
17:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:52 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:23:52 INFO  : 'jtag frequency' command is executed.
17:23:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:53 INFO  : System reset is completed.
17:23:56 INFO  : 'after 3000' command is executed.
17:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:24:00 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:24:01 INFO  : Context for 'APU' is selected.
17:24:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:01 INFO  : Context for 'APU' is selected.
17:24:01 INFO  : Boot mode is read from the target.
17:24:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:02 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:02 INFO  : 'set bp_24_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:24:02 INFO  : 'con -block -timeout 60' command is executed.
17:24:02 INFO  : 'bpremove $bp_24_2_fsbl_bp' command is executed.
17:24:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:24:03 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_24_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:24:03 INFO  : 'con' command is executed.
17:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:24:03 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:24:30 INFO  : Disconnected from the channel tcfchan#13.
17:24:58 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
17:24:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
17:25:03 INFO  : XSCT server has started successfully.
17:25:03 INFO  : Successfully done setting XSCT server connection channel  
17:25:03 INFO  : plnx-install-location is set to ''
17:25:03 INFO  : Successfully done setting workspace for the tool. 
17:25:04 INFO  : Registering command handlers for Vitis TCF services
17:25:05 INFO  : Successfully done query RDI_DATADIR 
17:25:05 INFO  : Platform repository initialization has completed.
17:25:11 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:25:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:02 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:26:02 INFO  : 'jtag frequency' command is executed.
17:26:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:26:02 INFO  : Context for 'APU' is selected.
17:26:02 INFO  : System reset is completed.
17:26:06 INFO  : 'after 3000' command is executed.
17:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:26:10 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:26:11 INFO  : Context for 'APU' is selected.
17:26:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:11 INFO  : Context for 'APU' is selected.
17:26:11 INFO  : Boot mode is read from the target.
17:26:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:12 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:13 INFO  : 'set bp_26_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:26:13 INFO  : 'con -block -timeout 60' command is executed.
17:26:13 INFO  : 'bpremove $bp_26_12_fsbl_bp' command is executed.
17:26:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:26:14 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:26:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_26_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:26:15 INFO  : 'con' command is executed.
17:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:26:15 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:42:06 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:42:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:42:24 INFO  : Disconnected from the channel tcfchan#2.
17:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:25 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BA9F73' is selected.
17:42:25 INFO  : 'jtag frequency' command is executed.
17:42:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:25 INFO  : Context for 'APU' is selected.
17:42:25 INFO  : System reset is completed.
17:42:28 INFO  : 'after 3000' command is executed.
17:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}' command is executed.
17:42:33 INFO  : Device configured successfully with "C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit"
17:42:33 INFO  : Context for 'APU' is selected.
17:42:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:49 INFO  : Context for 'APU' is selected.
17:42:49 INFO  : Boot mode is read from the target.
17:42:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:50 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:50 INFO  : 'set bp_42_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:42:50 INFO  : 'con -block -timeout 60' command is executed.
17:42:50 INFO  : 'bpremove $bp_42_50_fsbl_bp' command is executed.
17:42:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:52 INFO  : The application 'C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BA9F73" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BA9F73-14710093-0"}
fpga -file C:/Users/pilltong/Desktop/SoC_Final_Project/final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_42_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/pilltong/Desktop/SoC_Final_Project/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:52 INFO  : 'con' command is executed.
17:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:42:52 INFO  : Launch script is exported to file 'C:\Users\pilltong\Desktop\SoC_Final_Project\final_system\_ide\scripts\systemdebugger_final_system_standalone.tcl'
17:44:09 DEBUG : Logs will be stored at 'C:/Users/pilltong/Desktop/SoC_Final_Project/IDE.log'.
17:44:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\pilltong\Desktop\SoC_Final_Project\temp_xsdb_launch_script.tcl
17:44:14 INFO  : XSCT server has started successfully.
17:44:14 INFO  : Successfully done setting XSCT server connection channel  
17:44:14 INFO  : plnx-install-location is set to ''
17:44:14 INFO  : Successfully done setting workspace for the tool. 
17:44:15 INFO  : Registering command handlers for Vitis TCF services
17:44:15 INFO  : Successfully done query RDI_DATADIR 
17:44:15 INFO  : Platform repository initialization has completed.
17:44:59 INFO  : Checking for BSP changes to sync application flags for project 'final'...
17:45:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/pilltong/Desktop/SoC_Final_Project/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

