vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_1/sim/design_1_axi_quad_spi_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_20M_1/sim/design_1_rst_clk_wiz_0_20M_1.vhd" \
"../../../../ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/bb4e/hdl/vhdl/ApplyCorrection_CRTL_BUS_s_axi.vhd" \
"../../../../ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/bb4e/hdl/vhdl/ApplyCorrection_mbkb.vhd" \
"../../../../ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/bb4e/hdl/vhdl/ApplyCorrection_mcud.vhd" \
"../../../../ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/bb4e/hdl/vhdl/regslice_core.vhd" \
"../../../../ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/bb4e/hdl/vhdl/ApplyCorrection.vhd" \
"../../../bd/design_1/ip/design_1_ApplyCorrection_0_0/sim/design_1_ApplyCorrection_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_886d_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_emc_0_2/sim/design_1_axi_emc_0_2.vhd" \
"../../../bd/design_1/ipshared/b62d/hdl/DisplayControl.vhd" \
"../../../bd/design_1/ipshared/b62d/hdl/ILI9341StreamLCD_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/b62d/hdl/ILI9341StreamLCD_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_ILI9341StreamLCD_0_0/sim/design_1_ILI9341StreamLCD_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_2_0/sim/design_1_axi_dma_2_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
