{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575692366063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575692366072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 21:19:25 2019 " "Processing started: Fri Dec 06 21:19:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575692366072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692366072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692366072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575692376502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575692376502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388790 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller-rtl " "Found design unit 1: soc_system_rst_controller-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388795 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller " "Found entity 1: soc_system_rst_controller" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller_001-rtl " "Found design unit 1: soc_system_rst_controller_001-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388801 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller_001 " "Found entity 1: soc_system_rst_controller_001" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388854 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388922 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388922 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388922 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692388930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692388942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388983 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692388994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692388995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388998 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_005 " "Found entity 2: soc_system_mm_interconnect_1_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692388998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692388998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389006 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389014 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389022 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389121 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575692389125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389130 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "soc_system/synthesis/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389135 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "soc_system/synthesis/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory " "Found entity 1: soc_system_onchip_memory" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389160 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389160 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389160 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389160 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_mm1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1 " "Found entity 1: soc_system_jtag_mm1" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_p2b_adapter " "Found entity 1: soc_system_jtag_mm1_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_b2p_adapter " "Found entity 1: soc_system_jtag_mm1_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_timing_adt " "Found entity 1: soc_system_jtag_mm1_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389250 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389250 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps " "Found entity 1: soc_system_hps" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io " "Found entity 1: soc_system_hps_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io_border " "Found entity 1: soc_system_hps_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_fpga_interfaces " "Found entity 1: soc_system_hps_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_systemid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_systemid.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_SystemID " "Found entity 1: soc_system_SystemID" {  } { { "soc_system/synthesis/submodules/soc_system_SystemID.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_using_ad1939_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_using_ad1939_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_PLL_using_AD1939_MCLK " "Found entity 1: soc_system_PLL_using_AD1939_MCLK" {  } { { "soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10Nano_System-DE10Nano_arch " "Found design unit 1: DE10Nano_System-DE10Nano_arch" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389566 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10Nano_System " "Found entity 1: DE10Nano_System" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692389566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692389566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692389570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_System " "Elaborating entity \"DE10Nano_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575692389874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DBCLK DE10Nano_System.vhd(98) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(98): used implicit default value for signal \"AD1939_DAC_DBCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575692389877 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DLRCLK DE10Nano_System.vhd(99) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(99): used implicit default value for signal \"AD1939_DAC_DLRCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575692389877 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_DSDATA1 DE10Nano_System.vhd(100) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(100): used implicit default value for signal \"AD1939_DAC_DSDATA1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575692389877 "|DE10Nano_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INMP621_mic_CLK DE10Nano_System.vhd(116) " "VHDL Signal Declaration warning at DE10Nano_System.vhd(116): used implicit default value for signal \"INMP621_mic_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575692389877 "|DE10Nano_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hps_h2f_reset DE10Nano_System.vhd(339) " "Verilog HDL or VHDL warning at DE10Nano_System.vhd(339): object \"hps_h2f_reset\" assigned a value but never read" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692389877 "|DE10Nano_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10Nano_System.vhd" "u0" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/DE10Nano_System.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692389888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_PLL_using_AD1939_MCLK soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk " "Elaborating entity \"soc_system_PLL_using_AD1939_MCLK\" for hierarchy \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pll_using_ad1939_mclk" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692389902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" "altera_pll_i" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692389989 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575692389992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692389992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692389992 ""}  } { { "soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692389992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_SystemID soc_system:u0\|soc_system_SystemID:systemid " "Elaborating entity \"soc_system_SystemID\" for hierarchy \"soc_system:u0\|soc_system_SystemID:systemid\"" {  } { { "soc_system/synthesis/soc_system.vhd" "systemid" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps soc_system:u0\|soc_system_hps:hps " "Elaborating entity \"soc_system_hps\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_fpga_interfaces soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "fpga_interfaces" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io " "Elaborating entity \"soc_system_hps_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps.v" "hps_io" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_hps_io_border soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border " "Elaborating entity \"soc_system_hps_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io.v" "border" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692390123 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390123 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390136 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692390141 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390153 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575692390159 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692390159 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575692390159 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390159 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692390174 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692390175 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390191 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390195 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390195 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390195 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575692390195 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692390692 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692390692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692390763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692390763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692390996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391017 "|DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1 soc_system:u0\|soc_system_jtag_mm1:jtag_mm1 " "Elaborating entity \"soc_system_jtag_mm1\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\"" {  } { { "soc_system/synthesis/soc_system.vhd" "jtag_mm1" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391148 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692391148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391577 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692391577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692391667 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692391667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_timing_adt soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_timing_adt:timing_adt " "Elaborating entity \"soc_system_jtag_mm1_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "timing_adt" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_jtag_mm1_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_jtag_mm1_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692391804 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "fifo" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "b2p" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "p2b" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "transacto" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_b2p_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_jtag_mm1_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "b2p_adapter" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_jtag_mm1_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_jtag_mm1_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575692391878 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_jtag_mm1_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_jtag_mm1_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575692391878 "|DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_mm1_p2b_adapter soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_jtag_mm1_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|soc_system_jtag_mm1_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "p2b_adapter" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_mm1.v" "rst_controller" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_jtag_mm1:jtag_mm1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.vhd" "jtag_uart" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692391939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692392202 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692392202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692392613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692392613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692392685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393146 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692393146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory soc_system:u0\|soc_system_onchip_memory:onchip_memory " "Elaborating entity \"soc_system_onchip_memory\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\"" {  } { { "soc_system/synthesis/soc_system.vhd" "onchip_memory" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "the_altsyncram" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575692393381 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575692393381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hn1 " "Found entity 1: altsyncram_4hn1" {  } { { "db/altsyncram_4hn1.tdf" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/db/altsyncram_4hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692393478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hn1 soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4hn1:auto_generated " "Elaborating entity \"altsyncram_4hn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top soc_system:u0\|top:top_alu_0 " "Elaborating entity \"top\" for hierarchy \"soc_system:u0\|top:top_alu_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "top_alu_0" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393933 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_read top.vhd(65) " "VHDL Process Statement warning at top.vhd(65): signal \"avs_s1_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/top.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393936 "|DE10Nano_System|soc_system:u0|top:top_alu_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_write top.vhd(85) " "VHDL Process Statement warning at top.vhd(85): signal \"avs_s1_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/top.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393936 "|DE10Nano_System|soc_system:u0|top:top_alu_0"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692393966 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692393966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575692393966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu soc_system:u0\|top:top_alu_0\|alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"soc_system:u0\|top:top_alu_0\|alu:ALU_1\"" {  } { { "soc_system/synthesis/submodules/top.vhd" "ALU_1" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/soc_system/synthesis/submodules/top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575692393972 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(51) " "VHDL Process Statement warning at alu.vhd(51): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(63) " "VHDL Process Statement warning at alu.vhd(63): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(78) " "VHDL Process Statement warning at alu.vhd(78): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(86) " "VHDL Process Statement warning at alu.vhd(86): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_unsigned alu.vhd(90) " "VHDL Process Statement warning at alu.vhd(90): signal \"sum_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(98) " "VHDL Process Statement warning at alu.vhd(98): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(98) " "VHDL Process Statement warning at alu.vhd(98): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(103) " "VHDL Process Statement warning at alu.vhd(103): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned alu.vhd(115) " "VHDL Process Statement warning at alu.vhd(115): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(126) " "VHDL Process Statement warning at alu.vhd(126): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(127) " "VHDL Process Statement warning at alu.vhd(127): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(131) " "VHDL Process Statement warning at alu.vhd(131): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_B alu.vhd(139) " "VHDL Process Statement warning at alu.vhd(139): signal \"dummy_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(151) " "VHDL Process Statement warning at alu.vhd(151): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(152) " "VHDL Process Statement warning at alu.vhd(152): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(156) " "VHDL Process Statement warning at alu.vhd(156): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_A alu.vhd(164) " "VHDL Process Statement warning at alu.vhd(164): signal \"dummy_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575692393978 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_unsigned alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"sum_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZNF alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"ZNF\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mult_unsigned alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"mult_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_B alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"dummy_B\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_A alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"dummy_A\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[0\] alu.vhd(29) " "Inferred latch for \"dummy_A\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[1\] alu.vhd(29) " "Inferred latch for \"dummy_A\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[2\] alu.vhd(29) " "Inferred latch for \"dummy_A\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[3\] alu.vhd(29) " "Inferred latch for \"dummy_A\[3\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[4\] alu.vhd(29) " "Inferred latch for \"dummy_A\[4\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[5\] alu.vhd(29) " "Inferred latch for \"dummy_A\[5\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[6\] alu.vhd(29) " "Inferred latch for \"dummy_A\[6\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[7\] alu.vhd(29) " "Inferred latch for \"dummy_A\[7\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[8\] alu.vhd(29) " "Inferred latch for \"dummy_A\[8\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[9\] alu.vhd(29) " "Inferred latch for \"dummy_A\[9\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[10\] alu.vhd(29) " "Inferred latch for \"dummy_A\[10\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[11\] alu.vhd(29) " "Inferred latch for \"dummy_A\[11\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[12\] alu.vhd(29) " "Inferred latch for \"dummy_A\[12\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[13\] alu.vhd(29) " "Inferred latch for \"dummy_A\[13\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[14\] alu.vhd(29) " "Inferred latch for \"dummy_A\[14\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[15\] alu.vhd(29) " "Inferred latch for \"dummy_A\[15\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[16\] alu.vhd(29) " "Inferred latch for \"dummy_A\[16\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[17\] alu.vhd(29) " "Inferred latch for \"dummy_A\[17\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[18\] alu.vhd(29) " "Inferred latch for \"dummy_A\[18\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[19\] alu.vhd(29) " "Inferred latch for \"dummy_A\[19\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[20\] alu.vhd(29) " "Inferred latch for \"dummy_A\[20\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[21\] alu.vhd(29) " "Inferred latch for \"dummy_A\[21\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[22\] alu.vhd(29) " "Inferred latch for \"dummy_A\[22\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[23\] alu.vhd(29) " "Inferred latch for \"dummy_A\[23\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[24\] alu.vhd(29) " "Inferred latch for \"dummy_A\[24\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[25\] alu.vhd(29) " "Inferred latch for \"dummy_A\[25\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[26\] alu.vhd(29) " "Inferred latch for \"dummy_A\[26\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393979 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[27\] alu.vhd(29) " "Inferred latch for \"dummy_A\[27\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[28\] alu.vhd(29) " "Inferred latch for \"dummy_A\[28\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[29\] alu.vhd(29) " "Inferred latch for \"dummy_A\[29\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[30\] alu.vhd(29) " "Inferred latch for \"dummy_A\[30\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_A\[31\] alu.vhd(29) " "Inferred latch for \"dummy_A\[31\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[0\] alu.vhd(29) " "Inferred latch for \"dummy_B\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[1\] alu.vhd(29) " "Inferred latch for \"dummy_B\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[2\] alu.vhd(29) " "Inferred latch for \"dummy_B\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[3\] alu.vhd(29) " "Inferred latch for \"dummy_B\[3\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[4\] alu.vhd(29) " "Inferred latch for \"dummy_B\[4\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[5\] alu.vhd(29) " "Inferred latch for \"dummy_B\[5\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[6\] alu.vhd(29) " "Inferred latch for \"dummy_B\[6\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[7\] alu.vhd(29) " "Inferred latch for \"dummy_B\[7\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[8\] alu.vhd(29) " "Inferred latch for \"dummy_B\[8\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[9\] alu.vhd(29) " "Inferred latch for \"dummy_B\[9\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[10\] alu.vhd(29) " "Inferred latch for \"dummy_B\[10\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[11\] alu.vhd(29) " "Inferred latch for \"dummy_B\[11\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[12\] alu.vhd(29) " "Inferred latch for \"dummy_B\[12\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[13\] alu.vhd(29) " "Inferred latch for \"dummy_B\[13\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[14\] alu.vhd(29) " "Inferred latch for \"dummy_B\[14\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[15\] alu.vhd(29) " "Inferred latch for \"dummy_B\[15\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[16\] alu.vhd(29) " "Inferred latch for \"dummy_B\[16\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[17\] alu.vhd(29) " "Inferred latch for \"dummy_B\[17\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[18\] alu.vhd(29) " "Inferred latch for \"dummy_B\[18\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[19\] alu.vhd(29) " "Inferred latch for \"dummy_B\[19\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[20\] alu.vhd(29) " "Inferred latch for \"dummy_B\[20\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[21\] alu.vhd(29) " "Inferred latch for \"dummy_B\[21\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[22\] alu.vhd(29) " "Inferred latch for \"dummy_B\[22\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[23\] alu.vhd(29) " "Inferred latch for \"dummy_B\[23\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[24\] alu.vhd(29) " "Inferred latch for \"dummy_B\[24\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[25\] alu.vhd(29) " "Inferred latch for \"dummy_B\[25\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[26\] alu.vhd(29) " "Inferred latch for \"dummy_B\[26\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393980 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[27\] alu.vhd(29) " "Inferred latch for \"dummy_B\[27\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[28\] alu.vhd(29) " "Inferred latch for \"dummy_B\[28\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[29\] alu.vhd(29) " "Inferred latch for \"dummy_B\[29\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[30\] alu.vhd(29) " "Inferred latch for \"dummy_B\[30\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_B\[31\] alu.vhd(29) " "Inferred latch for \"dummy_B\[31\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[0\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[1\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[2\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[3\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[3\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[4\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[4\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[5\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[5\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[6\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[6\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[7\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[7\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[8\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[8\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[9\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[9\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[10\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[10\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[11\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[11\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[12\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[12\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[13\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[13\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[14\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[14\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[15\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[15\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[16\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[16\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[17\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[17\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[18\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[18\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[19\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[19\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[20\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[20\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[21\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[21\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[22\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[22\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[23\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[23\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[24\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[24\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[25\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[25\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[26\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[26\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[27\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[27\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393981 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[28\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[28\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[29\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[29\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[30\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[30\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[31\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[31\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[32\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[32\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[33\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[33\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[34\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[34\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[35\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[35\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[36\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[36\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[37\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[37\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[38\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[38\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[39\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[39\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[40\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[40\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[41\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[41\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[42\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[42\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[43\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[43\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[44\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[44\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[45\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[45\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[46\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[46\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[47\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[47\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[48\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[48\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[49\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[49\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[50\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[50\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[51\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[51\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[52\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[52\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[53\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[53\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[54\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[54\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[55\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[55\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[56\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[56\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[57\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[57\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[58\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[58\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[59\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[59\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[60\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[60\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[61\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[61\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393982 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[62\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[62\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_unsigned\[63\] alu.vhd(29) " "Inferred latch for \"mult_unsigned\[63\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF\[0\] alu.vhd(29) " "Inferred latch for \"ZNF\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF\[1\] alu.vhd(29) " "Inferred latch for \"ZNF\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZNF\[2\] alu.vhd(29) " "Inferred latch for \"ZNF\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[0\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[1\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[2\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[3\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[3\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[4\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[4\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[5\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[5\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[6\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[6\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[7\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[7\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[8\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[8\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[9\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[9\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[10\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[10\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[11\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[11\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[12\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[12\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[13\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[13\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[14\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[14\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[15\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[15\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[16\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[16\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[17\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[17\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[18\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[18\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[19\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[19\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[20\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[20\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[21\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[21\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[22\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[22\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[23\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[23\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[24\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[24\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[25\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[25\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[26\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[26\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[27\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[27\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[28\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[28\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393983 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[29\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[29\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[30\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[30\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[31\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[31\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_unsigned\[32\] alu.vhd(29) " "Inferred latch for \"sum_unsigned\[32\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[8\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[9\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[10\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[11\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[12\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[13\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[14\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[15\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[16\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[17\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[18\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[19\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[20\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[21\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[22\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[23\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[24\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[25\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[26\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[27\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[28\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[29\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[30\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393984 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[31\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[32\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[32\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[33\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[33\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[34\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[34\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[35\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[35\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[36\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[36\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[37\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[37\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[38\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[38\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[39\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[39\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[40\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[40\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[41\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[41\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[42\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[42\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[43\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[43\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[44\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[44\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[45\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[45\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[46\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[46\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[47\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[47\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[48\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[48\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[49\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[49\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[50\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[50\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[51\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[51\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[52\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[52\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[53\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[53\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[54\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[54\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[55\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[55\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[56\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[56\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[57\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[57\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[58\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[58\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[59\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[59\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[60\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[60\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[61\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[61\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393985 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[62\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[62\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393986 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[63\] alu.vhd(29) " "Inferred latch for \"ALU_Result\[63\]\" at alu.vhd(29)" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692393986 "|DE10Nano_System|soc_system:u0|top:top_alu_0|alu:ALU_1"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1575692394025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692394025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575692394025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575692394025 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic mux.vhd(45) " "VHDL type mismatch error at mux.vhd(45): std_ulogic type does not match string literal" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/mux.vhd" 45 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1575692394035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/output_files/DE10Nano_System.map.smsg " "Generated suppressed messages file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Final/AudioMini_Passthrough/output_files/DE10Nano_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575692394668 ""}
