// Seed: 2972413391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_12(
      -1 ? id_3 ? -1 : 1 : -1 ? 1'b0 : id_8, id_9 && id_11 && 1, id_9, id_11
  );
  assign id_4 = -1;
  initial begin : LABEL_0
    $signed(37);
    ;
  end
  wire id_13;
  parameter id_14 = 1;
  wire id_15;
endmodule
module module_1 #(
    parameter id_14 = 32'd33,
    parameter id_16 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire _id_16;
  module_0 modCall_1 (
      id_4,
      id_20,
      id_2,
      id_4,
      id_20,
      id_3,
      id_4,
      id_11,
      id_12,
      id_2,
      id_12
  );
  inout logic [7:0] id_15;
  inout wire _id_14;
  inout wor id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_15[id_14 : id_16] = -1;
  assign id_13 = 1'b0;
endmodule
