set ::env(PROJECT_NAME) gpio
set ::env(DESIGN_TOP) gpio_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/gpio/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/gpio/trunk/rtl/verilog/gpio_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

