// Seed: 2420636636
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    output wand id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    input tri1 id_14
    , id_19,
    output tri1 id_15,
    input wand id_16,
    output tri id_17
    , id_20
);
  id_21(
      .id_0(id_11 == id_7)
  );
  wire id_22;
endmodule
module module_1 (
    output wor   id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output logic id_4,
    output wor   id_5
);
  wire id_7;
  always id_4 <= 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_5,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_5,
      id_1,
      id_5
  );
endmodule
