<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>21756</id>
			<source_loc>19946</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21757</id>
			<source_loc>19965</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21758</id>
			<source_loc>20058</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>2.2759</delay>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>2701.1160</unit_area>
			<comb_area>2701.1160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2701.1160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>306.4320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9984</delay>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>228.7980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8925</delay>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>73.1880</unit_area>
			<comb_area>73.1880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>219.5640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9177</delay>
			<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>142.6140</unit_area>
			<comb_area>142.6140</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>142.6140</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.1980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6067</delay>
			<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>124.8300</unit_area>
			<comb_area>124.8300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>124.8300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4215</delay>
			<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>122.7780</unit_area>
			<comb_area>122.7780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.7780</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6213</delay>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>113.8860</unit_area>
			<comb_area>113.8860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>113.8860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3684</delay>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>+</label>
			<unit_area>18.8100</unit_area>
			<comb_area>18.8100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>94.0500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>87.5520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7010</delay>
			<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>59.5080</unit_area>
			<comb_area>59.5080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>59.5080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>56.4300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6207</delay>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.9100</unit_area>
			<comb_area>35.9100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.9100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3171</delay>
			<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.4420</unit_area>
			<comb_area>17.4420</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.4420</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2438</delay>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>273</reg_bits>
		<reg_count>20</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>273</count>
			<total_area>1493.8560</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>3567.6920</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9819.7940</total_area>
		<comb_area>8323.9380</comb_area>
		<seq_area>1491.8560</seq_area>
		<total_bits>273</total_bits>
		<state_count>42</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>21760</id>
			<source_loc>21039</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21761</id>
			<source_loc>21058</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21762</id>
			<source_loc>21151</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>2.2759</delay>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>2701.1160</unit_area>
			<comb_area>2701.1160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2701.1160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>306.4320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9984</delay>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>228.7980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8925</delay>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>73.1880</unit_area>
			<comb_area>73.1880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>219.5640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9177</delay>
			<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>142.6140</unit_area>
			<comb_area>142.6140</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>142.6140</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.1980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6067</delay>
			<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>124.8300</unit_area>
			<comb_area>124.8300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>124.8300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4215</delay>
			<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>122.7780</unit_area>
			<comb_area>122.7780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.7780</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6213</delay>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>113.8860</unit_area>
			<comb_area>113.8860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>113.8860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3684</delay>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>+</label>
			<unit_area>18.8100</unit_area>
			<comb_area>18.8100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>94.0500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>87.5520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7010</delay>
			<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>59.5080</unit_area>
			<comb_area>59.5080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>59.5080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>56.4300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6207</delay>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.9100</unit_area>
			<comb_area>35.9100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.9100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3171</delay>
			<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.4420</unit_area>
			<comb_area>17.4420</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.4420</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2438</delay>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>273</reg_bits>
		<reg_count>20</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>273</count>
			<total_area>1493.8560</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>3567.6920</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9819.7940</total_area>
		<comb_area>8323.9380</comb_area>
		<seq_area>1491.8560</seq_area>
		<total_bits>273</total_bits>
		<state_count>42</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>30</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>31</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>59</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>60</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>65</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>92</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>119</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>120</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>122</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>123</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>124</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>125</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>126</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>127</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>132</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>30</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>31</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>59</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>60</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>65</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>92</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>119</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>120</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>122</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>123</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>124</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>125</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>126</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>127</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>132</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl12</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl20</survivor>
		<absorbed>gs_ctrl21</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl23</survivor>
		<absorbed>gs_ctrl24</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl27</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Equal_2Ux1U_1U_4_131_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_132_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Equal_2Ux1U_1U_4_53_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_54_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<source_loc>937</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="32">sc_int</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<source_loc>939</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="32">sc_int</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>956</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>969</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>2.2759</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2701.1160</unit_area>
		<comb_area>2701.1160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5402.2320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>612.8640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>539.6760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9984</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>457.5960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8925</delay>
		<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>73.1880</unit_area>
		<comb_area>73.1880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>439.1280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9177</delay>
		<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>142.6140</unit_area>
		<comb_area>142.6140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>285.2280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>252.3960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6067</delay>
		<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>124.8300</unit_area>
		<comb_area>124.8300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>249.6600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4215</delay>
		<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>122.7780</unit_area>
		<comb_area>122.7780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>245.5560</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>227.7720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3684</delay>
		<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>10</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>188.1000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>175.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7010</delay>
		<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>59.5080</unit_area>
		<comb_area>59.5080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>119.0160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>10</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>112.8600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6207</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>35.9100</unit_area>
		<comb_area>35.9100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>71.8200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3171</delay>
		<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.4420</unit_area>
		<comb_area>17.4420</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>34.8840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>25.3080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>19.8360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2438</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.0480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>586</reg_bits>
	<reg_count>70</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>586</count>
		<total_area>4777.0560</total_area>
		<unit_area>8.1520</unit_area>
		<comb_area>0.6490</comb_area>
		<seq_area>7.5030</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>3181.3601</mux_area>
	<control_area>761.4780</control_area>
	<total_area>18271.9542</total_area>
	<comb_area>13875.2022</comb_area>
	<seq_area>4396.7520</seq_area>
	<total_bits>586</total_bits>
	<state_count>124</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>930</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>931</source_loc>
		</port>
		<source_loc>
			<id>21730</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>940,21727</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>21730</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>22014</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6271,941,19452,20630,21719</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>22014</source_loc>
		</port>
		<source_loc>
			<id>20201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19967,19948</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>20201</source_loc>
		</port>
		<source_loc>
			<id>20661</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>943,20655</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>20661</source_loc>
		</port>
		<source_loc>
			<id>22027</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12004,944,19381</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>22027</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>21301</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21147,21302,21303,21304</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>21301</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>21750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,21747</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>21750</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>22031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19908,11494,11526,947,20675,21702,21739,6287,13288,13320</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>22031</source_loc>
		</port>
		<source_loc>
			<id>21294</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21060,21041</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>21294</source_loc>
		</port>
		<source_loc>
			<id>20608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,20602</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>20608</source_loc>
		</port>
		<source_loc>
			<id>22054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8932,950,19420</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>22054</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>20209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20054,20210,20211,20212</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>20209</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>19356</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18599,19353,19355</sub_loc>
		</source_loc>
		<source_loc>
			<id>19358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19356,19359,19360,19404</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19358</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19409</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18582,19408,19418,19405</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19409</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19421</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18583,19417,20611,20613</sub_loc>
		</source_loc>
		<source_loc>
			<id>20614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19421,20615,20616</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20614</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19419</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_85_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20676</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13292,11498,18564,20671,20672,20677,20685,20686,21741,19640</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22032</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_162_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3572</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6026</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>932,857,3572</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_162_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6026</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3570</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6024</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>932,857,3570</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_162_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6024</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19343</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18556,19340,19342</sub_loc>
		</source_loc>
		<source_loc>
			<id>19346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19343,19348,19349,19367</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19346</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19370</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18539,19369,19379,19368</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19370</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19382</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18540,19378,20643,20645</sub_loc>
		</source_loc>
		<source_loc>
			<id>20647</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19382,20648,20649</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20647</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19380</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19453</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19345,18521,19448,19449,19454,19466,19467,21721</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22012</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_161_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_161_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6026</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_161_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6024</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>2554</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_70_in2</name>
			<datatype W="28">sc_int</datatype>
			<source_loc>2508</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_69_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20037</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_69_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2508</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_4U_1U_4_68_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20036</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_64_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>2622</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20029</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_60_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20021</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20020</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20001</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_53_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19999</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_53_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2470</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470,20041</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_52_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21979</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_52_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2492</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_46_in1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>19219</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_46_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>19221</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_3_2_4_75_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20039</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19931</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_33_in1_slice</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>2254</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_26_in2_slice</name>
			<datatype W="12">sc_int</datatype>
			<source_loc>2619</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux3U_12U_4_19_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux3U_12U_4_19_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>19151</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2705,19109,19892</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_17_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21949</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_41_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19949</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_49_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19951</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_50_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19953</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_26_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19973</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_13_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>2619</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508,20034</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22009</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_12_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_12_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_10_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19847</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_70_out1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>20293</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_99</name>
			<datatype W="29">sc_uint</datatype>
			<source_loc>20293</source_loc>
			<area>218.1960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>218.1960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_29</module_name>
		</signal>
		<signal>
			<name>s_reg_98</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>20291</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_73_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20289</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_61_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20285</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18354,20282,20283</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_95_slice</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>21952</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_72_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20277</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20340</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20276,20277</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_93</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20340</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_71_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20274</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_13_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>20032</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_64_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>20266</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21893</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2417,2324,2501,18288,2409,2401,20262,20263,20265,20264,20261,20266</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_90_slice1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>21893</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<source_loc>
			<id>7383</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2509,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>21991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7383,20040</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>21991</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20279,20280</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_94</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20342</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_63_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20256</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20255</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_43_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20254</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_5Sx1U_5S_4_23_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>20253</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_18_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20252</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_11_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20251</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20251,20252,20254,20255,20256,20253</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_88</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>20328</source_loc>
			<area>37.6200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_5</module_name>
		</signal>
		<source_loc>
			<id>22007</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492,2495,2370,18315,20288,20289,20287</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_97</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>22007</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>s_reg_96</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20285</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux2U_3U_4_28_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>20248</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20247</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>19913</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>19854</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21973</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18307,2361,2497,2277,18316,18163,18231,20245,20249,20247,20246,20248</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_87</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21973</source_loc>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>21970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2440,2359,2275,18311,18305,2330,18317,18296,18287,18212,18232,18164,2322,20238,20239,20240,20242,20243,20241</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_86_slice1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>21970</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_79_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20236</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_57_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20233</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_78_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20229</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_0_4_56_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20226</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_77_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20222</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20003</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19938</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_0_4_55_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20219</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20276</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18498,19964,19945,21729,21722</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_161_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>20199</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18506,20057,20604,20612,20603</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_82_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20202</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18518,19433,20055,19431</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19434</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18489,19354,19402,19430,19830,20056</sub_loc>
		</source_loc>
		<source_loc>
			<id>20213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19357,20214,20215</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20213</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>20059</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18277,20259,20258</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_89</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21961</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>19981</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20338</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20271,20270,20268,20269</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_91</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>20338</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>19919</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20339</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20273,20274</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_92</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20339</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>19856</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18484,19451,19828,19963,19966,19944,19947</sub_loc>
		</source_loc>
		<source_loc>
			<id>20203</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19461,20204,20205,20206,20207,20208,21720</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20203</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<source_loc>
			<id>7386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19906,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7379</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19906,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>21993</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7386,7379,20217,20218,20219,20220,20222,20221</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_83</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21993</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7385</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19905,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7380</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19905,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>21997</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7385,7380,20224,20225,20226,20227,20229,20228</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_84</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21997</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7384</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19904,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7381</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19904,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>22000</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7384,7381,20231,20232,20233,20234,20236,20235</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_85</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22000</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20051</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>2554</source_loc>
			<state_reg/>
			<area>53.3520</area>
			<comb_area>8.2080</comb_area>
			<seq_area>45.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_6</module_name>
		</signal>
		<source_loc>
			<id>19485</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18488,19477,19829,19965,19946,20058,21756,21757,21758</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19485</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>2889</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_148_in2</name>
			<datatype W="28">sc_int</datatype>
			<source_loc>2844</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_147_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21130</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_147_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2844</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_4U_1U_4_146_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21129</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_142_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>2622</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_140_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21122</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_138_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21114</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21113</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_132_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21094</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_131_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21092</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_131_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2806</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21856</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806,21134</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_130_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21856</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_130_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2828</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_124_in1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>18967</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_124_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18969</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_3_2_4_153_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21132</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_120_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21024</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_111_in1_slice</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>2591</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_104_in2_slice</name>
			<datatype W="12">sc_int</datatype>
			<source_loc>2619</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux3U_12U_4_97_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>21065</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux3U_12U_4_97_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18938</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21832</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2705,18871,21002</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_95_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21832</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_119_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21042</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_127_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21044</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_128_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21046</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21066</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_91_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>2619</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21875</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2844,21127</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21875</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_90_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_90_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_88_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>20969</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_148_out1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>21385</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_198</name>
			<datatype W="29">sc_uint</datatype>
			<source_loc>21385</source_loc>
			<area>218.1960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>218.1960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_29</module_name>
		</signal>
		<signal>
			<name>s_reg_197</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>21383</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_151_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21381</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_139_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21377</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18137,21374,21375</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_194_slice</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>21834</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_150_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21369</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21368,21369</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_192</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21432</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_149_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21366</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_91_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21125</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_142_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>21358</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2837,2753,2660,18071,2745,2737,21354,21355,21357,21356,21353,21358</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_189_slice1</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>21782</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<source_loc>
			<id>7327</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2845,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>21866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7327,21133</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>21866</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21371,21372</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_193</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21434</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_141_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21348</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_112_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21347</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_121_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21346</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_5Sx1U_5S_4_101_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>21345</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_96_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21344</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux4U_4U_4_89_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21343</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21343,21344,21346,21347,21348,21345</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_187</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>21420</source_loc>
			<area>37.6200</area>
			<comb_area>0.0000</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_5</module_name>
		</signal>
		<source_loc>
			<id>21873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828,2831,2706,18098,21380,21381,21379</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_196</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21873</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>s_reg_195</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21377</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux2U_3U_4_106_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21339</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>21010</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20976</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21846</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18090,2697,2614,2833,17946,18099,18014,21337,21341,21339,21338,21340</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_186</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>21846</source_loc>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>21854</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2695,2612,2776,18094,18088,2666,17947,18100,18079,18070,17995,18015,2658,21330,21331,21332,21334,21335,21333</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_185_slice1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>21854</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_157_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21328</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_135_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21325</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_156_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21321</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_0_4_134_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21318</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_3_4_155_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21314</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21096</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>21031</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_0_4_133_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21368</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21292</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18462,21057,21038,21749,21742</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_162_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>21292</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20646</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18470,20644,20657,21150,20656</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_84_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20646</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19395</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18482,19394,21148,19393</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19395</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19344</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18453,19341,19366,19392,20958,21149</sub_loc>
		</source_loc>
		<source_loc>
			<id>21305</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19344,21306,21307</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21305</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>21152</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18060,21351,21350</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_188</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21840</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21074</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21430</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21363,21362,21360,21361</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_190</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>21430</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21012</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21365,21366</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_191</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21431</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>20978</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13291,11497,18448,20674,20956,21056,21059,21037,21040,21296,21297,21298,21299,21300,21740</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>22033</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<source_loc>
			<id>7330</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19899,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>7323</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19899,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>21867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7330,7323,21309,21310,21311,21312,21314,21313</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_182</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21867</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7329</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19897,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>7324</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19897,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>21869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7329,7324,21316,21317,21318,21319,21321,21320</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_183</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21869</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7328</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19895,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>7325</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19895,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>21870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7328,7325,21323,21324,21325,21326,21328,21327</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_184</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21870</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>21144</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>2889</source_loc>
			<state_reg/>
			<area>53.3520</area>
			<comb_area>8.2080</comb_area>
			<seq_area>45.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_6</module_name>
		</signal>
		<source_loc>
			<id>20701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18452,20694,20957,21058,21039,21151,21760,21761,21762</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20701</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2547</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2501</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20033</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18305</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20280</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2882</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2837</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21126</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18088</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>21372</source_loc>
		</signal>
		<source_loc>
			<id>21621</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21372</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21621</source_loc>
		</module_inst>
		<source_loc>
			<id>21620</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20973,21006,21007,21028,21043,21045,21047,21063,21067,21071,21126</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>21620</source_loc>
		</module_inst>
		<source_loc>
			<id>20529</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20280</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20529</source_loc>
		</module_inst>
		<source_loc>
			<id>20528</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19851,19902,19903,19935,19950,19952,19954,19970,19974,19978,20033</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20528</source_loc>
		</module_inst>
		<source_loc>
			<id>1923</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7276</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>931,1923</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3997</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_182</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_183</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_184</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
				<name>s_reg_191</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>s_reg_188</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3997</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2569</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_162_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_84_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_182</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_182</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_0_4_133_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_155_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
				<name>s_reg_191</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_183</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_183</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_0_4_134_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_156_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
				<name>s_reg_191</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_184</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_184</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_135_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_157_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
				<name>s_reg_191</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_185_slice_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx8i2c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>18.4934</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_185_slice1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>s_reg_186</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
				<name>s_reg_188</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_186</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx7i1c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>33.2363</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_186</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_106_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_195</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>s_reg_195</name>
				<name>s_reg_196</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
				<name>s_reg_188</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_187</name>
			<clock>i_clk</clock>
			<module_name>mux_5bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>35.7995</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_89_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_187</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_96_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_5Sx1U_5S_4_101_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_121_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_112_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_141_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_188</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx4i2c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>119.5058</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4711</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_188</name>
			</lhs>
			<rhs>
				<name>s_reg_193</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_189_slice_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_189_slice1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_190</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_9Sx2U_10S_4_142_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_190</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_190</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_91_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_191</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_191</name>
			</lhs>
			<rhs>
				<name>DC_Filter_OrReduction_2U_1U_4_149_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_192</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_150_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_192</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_193</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_193</name>
			</lhs>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_194_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_194_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_195</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_139_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_195</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_196</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>13.3152</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_196</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_151_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_197</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_196</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_197</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_198</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_148_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_198</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_87</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_87</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_88</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_89</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_89</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_88_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_32Ux32U_32U_4_90_in2</name>
			<async/>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_in2</name>
			</lhs>
			<rhs>
				<value>258</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_32Ux32U_32U_4_90_in1</name>
			<async/>
			<module_name>mux_32bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>101.6800</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_187</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_187</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_193</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_32Ux32U_32U_4_90</name>
			<dissolved_from>DC_Filter_Mul_32Ux32U_32U_4_90</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2843</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_13Sx10U_13S_4_91_in2</name>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_91_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_91</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_91</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_91_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_91_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>80.0222</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_91_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_190</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_119_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_127_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_128_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_32bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>162.9012</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl5</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_92</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_92</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_93</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_93</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Sx1U_3S_4_94</name>
			<dissolved_from>DC_Filter_Add_2Sx1U_3S_4_94</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_95</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_95</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_95_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_96</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_96</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_196</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_95_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_96_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux3U_12U_4_97_in1</name>
			<async/>
			<module_name>mux_3bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>9.3135</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_97_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux3U_12U_4_97</name>
			<dissolved_from>DC_Filter_Mul_9Ux3U_12U_4_97</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_97_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_97_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_5Sx1U_5S_4_101</name>
			<dissolved_from>DC_Filter_Add_5Sx1U_5S_4_101</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_95_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_5Sx1U_5S_4_101_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_13Sx10U_13S_4_104_in2_slice</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_97_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_104_in2_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux3U_12U_4_97_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_104</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_104</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>DC_Filter_Add_13Sx10U_13S_4_104_in2_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux2U_3U_4_106</name>
			<dissolved_from>DC_Filter_Add_2Ux2U_3U_4_106</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_106_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_LessThan_32Sx10S_1U_4_111_in1_slice</name>
			<async/>
			<module_name>mux_2bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>4.6568</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>-2</value>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_in1_slice</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_111</name>
			<dissolved_from>DC_Filter_LessThan_32Sx10S_1U_4_111</dissolved_from>
			<async/>
			<rhs>
				<value>64</value>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_in1_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_188</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2720</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_112</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_112</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_112_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2668</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_113</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_113</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_117</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_117</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_118</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_118</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_119</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_119</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_119_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_120</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_120</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_120_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_121</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_121</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_120_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_121_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_32Sx29S_32S_4_124_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_N_Mux_32_3_2_4_153_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_188</name>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_32Sx29S_32S_4_124_in1</name>
			<async/>
			<module_name>mux_29bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>78.7768</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_198</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_32Sx29S_32S_4_124</name>
			<dissolved_from>DC_Filter_Add_32Sx29S_32S_4_124</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2845</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_127</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_127</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_127_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_128</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_128</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_189_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_128_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_130_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_130_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_197</name>
			</rhs>
			<cond>
				<name>gs_ctrl11</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_130</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_130</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_130_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_130_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux1U_1U_4_131_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_131_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_131</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_131</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_131_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_131_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_132</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_132</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_131_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_132_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_0_4_133</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_0_4_133</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_0_4_133_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_182</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_130_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_0_4_134</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_0_4_134</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_0_4_134_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_183</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_131_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_135</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_135</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_184</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_135_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_132_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_136</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_136</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_137</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_138</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_138</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_138_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_138_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_139</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_139</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_139_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_140</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_140</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_196</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_140_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_141</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_141</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_186</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_140_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_141_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_9Sx2U_10S_4_142_in2</name>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_142_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_194_slice</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_9Sx2U_10S_4_142</name>
			<dissolved_from>DC_Filter_Add_9Sx2U_10S_4_142</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_142_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_142_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_4U_1U_4_146</name>
			<dissolved_from>DC_Filter_OrReduction_4U_1U_4_146</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_4U_1U_4_146_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_And_1Ux1U_1U_4_147_in1</name>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_147_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_147</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_147</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_147_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_OrReduction_4U_1U_4_146_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_147_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_28Sx1U_29S_4_148_in2</name>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_148_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_90_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_28Sx1U_29S_4_148</name>
			<dissolved_from>DC_Filter_Add_28Sx1U_29S_4_148</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_147_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_148_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_148_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_149</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_149</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_196</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_149_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_150</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_150</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_197</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_150_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_151</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_151</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_196</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_151_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_3_2_4_153</name>
			<dissolved_from>DC_Filter_N_Mux_32_3_2_4_153</dissolved_from>
			<async/>
			<mux_area>122.7780</mux_area>
			<mux_delay>0.1207</mux_delay>
			<control_delay>0.4215</control_delay>
			<rhs>
				<name>s_reg_182</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_3_2_4_153_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_184</name>
			</rhs>
			<rhs>
				<name>s_reg_183</name>
			</rhs>
			<cond>
				<name>s_reg_197</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_155</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_155</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_155_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_182</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_130_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_156</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_156</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_156_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_183</name>
			</rhs>
			<cond>
				<name>s_reg_192</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_157</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_157</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_184</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_157_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_124_out1</name>
			</rhs>
			<cond>
				<name>s_reg_191</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_158</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_158</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_185_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2S_10S_4_159</name>
			<dissolved_from>DC_Filter_Add_8Ux2S_10S_4_159</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_194_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2872</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_6bx9i8c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>49.3757</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.9800</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<rhs>
				<value>30</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>33</value>
			</rhs>
			<rhs>
				<value>31</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_190</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_92_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_93_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_87_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_94_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_113_out1</name>
				<name>s_reg_191</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_111_out1</name>
				<name>s_reg_186</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_117_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_136_out1</name>
				<name>s_reg_196</name>
				<name>s_reg_195</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_158_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_159_out1</name>
				<name>s_reg_188</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1919</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7338</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>931,1919</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3997</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_83</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_84</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_85</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
				<name>s_reg_92</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>s_reg_89</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3997</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2569</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_161_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_82_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_83</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_83</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_0_4_55_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_77_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
				<name>s_reg_92</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_84</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_84</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_0_4_56_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_78_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
				<name>s_reg_92</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_85</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<lhs>
				<name>s_reg_85</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_57_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_3_4_79_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
				<name>s_reg_92</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_86_slice_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx8i2c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>18.4934</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_86_slice1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>s_reg_87</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_87</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx7i1c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>33.2363</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_87</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_28_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_96</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>s_reg_96</name>
				<name>s_reg_97</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_88</name>
			<clock>i_clk</clock>
			<module_name>mux_5bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>35.7995</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_88</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_18_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_5Sx1U_5S_4_23_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_43_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_63_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_89</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx4i2c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>119.5058</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4711</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_89</name>
			</lhs>
			<rhs>
				<name>s_reg_94</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_90_slice_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_90_slice1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_91</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_9Sx2U_10S_4_64_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_91</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_91</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_92</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_92</name>
			</lhs>
			<rhs>
				<name>DC_Filter_OrReduction_2U_1U_4_71_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_93</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_72_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_93</name>
			</lhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_94</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_94</name>
			</lhs>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_95_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4781</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_95_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_96</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_61_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_96</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_97</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>13.3152</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_97</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_73_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_98</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_97</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_98</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_99</name>
			<clock>i_clk</clock>
			<controller_delay>0.3283</controller_delay>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_70_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_99</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_9</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_10</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_11</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_11</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_32Ux32U_32U_4_12_in2</name>
			<async/>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_in2</name>
			</lhs>
			<rhs>
				<value>258</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_32Ux32U_32U_4_12_in1</name>
			<async/>
			<module_name>mux_32bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>101.6800</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_88</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_88</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_94</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_32Ux32U_32U_4_12</name>
			<dissolved_from>DC_Filter_Mul_32Ux32U_32U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2843</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_13Sx10U_13S_4_13_in2</name>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_13_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_13</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_13_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>80.0222</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_91</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_41_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Sx9U_13S_4_49_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_50_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_26_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_32bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>162.9012</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl19</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_14</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_15</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Sx1U_3S_4_16</name>
			<dissolved_from>DC_Filter_Add_2Sx1U_3S_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_17</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_18</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_18</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_97</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_17_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux3U_12U_4_19_in1</name>
			<async/>
			<module_name>mux_3bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>9.3135</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_19_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux3U_12U_4_19</name>
			<dissolved_from>DC_Filter_Mul_9Ux3U_12U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_19_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_5Sx1U_5S_4_23</name>
			<dissolved_from>DC_Filter_Add_5Sx1U_5S_4_23</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_17_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_5Sx1U_5S_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_13Sx10U_13S_4_26_in2_slice</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux3U_12U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_26_in2_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux3U_12U_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_26</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>DC_Filter_Add_13Sx10U_13S_4_26_in2_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux2U_3U_4_28</name>
			<dissolved_from>DC_Filter_Add_2Ux2U_3U_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_LessThan_32Sx10S_1U_4_33_in1_slice</name>
			<async/>
			<module_name>mux_2bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>4.6568</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>-2</value>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_in1_slice</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_33</name>
			<dissolved_from>DC_Filter_LessThan_32Sx10S_1U_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>64</value>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_in1_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_89</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2720</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_34</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2668</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_35</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_35</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_39</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_40</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_40</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_41</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_43</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_32Sx29S_32S_4_46_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>DC_Filter_N_Mux_32_3_2_4_75_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_89</name>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_32Sx29S_32S_4_46_in1</name>
			<async/>
			<module_name>mux_29bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>78.7768</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_99</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_32Sx29S_32S_4_46</name>
			<dissolved_from>DC_Filter_Add_32Sx29S_32S_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2845</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Sx9U_13S_4_49</name>
			<dissolved_from>DC_Filter_Add_12Sx9U_13S_4_49</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Sx9U_13S_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_50</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_50</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_90_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_52_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_52_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_98</name>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_52</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_52</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux1U_1U_4_53_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_53_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_53</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_53</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_53_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_54</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_53_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_0_4_55</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_0_4_55</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_0_4_55_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_52_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_0_4_56</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_0_4_56</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_0_4_56_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_53_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_57</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_57</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_85</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_57_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_54_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_58</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_58</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_59</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_60</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_60</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_60_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_61</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_61</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_62</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_97</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux4U_4U_4_63</name>
			<dissolved_from>DC_Filter_Add_4Ux4U_4U_4_63</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_87</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux4U_4U_4_63_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_9Sx2U_10S_4_64_in2</name>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_64_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_95_slice</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_9Sx2U_10S_4_64</name>
			<dissolved_from>DC_Filter_Add_9Sx2U_10S_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_64_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_4U_1U_4_68</name>
			<dissolved_from>DC_Filter_OrReduction_4U_1U_4_68</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_4U_1U_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_And_1Ux1U_1U_4_69_in1</name>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_69_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_69</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_69</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_69_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_OrReduction_4U_1U_4_68_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_69_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_28Sx1U_29S_4_70_in2</name>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_70_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_12_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_28Sx1U_29S_4_70</name>
			<dissolved_from>DC_Filter_Add_28Sx1U_29S_4_70</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_69_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_70_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_71</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_71</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_97</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_72</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_72</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_98</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_73</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_73</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_97</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_73_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_3_2_4_75</name>
			<dissolved_from>DC_Filter_N_Mux_32_3_2_4_75</dissolved_from>
			<async/>
			<mux_area>122.7780</mux_area>
			<mux_delay>0.1207</mux_delay>
			<control_delay>0.4215</control_delay>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_3_2_4_75_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_85</name>
			</rhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<cond>
				<name>s_reg_98</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_77</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_77</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_77_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_52_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_78</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_78</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_78_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<cond>
				<name>s_reg_93</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_3_4_79</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_3_4_79</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_85</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_3_4_79_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_46_out1</name>
			</rhs>
			<cond>
				<name>s_reg_92</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_80</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_80</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_86_slice1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2S_10S_4_81</name>
			<dissolved_from>DC_Filter_Add_8Ux2S_10S_4_81</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_95_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2872</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_6bx9i8c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>49.3757</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.9800</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<rhs>
				<value>30</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>33</value>
			</rhs>
			<rhs>
				<value>31</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_91</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_14_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_15_out1</name>
				<name>DC_Filter_Add_12Sx9U_13S_4_9_out1</name>
				<name>DC_Filter_Add_2Sx1U_3S_4_16_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_35_out1</name>
				<name>s_reg_92</name>
				<name>DC_Filter_LessThan_32Sx10S_1U_4_33_out1</name>
				<name>s_reg_87</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_39_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_58_out1</name>
				<name>s_reg_97</name>
				<name>s_reg_96</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_80_out1</name>
				<name>DC_Filter_Add_8Ux2S_10S_4_81_out1</name>
				<name>s_reg_89</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3283</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_161_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_161_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_161</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_161_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_161_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_161_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_161_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13334</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_161_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_161</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_161_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_161_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13333</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_161_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_161</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_161_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_161_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13321</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_161_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_161</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_161_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13290</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13088</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>19910</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_84_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12051</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_84</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_84</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11915</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11782</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11575</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_162_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_162_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_162</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_162_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_162_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_162_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_162_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13334</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_162_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_162</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_162_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_162_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13333</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_162_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_162</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_162_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_162_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13321</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_162_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_162</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_162_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13290</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_85_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11266</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_85</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_85</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_85_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>19910</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_82_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9281</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_82</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_82</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_82_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11915</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8649</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11575</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>20395</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20279,19957,20040</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<name>DC_Filter_Add_32Sx29S_32S_4_46</name>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_46</instance_name>
			<source_loc>20395</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_32Sx29S_32S_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20392</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20248</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<name>DC_Filter_Add_2Ux2U_3U_4_28</name>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_28</instance_name>
			<source_loc>20392</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux2U_3U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20387</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20287,19913</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
			<name>DC_Filter_Add_2Sx1U_3S_4_16</name>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_16</instance_name>
			<source_loc>20387</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Sx1U_3S_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20384</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20293</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<name>DC_Filter_Add_28Sx1U_29S_4_70</name>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			<source_loc>20384</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_28Sx1U_29S_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20381</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19953</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_50</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_50</instance_name>
			<source_loc>20381</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20376</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19969,19973</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_26</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_26</instance_name>
			<source_loc>20376</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19850,20269,19901,19934,19977,20032</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_13</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<source_loc>20363</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20352</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20268,19907,19938,20270,20271</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_9</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<source_loc>20352</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19854</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_14</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_14</instance_name>
			<source_loc>20402</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19856</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_15</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_15</instance_name>
			<source_loc>20405</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20408</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19919</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_35</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_35</instance_name>
			<source_loc>20408</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20411</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19981</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_39</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_39</instance_name>
			<source_loc>20411</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20414</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20247</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_40</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_40</instance_name>
			<source_loc>20414</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20003</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_58</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_58</instance_name>
			<source_loc>20417</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20285</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_61</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_61</instance_name>
			<source_loc>20420</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20289</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_73</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_73</instance_name>
			<source_loc>20423</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20051</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_80</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_80</instance_name>
			<source_loc>20426</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_80</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20255</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_34</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_34</instance_name>
			<source_loc>20429</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20251</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_11</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_11</instance_name>
			<source_loc>20432</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20435</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20252</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_18</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_18</instance_name>
			<source_loc>20435</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20254</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_43</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_43</instance_name>
			<source_loc>20438</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20021</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_60</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_60</instance_name>
			<source_loc>20441</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20256</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_63</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_63</instance_name>
			<source_loc>20444</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_63</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20447</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20253</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
			<name>DC_Filter_Add_5Sx1U_5S_4_23</name>
			<instance_name>DC_Filter_Add_5Sx1U_5S_4_23</instance_name>
			<source_loc>20447</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_5Sx1U_5S_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20059</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
			<name>DC_Filter_Add_8Ux2S_10S_4_81</name>
			<instance_name>DC_Filter_Add_8Ux2S_10S_4_81</instance_name>
			<source_loc>20450</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_8Ux2S_10S_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20453</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20266</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<name>DC_Filter_Add_9Sx2U_10S_4_64</name>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_64</instance_name>
			<source_loc>20453</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_9Sx2U_10S_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20456</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20037</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_69</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			<source_loc>20456</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_69</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20459</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19999</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_53</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_53</instance_name>
			<source_loc>20459</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20462</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20277</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_72</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_72</instance_name>
			<source_loc>20462</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20465</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19997,20041</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_52</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_52</instance_name>
			<source_loc>20465</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20470</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20273,20276</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_33</name>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_33</instance_name>
			<source_loc>20470</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LessThan_32Sx10S_1U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20475</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19847</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_10</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_10</instance_name>
			<source_loc>20475</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20478</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19883,19892</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_17</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_17</instance_name>
			<source_loc>20478</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20483</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19931</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_42</instance_name>
			<source_loc>20483</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20486</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20020</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_59</instance_name>
			<source_loc>20486</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20029</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_62</instance_name>
			<source_loc>20489</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19849,19890,19900,19933,19976,20031,20034</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<name>DC_Filter_Mul_32Ux32U_32U_4_12</name>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<source_loc>20492</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_32Ux32U_32U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20505</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19968,19972</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux3U_12U_4_19</name>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_19</instance_name>
			<source_loc>20505</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_9Ux3U_12U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20510</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20219</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<name>DC_Filter_N_Mux_32_2_0_4_55</name>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_55</instance_name>
			<source_loc>20510</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_0_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20226</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<name>DC_Filter_N_Mux_32_2_0_4_56</name>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_56</instance_name>
			<source_loc>20511</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_0_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20512</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20233</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_57</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_57</instance_name>
			<source_loc>20512</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20513</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20222</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_77</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_77</instance_name>
			<source_loc>20513</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20514</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20229</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_78</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_78</instance_name>
			<source_loc>20514</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_78</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20515</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20236</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_79</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_79</instance_name>
			<source_loc>20515</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20516</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20039</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
			<name>DC_Filter_N_Mux_32_3_2_4_75</name>
			<instance_name>DC_Filter_N_Mux_32_3_2_4_75</instance_name>
			<source_loc>20516</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_3_2_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20519</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20001</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_54</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_54</instance_name>
			<source_loc>20519</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20522</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20274</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_71</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_71</instance_name>
			<source_loc>20522</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20525</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20036</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<name>DC_Filter_OrReduction_4U_1U_4_68</name>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			<source_loc>20525</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_4U_1U_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20603</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_82</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_82</instance_name>
			<source_loc>20609</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20662</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20656</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_84</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_84</instance_name>
			<source_loc>20662</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20676</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_85</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_85</instance_name>
			<source_loc>20687</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21042</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_119</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_119</instance_name>
			<source_loc>21438</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_119</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21044</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_127</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_127</instance_name>
			<source_loc>21441</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_127</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19437</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19431</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>19437</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20349</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19951</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_49</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_49</instance_name>
			<source_loc>20349</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19949</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_41</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_41</instance_name>
			<source_loc>20346</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19468</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19453</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<source_loc>19468</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>19423</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19405</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>19410</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19396</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19393</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>19396</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21360,21008,21031,21362,21363</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
			<name>DC_Filter_Add_12Sx9U_13S_4_87</name>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<source_loc>21444</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Sx9U_13S_4_87</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21455</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21062,21066</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_104</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_104</instance_name>
			<source_loc>21455</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_104</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21046</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_128</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_128</instance_name>
			<source_loc>21460</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_128</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21463</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20972,21361,21005,21027,21070,21125</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_91</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<source_loc>21463</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_91</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21476</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21385</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<name>DC_Filter_Add_28Sx1U_29S_4_148</name>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			<source_loc>21476</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_28Sx1U_29S_4_148</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21479</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21379,21010</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
			<name>DC_Filter_Add_2Sx1U_3S_4_94</name>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_94</instance_name>
			<source_loc>21479</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Sx1U_3S_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21484</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21340</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<name>DC_Filter_Add_2Ux2U_3U_4_106</name>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_106</instance_name>
			<source_loc>21484</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux2U_3U_4_106</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21487</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21371,21050,21133</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<name>DC_Filter_Add_32Sx29S_32S_4_124</name>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_124</instance_name>
			<source_loc>21487</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_32Sx29S_32S_4_124</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21012</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_113</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_113</instance_name>
			<source_loc>21494</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21074</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_117</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_117</instance_name>
			<source_loc>21497</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_117</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21339</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_118</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_118</instance_name>
			<source_loc>21500</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_118</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21503</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21096</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_136</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_136</instance_name>
			<source_loc>21503</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_136</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21506</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21377</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_139</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_139</instance_name>
			<source_loc>21506</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_139</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21381</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_151</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_151</instance_name>
			<source_loc>21509</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_151</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21512</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21144</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_158</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_158</instance_name>
			<source_loc>21512</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_158</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21515</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20976</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_92</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_92</instance_name>
			<source_loc>21515</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21518</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20978</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_93</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_93</instance_name>
			<source_loc>21518</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21521</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21347</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_112</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_112</instance_name>
			<source_loc>21521</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_112</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21524</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21346</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_121</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_121</instance_name>
			<source_loc>21524</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_121</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21527</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21114</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_138</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_138</instance_name>
			<source_loc>21527</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_138</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21530</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21348</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_141</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_141</instance_name>
			<source_loc>21530</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_141</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21533</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21343</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_89</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_89</instance_name>
			<source_loc>21533</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21536</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21344</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux4U_4U_4_96</name>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_96</instance_name>
			<source_loc>21536</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux4U_4U_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21539</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21345</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
			<name>DC_Filter_Add_5Sx1U_5S_4_101</name>
			<instance_name>DC_Filter_Add_5Sx1U_5S_4_101</instance_name>
			<source_loc>21539</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_5Sx1U_5S_4_101</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21542</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21152</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
			<name>DC_Filter_Add_8Ux2S_10S_4_159</name>
			<instance_name>DC_Filter_Add_8Ux2S_10S_4_159</instance_name>
			<source_loc>21542</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_8Ux2S_10S_4_159</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21545</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21358</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<name>DC_Filter_Add_9Sx2U_10S_4_142</name>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_142</instance_name>
			<source_loc>21545</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_9Sx2U_10S_4_142</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21548</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21130</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_147</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			<source_loc>21548</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_147</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21551</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21092</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_131</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_131</instance_name>
			<source_loc>21551</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_131</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21369</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_150</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_150</instance_name>
			<source_loc>21554</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_150</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21090,21134</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_130</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_130</instance_name>
			<source_loc>21557</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_130</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21365,21368</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
			<name>DC_Filter_LessThan_32Sx10S_1U_4_111</name>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_111</instance_name>
			<source_loc>21562</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LessThan_32Sx10S_1U_4_111</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21567</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21024</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_120</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_120</instance_name>
			<source_loc>21567</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_120</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21570</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21113</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_137</instance_name>
			<source_loc>21570</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_137</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21122</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_140</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_140</instance_name>
			<source_loc>21573</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_140</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21576</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20969</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_88</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_88</instance_name>
			<source_loc>21576</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20998,21002</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_95</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_95</instance_name>
			<source_loc>21579</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20971,21000,21004,21026,21069,21124,21127</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<name>DC_Filter_Mul_32Ux32U_32U_4_90</name>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<source_loc>21584</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_32Ux32U_32U_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21061,21065</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux3U_12U_4_97</name>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_97</instance_name>
			<source_loc>21597</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_9Ux3U_12U_4_97</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21311</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<name>DC_Filter_N_Mux_32_2_0_4_133</name>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_133</instance_name>
			<source_loc>21602</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_0_4_133</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21318</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
			<name>DC_Filter_N_Mux_32_2_0_4_134</name>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_134</instance_name>
			<source_loc>21603</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_0_4_134</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21604</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21325</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_135</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_135</instance_name>
			<source_loc>21604</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_135</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21314</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_155</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_155</instance_name>
			<source_loc>21605</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_155</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21321</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_156</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_156</instance_name>
			<source_loc>21606</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_156</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21328</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
			<name>DC_Filter_N_Mux_32_2_3_4_157</name>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_157</instance_name>
			<source_loc>21607</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_3_4_157</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21132</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
			<name>DC_Filter_N_Mux_32_3_2_4_153</name>
			<instance_name>DC_Filter_N_Mux_32_3_2_4_153</instance_name>
			<source_loc>21608</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_3_2_4_153</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21094</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_132</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_132</instance_name>
			<source_loc>21611</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_132</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21366</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_149</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_149</instance_name>
			<source_loc>21614</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_149</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21617</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21129</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<name>DC_Filter_OrReduction_4U_1U_4_146</name>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			<source_loc>21617</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_4U_1U_4_146</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19380</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>19386</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19371</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19368</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>19371</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21751</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21742</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_162</name>
			<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			<source_loc>21751</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_162_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_162_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_162_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_162_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21731</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21722</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_161</name>
			<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			<source_loc>21731</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_161_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_161_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_161_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_161_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=18271, bits=586</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>366</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>126</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>342</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>174</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>174</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Tue May  4 16:49:05 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>24</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>7</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>328</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>258</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>92</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>398</real_time>
			<cpu_time>19</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>398</real_time>
			<cpu_time>347</cpu_time>
		</phase>
	</timers>
	<footprint>538120</footprint>
	<subprocess_footprint>820376</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
