Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:06:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t/post_route_timing.rpt
| Design       : dpram_t
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
address_a[5]                   ram_reg_0/ADDRARDADDR[10]      inf           
address_a[0]                   ram_reg_0/ADDRARDADDR[5]       inf           
address_a[1]                   ram_reg_0/ADDRARDADDR[6]       inf           
address_a[2]                   ram_reg_0/ADDRARDADDR[7]       inf           
address_a[3]                   ram_reg_0/ADDRARDADDR[8]       inf           
address_a[4]                   ram_reg_0/ADDRARDADDR[9]       inf           
address_b[5]                   ram_reg_0/ADDRBWRADDR[10]      inf           
address_b[0]                   ram_reg_0/ADDRBWRADDR[5]       inf           
address_b[1]                   ram_reg_0/ADDRBWRADDR[6]       inf           
address_b[2]                   ram_reg_0/ADDRBWRADDR[7]       inf           
address_b[3]                   ram_reg_0/ADDRBWRADDR[8]       inf           
address_b[4]                   ram_reg_0/ADDRBWRADDR[9]       inf           
data_a[0]                      ram_reg_0/DIADI[0]             inf           
data_a[10]                     ram_reg_0/DIADI[10]            inf           
data_a[11]                     ram_reg_0/DIADI[11]            inf           
data_a[12]                     ram_reg_0/DIADI[12]            inf           
data_a[13]                     ram_reg_0/DIADI[13]            inf           
data_a[14]                     ram_reg_0/DIADI[14]            inf           
data_a[15]                     ram_reg_0/DIADI[15]            inf           
data_a[16]                     ram_reg_0/DIADI[16]            inf           
data_a[17]                     ram_reg_0/DIADI[17]            inf           
data_a[18]                     ram_reg_0/DIADI[18]            inf           
data_a[19]                     ram_reg_0/DIADI[19]            inf           
data_a[1]                      ram_reg_0/DIADI[1]             inf           
data_a[20]                     ram_reg_0/DIADI[20]            inf           
data_a[21]                     ram_reg_0/DIADI[21]            inf           
data_a[22]                     ram_reg_0/DIADI[22]            inf           
data_a[23]                     ram_reg_0/DIADI[23]            inf           
data_a[24]                     ram_reg_0/DIADI[24]            inf           
data_a[25]                     ram_reg_0/DIADI[25]            inf           
data_a[26]                     ram_reg_0/DIADI[26]            inf           
data_a[27]                     ram_reg_0/DIADI[27]            inf           
data_a[28]                     ram_reg_0/DIADI[28]            inf           
data_a[29]                     ram_reg_0/DIADI[29]            inf           
data_a[2]                      ram_reg_0/DIADI[2]             inf           
data_a[30]                     ram_reg_0/DIADI[30]            inf           
data_a[31]                     ram_reg_0/DIADI[31]            inf           
data_a[3]                      ram_reg_0/DIADI[3]             inf           
data_a[4]                      ram_reg_0/DIADI[4]             inf           
data_a[5]                      ram_reg_0/DIADI[5]             inf           
data_a[6]                      ram_reg_0/DIADI[6]             inf           
data_a[7]                      ram_reg_0/DIADI[7]             inf           
data_a[8]                      ram_reg_0/DIADI[8]             inf           
data_a[9]                      ram_reg_0/DIADI[9]             inf           
data_b[0]                      ram_reg_0/DIBDI[0]             inf           
data_b[10]                     ram_reg_0/DIBDI[10]            inf           
data_b[11]                     ram_reg_0/DIBDI[11]            inf           
data_b[12]                     ram_reg_0/DIBDI[12]            inf           
data_b[13]                     ram_reg_0/DIBDI[13]            inf           
data_b[14]                     ram_reg_0/DIBDI[14]            inf           
data_b[15]                     ram_reg_0/DIBDI[15]            inf           
data_b[16]                     ram_reg_0/DIBDI[16]            inf           
data_b[17]                     ram_reg_0/DIBDI[17]            inf           
data_b[18]                     ram_reg_0/DIBDI[18]            inf           
data_b[19]                     ram_reg_0/DIBDI[19]            inf           
data_b[1]                      ram_reg_0/DIBDI[1]             inf           
data_b[20]                     ram_reg_0/DIBDI[20]            inf           
data_b[21]                     ram_reg_0/DIBDI[21]            inf           
data_b[22]                     ram_reg_0/DIBDI[22]            inf           
data_b[23]                     ram_reg_0/DIBDI[23]            inf           
data_b[24]                     ram_reg_0/DIBDI[24]            inf           
data_b[25]                     ram_reg_0/DIBDI[25]            inf           
data_b[26]                     ram_reg_0/DIBDI[26]            inf           
data_b[27]                     ram_reg_0/DIBDI[27]            inf           
data_b[28]                     ram_reg_0/DIBDI[28]            inf           
data_b[29]                     ram_reg_0/DIBDI[29]            inf           
data_b[2]                      ram_reg_0/DIBDI[2]             inf           
data_b[30]                     ram_reg_0/DIBDI[30]            inf           
data_b[31]                     ram_reg_0/DIBDI[31]            inf           
data_b[3]                      ram_reg_0/DIBDI[3]             inf           
data_b[4]                      ram_reg_0/DIBDI[4]             inf           
data_b[5]                      ram_reg_0/DIBDI[5]             inf           
data_b[6]                      ram_reg_0/DIBDI[6]             inf           
data_b[7]                      ram_reg_0/DIBDI[7]             inf           
data_b[8]                      ram_reg_0/DIBDI[8]             inf           
data_b[9]                      ram_reg_0/DIBDI[9]             inf           
data_a[32]                     ram_reg_0/DIPADIP[0]           inf           
data_a[33]                     ram_reg_0/DIPADIP[1]           inf           
data_a[34]                     ram_reg_0/DIPADIP[2]           inf           
data_a[35]                     ram_reg_0/DIPADIP[3]           inf           
data_b[32]                     ram_reg_0/DIPBDIP[0]           inf           
data_b[33]                     ram_reg_0/DIPBDIP[1]           inf           
data_b[34]                     ram_reg_0/DIPBDIP[2]           inf           
data_b[35]                     ram_reg_0/DIPBDIP[3]           inf           
wren_a                         ram_reg_0/WEA[0]               inf           
wren_a                         ram_reg_0/WEA[1]               inf           
wren_a                         ram_reg_0/WEA[2]               inf           
wren_a                         ram_reg_0/WEA[3]               inf           
wren_b                         ram_reg_0/WEBWE[0]             inf           
wren_b                         ram_reg_0/WEBWE[1]             inf           
wren_b                         ram_reg_0/WEBWE[2]             inf           
wren_b                         ram_reg_0/WEBWE[3]             inf           
address_a[5]                   ram_reg_1/ADDRARDADDR[10]      inf           
address_a[0]                   ram_reg_1/ADDRARDADDR[5]       inf           
address_a[1]                   ram_reg_1/ADDRARDADDR[6]       inf           
address_a[2]                   ram_reg_1/ADDRARDADDR[7]       inf           
address_a[3]                   ram_reg_1/ADDRARDADDR[8]       inf           
address_a[4]                   ram_reg_1/ADDRARDADDR[9]       inf           
address_b[5]                   ram_reg_1/ADDRBWRADDR[10]      inf           
address_b[0]                   ram_reg_1/ADDRBWRADDR[5]       inf           



