Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1a2c58ba4045434891d021b139afbf20 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Streamer_Test_Bench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Streamer_Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Streamer_Test_Bench_time_synth.sdf", for root module "Streamer_Test_Bench/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Streamer_Test_Bench_time_synth.sdf", for root module "Streamer_Test_Bench/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.graycounter_2
Compiling module xil_defaultlib.graycounter_3
Compiling module xil_defaultlib.async_fifo
Compiling module xil_defaultlib.graycounter
Compiling module xil_defaultlib.graycounter_1
Compiling module xil_defaultlib.async_fifo_0
Compiling module xil_defaultlib.Sync_245_Controller
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD22
Compiling module xil_defaultlib.IOBUF_HD23
Compiling module xil_defaultlib.IOBUF_HD24
Compiling module xil_defaultlib.IOBUF_HD25
Compiling module xil_defaultlib.IOBUF_HD26
Compiling module xil_defaultlib.IOBUF_HD27
Compiling module xil_defaultlib.IOBUF_HD28
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.TempImgCreator
Compiling module xil_defaultlib.Scaler_Streamer_Top_Block
Compiling module xil_defaultlib.Streamer_Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Streamer_Test_Bench_time_synth
