git clone --depth 1 --no-tags https://github.com/JoaoPi314/ULA_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/217061221
git clone --depth 1 --no-tags https://github.com/MengDeDee/WEF.git f:/verilog_sva_gh_scraper/data/full_repos/216776626
git clone --depth 1 --no-tags https://github.com/tsg3/TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/217230757
git clone --depth 1 --no-tags https://github.com/YuunqiLiu/lyq_axi_driver.git f:/verilog_sva_gh_scraper/data/full_repos/215183773
git clone --depth 1 --no-tags https://github.com/ignperez-udec/CeNN-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/213960511
git clone --depth 1 --no-tags https://github.com/vinaypatil123/AXI4-Protocol-handshake-realization.git f:/verilog_sva_gh_scraper/data/full_repos/213453812
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-attribute-grammars.git f:/verilog_sva_gh_scraper/data/full_repos/225254406
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/my_periph.git f:/verilog_sva_gh_scraper/data/full_repos/225860471
git clone --depth 1 --no-tags https://github.com/Jhon2Black1/opentitan-private.git f:/verilog_sva_gh_scraper/data/full_repos/232414738
git clone --depth 1 --no-tags https://github.com/parkjonguk/Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/231526312
git clone --depth 1 --no-tags https://github.com/gilad29/cpe333.git f:/verilog_sva_gh_scraper/data/full_repos/235728766
git clone --depth 1 --no-tags https://github.com/rarysson/SAP-1.git f:/verilog_sva_gh_scraper/data/full_repos/238267669
git clone --depth 1 --no-tags https://github.com/scott7950/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/223427721
git clone --depth 1 --no-tags https://github.com/jigneshrs/uvm_randomSequences.git f:/verilog_sva_gh_scraper/data/full_repos/224333561
git clone --depth 1 --no-tags https://github.com/Stefan1027/picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/220963504
git clone --depth 1 --no-tags https://github.com/hoffmanfpga/rFPGASim.git f:/verilog_sva_gh_scraper/data/full_repos/221287091
git clone --depth 1 --no-tags https://github.com/UandersonSilva/VGA_Controller_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/236499567
git clone --depth 1 --no-tags https://github.com/chahanCPU/computer2nd.git f:/verilog_sva_gh_scraper/data/full_repos/237562294
git clone --depth 1 --no-tags https://github.com/sethrohrbach/ece571_hw3.git f:/verilog_sva_gh_scraper/data/full_repos/237690550
git clone --depth 1 --no-tags https://github.com/YuvalMandel/sim1.git f:/verilog_sva_gh_scraper/data/full_repos/228882370
git clone --depth 1 --no-tags https://github.com/staimy/Develop-Verilog-modules-to-have-three-8-bit-adders.git f:/verilog_sva_gh_scraper/data/full_repos/228511596
git clone --depth 1 --no-tags https://github.com/lukericotta/FPGA-Segway.git f:/verilog_sva_gh_scraper/data/full_repos/234170361
git clone --depth 1 --no-tags https://github.com/hanhha/iCE40-HX8K-B-EVN_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/233064092
git clone --depth 1 --no-tags https://github.com/Khaled-Ismail/VLSI-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/237823209
git clone --depth 1 --no-tags https://github.com/michaelperl/PULPenix_ceu.git f:/verilog_sva_gh_scraper/data/full_repos/213968308
git clone --depth 1 --no-tags https://github.com/rodrigo06/Digitales-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/215862117
git clone --depth 1 --no-tags https://github.com/MukeshIyer/MEMORYUVM.git f:/verilog_sva_gh_scraper/data/full_repos/216245261
git clone --depth 1 --no-tags https://github.com/jigneshrs/uvm_message.git f:/verilog_sva_gh_scraper/data/full_repos/224332564
git clone --depth 1 --no-tags https://github.com/Naalunth/aoc_2019_02_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/225539551
git clone --depth 1 --no-tags https://github.com/suehtamacv/mempool_cluster.git f:/verilog_sva_gh_scraper/data/full_repos/222320806
git clone --depth 1 --no-tags https://github.com/firstfish1993/APB-UVM-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/222293825
git clone --depth 1 --no-tags https://github.com/Bob-Li-2020/asi.git f:/verilog_sva_gh_scraper/data/full_repos/231868558
git clone --depth 1 --no-tags https://github.com/mindful-ai/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/232461392
git clone --depth 1 --no-tags https://github.com/rrwang97/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/224040156
git clone --depth 1 --no-tags https://github.com/Buraddo23/serial-interface-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/219770319
git clone --depth 1 --no-tags https://github.com/ebertingomez/SoCFPGA_video_synchro.git f:/verilog_sva_gh_scraper/data/full_repos/220381944
git clone --depth 1 --no-tags https://github.com/chadthom7/lab_regfile.git f:/verilog_sva_gh_scraper/data/full_repos/219561666
git clone --depth 1 --no-tags https://github.com/zhangliming-gif/a.git f:/verilog_sva_gh_scraper/data/full_repos/229745273
git clone --depth 1 --no-tags https://github.com/bustacab/Arqui2019.git f:/verilog_sva_gh_scraper/data/full_repos/218996101
git clone --depth 1 --no-tags https://github.com/nike-t/CSE_132L.git f:/verilog_sva_gh_scraper/data/full_repos/216288290
git clone --depth 1 --no-tags https://github.com/freddyD77/VerilogConvolutionGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/232663488
git clone --depth 1 --no-tags https://github.com/edmobe/TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/212482258
git clone --depth 1 --no-tags https://github.com/jackwadden/EECS-498-598-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/212649471
git clone --depth 1 --no-tags https://github.com/Scrawach/Find-Max-Value.git f:/verilog_sva_gh_scraper/data/full_repos/236818169
git clone --depth 1 --no-tags https://github.com/Mars773/justCTF2019.git f:/verilog_sva_gh_scraper/data/full_repos/229618407
git clone --depth 1 --no-tags https://github.com/NiravJadav/async_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/235029429
git clone --depth 1 --no-tags https://github.com/utkukalkanli/Smart-Evacuation-Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/237803914
git clone --depth 1 --no-tags https://github.com/Ben-Sheffer/6.S186.git f:/verilog_sva_gh_scraper/data/full_repos/236773543
git clone --depth 1 --no-tags https://github.com/horten-229xxx/XXX.git f:/verilog_sva_gh_scraper/data/full_repos/237509229
git clone --depth 1 --no-tags https://github.com/Framonti/ES_SquareRoot.git f:/verilog_sva_gh_scraper/data/full_repos/239462131
git clone --depth 1 --no-tags https://github.com/Popungs/DigitalDesign-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/238400617
git clone --depth 1 --no-tags https://github.com/itsfrank/fpga-cci-interface-debug.git f:/verilog_sva_gh_scraper/data/full_repos/218984985
git clone --depth 1 --no-tags https://github.com/Waidhoferj/CPE-233-Project.git f:/verilog_sva_gh_scraper/data/full_repos/222140150
git clone --depth 1 --no-tags https://github.com/michmart98/tictactoe.git f:/verilog_sva_gh_scraper/data/full_repos/222937446
git clone --depth 1 --no-tags https://github.com/ArbalestV/Purdue-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/217942111
git clone --depth 1 --no-tags https://github.com/ehavugi/chasebot.git f:/verilog_sva_gh_scraper/data/full_repos/218836578
git clone --depth 1 --no-tags https://github.com/msmnafly/lycode.git f:/verilog_sva_gh_scraper/data/full_repos/216945387
git clone --depth 1 --no-tags https://github.com/blacha98/FPGATron.git f:/verilog_sva_gh_scraper/data/full_repos/230913143
git clone --depth 1 --no-tags https://github.com/rarysson/ULA.git f:/verilog_sva_gh_scraper/data/full_repos/230163469
git clone --depth 1 --no-tags https://github.com/shouyuOC/Adder-32bit-.git f:/verilog_sva_gh_scraper/data/full_repos/231648619
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/dvl_sv.git f:/verilog_sva_gh_scraper/data/full_repos/230094681
git clone --depth 1 --no-tags https://github.com/stephen-hannam/TCP_FSM_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/233176935
git clone --depth 1 --no-tags https://github.com/melikearslan/Game-of-Nim.git f:/verilog_sva_gh_scraper/data/full_repos/234701172
git clone --depth 1 --no-tags https://github.com/kkiningh/libkw.git f:/verilog_sva_gh_scraper/data/full_repos/227204291
git clone --depth 1 --no-tags https://github.com/chrisdlg/simon_says_FPGA_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/236329575
git clone --depth 1 --no-tags https://github.com/openverilog/basics.git f:/verilog_sva_gh_scraper/data/full_repos/234022997
git clone --depth 1 --no-tags https://github.com/andreluisv/ProjetoHw.git f:/verilog_sva_gh_scraper/data/full_repos/212338020
git clone --depth 1 --no-tags https://github.com/lmm3/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/221736961
git clone --depth 1 --no-tags https://github.com/tlietz/FPGA_Video_Game_2D_Shooter.git f:/verilog_sva_gh_scraper/data/full_repos/227650122
git clone --depth 1 --no-tags https://github.com/nonrational/fpga-dsd.git f:/verilog_sva_gh_scraper/data/full_repos/238514961
git clone --depth 1 --no-tags https://github.com/TheAsianCow/ece3829_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/236815702
git clone --depth 1 --no-tags https://github.com/itsfrank/cl-builder.git f:/verilog_sva_gh_scraper/data/full_repos/223016894
git clone --depth 1 --no-tags https://github.com/Arsalan-M/CPE233.git f:/verilog_sva_gh_scraper/data/full_repos/214745639
git clone --depth 1 --no-tags https://github.com/pevkirill/burst_slave.git f:/verilog_sva_gh_scraper/data/full_repos/213673090
git clone --depth 1 --no-tags https://github.com/dmdang/ECE-337-ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/220830649
git clone --depth 1 --no-tags https://github.com/Diego-Andrade/CPE133MazeGame.git f:/verilog_sva_gh_scraper/data/full_repos/224306277
git clone --depth 1 --no-tags https://github.com/van-namdinh/rtl_sv.git f:/verilog_sva_gh_scraper/data/full_repos/223179805
git clone --depth 1 --no-tags https://github.com/iagotito/CodigosLOAC.git f:/verilog_sva_gh_scraper/data/full_repos/216938318
git clone --depth 1 --no-tags https://github.com/nvsces/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/221263139
git clone --depth 1 --no-tags https://github.com/sqrlfirst/nnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/228167977
git clone --depth 1 --no-tags https://github.com/fuchangyun/SystemVerlog_learnning.git f:/verilog_sva_gh_scraper/data/full_repos/227572705
git clone --depth 1 --no-tags https://github.com/danielpoochai/DCLab-Final.git f:/verilog_sva_gh_scraper/data/full_repos/234956980
git clone --depth 1 --no-tags https://github.com/Fadi750/Fadi-Ibrahim.git f:/verilog_sva_gh_scraper/data/full_repos/218104660
git clone --depth 1 --no-tags https://github.com/pawarsumeet81/Simulation-of-LLC-Cache-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/234281522
git clone --depth 1 --no-tags https://github.com/cetola/TemperatureMonitor.git f:/verilog_sva_gh_scraper/data/full_repos/234977024
git clone --depth 1 --no-tags https://github.com/andreab98/6.111_ddr.git f:/verilog_sva_gh_scraper/data/full_repos/223491478
git clone --depth 1 --no-tags https://github.com/StevenMcLeod/z80_system.git f:/verilog_sva_gh_scraper/data/full_repos/237561319
git clone --depth 1 --no-tags https://github.com/Peppar/ahdl-unittest.git f:/verilog_sva_gh_scraper/data/full_repos/232413065
git clone --depth 1 --no-tags https://github.com/parkjonguk/Failed.git f:/verilog_sva_gh_scraper/data/full_repos/231365243
git clone --depth 1 --no-tags https://github.com/brain-wave/apb_cache_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/239371983
git clone --depth 1 --no-tags https://github.com/evasilly/jtagSys.git f:/verilog_sva_gh_scraper/data/full_repos/240324231
git clone --depth 1 --no-tags https://github.com/toms74209200/quartus_modelsim_makefile.git f:/verilog_sva_gh_scraper/data/full_repos/236999772
git clone --depth 1 --no-tags https://github.com/AlexsandroJ/Project_Hardware_Mult.git f:/verilog_sva_gh_scraper/data/full_repos/214235112
git clone --depth 1 --no-tags https://github.com/UandersonSilva/BIP2_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/216450728
git clone --depth 1 --no-tags https://github.com/Dima365/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/216103160
git clone --depth 1 --no-tags https://github.com/xver/dist_sim.git f:/verilog_sva_gh_scraper/data/full_repos/217780331
git clone --depth 1 --no-tags https://github.com/AnnaDarda/Integrated-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/221333643
git clone --depth 1 --no-tags https://github.com/yufat48/NoCRouter.git f:/verilog_sva_gh_scraper/data/full_repos/225537183
git clone --depth 1 --no-tags https://github.com/ridwangs/Obstacle-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/228903255
git clone --depth 1 --no-tags https://github.com/MICHEALCHAZFLOYD/Mr_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/227934925
