# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../Downloads/2025.1/data/rsb/busdef" \
"../../../../../Documents/CPU_FILES/register_status_table.sv" \
"../../../../RISCV.srcs/sim_1/new/rst_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
