// Seed: 2596379085
module module_0 (
    output id_1,
    input id_2,
    input reg id_3,
    input id_4,
    output logic id_5,
    output logic id_6
);
  reg   id_7;
  logic id_8 = 1;
  logic id_9;
  type_17(
      id_3, id_7, id_1
  );
  logic id_10;
  always @(posedge 1 or 0 * 1) begin
    repeat (1) id_1 <= 1'b0;
  end
endmodule
