INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Basys3_7SegmentMultiplexing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_7SegmentMultiplexing
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Data_hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Etapa_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Registros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registros
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX
WARNING: [VRFC 10-8497] literal value 'b1111111111111111111111111111111111111111 truncated to fit in 32 bits [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/TX.v:69]
WARNING: [VRFC 10-3380] identifier 'enviar_prev' is used before its declaration [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/TX.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-2938] 'i_recibido' is already implicitly declared on line 185 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:212]
WARNING: [VRFC 10-2938] 'resultado' is already implicitly declared on line 204 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:213]
WARNING: [VRFC 10-2938] 'instruccion_addr' is already implicitly declared on line 44 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:216]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 45 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:217]
WARNING: [VRFC 10-2938] 'reception_end' is already implicitly declared on line 46 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:218]
WARNING: [VRFC 10-2938] 'instruccion_para_guardar' is already implicitly declared on line 43 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:219]
WARNING: [VRFC 10-2938] 'step' is already implicitly declared on line 38 [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:222]
WARNING: [VRFC 10-3380] identifier 'step' is used before its declaration [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:34]
WARNING: [VRFC 10-3380] identifier 'IDDLE_STATE' is used before its declaration [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:220]
WARNING: [VRFC 10-3380] identifier 'IDDLE_STATE' is used before its declaration [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:221]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module etapa_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module etapa_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_exmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_exmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_idex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_idex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_memwb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_memwb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
