Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Mon Oct  3 09:39:27 2022
| Host              : DESKTOP-6CAVDAS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-8   Critical Warning  No common period between related clocks                    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               6           
TIMING-16  Warning           Large setup violation                                      1000        
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.456   -19023.346                   4639                36551        0.002        0.000                      0                36551        2.000        0.000                       0                  8356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_pl_0                           {0.000 5.000}      10.000          100.000         
clk_pl_1                           {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.172}     20.344          49.153          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                 3.268        0.000                      0                34005        0.002        0.000                      0                34005        3.500        0.000                       0                  8236  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         16.217        0.000                      0                  243        0.067        0.000                      0                  243        9.897        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_pl_0                            -4.456   -19023.346                   4639                 4639        1.555        0.000                      0                 4639  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.891        0.000                      0                  224        0.229        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.073ns (16.728%)  route 5.341ns (83.272%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.955ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         0.845     3.661    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X18Y24         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     3.890 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_0_6_i_5/O
                         net (fo=112, routed)         2.644     6.534    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/ADDRE1
    SLICE_X2Y19          RAMD64E (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.187     6.721 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/RAME/O
                         net (fo=1, routed)           0.591     7.312    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6_n_4
    SLICE_X11Y16         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     7.448 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_17/O
                         net (fo=1, routed)           0.013     7.461    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_17_n_0
    SLICE_X11Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     7.548 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.548    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_7_n_0
    SLICE_X11Y16         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     7.579 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.462     8.041    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     8.178 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0/O
                         net (fo=2, routed)           0.705     8.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[4]
    SLICE_X10Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     9.035 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[4]_i_1/O
                         net (fo=1, routed)           0.081     9.116    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[4]
    SLICE_X10Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.141    12.357    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.144    12.501    
                         clock uncertainty           -0.160    12.341    
    SLICE_X10Y64         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.384    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.083ns (17.018%)  route 5.281ns (82.982%))
  Logic Levels:           7  (LUT1=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 12.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.955ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 f  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         1.030     3.846    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X15Y14         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.031 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_1664_1727_7_13_i_1/O
                         net (fo=119, routed)         1.939     5.970    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13/ADDRD0
    SLICE_X17Y8          RAMD64E (Prop_D6LUT_SLICEM_RADR0_O)
                                                      0.220     6.190 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13/RAMD/O
                         net (fo=1, routed)           0.660     6.850    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13_n_3
    SLICE_X9Y10          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     7.077 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_17/O
                         net (fo=1, routed)           0.015     7.092    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_17_n_0
    SLICE_X9Y10          MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.088     7.180 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.180    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_7_n_0
    SLICE_X9Y10          MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     7.211 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.720     7.931    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     8.068 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.850     8.918    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[10]
    SLICE_X9Y65          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     8.999 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[10]_i_1/O
                         net (fo=1, routed)           0.067     9.066    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[10]
    SLICE_X9Y65          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.127    12.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y65          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.144    12.487    
                         clock uncertainty           -0.160    12.327    
    SLICE_X9Y65          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.371    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.002ns (15.767%)  route 5.353ns (84.233%))
  Logic Levels:           6  (LUT1=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.955ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 f  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         1.030     3.846    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X15Y14         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.031 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_1664_1727_7_13_i_1/O
                         net (fo=119, routed)         1.939     5.970    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13/ADDRD0
    SLICE_X17Y8          RAMD64E (Prop_D6LUT_SLICEM_RADR0_O)
                                                      0.220     6.190 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13/RAMD/O
                         net (fo=1, routed)           0.660     6.850    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_7_13_n_3
    SLICE_X9Y10          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     7.077 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_17/O
                         net (fo=1, routed)           0.015     7.092    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_17_n_0
    SLICE_X9Y10          MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.088     7.180 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.180    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_7_n_0
    SLICE_X9Y10          MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     7.211 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.720     7.931    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0_i_2_n_0
    SLICE_X11Y29         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.137     8.068 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.989     9.057    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[10]
    SLICE_X9Y65          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.130    12.346    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y65          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[10]/C
                         clock pessimism              0.144    12.490    
                         clock uncertainty           -0.160    12.330    
    SLICE_X9Y65          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.374    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.921ns (14.524%)  route 5.420ns (85.476%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.141ns (routing 0.955ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         0.845     3.661    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X18Y24         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     3.890 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_0_6_i_5/O
                         net (fo=112, routed)         2.644     6.534    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/ADDRE1
    SLICE_X2Y19          RAMD64E (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.187     6.721 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/RAME/O
                         net (fo=1, routed)           0.591     7.312    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6_n_4
    SLICE_X11Y16         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     7.448 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_17/O
                         net (fo=1, routed)           0.013     7.461    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_17_n_0
    SLICE_X11Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     7.548 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.548    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_7_n_0
    SLICE_X11Y16         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     7.579 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.462     8.041    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     8.178 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[4]_INST_0/O
                         net (fo=2, routed)           0.865     9.043    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[4]
    SLICE_X10Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.141    12.357    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/C
                         clock pessimism              0.144    12.501    
                         clock uncertainty           -0.160    12.341    
    SLICE_X10Y64         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.384    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.219ns (19.675%)  route 4.977ns (80.325%))
  Logic Levels:           7  (LUT1=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 12.373 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.955ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 f  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         1.094     3.910    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X15Y13         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.095 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_1408_1471_14_20_i_1/O
                         net (fo=119, routed)         1.784     5.879    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_14_20/ADDRE0
    SLICE_X8Y15          RAMD64E (Prop_E6LUT_SLICEM_RADR0_O)
                                                      0.223     6.102 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_14_20/RAME/O
                         net (fo=1, routed)           0.540     6.642    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_14_20_n_4
    SLICE_X9Y19          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     6.863 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_18/O
                         net (fo=1, routed)           0.015     6.878    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_18_n_0
    SLICE_X9Y19          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.088     6.966 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.966    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_7_n_0
    SLICE_X9Y19          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.997 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.700     7.697    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0_i_2_n_0
    SLICE_X11Y15         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     7.918 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[18]_INST_0/O
                         net (fo=2, routed)           0.775     8.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[18]
    SLICE_X11Y63         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     8.829 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[18]_i_1/O
                         net (fo=1, routed)           0.069     8.898    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[18]
    SLICE_X11Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.157    12.373    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.144    12.517    
                         clock uncertainty           -0.160    12.357    
    SLICE_X11Y63         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.401    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.079ns (17.588%)  route 5.056ns (82.412%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 12.373 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.955ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         0.845     3.661    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X18Y24         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     3.890 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_0_6_i_5/O
                         net (fo=112, routed)         2.396     6.286    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/ADDRG1
    SLICE_X8Y16          RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.186     6.472 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/RAMG/O
                         net (fo=1, routed)           0.605     7.077    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_n_6
    SLICE_X6Y15          LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.152     7.229 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.011     7.240    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_20_n_0
    SLICE_X6Y15          MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.087     7.327 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_8_n_0
    SLICE_X6Y15          MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.031     7.358 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.235     7.593    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0_i_2_n_0
    SLICE_X6Y20          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.649 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[6]_INST_0/O
                         net (fo=2, routed)           0.897     8.546    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[6]
    SLICE_X11Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.770 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[6]_i_1/O
                         net (fo=1, routed)           0.067     8.837    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[6]
    SLICE_X11Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.157    12.373    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.144    12.517    
                         clock uncertainty           -0.160    12.357    
    SLICE_X11Y63         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.401    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 1.010ns (16.532%)  route 5.099ns (83.468%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.955ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         0.845     3.661    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X18Y24         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     3.890 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_0_6_i_5/O
                         net (fo=112, routed)         2.643     6.533    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/ADDRF1
    SLICE_X2Y19          RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.186     6.719 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/RAMF/O
                         net (fo=1, routed)           0.447     7.166    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6_n_5
    SLICE_X6Y15          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     7.302 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_17/O
                         net (fo=1, routed)           0.013     7.315    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_17_n_0
    SLICE_X6Y15          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     7.402 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.402    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_7_n_0
    SLICE_X6Y15          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     7.433 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.268     7.701    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.928 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0/O
                         net (fo=2, routed)           0.883     8.811    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[5]
    SLICE_X10Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.142    12.358    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[5]/C
                         clock pessimism              0.144    12.502    
                         clock uncertainty           -0.160    12.342    
    SLICE_X10Y63         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.385    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.092ns (17.883%)  route 5.014ns (82.117%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.955ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         0.845     3.661    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X18Y24         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     3.890 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2048_2111_0_6_i_5/O
                         net (fo=112, routed)         2.643     6.533    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/ADDRF1
    SLICE_X2Y19          RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.186     6.719 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6/RAMF/O
                         net (fo=1, routed)           0.447     7.166    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2176_2239_0_6_n_5
    SLICE_X6Y15          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     7.302 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_17/O
                         net (fo=1, routed)           0.013     7.315    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_17_n_0
    SLICE_X6Y15          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     7.402 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.402    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_7_n_0
    SLICE_X6Y15          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     7.433 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.268     7.701    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.928 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[5]_INST_0/O
                         net (fo=2, routed)           0.717     8.645    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[5]
    SLICE_X10Y63         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.727 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[5]_i_1/O
                         net (fo=1, routed)           0.081     8.808    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[5]
    SLICE_X10Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.142    12.358    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.144    12.502    
                         clock uncertainty           -0.160    12.342    
    SLICE_X10Y63         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.385    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.112ns (18.259%)  route 4.978ns (81.741%))
  Logic Levels:           7  (LUT1=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.955ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 f  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         1.168     3.984    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X14Y13         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     4.174 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3072_3135_28_31_i_6/O
                         net (fo=112, routed)         1.760     5.934    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31/ADDRB0
    SLICE_X5Y13          RAMD64E (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.225     6.159 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31/RAMB/O
                         net (fo=1, routed)           0.413     6.572    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31_n_1
    SLICE_X3Y8           LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     6.793 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_13/O
                         net (fo=1, routed)           0.013     6.806    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_13_n_0
    SLICE_X3Y8           MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     6.893 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.893    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_5_n_0
    SLICE_X3Y8           MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.924 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.885     7.809    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_1_n_0
    SLICE_X9Y24          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.996 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           0.672     8.668    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[29]
    SLICE_X9Y67          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     8.725 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[29]_i_1/O
                         net (fo=1, routed)           0.067     8.792    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[29]
    SLICE_X9Y67          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.140    12.356    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y67          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[29]/C
                         clock pessimism              0.144    12.500    
                         clock uncertainty           -0.160    12.340    
    SLICE_X9Y67          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.384    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 1.055ns (17.429%)  route 4.998ns (82.571%))
  Logic Levels:           6  (LUT1=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 12.359 - 10.000 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.955ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.435     2.702    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.816 f  design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]/Q
                         net (fo=125, routed)         1.168     3.984    design_1_i/audio_pipeline_0/U0/inst_fifo/rdp_reg[0]
    SLICE_X14Y13         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     4.174 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3072_3135_28_31_i_6/O
                         net (fo=112, routed)         1.760     5.934    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31/ADDRB0
    SLICE_X5Y13          RAMD64E (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.225     6.159 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31/RAMB/O
                         net (fo=1, routed)           0.413     6.572    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3136_3199_28_31_n_1
    SLICE_X3Y8           LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.221     6.793 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_13/O
                         net (fo=1, routed)           0.013     6.806    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_13_n_0
    SLICE_X3Y8           MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.087     6.893 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.893    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_5_n_0
    SLICE_X3Y8           MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.924 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.885     7.809    design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0_i_1_n_0
    SLICE_X9Y24          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.996 r  design_1_i/audio_pipeline_0/U0/inst_fifo/axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           0.759     8.755    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[29]
    SLICE_X9Y67          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.143    12.359    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y67          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]/C
                         clock pessimism              0.144    12.503    
                         clock uncertainty           -0.160    12.343    
    SLICE_X9Y67          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.387    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  3.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMA/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMA
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMB/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMB
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMC/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMC
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMD/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMD
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAME/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAME/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAME
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMF/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMF/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMF/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMF
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMG/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMG/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMG/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMG
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.114ns (30.119%)  route 0.264ns (69.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.045ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.551 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]_rep/Q
                         net (fo=975, routed)         0.264     2.816    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/ADDRH0
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.614     2.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/WCLK
    SLICE_X4Y28          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMH/CLK
                         clock pessimism             -0.184     2.697    
    SLICE_X4Y28          RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.813    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_320_383_14_20/RAMH
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.112ns (29.946%)  route 0.262ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.609ns (routing 1.045ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.549 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/Q
                         net (fo=966, routed)         0.262     2.811    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/ADDRH0
    SLICE_X2Y31          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.609     2.876    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMA/CLK
                         clock pessimism             -0.184     2.692    
    SLICE_X2Y31          RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.808    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.112ns (29.946%)  route 0.262ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.221ns (routing 0.955ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.609ns (routing 1.045ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.221     2.437    design_1_i/audio_pipeline_0/U0/inst_fifo/clk
    SLICE_X3Y11          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.549 r  design_1_i/audio_pipeline_0/U0/inst_fifo/wrp_reg[0]/Q
                         net (fo=966, routed)         0.262     2.811    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/ADDRH0
    SLICE_X2Y31          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.609     2.876    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/WCLK
    SLICE_X2Y31          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMB/CLK
                         clock pessimism             -0.184     2.692    
    SLICE_X2Y31          RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.808    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_64_127_7_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMB/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMC/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMD/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X10Y36  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.751ns  (logic 0.789ns (21.033%)  route 2.962ns (78.967%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 36.335 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.614ns (routing 1.450ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.233    19.494    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.614    36.335    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X5Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.913    
                         clock uncertainty           -0.121    35.792    
    SLICE_X5Y19          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    35.711    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[0]
  -------------------------------------------------------------------
                         required time                         35.711    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.708ns  (logic 0.789ns (21.280%)  route 2.919ns (78.720%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 36.334 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.450ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.190    19.451    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.613    36.334    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y15          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.912    
                         clock uncertainty           -0.121    35.791    
    SLICE_X6Y15          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    35.712    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]
  -------------------------------------------------------------------
                         required time                         35.712    
                         arrival time                         -19.451    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.681ns  (logic 0.789ns (21.435%)  route 2.892ns (78.565%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 36.354 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.450ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.163    19.424    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.633    36.354    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X10Y18         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.931    
                         clock uncertainty           -0.121    35.811    
    SLICE_X10Y18         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    35.730    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[28]
  -------------------------------------------------------------------
                         required time                         35.730    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.681ns  (logic 0.789ns (21.435%)  route 2.892ns (78.565%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 36.354 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.450ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.163    19.424    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.633    36.354    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X10Y18         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.931    
                         clock uncertainty           -0.121    35.811    
    SLICE_X10Y18         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    35.730    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]
  -------------------------------------------------------------------
                         required time                         35.730    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.635ns  (logic 0.789ns (21.704%)  route 2.846ns (78.296%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 36.329 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.450ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.117    19.378    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.608    36.329    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X4Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.907    
                         clock uncertainty           -0.121    35.786    
    SLICE_X4Y19          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    35.706    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]
  -------------------------------------------------------------------
                         required time                         35.706    
                         arrival time                         -19.378    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.390ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_7/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.715ns  (logic 0.789ns (21.239%)  route 2.926ns (78.761%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 36.347 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.450ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.197    19.458    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.626    36.347    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_7/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.924    
                         clock uncertainty           -0.121    35.804    
    SLICE_X9Y18          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    35.848    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_7
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 16.390    

Slack (MET) :             16.417ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_4/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.679ns  (logic 0.789ns (21.447%)  route 2.890ns (78.553%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 36.338 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.450ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          2.161    19.422    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.617    36.338    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X2Y7           FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_4/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.915    
                         clock uncertainty           -0.121    35.795    
    SLICE_X2Y7           FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    35.839    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg_replica_4
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                         -19.422    
  -------------------------------------------------------------------
                         slack                                 16.417    

Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.505ns  (logic 0.789ns (22.513%)  route 2.716ns (77.487%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 36.347 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.450ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          1.986    19.248    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.626    36.347    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.925    
                         clock uncertainty           -0.121    35.804    
    SLICE_X6Y18          FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.079    35.725    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[7]
  -------------------------------------------------------------------
                         required time                         35.725    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                 16.477    

Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.505ns  (logic 0.789ns (22.513%)  route 2.716ns (77.487%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 36.347 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.450ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          1.986    19.248    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.626    36.347    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.925    
                         clock uncertainty           -0.121    35.804    
    SLICE_X6Y18          FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.079    35.725    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]
  -------------------------------------------------------------------
                         required time                         35.725    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                 16.477    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.344ns  (clk_out1_design_1_clk_wiz_0_0 fall@30.517ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        3.503ns  (logic 0.789ns (22.526%)  route 2.714ns (77.474%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 36.348 - 30.517 ) 
    Source Clock Delay      (SCD):    5.571ns = ( 15.743 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.579ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.627ns (routing 1.450ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.963    15.743    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116    15.859 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/Q
                         net (fo=2, routed)           0.216    16.075    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[12]
    SLICE_X14Y59         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    16.212 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12/O
                         net (fo=1, routed)           0.054    16.266    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_12_n_0
    SLICE_X14Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083    16.349 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7/O
                         net (fo=1, routed)           0.200    16.549    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_7_n_0
    SLICE_X14Y60         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227    16.776 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2/O
                         net (fo=7, routed)           0.259    17.035    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_2_n_0
    SLICE_X13Y57         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226    17.261 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1/O
                         net (fo=50, routed)          1.984    19.246    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     30.517    30.517 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    30.517 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    32.636    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    33.375 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    33.682    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    33.721 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.627    36.348    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X5Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.422    35.926    
                         clock uncertainty           -0.121    35.805    
    SLICE_X5Y18          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    35.724    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[17]
  -------------------------------------------------------------------
                         required time                         35.724    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                 16.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.182ns  (logic 0.112ns (61.436%)  route 0.070ns (38.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 15.715 - 10.172 ) 
    Source Clock Delay      (SCD):    5.867ns = ( 16.039 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.663ns (routing 1.450ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.579ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.663    16.039    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112    16.151 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[6]/Q
                         net (fo=2, routed)           0.070    16.222    design_1_i/audio_pipeline_0/U0/inst_i2s_master/v_sample_buf[6]
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.935    15.715    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.336    16.051    
    SLICE_X13Y39         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103    16.154    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[7]
  -------------------------------------------------------------------
                         required time                        -16.154    
                         arrival time                          16.222    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (46.994%)  route 0.126ns (53.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 15.718 - 10.172 ) 
    Source Clock Delay      (SCD):    5.867ns = ( 16.039 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      2.663ns (routing 1.450ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.938ns (routing 1.579ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.663    16.039    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112    16.151 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[14]/Q
                         net (fo=2, routed)           0.126    16.278    design_1_i/audio_pipeline_0/U0/inst_i2s_master/v_sample_buf[14]
    SLICE_X13Y40         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.938    15.718    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y40         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.365    16.083    
    SLICE_X13Y40         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101    16.184    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[15]
  -------------------------------------------------------------------
                         required time                        -16.184    
                         arrival time                          16.278    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.338ns  (logic 0.222ns (65.622%)  route 0.116ns (34.378%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.732 - 10.172 ) 
    Source Clock Delay      (SCD):    5.883ns = ( 16.055 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      2.679ns (routing 1.450ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.579ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.679    16.055    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112    16.167 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/Q
                         net (fo=2, routed)           0.100    16.268    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[16]
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.066    16.334 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.005    16.339    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1_n_0
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.044    16.383 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.011    16.394    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter0[17]
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.952    15.732    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.464    16.196    
    SLICE_X13Y60         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101    16.297    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        -16.297    
                         arrival time                          16.394    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.347ns  (logic 0.230ns (66.225%)  route 0.117ns (33.775%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.732 - 10.172 ) 
    Source Clock Delay      (SCD):    5.883ns = ( 16.055 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      2.679ns (routing 1.450ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.579ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.679    16.055    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112    16.167 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/Q
                         net (fo=2, routed)           0.100    16.268    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[16]
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.066    16.334 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.005    16.339    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1_n_0
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.052    16.391 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.012    16.403    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter0[19]
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.952    15.732    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.464    16.196    
    SLICE_X13Y60         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100    16.296    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[19]
  -------------------------------------------------------------------
                         required time                        -16.296    
                         arrival time                          16.403    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.156ns  (logic 0.105ns (67.194%)  route 0.051ns (32.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 13.468 - 10.172 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 13.839 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      1.632ns (routing 0.881ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.959ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.632    13.839    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084    13.923 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/Q
                         net (fo=8, routed)           0.033    13.957    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]
    SLICE_X14Y58         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021    13.978 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[0]_i_1/O
                         net (fo=1, routed)           0.018    13.996    design_1_i/audio_pipeline_0/U0/inst_i2s_master/p_0_in__0[0]
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.773    13.468    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.377    13.844    
    SLICE_X14Y58         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044    13.888    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.888    
                         arrival time                          13.996    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.157ns  (logic 0.105ns (66.767%)  route 0.052ns (33.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 13.468 - 10.172 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 13.839 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      1.632ns (routing 0.881ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.959ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.632    13.839    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084    13.923 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/Q
                         net (fo=8, routed)           0.033    13.957    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]
    SLICE_X14Y58         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021    13.978 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1[1]_i_1/O
                         net (fo=1, routed)           0.019    13.997    design_1_i/audio_pipeline_0/U0/inst_i2s_master/p_0_in__0[1]
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.773    13.468    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y58         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.377    13.844    
    SLICE_X14Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044    13.888    design_1_i/audio_pipeline_0/U0/inst_i2s_master/y1_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.888    
                         arrival time                          13.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.162ns  (logic 0.104ns (64.342%)  route 0.058ns (35.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 13.468 - 10.172 ) 
    Source Clock Delay      (SCD):    3.665ns = ( 13.837 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Net Delay (Source):      1.630ns (routing 0.881ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.959ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.630    13.837    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083    13.920 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/Q
                         net (fo=3, routed)           0.029    13.948    design_1_i/audio_pipeline_0/U0/inst_i2s_master/v_sample_buf[0]
    SLICE_X13Y57         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021    13.969 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1/O
                         net (fo=1, routed)           0.029    13.998    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.774    13.468    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.375    13.844    
    SLICE_X13Y57         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044    13.888    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.888    
                         arrival time                          13.998    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.164ns  (logic 0.086ns (52.358%)  route 0.078ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 13.461 - 10.172 ) 
    Source Clock Delay      (SCD):    3.659ns = ( 13.831 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.624ns (routing 0.881ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.959ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.624    13.831    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086    13.917 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[9]/Q
                         net (fo=2, routed)           0.078    13.995    design_1_i/audio_pipeline_0/U0/inst_i2s_master/v_sample_buf[9]
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.767    13.461    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y39         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.376    13.838    
    SLICE_X13Y39         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044    13.882    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[10]
  -------------------------------------------------------------------
                         required time                        -13.882    
                         arrival time                          13.995    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.170ns  (logic 0.083ns (48.717%)  route 0.087ns (51.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 13.462 - 10.172 ) 
    Source Clock Delay      (SCD):    3.660ns = ( 13.832 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.625ns (routing 0.881ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.959ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.625    13.832    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y40         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083    13.915 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[28]/Q
                         net (fo=2, routed)           0.087    14.002    design_1_i/audio_pipeline_0/U0/inst_i2s_master/v_sample_buf[28]
    SLICE_X13Y40         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.768    13.462    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y40         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.376    13.839    
    SLICE_X13Y40         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044    13.883    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[29]
  -------------------------------------------------------------------
                         required time                        -13.883    
                         arrival time                          14.002    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.172ns - clk_out1_design_1_clk_wiz_0_0 fall@10.172ns)
  Data Path Delay:        0.364ns  (logic 0.247ns (67.800%)  route 0.117ns (32.199%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.732 - 10.172 ) 
    Source Clock Delay      (SCD):    5.883ns = ( 16.055 - 10.172 ) 
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      2.679ns (routing 1.450ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.579ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.679    16.055    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112    16.167 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/Q
                         net (fo=2, routed)           0.100    16.268    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter[16]
    SLICE_X13Y59         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.066    16.334 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.005    16.339    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]_i_1_n_0
    SLICE_X13Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.069    16.408 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.012    16.420    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter0[18]
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.952    15.732    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y60         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.464    16.196    
    SLICE_X13Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101    16.297    design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[18]
  -------------------------------------------------------------------
                         required time                        -16.297    
                         arrival time                          16.420    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.172 }
Period(ns):         20.344
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         20.344      18.965     BUFGCE_X0Y76  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         20.344      19.273     MMCM_X0Y3     design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y57  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         20.344      19.794     SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y57  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y57  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y57  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y57  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         10.172      9.897      SLICE_X13Y59  design_1_i/audio_pipeline_0/U0/inst_i2s_master/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :         4639  Failing Endpoints,  Worst Slack       -4.456ns,  Total Violation   -19023.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMA/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMA
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMB/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMB
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMC/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMC
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMD/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMD
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAME/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAME/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAME
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMF/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMF/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMF/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_F6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMF
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMG/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMG/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMG/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMG
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.058ns  (logic 0.252ns (23.822%)  route 0.806ns (76.178%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 582.582 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.955ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.328   585.921    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y9           LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.057   585.978 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1/O
                         net (fo=16, routed)          0.407   586.385    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WE
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.366   582.582    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/WCLK
    SLICE_X8Y7           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMH/CLK
                         clock pessimism              0.090   582.672    
                         clock uncertainty           -0.477   582.195    
    SLICE_X8Y7           RAMD64E (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.929    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_14_20/RAMH
  -------------------------------------------------------------------
                         required time                        581.929    
                         arrival time                        -586.385    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.048ns  (logic 0.253ns (24.140%)  route 0.795ns (75.860%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 582.578 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.955ns, distribution 1.407ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.206   585.798    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y21          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058   585.856 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1_replica/O
                         net (fo=16, routed)          0.518   586.375    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/WE
    SLICE_X5Y5           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.362   582.578    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/WCLK
    SLICE_X5Y5           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMA/CLK
                         clock pessimism              0.090   582.668    
                         clock uncertainty           -0.477   582.191    
    SLICE_X5Y5           RAMD64E (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.925    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMA
  -------------------------------------------------------------------
                         required time                        581.925    
                         arrival time                        -586.375    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.183ns  (clk_pl_0 rise@580.000ns - clk_out1_design_1_clk_wiz_0_0 fall@579.817ns)
  Data Path Delay:        1.048ns  (logic 0.253ns (24.140%)  route 0.795ns (75.860%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 582.578 - 580.000 ) 
    Source Clock Delay      (SCD):    5.510ns = ( 585.327 - 579.817 ) 
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.902ns (routing 1.579ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.955ns, distribution 1.407ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    579.817   579.817 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000   579.817 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319   582.136    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103   582.033 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348   582.381    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044   582.425 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.902   585.327    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X9Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   585.441 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb_reg/Q
                         net (fo=7, routed)           0.071   585.511    design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_w_stb
    SLICE_X9Y19          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081   585.592 f  design_1_i/audio_pipeline_0/U0/inst_i2s_master/mem_reg_2240_2303_0_6_i_2/O
                         net (fo=7, routed)           0.206   585.798    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6_0
    SLICE_X9Y21          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.058   585.856 r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_0_6_i_1_replica/O
                         net (fo=16, routed)          0.518   586.375    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/WE
    SLICE_X5Y5           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                    580.000   580.000 r  
    PS8_X0Y0             PS8                          0.000   580.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181   580.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035   580.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.362   582.578    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/WCLK
    SLICE_X5Y5           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMB/CLK
                         clock pessimism              0.090   582.668    
                         clock uncertainty           -0.477   582.191    
    SLICE_X5Y5           RAMD64E (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.266   581.925    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_21_27/RAMB
  -------------------------------------------------------------------
                         required time                        581.925    
                         arrival time                        -586.375    
  -------------------------------------------------------------------
                         slack                                 -4.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.243ns  (logic 0.085ns (35.051%)  route 0.158ns (64.950%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 9451.839 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.638ns = ( 9453.638 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.623ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.603  9453.639    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085  9453.724 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[9]/Q
                         net (fo=64, routed)          0.158  9453.881    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/DIC
    SLICE_X5Y4           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.652  9451.840    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/WCLK
    SLICE_X5Y4           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMC/CLK
                         clock pessimism             -0.051  9451.789    
                         clock uncertainty            0.477  9452.267    
    SLICE_X5Y4           RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.061  9452.327    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMC
  -------------------------------------------------------------------
                         required time                      -9452.326    
                         arrival time                        9453.881    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.561ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.165ns  (logic 0.082ns (49.715%)  route 0.083ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        -1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns = ( 9451.743 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.626ns = ( 9453.626 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.591ns (routing 0.881ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.623ns, distribution 0.933ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.591  9453.626    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X4Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082  9453.708 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/Q
                         net (fo=64, routed)          0.083  9453.791    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/DIC
    SLICE_X4Y20          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.556  9451.743    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/WCLK
    SLICE_X4Y20          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/RAMC/CLK
                         clock pessimism             -0.051  9451.692    
                         clock uncertainty            0.477  9452.170    
    SLICE_X4Y20          RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.061  9452.230    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2112_2175_0_6/RAMC
  -------------------------------------------------------------------
                         required time                      -9452.230    
                         arrival time                        9453.792    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.506%)  route 0.087ns (51.494%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 9451.745 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.633ns = ( 9453.633 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.598ns (routing 0.881ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.623ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.598  9453.633    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X7Y15          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082  9453.715 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[26]/Q
                         net (fo=64, routed)          0.087  9453.802    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/DIF
    SLICE_X5Y15          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.558  9451.745    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/WCLK
    SLICE_X5Y15          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/RAMF/CLK
                         clock pessimism             -0.051  9451.694    
                         clock uncertainty            0.477  9452.172    
    SLICE_X5Y15          RAMD64E (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.061  9452.232    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2240_2303_21_27/RAMF
  -------------------------------------------------------------------
                         required time                      -9452.232    
                         arrival time                        9453.803    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.262ns  (logic 0.082ns (31.350%)  route 0.180ns (68.650%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 9451.840 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 9453.637 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.602ns (routing 0.881ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.623ns, distribution 1.030ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.602  9453.637    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X10Y18         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082  9453.719 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[29]/Q
                         net (fo=64, routed)          0.180  9453.898    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/DIB
    SLICE_X8Y10          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.653  9451.841    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/WCLK
    SLICE_X8Y10          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/RAMB/CLK
                         clock pessimism             -0.051  9451.790    
                         clock uncertainty            0.477  9452.268    
    SLICE_X8Y10          RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.061  9452.328    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2432_2495_28_31/RAMB
  -------------------------------------------------------------------
                         required time                      -9452.327    
                         arrival time                        9453.899    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.183ns  (logic 0.082ns (44.918%)  route 0.101ns (55.082%))
  Logic Levels:           0  
  Clock Path Skew:        -1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 9451.745 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.626ns = ( 9453.626 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.591ns (routing 0.881ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.623ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.591  9453.626    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X4Y19          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082  9453.708 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[2]/Q
                         net (fo=64, routed)          0.101  9453.809    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/DIC
    SLICE_X2Y17          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.558  9451.745    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/WCLK
    SLICE_X2Y17          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/RAMC/CLK
                         clock pessimism             -0.051  9451.694    
                         clock uncertainty            0.477  9452.172    
    SLICE_X2Y17          RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.061  9452.232    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2368_2431_0_6/RAMC
  -------------------------------------------------------------------
                         required time                      -9452.232    
                         arrival time                        9453.809    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.178ns  (logic 0.084ns (47.197%)  route 0.094ns (52.803%))
  Logic Levels:           0  
  Clock Path Skew:        -1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 9451.744 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.630ns = ( 9453.630 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.595ns (routing 0.881ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.623ns, distribution 0.934ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.595  9453.630    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y17          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084  9453.714 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[12]/Q
                         net (fo=64, routed)          0.094  9453.808    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/DIF
    SLICE_X5Y17          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.557  9451.744    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/WCLK
    SLICE_X5Y17          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/RAMF/CLK
                         clock pessimism             -0.051  9451.693    
                         clock uncertainty            0.477  9452.171    
    SLICE_X5Y17          RAMD64E (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.061  9452.231    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_2880_2943_7_13/RAMF
  -------------------------------------------------------------------
                         required time                      -9452.231    
                         arrival time                        9453.809    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.278ns  (logic 0.084ns (30.195%)  route 0.194ns (69.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 9451.839 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.629ns = ( 9453.629 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.594ns (routing 0.881ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.623ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.594  9453.629    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X6Y15          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084  9453.713 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[8]/Q
                         net (fo=64, routed)          0.194  9453.907    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/DIB
    SLICE_X5Y4           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.652  9451.840    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/WCLK
    SLICE_X5Y4           RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMB/CLK
                         clock pessimism             -0.051  9451.789    
                         clock uncertainty            0.477  9452.267    
    SLICE_X5Y4           RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.061  9452.327    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3584_3647_7_13/RAMB
  -------------------------------------------------------------------
                         required time                      -9452.326    
                         arrival time                        9453.907    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.332%)  route 0.099ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        -1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 9451.748 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.638ns = ( 9453.638 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.603ns (routing 0.881ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.623ns, distribution 0.938ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.603  9453.638    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X7Y16          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082  9453.720 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[1]/Q
                         net (fo=64, routed)          0.099  9453.818    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/DIB
    SLICE_X8Y16          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.561  9451.748    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/WCLK
    SLICE_X8Y16          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/RAMB/CLK
                         clock pessimism             -0.051  9451.697    
                         clock uncertainty            0.477  9452.175    
    SLICE_X8Y16          RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.061  9452.235    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3008_3071_0_6/RAMB
  -------------------------------------------------------------------
                         required time                      -9452.235    
                         arrival time                        9453.819    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.191ns  (logic 0.082ns (42.918%)  route 0.109ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 9451.747 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 9453.627 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.592ns (routing 0.881ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.623ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.592  9453.627    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X1Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082  9453.709 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/Q
                         net (fo=64, routed)          0.109  9453.818    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/DIC
    SLICE_X1Y15          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.560  9451.747    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/WCLK
    SLICE_X1Y15          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/RAMC/CLK
                         clock pessimism             -0.051  9451.696    
                         clock uncertainty            0.477  9452.174    
    SLICE_X1Y15          RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.061  9452.234    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_3840_3903_28_31/RAMC
  -------------------------------------------------------------------
                         required time                      -9452.233    
                         arrival time                        9453.818    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@9450.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9450.000ns)
  Data Path Delay:        0.191ns  (logic 0.082ns (42.875%)  route 0.109ns (57.125%))
  Logic Levels:           0  
  Clock Path Skew:        -1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 9451.747 - 9450.000 ) 
    Source Clock Delay      (SCD):    3.627ns = ( 9453.627 - 9450.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.592ns (routing 0.881ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.623ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9450.000  9450.000 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000  9450.000 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267  9451.267    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566  9451.833 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179  9452.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023  9452.035 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.592  9453.627    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X1Y18          FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082  9453.709 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/fifo_din_reg[30]/Q
                         net (fo=64, routed)          0.109  9453.818    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/DIC
    SLICE_X1Y16          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   9450.000  9450.000 r  
    PS8_X0Y0             PS8                          0.000  9450.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164  9450.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023  9450.188 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.560  9451.747    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/WCLK
    SLICE_X1Y16          RAMD64E                                      r  design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/RAMC/CLK
                         clock pessimism             -0.051  9451.696    
                         clock uncertainty            0.477  9452.174    
    SLICE_X1Y16          RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.061  9452.234    design_1_i/audio_pipeline_0/U0/inst_fifo/mem_reg_4032_4095_28_31/RAMC
  -------------------------------------------------------------------
                         required time                      -9452.233    
                         arrival time                        9453.819    
  -------------------------------------------------------------------
                         slack                                  1.585    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y68          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[0]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y68          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y69          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y69          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[10]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y69          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y69          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y69          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[11]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y69          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y68          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[1]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y68          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y68          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[2]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y68          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y68          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y68          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[3]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y68          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y69          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y69          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[8]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y69          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.157ns (4.303%)  route 3.492ns (95.697%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.955ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.784     6.348    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y69          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.135    12.351    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y69          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.141    12.492    
                         clock uncertainty           -0.160    12.332    
    SLICE_X8Y69          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.239    design_1_i/audio_pipeline_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.157ns (4.304%)  route 3.491ns (95.696%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.955ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.783     6.347    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y70          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.134    12.350    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y70          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[16]/C
                         clock pessimism              0.141    12.491    
                         clock uncertainty           -0.160    12.331    
    SLICE_X8Y70          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.238    design_1_i/audio_pipeline_0/U0/v_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/U0/v_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.157ns (4.304%)  route 3.491ns (95.696%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.955ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.783     6.347    design_1_i/audio_pipeline_0/U0/rst
    SLICE_X8Y70          FDCE                                         f  design_1_i/audio_pipeline_0/U0/v_cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.134    12.350    design_1_i/audio_pipeline_0/U0/clk
    SLICE_X8Y70          FDCE                                         r  design_1_i/audio_pipeline_0/U0/v_cnt_reg[17]/C
                         clock pessimism              0.141    12.491    
                         clock uncertainty           -0.160    12.331    
    SLICE_X8Y70          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    12.238    design_1_i/audio_pipeline_0/U0/v_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.238    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.119ns (45.616%)  route 0.142ns (54.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.623ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     1.702    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.418     1.605    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.114     1.491    
    SLICE_X13Y96         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.473    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.119ns (45.616%)  route 0.142ns (54.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.623ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     1.702    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.418     1.605    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.114     1.491    
    SLICE_X13Y96         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.473    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.119ns (45.616%)  route 0.142ns (54.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.623ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     1.702    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.418     1.605    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.114     1.491    
    SLICE_X13Y96         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.473    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.119ns (45.616%)  route 0.142ns (54.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.623ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.113     1.702    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.418     1.605    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.114     1.491    
    SLICE_X13Y96         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.473    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.119ns (53.065%)  route 0.105ns (46.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.623ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.666    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.413     1.600    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.146     1.454    
    SLICE_X12Y96         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.436    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.119ns (53.065%)  route 0.105ns (46.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.623ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.666    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.413     1.600    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.146     1.454    
    SLICE_X12Y96         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.436    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.791%)  route 0.141ns (54.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.623ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.112     1.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.416     1.603    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.114     1.489    
    SLICE_X13Y96         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.791%)  route 0.141ns (54.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.291ns (routing 0.572ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.623ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.291     1.442    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.524 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X12Y96         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     1.590 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.112     1.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.416     1.603    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.114     1.489    
    SLICE_X13Y96         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.122ns (48.754%)  route 0.128ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.278ns (routing 0.572ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.623ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.278     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.514 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y97          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.604 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.075     1.679    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y97          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.398     1.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.138     1.446    
    SLICE_X6Y97          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.428    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.122ns (48.754%)  route 0.128ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.278ns (routing 0.572ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.623ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.278     1.429    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.514 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y97          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     1.604 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.075     1.679    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y97          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.398     1.585    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.138     1.446    
    SLICE_X6Y97          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.428    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.250    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.042ns  (logic 0.223ns (10.921%)  route 1.819ns (89.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.177ns (routing 0.955ns, distribution 1.222ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.535     1.535    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y121         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     1.758 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     2.042    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.177     2.393    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.103ns (12.623%)  route 0.713ns (87.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.629     0.629    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y121         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.103     0.732 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.084     0.816    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.440     1.627    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 0.157ns (4.338%)  route 3.462ns (95.662%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.754     6.318    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.120     2.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 0.157ns (4.338%)  route 3.462ns (95.662%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.754     6.318    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.120     2.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 0.157ns (4.343%)  route 3.458ns (95.657%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.955ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.750     6.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y107         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.129     2.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y107         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 0.157ns (4.343%)  route 3.458ns (95.657%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.955ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.750     6.314    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y107         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.129     2.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y107         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.157ns (4.383%)  route 3.425ns (95.617%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.955ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.717     6.281    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.133     2.349    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.157ns (4.383%)  route 3.425ns (95.617%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.955ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.717     6.281    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.133     2.349    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.469ns  (logic 0.157ns (4.526%)  route 3.312ns (95.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.604     6.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y143         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.168     2.384    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y143         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.469ns  (logic 0.157ns (4.526%)  route 3.312ns (95.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.604     6.168    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y143         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.168     2.384    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y143         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 0.157ns (4.535%)  route 3.305ns (95.465%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.955ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.597     6.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y155         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.155     2.371    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y155         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 0.157ns (4.535%)  route 3.305ns (95.465%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.955ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.432     2.699    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X2Y121         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     2.812 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.708     4.520    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.564 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1014, routed)        1.597     6.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y155         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.155     2.371    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y155         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.083ns (26.757%)  route 0.227ns (73.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.227     1.760    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.083ns (26.757%)  route 0.227ns (73.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.227     1.760    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.083ns (26.757%)  route 0.227ns (73.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.227     1.760    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y73         FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y73         FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.083ns (23.153%)  route 0.275ns (76.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.275     1.808    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.083ns (23.153%)  route 0.275ns (76.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.275     1.808    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.083ns (23.153%)  route 0.275ns (76.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.275     1.808    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.402     1.589    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.083ns (23.089%)  route 0.276ns (76.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.276     1.809    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.403     1.590    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.083ns (23.089%)  route 0.276ns (76.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.276     1.809    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.403     1.590    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.083ns (23.089%)  route 0.276ns (76.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.299ns (routing 0.572ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.299     1.450    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y76         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.533 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.276     1.809    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.403     1.590    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.082ns (19.235%)  route 0.344ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.279     1.430    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y116         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.512 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.344     1.856    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y100         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.407     1.594    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X8Y100         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            pmod_i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.551ns  (logic 3.624ns (65.279%)  route 1.927ns (34.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.955ns (routing 1.579ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.955    15.735    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115    15.850 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/Q
                         net (fo=2, routed)           1.927    17.777    pmod_i2s_lrclk_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.509    21.286 r  pmod_i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    21.286    pmod_i2s_lrclk
    E10                                                               r  pmod_i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            pmod_i2s_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 3.546ns (47.696%)  route 3.888ns (52.304%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.319ns (routing 1.045ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        2.319    12.491    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103    12.388 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    12.736    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.780 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         3.540    16.320    pmod_i2s_bclk_OBUF
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.502    19.822 f  pmod_i2s_bclk_OBUF_inst/O
                         net (fo=0)                   0.000    19.822    pmod_i2s_bclk
    C11                                                               f  pmod_i2s_bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            pmod_i2s_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.947ns  (logic 1.919ns (48.625%)  route 2.028ns (51.375%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.267ns (routing 0.572ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8237, routed)        1.267     1.267    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.833 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.012    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.035 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=118, routed)         1.849     3.884    pmod_i2s_bclk_OBUF
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.896     5.780 r  pmod_i2s_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.780    pmod_i2s_bclk
    C11                                                               r  pmod_i2s_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Destination:            pmod_i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.990ns (72.121%)  route 0.769ns (27.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.633ns (routing 0.881ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.267    11.439    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566    12.005 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179    12.184    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    12.207 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.633    13.840    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X14Y59         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086    13.926 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/lrctr_reg/Q
                         net (fo=2, routed)           0.769    14.695    pmod_i2s_lrclk_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.904    16.599 r  pmod_i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.599    pmod_i2s_lrclk
    E10                                                               r  pmod_i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod_i2s_dout
                            (input port)
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.423ns (44.308%)  route 1.788ns (55.692%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        5.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 16.049 - 10.172 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Destination): 2.673ns (routing 1.450ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  pmod_i2s_dout (IN)
                         net (fo=0)                   0.000     0.000    pmod_i2s_dout_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.272     1.272 r  pmod_i2s_dout_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.272    pmod_i2s_dout_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.272 r  pmod_i2s_dout_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.692     2.964    design_1_i/audio_pipeline_0/U0/inst_i2s_master/i2s_dout
    SLICE_X13Y57         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     3.115 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1/O
                         net (fo=1, routed)           0.096     3.211    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        2.119    12.291    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    13.030 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    13.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.376 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         2.673    16.049    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod_i2s_dout
                            (input port)
  Destination:            design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.172ns period=20.344ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 1.155ns (62.171%)  route 0.703ns (37.829%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 13.468 - 10.172 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.774ns (routing 0.959ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  pmod_i2s_dout (IN)
                         net (fo=0)                   0.000     0.000    pmod_i2s_dout_IBUF_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.078     1.078 r  pmod_i2s_dout_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.078    pmod_i2s_dout_IBUF_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.078 r  pmod_i2s_dout_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     1.752    design_1_i/audio_pipeline_0/U0/inst_i2s_master/i2s_dout
    SLICE_X13Y57         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.077     1.829 r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1/O
                         net (fo=1, routed)           0.029     1.858    design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf[0]_i_1_n_0
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.172    10.172 f  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    10.172 f  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=8237, routed)        1.371    11.543    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079    11.464 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    11.668    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    11.694 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=118, routed)         1.774    13.468    design_1_i/audio_pipeline_0/U0/inst_i2s_master/clk_1
    SLICE_X13Y57         FDRE                                         r  design_1_i/audio_pipeline_0/U0/inst_i2s_master/read_sample.v_sample_buf_reg[0]/C  (IS_INVERTED)





