<profile>

<section name = "Vivado HLS Report for 'right_r'" level="0">
<item name = "Date">Thu May 15 10:44:47 2014
</item>
<item name = "Version">2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)</item>
<item name = "Project">tiler</item>
<item name = "Solution">solution1</item>
<item name = "Product family">spartan3e spartan3e_fpv5 </item>
<item name = "Target device">xc3s500efg320-4</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">20.00, 14.73, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 20, 2, 20, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 0, 1, -, -, 0, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, FF, LUT, MULT18x18</keys>
<column name="Expression">-, 0, 318, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 220, 260, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, 118, -</column>
<column name="Register">-, 255, -, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">20, -, 9312, 20</specialColumn>
<specialColumn name="Utilization (%)">0, -, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="toplevel_sdiv_9s_9ns_9_12_U11">toplevel_sdiv_9s_9ns_9_12, 0, 0, 110, 130</column>
<column name="toplevel_sdiv_9s_9ns_9_12_U12">toplevel_sdiv_9s_9ns_9_12, 0, 0, 110, 130</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_184_p2">+, 0, 0, 2, 2, 1</column>
<column name="left_V_fu_236_p2">+, 0, 0, 8, 8, 2</column>
<column name="t_V_fu_365_p2">+, 0, 0, 8, 8, 1</column>
<column name="up_V_fu_306_p2">-, 0, 0, 8, 8, 8</column>
<column name="agg_result_V_i1_fu_349_p3">Select, 0, 0, 36, 1, 2</column>
<column name="ap_sig_bdd_157">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_390">and, 0, 0, 1, 1, 1</column>
<column name="r_V_2_fu_392_p2">and, 0, 0, 36, 36, 36</column>
<column name="tmp1_fu_360_p2">and, 0, 0, 36, 36, 36</column>
<column name="tmp2_fu_387_p2">and, 0, 0, 36, 36, 36</column>
<column name="tmp_6_fu_409_p2">and, 0, 0, 36, 36, 36</column>
<column name="tmp_3_fu_372_p2">icmp, 0, 0, 5, 8, 8</column>
<column name="tmp_5_fu_397_p2">icmp, 0, 0, 19, 36, 1</column>
<column name="tmp_i_24_fu_277_p2">icmp, 0, 0, 5, 8, 8</column>
<column name="tmp_i_fu_241_p2">icmp, 0, 0, 5, 8, 1</column>
<column name="tmp_s_fu_204_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="possible_V_fu_224_p2">or, 0, 0, 36, 36, 36</column>
<column name="p_s_fu_403_p2">xor, 0, 0, 36, 36, 2</column>
<column name="r_V_7_fu_325_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_V_i_reg_145">36, 2, 36, 72</column>
<column name="avail_V_o">36, 3, 36, 108</column>
<column name="colours_V_address0">4, 3, 4, 12</column>
<column name="p_058_0_in_reg_159">8, 2, 8, 16</column>
<column name="pp_rot_V_address0">12, 5, 6, 30</column>
<column name="pp_rot_V_d0">2, 3, 2, 6</column>
<column name="pp_tile_V_address0">12, 5, 6, 30</column>
<column name="tiles_V_address0">8, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="agg_result_V_i1_reg_537">36, 36, 0</column>
<column name="agg_result_V_i_reg_145">36, 36, 0</column>
<column name="ap_CS_fsm">5, 5, 0</column>
<column name="ap_return_preg">1, 1, 0</column>
<column name="left_V_reg_458">8, 8, 0</column>
<column name="p_058_0_in_reg_159">8, 8, 0</column>
<column name="p_0_reg_168">1, 1, 0</column>
<column name="possible_V_reg_452">36, 36, 0</column>
<column name="pp_rot_V_addr_reg_433">6, 6, 0</column>
<column name="pp_tile_V_addr_reg_442">6, 6, 0</column>
<column name="pp_tile_V_load_reg_447">8, 8, 0</column>
<column name="tmp1_reg_547">36, 36, 0</column>
<column name="tmp_26_reg_512">1, 1, 0</column>
<column name="tmp_i_24_reg_483">1, 1, 0</column>
<column name="tmp_i_reg_463">1, 1, 0</column>
<column name="tmp_reg_428">64, 64, 0</column>
<column name="tmp_s_reg_438">1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, right, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, right, return value</column>
<column name="cp_V">in, 8, ap_none, cp_V, pointer</column>
<column name="pp_rot_V_address0">out, 6, ap_memory, pp_rot_V, array</column>
<column name="pp_rot_V_ce0">out, 1, ap_memory, pp_rot_V, array</column>
<column name="pp_rot_V_we0">out, 1, ap_memory, pp_rot_V, array</column>
<column name="pp_rot_V_d0">out, 2, ap_memory, pp_rot_V, array</column>
<column name="pp_rot_V_q0">in, 2, ap_memory, pp_rot_V, array</column>
<column name="pp_tile_V_address0">out, 6, ap_memory, pp_tile_V, array</column>
<column name="pp_tile_V_ce0">out, 1, ap_memory, pp_tile_V, array</column>
<column name="pp_tile_V_we0">out, 1, ap_memory, pp_tile_V, array</column>
<column name="pp_tile_V_d0">out, 8, ap_memory, pp_tile_V, array</column>
<column name="pp_tile_V_q0">in, 8, ap_memory, pp_tile_V, array</column>
<column name="avail_V_i">in, 36, ap_ovld, avail_V, pointer</column>
<column name="avail_V_o">out, 36, ap_ovld, avail_V, pointer</column>
<column name="avail_V_o_ap_vld">out, 1, ap_ovld, avail_V, pointer</column>
<column name="side_V">in, 8, ap_none, side_V, pointer</column>
<column name="tiles_V_address0">out, 8, ap_memory, tiles_V, array</column>
<column name="tiles_V_ce0">out, 1, ap_memory, tiles_V, array</column>
<column name="tiles_V_q0">in, 4, ap_memory, tiles_V, array</column>
<column name="colours_V_address0">out, 4, ap_memory, colours_V, array</column>
<column name="colours_V_ce0">out, 1, ap_memory, colours_V, array</column>
<column name="colours_V_q0">in, 36, ap_memory, colours_V, array</column>
<column name="ntiles_V">in, 8, ap_none, ntiles_V, pointer</column>
</table>
</item>
</section>
</profile>
