
; 64tass Turbo Assembler Macro V1.54.1900 listing file
; 64tass --m65816 -D TARGET=1 -D TARGET_SYS=1 --long-address --flat -b -o kernel_FMX.bin --list kernel_FMX.lst --labels=kernel_FMX.lbl src\kernel.asm
; Mon May 17 13:34:24 2021

;Offset	;PC	;Hex		;Monitor	;Source

;******  Command line definitions

=1						TARGET=1
=1						TARGET_SYS=1

;******  Processing input file: src\kernel.asm

=0						TEST_KEYBOARD = 0 ; This is to enable the ScreenOutput
=1						SYS_C256_FMX = 1                            ; The target system is the C256 Foenix FMX
=2						SYS_C256_U = 2                              ; The target system is the C256 Foenix U With 2Megs of Code Memory
=3						SYS_C256_U_PLUS = 3                         ; The target system is the C256 Foenix U With 4Megs of Code Memory
=1						TARGET_FLASH = 1                            ; The code is being assembled for Flash
=2						TARGET_RAM = 2                              ; The code is being assembled for RAM
=0						START_OF_FLASH := 0
=0						START_OF_KERNEL := 0
=0						START_OF_BASIC := 0
=0						START_OF_CREDITS := 0
=0						START_OF_SPLASH := 0
=0						START_OF_FONT := 0
=$380000					  START_OF_FLASH := $380000                   ; The Foenix FMX Flash starts at $380000
=$390400					  START_OF_KERNEL := $390400                  ; The kernel itself starts at $390400
=$3a0000					  START_OF_BASIC := $3A0000                   ; The BASIC flash code starts at $3A0000
=$3b0000					  START_OF_CREDITS := $3B0000                 ; The credits screen starts at $3B0000
=$3e0000					  START_OF_SPLASH := $3E0000                  ; SplashScreen Code and Data $3E0000
=$3f0000					  START_OF_FONT := $3F0000                    ; The font starts at $3F0000

;******  Processing file: src\Includes/macros_inc.asm


;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/characters.asm

=$01						CHAR_CTRL_A = $01   ; CTRL-A (move to start of line)
=$03						CHAR_CTRL_C = $03   ; CTRL-C
=$05						CHAR_CTRL_E = $05   ; CTRL-E (move to end of line)
=$08						CHAR_BS = $08       ; Backspace (delete character to the left of the cursor)
=$09						CHAR_TAB = $09      ; TAB (moves cursor to next tabulated column)
=$0a						CHAR_LF = $0A       ; Line feed
=$0d						CHAR_CR = $0D       ; Carriage return
=$0f						CHAR_INS = $0F      ; Insert a space at the cursor
=$11						CHAR_UP = $11       ; Up arrow
=$1b						CHAR_ESC = $1B      ; ESC
=$1d						CHAR_RIGHT = $1D    ; Right arrow
=$20						CHAR_SP = $20       ; Space
=$91						CHAR_DOWN = $91     ; Down arrow
=$9d						CHAR_LEFT = $9D     ; Left arrow
=$7f						CHAR_DEL = $7F      ; Delete key (delete the character at the cursor)
=$81						CHAR_F1 = $81       ; Function keys
=$82						CHAR_F2 = $82
=$83						CHAR_F3 = $83
=$84						CHAR_F4 = $84
=$85						CHAR_F5 = $85
=$86						CHAR_F6 = $86
=$87						CHAR_F7 = $87
=$88						CHAR_F8 = $88
=$89						CHAR_F9 = $89
=$8a						CHAR_F10 = $8A
=$8b						CHAR_F11 = $8B
=$8c						CHAR_F12 = $8C

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/simulator_inc.asm


;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/page_00_inc.asm

=$000000					BANK0_BEGIN      = $000000 ;Start of bank 0 and Direct page
=$000000					TMPPTR1          = $000000 ; 4 byte temporary pointer
=$000004					TMPPTR2          = $000004 ; 4 byte temporary pointer
=$000008					KRNL_BOOT_MENU_K = $000008 ; Keyboard Tap in Boot Menu
=$000008					OPL2_ADDY_PTR_LO = $000008 ; THis Points towards the Instruments Database
=$000009					OPL2_ADDY_PTR_MD = $000009
=$00000a					OPL2_ADDY_PTR_HI = $00000A ;
=$00000c					SCREENBEGIN      = $00000C ;3 Bytes Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
=$00000f					COLS_VISIBLE     = $00000F ;2 Bytes Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
=$000011					COLS_PER_LINE    = $000011 ;2 Bytes Columns in memory per screen line. A virtual line can be this long. Default=128
=$000013					LINES_VISIBLE    = $000013 ;2 Bytes The number of rows visible on the screen. Default=25
=$000015					LINES_MAX        = $000015 ;2 Bytes The number of rows in memory for the screen. Default=64
=$000017					CURSORPOS        = $000017 ;3 Bytes The next character written to the screen will be written in this location.
=$00001a					CURSORX          = $00001A ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$00001c					CURSORY          = $00001C ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$00001e					CURCOLOR         = $00001E ;1 Byte Color of next character to be printed to the screen.
=$00001f					COLORPOS         = $00001F ;3 Byte address of cursor's position in the color matrix
=$000022					COLORBEGIN       = $000022 ;3 Byte, address of the color screen
=$000022					STACKBOT         = $000022 ;2 Bytes Lowest location the stack should be allowed to write to. If SP falls below this value, the runtime should generate STACK OVERFLOW error and abort.
=$000024					STACKTOP         = $000024 ;2 Bytes Highest location the stack can occupy. If SP goes above this value, the runtime should generate STACK OVERFLOW error and abort.
=$000026					OPL2_OPERATOR    = $000026 ;
=$000027					OPL2_CHANNEL     = $000027 ;
=$000028					OPL2_REG_REGION  = $000028 ; Offset to the Group of Registers
=$00002a					OPL2_REG_OFFSET  = $00002A ; 2 Bytes (16Bits)
=$00002c					OPL2_IND_ADDY_LL = $00002C ; 2 Bytes Reserved (Only need 3)
=$00002e					OPL2_IND_ADDY_HL = $00002E ; 2 Bytes Reserved (Only need 3)
=$000030					OPL2_NOTE        = $000030 ; 1 Byte
=$000031					OPL2_OCTAVE      = $000031 ; 1 Byte
=$000032					OPL2_PARAMETER0  = $000032 ; 1 Byte - Key On/Feedback
=$000033					OPL2_PARAMETER1  = $000033 ; 1 Byte
=$000034					OPL2_PARAMETER2  = $000034 ; 1 Byte
=$000035					OPL2_PARAMETER3  = $000035 ; 1 Byte
=$000036					OPL2_LOOP        = $000036 ;
=$000036					OPL2_BLOCK       = $000036
=$000038					SDCARD_FILE_PTR  = $000038 ; 3 Bytes Pointer to Filename to open
=$00003c					SDCARD_BYTE_NUM  = $00003C ; 2Bytes
=$00003f					SDCARD_PRSNT_MNT = $00003F ; 1 Byte, Indicate that the SDCard is Present and that it is Mounted
=$000040					BM_CLEAR_SCRN_X  = $000040
=$000042					BM_CLEAR_SCRN_Y  = $000042
=$000040					RAD_STARTLINE    = $000040 ; 1 Byte
=$000041					RAD_PATTERN_IDX  = $000041 ; 1 Byte
=$000042					RAD_LINE         = $000042 ; 1 Byte
=$000043					RAD_LINENUMBER   = $000043 ; 1 Byte
=$000044					RAD_CHANNEL_NUM  = $000044 ; 1 Byte
=$000045					RAD_ISLASTCHAN   = $000045 ; 1 Byte
=$000046					RAD_Y_POINTER    = $000046 ; 2 Bytes
=$000048					RAD_TICK         = $000048
=$00004a					RAD_CHANNEL_DATA = $00004A ; 2 Bytes
=$00004c					RAD_CHANNE_EFFCT = $00004C
=$00004d					RAD_TEMP         = $00004D
=$000050					RAD_ADDR         = $000050 ; 3 bytes to avoid OPL2 errors.
=$000053					RAD_PATTRN       = $000053 ; 1 bytes - offset to patter
=$000054					RAD_PTN_DEST     = $000054 ; 3 bytes - where to write the pattern data
=$000057					RAD_CHANNEL      = $000057 ; 2 bytes - 0 to 8
=$000059					RAD_LAST_NOTE    = $000059 ; 1 if this is the last note
=$00005a					RAD_LINE_PTR     = $00005A ; 2 bytes - offset to memory location
=$000040					BMP_X_SIZE       = $000040 ; 2 Bytes
=$000042					BMP_Y_SIZE       = $000042 ; 2 Bytes
=$000044					BMP_PRSE_SRC_PTR = $000044 ; 3 Bytes
=$000048					BMP_PRSE_DST_PTR = $000048 ; 3 Bytes
=$00004c					BMP_COLOR_PALET  = $00004C ; 2 Bytes
=$00004e					SCRN_X_STRIDE    = $00004E ; 2 Bytes, Basically How many Pixel Accross in Bitmap Mode
=$000050					BMP_FILE_SIZE    = $000050 ; 4 Bytes
=$000054					BMP_POSITION_X   = $000054 ; 2 Bytes Where, the BMP will be position on the X Axis
=$000056					BMP_POSITION_Y   = $000056 ; 2 Bytes Where, the BMP will be position on the Y Axis
=$000058					BMP_PALET_CHOICE = $000058 ;
=$000060					EVID_SCREENBEGIN      = $000060 ;3 Bytes Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
=$000063					EVID_COLS_VISIBLE     = $000063 ;2 Bytes Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
=$000065					EVID_COLS_PER_LINE    = $000065 ;2 Bytes Columns in memory per screen line. A virtual line can be this long. Default=128
=$000067					EVID_LINES_VISIBLE    = $000067 ;2 Bytes The number of rows visible on the screen. Default=25
=$000069					EVID_LINES_MAX        = $000069 ;2 Bytes The number of rows in memory for the screen. Default=64
=$00006b					EVID_CURSORPOS        = $00006B ;3 Bytes The next character written to the screen will be written in this location.
=$00006e					EVID_CURSORX          = $00006E ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$000070					EVID_CURSORY          = $000070 ;2 Bytes This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
=$000072					EVID_CURCOLOR         = $000072 ;1 Byte Color of next character to be printed to the screen.
=$000073					EVID_COLORBEGIN       = $000073 ;
=$000076					EVID_COLORPOS         = $000076 ;3 Byte address of cursor's position in the color matrix
=$000079					EVID_TMPPTR1          = $000079 ; 4 byte temporary pointer
=$00007d					EVID_PRESENT          = $00007D ;1 Byte: is the EVID present?
=$000098					TEXT_SRC_PTR_L   = $000098
=$00009a					TEXT_SRC_PTR_H   = $00009A
=$00009c					TEXT_DST_PTR_L   = $00009C
=$00009e					TEXT_DST_PTR_H   = $00009E
=$0000a0					TEXT_INDEX       = $0000A0
=$0000a0					MOD_SELECT_L     = $0000A0
=$0000a2					MOD_SELECT_H     = $0000A2
=$0000a2					TEXT_CURSOR_X    = $0000A2
=$0000a4					TEXT_CURSOR_Y    = $0000A4
=$0000a6					LINE_INDEX       = $0000A6
=$0000a8					COLOR_DST_PTR_L  = $0000A8
=$0000aa					COLOR_DST_PTR_H  = $0000AA
=$0000b0					MODEL            = $0000B0
=$0000e0					MOUSE_IDX        = $0000E0
=$0000e1					MOUSE_POS_X_LO   = $0000E1
=$0000e2					MOUSE_POS_X_HI   = $0000E2
=$0000e3					MOUSE_POS_Y_LO   = $0000E3
=$0000e4					MOUSE_POS_Y_HI   = $0000E4
=$0000e6					MOUSE_BUTTONS    = $0000E6
=$0000f0					USER_TEMP        = $0000F0 ;32 Bytes Temp space for user programs
=$0000f0					INTERRUPT_STATE  = $0000F0      ; 1 byte: current state of the boot menu color cycler
=$0000f1					INTERRUPT_COUNT  = $0000F1      ; 1 byte: counter for the boot menu color cycler
=$0000f2					IRQ_COLOR_CHOICE = $0000F2      ; 1 byte: index of the color to cycle in the boot menu
=$000100					GAVIN_BLOCK      = $000100 ;256 Bytes Gavin reserved, overlaps debugging registers at $1F0
=$000140					INT_CONTROLLER   = $000140 ; $000140...$00015F Interrupt Controller
=$000160					TIMER_CONTROLLER = $000160 ; $000160...$00017F Timer0/Timer1/Timer2 Block
=$000160					TIMER_CTRL_REGLL = $000160 ;
=$000161					TIMER_CTRL_REGLH = $000161 ;
=$000162					TIMER_CTRL_REGHL = $000162 ;
=$000163					TIMER_CTRL_REGHH = $000163 ;
=$000240					CPU_REGISTERS    = $000240 ; Byte
=$000240					CPUPC            = $000240 ;2 Bytes Program Counter (PC)
=$000242					CPUPBR           = $000242 ;2 Bytes Program Bank Register (K)
=$000244					CPUA             = $000244 ;2 Bytes Accumulator (A)
=$000246					CPUX             = $000246 ;2 Bytes X Register (X)
=$000248					CPUY             = $000248 ;2 Bytes Y Register (Y)
=$00024a					CPUSTACK         = $00024A ;2 Bytes Stack Pointer (S)
=$00024c					CPUDP            = $00024C ;2 Bytes Direct Page Register (D)
=$00024e					CPUDBR           = $00024E ;1 Byte  Data Bank Register (B)
=$00024f					CPUFLAGS         = $00024F ;1 Byte  Flags (P)
=$000250					MONITOR_VARS     = $000250 ; Byte  MONITOR Variables. BASIC variables may overlap this space
=$000250					MCMDADDR         = $000250 ;3 Bytes Address of the current line of text being processed by the command parser. Can be in display memory or a variable in memory. MONITOR will parse up to MTEXTLEN characters or to a null character.
=$000253					MCMP_TEXT        = $000253 ;3 Bytes Address of symbol being evaluated for COMPARE routine
=$000256					MCMP_LEN         = $000256 ;2 Bytes Length of symbol being evaluated for COMPARE routine
=$000258					MCMD             = $000258 ;3 Bytes Address of the current command/function string
=$00025b					MCMD_LEN         = $00025B ;2 Bytes Length of the current command/function string
=$00025d					MARG1            = $00025D ;4 Bytes First command argument. May be data or address, depending on command
=$000261					MARG2            = $000261 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000265					MARG3            = $000265 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000269					MARG4            = $000269 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$00026d					MARG5            = $00026D ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000271					MARG6            = $000271 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000275					MARG7            = $000275 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000279					MARG8            = $000279 ;4 Bytes First command argument. May be data or address, depending on command. Data is 32-bit number. Address is 24-bit address and 8-bit length.
=$000300					LOADFILE_VARS    = $000300 ; Byte
=$000300					LOADFILE_NAME    = $000300 ;3 Bytes (addr) Name of file to load. Address in Data Page
=$000303					LOADFILE_LEN     = $000303 ;1 Byte  Length of filename. 0=Null Terminated
=$000304					LOADPBR          = $000304 ;1 Byte  First Program Bank of loaded file ($05 segment)
=$000305					LOADPC           = $000305 ;2 Bytes Start address of loaded file ($05 segment)
=$000307					LOADDBR          = $000307 ;1 Byte  First data bank of loaded file ($06 segment)
=$000308					LOADADDR         = $000308 ;2 Bytes FIrst data address of loaded file ($06 segment)
=$00030a					LOADFILE_TYPE    = $00030A ;3 Bytes (addr) File type string in loaded data file. Actual string data will be in Bank 1. Valid values are BIN, PRG, P16
=$00030d					BLOCK_LEN        = $00030D ;2 Bytes Length of block being loaded
=$00030f					BLOCK_ADDR       = $00030F ;2 Bytes (temp) Address of block being loaded
=$000311					BLOCK_BANK       = $000311 ;1 Byte  (temp) Bank of block being loaded
=$000312					BLOCK_COUNT      = $000312 ;2 Bytes (temp) Counter of bytes read as file is loaded
=$000300					FDC_DRIVE        = $000300 ;1 byte - The number of the selected drive
=$000301					FDC_HEAD         = $000301 ;1 byte - The head number (0 or 1)
=$000302					FDC_CYLINDER     = $000302 ;1 byte - The cylinder number
=$000303					FDC_SECTOR       = $000303 ;1 byte - The sector number
=$000304					FDC_SECTOR_SIZE  = $000304 ;1 byte - The sector size code (2 = 512)
=$000305					FDC_SECPERTRK    = $000305 ;1 byte - The number of sectors per track (18 for 1.44 MB floppy)
=$000306					FDC_ST0          = $000306 ;1 byte - Status Register 0
=$000307					FDC_ST1          = $000307 ;1 byte - Status Register 1
=$000308					FDC_ST2          = $000308 ;1 byte - Status Register 2
=$000309					FDC_ST3          = $000309 ;1 byte - Status Register 3
=$00030a					FDC_PCN          = $00030A ;1 byte - Present Cylinder Number
=$00030b					FDC_STATUS       = $00030B ;1 byte - Status of what we think is going on with the FDC:
=$00030c					DIVIDEND         = $00030C ;4 bytes - Dividend for 32-bit division
=$000310					DIVISOR          = $000310 ;4 bytes - Divisor for 32-bit division
=$000314					REMAINDER        = $000314 ;4 bytes - Remainder for 32-bit division
=$000320					SDOS_VARIABLES   = $000320
=$000320					BIOS_STATUS      = $000320      ; 1 byte - Status of any BIOS operation
=$000321					BIOS_DEV         = $000321      ; 1 byte - Block device number for block operations
=$000322					BIOS_LBA         = $000322      ; 4 bytes - Address of block to read/write (this is the physical block, w/o reference to partition)
=$000326					BIOS_BUFF_PTR    = $000326      ; 4 bytes - 24-bit pointer to memory for read/write operations
=$00032a					BIOS_FIFO_COUNT  = $00032A      ; 2 bytes - The number of bytes read on the last block read
=$00032c					BIOS_FLAGS       = $00032C      ; 1 byte - Flags for various BIOSy things:
=$00032d					BIOS_TIMER       = $00032D      ; 1 byte - the number of 1/60 ticks for a time out
=$00032e					DOS_STATUS       = $00032E      ; 1 byte - The error code describing any error with file access
=$000330					DOS_CLUS_ID      = $000330      ; 4 bytes - The cluster desired for a DOS operation
=$000338					DOS_DIR_PTR      = $000338      ; 4 bytes - Pointer to a directory entry (assumed to be within DOS_SECTOR)
=$00033c					DOS_BUFF_PTR     = $00033C      ; 4 bytes - A pointer for DOS cluster read/write operations
=$000340					DOS_FD_PTR       = $000340      ; 4 bytes - A pointer to a file descriptor
=$000344					DOS_FAT_LBA      = $000344      ; 4 bytes - The LBA for a sector of the FAT we need to read/write
=$000348					DOS_TEMP         = $000348      ; 4 bytes - Temporary storage for DOS operations
=$00034c					DOS_FILE_SIZE    = $00034C      ; 4 bytes - The size of a file
=$000350					DOS_SRC_PTR      = $000350      ; 4 bytes - Pointer for transferring data
=$000354					DOS_DST_PTR      = $000354      ; 4 bytes - Pointer for transferring data
=$000358					DOS_END_PTR      = $000358      ; 4 bytes - Pointer to the last byte to save
=$00035c					DOS_RUN_PTR      = $00035C      ; 4 bytes - Pointer for starting a loaded program
=$000360					DOS_RUN_PARAM    = $000360      ; 4 bytes - Pointer to the ASCIIZ string for arguments in loading a program
=$000364					DOS_STR1_PTR     = $000364      ; 4 bytes - pointer to a string
=$000368					DOS_STR2_PTR     = $000368      ; 4 bytes - pointer to a string
=$00036b					DOS_SCRATCH      = $00036B      ; 4 bytes - general purpose short term storage
=$000370					DOS_BLOCK_SIZE   = $000370      ; 4 bytes - the size of a block to load (in bytes)
=$000400					DOS_PATH_BUFF    = $000400      ; 256 bytes - A buffer for path names
=$000500					FDC_PARAMETERS   = $000500      ; 16 bytes - a buffer of parameter data for the FDC
=$000510					FDC_RESULTS      = $000510      ; 16 bytes - Buffer for results of FDC commands
=$000530					FDC_PARAM_NUM    = $000530      ; 1 byte - The number of parameters to send to the FDC (including command)
=$000532					FDC_RESULT_NUM   = $000532      ; 1 byte - The number of results expected
=$000533					FDC_EXPECT_DAT   = $000533      ; 1 byte - 0 = the command expects no data, otherwise expects data
=$000534					FDC_CMD_RETRY    = $000534      ; 1 byte - a retry counter for commands
=$000700					CURRUART         = $000700 ; 3-bytes: the base address of the current UART
=$000703					CHAN_OUT         = $000703 ; 1-byte: the number of the current output channel (for PUTC, etc.)
=$000704					CHAN_IN          = $000704 ; 1-byte: the number of the current input channel (for GETCH, etc.)
=$000705					TIMERFLAGS       = $000705 ; 1-byte: flags to indicate that one of the timer interupts has triggered
=$80						TIMER0TRIGGER    = $80
=$40						TIMER1TRIGGER    = $40
=$20						TIMER2TRIGGER    = $20
=$000f00					KBD_VARS = $000F00
=$000f00					KBD_STATE           = $000F00   ; 1 byte - The state of the keyboard controller state machine
=$000f01					KBD_SC_BUF          = $000F01   ; 16 bytes - Buffer for keyboard scancodes read
=$000f11					KBD_SC_HEAD         = $000F11   ; 1 byte - Index of the first scancode cell to write to
=$000f12					KBD_CHAR_BUF        = $000F12   ; 16 bytes - Character buffer
=$000f22					KBD_CHAR_HEAD       = $000F22   ; 1 byte - Number of characters in the character buffer
=$000f23					KBD_MODIFIERS       = $000F23   ; 1 byte - State of the modifier keys
=$000f24					KBD_LOCKS           = $000F24   ; 1 byte - State of the lock keys: Caps, Num, Scroll
=$000f25					KBD_TBL_UNMOD       = $000F25   ; 4 bytes - Pointer to the scan code translation table for unmodified keys
=$000f29					KBD_TBL_SHIFT       = $000F29   ; 4 bytes - Pointer to the scan code translation table for shifted keys
=$000f2d					KBD_TBL_CTRL        = $000F2D   ; 4 bytes - Pointer to the scan code translation table for keys modified by CTRL
=$000f31					KBD_TBL_LOCK        = $000F31   ; 4 bytes - Pointer to the scan code translation table for keys modified by CAPSLOCK or NUMLOCK
=$000f35					KBD_TBL_LOCK_SHIFT  = $000F35   ; 4 bytes - Pointer to the scan code translation table for keys modified by CAPSLOCK and SHIFT
=$000f39					KBD_TBL_CTRL_SHIFT  = $000F39   ; 4 bytes - Pointer to the scan code translation table for keys modified by CTRL and SHIFT
=$000f00					KEY_BUFFER       = $000F00 ; 64 Bytes keyboard buffer
=$0080						KEY_BUFFER_SIZE  = $0080   ;128 Bytes (constant) keyboard buffer length
=$000f7f					KEY_BUFFER_END   = $000F7F ;  1 Byte  Last byte of keyboard buffer
=$000f83					KEY_BUFFER_CMD   = $000F83 ;  1 Byte  Indicates the Command Process Status
=$000f84					COMMAND_SIZE_STR = $000F84 ;  1 Byte
=$000f86					COMMAND_COMP_TMP = $000F86 ;  2 Bytes
=$000f87					KEYBOARD_SC_FLG  = $000F87 ;  1 Bytes that indicate the Status of Left Shift, Left CTRL, Left ALT, Right Shift
=$000f88					KEYBOARD_SC_TMP  = $000F88 ;  1 Byte, Interrupt Save Scan Code while Processing
=$000f89					KEYBOARD_LOCKS   = $000F89 ;  1 Byte, the status of the various lock keys
=$000f8a					KEYFLAG          = $000F8A ;  1 Byte, flag to indicate if CTRL-C has been pressed
=$000f8b					KEY_BUFFER_RPOS  = $000F8B ;  2 Byte, position of the character to read from the KEY_BUFFER
=$000f8d					KEY_BUFFER_WPOS  = $000F8D ;  2 Byte, position of the character to write to the KEY_BUFFER
=$001000					KERNEL_JMP_BEGIN = $001000 ; Reserved for the Kernel jump table
=$001fff					KERNEL_JMP_END   = $001FFF
=$002000					TEST_BEGIN       = $002000 ;28672 Bytes Test/diagnostic code for prototype.
=$007fff					TEST_END         = $007FFF ;0 Byte
=$008000					STACK_BEGIN      = $008000 ;32512 Bytes The default beginning of stack space
=$00feff					STACK_END        = $00FEFF ;0 Byte  End of stack space. Everything below this is I/O space
=$38ff00					        ISR_BEGIN        = $38FF00 ; Byte  Beginning of CPU vectors in Direct page
=$38ff00					        HRESET           = $38FF00 ;16 Bytes Handle RESET asserted. Reboot computer and re-initialize the kernel.
=$38ff10					        HCOP             = $38FF10 ;16 Bytes Handle the COP instruction. Program use; not used by OS
=$38ff20					        HBRK             = $38FF20 ;16 Bytes Handle the BRK instruction. Returns to BASIC Ready prompt.
=$38ff30					        HABORT           = $38FF30 ;16 Bytes Handle ABORT asserted. Return to Ready prompt with an error message.
=$38ff40					        HNMI             = $38FF40 ;32 Bytes Handle NMI
=$38ff60					        HIRQ             = $38FF60 ;32 Bytes Handle IRQ
=$38ff80					        Unused_FF80      = $38FF80 ;End of direct page Interrrupt handlers
=$38ffe0					        VECTORS_BEGIN    = $38FFE0 ;0 Byte  Interrupt vectors
=$38ffe0					        JMP_READY        = $38FFE0 ;4 Bytes Jumps to ROM READY routine. Modified whenever alternate command interpreter is loaded.
=$38ffe4					        VECTOR_COP       = $38FFE4 ;2 Bytes Native COP Interrupt vector
=$38ffe6					        VECTOR_BRK       = $38FFE6 ;2 Bytes Native BRK Interrupt vector
=$38ffe8					        VECTOR_ABORT     = $38FFE8 ;2 Bytes Native ABORT Interrupt vector
=$38ffea					        VECTOR_NMI       = $38FFEA ;2 Bytes Native NMI Interrupt vector
=$38ffec					        VECTOR_RESET     = $38FFEC ;2 Bytes Unused (Native RESET vector)
=$38ffee					        VECTOR_IRQ       = $38FFEE ;2 Bytes Native IRQ Vector
=$38fff0					        RETURN           = $38FFF0 ;4 Bytes RETURN key handler. Points to BASIC or MONITOR subroutine to execute when RETURN is pressed.
=$38fff4					        VECTOR_ECOP      = $38FFF4 ;2 Bytes Emulation mode interrupt handler
=$38fff6					        VECTOR_EBRK      = $38FFF6 ;2 Bytes Emulation mode interrupt handler
=$38fff8					        VECTOR_EABORT    = $38FFF8 ;2 Bytes Emulation mode interrupt handler
=$38fffa					        VECTOR_ENMI      = $38FFFA ;2 Bytes Emulation mode interrupt handler
=$38fffc					        VECTOR_ERESET    = $38FFFC ;2 Bytes Emulation mode interrupt handler
=$38fffe					        VECTOR_EIRQ      = $38FFFE ;2 Bytes Emulation mode interrupt handler
=$400000					        VECTORS_END      = $400000 ;*End of vector space
=$00ffff					BANK0_END        = $00FFFF ;End of Bank 00 and Direct page

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/page_00_data.asm

>380000		00 a0 af			                .long $AFA000       ; SCREENBEGIN, 3 bytes, Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
>380003		4c 00				                .word 76            ; COLS_VISIBLE, 2 bytes, Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
>380005		64 00				                .word 100           ; COLS_PER_LINE, 2 bytes, Columns in memory per screen line. A virtual line can be this long. Default=128
>380007		38 00				                .word 56            ; LINES_VISIBLE, 2 bytes, The number of rows visible on the screen. Default=25
>380009		40 00				                .word 64            ; LINES_MAX, 2 bytes, The number of rows in memory for the screen. Default=64
>38000b		00 a0 af			                .long $AFA000       ; CURSORPOS, 3 bytes, The next character written to the screen will be written in this location.
>38000e		00 00				                .word 0             ; CURSORX, 2 bytes, This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>380010		00 00				                .word 0             ; CURSORY, 2 bytes, This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>380012		0f				                .byte $0F           ; CURCOLOR, 2 bytes, Color of next character to be printed to the screen.
>380013		00				                .byte $00           ; CURATTR, 2 bytes, Attribute of next character to be printed to the screen.
>380014		00 80				                .word STACK_BEGIN   ; STACKBOT, 2 bytes, Lowest location the stack should be allowed to write to. If SP falls below this value, the runtime should generate STACK OVERFLOW error and abort.
>380016		ff fe				                .word STACK_END     ; STACKTOP, 2 bytes, Highest location the stack can occupy. If SP goes above this value, the runtime should generate STACK OVERFLOW error and abort.

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/page_00_code.asm

.38ff00		18		clc		RHRESET         CLC
.38ff01		fb		xce		                XCE
.38ff02		5c 00 10 00	jmp $001000	                JML BOOT
.38ff10						RHCOP
.38ff10		c2 30		rep #$30	                REP #$30        ; set A&X long
.38ff12		8b		phb		                PHB
.38ff13		0b		phd		                PHD
.38ff14		48		pha		                PHA
.38ff15		da		phx		                PHX
.38ff16		5a		phy		                PHY
.38ff17		5c 08 10 00	jmp $001008	                JML BREAK
.38ff20						RHBRK
.38ff20		c2 30		rep #$30	                REP #$30        ; set A&X long
.38ff22		8b		phb		                PHB
.38ff23		0b		phd		                PHD
.38ff24		48		pha		                PHA
.38ff25		da		phx		                PHX
.38ff26		5a		phy		                PHY
.38ff27		5c 08 10 00	jmp $001008	                JML BREAK
.38ff30						RHABORT
.38ff30		c2 30		rep #$30	                REP #$30        ; set A&X long
.38ff32		8b		phb		                PHB
.38ff33		0b		phd		                PHD
.38ff34		48		pha		                PHA
.38ff35		da		phx		                PHX
.38ff36		5a		phy		                PHY
.38ff37		5c 08 10 00	jmp $001008	                JML BREAK
.38ff40						 RHNMI
.38ff40		c2 30		rep #$30	                REP #$30        ; set A&X long
.38ff42		8b		phb		                PHB
.38ff43		0b		phd		                PHD
.38ff44		48		pha		                PHA
.38ff45		da		phx		                PHX
.38ff46		5a		phy		                PHY
.38ff47		22 96 19 38	jsl $381996	                JSL NMI_HANDLER
.38ff4b		7a		ply		                PLY
.38ff4c		fa		plx		                PLX
.38ff4d		68		pla		                PLA
.38ff4e		2b		pld		                PLD
.38ff4f		ab		plb		                PLB
.38ff50		40		rti		                RTI
.38ff60						RHIRQ
.38ff60		c2 30		rep #$30	                REP #$30        ; set A&X long
.38ff62		8b		phb		                PHB
.38ff63		0b		phd		                PHD
.38ff64		48		pha		                PHA
.38ff65		da		phx		                PHX
.38ff66		5a		phy		                PHY
.38ff67		22 c0 17 38	jsl $3817c0	                JSL IRQ_HANDLER
.38ff6b		7a		ply		                PLY
.38ff6c		fa		plx		                PLX
.38ff6d		68		pla		                PLA
.38ff6e		2b		pld		                PLD
.38ff6f		ab		plb		                PLB
.38ff70		40		rti		                RTI
.38ffe0		5c 04 00 3a	jmp $3a0004	JUMP_READY      JML MONITOR    ; Kernel READY routine. Rewrite this address to jump to a custom kernel.
>38ffe4		10 ff				RVECTOR_COP     .addr HCOP     ; FFE4
>38ffe6		20 ff				RVECTOR_BRK     .addr HBRK     ; FFE6
>38ffe8		30 ff				RVECTOR_ABORT   .addr HABORT   ; FFE8
>38ffea		40 ff				RVECTOR_NMI     .addr HNMI     ; FFEA
>38ffec		00 00				                .word $0000    ; FFEC
>38ffee		60 ff				RVECTOR_IRQ     .addr HIRQ    ; FFEE
.38fff0		5c 9b 06 39	jmp $39069b	RRETURN         JML IRETURN
>38fff4		10 ff				RVECTOR_ECOP    .addr HCOP     ; FFF4
>38fff6		20 ff				RVECTOR_EBRK    .addr HBRK     ; FFF6
>38fff8		30 ff				RVECTOR_EABORT  .addr HABORT   ; FFF8
>38fffa		40 ff				RVECTOR_ENMI    .addr HNMI     ; FFFA
>38fffc		00 ff				RVECTOR_ERESET  .addr HRESET   ; FFFC
>38fffe		60 ff				RVECTOR_EIRQ    .addr HIRQ     ; FFFE

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/dram_inc.asm

=$afa000					SCREEN_PAGE0     = $AFA000 ;8192 Bytes First page of display RAM. This is used at boot time to display the welcome screen and the BASIC or MONITOR command screens.
=$afc000					SCREEN_PAGE1     = $AFC000 ;8192 Bytes Additional page of display RAM. This can be used for page flipping or to handle multiple edit buffers.
=$b00000					SCREEN_END       = $B00000 ;End of display memory

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/fdc_inc.asm

=$af13f0					SIO_FDC  = $AF13F0
=$af13f0					SIO_FDC_SRA = $AF13F0 ; Read Only - Status Register A (not used in AT mode)
=$af13f1					SIO_FDC_SRB = $AF13F1 ; Read Only - Status Register B (not used in AT mode)
=$af13f2					SIO_FDC_DOR = $AF13F2 ; Read/Write - Digital Output Register
=$01						FDC_DOR_DSEL0 = $01     ; Drive 0 Select
=$02						FDC_DOR_DSEL1 = $02     ; Drive 1 Select
=$04						FDC_DOR_NRESET = $04    ; Reset the FDC
=$08						FDC_DOR_DMAEN = $08     ; Enable DMA
=$10						FDC_DOR_MOT0  = $10     ; Turn on motor 0
=$20						FDC_DOR_MOT1  = $20     ; Turn on motor 1
=$40						FDC_DOR_MOT2  = $40     ; Turn on motor 2
=$80						FDC_DOR_MOT3  = $80     ; Turn on motor 3
=$af13f3					SIO_FDC_TSR = $AF13F3   ; Read/Write - Tape Drive Status (not used on the C256)
=$af13f4					SIO_FDC_MSR = $AF13F4   ; Read - Main Status Register
=$01						FDC_MSR_DRV0BSY = $01   ; Indicates if drive 0 is busy
=$02						FDC_MSR_DRV1BSY = $02   ; Indicates if drive 1 is busy
=$10						FDC_MSR_CMDBSY = $10    ; Indicates if a command is in progress
=$20						FDC_MSR_NONDMA = $20    ;
=$40						FDC_MSR_DIO = $40       ; Data direction: 1 = read, 0 = write
=$80						FDC_MSR_RQM = $80       ; 1 = host can transfer data, 0 = host must wait
=$af13f4					SIO_FDC_DSR = $AF13F4   ; Write - Data Select Register
=$40						FDC_DSR_LOPWR = $40     ; Turn on low power mode
=$80						FDC_DSR_RESET = $80     ; Software reset of the FDC
=$af13f5					SIO_FDC_DTA = $AF13F5   ; Read/Write - Data - FIFO
=$af13f6					SIO_FDC_RSV = $AF13F6   ; Reserved
=$af13f7					SIO_FDC_DIR = $AF13F7   ; Read - Digital Input Register
=$80						FDC_DIR_DSKCHG = $80    ; Indicates if the disk has changed
=$af13f7					SIO_FDC_CCR = $AF13F7   ; Write - Configuration Control Register
=$03						FDC_ST0_DRVSEL = $03    ; Mask for the current selected drive
=$04						FDC_ST0_HEAD = $04      ; Bit for the current selected head
=$08						FDC_ST0_EC = $08        ; Bit for EQUIPMENT CHECK, error in recalibrate or relative seek
=$10						FDC_ST0_SEEKEND = $10   ; The FDC completed a seek, relative seek, or recalibrate
=$c0						FDC_ST0_INTCODE = $C0   ; Mask for interrupt code:
=$01						FDC_ST1_MA = $01        ; Missing address mark
=$02						FDC_ST1_NW = $02        ; Not writable (disk is write protected)
=$04						FDC_ST1_ND = $04        ; No data
=$10						FDC_ST1_OR = $10        ; Overrun/underrun of the data
=$20						FDC_ST1_DE = $20        ; Data error... a CRC check failed
=$80						FDC_ST1_EN = $80        ; End of cylinder: tried to acess a sector not on the track
=$01						FDC_ST2_MD = $01        ; Missing address mark: FDC cannot detect a data address mark
=$02						FDC_ST2_BC = $02        ; Bad cylinder
=$10						FDC_ST2_WC = $10        ; Wrong cylinder: track is not the same as expected
=$20						FDC_ST2_DD = $20        ; Data error in field: CRC error
=$40						FDC_ST2_CM = $40        ; Control mark
=$03						FDC_ST3_DRVSEL = $03    ; Drive select mask
=$04						FDC_ST3_HEAD = $04      ; Head address bit
=$10						FDC_ST3_TRACK0 = $10    ; Track 0: Status of the TRK0 pin
=$40						FDC_ST3_WP = $40        ; Write Protect: status of the WP pin
=2						FDC_CMD_READ_TRACK          = 2
=3						FDC_CMD_SPECIFY             = 3
=4						FDC_CMD_SENSE_DRIVE_STATUS  = 4
=5						FDC_CMD_WRITE_DATA          = 5
=6						FDC_CMD_READ_DATA           = 6
=7						FDC_CMD_RECALIBRATE         = 7
=8						FDC_CMD_SENSE_INTERRUPT     = 8
=9						FDC_CMD_WRITE_DELETED_DATA  = 9
=10						FDC_CMD_READ_ID             = 10
=12						FDC_CMD_READ_DELETED_DATA   = 12
=13						FDC_CMD_FORMAT_TRACK        = 13
=14						FDC_CMD_DUMPREG             = 14
=15						FDC_CMD_SEEK                = 15
=16						FDC_CMD_VERSION             = 16
=17						FDC_CMD_SCAN_EQUAL          = 17
=18						FDC_CMD_PERPENDICULAR_MODE  = 18
=19						FDC_CMD_CONFIGURE           = 19
=20						FDC_CMD_LOCK                = 20
=22						FDC_CMD_VERIFY              = 22
=25						FDC_CMD_SCAN_LOW_OR_EQUAL   = 25
=29						FDC_CMD_SCAN_HIGH_OR_EQUAL  = 29
=$80						FDC_CMD_MT = $80                    ; Command bit to turn on multi-track
=$40						FDC_CMD_MFM = $40                   ; Command bit to operate in MFM format
=$20						FDC_CMD_SK = $20                    ; Command bit to skip deleted sectors
=$40						FDC_CMD_EIS = $40                   ; Command bit to turn on implied seek
=1						FDC_DEVCMD_MOTOR_ON         = 1     ; Device code to turn the motor on
=2						FDC_DEVCMD_MOTOR_OFF        = 2     ; Device code to turn the motor off
=3						FDC_DEVCMD_RECAL            = 3     ; Device code to recalibrate the drive

;******  Return to file: src\kernel.asm


;******  Processing file: src\Includes/basic_inc.asm

=$3a0000					    BASIC = $3A0000
=3801092					    MONITOR = BASIC + 4

;******  Return to file: src\kernel.asm


;******  Processing file: src\kernel_jumptable.asm

.381000	1000	5c 00 04 39	jmp $390400	BOOT            JML IBOOT
.381004	1004	5c a6 05 39	jmp $3905a6	RESTORE         JML IRESTORE
.381008	1008	5c 3a 06 39	jmp $39063a	BREAK           JML IBREAK
.38100c	100c	5c 81 06 39	jmp $390681	READY           JML IREADY
.381010	1010	5c 9f 10 39	jmp $39109f	SCINIT          JML ISCINIT
.381014	1014	5c a0 10 39	jmp $3910a0	IOINIT          JML IIOINIT
.381018	1018	5c 3d 07 39	jmp $39073d	PUTC            JML IPUTC
.38101c	101c	5c 26 07 39	jmp $390726	PUTS            JML IPUTS
.381020	1020	5c e1 07 39	jmp $3907e1	PUTB            JML IPUTB
.381024	1024	5c 84 3b 39	jmp $393b84	PUTBLOCK        JML IPUTBLOCK
.381028	1028	5c 32 77 39	jmp $397732	GETSCANCODE     JML KBD_GET_SCANCODE    ; Get the next 8-bit scan code from the keyboard: A = 0 if no scancode present, contains the scancode otherwise
.38102c	102c	5c e8 77 39	jmp $3977e8	GETLOCKS        JML KBD_GETLOCKS        ; Get the state of the lock keys on the keyboard
.381030	1030	5c a3 10 39	jmp $3910a3	OPEN            JML IOPEN
.381034	1034	5c a4 10 39	jmp $3910a4	CLOSE           JML ICLOSE
.381038	1038	5c 9c 06 39	jmp $39069c	SETIN           JML ISETIN
.38103c	103c	5c a5 06 39	jmp $3906a5	SETOUT          JML ISETOUT
.381040	1040	5c a5 10 39	jmp $3910a5	GETB            JML IGETB
.381044	1044	5c 21 3b 39	jmp $393b21	GETBLOCK        JML IGETBLOCK
.381048	1048	5c ea 06 39	jmp $3906ea	GETCH           JML IGETCH
.38104c	104c	5c b7 06 39	jmp $3906b7	GETCHW          JML IGETCHW
.381050	1050	5c ae 06 39	jmp $3906ae	GETCHE          JML IGETCHE
.381054	1054	5c a6 10 39	jmp $3910a6	GETS            JML IGETS
.381058	1058	5c a7 10 39	jmp $3910a7	GETLINE         JML IGETLINE
.38105c	105c	5c a8 10 39	jmp $3910a8	GETFIELD        JML IGETFIELD
.381060	1060	5c a9 10 39	jmp $3910a9	TRIM            JML ITRIM
.381064	1064	5c aa 10 39	jmp $3910aa	PRINTC          JML IPRINTC
.381068	1068	5c ab 10 39	jmp $3910ab	PRINTS          JML IPRINTS
.38106c	106c	5c e2 07 39	jmp $3907e2	PRINTCR         JML IPRINTCR
.381070	1070	5c ac 10 39	jmp $3910ac	PRINTF          JML IPRINTF
.381074	1074	5c ad 10 39	jmp $3910ad	PRINTI          JML IPRINTI
.381078	1078	5c 96 08 39	jmp $390896	PRINTH          JML IPRINTH
.38107c	107c	5c ae 10 39	jmp $3910ae	PRINTAI         JML IPRINTAI
.381080	1080	5c b3 08 39	jmp $3908b3	PRINTAH         JML IPRINTAH
.381084	1084	5c 7a 08 39	jmp $39087a	LOCATE          JML ILOCATE
.381088	1088	5c af 10 39	jmp $3910af	PUSHKEY         JML IPUSHKEY
.38108c	108c	5c b0 10 39	jmp $3910b0	PUSHKEYS        JML IPUSHKEYS
.381090	1090	5c 42 08 39	jmp $390842	CSRRIGHT        JML ICSRRIGHT
.381094	1094	5c 51 08 39	jmp $390851	CSRLEFT         JML ICSRLEFT
.381098	1098	5c 60 08 39	jmp $390860	CSRUP           JML ICSRUP
.38109c	109c	5c 6f 08 39	jmp $39086f	CSRDOWN         JML ICSRDOWN
.3810a0	10a0	5c 31 08 39	jmp $390831	CSRHOME         JML ICSRHOME
.3810a4	10a4	5c 85 08 39	jmp $390885	SCROLLUP        JML ISCROLLUP
.3810a8	10a8	5c 01 09 39	jmp $390901	CLRSCREEN       JML ICLRSCREEN
.3810ac	10ac	5c ac 09 39	jmp $3909ac	INITCHLUT	    JML IINITCHLUT
.3810b0	10b0	5c d3 0b 39	jmp $390bd3	INITSUPERIO	    JML IINITSUPERIO
.3810b4	10b4	5c 72 74 39	jmp $397472	INITKEYBOARD    JML IINITKEYBOARD
.3810b8	10b8	5c 00 80 39	jmp $398000	INITMOUSE       JML IINITMOUSE
.3810bc	10bc	5c b4 0b 39	jmp $390bb4	INITCURSOR      JML IINITCURSOR
.3810c0	10c0	5c 7c 0b 39	jmp $390b7c	INITFONTSET     JML IINITFONTSET
.3810c4	10c4	5c b9 09 39	jmp $3909b9	INITGAMMATABLE  JML IINITGAMMATABLE
.3810c8	10c8	5c d9 09 39	jmp $3909d9	INITALLLUT      JML IINITALLLUT
.3810cc	10cc	5c 9f 0a 39	jmp $390a9f	INITVKYTXTMODE  JML IINITVKYTXTMODE
.3810d0	10d0	5c 20 0b 39	jmp $390b20	INITVKYGRPMODE  JML IINITVKYGRPMODE
.3810d4	10d4	5c 7b 0b 39	jmp $390b7b	ISETDAC32KHZ    JML INOP            ; Depracated Routine Replaced by New Ones - To be Implemented
.3810d8	10d8	5c 7b 0b 39	jmp $390b7b	ISETDAC48KHZ    JML INOP            ; Depracated Routine Replaced by New Ones - To be Implemented
.3810dc	10dc	5c ed 0c 39	jmp $390ced	INITCODEC       JML IINITCODEC
.3810e0	10e0	5c 7c 0d 39	jmp $390d7c	RESETCODEC      JML IRESETCODEC
.3810e4	10e4	5c ea 0d 39	jmp $390dea	BMP_PARSER      JML IBMP_PARSER
.3810e8	10e8	5c 9f 0d 39	jmp $390d9f	BM_FILL_SCREEN  JML IBM_FILL_SCREEN
.3810ec	10ec	5c 2d 31 39	jmp $39312d	OPL2_TONE_TEST  JML IOPL2_TONE_TEST
.3810f0	10f0	5c 07 4e 39	jmp $394e07	F_OPEN          JML IF_OPEN         ; open a file for reading/writing/creating
.3810f4	10f4	5c 9a 4e 39	jmp $394e9a	F_CREATE        JML IF_CREATE       ; create a new file
.3810f8	10f8	5c d4 4e 39	jmp $394ed4	F_CLOSE         JML IF_CLOSE        ; close a file (make sure last cluster is written)
.3810fc	10fc	5c 6d 4f 39	jmp $394f6d	F_WRITE         JML IF_WRITE        ; write the current cluster to the file
.381100	1100	5c 08 4f 39	jmp $394f08	F_READ          JML IF_READ         ; read the next cluster from the file
.381104	1104	5c 17 50 39	jmp $395017	F_DELETE        JML IF_DELETE       ; delete a file / directory
.381108	1108	5c d9 4f 39	jmp $394fd9	F_DIROPEN       JML IF_DIROPEN      ; open a directory and seek the first directory entry
.38110c	110c	5c 13 50 39	jmp $395013	F_DIRNEXT       JML IF_DIRNEXT      ; seek to the next directory of an open directory
.381110	1110	5c b0 50 39	jmp $3950b0	F_DIRREAD       JML IF_DIRREAD      ; Read the directory entry for the specified file
.381114	1114	5c d7 50 39	jmp $3950d7	F_DIRWRITE      JML IF_DIRWRITE     ; Write any changes in the current directory cluster back to the drive
.381118	1118	5c db 50 39	jmp $3950db	F_LOAD          JML IF_LOAD         ; load a binary file into memory, supports multiple file formats
.38111c	111c	5c 36 54 39	jmp $395436	F_SAVE          JML IF_SAVE         ; Save memory to a binary file
.381120	1120	5c f7 3a 39	jmp $393af7	CMDBLOCK        JML ICMDBLOCK       ; Send a command to a block device
.381124	1124	5c cf 54 39	jmp $3954cf	F_RUN           JML IF_RUN          ; Load an run a binary file
.381128	1128	5c 22 3f 39	jmp $393f22	F_MOUNT         JML DOS_MOUNT       ; Mount the designated block device
.38112c	112c	5c 1b 0b 39	jmp $390b1b	SETSIZES        JML ISETSIZES
.381130	1130	5c 1e 56 39	jmp $39561e	F_COPY          JML IF_COPY         ; Copy a file
.381134	1134	5c 68 55 39	jmp $395568	F_ALLOCFD       JML IF_ALLOCFD      ; Allocate a file descriptor
.381138	1138	5c bc 55 39	jmp $3955bc	F_FREEFD        JML IF_FREEFD       ; Free a file descriptor
.38113c	113c	5c 93 77 39	jmp $397793	TESTBREAK       JML KBD_TEST_BREAK  ; Check if BREAK was pressed recently by the user (C is set if true, clear if false)
.381140	1140	5c d3 79 39	jmp $3979d3	SETTABLE        JML KBD_SETTABLE    ; Set the keyboard scan code -> character translation tables (B:X points to the new tables)
.381144	1144	5c 58 0b 39	jmp $390b58	READVRAM        JML IREADVRAM       ; Read a byte from video RAM at B:X
=$001700					VEC_INT_START = *                           ; Label for the start of the IRQ vectors
.381700	1700	5c 99 65 39	jmp $396599	VEC_INT00_SOF   JML FDC_TIME_HANDLE         ; IRQ 0, 0 --- Start Of Frame interrupt
.381704	1704	5c b3 10 39	jmp $3910b3	VEC_INT01_SOL   JML IRQHANDLESTUB           ; IRQ 0, 1 --- Start Of Line interrupt
.381708	1708	5c b3 10 39	jmp $3910b3	VEC_INT02_TMR0  JML IRQHANDLESTUB           ; IRQ 0, 2 --- Timer 0 interrupt
.38170c	170c	5c b3 10 39	jmp $3910b3	VEC_INT03_TMR1  JML IRQHANDLESTUB           ; IRQ 0, 3 --- Timer 1 interrupt
.381710	1710	5c b3 10 39	jmp $3910b3	VEC_INT04_TMR2  JML IRQHANDLESTUB           ; IRQ 0, 4 --- Timer 2 interrupt
.381714	1714	5c b3 10 39	jmp $3910b3	VEC_INT05_RTC   JML IRQHANDLESTUB           ; IRQ 0, 5 --- Real Time Clock interrupt
.381718	1718	5c b3 10 39	jmp $3910b3	VEC_INT06_FDC   JML IRQHANDLESTUB           ; IRQ 0, 6 --- Floppy Drive Controller interrupt
.38171c	171c	5c 28 81 39	jmp $398128	VEC_INT07_MOUSE JML MOUSE_INTERRUPT         ; IRQ 0, 7 --- Mouse interrupt
.381720	1720	5c e0 75 39	jmp $3975e0	VEC_INT10_KBD   JML KBD_PROCESS_BYTE        ; IRQ 1, 0 --- Keyboard interrupt
.381724	1724	5c b3 10 39	jmp $3910b3	VEC_INT11_COL0  JML IRQHANDLESTUB           ; IRQ 1, 1 --- VICKY_II (INT2) Sprite Collision
.381728	1728	5c b3 10 39	jmp $3910b3	VEC_INT12_COL1  JML IRQHANDLESTUB           ; IRQ 1, 2 --- VICKY_II (INT3) Bitmap Collision
.38172c	172c	5c b3 10 39	jmp $3910b3	VEC_INT13_COM2  JML IRQHANDLESTUB           ; IRQ 1, 3 --- Serial port #2 interrupt
.381730	1730	5c b3 10 39	jmp $3910b3	VEC_INT14_COM1  JML IRQHANDLESTUB           ; IRQ 1, 4 --- Serial port #1 interrupt
.381734	1734	5c b3 10 39	jmp $3910b3	VEC_INT15_MIDI  JML IRQHANDLESTUB           ; IRQ 1, 5 --- MIDI controller interrupt
.381738	1738	5c b3 10 39	jmp $3910b3	VEC_INT16_LPT   JML IRQHANDLESTUB           ; IRQ 1, 6 --- Parallel port interrupt
.38173c	173c	5c b3 10 39	jmp $3910b3	VEC_INT17_SDC   JML IRQHANDLESTUB           ; IRQ 1, 7 --- SD Card Controller interrupt (CH376S???)
.381740	1740	5c b3 10 39	jmp $3910b3	VEC_INT20_OPL   JML IRQHANDLESTUB           ; IRQ 2, 0 --- OPL3
.381744	1744	5c b3 10 39	jmp $3910b3	VEC_INT21_GABE0 JML IRQHANDLESTUB           ; IRQ 2, 1 --- GABE (INT0) - TBD
.381748	1748	5c b3 10 39	jmp $3910b3	VEC_INT22_GABE1 JML IRQHANDLESTUB           ; IRQ 2, 2 --- GABE (INT1) - TBD
.38174c	174c	5c b3 10 39	jmp $3910b3	VEC_INT23_VDMA  JML IRQHANDLESTUB           ; IRQ 2, 3 --- VICKY_II (INT4) - VDMA Interrupt
.381750	1750	5c b3 10 39	jmp $3910b3	VEC_INT24_COL2  JML IRQHANDLESTUB           ; IRQ 2, 4 --- VICKY_II (INT5) Tile Collision
.381754	1754	5c b3 10 39	jmp $3910b3	VEC_INT25_GABE2 JML IRQHANDLESTUB           ; IRQ 2, 5 --- GABE (INT2) - TBD
.381758	1758	5c b3 10 39	jmp $3910b3	VEC_INT26_EXT   JML IRQHANDLESTUB           ; IRQ 2, 6 --- External Expansion
.38175c	175c	5c b3 10 39	jmp $3910b3	VEC_INT17_SDINS JML IRQHANDLESTUB           ; IRQ 2, 7 --- SDCARD Insertion
.381760	1760	5c b3 10 39	jmp $3910b3	VEC_INT30_OPN2  JML IRQHANDLESTUB           ; IRQ 3, 0 --- OPN2
.381764	1764	5c b3 10 39	jmp $3910b3	VEC_INT31_OPM   JML IRQHANDLESTUB           ; IRQ 3, 1 --- OPM
.381768	1768	5c b3 10 39	jmp $3910b3	VEC_INT32_IDE   JML IRQHANDLESTUB           ; IRQ 3, 2 --- HDD IDE Interrupt

;******  Return to file: src\kernel.asm


;******  Processing file: src\Interrupt_Handler.asm

.38176c						ISETHANDLER
.38176c		8b		phb		                PHB
.38176d		08		php		                PHP
.38176e		48		pha		                PHA             ; begin setdbr macro
.38176f		08		php		                PHP
.381770		e2 20		sep #$20	                SEP #$20        ; set A short
.381772		a9 00		lda #$00	                LDA #0
.381774		48		pha		                PHA
.381775		ab		plb		                PLB
.381776		28		plp		                PLP
.381777		68		pla		                PLA             ; end setdbr macro
.381778		e2 20		sep #$20	                SEP #$20        ; set A short
.38177a		c2 10		rep #$10	                REP #$10        ; set X long
.38177c		48		pha		                PHA                     ; Save the interrupt number
.38177d		5a		phy		                PHY                     ; Save the handler's bank
.38177e		da		phx		                PHX                     ; Save the handler's address
.38177f		f4 00 00	pea #$0000	                PEA #0                  ; Make room for the offset to the vector
.381782						LOCALS
>0001						l_vector        .word ?                 ; Address of vector in bank 0
>0003						l_handler       .dword ?                ; The address of the handler (only 24 bits, really)
>0007						l_number        .byte ?                 ; The interrupt number
.381782		29 30		and #$30	                AND #$30                ; Isolate the block #
.381784		0a		asl a		                ASL A                   ; Multiply by 2 to get the offset to the first vector of the block
.381785		83 01		sta $01,s	                STA l_vector
.381787		a3 07		lda $07,s	                LDA l_number            ; Get the number bank
.381789		29 07		and #$07	                AND #$07                ; Isolate the interrupt number
.38178b		0a		asl a		                ASL A                   ; Multiply by four to get the first byte of that interrupt's vector
.38178c		0a		asl a		                ASL A
.38178d		03 01		ora $01,s	                ORA l_vector            ; Add it to the offset to the block
.38178f		83 01		sta $01,s	                STA l_vector            ; Store back to the vector address
.381791		18		clc		                CLC                     ; Add the address of the start of the interrupt vector table
.381792		a9 00		lda #$00	                LDA #<VEC_INT_START
.381794		63 01		adc $01,s	                ADC l_vector
.381796		83 01		sta $01,s	                STA l_vector
.381798		a9 17		lda #$17	                LDA #>VEC_INT_START
.38179a		63 02		adc $02,s	                ADC l_vector+1
.38179c		83 02		sta $02,s	                STA l_vector+1
.38179e		78		sei		                SEI                     ; Disable the interrupts while we update the vector
.38179f		a0 00 00	ldy #$0000	                LDY #0
.3817a2		a9 5c		lda #$5c	                LDA #$5C                ; Opcode for JML
.3817a4		93 01		sta ($01,s),y	                STA (l_vector),Y        ; Make sure the first byte is a JML instruction
.3817a6		c8		iny		                INY                     ; Move to the low byte of the vector address
.3817a7		a3 03		lda $03,s	                LDA l_handler
.3817a9		93 01		sta ($01,s),y	                STA (l_vector),Y        ; And save it to the vector
.3817ab		c8		iny		                INY                     ; Move to the high byte of the vector address
.3817ac		a3 04		lda $04,s	                LDA l_handler+1
.3817ae		93 01		sta ($01,s),y	                STA (l_vector),Y        ; And save it to the vector
.3817b0		c8		iny		                INY                     ; Move to the bank of the vector address
.3817b1		a3 05		lda $05,s	                LDA l_handler+2
.3817b3		93 01		sta ($01,s),y	                STA (l_vector),Y        ; And save it to the vector
.3817b5		c2 20		rep #$20	                REP #$20        ; set A long
.3817b7		18		clc		                CLC                     ; Clean up the locals off the stack
.3817b8		3b		tsc		                TSC
.3817b9		69 07 00	adc #$0007	                ADC #SIZE(LOCALS)
.3817bc		1b		tcs		                TCS
.3817bd		28		plp		                PLP
.3817be		ab		plb		                PLB
.3817bf		6b		rtl		                RTL
.3817c0						IRQ_HANDLER
.3817c0		08		php		                PHP
.3817c1		e2 20		sep #$20	                SEP #$20        ; set A short
.3817c3		af 40 01 00	lda $000140	                LDA @l INT_PENDING_REG0     ; Get the block 0 pending interrupts
.3817c7		d0 03		bne $3817cc	                BNE process_reg0
.3817c9		82 80 00	brl $38184c	                BRL CHECK_PENDING_REG1      ; If nothing: skip to block 1
.3817cc						process_reg0
.3817cc		89 01		bit #$01	                BIT #FNX0_INT00_SOF           ; Check to see if the bit is set
.3817ce		f0 0c		beq $3817dc	                BEQ continue            ; If not: skip the rest of this macro
.3817d0		29 01		and #$01	                AND #FNX0_INT00_SOF           ; Mask out all other pending interrupts
.3817d2		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.3817d6		22 00 17 00	jsl $001700	                JSL VEC_INT00_SOF            ; And call its handler
.3817da		e2 20		sep #$20	                SEP #$20        ; set A short
.3817dc						continue
.3817dc		89 02		bit #$02	                BIT #FNX0_INT01_SOL           ; Check to see if the bit is set
.3817de		f0 0c		beq $3817ec	                BEQ continue            ; If not: skip the rest of this macro
.3817e0		29 02		and #$02	                AND #FNX0_INT01_SOL           ; Mask out all other pending interrupts
.3817e2		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.3817e6		22 04 17 00	jsl $001704	                JSL VEC_INT01_SOL            ; And call its handler
.3817ea		e2 20		sep #$20	                SEP #$20        ; set A short
.3817ec						continue
.3817ec		89 04		bit #$04	                BIT #FNX0_INT02_TMR0           ; Check to see if the bit is set
.3817ee		f0 0c		beq $3817fc	                BEQ continue            ; If not: skip the rest of this macro
.3817f0		29 04		and #$04	                AND #FNX0_INT02_TMR0           ; Mask out all other pending interrupts
.3817f2		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.3817f6		22 08 17 00	jsl $001708	                JSL VEC_INT02_TMR0            ; And call its handler
.3817fa		e2 20		sep #$20	                SEP #$20        ; set A short
.3817fc						continue
.3817fc		89 08		bit #$08	                BIT #FNX0_INT03_TMR1           ; Check to see if the bit is set
.3817fe		f0 0c		beq $38180c	                BEQ continue            ; If not: skip the rest of this macro
.381800		29 08		and #$08	                AND #FNX0_INT03_TMR1           ; Mask out all other pending interrupts
.381802		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.381806		22 0c 17 00	jsl $00170c	                JSL VEC_INT03_TMR1            ; And call its handler
.38180a		e2 20		sep #$20	                SEP #$20        ; set A short
.38180c						continue
.38180c		89 10		bit #$10	                BIT #FNX0_INT04_TMR2           ; Check to see if the bit is set
.38180e		f0 0c		beq $38181c	                BEQ continue            ; If not: skip the rest of this macro
.381810		29 10		and #$10	                AND #FNX0_INT04_TMR2           ; Mask out all other pending interrupts
.381812		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.381816		22 10 17 00	jsl $001710	                JSL VEC_INT04_TMR2            ; And call its handler
.38181a		e2 20		sep #$20	                SEP #$20        ; set A short
.38181c						continue
.38181c		89 20		bit #$20	                BIT #FNX0_INT05_RTC           ; Check to see if the bit is set
.38181e		f0 0c		beq $38182c	                BEQ continue            ; If not: skip the rest of this macro
.381820		29 20		and #$20	                AND #FNX0_INT05_RTC           ; Mask out all other pending interrupts
.381822		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.381826		22 14 17 00	jsl $001714	                JSL VEC_INT05_RTC            ; And call its handler
.38182a		e2 20		sep #$20	                SEP #$20        ; set A short
.38182c						continue
.38182c		89 40		bit #$40	                BIT #FNX0_INT06_FDC           ; Check to see if the bit is set
.38182e		f0 0c		beq $38183c	                BEQ continue            ; If not: skip the rest of this macro
.381830		29 40		and #$40	                AND #FNX0_INT06_FDC           ; Mask out all other pending interrupts
.381832		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.381836		22 18 17 00	jsl $001718	                JSL VEC_INT06_FDC            ; And call its handler
.38183a		e2 20		sep #$20	                SEP #$20        ; set A short
.38183c						continue
.38183c		89 80		bit #$80	                BIT #FNX0_INT07_MOUSE           ; Check to see if the bit is set
.38183e		f0 0c		beq $38184c	                BEQ continue            ; If not: skip the rest of this macro
.381840		29 80		and #$80	                AND #FNX0_INT07_MOUSE           ; Mask out all other pending interrupts
.381842		8f 40 01 00	sta $000140	                STA @l INT_PENDING_REG0     ; Drop the pending bit for this interrupt
.381846		22 1c 17 00	jsl $00171c	                JSL VEC_INT07_MOUSE            ; And call its handler
.38184a		e2 20		sep #$20	                SEP #$20        ; set A short
.38184c						continue
.38184c						CHECK_PENDING_REG1
.38184c		af 41 01 00	lda $000141	                LDA @l INT_PENDING_REG1
.381850		d0 03		bne $381855	                BNE process_reg1
.381852		82 80 00	brl $3818d5	                BRL CHECK_PENDING_REG2
.381855						process_reg1
.381855		89 01		bit #$01	                BIT #FNX1_INT00_KBD           ; Check to see if the bit is set
.381857		f0 0c		beq $381865	                BEQ continue            ; If not: skip the rest of this macro
.381859		29 01		and #$01	                AND #FNX1_INT00_KBD           ; Mask out all other pending interrupts
.38185b		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38185f		22 20 17 00	jsl $001720	                JSL VEC_INT10_KBD            ; And call its handler
.381863		e2 20		sep #$20	                SEP #$20        ; set A short
.381865						continue
.381865		89 02		bit #$02	                BIT #FNX1_INT01_COL0           ; Check to see if the bit is set
.381867		f0 0c		beq $381875	                BEQ continue            ; If not: skip the rest of this macro
.381869		29 02		and #$02	                AND #FNX1_INT01_COL0           ; Mask out all other pending interrupts
.38186b		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38186f		22 24 17 00	jsl $001724	                JSL VEC_INT11_COL0            ; And call its handler
.381873		e2 20		sep #$20	                SEP #$20        ; set A short
.381875						continue
.381875		89 04		bit #$04	                BIT #FNX1_INT02_COL1           ; Check to see if the bit is set
.381877		f0 0c		beq $381885	                BEQ continue            ; If not: skip the rest of this macro
.381879		29 04		and #$04	                AND #FNX1_INT02_COL1           ; Mask out all other pending interrupts
.38187b		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38187f		22 28 17 00	jsl $001728	                JSL VEC_INT12_COL1            ; And call its handler
.381883		e2 20		sep #$20	                SEP #$20        ; set A short
.381885						continue
.381885		89 08		bit #$08	                BIT #FNX1_INT03_COM2           ; Check to see if the bit is set
.381887		f0 0c		beq $381895	                BEQ continue            ; If not: skip the rest of this macro
.381889		29 08		and #$08	                AND #FNX1_INT03_COM2           ; Mask out all other pending interrupts
.38188b		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38188f		22 2c 17 00	jsl $00172c	                JSL VEC_INT13_COM2            ; And call its handler
.381893		e2 20		sep #$20	                SEP #$20        ; set A short
.381895						continue
.381895		89 10		bit #$10	                BIT #FNX1_INT04_COM1           ; Check to see if the bit is set
.381897		f0 0c		beq $3818a5	                BEQ continue            ; If not: skip the rest of this macro
.381899		29 10		and #$10	                AND #FNX1_INT04_COM1           ; Mask out all other pending interrupts
.38189b		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38189f		22 30 17 00	jsl $001730	                JSL VEC_INT14_COM1            ; And call its handler
.3818a3		e2 20		sep #$20	                SEP #$20        ; set A short
.3818a5						continue
.3818a5		89 20		bit #$20	                BIT #FNX1_INT05_MPU401           ; Check to see if the bit is set
.3818a7		f0 0c		beq $3818b5	                BEQ continue            ; If not: skip the rest of this macro
.3818a9		29 20		and #$20	                AND #FNX1_INT05_MPU401           ; Mask out all other pending interrupts
.3818ab		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.3818af		22 34 17 00	jsl $001734	                JSL VEC_INT15_MIDI            ; And call its handler
.3818b3		e2 20		sep #$20	                SEP #$20        ; set A short
.3818b5						continue
.3818b5		89 40		bit #$40	                BIT #FNX1_INT06_LPT           ; Check to see if the bit is set
.3818b7		f0 0c		beq $3818c5	                BEQ continue            ; If not: skip the rest of this macro
.3818b9		29 40		and #$40	                AND #FNX1_INT06_LPT           ; Mask out all other pending interrupts
.3818bb		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.3818bf		22 38 17 00	jsl $001738	                JSL VEC_INT16_LPT            ; And call its handler
.3818c3		e2 20		sep #$20	                SEP #$20        ; set A short
.3818c5						continue
.3818c5		89 80		bit #$80	                BIT #FNX1_INT07_SDCARD           ; Check to see if the bit is set
.3818c7		f0 0c		beq $3818d5	                BEQ continue            ; If not: skip the rest of this macro
.3818c9		29 80		and #$80	                AND #FNX1_INT07_SDCARD           ; Mask out all other pending interrupts
.3818cb		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.3818cf		22 3c 17 00	jsl $00173c	                JSL VEC_INT17_SDC            ; And call its handler
.3818d3		e2 20		sep #$20	                SEP #$20        ; set A short
.3818d5						continue
.3818d5						CHECK_PENDING_REG2
.3818d5		af 42 01 00	lda $000142	                LDA @l INT_PENDING_REG2
.3818d9		d0 03		bne $3818de	                BNE process_reg2
.3818db		82 80 00	brl $38195e	                BRL CHECK_PENDING_REG3
.3818de						process_reg2
.3818de		89 01		bit #$01	                BIT #FNX2_INT00_OPL3           ; Check to see if the bit is set
.3818e0		f0 0c		beq $3818ee	                BEQ continue            ; If not: skip the rest of this macro
.3818e2		29 01		and #$01	                AND #FNX2_INT00_OPL3           ; Mask out all other pending interrupts
.3818e4		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.3818e8		22 40 17 00	jsl $001740	                JSL VEC_INT20_OPL            ; And call its handler
.3818ec		e2 20		sep #$20	                SEP #$20        ; set A short
.3818ee						continue
.3818ee		89 02		bit #$02	                BIT #FNX2_INT01_GABE_INT0           ; Check to see if the bit is set
.3818f0		f0 0c		beq $3818fe	                BEQ continue            ; If not: skip the rest of this macro
.3818f2		29 02		and #$02	                AND #FNX2_INT01_GABE_INT0           ; Mask out all other pending interrupts
.3818f4		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.3818f8		22 44 17 00	jsl $001744	                JSL VEC_INT21_GABE0            ; And call its handler
.3818fc		e2 20		sep #$20	                SEP #$20        ; set A short
.3818fe						continue
.3818fe		89 04		bit #$04	                BIT #FNX2_INT02_GABE_INT1           ; Check to see if the bit is set
.381900		f0 0c		beq $38190e	                BEQ continue            ; If not: skip the rest of this macro
.381902		29 04		and #$04	                AND #FNX2_INT02_GABE_INT1           ; Mask out all other pending interrupts
.381904		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381908		22 48 17 00	jsl $001748	                JSL VEC_INT22_GABE1            ; And call its handler
.38190c		e2 20		sep #$20	                SEP #$20        ; set A short
.38190e						continue
.38190e		89 08		bit #$08	                BIT #FNX2_INT03_VDMA           ; Check to see if the bit is set
.381910		f0 0c		beq $38191e	                BEQ continue            ; If not: skip the rest of this macro
.381912		29 08		and #$08	                AND #FNX2_INT03_VDMA           ; Mask out all other pending interrupts
.381914		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381918		22 4c 17 00	jsl $00174c	                JSL VEC_INT23_VDMA            ; And call its handler
.38191c		e2 20		sep #$20	                SEP #$20        ; set A short
.38191e						continue
.38191e		89 10		bit #$10	                BIT #FNX2_INT04_COL2           ; Check to see if the bit is set
.381920		f0 0c		beq $38192e	                BEQ continue            ; If not: skip the rest of this macro
.381922		29 10		and #$10	                AND #FNX2_INT04_COL2           ; Mask out all other pending interrupts
.381924		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381928		22 50 17 00	jsl $001750	                JSL VEC_INT24_COL2            ; And call its handler
.38192c		e2 20		sep #$20	                SEP #$20        ; set A short
.38192e						continue
.38192e		89 20		bit #$20	                BIT #FNX2_INT05_GABE_INT2           ; Check to see if the bit is set
.381930		f0 0c		beq $38193e	                BEQ continue            ; If not: skip the rest of this macro
.381932		29 20		and #$20	                AND #FNX2_INT05_GABE_INT2           ; Mask out all other pending interrupts
.381934		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381938		22 54 17 00	jsl $001754	                JSL VEC_INT25_GABE2            ; And call its handler
.38193c		e2 20		sep #$20	                SEP #$20        ; set A short
.38193e						continue
.38193e		89 40		bit #$40	                BIT #FNX2_INT06_EXT           ; Check to see if the bit is set
.381940		f0 0c		beq $38194e	                BEQ continue            ; If not: skip the rest of this macro
.381942		29 40		and #$40	                AND #FNX2_INT06_EXT           ; Mask out all other pending interrupts
.381944		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381948		22 58 17 00	jsl $001758	                JSL VEC_INT26_EXT            ; And call its handler
.38194c		e2 20		sep #$20	                SEP #$20        ; set A short
.38194e						continue
.38194e		89 80		bit #$80	                BIT #FNX2_INT07_SDCARD_INS           ; Check to see if the bit is set
.381950		f0 0c		beq $38195e	                BEQ continue            ; If not: skip the rest of this macro
.381952		29 80		and #$80	                AND #FNX2_INT07_SDCARD_INS           ; Mask out all other pending interrupts
.381954		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.381958		22 5c 17 00	jsl $00175c	                JSL VEC_INT17_SDINS            ; And call its handler
.38195c		e2 20		sep #$20	                SEP #$20        ; set A short
.38195e						continue
.38195e						CHECK_PENDING_REG3
.38195e		af 43 01 00	lda $000143	                LDA @l INT_PENDING_REG3
.381962		f0 30		beq $381994	                BEQ EXIT_IRQ_HANDLE
.381964		89 01		bit #$01	                BIT #FNX3_INT00_OPN2           ; Check to see if the bit is set
.381966		f0 0c		beq $381974	                BEQ continue            ; If not: skip the rest of this macro
.381968		29 01		and #$01	                AND #FNX3_INT00_OPN2           ; Mask out all other pending interrupts
.38196a		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38196e		22 60 17 00	jsl $001760	                JSL VEC_INT30_OPN2            ; And call its handler
.381972		e2 20		sep #$20	                SEP #$20        ; set A short
.381974						continue
.381974		89 02		bit #$02	                BIT #FNX3_INT01_OPM           ; Check to see if the bit is set
.381976		f0 0c		beq $381984	                BEQ continue            ; If not: skip the rest of this macro
.381978		29 02		and #$02	                AND #FNX3_INT01_OPM           ; Mask out all other pending interrupts
.38197a		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38197e		22 64 17 00	jsl $001764	                JSL VEC_INT31_OPM            ; And call its handler
.381982		e2 20		sep #$20	                SEP #$20        ; set A short
.381984						continue
.381984		89 04		bit #$04	                BIT #FNX3_INT02_IDE           ; Check to see if the bit is set
.381986		f0 0c		beq $381994	                BEQ continue            ; If not: skip the rest of this macro
.381988		29 04		and #$04	                AND #FNX3_INT02_IDE           ; Mask out all other pending interrupts
.38198a		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1     ; Drop the pending bit for this interrupt
.38198e		22 68 17 00	jsl $001768	                JSL VEC_INT32_IDE            ; And call its handler
.381992		e2 20		sep #$20	                SEP #$20        ; set A short
.381994						continue
.381994						EXIT_IRQ_HANDLE
.381994		28		plp		                PLP
.381995		6b		rtl		                RTL
.381996		6b		rtl		NMI_HANDLER     RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/Math_def.asm

=$000100					UNSIGNED_MULT_A_LO  = $000100
=$000101					UNSIGNED_MULT_A_HI  = $000101
=$000102					UNSIGNED_MULT_B_LO  = $000102
=$000103					UNSIGNED_MULT_B_HI  = $000103
=$000104					UNSIGNED_MULT_AL_LO = $000104
=$000105					UNSIGNED_MULT_AL_HI = $000105
=$000106					UNSIGNED_MULT_AH_LO = $000106
=$000107					UNSIGNED_MULT_AH_HI = $000107
=$000108					SIGNED_MULT_A_LO    = $000108
=$000109					SIGNED_MULT_A_HI    = $000109
=$00010a					SIGNED_MULT_B_LO    = $00010A
=$00010b					SIGNED_MULT_B_HI    = $00010B
=$00010c					SIGNED_MULT_AL_LO   = $00010C
=$00010d					SIGNED_MULT_AL_HI   = $00010D
=$00010e					SIGNED_MULT_AH_LO   = $00010E
=$00010f					SIGNED_MULT_AH_HI   = $00010F
=$000110					UNSIGNED_DIV_DEM_LO = $000110
=$000111					UNSIGNED_DIV_DEM_HI = $000111
=$000112					UNSIGNED_DIV_NUM_LO = $000112
=$000113					UNSIGNED_DIV_NUM_HI = $000113
=$000114					UNSIGNED_DIV_QUO_LO = $000114
=$000115					UNSIGNED_DIV_QUO_HI = $000115
=$000116					UNSIGNED_DIV_REM_LO = $000116
=$000117					UNSIGNED_DIV_REM_HI = $000117
=$000118					SIGNED_DIV_DEM_LO   = $000118
=$000119					SIGNED_DIV_DEM_HI   = $000119
=$00011a					SIGNED_DIV_NUM_LO   = $00011A
=$00011b					SIGNED_DIV_NUM_HI   = $00011B
=$00011c					SIGNED_DIV_QUO_LO   = $00011C
=$00011d					SIGNED_DIV_QUO_HI   = $00011D
=$00011e					SIGNED_DIV_REM_LO   = $00011E
=$00011f					SIGNED_DIV_REM_HI   = $00011F
=$000120					ADDER32_A_LL        = $000120
=$000121					ADDER32_A_LH        = $000121
=$000122					ADDER32_A_HL        = $000122
=$000123					ADDER32_A_HH        = $000123
=$000124					ADDER32_B_LL        = $000124
=$000125					ADDER32_B_LH        = $000125
=$000126					ADDER32_B_HL        = $000126
=$000127					ADDER32_B_HH        = $000127
=$000128					ADDER32_R_LL        = $000128
=$000129					ADDER32_R_LH        = $000129
=$00012a					ADDER32_R_HL        = $00012A
=$00012b					ADDER32_R_HH        = $00012B

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/timer_def.asm

=$000160					TIMER0_CTRL_REG   = $000160 ; (Write - Control, Read Status)
=$01						TMR0_EN     = $01
=$02						TMR0_SCLR   = $02
=$04						TMR0_SLOAD  = $04 ; Use SLOAD is
=$08						TMR0_UPDWN  = $08
=$000161					TIMER0_CHARGE_L   = $000161 ; Use if you want to Precharge and countdown
=$000162					TIMER0_CHARGE_M   = $000162 ;
=$000163					TIMER0_CHARGE_H   = $000163 ;
=$000164					TIMER0_CMP_REG    = $000164 ;
=$01						TMR0_CMP_RECLR     = $01 ; set to one for it to cycle when Counting up
=$02						TMR0_CMP_RELOAD    = $02 ; Set to one for it to reload when Counting Down
=$000165					TIMER0_CMP_L      = $000165 ; Load this Value for Countup
=$000166					TIMER0_CMP_M      = $000166 ;
=$000167					TIMER0_CMP_H      = $000167 ;
=$000168					TIMER1_CTRL_REG   = $000168 ;
=$01						TMR1_EN     = $01
=$02						TMR1_SCLR   = $02
=$04						TMR1_SLOAD  = $04
=$08						TMR1_UPDWN  = $08 ; 1 = Up, 0 = Down
=$000169					TIMER1_CHARGE_L   = $000169 ; Use if you want to Precharge and countdown
=$00016a					TIMER1_CHARGE_M   = $00016A ;
=$00016b					TIMER1_CHARGE_H   = $00016B ;
=$00016c					TIMER1_CMP_REG    = $00016C ;
=$01						TMR1_CMP_RECLR     = $01 ; set to one for it to cycle when Counting up
=$02						TMR1_CMP_RELOAD    = $02 ; Set to one for it to reload when Counting Down
=$00016d					TIMER1_CMP_L      = $00016D ;
=$00016e					TIMER1_CMP_M      = $00016E ;
=$00016f					TIMER1_CMP_H      = $00016F ;

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/interrupt_def.asm

=$000140					INT_PENDING_REG0 = $000140 ;
=$000141					INT_PENDING_REG1 = $000141 ;
=$000142					INT_PENDING_REG2 = $000142 ;
=$000143					INT_PENDING_REG3 = $000143 ; FMX Model
=$000144					INT_POL_REG0     = $000144 ;
=$000145					INT_POL_REG1     = $000145 ;
=$000146					INT_POL_REG2     = $000146 ;
=$000147					INT_POL_REG7     = $000147 ; FMX Model
=$000148					INT_EDGE_REG0    = $000148 ;
=$000149					INT_EDGE_REG1    = $000149 ;
=$00014a					INT_EDGE_REG2    = $00014A ;
=$00014b					INT_EDGE_REG3    = $00014B ; FMX Model
=$00014c					INT_MASK_REG0    = $00014C ;
=$00014d					INT_MASK_REG1    = $00014D ;
=$00014e					INT_MASK_REG2    = $00014E ;
=$00014f					INT_MASK_REG3    = $00014F ; FMX Model
=$01						FNX0_INT00_SOF        = $01  ;Start of Frame @ 60FPS
=$02						FNX0_INT01_SOL        = $02  ;Start of Line (Programmable)
=$04						FNX0_INT02_TMR0       = $04  ;Timer 0 Interrupt
=$08						FNX0_INT03_TMR1       = $08  ;Timer 1 Interrupt
=$10						FNX0_INT04_TMR2       = $10  ;Timer 2 Interrupt
=$20						FNX0_INT05_RTC        = $20  ;Real-Time Clock Interrupt
=$40						FNX0_INT06_FDC        = $40  ;Floppy Disk Controller
=$80						FNX0_INT07_MOUSE      = $80  ; Mouse Interrupt (INT12 in SuperIO IOspace)
=$01						FNX1_INT00_KBD        = $01  ;Keyboard Interrupt
=$02						FNX1_INT01_COL0       = $02  ;VICKY_II (INT2) Sprite Collision
=$04						FNX1_INT02_COL1       = $04  ;VICKY_II (INT3) Bitmap Collision
=$08						FNX1_INT03_COM2       = $08  ;Serial Port 2
=$10						FNX1_INT04_COM1       = $10  ;Serial Port 1
=$20						FNX1_INT05_MPU401     = $20  ;Midi Controller Interrupt
=$40						FNX1_INT06_LPT        = $40  ;Parallel Port
=$80						FNX1_INT07_SDCARD     = $80  ;SD Card Controller Interrupt (CH376S)
=$01						FNX2_INT00_OPL3       = $01  ;OPl3
=$02						FNX2_INT01_GABE_INT0  = $02  ;GABE (INT0) - TBD
=$04						FNX2_INT02_GABE_INT1  = $04  ;GABE (INT1) - TBD
=$08						FNX2_INT03_VDMA       = $08  ;VICKY_II (INT4) - VDMA Interrupt
=$10						FNX2_INT04_COL2       = $10  ;VICKY_II (INT5) Tile Collision
=$20						FNX2_INT05_GABE_INT2  = $20  ;GABE (INT2) - TBD
=$40						FNX2_INT06_EXT        = $40  ;External Expansion
=$80						FNX2_INT07_SDCARD_INS = $80  ; SDCARD Insertion
=$01						FNX3_INT00_OPN2       = $01  ;OPN2
=$02						FNX3_INT01_OPM        = $02  ;OPM
=$04						FNX3_INT02_IDE        = $04  ;HDD IDE INTERRUPT
=$08						FNX3_INT03_TBD        = $08  ;TBD
=$10						FNX3_INT04_TBD        = $10  ;TBD
=$20						FNX3_INT05_TBD        = $20  ;GABE (INT2) - TBD
=$40						FNX3_INT06_TBD        = $40  ;External Expansion
=$80						FNX3_INT07_TBD        = $80  ; SDCARD Insertion

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/super_io_def.asm

=$af1100					PME_STS_REG     = $AF1100
=$af1102					PME_EN_REG		  = $AF1102
=$af1104					PME_STS1_REG		= $AF1104
=$af1105					PME_STS2_REG		= $AF1105
=$af1106					PME_STS3_REG		= $AF1106
=$af1107					PME_STS4_REG		= $AF1107
=$af1108					PME_STS5_REG		= $AF1108
=$af110a					PME_EN1_REG     = $AF110A
=$af110b					PME_EN2_REG     = $AF110B
=$af110c					PME_EN3_REG     = $AF110C
=$af110d					PME_EN4_REG     = $AF110D
=$af110e					PME_EN5_REG     = $AF110E
=$af1110					SMI_STS1_REG		= $AF1110
=$af1111					SMI_STS2_REG		= $AF1111
=$af1112					SMI_STS3_REG		= $AF1112
=$af1113					SMI_STS4_REG		= $AF1113
=$af1114					SMI_STS5_REG		= $AF1114
=$af1116					SMI_EN1_REG     = $AF1116
=$af1117					SMI_EN2_REG     = $AF1117
=$af1118					SMI_EN3_REG     = $AF1118
=$af1119					SMI_EN4_REG     = $AF1119
=$af111a					SMI_EN5_REG     = $AF111A
=$af111c					MSC_ST_REG      = $AF111C
=$af111e					FORCE_DISK_CHANGE       = $AF111E
=$af111f					FLOPPY_DATA_RATE        = $AF111F
=$af1120					UART1_FIFO_CTRL_SHDW    = $AF1120
=$af1121					UART2_FIFO_CTRL_SHDW    = $AF1121
=$af1122					DEV_DISABLE_REG         = $AF1122
=$af1123					GP10_REG    		= $AF1123
=$af1124					GP11_REG    		= $AF1124
=$af1125					GP12_REG    		= $AF1125
=$af1126					GP13_REG    		= $AF1126
=$af1127					GP14_REG    		= $AF1127
=$af1128					GP15_REG    		= $AF1128
=$af1129					GP16_REG    		= $AF1129
=$af112a					GP17_REG    		= $AF112A
=$af112b					GP20_REG    		= $AF112B
=$af112c					GP21_REG    		= $AF112C
=$af112d					GP22_REG		= $AF112D
=$af112f					GP24_REG		= $AF112F
=$af1130					GP25_REG		= $AF1130
=$af1131					GP26_REG		= $AF1131
=$af1132					GP27_REG		= $AF1132
=$af1133					GP30_REG		= $AF1133
=$af1134					GP31_REG		= $AF1134
=$af1135					GP32_REG		= $AF1135
=$af1136					GP33_REG		= $AF1136
=$af1137					GP34_REG		= $AF1137
=$af1138					GP35_REG		= $AF1138
=$af1139					GP36_REG		= $AF1139
=$af113a					GP37_REG		= $AF113A
=$af113b					GP40_REG		= $AF113B
=$af113c					GP41_REG		= $AF113C
=$af113d					GP42_REG		= $AF113D
=$af113e					GP43_REG		= $AF113E
=$af113f					GP50_REG		= $AF113F
=$af1140					GP51_REG		= $AF1140
=$af1141					GP52_REG		= $AF1141
=$af1142					GP53_REG		= $AF1142
=$af1143					GP54_REG		= $AF1143
=$af1144					GP55_REG		= $AF1144
=$af1145					GP56_REG		= $AF1145
=$af1146					GP57_REG		= $AF1146
=$af1147					GP60_REG		= $AF1147
=$af1148					GP61_REG		= $AF1148
=$af114b					GP1_REG			= $AF114B
=$af114c					GP2_REG			= $AF114C
=$af114d					GP3_REG			= $AF114D
=$af114e					GP4_REG			= $AF114E
=$af114f					GP5_REG			= $AF114F
=$af1150					GP6_REG			= $AF1150
=$af1156					FAN1_REG		        = $AF1156
=$af1157					FAN2_REG            = $AF1157
=$af1158					FAN_CTRL_REG  	    = $AF1158
=$af1159					FAN1_TACH_REG       = $AF1159
=$af115a					FAN2_TACH_REG       = $AF115A
=$af115b					FAN1_PRELOAD_REG    = $AF115B
=$af115c					FAN2_PRELOAD_REG    = $AF115C
=$af115d					LED1_REG    		    = $AF115D
=$af115e					LED2_REG    		    = $AF115E
=$af115f					KEYBOARD_SCAN_CODE	= $AF115F

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/keyboard_def.asm

=$af1064					    STATUS_PORT 	= $AF1064
=$af1064					    KBD_STATUS      = $AF1064
=$af1060					    KBD_OUT_BUF 	= $AF1060
=$af1060					    KBD_INPT_BUF	= $AF1060
=$af1064					    KBD_CMD_BUF		= $AF1064
=$af1060					    KBD_DATA_BUF	= $AF1060
=$af1060					    PORT_A		    = $AF1060
=$af1061					    PORT_B			= $AF1061
=$01						OUT_BUF_FULL    = $01
=$02						INPT_BUF_FULL	= $02
=$04						SYS_FLAG		= $04
=$08						CMD_DATA		= $08
=$10						KEYBD_INH       = $10
=$20						TRANS_TMOUT	    = $20
=$40						RCV_TMOUT		= $40
=$80						PARITY_EVEN		= $80
=$10						INH_KEYBOARD	= $10
=$ae						KBD_ENA			= $AE
=$ad						KBD_DIS			= $AD
=$f1						KB_MENU			= $F1
=$f4						KB_ENABLE		= $F4
=$f7						KB_MAKEBREAK    = $F7
=$fe						KB_ECHO			= $FE
=$ff						KB_RESET		= $FF
=$ed						KB_LED_CMD		= $ED
=$aa						KB_OK			= $AA
=$fa						KB_ACK			= $FA
=$ff						KB_OVERRUN		= $FF
=$fe						KB_RESEND		= $FE
=$f0						KB_BREAK		= $F0
=$10						KB_FA			= $10
=$20						KB_FE			= $20
=$40						KB_PR_LED		= $40
=$01						KB_SCROLL_LOCK  = $01
=$02						KB_NUM_LOCK     = $02
=$04						KB_CAPS_LOCK    = $04
=$80						KB_CTRL_C = $80             ; CTRL-C was pressed
=$60						KB_CREDITS = $60            ; Credits key was pressed

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/RTC_def.asm

=$af0800					RTC_SEC       = $AF0800 ;Seconds Register
=$af0801					RTC_SEC_ALARM = $AF0801 ;Seconds Alarm Register
=$af0802					RTC_MIN       = $AF0802 ;Minutes Register
=$af0803					RTC_MIN_ALARM = $AF0803 ;Minutes Alarm Register
=$af0804					RTC_HRS       = $AF0804 ;Hours Register
=$af0805					RTC_HRS_ALARM = $AF0805 ;Hours Alarm Register
=$af0806					RTC_DAY       = $AF0806 ;Day Register
=$af0807					RTC_DAY_ALARM = $AF0807 ;Day Alarm Register
=$af0808					RTC_DOW       = $AF0808 ;Day of Week Register
=$af0809					RTC_MONTH     = $AF0809 ;Month Register
=$af080a					RTC_YEAR      = $AF080A ;Year Register
=$af080b					RTC_RATES     = $AF080B ;Rates Register
=$af080c					RTC_ENABLE    = $AF080C ;Enables Register
=$af080d					RTC_FLAGS     = $AF080D ;Flags Register
=$af080e					RTC_CTRL      = $AF080E ;Control Register
=$af080f					RTC_CENTURY   = $AF080F ;Century Register

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/io_def.asm

=0						CHAN_CONSOLE  = 0           ; ID for screen and keyboard access
=1						CHAN_COM1     = 1           ; ID for serial access on COM1 (external port)
=2						CHAN_COM2     = 2           ; ID for serial access on COM2 (internal port)
=3						CHAN_LPT      = 3           ; ID for parallel port
=4						CHAN_EVID     = 4           ; ID for the second video port
=$afe810					SDCARD_DATA   = $AFE810     ;(R/W) SDCARD (CH376S) Data PORT_A (A0 = 0)
=$afe811					SDCARD_CMD    = $AFE811     ;(R/W) SDCARD (CH376S) CMD/STATUS Port (A0 = 1)
=$afe812					SDCARD_STAT   = $AFE812     ;(R) SDCARD (Bit[0] = CD, Bit[1] = WP)
=$01						SDC_DETECTED = $01          ; SD card has been detected (0 = card present, 1 = no card present)
=$02						SDC_WRITEPROT = $02         ; SD card is write protected (0 = card is writeable, 1 = card is write protected or missing)
=$afe900					CODEC_DATA_LO = $AFE900     ;(W) LSB of Add/Data Reg to Control CODEC See WM8776 Spec
=$afe901					CODEC_DATA_HI = $AFE901     ;(W) MSB od Add/Data Reg to Control CODEC See WM8776 Spec
=$afe902					CODEC_WR_CTRL = $AFE902     ;(W) Bit[0] = 1 -> Start Writing the CODEC Control Register

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/Trinity_CFP9301_def.asm

=$afe800					JOYSTICK0           = $AFE800   ;(R) Joystick 0 - J7 (next to SD Card)
=$afe801					JOYSTICK1           = $AFE801   ;(R) Joystick 1 - J8
=$afe802					JOYSTICK2           = $AFE802   ;(R) Joystick 2 - J9
=$afe803					JOYSTICK3           = $AFE803   ;(R) Joystick 3 - J10 (Next to Buzzer)
=$afe804					JOYSTICK_MODE       = $AFE804
=$01						NES_SNES_EN0        = $01       ; Enable the NES/SNES Mode on Port 0
=$02						NES_SNES_EN1        = $02       ; Enable the NES/SNES Mode on Port 1
=$04						NES_SNES_JOY        = $04       ; 0 = NES, 1 = SNES
=$40						NES_SNES_DONE       = $40       ; Poll to see if the Deserializer is done
=$80						NES_SNES_TRIG       = $80       ; Set to start the Serializer
=$afe805					REVOFPCB_C          = $AFE805   ; You should read the ASCCII for "C"
=$afe806					REVOFPCB_4          = $AFE806   ; You should read the ASCCII for "4"
=$afe807					REVOFPCB_A          = $AFE807   ; You should read the ASCCII for "A"
=$afe808					NES_SNES0_DAT_LO    = $AFE808   ; Contains the 8bits From NES and SNES
=$afe809					SNES0_DAT_HI0       = $AFE809   ; Contains the extra 4 bit from the SNES Controller
=$afe80a					NES_SNES1_DAT_LO    = $AFE80A
=$afe80b					SNES1_DAT_HI0       = $AFE80B
=$afe80c					CFP9301_REV         = $AFE80C   ; Hardware Revision of the CPLD Code
=$afe80d					DIP_USER            = $AFE80D   ; Dip Switch 3/4/5 can be user Defined
=$afe80e					DIP_BOOTMODE        = $AFE80E
=$01						BOOT_MODE0          = $01
=$02						BOOT_MODE1          = $02
=$80						HD_INSTALLED        = $80
=$00						DIP_BOOT_IDE        = $00
=$01						DIP_BOOT_SDCARD     = $01
=$02						DIP_BOOT_FLOPPY     = $02
=$03						DIP_BOOT_BASIC      = $03

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/Unity_CFP9307_def.asm

=$afe830					IDE_DATA      = $AFE830 ; 8-Bit Access here Only
=$afe831					IDE_ERROR     = $AFE831 ; Error Information register (only read when there is an error ) - Probably clears Error Bits
=$afe832					IDE_SECT_CNT  = $AFE832 ; Sector Count Register (also used to pass parameter for timeout for IDLE modus Command)
=$afe833					IDE_SECT_SRT  = $AFE833 ; Start Sector Register (0 = 256), so start @ 1
=$afe834					IDE_CLDR_LO   = $AFE834 ; Low Byte of Cylinder Numnber {7:0}
=$afe835					IDE_CLDR_HI   = $AFE835 ;  Hi Byte of Cylinder Number {9:8} (1023-0).
=$afe836					IDE_HEAD      = $AFE836 ; Head, device select, {3:0} HEad Number, 4 -> 0:Master, 1:Slave, {7:5} = 101 (legacy);
=$afe837					IDE_CMD_STAT  = $AFE837 ; Command/Status Register - Reading this will clear the Interrupt Registers
=$afe838					IDE_DATA_LO   = $AFE838 ; 16-bit access here
=$afe839					IDE_DATA_HI   = $AFE839 ;
=$01						IDE_ERR_AMNF = $01      ; Error: Address mark not found
=$02						IDE_ERR_TKZNF = $02     ; Error: Track 0 not found
=$04						IDE_ERR_ABRT = $04      ; Error: Aborted command
=$08						IDE_ERR_MCR = $08       ; Error: Media change request
=$10						IDE_ERR_IDNF = $10      ; Error: ID not found
=$20						IDE_ERR_MC = $20        ; Error: Media change
=$40						IDE_ERR_UNC = $40       ; Error: Uncorrectable data error
=$80						IDE_ERR_BBK = $80       ; Error: Bad block detected
=$80						IDE_STAT_BSY = $80      ; BSY (Busy) is set whenever the device has control of the command Block Registers.
=$40						IDE_STAT_DRDY = $40     ; DRDY (Device Ready) is set to indicate that the device is capable of accepting all command codes.
=$20						IDE_STAT_DF = $20       ; DF (Device Fault) indicates a device fault error has been detected.
=$10						IDE_STAT_DSC = $10      ; DSC (Device Seek Complete) indicates that the device heads are settled over a track.
=$08						IDE_STAT_DRQ = $08      ; DRQ (Data Request) indicates that the device is ready to transfer a word or byte of data between
=$04						IDE_STAT_CORR = $04     ; CORR (Corrected Data) is used to indicate a correctable data error.
=$02						IDE_STAT_IDX = $02      ; Vendor specific bit
=$01						IDE_STAT_ERR = $01      ; ERR (Error) indicates that an error occurred during execution of the previous command.
=$ec						IDE_CMD_IDENTIFY = $EC      ; Get device identification data
=$21						IDE_CMD_READ_SECTOR = $21   ; Read 1 or more sectors
=$30						IDE_CMD_WRITE_SECTOR = $30  ; Write 1 or more sectors

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/GABE_Control_Registers_def.asm

=$afe880					GABE_MSTR_CTRL      = $AFE880
=$01						GABE_CTRL_PWR_LED   = $01     ; Controls the LED in the Front of the case (Next to the reset button)
=$02						GABE_CTRL_SDC_LED   = $02     ; Controls the LED in the Front of the Case (Next to SDCard)
=$04						GABE_CTRL_STS_LED0  = $04     ; Control Status LED0 (General Use) - C256 Foenix U Only
=$08						GABE_CTRL_STS_LED1  = $08     ; Control Status LED0 (General Use) - C256 Foenix U Only
=$10						GABE_CTRL_BUZZER    = $10     ; Controls the Buzzer
=$80						GABE_CTRL_WRM_RST   = $80     ; Warm Reset (needs to Setup other registers)
=$afe881					GABE_LED_FLASH_CTRL = $AFE881  ; Flashing LED Control
=$01						GABE_LED0_FLASH_CTRL = $01     ; 0- Automatic Flash 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED0 to manually control)
=$02						GABE_LED1_FLASH_CTRL = $02     ; 0- Automatic Flash 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED1 to manually control)
=$10						GABE_LD0_FLASH_FRQ0   = $10     ; 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED0 to manually control)
=$20						GABE_LD0_FLASH_FRQ1   = $20     ; 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED0 to manually control)
=$40						GABE_LD1_FLASH_FRQ0   = $40     ; 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED0 to manually control)
=$80						GABE_LD1_FLASH_FRQ1   = $80     ; 1 - Bypass Flash Timer (Use GABE_CTRL_STS_LED0 to manually control)
=$afe882					GABE_RST_AUTH0      = $AFE882 ; Must Contain the BYTE $AD for Reset to Activate
=$afe883					GABE_RST_AUTH1      = $AFE883 ; Must Contain the BYTE $DE for Reset to Activate
=$afe884					GABE_RNG_DAT_LO     = $AFE884 ; Low Part of 16Bit RNG Generator
=$afe885					GABE_RNG_DAT_HI     = $AFE885 ; Hi Part of 16Bit RNG Generator
=$afe884					GABE_RNG_SEED_LO    = $AFE884 ; Low Part of 16Bit RNG Generator
=$afe885					GABE_RNG_SEED_HI    = $AFE885 ; Hi Part of 16Bit RNG Generator
=$afe886					GABE_RNG_STAT       = $AFE886 ;
=$80						GABE_RNG_LFSR_DONE  = $80     ; indicates that Output = SEED Database
=$afe886					GABE_RNG_CTRL       = $AFE886 ;
=$01						GABE_RNG_CTRL_EN    = $01     ; Enable the LFSR BLOCK_LEN
=$02						GABE_RNG_CTRL_DV    = $02     ; After Setting the Seed Value, Toggle that Bit for it be registered
=$afe887					GABE_SYS_STAT       = $AFE887 ;
=$01						GABE_SYS_STAT_MID0  = $01     ; Machine ID -- LSB
=$02						GABE_SYS_STAT_MID1  = $02     ; Machine ID --
=$04						GABE_SYS_STAT_MID2  = $04     ; Machine ID -- MSB
=$10						GABE_SYS_STAT_EXP   = $10     ; if Zero, there is an Expansion Card Preset
=$40						GABE_SYS_STAT_CPUA  = $40     ; Indicates the (8bit/16bit) Size of the Accumulator - Not Implemented
=$80						GABE_SYS_STAT_CPUX  = $80     ; Indicates the (8bit/16bit) Size of the Accumulator - Not Implemented
=$afe88a					GABE_SUBVERSION_LO  = $AFE88A
=$afe88b					GABE_SUBVERSION_HI  = $AFE88B
=$afe88c					GABE_VERSION_LO     = $AFE88C
=$afe88d					GABE_VERSION_HI     = $AFE88D
=$afe88e					GABE_MODEL_LO       = $AFE88E
=$afe88f					GABE_MODEL_HI       = $AFE88F

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/SID_def.asm

=$afe400					SID0_V1_FREQ_LO    = $AFE400 ;SID - L - Voice 1 (Write Only) - FREQ LOW
=$afe401					SID0_V1_FREQ_HI    = $AFE401 ;SID - L - Voice 1 (Write Only) - FREQ HI
=$afe402					SID0_V1_PW_LO      = $AFE402 ;SID - L - Voice 1 (Write Only) - PW LOW
=$afe403					SID0_V1_PW_HI      = $AFE403 ;SID - L - Voice 1 (Write Only) - PW HI
=$afe404					SID0_V1_CTRL       = $AFE404 ;SID - L - Voice 1 (Write Only) - CTRL REG
=$afe405					SID0_V1_ATCK_DECY  = $AFE405 ;SID - L - Voice 1 (Write Only) - ATTACK / DECAY
=$afe406					SID0_V1_SSTN_RLSE  = $AFE406 ;SID - L - Voice 1 (Write Only) - SUSTAIN / RELEASE
=$afe407					SID0_V2_FREQ_LO    = $AFE407 ;SID - L - Voice 2 (Write Only) - FREQ LOW
=$afe408					SID0_V2_FREQ_HI    = $AFE408 ;SID - L - Voice 2 (Write Only) - FREQ HI
=$afe409					SID0_V2_PW_LO      = $AFE409 ;SID - L - Voice 2 (Write Only) - PW LOW
=$afe40a					SID0_V2_PW_HI      = $AFE40A ;SID - L - Voice 2 (Write Only) - PW HI
=$afe40b					SID0_V2_CTRL       = $AFE40B ;SID - L - Voice 2 (Write Only) - CTRL REG
=$afe40c					SID0_V2_ATCK_DECY  = $AFE40C ;SID - L - Voice 2 (Write Only) - ATTACK / DECAY
=$afe40d					SID0_V2_SSTN_RLSE  = $AFE40D ;SID - L - Voice 2 (Write Only) - SUSTAIN / RELEASE
=$afe40e					SID0_V3_FREQ_LO    = $AFE40E ;SID - L - Voice 3 (Write Only) - FREQ LOW
=$afe40f					SID0_V3_FREQ_HI    = $AFE40F ;SID - L - Voice 3 (Write Only) - FREQ HI
=$afe410					SID0_V3_PW_LO      = $AFE410 ;SID - L - Voice 3 (Write Only) - PW LOW
=$afe411					SID0_V3_PW_HI      = $AFE411 ;SID - L - Voice 3 (Write Only) - PW HI
=$afe412					SID0_V3_CTRL       = $AFE412 ;SID - L - Voice 3 (Write Only) - CTRL REG
=$afe413					SID0_V3_ATCK_DECY  = $AFE413 ;SID - L - Voice 3 (Write Only) - ATTACK / DECAY
=$afe414					SID0_V3_SSTN_RLSE  = $AFE414 ;SID - L - Voice 3 (Write Only) - SUSTAIN / RELEASE
=$afe415					SID0_FC_LO         = $AFE415 ;SID - L - Filter (Write Only) - FC LOW
=$afe416					SID0_FC_HI         = $AFE416 ;SID - L - Filter (Write Only) - FC HI
=$afe417					SID0_RES_FILT      = $AFE417 ;SID - L - Filter (Write Only) - RES / FILT
=$afe418					SID0_MODE_VOL      = $AFE418 ;SID - L - Filter (Write Only) - MODE / VOL
=$afe419					SID0_POT_X         = $AFE419 ;SID - L - Misc (Read Only) - POT X (C256 - NOT USED)
=$afe41a					SID0_POT_Y         = $AFE41A ;SID - L - Misc (Read Only) - POT Y (C256 - NOT USED)
=$afe41b					SID0_OSC3_RND      = $AFE41B ;SID - L - Misc (Read Only) - OSC3 / RANDOM
=$afe41c					SID0_ENV3          = $AFE41C ;SID - L - Misc (Read Only)  - ENV3
=$afe41d					SID0_NOT_USED0     = $AFE41D ;SID - L - NOT USED
=$afe41e					SID0_NOT_USED1     = $AFE41E ;SID - L - NOT USED
=$afe41f					SID0_NOT_USED2     = $AFE41F ;SID - L - NOT USED

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_GENERAL_def.asm

=$af0000					MASTER_CTRL_REG_L	      = $AF0000
=$01						Mstr_Ctrl_Text_Mode_En  = $01       ; Enable the Text Mode
=$02						Mstr_Ctrl_Text_Overlay  = $02       ; Enable the Overlay of the text mode on top of Graphic Mode (the Background Color is ignored)
=$04						Mstr_Ctrl_Graph_Mode_En = $04       ; Enable the Graphic Mode
=$08						Mstr_Ctrl_Bitmap_En     = $08       ; Enable the Bitmap Module In Vicky
=$10						Mstr_Ctrl_TileMap_En    = $10       ; Enable the Tile Module in Vicky
=$20						Mstr_Ctrl_Sprite_En     = $20       ; Enable the Sprite Module in Vicky
=$40						Mstr_Ctrl_GAMMA_En      = $40       ; this Enable the GAMMA correction - The Analog and DVI have different color value, the GAMMA is great to correct the difference
=$80						Mstr_Ctrl_Disable_Vid   = $80       ; This will disable the Scanning of the Video hence giving 100% bandwith to the CPU
=$af0001					MASTER_CTRL_REG_H       = $AF0001
=$01						Mstr_Ctrl_Video_Mode0   = $01       ; 0 - 640x480 (Clock @ 25.175Mhz), 1 - 800x600 (Clock @ 40Mhz)
=$02						Mstr_Ctrl_Video_Mode1   = $02       ; 0 - No Pixel Doubling, 1- Pixel Doubling (Reduce the Pixel Resolution by 2)
=$af0002					GAMMA_CTRL_REG          = $AF0002
=$01						GAMMA_Ctrl_Input        = $01 ; 0 = DipSwitch Chooses GAMMA on/off , 1- Software Control
=$02						GAMMA_Ctrl_Soft         = $02 ; 0 = GAMMA Table is not Applied, 1 = GAMMA Table is Applied
=$08						GAMMA_DP_SW_VAL         = $08 ; READ ONLY - Actual DIP Switch Value
=$10						HIRES_DP_SW_VAL         = $10 ; READ ONLY - 0 = Hi-Res on BOOT ON, 1 = Hi-Res on BOOT OFF
=$af0003					VKY_RESERVED_01         = $AF0003
=$01						Border_Ctrl_Enable      = $01
=$af0004					BORDER_CTRL_REG         = $AF0004 ; Bit[0] - Enable (1 by default)  Bit[4..6]: X Scroll Offset ( Will scroll Left) (Acceptable Value: 0..7)
=$af0005					BORDER_COLOR_B          = $AF0005
=$af0006					BORDER_COLOR_G          = $AF0006
=$af0007					BORDER_COLOR_R          = $AF0007
=$af0008					BORDER_X_SIZE           = $AF0008; X-  Values: 0 - 32 (Default: 32)
=$af0009					BORDER_Y_SIZE           = $AF0009; Y- Values 0 -32 (Default: 32)
=$af000d					BACKGROUND_COLOR_B      = $AF000D ; When in Graphic Mode, if a pixel is "0" then the Background pixel is chosen
=$af000e					BACKGROUND_COLOR_G      = $AF000E
=$af000f					BACKGROUND_COLOR_R      = $AF000F ;
=$af0010					VKY_TXT_CURSOR_CTRL_REG = $AF0010   ;[0]  Enable Text Mode
=$01						Vky_Cursor_Enable       = $01
=$02						Vky_Cursor_Flash_Rate0  = $02       ; 00 - 1/Sec, 01 - 2/Sec, 10 - 4/Sec, 11 - 5/Sec
=$04						Vky_Cursor_Flash_Rate1  = $04
=$08						Vky_Cursor_FONT_Page0   = $08       ; Pick Font Page 0 or Font Page 1
=$10						Vky_Cursor_FONT_Page1   = $10       ; Pick Font Page 0 or Font Page 1
=$af0011					VKY_TXT_START_ADD_PTR   = $AF0011   ; This is an offset to change the Starting address of the Text Mode Buffer (in x)
=$af0012					VKY_TXT_CURSOR_CHAR_REG = $AF0012
=$af0013					VKY_TXT_CURSOR_COLR_REG = $AF0013
=$af0014					VKY_TXT_CURSOR_X_REG_L  = $AF0014
=$af0015					VKY_TXT_CURSOR_X_REG_H  = $AF0015
=$af0016					VKY_TXT_CURSOR_Y_REG_L  = $AF0016
=$af0017					VKY_TXT_CURSOR_Y_REG_H  = $AF0017
=$af001b					VKY_LINE_IRQ_CTRL_REG   = $AF001B ;[0] - Enable Line 0, [1] -Enable Line 1
=$af001c					VKY_LINE0_CMP_VALUE_LO  = $AF001C ;Write Only [7:0]
=$af001d					VKY_LINE0_CMP_VALUE_HI  = $AF001D ;Write Only [3:0]
=$af001e					VKY_LINE1_CMP_VALUE_LO  = $AF001E ;Write Only [7:0]
=$af001f					VKY_LINE1_CMP_VALUE_HI  = $AF001F ;Write Only [3:0]
=$af001c					VKY_INFO_CHIP_NUM_L     = $AF001C   ; VErsion
=$af001d					VKY_INFO_CHIP_NUM_H     = $AF001D   ; Version
=$af001e					VKY_INFO_CHIP_VER_L     = $AF001E   ; Sub-Version
=$af001f					VKY_INFO_CHIP_VER_H     = $AF001F   ; Sub-Version
=$af0500					MOUSE_PTR_GRAP0_START    = $AF0500 ; 16 x 16 = 256 Pixels (Grey Scale) 0 = Transparent, 1 = Black , 255 = White
=$af05ff					MOUSE_PTR_GRAP0_END      = $AF05FF ; Pointer 0
=$af0600					MOUSE_PTR_GRAP1_START    = $AF0600 ;
=$af06ff					MOUSE_PTR_GRAP1_END      = $AF06FF ; Pointer 1
=$af0700					MOUSE_PTR_CTRL_REG_L    = $AF0700 ; Bit[0] Enable, Bit[1] = 0  ( 0 = Pointer0, 1 = Pointer1)
=$af0701					MOUSE_PTR_CTRL_REG_H    = $AF0701 ;
=$af0702					MOUSE_PTR_X_POS_L       = $AF0702 ; X Position (0 - 639) (Can only read now) Writing will have no effect
=$af0703					MOUSE_PTR_X_POS_H       = $AF0703 ;
=$af0704					MOUSE_PTR_Y_POS_L       = $AF0704 ; Y Position (0 - 479) (Can only read now) Writing will have no effect
=$af0705					MOUSE_PTR_Y_POS_H       = $AF0705 ;
=$af0706					MOUSE_PTR_BYTE0         = $AF0706 ; Byte 0 of Mouse Packet (you must write 3 Bytes)
=$af0707					MOUSE_PTR_BYTE1         = $AF0707 ; Byte 1 of Mouse Packet (if you don't, then )
=$af0708					MOUSE_PTR_BYTE2         = $AF0708 ; Byte 2 of Mouse Packet (state Machine will be jammed in 1 state)
=$af070b					C256F_MODEL_MAJOR       = $AF070B ;
=$af070c					C256F_MODEL_MINOR       = $AF070C ;
=$af070d					FPGA_DOR                = $AF070D ;
=$af070e					FPGA_MOR                = $AF070E ;
=$af070f					FPGA_YOR                = $AF070F ;
=$af0900					VMEM2CPU_CTRL_REG      = $AF0900  ;
=$01						VMEM2CPU_Clear_FIFO    = $01        ; Setting this to 1 will flush (Reset) the FIFO, clear it after to return to normal function
=$02						VMEM2CPU_Intterupt     = $02        ; This is not implemented because there is not enough Interrupt line on the FMX
=$af0901					VMEM2CPU_Data_Port     = $AF0901    ; This is a Byte Port of the data that you have requested. (Output of the FIFO)
=$af0902					VMEM2CPU_Fifo_Count_LO = $AF0902    ; FIFO Count Lo (number of byte in the FIFO) FIFO Count is 10bits, Count_Bit0 to Count_Bit7 of Count
=$af0903					VMEM2CPU_Fifo_Count_HI = $AF0903    ; FIFO Count Hi, Bit 0 = Count_Bit8, Bit 1 = Count_Bit9
=$80						VMEM2CPU_Fifo_Empty    = $80        ; Bit 7 of VMEM2CPU_Fifo_Count_HI, when 1, the FIFO is empty.
=$af1f40					FG_CHAR_LUT_PTR         = $AF1F40
=$af1f80					BG_CHAR_LUT_PTR		    = $AF1F80
=$af2000					GRPH_LUT0_PTR		    = $AF2000
=$af2400					GRPH_LUT1_PTR		    = $AF2400
=$af2800					GRPH_LUT2_PTR		    = $AF2800
=$af2c00					GRPH_LUT3_PTR		    = $AF2C00
=$af3000					GRPH_LUT4_PTR		    = $AF3000
=$af3400					GRPH_LUT5_PTR		    = $AF3400
=$af3800					GRPH_LUT6_PTR		    = $AF3800
=$af3c00					GRPH_LUT7_PTR		    = $AF3C00
=$af4000					GAMMA_B_LUT_PTR		    = $AF4000
=$af4100					GAMMA_G_LUT_PTR		    = $AF4100
=$af4200					GAMMA_R_LUT_PTR		    = $AF4200
=$af8000					FONT_MEMORY_BANK0       = $AF8000     ;$AF8000 - $AF87FF
=$afa000					CS_TEXT_MEM_PTR         = $AFA000
=$afc000					CS_COLOR_MEM_PTR        = $AFC000

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_SDMA_def.asm

=$af0420					SDMA_CTRL_REG0           = $AF0420
=$01						SDMA_CTRL0_Enable        = $01
=$02						SDMA_CTRL0_1D_2D         = $02     ; 0 - 1D (Linear) Transfer , 1 - 2D (Block) Transfer
=$04						SDMA_CTRL0_TRF_Fill      = $04     ; 0 - Transfer Src -> Dst, 1 - Fill Destination with "Byte2Write"
=$08						SDMA_CTRL0_Int_Enable    = $08     ; Set to 1 to Enable the Generation of Interrupt when the Transfer is over.
=$10						SDMA_CTRL0_SysRAM_Src    = $10     ; Set to 1 to Indicate that the Source is the System Ram Memory
=$20						SDMA_CTRL0_SysRAM_Dst    = $20     ; Set to 1 to Indicate that the Destination is the System Ram Memory
=$40						SDMA_CTLR0_RSVD          = $40     ;
=$80						SDMA_CTRL0_Start_TRF     = $80     ; Set to 1 To Begin Process, Need to Cleared before, you can start another
=$af0421					SDMA_CTRL_REG1           = $AF0421 ; Write Only - Byte to Write in the Fill Function
=$01						SDMA_CTRL1_IO_Src			   = $01		 ; 1 = Source is an IO Address (ADC, SuperIO, IDE)
=$02						SDMA_CTRL1_IO_Src16		   = $02		 ; 0 = Src 8Bits Transfer / 1= 16Bits Transfer
=$04						SDMA_CTRL1_IO_Dst			   = $04		 ; 1 = Destination is an IO Address (DAC, SuperIO, IDE)
=$08						SDMA_CTRL1_IO_Dst16      = $08     ; 0 = Dst 8bits Transfer / 1= 16bits
=$af0422					SDMA_SRC_ADDY_L         = $AF0422 ; Pointer to the Source of the Data to be stransfered
=$af0423					SDMA_SRC_ADDY_M         = $AF0423 ; This needs to be within Vicky's Range ($00_0000 - $3F_0000)
=$af0424					SDMA_SRC_ADDY_H         = $AF0424
=$af0425					SDMA_DST_ADDY_L         = $AF0425 ; Destination Pointer within Vicky's video memory Range
=$af0426					SDMA_DST_ADDY_M         = $AF0426 ; ($00_0000 - $3F_0000)
=$af0427					SDMA_DST_ADDY_H         = $AF0427
=$af0428					SDMA_SIZE_L             = $AF0428 ; Maximum Value: $40:0000 (4Megs)
=$af0429					SDMA_SIZE_M             = $AF0429
=$af042a					SDMA_SIZE_H             = $AF042A
=$af042b					SDMA_IGNORED            = $AF042B
=$af0428					SDMA_X_SIZE_L           = $AF0428 ; Maximum Value: 65535
=$af0429					SDMA_X_SIZE_H           = $AF0429
=$af042a					SDMA_Y_SIZE_L           = $AF042A ; Maximum Value: 65535
=$af042b					SDMA_Y_SIZE_H           = $AF042B
=$af042c					SDMA_SRC_STRIDE_L       = $AF042C ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af042d					SDMA_SRC_STRIDE_H       = $AF042D ;
=$af042e					SDMA_DST_STRIDE_L       = $AF042E ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af042f					SDMA_DST_STRIDE_H       = $AF042F ;
=$af0430					SDMA_BYTE_2_WRITE       = $AF0430 ; Write Only - Byte to Write in the Fill Function
=$af0430					SDMA_STATUS_REG         = $AF0430 ; Read only
=$01						SDMA_STAT_Size_Err       = $01     ; If Set to 1, Overall Size is Invalid
=$02						SDMA_STAT_Dst_Add_Err    = $02     ; If Set to 1, Destination Address Invalid
=$04						SDMA_STAT_Src_Add_Err    = $04     ; If Set to 1, Source Address Invalid
=$08						SDMA_STAT_TimeOut_Err    = $08     ; will be set to 1 if a Timeout occur when transfering between data from and to VRAM

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_VDMA_def.asm

=$af0400					VDMA_CONTROL_REG        = $AF0400
=$01						VDMA_CTRL_Enable        = $01
=$02						VDMA_CTRL_1D_2D         = $02     ; 0 - 1D (Linear) Transfer , 1 - 2D (Block) Transfer
=$04						VDMA_CTRL_TRF_Fill      = $04     ; 0 - Transfer Src -> Dst, 1 - Fill Destination with "Byte2Write"
=$08						VDMA_CTRL_Int_Enable    = $08     ; Set to 1 to Enable the Generation of Interrupt when the Transfer is over.
=$10						VDMA_CTRL_SysRAM_Src    = $10     ; Set to 1 to Indicate that the Source is the System Ram Memory
=$20						VDMA_CTRL_SysRAM_Dst    = $20     ; Set to 1 to Indicate that the Destination is the System Ram Memory
=$80						VDMA_CTRL_Start_TRF     = $80     ; Set to 1 To Begin Process, Need to Cleared before, you can start another
=$af0401					VDMA_BYTE_2_WRITE       = $AF0401 ; Write Only - Byte to Write in the Fill Function
=$af0401					VDMA_STATUS_REG         = $AF0401 ; Read only
=$01						VDMA_STAT_Size_Err      = $01     ; If Set to 1, Overall Size is Invalid
=$02						VDMA_STAT_Dst_Add_Err   = $02     ; If Set to 1, Destination Address Invalid
=$04						VDMA_STAT_Src_Add_Err   = $04     ; If Set to 1, Source Address Invalid
=$80						VDMA_STAT_VDMA_IPS      = $80     ; If Set to 1, VDMA Transfer in Progress (this Inhibit CPU Access to Mem)
=$af0402					VDMA_SRC_ADDY_L         = $AF0402 ; Pointer to the Source of the Data to be stransfered
=$af0403					VDMA_SRC_ADDY_M         = $AF0403 ; This needs to be within Vicky's Range ($00_0000 - $3F_0000)
=$af0404					VDMA_SRC_ADDY_H         = $AF0404
=$af0405					VDMA_DST_ADDY_L         = $AF0405 ; Destination Pointer within Vicky's video memory Range
=$af0406					VDMA_DST_ADDY_M         = $AF0406 ; ($00_0000 - $3F_0000)
=$af0407					VDMA_DST_ADDY_H         = $AF0407
=$af0408					VDMA_SIZE_L             = $AF0408 ; Maximum Value: $40:0000 (4Megs)
=$af0409					VDMA_SIZE_M             = $AF0409
=$af040a					VDMA_SIZE_H             = $AF040A
=$af040b					VDMA_IGNORED            = $AF040B
=$af0408					VDMA_X_SIZE_L           = $AF0408 ; Maximum Value: 65535
=$af0409					VDMA_X_SIZE_H           = $AF0409
=$af040a					VDMA_Y_SIZE_L           = $AF040A ; Maximum Value: 65535
=$af040b					VDMA_Y_SIZE_H           = $AF040B
=$af040c					VDMA_SRC_STRIDE_L       = $AF040C ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af040d					VDMA_SRC_STRIDE_H       = $AF040D ;
=$af040e					VDMA_DST_STRIDE_L       = $AF040E ; Always use an Even Number ( The Engine uses Even Ver of that value)
=$af040f					VDMA_DST_STRIDE_H       = $AF040F ;

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_BITMAP_def.asm

=$01						BM_Enable             = $01
=$00						BM_LUT0               = $00 ;
=$02						BM_LUT1               = $02 ;
=$04						BM_LUT2               = $04 ;
=$06						BM_LUT3               = $06 ;
=$08						BM_LUT4               = $08 ;
=$0a						BM_LUT5               = $0A ;
=$0c						BM_LUT6               = $0C ;
=$0e						BM_LUT7               = $0E ;
=$40						BM_Collision_On       = $40 ;
=$af0100					BM0_CONTROL_REG     = $AF0100
=$af0101					BM0_START_ADDY_L    = $AF0101
=$af0102					BM0_START_ADDY_M    = $AF0102
=$af0103					BM0_START_ADDY_H    = $AF0103
=$af0104					BM0_X_OFFSET        = $AF0104   ; Not Implemented
=$af0105					BM0_Y_OFFSET        = $AF0105   ; Not Implemented
=$af0106					BM0_RESERVED_6      = $AF0106
=$af0107					BM0_RESERVED_7      = $AF0107
=$af0108					BM1_CONTROL_REG     = $AF0108
=$af0109					BM1_START_ADDY_L    = $AF0109
=$af010a					BM1_START_ADDY_M    = $AF010A
=$af010b					BM1_START_ADDY_H    = $AF010B
=$af010c					BM1_X_OFFSET        = $AF010C   ; Not Implemented
=$af010d					BM1_Y_OFFSET        = $AF010D   ; Not Implemented
=$af010e					BM1_RESERVED_6      = $AF010E
=$af010f					BM1_RESERVED_7      = $AF010F

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_TILEMAP_def.asm

=$01						TILE_Enable             = $01
=$40						TILE_Collision_On       = $40           ; Enable
=$af0200					TL0_CONTROL_REG         = $AF0200       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0201					TL0_START_ADDY_L        = $AF0201       ; Not USed right now - Starting Address to where is the MAP
=$af0202					TL0_START_ADDY_M        = $AF0202
=$af0203					TL0_START_ADDY_H        = $AF0203
=$af0204					TL0_TOTAL_X_SIZE_L      = $AF0204       ; Size of the Map in X Tile Count [9:0] (1024 Max)
=$af0205					TL0_TOTAL_X_SIZE_H      = $AF0205
=$af0206					TL0_TOTAL_Y_SIZE_L      = $AF0206       ; Size of the Map in Y Tile Count [9:0]
=$af0207					TL0_TOTAL_Y_SIZE_H      = $AF0207
=$af0208					TL0_WINDOW_X_POS_L      = $AF0208       ; Top Left Corner Position of the TileMAp Window in X + Scroll
=$af0209					TL0_WINDOW_X_POS_H      = $AF0209       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in X
=$af020a					TL0_WINDOW_Y_POS_L      = $AF020A       ; Top Left Corner Position of the TileMAp Window in Y
=$af020b					TL0_WINDOW_Y_POS_H      = $AF020B       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in Y
=$af020c					TL1_CONTROL_REG         = $AF020C       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af020d					TL1_START_ADDY_L        = $AF020D       ; Not USed right now - Starting Address to where is the MAP
=$af020e					TL1_START_ADDY_M        = $AF020E
=$af020f					TL1_START_ADDY_H        = $AF020F
=$af0210					TL1_TOTAL_X_SIZE_L      = $AF0210       ; Size of the Map in X Tile Count [9:0] (1024 Max)
=$af0211					TL1_TOTAL_X_SIZE_H      = $AF0211
=$af0212					TL1_TOTAL_Y_SIZE_L      = $AF0212       ; Size of the Map in Y Tile Count [9:0]
=$af0213					TL1_TOTAL_Y_SIZE_H      = $AF0213
=$af0214					TL1_WINDOW_X_POS_L      = $AF0214       ; Top Left Corner Position of the TileMAp Window in X + Scroll
=$af0215					TL1_WINDOW_X_POS_H      = $AF0215       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in X
=$af0216					TL1_WINDOW_Y_POS_L      = $AF0216       ; Top Left Corner Position of the TileMAp Window in Y
=$af0217					TL1_WINDOW_Y_POS_H      = $AF0217       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in Y
=$af0218					TL2_CONTROL_REG         = $AF0218       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0219					TL2_START_ADDY_L        = $AF0219       ; Not USed right now - Starting Address to where is the MAP
=$af021a					TL2_START_ADDY_M        = $AF021A
=$af021b					TL2_START_ADDY_H        = $AF021B
=$af021c					TL2_TOTAL_X_SIZE_L      = $AF021C       ; Size of the Map in X Tile Count [9:0] (1024 Max)
=$af021d					TL2_TOTAL_X_SIZE_H      = $AF021D
=$af021e					TL2_TOTAL_Y_SIZE_L      = $AF021E       ; Size of the Map in Y Tile Count [9:0]
=$af021f					TL2_TOTAL_Y_SIZE_H      = $AF021F
=$af0220					TL2_WINDOW_X_POS_L      = $AF0220       ; Top Left Corner Position of the TileMAp Window in X + Scroll
=$af0221					TL2_WINDOW_X_POS_H      = $AF0221       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in X
=$af0222					TL2_WINDOW_Y_POS_L      = $AF0222       ; Top Left Corner Position of the TileMAp Window in Y
=$af0223					TL2_WINDOW_Y_POS_H      = $AF0223       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in Y
=$af0224					TL3_CONTROL_REG         = $AF0224       ; Bit[0] - Enable, Bit[3:1] - LUT Select,
=$af0225					TL3_START_ADDY_L        = $AF0225       ; Not USed right now - Starting Address to where is the MAP
=$af0226					TL3_START_ADDY_M        = $AF0226
=$af0227					TL3_START_ADDY_H        = $AF0227
=$af0228					TL3_TOTAL_X_SIZE_L      = $AF0228       ; Size of the Map in X Tile Count [9:0] (1024 Max)
=$af0229					TL3_TOTAL_X_SIZE_H      = $AF0229
=$af022a					TL3_TOTAL_Y_SIZE_L      = $AF022A       ; Size of the Map in Y Tile Count [9:0]
=$af022b					TL3_TOTAL_Y_SIZE_H      = $AF022B
=$af022c					TL3_WINDOW_X_POS_L      = $AF022C       ; Top Left Corner Position of the TileMAp Window in X + Scroll
=$af022d					TL3_WINDOW_X_POS_H      = $AF022D       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in X
=$af022e					TL3_WINDOW_Y_POS_L      = $AF022E       ; Top Left Corner Position of the TileMAp Window in Y
=$af022f					TL3_WINDOW_Y_POS_H      = $AF022F       ; Direction: [14] Scroll: [13:10] Pos: [9:0] in Y
=$af0280					TILESET0_ADDY_L         = $AF0280   ; Pointer to Tileset 0 [21:0]
=$af0281					TILESET0_ADDY_M         = $AF0281
=$af0282					TILESET0_ADDY_H         = $AF0282
=$af0283					TILESET0_ADDY_CFG       = $AF0283   ; [3] - TileStride256x256
=$af0284					TILESET1_ADDY_L         = $AF0284
=$af0285					TILESET1_ADDY_M         = $AF0285
=$af0286					TILESET1_ADDY_H         = $AF0286
=$af0287					TILESET1_ADDY_CFG       = $AF0287
=$af0288					TILESET2_ADDY_L         = $AF0288
=$af0289					TILESET2_ADDY_M         = $AF0289
=$af028a					TILESET2_ADDY_H         = $AF028A
=$af028b					TILESET2_ADDY_CFG       = $AF028B
=$af028c					TILESET3_ADDY_L         = $AF028C
=$af028d					TILESET3_ADDY_M         = $AF028D
=$af028e					TILESET3_ADDY_H         = $AF028E
=$af028f					TILESET3_ADDY_CFG       = $AF028F
=$af0290					TILESET4_ADDY_L         = $AF0290
=$af0291					TILESET4_ADDY_M         = $AF0291
=$af0292					TILESET4_ADDY_H         = $AF0292
=$af0293					TILESET4_ADDY_CFG       = $AF0293
=$af0294					TILESET5_ADDY_L         = $AF0294
=$af0295					TILESET5_ADDY_M         = $AF0295
=$af0296					TILESET5_ADDY_H         = $AF0296
=$af0297					TILESET5_ADDY_CFG       = $AF0297
=$af0298					TILESET6_ADDY_L         = $AF0298
=$af0299					TILESET6_ADDY_M         = $AF0299
=$af029a					TILESET6_ADDY_H         = $AF029A
=$af029b					TILESET6_ADDY_CFG       = $AF029B
=$af029c					TILESET7_ADDY_L         = $AF029C
=$af029d					TILESET7_ADDY_M         = $AF029D
=$af029e					TILESET7_ADDY_H         = $AF029E
=$af029f					TILESET7_ADDY_CFG       = $AF029F

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_SPRITE_def.asm

=$01						SPRITE_Enable             = $01
=$00						SPRITE_LUT0               = $00 ; This is the LUT that the Sprite will use
=$02						SPRITE_LUT1               = $02
=$04						SPRITE_LUT2               = $04
=$06						SPRITE_LUT3               = $06
=$08						SPRITE_LUT4               = $08
=$0a						SPRITE_LUT5               = $0A
=$0c						SPRITE_LUT6               = $0C
=$0e						SPRITE_LUT7               = $0E
=$00						SPRITE_DEPTH0             = $00
=$10						SPRITE_DEPTH1             = $10
=$20						SPRITE_DEPTH2             = $20
=$30						SPRITE_DEPTH3             = $30
=$40						SPRITE_DEPTH4             = $40
=$50						SPRITE_DEPTH5             = $50
=$60						SPRITE_DEPTH6             = $60
=$80						SPRITE_Collision_On       = $80 ; Enable the Collision Detection
=$af0c00					SP00_CONTROL_REG        = $AF0C00
=$af0c01					SP00_ADDY_PTR_L         = $AF0C01
=$af0c02					SP00_ADDY_PTR_M         = $AF0C02
=$af0c03					SP00_ADDY_PTR_H         = $AF0C03
=$af0c04					SP00_X_POS_L            = $AF0C04
=$af0c05					SP00_X_POS_H            = $AF0C05
=$af0c06					SP00_Y_POS_L            = $AF0C06
=$af0c07					SP00_Y_POS_H            = $AF0C07
=$af0c08					SP01_CONTROL_REG        = $AF0C08
=$af0c09					SP01_ADDY_PTR_L         = $AF0C09
=$af0c0a					SP01_ADDY_PTR_M         = $AF0C0A
=$af0c0b					SP01_ADDY_PTR_H         = $AF0C0B
=$af0c0c					SP01_X_POS_L            = $AF0C0C
=$af0c0d					SP01_X_POS_H            = $AF0C0D
=$af0c0e					SP01_Y_POS_L            = $AF0C0E
=$af0c0f					SP01_Y_POS_H            = $AF0C0F
=$af0c10					SP02_CONTROL_REG        = $AF0C10
=$af0c11					SP02_ADDY_PTR_L         = $AF0C11
=$af0c12					SP02_ADDY_PTR_M         = $AF0C12
=$af0c13					SP02_ADDY_PTR_H         = $AF0C13
=$af0c14					SP02_X_POS_L            = $AF0C14
=$af0c15					SP02_X_POS_H            = $AF0C15
=$af0c16					SP02_Y_POS_L            = $AF0C16
=$af0c17					SP02_Y_POS_H            = $AF0C17
=$af0c18					SP03_CONTROL_REG        = $AF0C18
=$af0c19					SP03_ADDY_PTR_L         = $AF0C19
=$af0c1a					SP03_ADDY_PTR_M         = $AF0C1A
=$af0c1b					SP03_ADDY_PTR_H         = $AF0C1B
=$af0c1c					SP03_X_POS_L            = $AF0C1C
=$af0c1d					SP03_X_POS_H            = $AF0C1D
=$af0c1e					SP03_Y_POS_L            = $AF0C1E
=$af0c1f					SP03_Y_POS_H            = $AF0C1F
=$af0c20					SP04_CONTROL_REG        = $AF0C20
=$af0c21					SP04_ADDY_PTR_L         = $AF0C21
=$af0c22					SP04_ADDY_PTR_M         = $AF0C22
=$af0c23					SP04_ADDY_PTR_H         = $AF0C23
=$af0c24					SP04_X_POS_L            = $AF0C24
=$af0c25					SP04_X_POS_H            = $AF0C25
=$af0c26					SP04_Y_POS_L            = $AF0C26
=$af0c27					SP04_Y_POS_H            = $AF0C27
=$af0c28					SP05_CONTROL_REG        = $AF0C28
=$af0c29					SP05_ADDY_PTR_L         = $AF0C29
=$af0c2a					SP05_ADDY_PTR_M         = $AF0C2A
=$af0c2b					SP05_ADDY_PTR_H         = $AF0C2B
=$af0c2c					SP05_X_POS_L            = $AF0C2C
=$af0c2d					SP05_X_POS_H            = $AF0C2D
=$af0c2e					SP05_Y_POS_L            = $AF0C2E
=$af0c2f					SP05_Y_POS_H            = $AF0C2F
=$af0c30					SP06_CONTROL_REG        = $AF0C30
=$af0c31					SP06_ADDY_PTR_L         = $AF0C31
=$af0c32					SP06_ADDY_PTR_M         = $AF0C32
=$af0c33					SP06_ADDY_PTR_H         = $AF0C33
=$af0c34					SP06_X_POS_L            = $AF0C34
=$af0c35					SP06_X_POS_H            = $AF0C35
=$af0c36					SP06_Y_POS_L            = $AF0C36
=$af0c37					SP06_Y_POS_H            = $AF0C37
=$af0c38					SP07_CONTROL_REG        = $AF0C38
=$af0c39					SP07_ADDY_PTR_L         = $AF0C39
=$af0c3a					SP07_ADDY_PTR_M         = $AF0C3A
=$af0c3b					SP07_ADDY_PTR_H         = $AF0C3B
=$af0c3c					SP07_X_POS_L            = $AF0C3C
=$af0c3d					SP07_X_POS_H            = $AF0C3D
=$af0c3e					SP07_Y_POS_L            = $AF0C3E
=$af0c3f					SP07_Y_POS_H            = $AF0C3F
=$af0c40					SP08_CONTROL_REG        = $AF0C40
=$af0c41					SP08_ADDY_PTR_L         = $AF0C41
=$af0c42					SP08_ADDY_PTR_M         = $AF0C42
=$af0c43					SP08_ADDY_PTR_H         = $AF0C43
=$af0c44					SP08_X_POS_L            = $AF0C44
=$af0c45					SP08_X_POS_H            = $AF0C45
=$af0c46					SP08_Y_POS_L            = $AF0C46
=$af0c47					SP08_Y_POS_H            = $AF0C47
=$af0c48					SP09_CONTROL_REG        = $AF0C48
=$af0c49					SP09_ADDY_PTR_L         = $AF0C49
=$af0c4a					SP09_ADDY_PTR_M         = $AF0C4A
=$af0c4b					SP09_ADDY_PTR_H         = $AF0C4B
=$af0c4c					SP09_X_POS_L            = $AF0C4C
=$af0c4d					SP09_X_POS_H            = $AF0C4D
=$af0c4e					SP09_Y_POS_L            = $AF0C4E
=$af0c4f					SP09_Y_POS_H            = $AF0C4F
=$af0c50					SP10_CONTROL_REG        = $AF0C50
=$af0c51					SP10_ADDY_PTR_L         = $AF0C51
=$af0c52					SP10_ADDY_PTR_M         = $AF0C52
=$af0c53					SP10_ADDY_PTR_H         = $AF0C53
=$af0c54					SP10_X_POS_L            = $AF0C54
=$af0c55					SP10_X_POS_H            = $AF0C55
=$af0c56					SP10_Y_POS_L            = $AF0C56
=$af0c57					SP10_Y_POS_H            = $AF0C57
=$af0c58					SP11_CONTROL_REG        = $AF0C58
=$af0c59					SP11_ADDY_PTR_L         = $AF0C59
=$af0c5a					SP11_ADDY_PTR_M         = $AF0C5A
=$af0c5b					SP11_ADDY_PTR_H         = $AF0C5B
=$af0c5c					SP11_X_POS_L            = $AF0C5C
=$af0c5d					SP11_X_POS_H            = $AF0C5D
=$af0c5e					SP11_Y_POS_L            = $AF0C5E
=$af0c5f					SP11_Y_POS_H            = $AF0C5F
=$af0c60					SP12_CONTROL_REG        = $AF0C60
=$af0c61					SP12_ADDY_PTR_L         = $AF0C61
=$af0c62					SP12_ADDY_PTR_M         = $AF0C62
=$af0c63					SP12_ADDY_PTR_H         = $AF0C63
=$af0c64					SP12_X_POS_L            = $AF0C64
=$af0c65					SP12_X_POS_H            = $AF0C65
=$af0c66					SP12_Y_POS_L            = $AF0C66
=$af0c67					SP12_Y_POS_H            = $AF0C67
=$af0c68					SP13_CONTROL_REG        = $AF0C68
=$af0c69					SP13_ADDY_PTR_L         = $AF0C69
=$af0c6a					SP13_ADDY_PTR_M         = $AF0C6A
=$af0c6b					SP13_ADDY_PTR_H         = $AF0C6B
=$af0c6c					SP13_X_POS_L            = $AF0C6C
=$af0c6d					SP13_X_POS_H            = $AF0C6D
=$af0c6e					SP13_Y_POS_L            = $AF0C6E
=$af0c6f					SP13_Y_POS_H            = $AF0C6F
=$af0c70					SP14_CONTROL_REG        = $AF0C70
=$af0c71					SP14_ADDY_PTR_L         = $AF0C71
=$af0c72					SP14_ADDY_PTR_M         = $AF0C72
=$af0c73					SP14_ADDY_PTR_H         = $AF0C73
=$af0c74					SP14_X_POS_L            = $AF0C74
=$af0c75					SP14_X_POS_H            = $AF0C75
=$af0c76					SP14_Y_POS_L            = $AF0C76
=$af0c77					SP14_Y_POS_H            = $AF0C77
=$af0c78					SP15_CONTROL_REG        = $AF0C78
=$af0c79					SP15_ADDY_PTR_L         = $AF0C79
=$af0c7a					SP15_ADDY_PTR_M         = $AF0C7A
=$af0c7b					SP15_ADDY_PTR_H         = $AF0C7B
=$af0c7c					SP15_X_POS_L            = $AF0C7C
=$af0c7d					SP15_X_POS_H            = $AF0C7D
=$af0c7e					SP15_Y_POS_L            = $AF0C7E
=$af0c7f					SP15_Y_POS_H            = $AF0C7F
=$af0c80					SP16_CONTROL_REG        = $AF0C80
=$af0c81					SP16_ADDY_PTR_L         = $AF0C81
=$af0c82					SP16_ADDY_PTR_M         = $AF0C82
=$af0c83					SP16_ADDY_PTR_H         = $AF0C83
=$af0c84					SP16_X_POS_L            = $AF0C84
=$af0c85					SP16_X_POS_H            = $AF0C85
=$af0c86					SP16_Y_POS_L            = $AF0C86
=$af0c87					SP16_Y_POS_H            = $AF0C87
=$af0c88					SP17_CONTROL_REG        = $AF0C88
=$af0c89					SP17_ADDY_PTR_L         = $AF0C89
=$af0c8a					SP17_ADDY_PTR_M         = $AF0C8A
=$af0c8b					SP17_ADDY_PTR_H         = $AF0C8B
=$af0c8c					SP17_X_POS_L            = $AF0C8C
=$af0c8d					SP17_X_POS_H            = $AF0C8D
=$af0c8e					SP17_Y_POS_L            = $AF0C8E
=$af0c8f					SP17_Y_POS_H            = $AF0C8F
=$af0c90					SP18_CONTROL_REG        = $AF0C90
=$af0c91					SP18_ADDY_PTR_L         = $AF0C91
=$af0c92					SP18_ADDY_PTR_M         = $AF0C92
=$af0c93					SP18_ADDY_PTR_H         = $AF0C93
=$af0c94					SP18_X_POS_L            = $AF0C94
=$af0c95					SP18_X_POS_H            = $AF0C95
=$af0c96					SP18_Y_POS_L            = $AF0C96
=$af0c97					SP18_Y_POS_H            = $AF0C97
=$af0c98					SP19_CONTROL_REG        = $AF0C98
=$af0c99					SP19_ADDY_PTR_L         = $AF0C99
=$af0c9a					SP19_ADDY_PTR_M         = $AF0C9A
=$af0c9b					SP19_ADDY_PTR_H         = $AF0C9B
=$af0c9c					SP19_X_POS_L            = $AF0C9C
=$af0c9d					SP19_X_POS_H            = $AF0C9D
=$af0c9e					SP19_Y_POS_L            = $AF0C9E
=$af0c9f					SP19_Y_POS_H            = $AF0C9F
=$af0ca0					SP20_CONTROL_REG        = $AF0CA0
=$af0ca1					SP20_ADDY_PTR_L         = $AF0CA1
=$af0ca2					SP20_ADDY_PTR_M         = $AF0CA2
=$af0ca3					SP20_ADDY_PTR_H         = $AF0CA3
=$af0ca4					SP20_X_POS_L            = $AF0CA4
=$af0ca5					SP20_X_POS_H            = $AF0CA5
=$af0ca6					SP20_Y_POS_L            = $AF0CA6
=$af0ca7					SP20_Y_POS_H            = $AF0CA7
=$af0ca8					SP21_CONTROL_REG        = $AF0CA8
=$af0ca9					SP21_ADDY_PTR_L         = $AF0CA9
=$af0caa					SP21_ADDY_PTR_M         = $AF0CAA
=$af0cab					SP21_ADDY_PTR_H         = $AF0CAB
=$af0cac					SP21_X_POS_L            = $AF0CAC
=$af0cad					SP21_X_POS_H            = $AF0CAD
=$af0cae					SP21_Y_POS_L            = $AF0CAE
=$af0caf					SP21_Y_POS_H            = $AF0CAF
=$af0cb0					SP22_CONTROL_REG        = $AF0CB0
=$af0cb1					SP22_ADDY_PTR_L         = $AF0CB1
=$af0cb2					SP22_ADDY_PTR_M         = $AF0CB2
=$af0cb3					SP22_ADDY_PTR_H         = $AF0CB3
=$af0cb4					SP22_X_POS_L            = $AF0CB4
=$af0cb5					SP22_X_POS_H            = $AF0CB5
=$af0cb6					SP22_Y_POS_L            = $AF0CB6
=$af0cb7					SP22_Y_POS_H            = $AF0CB7
=$af0cb8					SP23_CONTROL_REG        = $AF0CB8
=$af0cb9					SP23_ADDY_PTR_L         = $AF0CB9
=$af0cba					SP23_ADDY_PTR_M         = $AF0CBA
=$af0cbb					SP23_ADDY_PTR_H         = $AF0CBB
=$af0cbc					SP23_X_POS_L            = $AF0CBC
=$af0cbd					SP23_X_POS_H            = $AF0CBD
=$af0cbe					SP23_Y_POS_L            = $AF0CBE
=$af0cbf					SP23_Y_POS_H            = $AF0CBF
=$af0cc0					SP24_CONTROL_REG        = $AF0CC0
=$af0cc1					SP24_ADDY_PTR_L         = $AF0CC1
=$af0cc2					SP24_ADDY_PTR_M         = $AF0CC2
=$af0cc3					SP24_ADDY_PTR_H         = $AF0CC3
=$af0cc4					SP24_X_POS_L            = $AF0CC4
=$af0cc5					SP24_X_POS_H            = $AF0CC5
=$af0cc6					SP24_Y_POS_L            = $AF0CC6
=$af0cc7					SP24_Y_POS_H            = $AF0CC7
=$af0cc8					SP25_CONTROL_REG        = $AF0CC8
=$af0cc9					SP25_ADDY_PTR_L         = $AF0CC9
=$af0cca					SP25_ADDY_PTR_M         = $AF0CCA
=$af0ccb					SP25_ADDY_PTR_H         = $AF0CCB
=$af0ccc					SP25_X_POS_L            = $AF0CCC
=$af0ccd					SP25_X_POS_H            = $AF0CCD
=$af0cce					SP25_Y_POS_L            = $AF0CCE
=$af0ccf					SP25_Y_POS_H            = $AF0CCF
=$af0cd0					SP26_CONTROL_REG        = $AF0CD0
=$af0cd1					SP26_ADDY_PTR_L         = $AF0CD1
=$af0cd2					SP26_ADDY_PTR_M         = $AF0CD2
=$af0cd3					SP26_ADDY_PTR_H         = $AF0CD3
=$af0cd4					SP26_X_POS_L            = $AF0CD4
=$af0cd5					SP26_X_POS_H            = $AF0CD5
=$af0cd6					SP26_Y_POS_L            = $AF0CD6
=$af0cd7					SP26_Y_POS_H            = $AF0CD7
=$af0cd8					SP27_CONTROL_REG        = $AF0CD8
=$af0cd9					SP27_ADDY_PTR_L         = $AF0CD9
=$af0cda					SP27_ADDY_PTR_M         = $AF0CDA
=$af0cdb					SP27_ADDY_PTR_H         = $AF0CDB
=$af0cdc					SP27_X_POS_L            = $AF0CDC
=$af0cdd					SP27_X_POS_H            = $AF0CDD
=$af0cde					SP27_Y_POS_L            = $AF0CDE
=$af0cdf					SP27_Y_POS_H            = $AF0CDF
=$af0ce0					SP28_CONTROL_REG        = $AF0CE0
=$af0ce1					SP28_ADDY_PTR_L         = $AF0CE1
=$af0ce2					SP28_ADDY_PTR_M         = $AF0CE2
=$af0ce3					SP28_ADDY_PTR_H         = $AF0CE3
=$af0ce4					SP28_X_POS_L            = $AF0CE4
=$af0ce5					SP28_X_POS_H            = $AF0CE5
=$af0ce6					SP28_Y_POS_L            = $AF0CE6
=$af0ce7					SP28_Y_POS_H            = $AF0CE7
=$af0ce8					SP29_CONTROL_REG        = $AF0CE8
=$af0ce9					SP29_ADDY_PTR_L         = $AF0CE9
=$af0cea					SP29_ADDY_PTR_M         = $AF0CEA
=$af0ceb					SP29_ADDY_PTR_H         = $AF0CEB
=$af0cec					SP29_X_POS_L            = $AF0CEC
=$af0ced					SP29_X_POS_H            = $AF0CED
=$af0cee					SP29_Y_POS_L            = $AF0CEE
=$af0cef					SP29_Y_POS_H            = $AF0CEF
=$af0cf0					SP30_CONTROL_REG        = $AF0CF0
=$af0cf1					SP30_ADDY_PTR_L         = $AF0CF1
=$af0cf2					SP30_ADDY_PTR_M         = $AF0CF2
=$af0cf3					SP30_ADDY_PTR_H         = $AF0CF3
=$af0cf4					SP30_X_POS_L            = $AF0CF4
=$af0cf5					SP30_X_POS_H            = $AF0CF5
=$af0cf6					SP30_Y_POS_L            = $AF0CF6
=$af0cf7					SP30_Y_POS_H            = $AF0CF7
=$af0cf8					SP31_CONTROL_REG        = $AF0CF8
=$af0cf9					SP31_ADDY_PTR_L         = $AF0CF9
=$af0cfa					SP31_ADDY_PTR_M         = $AF0CFA
=$af0cfb					SP31_ADDY_PTR_H         = $AF0CFB
=$af0cfc					SP31_X_POS_L            = $AF0CFC
=$af0cfd					SP31_X_POS_H            = $AF0CFD
=$af0cfe					SP31_Y_POS_L            = $AF0CFE
=$af0cff					SP31_Y_POS_H            = $AF0CFF
=$af0d00					SP32_CONTROL_REG        = $AF0D00
=$af0d01					SP32_ADDY_PTR_L         = $AF0D01
=$af0d02					SP32_ADDY_PTR_M         = $AF0D02
=$af0d03					SP32_ADDY_PTR_H         = $AF0D03
=$af0d04					SP32_X_POS_L            = $AF0D04
=$af0d05					SP32_X_POS_H            = $AF0D05
=$af0d06					SP32_Y_POS_L            = $AF0D06
=$af0d07					SP32_Y_POS_H            = $AF0D07
=$af0d08					SP33_CONTROL_REG        = $AF0D08
=$af0d09					SP33_ADDY_PTR_L         = $AF0D09
=$af0d0a					SP33_ADDY_PTR_M         = $AF0D0A
=$af0d0b					SP33_ADDY_PTR_H         = $AF0D0B
=$af0d0c					SP33_X_POS_L            = $AF0D0C
=$af0d0d					SP33_X_POS_H            = $AF0D0D
=$af0d0e					SP33_Y_POS_L            = $AF0D0E
=$af0d0f					SP33_Y_POS_H            = $AF0D0F
=$af0d10					SP34_CONTROL_REG        = $AF0D10
=$af0d11					SP34_ADDY_PTR_L         = $AF0D11
=$af0d12					SP34_ADDY_PTR_M         = $AF0D12
=$af0d13					SP34_ADDY_PTR_H         = $AF0D13
=$af0d14					SP34_X_POS_L            = $AF0D14
=$af0d15					SP34_X_POS_H            = $AF0D15
=$af0d16					SP34_Y_POS_L            = $AF0D16
=$af0d17					SP34_Y_POS_H            = $AF0D17
=$af0d18					SP35_CONTROL_REG        = $AF0D18
=$af0d19					SP35_ADDY_PTR_L         = $AF0D19
=$af0d1a					SP35_ADDY_PTR_M         = $AF0D1A
=$af0d1b					SP35_ADDY_PTR_H         = $AF0D1B
=$af0d1c					SP35_X_POS_L            = $AF0D1C
=$af0d1d					SP35_X_POS_H            = $AF0D1D
=$af0d1e					SP35_Y_POS_L            = $AF0D1E
=$af0d1f					SP35_Y_POS_H            = $AF0D1F
=$af0d20					SP36_CONTROL_REG        = $AF0D20
=$af0d21					SP36_ADDY_PTR_L         = $AF0D21
=$af0d22					SP36_ADDY_PTR_M         = $AF0D22
=$af0d23					SP36_ADDY_PTR_H         = $AF0D23
=$af0d24					SP36_X_POS_L            = $AF0D24
=$af0d25					SP36_X_POS_H            = $AF0D25
=$af0d26					SP36_Y_POS_L            = $AF0D26
=$af0d27					SP36_Y_POS_H            = $AF0D27
=$af0d28					SP37_CONTROL_REG        = $AF0D28
=$af0d29					SP37_ADDY_PTR_L         = $AF0D29
=$af0d2a					SP37_ADDY_PTR_M         = $AF0D2A
=$af0d2b					SP37_ADDY_PTR_H         = $AF0D2B
=$af0d2c					SP37_X_POS_L            = $AF0D2C
=$af0d2d					SP37_X_POS_H            = $AF0D2D
=$af0d2e					SP37_Y_POS_L            = $AF0D2E
=$af0d2f					SP37_Y_POS_H            = $AF0D2F
=$af0d30					SP38_CONTROL_REG        = $AF0D30
=$af0d31					SP38_ADDY_PTR_L         = $AF0D31
=$af0d32					SP38_ADDY_PTR_M         = $AF0D32
=$af0d33					SP38_ADDY_PTR_H         = $AF0D33
=$af0d34					SP38_X_POS_L            = $AF0D34
=$af0d35					SP38_X_POS_H            = $AF0D35
=$af0d36					SP38_Y_POS_L            = $AF0D36
=$af0d37					SP38_Y_POS_H            = $AF0D37
=$af0d38					SP39_CONTROL_REG        = $AF0D38
=$af0d39					SP39_ADDY_PTR_L         = $AF0D39
=$af0d3a					SP39_ADDY_PTR_M         = $AF0D3A
=$af0d3b					SP39_ADDY_PTR_H         = $AF0D3B
=$af0d3c					SP39_X_POS_L            = $AF0D3C
=$af0d3d					SP39_X_POS_H            = $AF0D3D
=$af0d3e					SP39_Y_POS_L            = $AF0D3E
=$af0d3f					SP39_Y_POS_H            = $AF0D3F
=$af0d40					SP40_CONTROL_REG        = $AF0D40
=$af0d41					SP40_ADDY_PTR_L         = $AF0D41
=$af0d42					SP40_ADDY_PTR_M         = $AF0D42
=$af0d43					SP40_ADDY_PTR_H         = $AF0D43
=$af0d44					SP40_X_POS_L            = $AF0D44
=$af0d45					SP40_X_POS_H            = $AF0D45
=$af0d46					SP40_Y_POS_L            = $AF0D46
=$af0d47					SP40_Y_POS_H            = $AF0D47
=$af0d48					SP41_CONTROL_REG        = $AF0D48
=$af0d49					SP41_ADDY_PTR_L         = $AF0D49
=$af0d4a					SP41_ADDY_PTR_M         = $AF0D4A
=$af0d4b					SP41_ADDY_PTR_H         = $AF0D4B
=$af0d4c					SP41_X_POS_L            = $AF0D4C
=$af0d4d					SP41_X_POS_H            = $AF0D4D
=$af0d4e					SP41_Y_POS_L            = $AF0D4E
=$af0d4f					SP41_Y_POS_H            = $AF0D4F
=$af0d50					SP42_CONTROL_REG        = $AF0D50
=$af0d51					SP42_ADDY_PTR_L         = $AF0D51
=$af0d52					SP42_ADDY_PTR_M         = $AF0D52
=$af0d53					SP42_ADDY_PTR_H         = $AF0D53
=$af0d54					SP42_X_POS_L            = $AF0D54
=$af0d55					SP42_X_POS_H            = $AF0D55
=$af0d56					SP42_Y_POS_L            = $AF0D56
=$af0d57					SP42_Y_POS_H            = $AF0D57
=$af0d58					SP43_CONTROL_REG        = $AF0D58
=$af0d59					SP43_ADDY_PTR_L         = $AF0D59
=$af0d5a					SP43_ADDY_PTR_M         = $AF0D5A
=$af0d5b					SP43_ADDY_PTR_H         = $AF0D5B
=$af0d5c					SP43_X_POS_L            = $AF0D5C
=$af0d5d					SP43_X_POS_H            = $AF0D5D
=$af0d5e					SP43_Y_POS_L            = $AF0D5E
=$af0d5f					SP43_Y_POS_H            = $AF0D5F
=$af0d60					SP44_CONTROL_REG        = $AF0D60
=$af0d61					SP44_ADDY_PTR_L         = $AF0D61
=$af0d62					SP44_ADDY_PTR_M         = $AF0D62
=$af0d63					SP44_ADDY_PTR_H         = $AF0D63
=$af0d64					SP44_X_POS_L            = $AF0D64
=$af0d65					SP44_X_POS_H            = $AF0D65
=$af0d66					SP44_Y_POS_L            = $AF0D66
=$af0d67					SP44_Y_POS_H            = $AF0D67
=$af0d68					SP45_CONTROL_REG        = $AF0D68
=$af0d69					SP45_ADDY_PTR_L         = $AF0D69
=$af0d6a					SP45_ADDY_PTR_M         = $AF0D6A
=$af0d6b					SP45_ADDY_PTR_H         = $AF0D6B
=$af0d6c					SP45_X_POS_L            = $AF0D6C
=$af0d6d					SP45_X_POS_H            = $AF0D6D
=$af0d6e					SP45_Y_POS_L            = $AF0D6E
=$af0d6f					SP45_Y_POS_H            = $AF0D6F
=$af0d70					SP46_CONTROL_REG        = $AF0D70
=$af0d71					SP46_ADDY_PTR_L         = $AF0D71
=$af0d72					SP46_ADDY_PTR_M         = $AF0D72
=$af0d73					SP46_ADDY_PTR_H         = $AF0D73
=$af0d74					SP46_X_POS_L            = $AF0D74
=$af0d75					SP46_X_POS_H            = $AF0D75
=$af0d76					SP46_Y_POS_L            = $AF0D76
=$af0d77					SP46_Y_POS_H            = $AF0D77
=$af0d78					SP47_CONTROL_REG        = $AF0D78
=$af0d79					SP47_ADDY_PTR_L         = $AF0D79
=$af0d7a					SP47_ADDY_PTR_M         = $AF0D7A
=$af0d7b					SP47_ADDY_PTR_H         = $AF0D7B
=$af0d7c					SP47_X_POS_L            = $AF0D7C
=$af0d7d					SP47_X_POS_H            = $AF0D7D
=$af0d7e					SP47_Y_POS_L            = $AF0D7E
=$af0d7f					SP47_Y_POS_H            = $AF0D7F
=$af0d80					SP48_CONTROL_REG        = $AF0D80
=$af0d81					SP48_ADDY_PTR_L         = $AF0D81
=$af0d82					SP48_ADDY_PTR_M         = $AF0D82
=$af0d83					SP48_ADDY_PTR_H         = $AF0D83
=$af0d84					SP48_X_POS_L            = $AF0D84
=$af0d85					SP48_X_POS_H            = $AF0D85
=$af0d86					SP48_Y_POS_L            = $AF0D86
=$af0d87					SP48_Y_POS_H            = $AF0D87
=$af0d88					SP49_CONTROL_REG        = $AF0D88
=$af0d89					SP49_ADDY_PTR_L         = $AF0D89
=$af0d8a					SP49_ADDY_PTR_M         = $AF0D8A
=$af0d8b					SP49_ADDY_PTR_H         = $AF0D8B
=$af0d8c					SP49_X_POS_L            = $AF0D8C
=$af0d8d					SP49_X_POS_H            = $AF0D8D
=$af0d8e					SP49_Y_POS_L            = $AF0D8E
=$af0d8f					SP49_Y_POS_H            = $AF0D8F
=$af0d90					SP50_CONTROL_REG        = $AF0D90
=$af0d91					SP50_ADDY_PTR_L         = $AF0D91
=$af0d92					SP50_ADDY_PTR_M         = $AF0D92
=$af0d93					SP50_ADDY_PTR_H         = $AF0D93
=$af0d94					SP50_X_POS_L            = $AF0D94
=$af0d95					SP50_X_POS_H            = $AF0D95
=$af0d96					SP50_Y_POS_L            = $AF0D96
=$af0d97					SP50_Y_POS_H            = $AF0D97
=$af0d98					SP51_CONTROL_REG        = $AF0D98
=$af0d99					SP51_ADDY_PTR_L         = $AF0D99
=$af0d9a					SP51_ADDY_PTR_M         = $AF0D9A
=$af0d9b					SP51_ADDY_PTR_H         = $AF0D9B
=$af0d9c					SP51_X_POS_L            = $AF0D9C
=$af0d9d					SP51_X_POS_H            = $AF0D9D
=$af0d9e					SP51_Y_POS_L            = $AF0D9E
=$af0d9f					SP51_Y_POS_H            = $AF0D9F
=$af0da0					SP52_CONTROL_REG        = $AF0DA0
=$af0da1					SP52_ADDY_PTR_L         = $AF0DA1
=$af0da2					SP52_ADDY_PTR_M         = $AF0DA2
=$af0da3					SP52_ADDY_PTR_H         = $AF0DA3
=$af0da4					SP52_X_POS_L            = $AF0DA4
=$af0da5					SP52_X_POS_H            = $AF0DA5
=$af0da6					SP52_Y_POS_L            = $AF0DA6
=$af0da7					SP52_Y_POS_H            = $AF0DA7
=$af0da8					SP53_CONTROL_REG        = $AF0DA8
=$af0da9					SP53_ADDY_PTR_L         = $AF0DA9
=$af0daa					SP53_ADDY_PTR_M         = $AF0DAA
=$af0dab					SP53_ADDY_PTR_H         = $AF0DAB
=$af0dac					SP53_X_POS_L            = $AF0DAC
=$af0dad					SP53_X_POS_H            = $AF0DAD
=$af0dae					SP53_Y_POS_L            = $AF0DAE
=$af0daf					SP53_Y_POS_H            = $AF0DAF
=$af0db0					SP54_CONTROL_REG        = $AF0DB0
=$af0db1					SP54_ADDY_PTR_L         = $AF0DB1
=$af0db2					SP54_ADDY_PTR_M         = $AF0DB2
=$af0db3					SP54_ADDY_PTR_H         = $AF0DB3
=$af0db4					SP54_X_POS_L            = $AF0DB4
=$af0db5					SP54_X_POS_H            = $AF0DB5
=$af0db6					SP54_Y_POS_L            = $AF0DB6
=$af0db7					SP54_Y_POS_H            = $AF0DB7
=$af0db8					SP55_CONTROL_REG        = $AF0DB8
=$af0db9					SP55_ADDY_PTR_L         = $AF0DB9
=$af0dba					SP55_ADDY_PTR_M         = $AF0DBA
=$af0dbb					SP55_ADDY_PTR_H         = $AF0DBB
=$af0dbc					SP55_X_POS_L            = $AF0DBC
=$af0dbd					SP55_X_POS_H            = $AF0DBD
=$af0dbe					SP55_Y_POS_L            = $AF0DBE
=$af0dbf					SP55_Y_POS_H            = $AF0DBF
=$af0dc0					SP56_CONTROL_REG        = $AF0DC0
=$af0dc1					SP56_ADDY_PTR_L         = $AF0DC1
=$af0dc2					SP56_ADDY_PTR_M         = $AF0DC2
=$af0dc3					SP56_ADDY_PTR_H         = $AF0DC3
=$af0dc4					SP56_X_POS_L            = $AF0DC4
=$af0dc5					SP56_X_POS_H            = $AF0DC5
=$af0dc6					SP56_Y_POS_L            = $AF0DC6
=$af0dc7					SP56_Y_POS_H            = $AF0DC7
=$af0dc8					SP57_CONTROL_REG        = $AF0DC8
=$af0dc9					SP57_ADDY_PTR_L         = $AF0DC9
=$af0dca					SP57_ADDY_PTR_M         = $AF0DCA
=$af0dcb					SP57_ADDY_PTR_H         = $AF0DCB
=$af0dcc					SP57_X_POS_L            = $AF0DCC
=$af0dcd					SP57_X_POS_H            = $AF0DCD
=$af0dce					SP57_Y_POS_L            = $AF0DCE
=$af0dcf					SP57_Y_POS_H            = $AF0DCF
=$af0dd0					SP58_CONTROL_REG        = $AF0DD0
=$af0dd1					SP58_ADDY_PTR_L         = $AF0DD1
=$af0dd2					SP58_ADDY_PTR_M         = $AF0DD2
=$af0dd3					SP58_ADDY_PTR_H         = $AF0DD3
=$af0dd4					SP58_X_POS_L            = $AF0DD4
=$af0dd5					SP58_X_POS_H            = $AF0DD5
=$af0dd6					SP58_Y_POS_L            = $AF0DD6
=$af0dd7					SP58_Y_POS_H            = $AF0DD7
=$af0dd8					SP59_CONTROL_REG        = $AF0DD8
=$af0dd9					SP59_ADDY_PTR_L         = $AF0DD9
=$af0dda					SP59_ADDY_PTR_M         = $AF0DDA
=$af0ddb					SP59_ADDY_PTR_H         = $AF0DDB
=$af0ddc					SP59_X_POS_L            = $AF0DDC
=$af0ddd					SP59_X_POS_H            = $AF0DDD
=$af0dde					SP59_Y_POS_L            = $AF0DDE
=$af0ddf					SP59_Y_POS_H            = $AF0DDF
=$af0de0					SP60_CONTROL_REG        = $AF0DE0
=$af0de1					SP60_ADDY_PTR_L         = $AF0DE1
=$af0de2					SP60_ADDY_PTR_M         = $AF0DE2
=$af0de3					SP60_ADDY_PTR_H         = $AF0DE3
=$af0de4					SP60_X_POS_L            = $AF0DE4
=$af0de5					SP60_X_POS_H            = $AF0DE5
=$af0de6					SP60_Y_POS_L            = $AF0DE6
=$af0de7					SP60_Y_POS_H            = $AF0DE7
=$af0de8					SP61_CONTROL_REG        = $AF0DE8
=$af0de9					SP61_ADDY_PTR_L         = $AF0DE9
=$af0dea					SP61_ADDY_PTR_M         = $AF0DEA
=$af0deb					SP61_ADDY_PTR_H         = $AF0DEB
=$af0dec					SP61_X_POS_L            = $AF0DEC
=$af0ded					SP61_X_POS_H            = $AF0DED
=$af0dee					SP61_Y_POS_L            = $AF0DEE
=$af0def					SP61_Y_POS_H            = $AF0DEF
=$af0df0					SP62_CONTROL_REG        = $AF0DF0
=$af0df1					SP62_ADDY_PTR_L         = $AF0DF1
=$af0df2					SP62_ADDY_PTR_M         = $AF0DF2
=$af0df3					SP62_ADDY_PTR_H         = $AF0DF3
=$af0df4					SP62_X_POS_L            = $AF0DF4
=$af0df5					SP62_X_POS_H            = $AF0DF5
=$af0df6					SP62_Y_POS_L            = $AF0DF6
=$af0df7					SP62_Y_POS_H            = $AF0DF7
=$af0df8					SP63_CONTROL_REG        = $AF0DF8
=$af0df9					SP63_ADDY_PTR_L         = $AF0DF9
=$af0dfa					SP63_ADDY_PTR_M         = $AF0DFA
=$af0dfb					SP63_ADDY_PTR_H         = $AF0DFB
=$af0dfc					SP63_X_POS_L            = $AF0DFC
=$af0dfd					SP63_X_POS_H            = $AF0DFD
=$af0dfe					SP63_Y_POS_L            = $AF0DFE
=$af0dff					SP63_Y_POS_H            = $AF0DFF

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/VKYII_CFP9553_COLLISION_def.asm

=$0001						COL_STAT_SP0 = $0001
=$0002						COL_STAT_SP1 = $0002
=$0004						COL_STAT_SP2 = $0004
=$0008						COL_STAT_SP3 = $0008
=$0010						COL_STAT_SP4 = $0010
=$0020						COL_STAT_SP5 = $0020
=$0040						COL_STAT_SP6 = $0040
=$0080						COL_STAT_BM0 = $0080
=$0100						COL_STAT_BM1 = $0100
=$0200						COL_STAT_COL = $0200
=$0400						COL_STAT_TL0 = $0400
=$0800						COL_STAT_TL1 = $0800
=$1000						COL_STAT_TL2 = $1000
=$2000						COL_STAT_TL3 = $2000
=$4000						COL_RESERVE0 = $4000    ; Reserved
=$8000						COL_RESERVE1 = $8000    ; Reserved
=$af0300					COLLISION_SPRITE_L0_L   = $AF0300
=$af0301					COLLISION_SPRITE_L0_H   = $AF0301
=$af0302					COLLISION_SPRITE_L1_L   = $AF0302
=$af0303					COLLISION_SPRITE_L1_H   = $AF0303
=$af0304					COLLISION_SPRITE_L2_L   = $AF0304
=$af0305					COLLISION_SPRITE_L2_H   = $AF0305
=$af0306					COLLISION_SPRITE_L3_L   = $AF0306
=$af0307					COLLISION_SPRITE_L3_H   = $AF0307
=$af0308					COLLISION_SPRITE_L4_L   = $AF0308
=$af0309					COLLISION_SPRITE_L4_H   = $AF0309
=$af030a					COLLISION_SPRITE_L5_L   = $AF030A
=$af030b					COLLISION_SPRITE_L5_H   = $AF030B
=$af030c					COLLISION_SPRITE_L6_L   = $AF030C
=$af030d					COLLISION_SPRITE_L6_H   = $AF030D
=$af030e					COLLISION_BITMAP_L0_L   = $AF030E
=$af030f					COLLISION_BITMAP_L0_H   = $AF030F
=$af0310					COLLISION_BITMAP_L1_L   = $AF0310
=$af0311					COLLISION_BITMAP_L1_H   = $AF0311
=$af0312					COLLISION_COLMAP_L0_L   = $AF0312 ; Collision Bitmap - Not Implemented yet
=$af0313					COLLISION_COLMAP_L0_H   = $AF0313
=$af0314					COLLISION_TILEMAP_L0_L  = $AF0314
=$af0315					COLLISION_TILEMAP_L0_H  = $AF0315
=$af0316					COLLISION_TILEMAP_L1_L  = $AF0316
=$af0317					COLLISION_TILEMAP_L1_H  = $AF0317
=$af0318					COLLISION_TILEMAP_L2_L  = $AF0318
=$af0319					COLLISION_TILEMAP_L2_H  = $AF0319
=$af031a					COLLISION_TILEMAP_L3_L  = $AF031A
=$af031b					COLLISION_TILEMAP_L3_H  = $AF031B
=$af031c					COLLISION_PXL_VALUE_SP  = $AF031C
=$af031d					COLLISION_SPRITE_NUMBER = $AF031D
=$af031e					COLLISION_PXL_VALUE_BM0 = $AF031E
=$af031f					COLLISION_PXL_VALUE_BM1 = $AF031F
=$af0320					COLLISION_PXL_VALUE_COL = $AF0320
=$af0321					COLLISION_PXL_VALUE_TL0 = $AF0321
=$af0322					COLLISION_PXL_VALUE_TL1 = $AF0322
=$af0323					COLLISION_PXL_VALUE_TL2 = $AF0323
=$af0324					COLLISION_PXL_VALUE_TL3 = $AF0324
=$af0326					COLLISION_SPRITE_COORD_X_LO = $AF0326
=$af0327					COLLISION_SPRITE_COORD_X_HI = $AF0327
=$af0328					COLLISION_BITMAP_COORD_X_LO = $AF0328
=$af0329					COLLISION_BITMAP_COORD_X_HI = $AF0329
=$af032a					COLLISION_TILES_COORD_X_LO  = $AF032A
=$af032b					COLLISION_TILES_COORD_X_HI  = $AF032B
=$af032c					COLLISION_COORD_Y_LO        = $AF032C
=$af032d					COLLISION_COORD_Y_HI        = $AF032D

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/EXP_C100_ESID_def.asm

=$ae0000					ESID_EXP_CARD_INFO      = $AE0000    ; Read Only (32 Bytes Card ID - READ ONLY)
=$ae0000					ESID_ID_NAME_ASCII      = $AE0000    ; 15 Characters + $00
=$ae0010					ESID_ID_VENDOR_ID_Lo    = $AE0010    ; Foenix Project Reserved ID: $F0E1
=$ae0011					ESID_ID_VENDOR_ID_Hi    = $AE0011
=$ae0012					ESID_ID_CARD_ID_Lo      = $AE0012    ; $9172 - C100-ESID
=$ae0013					ESID_ID_CARD_ID_Hi      = $AE0013
=$ae0014					ESID_ID_CARD_CLASS_Lo   = $AE0014    ; TBD
=$ae0015					ESID_ID_CARD_CLASS_Hi   = $AE0015    ; TBD
=$ae0016					ESID_ID_CARD_SUBCLSS_Lo = $AE0016    ; TBD
=$ae0017					ESID_ID_CARD_SUBCLSS_Hi = $AE0017    ; TBD
=$ae0018					ESID_ID_CARD_UNDEFINED0 = $AE0018    ; TBD
=$ae0019					ESID_ID_CARD_UNDEFINED1 = $AE0019    ; TBD
=$ae001a					ESID_ID_CARD_HW_Rev     = $AE001A    ; 00 - in Hex
=$ae001b					ESID_ID_CARD_FPGA_Rev   = $AE001B    ; 00 - in Hex
=$ae001c					ESID_ID_CARD_UNDEFINED2 = $AE001C    ; TBD
=$ae001d					ESID_ID_CARD_UNDEFINED3 = $AE001D    ; TBD
=$ae001e					ESID_ID_CARD_CHKSUM0    = $AE001E    ; Not Supported Yet
=$ae001f					ESID_ID_CARD_CHKSUM1    = $AE001F    ; Not Supported Yet
=$aed000					ESID_SIDL_V1_FREQ_LO    = $AED000 ;SID - L - Voice 1 (Write Only) - FREQ LOW
=$aed001					ESID_SIDL_V1_FREQ_HI    = $AED001 ;SID - L - Voice 1 (Write Only) - FREQ HI
=$aed002					ESID_SIDL_V1_PW_LO      = $AED002 ;SID - L - Voice 1 (Write Only) - PW LOW
=$aed003					ESID_SIDL_V1_PW_HI      = $AED003 ;SID - L - Voice 1 (Write Only) - PW HI
=$aed004					ESID_SIDL_V1_CTRL       = $AED004 ;SID - L - Voice 1 (Write Only) - CTRL REG
=$aed005					ESID_SIDL_V1_ATCK_DECY  = $AED005 ;SID - L - Voice 1 (Write Only) - ATTACK / DECAY
=$aed006					ESID_SIDL_V1_SSTN_RLSE  = $AED006 ;SID - L - Voice 1 (Write Only) - SUSTAIN / RELEASE
=$aed007					ESID_SIDL_V2_FREQ_LO    = $AED007 ;SID - L - Voice 2 (Write Only) - FREQ LOW
=$aed008					ESID_SIDL_V2_FREQ_HI    = $AED008 ;SID - L - Voice 2 (Write Only) - FREQ HI
=$aed009					ESID_SIDL_V2_PW_LO      = $AED009 ;SID - L - Voice 2 (Write Only) - PW LOW
=$aed00a					ESID_SIDL_V2_PW_HI      = $AED00A ;SID - L - Voice 2 (Write Only) - PW HI
=$aed00b					ESID_SIDL_V2_CTRL       = $AED00B ;SID - L - Voice 2 (Write Only) - CTRL REG
=$aed00c					ESID_SIDL_V2_ATCK_DECY  = $AED00C ;SID - L - Voice 2 (Write Only) - ATTACK / DECAY
=$aed00d					ESID_SIDL_V2_SSTN_RLSE  = $AED00D ;SID - L - Voice 2 (Write Only) - SUSTAIN / RELEASE
=$aed00e					ESID_SIDL_V3_FREQ_LO    = $AED00E ;SID - L - Voice 3 (Write Only) - FREQ LOW
=$aed00f					ESID_SIDL_V3_FREQ_HI    = $AED00F ;SID - L - Voice 3 (Write Only) - FREQ HI
=$aed010					ESID_SIDL_V3_PW_LO      = $AED010 ;SID - L - Voice 3 (Write Only) - PW LOW
=$aed011					ESID_SIDL_V3_PW_HI      = $AED011 ;SID - L - Voice 3 (Write Only) - PW HI
=$aed012					ESID_SIDL_V3_CTRL       = $AED012 ;SID - L - Voice 3 (Write Only) - CTRL REG
=$aed013					ESID_SIDL_V3_ATCK_DECY  = $AED013 ;SID - L - Voice 3 (Write Only) - ATTACK / DECAY
=$aed014					ESID_SIDL_V3_SSTN_RLSE  = $AED014 ;SID - L - Voice 3 (Write Only) - SUSTAIN / RELEASE
=$aed015					ESID_SIDL_FC_LO         = $AED015 ;SID - L - Filter (Write Only) - FC LOW
=$aed016					ESID_SIDL_FC_HI         = $AED016 ;SID - L - Filter (Write Only) - FC HI
=$aed017					ESID_SIDL_RES_FILT      = $AED017 ;SID - L - Filter (Write Only) - RES / FILT
=$aed018					ESID_SIDL_MODE_VOL      = $AED018 ;SID - L - Filter (Write Only) - MODE / VOL
=$aed019					ESID_SIDL_POT_X         = $AED019 ;SID - L - Misc (Read Only) - POT X (C256 - NOT USED)
=$aed01a					ESID_SIDL_POT_Y         = $AED01A ;SID - L - Misc (Read Only) - POT Y (C256 - NOT USED)
=$aed01b					ESID_SIDL_OSC3_RND      = $AED01B ;SID - L - Misc (Read Only) - OSC3 / RANDOM
=$aed01c					ESID_SIDL_ENV3          = $AED01C ;SID - L - Misc (Read Only)  - ENV3
=$aed01d					ESID_SIDL_NOT_USED0     = $AED01D ;SID - L - NOT USED
=$aed01e					ESID_SIDL_NOT_USED1     = $AED01E ;SID - L - NOT USED
=$aed01f					ESID_SIDL_NOT_USED2     = $AED01F ;SID - L - NOT USED
=$aed100					ESID_SIDR_V1_FREQ_LO    = $AED100 ;SID - L - Voice 1 (Write Only) - FREQ LOW
=$aed101					ESID_SIDR_V1_FREQ_HI    = $AED101 ;SID - L - Voice 1 (Write Only) - FREQ HI
=$aed102					ESID_SIDR_V1_PW_LO      = $AED102 ;SID - L - Voice 1 (Write Only) - PW LOW
=$aed103					ESID_SIDR_V1_PW_HI      = $AED103 ;SID - L - Voice 1 (Write Only) - PW HI
=$aed104					ESID_SIDR_V1_CTRL       = $AED104 ;SID - L - Voice 1 (Write Only) - CTRL REG
=$aed105					ESID_SIDR_V1_ATCK_DECY  = $AED105 ;SID - L - Voice 1 (Write Only) - ATTACK / DECAY
=$aed106					ESID_SIDR_V1_SSTN_RLSE  = $AED106 ;SID - L - Voice 1 (Write Only) - SUSTAIN / RELEASE
=$aed107					ESID_SIDR_V2_FREQ_LO    = $AED107 ;SID - L - Voice 2 (Write Only) - FREQ LOW
=$aed108					ESID_SIDR_V2_FREQ_HI    = $AED108 ;SID - L - Voice 2 (Write Only) - FREQ HI
=$aed109					ESID_SIDR_V2_PW_LO      = $AED109 ;SID - L - Voice 2 (Write Only) - PW LOW
=$aed10a					ESID_SIDR_V2_PW_HI      = $AED10A ;SID - L - Voice 2 (Write Only) - PW HI
=$aed10b					ESID_SIDR_V2_CTRL       = $AED10B ;SID - L - Voice 2 (Write Only) - CTRL REG
=$aed10c					ESID_SIDR_V2_ATCK_DECY  = $AED10C ;SID - L - Voice 2 (Write Only) - ATTACK / DECAY
=$aed10d					ESID_SIDR_V2_SSTN_RLSE  = $AED10D ;SID - L - Voice 2 (Write Only) - SUSTAIN / RELEASE
=$aed10e					ESID_SIDR_V3_FREQ_LO    = $AED10E ;SID - L - Voice 3 (Write Only) - FREQ LOW
=$aed10f					ESID_SIDR_V3_FREQ_HI    = $AED10F ;SID - L - Voice 3 (Write Only) - FREQ HI
=$aed110					ESID_SIDR_V3_PW_LO      = $AED110 ;SID - L - Voice 3 (Write Only) - PW LOW
=$aed111					ESID_SIDR_V3_PW_HI      = $AED111 ;SID - L - Voice 3 (Write Only) - PW HI
=$aed112					ESID_SIDR_V3_CTRL       = $AED112 ;SID - L - Voice 3 (Write Only) - CTRL REG
=$aed113					ESID_SIDR_V3_ATCK_DECY  = $AED113 ;SID - L - Voice 3 (Write Only) - ATTACK / DECAY
=$aed114					ESID_SIDR_V3_SSTN_RLSE  = $AED114 ;SID - L - Voice 3 (Write Only) - SUSTAIN / RELEASE
=$aed115					ESID_SIDR_FC_LO         = $AED115 ;SID - L - Filter (Write Only) - FC LOW
=$aed116					ESID_SIDR_FC_HI         = $AED116 ;SID - L - Filter (Write Only) - FC HI
=$aed117					ESID_SIDR_RES_FILT      = $AED117 ;SID - L - Filter (Write Only) - RES / FILT
=$aed118					ESID_SIDR_MODE_VOL      = $AED118 ;SID - L - Filter (Write Only) - MODE / VOL
=$aed119					ESID_SIDR_POT_X         = $AED119 ;SID - L - Misc (Read Only) - POT X (C256 - NOT USED)
=$aed11a					ESID_SIDR_POT_Y         = $AED11A ;SID - L - Misc (Read Only) - POT Y (C256 - NOT USED)
=$aed11b					ESID_SIDR_OSC3_RND      = $AED11B ;SID - L - Misc (Read Only) - OSC3 / RANDOM
=$aed11c					ESID_SIDR_ENV3          = $AED11C ;SID - L - Misc (Read Only)  - ENV3
=$aed11d					ESID_SIDR_NOT_USED0     = $AED11D ;SID - L - NOT USED
=$aed11e					ESID_SIDR_NOT_USED1     = $AED11E ;SID - L - NOT USED
=$aed11f					ESID_SIDR_NOT_USED2     = $AED11F ;SID - L - NOT USED
=$aee000					ESID_ETHERNET_REG       = $AEE000

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/EXP_C200_EVID_def.asm

=$ae0000					EVID_EXP_CARD_INFO      = $AE0000    ; Read Only (32 Bytes Card ID - READ ONLY)
=$ae0000					EVID_ID_NAME_ASCII      = $AE0000    ; 15 Characters + $00
=$ae0010					EVID_ID_VENDOR_ID_Lo    = $AE0010    ; Foenix Project Reserved ID: $F0E1
=$ae0011					EVID_ID_VENDOR_ID_Hi    = $AE0011
=$ae0012					EVID_ID_CARD_ID_Lo      = $AE0012      ; $9236 - C200-EVID
=$ae0013					EVID_ID_CARD_ID_Hi      = $AE0013
=$ae0014					EVID_ID_CARD_CLASS_Lo   = $AE0014    ; TBD
=$ae0015					EVID_ID_CARD_CLASS_Hi   = $AE0015    ; TBD
=$ae0016					EVID_ID_CARD_SUBCLSS_Lo = $AE0016    ; TBD
=$ae0017					EVID_ID_CARD_SUBCLSS_Hi = $AE0017    ; TBD
=$ae0018					EVID_ID_CARD_UNDEFINED0 = $AE0018    ; TBD
=$ae0019					EVID_ID_CARD_UNDEFINED1 = $AE0019    ; TBD
=$ae001a					EVID_ID_CARD_HW_Rev     = $AE001A    ; 00 - in Hex
=$ae001b					EVID_ID_CARD_FPGA_Rev   = $AE001B    ; 00 - in Hex
=$ae001c					EVID_ID_CARD_UNDEFINED2 = $AE001C    ; TBD
=$ae001d					EVID_ID_CARD_UNDEFINED3 = $AE001D    ; TBD
=$ae001e					EVID_ID_CARD_CHKSUM0    = $AE001E    ; Not Supported Yet
=$ae001f					EVID_ID_CARD_CHKSUM1    = $AE001F    ; Not Supported Yet
=$ae1000					EVID_FONT_MEM      = $AE1000
=$ae1b00					EVID_FG_LUT        = $AE1B00
=$ae1b40					EVID_BG_LUT        = $AE1B40
=$ae1e00					EVID_MSTR_CTRL_REG_L	= $AE1E00
=$01						EVID_Ctrl_Text_Mode_En  = $01       ; Enable the Text Mode
=$ae1e01					EVID_MSTR_CTRL_REG_H    = $AE1E01
=$01						EVID_800x600ModeEnable   = $01       ; 0 - 640x480 (Clock @ 25.175Mhz), 1 - 800x600 (Clock @ 40Mhz)
=$01						EVID_Border_Ctrl_Enable = $01
=$ae1e04					EVID_BORDER_CTRL_REG    = $AE1E04 ; Bit[0] - Enable (1 by default)  Bit[4..6]: X Scroll Offset ( Will scroll Left) (Acceptable Value: 0..7)
=$ae1e05					EVID_BORDER_COLOR_B     = $AE1E05
=$ae1e06					EVID_BORDER_COLOR_G     = $AE1E06
=$ae1e07					EVID_BORDER_COLOR_R     = $AE1E07
=$ae1e08					EVID_BORDER_X_SIZE      = $AE1E08; X-  Values: 0 - 32 (Default: 32)
=$ae1e09					EVID_BORDER_Y_SIZE      = $AE1E09; Y- Values 0 -32 (Default: 32)
=$ae1e10					EVID_TXT_CURSOR_CTRL_REG = $AE1E10   ;[0]  Enable Text Mode
=$01						EVID_Cursor_Enable       = $01
=$02						EVID_Cursor_Flash_Rate0  = $02       ; 00 - 1/Sec, 01 - 2/Sec, 10 - 4/Sec, 11 - 5/Sec
=$04						EVID_Cursor_Flash_Rate1  = $04
=$08						EVID_Cursor_FONT_Page0   = $08       ; Pick Font Page 0 or Font Page 1
=$10						EVID_Cursor_FONT_Page1   = $10       ; Pick Font Page 0 or Font Page 1
=$ae1e12					EVID_TXT_CURSOR_CHAR_REG = $AE1E12
=$ae1e13					EVID_TXT_CURSOR_COLR_REG = $AE1E13
=$ae1e14					EVID_TXT_CURSOR_X_REG_L  = $AE1E14
=$ae1e15					EVID_TXT_CURSOR_X_REG_H  = $AE1E15
=$ae1e16					EVID_TXT_CURSOR_Y_REG_L  = $AE1E16
=$ae1e17					EVID_TXT_CURSOR_Y_REG_H  = $AE1E17
=$ae1e1c					EVID_INFO_CHIP_NUM_L     = $AE1E1C
=$ae1e1d					EVID_INFO_CHIP_NUM_H     = $AE1E1D
=$ae1e1e					EVID_INFO_CHIP_VER_L     = $AE1E1E
=$ae1e1f					EVID_INFO_CHIP_VER_H     = $AE1E1F
=$ae2000					EVID_TEXT_MEM            = $AE2000
=$ae4000					EVID_COLOR_MEM           = $AE4000
=$aee000					EVID_ETHERNET_REG        = $AEE000

;******  Return to file: src\kernel.asm

.390400						IBOOT
.390400		18		clc		                CLC               ; clear the carry flag
.390401		fb		xce		                XCE               ; move carry to emulation flag.
.390402		78		sei		                SEI               ; Disable interrupts
.390403		c2 30		rep #$30	                REP #$30        ; set A&X long
.390405		a9 ff fe	lda #$feff	                LDA #STACK_END    ; initialize stack pointer
.390408		1b		tcs		                TAS
.390409		a2 00 10	ldx #$1000	                LDX #<>BOOT       ; Copy the kernel jump table to bank 0
.39040c		a0 00 10	ldy #$1000	                LDY #<>BOOT       ; Ordinarily, this is done by GAVIN, but
.39040f		a9 00 20	lda #$2000	                LDA #$2000        ; this is ensures it can be reloaded in case of errors
.390412		54 00 38	mvn $38,$00	                MVN $38,$00       ; Or during soft loading of the kernel from the debug port
.390415		48		pha		                PHA             ; begin setdp macro
.390416		08		php		                PHP
.390417		c2 20		rep #$20	                REP #$20        ; set A long
.390419		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.39041c		5b		tcd		                TCD
.39041d		28		plp		                PLP
.39041e		68		pla		                PLA             ; end setdp macro
.39041f		e2 20		sep #$20	                SEP #$20        ; set A short
.390421		a2 00 00	ldx #$0000	                LDX #$0000
.390424		a9 00		lda #$00	                LDA #$00
.390426						CLEAR_MEM_LOOP
.390426		95 00		sta $00,x	                STA $0000, X
.390428		e8		inx		                INX
.390429		e0 00 01	cpx #$0100	                CPX #$0100
.39042c		d0 f8		bne $390426	                BNE CLEAR_MEM_LOOP
.39042e		ea		nop		                NOP
.39042f		a9 ff		lda #$ff	                LDA #$FF
.390431		8f 48 01 00	sta $000148	                STA @lINT_EDGE_REG0
.390435		8f 49 01 00	sta $000149	                STA @lINT_EDGE_REG1
.390439		8f 4a 01 00	sta $00014a	                STA @lINT_EDGE_REG2
.39043d		8f 4b 01 00	sta $00014b	                STA @lINT_EDGE_REG3
.390441		8f 4c 01 00	sta $00014c	                STA @lINT_MASK_REG0
.390445		8f 4d 01 00	sta $00014d	                STA @lINT_MASK_REG1
.390449		8f 4e 01 00	sta $00014e	                STA @lINT_MASK_REG2
.39044d		8f 4f 01 00	sta $00014f	                STA @lINT_MASK_REG3
.390451		22 d2 0c 39	jsl $390cd2	                JSL INITRTC               ; Initialize the RTC
.390455		e2 20		sep #$20	                SEP #$20        ; set A short
.390457		af 87 e8 af	lda $afe887	                LDA @L GABE_SYS_STAT      ; Let's check the Presence of an Expansion Card here
.39045b		29 10		and #$10	                AND #GABE_SYS_STAT_EXP    ; When there is a Card the Value is 1
.39045d		c9 10		cmp #$10	                CMP #GABE_SYS_STAT_EXP
.39045f		d0 1e		bne $39047f	                BNE SkipInitExpC100C200
.390461		c2 20		rep #$20	                REP #$20        ; set A long
.390463		af 12 00 ae	lda $ae0012	                LDA @L ESID_ID_CARD_ID_Lo    ; Load the Card ID and check for C100 or C200
.390467		c9 64 00	cmp #$0064	                CMP #$0064
.39046a		f0 0f		beq $39047b	                BEQ InitC100ESID
.39046c		c9 c8 00	cmp #$00c8	                CMP #$00C8
.39046f		d0 0e		bne $39047f	                BNE SkipInitExpC100C200
.390471		22 b1 69 39	jsl $3969b1	                JSL SIMPLE_INIT_ETHERNET_CTRL
.390475		22 38 6a 39	jsl $396a38	                JSL INIT_EVID_VID_MODE
.390479		80 04		bra $39047f	                BRA SkipInitExpC100C200
.39047b						InitC100ESID:
.39047b		22 b1 69 39	jsl $3969b1	                JSL SIMPLE_INIT_ETHERNET_CTRL
.39047f						SkipInitExpC100C200:
.39047f		e2 20		sep #$20	                SEP #$20        ; set A short
.390481		c2 10		rep #$10	                REP #$10        ; set X long
.390483		a9 9f		lda #$9f	                LDA #$9F              ; Channel 1 - Full Atteniation
.390485		8f 00 f1 af	sta $aff100	                STA $AFF100
.390489		a9 bf		lda #$bf	                LDA #$BF              ; Channel 2 - Full Atteniation
.39048b		8f 00 f1 af	sta $aff100	                STA $AFF100
.39048f		a9 df		lda #$df	                LDA #$DF              ; Channel 3 - No Atteniation
.390491		8f 00 f1 af	sta $aff100	                STA $AFF100
.390495		a9 ff		lda #$ff	                LDA #$FF              ; Channel 4 - No Atteniation
.390497		8f 00 f1 af	sta $aff100	                STA $AFF100
.39049b		a9 70		lda #$70	                LDA #$70                  ; Set the default text color to dim white on black
.39049d		85 1e		sta $1e		                STA CURCOLOR
.39049f		af 01 00 af	lda $af0001	                LDA @l MASTER_CTRL_REG_H
.3904a3		29 01		and #$01	                AND #$01
.3904a5		c9 01		cmp #$01	                CMP #$01
.3904a7		d0 14		bne $3904bd	                BNE Alreadyin640480Mode
.3904a9		af 01 00 af	lda $af0001	                LDA @L MASTER_CTRL_REG_H
.3904ad		29 fc		and #$fc	                AND #$FC
.3904af		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H
.3904b3		af 01 00 af	lda $af0001	                LDA @L MASTER_CTRL_REG_H
.3904b7		09 01		ora #$01	                ORA #$01
.3904b9		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H
.3904bd						Alreadyin640480Mode
.3904bd		af 01 00 af	lda $af0001	                LDA @L MASTER_CTRL_REG_H
.3904c1		29 fc		and #$fc	                AND #$FC
.3904c3		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H ; Set it to 640x480 for real
.3904c7		a9 00		lda #$00	                LDA #0
.3904c9		22 38 10 00	jsl $001038	                JSL SETIN
.3904cd		22 3c 10 00	jsl $00103c	                JSL SETOUT
.3904d1		22 cb 6b 39	jsl $396bcb	                JSL ANSI_INIT
.3904d5		22 2c 11 00	jsl $00112c	                JSL SETSIZES
.3904d9		22 dc 10 00	jsl $0010dc	                JSL INITCODEC
.3904dd		c2 30		rep #$30	                REP #$30        ; set A&X long
.3904df		22 b0 10 00	jsl $0010b0	                JSL INITSUPERIO
.3904e3		22 c4 10 00	jsl $0010c4	                JSL INITGAMMATABLE
.3904e7		22 c8 10 00	jsl $0010c8	                JSL INITALLLUT
.3904eb		22 95 0b 39	jsl $390b95	                JSL INITMOUSEPOINTER
.3904ef		22 bc 10 00	jsl $0010bc	                JSL INITCURSOR
.3904f3		a9 01 00	lda #$0001	                LDA #CHAN_COM1    ; Initialize COM1
.3904f6		22 36 57 39	jsl $395736	                JSL UART_SELECT
.3904fa		22 a2 57 39	jsl $3957a2	                JSL UART_INIT
.3904fe		a9 02 00	lda #$0002	                LDA #CHAN_COM2    ; Initialize COM2
.390501		22 36 57 39	jsl $395736	                JSL UART_SELECT
.390505		22 a2 57 39	jsl $3957a2	                JSL UART_INIT
.390509		c2 20		rep #$20	                REP #$20        ; set A long
.39050b		48		pha		                PHA             ; begin setdp macro
.39050c		08		php		                PHP
.39050d		c2 20		rep #$20	                REP #$20        ; set A long
.39050f		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390512		5b		tcd		                TCD
.390513		28		plp		                PLP
.390514		68		pla		                PLA             ; end setdp macro
.390515		22 b4 10 00	jsl $0010b4	                JSL INITKEYBOARD        ; Initialize the keyboard
.390519		22 b8 10 00	jsl $0010b8	                JSL INITMOUSE           ; Initialize the mouse
.39051d		58		cli		                CLI
.39051e		a9 00 00	lda #$0000	                LDA #0
.390521		8d e0 00	sta $00e0	                STA @w MOUSE_IDX
.390524		e2 20		sep #$20	                SEP #$20        ; set A short
.390526		c2 10		rep #$10	                REP #$10        ; set X long
.390528		48		pha		                PHA             ; begin setdbr macro
.390529		08		php		                PHP
.39052a		e2 20		sep #$20	                SEP #$20        ; set A short
.39052c		a9 39		lda #$39	                LDA #`greet_msg
.39052e		48		pha		                PHA
.39052f		ab		plb		                PLB
.390530		28		plp		                PLP
.390531		68		pla		                PLA             ; end setdbr macro
.390532		a2 00 00	ldx #$0000	                LDX #0
.390535		bf 00 10 00	lda $001000,x	jmpcopy         LDA @l BOOT,X
.390539		9f 00 10 00	sta $001000,x	                STA @l $001000,X
.39053d		e8		inx		                INX
.39053e		e0 00 10	cpx #$1000	                CPX #$1000
.390541		d0 f2		bne $390535	                BNE jmpcopy
.390543						retry_boot
.390543		22 50 3e 39	jsl $393e50	                JSL DOS_INIT            ; Initialize the "disc operating system"
.390547		22 73 81 39	jsl $398173	                JSL BOOT_SOUND          ; Play the boot sound
.39054b		22 00 00 3e	jsl $3e0000	                JSL BOOT_MENU           ; Show the splash screen / boot menu and wait for key presses
.39054f		22 a8 10 00	jsl $0010a8	                JSL CLRSCREEN           ; Clear Screen and Set a standard color in Color Memory
.390553		22 a0 10 00	jsl $0010a0	                JSL CSRHOME             ; Move to the home position
.390557						greet
.390557		c2 30		rep #$30	                REP #$30        ; set A&X long
.390559		48		pha		                PHA             ; begin setdbr macro
.39055a		08		php		                PHP
.39055b		e2 20		sep #$20	                SEP #$20        ; set A short
.39055d		a9 39		lda #$39	                LDA #`greet_msg
.39055f		48		pha		                PHA
.390560		ab		plb		                PLB
.390561		28		plp		                PLP
.390562		68		pla		                PLA             ; end setdbr macro
.390563		a2 2a 82	ldx #$822a	                LDX #<>greet_msg
.390566		22 1d 07 39	jsl $39071d	                JSL IPRINT              ; print the first line
.39056a		22 2c 09 39	jsl $39092c	                JSL ICOLORFLAG          ; This is to set the color memory for the text logo
.39056e		22 18 6b 39	jsl $396b18	                JSL EVID_GREET          ; Print the EVID greeting, if the EVID card is installed
.390572		c2 30		rep #$30	                REP #$30        ; set A&X long
.390574		a9 ff fe	lda #$feff	                LDA #STACK_END          ; We are the root, let's make sure from now on, that we start clean
.390577		1b		tcs		                TAS
.390578		e2 20		sep #$20	                SEP #$20        ; set A short
.39057a		c2 10		rep #$10	                REP #$10        ; set X long
.39057c		af 08 00 00	lda $000008	                LDA @l KRNL_BOOT_MENU_K ; Get the Value of the Keyboard Boot Choice
.390580		c9 20		cmp #$20	                CMP #CHAR_SP          ; Did the user press SPACE?
.390582		f0 10		beq $390594	                BEQ BOOT_DIP          ; Yes: boot via the DIP switches
.390584		c9 0d		cmp #$0d	                CMP #CHAR_CR          ; Did the user press RETURN?
.390586		f0 1e		beq $3905a6	                BEQ BOOTBASIC         ; Yes: go straight to BASIC
.390588		c9 81		cmp #$81	                CMP #CHAR_F1          ; Did the user press F1?
.39058a		f0 62		beq $3905ee	                BEQ BOOTFLOPPY        ; Yes: boot via the floppy
.39058c		c9 82		cmp #$82	                CMP #CHAR_F2          ; Did the user press F2?
.39058e		f0 1d		beq $3905ad	                BEQ BOOTSDC           ; Yes: boot via the SDC
.390590		c9 83		cmp #$83	                CMP #CHAR_F3          ; Did the user press F3?
.390592		f0 39		beq $3905cd	                BEQ BOOTIDE           ; Yes: boot via the IDE
.390594		af 0e e8 af	lda $afe80e	BOOT_DIP        LDA @lDIP_BOOTMODE    ; {HD_INSTALLED, 5'b0_0000, BOOT_MODE[1], BOOT_MODE[0]}
.390598		29 03		and #$03	                AND #%00000011        ; Look at the mode bits
.39059a		c9 00		cmp #$00	                CMP #DIP_BOOT_IDE     ; DIP set for IDE?
.39059c		f0 2f		beq $3905cd	                BEQ BOOTIDE           ; Yes: Boot from the IDE
.39059e		c9 01		cmp #$01	                CMP #DIP_BOOT_SDCARD  ; DIP set for SD card?
.3905a0		f0 0b		beq $3905ad	                BEQ BOOTSDC           ; Yes: try to boot from the SD card
.3905a2		c9 02		cmp #$02	                CMP #DIP_BOOT_FLOPPY  ; DIP set for floppy?
.3905a4		f0 48		beq $3905ee	                BEQ BOOTFLOPPY        ; Yes: try to boot from the floppy
.3905a6						IRESTORE
.3905a6		5c 00 00 3a	jmp $3a0000	BOOTBASIC       JML BASIC             ; Cold start of the BASIC interpreter (or its replacement)
.3905aa		ea		nop		CREDIT_LOCK     NOP
.3905ab		80 fd		bra $3905aa	                BRA CREDIT_LOCK
.3905ad		a2 c4 86	ldx #$86c4	BOOTSDC         LDX #<>sdc_boot
.3905b0		22 1d 07 39	jsl $39071d	                JSL IPRINT
.3905b4		e2 20		sep #$20	                SEP #$20        ; set A short
.3905b6		a9 02		lda #$02	                LDA #BIOS_DEV_SD
.3905b8		8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3905bc		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT         ; Mount the SDC
.3905c0		90 06		bcc $3905c8	                BCC sdc_error         ; Print an error message if couldn't get anything
.3905c2		22 dd 40 39	jsl $3940dd	                JSL DOS_TESTBOOT      ; Try to boot from the SDC's MBR
.3905c6		80 de		bra $3905a6	                BRA BOOTBASIC         ; If we couldn't fall, into BASIC
.3905c8		a2 48 86	ldx #$8648	sdc_error       LDX #<>sdc_err_boot   ; Print a message saying SD card booting is not implemented
.3905cb		80 40		bra $39060d	                BRA PR_BOOT_ERROR
.3905cd		a2 db 86	ldx #$86db	BOOTIDE         LDX #<>ide_boot
.3905d0		22 1d 07 39	jsl $39071d	                JSL IPRINT
.3905d4		e2 20		sep #$20	                SEP #$20        ; set A short
.3905d6		a9 06		lda #$06	                LDA #BIOS_DEV_HD0
.3905d8		8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3905dc		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT         ; Mount the IDE drive
.3905e0		90 07		bcc $3905e9	                BCC hdc_error         ; Print an error message if couldn't get anything
.3905e2		22 dd 40 39	jsl $3940dd	                JSL DOS_TESTBOOT      ; Try to boot from the IDE's MBR
.3905e6		82 bd ff	brl $3905a6	                BRL BOOTBASIC         ; If we couldn't fall, into BASIC
.3905e9		a2 64 86	ldx #$8664	hdc_error       LDX #<>ide_err_boot   ; Print a message saying SD card booting is not implemented
.3905ec		80 1f		bra $39060d	                BRA PR_BOOT_ERROR
.3905ee		a2 ad 86	ldx #$86ad	BOOTFLOPPY      LDX #<>fdc_boot
.3905f1		22 1d 07 39	jsl $39071d	                JSL IPRINT
.3905f5		e2 20		sep #$20	                SEP #$20        ; set A short
.3905f7		a9 00		lda #$00	                LDA #BIOS_DEV_FDC
.3905f9		8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3905fd		22 32 63 39	jsl $396332	                JSL FDC_MOUNT         ; Mount the floppy drive
.390601		90 07		bcc $39060a	                BCC fdc_error         ; Print an error message if couldn't get anything
.390603		22 dd 40 39	jsl $3940dd	                JSL DOS_TESTBOOT      ; Try to boot from the FDC's MBR
.390607		82 9c ff	brl $3905a6	                BRL BOOTBASIC         ; If we couldn't, fall into BASIC
.39060a		a2 87 86	ldx #$8687	fdc_error       LDX #<>fdc_err_boot   ; Print a message saying SD card booting is not implemented
.39060d		22 1d 07 39	jsl $39071d	PR_BOOT_ERROR   JSL IPRINT            ; Print the error message in X
.390611		a2 23 86	ldx #$8623	                LDX #<>boot_retry     ; Print the boot retry prompt
.390614		22 1d 07 39	jsl $39071d	                JSL IPRINT
.390618		22 b7 06 39	jsl $3906b7	boot_wait_key   JSL IGETCHW           ; Wait for a keypress
.39061c		c9 52		cmp #$52	                CMP #'R'              ; Was "R" pressed?
.39061e		d0 03		bne $390623	                BNE chk_r_lc
.390620		82 20 ff	brl $390543	                BRL retry_boot        ; Yes: retry the boot sequence
.390623		c9 72		cmp #$72	chk_r_lc        CMP #'r'
.390625		d0 03		bne $39062a	                BNE chk_b_lc
.390627		82 19 ff	brl $390543	                BRL retry_boot
.39062a		c9 62		cmp #$62	chk_b_lc        CMP #'b'              ; Was "B" pressed?
.39062c		d0 03		bne $390631	                BNE chk_b_lc_not         ; Yes: try going to BASIC
.39062e		82 75 ff	brl $3905a6	                BRL BOOTBASIC
.390631						chk_b_lc_not:
.390631		c9 42		cmp #$42	                CMP #'B'
.390633		d0 03		bne $390638	                BNE chk_b_lc_not0
.390635		82 6e ff	brl $3905a6	                BRL BOOTBASIC
.390638						chk_b_lc_not0:
.390638		80 de		bra $390618	                BRA boot_wait_key     ; No: keep waiting
.39063a						IBREAK
.39063a		48		pha		                PHA             ; begin setdp macro
.39063b		08		php		                PHP
.39063c		c2 20		rep #$20	                REP #$20        ; set A long
.39063e		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390641		5b		tcd		                TCD
.390642		28		plp		                PLP
.390643		68		pla		                PLA             ; end setdp macro
.390644		68		pla		                PLA             ; Pull .Y and stuff it in the CPUY variable
.390645		8f 48 02 00	sta $000248	                STA CPUY
.390649		68		pla		                PLA             ; Pull .X and stuff it in the CPUY variable
.39064a		8f 46 02 00	sta $000246	                STA CPUX
.39064e		68		pla		                PLA             ; Pull .A and stuff it in the CPUY variable
.39064f		8f 44 02 00	sta $000244	                STA CPUA
.390653		68		pla		                PLA
.390654		8f 4c 02 00	sta $00024c	                STA CPUDP       ; Pull Direct page
.390658		e2 20		sep #$20	                SEP #$20        ; set A short
.39065a		68		pla		                PLA             ; Pull Data Bank (8 bits)
.39065b		8f 4e 02 00	sta $00024e	                STA CPUDBR
.39065f		68		pla		                PLA             ; Pull Flags (8 bits)
.390660		8f 4f 02 00	sta $00024f	                STA CPUFLAGS
.390664		c2 20		rep #$20	                REP #$20        ; set A long
.390666		68		pla		                PLA             ; Pull Program Counter (16 bits)
.390667		8f 40 02 00	sta $000240	                STA CPUPC
.39066b		e2 20		sep #$20	                SEP #$20        ; set A short
.39066d		68		pla		                PLA             ; Pull Program Bank (8 bits)
.39066e		8f 42 02 00	sta $000242	                STA CPUPBR
.390672		c2 20		rep #$20	                REP #$20        ; set A long
.390674		3b		tsc		                TSA             ; Get the stack
.390675		8f 4a 02 00	sta $00024a	                STA CPUSTACK    ; Store the stack at immediately before the interrupt was asserted
.390679		a9 ff fe	lda #$feff	                LDA #<>STACK_END   ; initialize stack pointer back to the bootup value
.39067c		1b		tcs		                TAS
.39067d		5c 04 00 3a	jmp $3a0004	                JML MONITOR
.390681						IREADY
.390681		48		pha		                PHA             ; begin setdbr macro
.390682		08		php		                PHP
.390683		e2 20		sep #$20	                SEP #$20        ; set A short
.390685		a9 39		lda #$39	                LDA #`ready_msg
.390687		48		pha		                PHA
.390688		ab		plb		                PLB
.390689		28		plp		                PLP
.39068a		68		pla		                PLA             ; end setdbr macro
.39068b		e2 20		sep #$20	                SEP #$20        ; set A short
.39068d		a2 f6 86	ldx #$86f6	                LDX #<>ready_msg
.390690		22 1d 07 39	jsl $39071d	                JSL IPRINT
.390694						IREADYWAIT
.390694		22 ae 06 39	jsl $3906ae	                JSL IGETCHE
.390698		80 fa		bra $390694	                BRA IREADYWAIT
.39069a		db		stp		IKEYDOWN        STP             ; Keyboard key pressed
.39069b		db		stp		IRETURN         STP
.39069c		08		php		ISETIN          PHP
.39069d		e2 20		sep #$20	                SEP #$20        ; set A short
.39069f		8f 04 07 00	sta $000704	                STA @lCHAN_IN   ; Save the channel number
.3906a3		28		plp		                PLP
.3906a4		6b		rtl		                RTL
.3906a5		08		php		ISETOUT         PHP
.3906a6		e2 20		sep #$20	                SEP #$20        ; set A short
.3906a8		8f 03 07 00	sta $000703	                STA @lCHAN_OUT  ; Save the channel number
.3906ac		28		plp		                PLP
.3906ad		6b		rtl		                RTL
.3906ae		22 4c 10 00	jsl $00104c	IGETCHE         JSL GETCHW
.3906b2		22 18 10 00	jsl $001018	                JSL PUTC
.3906b6		6b		rtl		                RTL
.3906b7						IGETCHW
.3906b7		da		phx		                PHX
.3906b8		5a		phy		                PHY
.3906b9		8b		phb		                PHB
.3906ba		0b		phd		                PHD
.3906bb		08		php		                PHP
.3906bc		e2 20		sep #$20	                SEP #$20        ; set A short
.3906be		af 04 07 00	lda $000704	                LDA @lCHAN_IN       ; Get the current input channel
.3906c2		f0 1b		beq $3906df	                BEQ getc_keyboard   ; If it's keyboard, read from the key buffer
.3906c4		c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.3906c6		f0 0d		beq $3906d5	                BEQ getc_uart       ; Yes: handle reading from the UART
.3906c8		c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.3906ca		f0 09		beq $3906d5	                BEQ getc_uart       ; Yes: handle reading from the UART
.3906cc		a9 00		lda #$00	                LDA #0              ; Return 0 if no valid device
.3906ce		28		plp		                PLP
.3906cf		38		sec		                SEC                 ; And return carry set
.3906d0		2b		pld		                PLD
.3906d1		ab		plb		                PLB
.3906d2		7a		ply		                PLY
.3906d3		fa		plx		                PLX
.3906d4		6b		rtl		                RTL
.3906d5		22 36 57 39	jsl $395736	getc_uart       JSL UART_SELECT     ; Select the correct COM port
.3906d9		22 ea 57 39	jsl $3957ea	                JSL UART_GETC       ; Get the charater from the COM port
.3906dd		80 04		bra $3906e3	                BRA done
.3906df		22 3b 78 39	jsl $39783b	getc_keyboard   JSL KBD_GETCW       ; Get the character from the keyboard
.3906e3		28		plp		done            PLP
.3906e4		18		clc		                CLC                 ; Return carry clear for valid data
.3906e5		2b		pld		                PLD
.3906e6		ab		plb		                PLB
.3906e7		7a		ply		                PLY
.3906e8		fa		plx		                PLX
.3906e9		6b		rtl		                RTL
.3906ea						IGETCH
.3906ea		da		phx		                PHX
.3906eb		5a		phy		                PHY
.3906ec		8b		phb		                PHB
.3906ed		0b		phd		                PHD
.3906ee		08		php		                PHP
.3906ef		e2 20		sep #$20	                SEP #$20        ; set A short
.3906f1		af 04 07 00	lda $000704	                LDA @lCHAN_IN       ; Get the current input channel
.3906f5		f0 1b		beq $390712	                BEQ getc_keyboard   ; If it's keyboard, read from the key buffer
.3906f7		c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.3906f9		f0 0d		beq $390708	                BEQ getc_uart       ; Yes: handle reading from the UART
.3906fb		c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.3906fd		f0 09		beq $390708	                BEQ getc_uart       ; Yes: handle reading from the UART
.3906ff		a9 00		lda #$00	                LDA #0              ; Return 0 if no valid device
.390701		28		plp		                PLP
.390702		38		sec		                SEC                 ; And return carry set
.390703		2b		pld		                PLD
.390704		ab		plb		                PLB
.390705		7a		ply		                PLY
.390706		fa		plx		                PLX
.390707		6b		rtl		                RTL
.390708		22 36 57 39	jsl $395736	getc_uart       JSL UART_SELECT     ; Select the correct COM port
.39070c		22 ea 57 39	jsl $3957ea	                JSL UART_GETC       ; Get the charater from the COM port
.390710		80 04		bra $390716	                BRA done
.390712		22 47 78 39	jsl $397847	getc_keyboard   JSL KBD_GETC        ; Get the character from the keyboard
.390716		28		plp		done            PLP
.390717		18		clc		                CLC                 ; Return carry clear for valid data
.390718		2b		pld		                PLD
.390719		ab		plb		                PLB
.39071a		7a		ply		                PLY
.39071b		fa		plx		                PLX
.39071c		6b		rtl		                RTL
.39071d		22 1c 10 00	jsl $00101c	IPRINT          JSL PUTS
.390721		22 6c 10 00	jsl $00106c	                JSL PRINTCR
.390725		6b		rtl		                RTL
.390726		48		pha		IPUTS           PHA
.390727		08		php		                PHP
.390728		e2 20		sep #$20	                SEP #$20        ; set A short
.39072a		c2 10		rep #$10	                REP #$10        ; set X long
.39072c		bd 00 00	lda $390000,x	iputs1          LDA $0,b,x      ; read from the string
.39072f		f0 08		beq $390739	                BEQ iputs_done
.390731		22 18 10 00	jsl $001018	iputs2          JSL PUTC
.390735		e8		inx		iputs3          INX
.390736		4c 2c 07	jmp $39072c	                JMP iputs1
.390739		e8		inx		iputs_done      INX
.39073a		28		plp		                PLP
.39073b		68		pla		                PLA
.39073c		6b		rtl		                RTL
.39073d						IPUTC
.39073d		da		phx		                PHX
.39073e		5a		phy		                PHY
.39073f		0b		phd		                PHD
.390740		8b		phb		                PHB
.390741		08		php		                PHP                 ; stash the flags (we'll be changing M)
.390742		48		pha		                PHA             ; begin setdp macro
.390743		08		php		                PHP
.390744		c2 20		rep #$20	                REP #$20        ; set A long
.390746		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390749		5b		tcd		                TCD
.39074a		28		plp		                PLP
.39074b		68		pla		                PLA             ; end setdp macro
.39074c		48		pha		                PHA             ; begin setdbr macro
.39074d		08		php		                PHP
.39074e		e2 20		sep #$20	                SEP #$20        ; set A short
.390750		a9 00		lda #$00	                LDA #0
.390752		48		pha		                PHA
.390753		ab		plb		                PLB
.390754		28		plp		                PLP
.390755		68		pla		                PLA             ; end setdbr macro
.390756		e2 20		sep #$20	                SEP #$20        ; set A short
.390758		c2 10		rep #$10	                REP #$10        ; set X long
.39075a		48		pha		                PHA                 ; Save the character to print
.39075b		af 03 07 00	lda $000703	                LDA @lCHAN_OUT      ; Check the output channel #
.39075f		f0 1a		beq $39077b	                BEQ putc_ansi       ; If it's 0: print to the screen
.390761		c9 04		cmp #$04	                CMP #CHAN_EVID      ; Check to see if it's the second video port
.390763		f0 16		beq $39077b	                BEQ putc_ansi       ; Yes: handle printing to the second video port
.390765		c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.390767		f0 07		beq $390770	                BEQ putc_uart       ; Yes: handle printing to the UART
.390769		c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.39076b		f0 03		beq $390770	                BEQ putc_uart       ; Yes: handle printing to the UART
.39076d		68		pla		                PLA                 ; Otherwise, just exit
.39076e		80 10		bra $390780	                BRA done
.390770		22 36 57 39	jsl $395736	putc_uart       JSL UART_SELECT     ; Point to the correct UART
.390774		68		pla		                PLA                 ; Recover the character to send
.390775		22 0b 58 39	jsl $39580b	                JSL UART_PUTC       ; Send the character
.390779		80 05		bra $390780	                BRA done
.39077b		68		pla		putc_ansi       PLA                 ; Recover the character to send
.39077c		22 0a 6e 39	jsl $396e0a	                JSL ANSI_PUTC       ; Print to the current selected ANSI screen
.390780		28		plp		done            PLP
.390781		ab		plb		                PLB
.390782		2b		pld		                PLD
.390783		7a		ply		                PLY
.390784		fa		plx		                PLX
.390785		6b		rtl		                RTL
.390786		da		phx		SCRSHIFTLL      PHX
.390787		5a		phy		                PHY
.390788		48		pha		                PHA
.390789		0b		phd		                PHD
.39078a		08		php		                PHP
.39078b		48		pha		                PHA             ; begin setdp macro
.39078c		08		php		                PHP
.39078d		c2 20		rep #$20	                REP #$20        ; set A long
.39078f		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390792		5b		tcd		                TCD
.390793		28		plp		                PLP
.390794		68		pla		                PLA             ; end setdp macro
.390795		c2 30		rep #$30	                REP #$30        ; set A&X long
.390797		a5 17		lda $17		                LDA CURSORPOS       ; Get the current cursor position
.390799		a8		tay		                TAY                 ; Set it as the destination
.39079a		aa		tax		                TAX
.39079b		e8		inx		                INX                 ; And set the next cell as the source
.39079c		18		clc		                CLC                 ; Calculate the length of the block to move
.39079d		a5 0f		lda $0f		                LDA COLS_VISIBLE    ; as columns visible - X
.39079f		e5 1a		sbc $1a		                SBC CURSORX
.3907a1		54 af af	mvn $af,$af	                MVN $AF, $AF        ; And move the block
.3907a4		28		plp		                PLP
.3907a5		2b		pld		                PLD
.3907a6		68		pla		                PLA
.3907a7		7a		ply		                PLY
.3907a8		fa		plx		                PLX
.3907a9		6b		rtl		                RTL
.3907aa		da		phx		SCRSHIFTLR      PHX
.3907ab		48		pha		                PHA
.3907ac		0b		phd		                PHD
.3907ad		08		php		                PHP
.3907ae		48		pha		                PHA             ; begin setdp macro
.3907af		08		php		                PHP
.3907b0		c2 20		rep #$20	                REP #$20        ; set A long
.3907b2		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3907b5		5b		tcd		                TCD
.3907b6		28		plp		                PLP
.3907b7		68		pla		                PLA             ; end setdp macro
.3907b8		c2 30		rep #$30	                REP #$30        ; set A&X long
.3907ba		a5 1a		lda $1a		                LDA CURSORX         ; What column are we on
.3907bc		1a		inc a		                INC A
.3907bd		c5 0f		cmp $0f		                CMP COLS_VISIBLE    ; >= the # visible?
.3907bf		b0 1b		bcs $3907dc	                BGE done            ; Yes: just skip the whole thing
.3907c1		38		sec		                SEC                 ; Calculate the length of the block to move
.3907c2		a5 0f		lda $0f		                LDA COLS_VISIBLE
.3907c4		e5 1a		sbc $1a		                SBC CURSORX
.3907c6		1a		inc a		                INC A
.3907c7		18		clc		                CLC
.3907c8		65 17		adc $17		                ADC CURSORPOS       ; Add the current cursor position
.3907ca		3a		dec a		                DEC A
.3907cb		a8		tay		                TAY                 ; Make it the destination
.3907cc		3a		dec a		                DEC A               ; Move to the previous column
.3907cd		aa		tax		                TAX                 ; Make it the source
.3907ce		38		sec		                SEC                 ; Calculate the length of the block to move
.3907cf		a5 0f		lda $0f		                LDA COLS_VISIBLE    ; as columns visible - X
.3907d1		e5 1a		sbc $1a		                SBC CURSORX
.3907d3		44 af af	mvp $af,$af	                MVP $AF, $AF        ; And move the block
.3907d6		e2 20		sep #$20	                SEP #$20        ; set A short
.3907d8		a9 20		lda #$20	                LDA #CHAR_SP        ; Put a blank space at the cursor position
.3907da		87 17		sta [$17]	                STA [CURSORPOS]
.3907dc		28		plp		done            PLP
.3907dd		2b		pld		                PLD
.3907de		68		pla		                PLA
.3907df		fa		plx		                PLX
.3907e0		6b		rtl		                RTL
.3907e1						IPUTB
.3907e1		6b		rtl		                RTL
.3907e2						IPRINTCR
.3907e2		da		phx		                PHX
.3907e3		5a		phy		                PHY
.3907e4		8b		phb		                PHB
.3907e5		0b		phd		                PHD
.3907e6		08		php		                PHP
.3907e7		48		pha		                PHA             ; begin setdbr macro
.3907e8		08		php		                PHP
.3907e9		e2 20		sep #$20	                SEP #$20        ; set A short
.3907eb		a9 00		lda #$00	                LDA #0
.3907ed		48		pha		                PHA
.3907ee		ab		plb		                PLB
.3907ef		28		plp		                PLP
.3907f0		68		pla		                PLA             ; end setdbr macro
.3907f1		48		pha		                PHA             ; begin setdp macro
.3907f2		08		php		                PHP
.3907f3		c2 20		rep #$20	                REP #$20        ; set A long
.3907f5		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3907f8		5b		tcd		                TCD
.3907f9		28		plp		                PLP
.3907fa		68		pla		                PLA             ; end setdp macro
.3907fb		e2 20		sep #$20	                SEP #$20        ; set A short
.3907fd		c2 10		rep #$10	                REP #$10        ; set X long
.3907ff		af 03 07 00	lda $000703	                LDA @lCHAN_OUT
.390803		f0 1c		beq $390821	                BEQ scr_printcr
.390805		c9 01		cmp #$01	                CMP #CHAN_COM1      ; Check to see if it's the COM1 port
.390807		f0 06		beq $39080f	                BEQ uart_printcr    ; Yes: handle printing to the UART
.390809		c9 02		cmp #$02	                CMP #CHAN_COM2      ; Check to see if it's the COM2 port
.39080b		f0 02		beq $39080f	                BEQ uart_printcr    ; Yes: handle printing to the UART
.39080d		80 1c		bra $39082b	                BRA done
.39080f		22 36 57 39	jsl $395736	uart_printcr    JSL UART_SELECT
.390813		a9 0d		lda #$0d	                LDA #CHAR_CR
.390815		22 18 10 00	jsl $001018	                JSL PUTC
.390819		a9 0a		lda #$0a	                LDA #CHAR_LF
.39081b		22 18 10 00	jsl $001018	                JSL PUTC
.39081f		80 0a		bra $39082b	                BRA done
.390821		a2 00 00	ldx #$0000	scr_printcr     LDX #0
.390824		a4 1c		ldy $1c		                LDY CURSORY
.390826		c8		iny		                INY
.390827		22 84 10 00	jsl $001084	                JSL LOCATE
.39082b		28		plp		done            PLP
.39082c		2b		pld		                PLD
.39082d		ab		plb		                PLB
.39082e		7a		ply		                PLY
.39082f		fa		plx		                PLX
.390830		6b		rtl		                RTL
.390831		da		phx		ICSRHOME        PHX
.390832		5a		phy		                PHY
.390833		08		php		                PHP
.390834		a2 00 00	ldx #$0000	                LDX #0
.390837		a0 00 00	ldy #$0000	                LDY #0
.39083a		22 84 10 00	jsl $001084	                JSL LOCATE
.39083e		28		plp		                PLP
.39083f		7a		ply		                PLY
.390840		fa		plx		                PLX
.390841		6b		rtl		                RTL
.390842		da		phx		ICSRRIGHT       PHX
.390843		5a		phy		                PHY
.390844		48		pha		                PHA
.390845		0b		phd		                PHD
.390846		08		php		                PHP
.390847		22 c2 72 39	jsl $3972c2	                JSL ANSI_CSRRIGHT
.39084b		28		plp		                PLP
.39084c		2b		pld		                PLD
.39084d		68		pla		                PLA
.39084e		7a		ply		                PLY
.39084f		fa		plx		                PLX
.390850		6b		rtl		                RTL
.390851						ICSRLEFT
.390851		da		phx		                PHX
.390852		5a		phy		                PHY
.390853		48		pha		                PHA
.390854		0b		phd		                PHD
.390855		08		php		                PHP
.390856		22 ed 72 39	jsl $3972ed	                JSL ANSI_CSRLEFT
.39085a		28		plp		                PLP
.39085b		2b		pld		                PLD
.39085c		68		pla		                PLA
.39085d		7a		ply		                PLY
.39085e		fa		plx		                PLX
.39085f		6b		rtl		                RTL
.390860						ICSRUP
.390860		da		phx		                PHX
.390861		5a		phy		                PHY
.390862		48		pha		                PHA
.390863		0b		phd		                PHD
.390864		08		php		                PHP
.390865		22 0b 73 39	jsl $39730b	                JSL ANSI_CSRUP
.390869		28		plp		                PLP
.39086a		2b		pld		                PLD
.39086b		68		pla		                PLA
.39086c		7a		ply		                PLY
.39086d		fa		plx		                PLX
.39086e		6b		rtl		                RTL
.39086f		da		phx		ICSRDOWN        PHX
.390870		5a		phy		                PHY
.390871		0b		phd		                PHD
.390872		22 29 73 39	jsl $397329	                JSL ANSI_CSRDOWN
.390876		2b		pld		                PLD
.390877		7a		ply		                PLY
.390878		fa		plx		                PLX
.390879		6b		rtl		                RTL
.39087a		48		pha		ILOCATE         PHA
.39087b		0b		phd		                PHD
.39087c		08		php		                PHP
.39087d		22 4c 73 39	jsl $39734c	                JSL ANSI_LOCATE
.390881		28		plp		ilocate_done    PLP
.390882		2b		pld		                PLD
.390883		68		pla		                PLA
.390884		6b		rtl		                RTL
.390885						ISCROLLUP
.390885		48		pha		                PHA
.390886		da		phx		                PHX
.390887		5a		phy		                PHY
.390888		8b		phb		                PHB
.390889		0b		phd		                PHD
.39088a		08		php		                PHP
.39088b		22 b0 73 39	jsl $3973b0	                JSL ANSI_SCROLLUP
.39088f		28		plp		                PLP
.390890		2b		pld		                PLD
.390891		ab		plb		                PLB
.390892		7a		ply		                PLY
.390893		fa		plx		                PLX
.390894		68		pla		                PLA
.390895		6b		rtl		                RTL
.390896		08		php		IPRINTH         PHP
.390897		48		pha		                PHA
.390898						iprinth1
.390898		e2 20		sep #$20	                SEP #$20        ; set A short
.39089a		bd 00 00	lda $0000,x	                LDA #0,b,x      ; Read the value to be printed
.39089d		4a		lsr a		                LSR
.39089e		4a		lsr a		                LSR
.39089f		4a		lsr a		                LSR
.3908a0		4a		lsr a		                LSR
.3908a1		22 f0 08 39	jsl $3908f0	                JSL iprint_digit
.3908a5		bd 00 00	lda $0000,x	                LDA #0,b,x
.3908a8		22 f0 08 39	jsl $3908f0	                JSL iprint_digit
.3908ac		ca		dex		                DEX
.3908ad		88		dey		                DEY
.3908ae		d0 e8		bne $390898	                BNE iprinth1
.3908b0		68		pla		                PLA
.3908b1		28		plp		                PLP
.3908b2		6b		rtl		                RTL
.3908b3						IPRINTAH
.3908b3		48		pha		                PHA
.3908b4		08		php		                PHP
.3908b5		8f 44 02 00	sta $000244	                STA @lCPUA            ; Save A where we can use it multiple times
.3908b9		08		php		                PHP                   ; Get the processor status into A
.3908ba		e2 20		sep #$20	                SEP #$20        ; set A short
.3908bc		c2 10		rep #$10	                REP #$10        ; set X long
.3908be		68		pla		                PLA
.3908bf		29 20		and #$20	                AND #%00100000        ; Is M = 1?
.3908c1		c9 20		cmp #$20	                CMP #%00100000
.3908c3		f0 14		beq $3908d9	                BEQ eight_bit
.3908c5		af 45 02 00	lda $000245	                LDA @lCPUA+1          ; Get nibble [15..12]
.3908c9		4a		lsr a		                LSR A
.3908ca		4a		lsr a		                LSR A
.3908cb		4a		lsr a		                LSR A
.3908cc		4a		lsr a		                LSR A
.3908cd		22 f0 08 39	jsl $3908f0	                JSL iprint_digit      ; And print it
.3908d1		af 45 02 00	lda $000245	                LDA @lCPUA+1          ; Get nibble [11..8]
.3908d5		22 f0 08 39	jsl $3908f0	                JSL iprint_digit      ; And print it
.3908d9		af 44 02 00	lda $000244	eight_bit       LDA @lCPUA            ; Get nibble [7..4]
.3908dd		4a		lsr a		                LSR A
.3908de		4a		lsr a		                LSR A
.3908df		4a		lsr a		                LSR A
.3908e0		4a		lsr a		                LSR A
.3908e1		22 f0 08 39	jsl $3908f0	                JSL iprint_digit      ; And print it
.3908e5		af 44 02 00	lda $000244	                LDA @lCPUA            ; Get nibble [3..0]
.3908e9		22 f0 08 39	jsl $3908f0	                JSL iprint_digit      ; And print it
.3908ed		28		plp		                PLP
.3908ee		68		pla		                PLA
.3908ef		6b		rtl		                RTL
.3908f0		da		phx		iprint_digit    PHX
.3908f1		c2 20		rep #$20	                REP #$20        ; set A long
.3908f3		29 0f 00	and #$000f	                AND #$0F
.3908f6		aa		tax		                TAX
.3908f7		bf 0a 87 39	lda $39870a,x	                LDA hex_digits,X
.3908fb		22 3d 07 39	jsl $39073d	                JSL IPUTC       ; Print the digit
.3908ff		fa		plx		                PLX
.390900		6b		rtl		                RTL
.390901		48		pha		ICLRSCREEN	    PHA
.390902		da		phx		                PHX
.390903		08		php		                PHP
.390904		22 45 74 39	jsl $397445	                JSL ANSI_CLRSCREEN
.390908		28		plp		                PLP
.390909		fa		plx		                PLX
.39090a		68		pla		                PLA
.39090b		6b		rtl		                RTL
.39090c						COPYBYTES42
.39090c		08		php		                PHP
.39090d		0b		phd		                PHD
.39090e		48		pha		                PHA             ; begin setdp macro
.39090f		08		php		                PHP
.390910		c2 20		rep #$20	                REP #$20        ; set A long
.390912		a9 00 00	lda #$0000	                LDA #TMPPTR1         ; set DP to page 0
.390915		5b		tcd		                TCD
.390916		28		plp		                PLP
.390917		68		pla		                PLA             ; end setdp macro
.390918		e2 20		sep #$20	                SEP #$20        ; set A short
.39091a		c2 10		rep #$10	                REP #$10        ; set X long
.39091c		a0 00 00	ldy #$0000	                LDY #0
.39091f		b7 00		lda [$00],y	copy_loop       LDA [TMPPTR1],Y
.390921		97 04		sta [$04],y	                STA [TMPPTR2],Y
.390923		c8		iny		                INY
.390924		c0 2a 00	cpy #$002a	                CPY #42
.390927		d0 f6		bne $39091f	                BNE copy_loop
.390929		2b		pld		                PLD
.39092a		28		plp		                PLP
.39092b		60		rts		                RTS
.39092c						ICOLORFLAG
.39092c		48		pha		                PHA
.39092d		da		phx		                PHX
.39092e		5a		phy		                PHY
.39092f		08		php		                PHP
.390930		8b		phb		                PHB
.390931		0b		phd		                PHD
.390932		48		pha		                PHA             ; begin setdp macro
.390933		08		php		                PHP
.390934		c2 20		rep #$20	                REP #$20        ; set A long
.390936		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.390939		5b		tcd		                TCD
.39093a		28		plp		                PLP
.39093b		68		pla		                PLA             ; end setdp macro
.39093c		c2 30		rep #$30	                REP #$30        ; set A&X long
.39093e		a9 00 c0	lda #$c000	                LDA #<>CS_COLOR_MEM_PTR
.390941		85 04		sta $04		                STA TMPPTR2
.390943		a9 af 00	lda #$00af	                LDA #`CS_COLOR_MEM_PTR
.390946		85 06		sta $06		                STA TMPPTR2+2
.390948		a9 67 83	lda #$8367	                LDA #<>greet_clr_line1
.39094b		85 00		sta $00		                STA TMPPTR1
.39094d		a9 39 00	lda #$0039	                LDA #`greet_clr_line1
.390950		85 02		sta $02		                STA TMPPTR1+2
.390952		20 0c 09	jsr $39090c	                JSR COPYBYTES42
.390955		18		clc		                CLC
.390956		a5 04		lda $04		                LDA TMPPTR2
.390958		65 11		adc $11		                ADC COLS_PER_LINE
.39095a		85 04		sta $04		                STA TMPPTR2
.39095c		a9 91 83	lda #$8391	                LDA #<>greet_clr_line2
.39095f		85 00		sta $00		                STA TMPPTR1
.390961		a9 39 00	lda #$0039	                LDA #`greet_clr_line2
.390964		85 02		sta $02		                STA TMPPTR1+2
.390966		20 0c 09	jsr $39090c	                JSR COPYBYTES42
.390969		18		clc		                CLC
.39096a		a5 04		lda $04		                LDA TMPPTR2
.39096c		65 11		adc $11		                ADC COLS_PER_LINE
.39096e		85 04		sta $04		                STA TMPPTR2
.390970		a9 bb 83	lda #$83bb	                LDA #<>greet_clr_line3
.390973		85 00		sta $00		                STA TMPPTR1
.390975		a9 39 00	lda #$0039	                LDA #`greet_clr_line3
.390978		85 02		sta $02		                STA TMPPTR1+2
.39097a		20 0c 09	jsr $39090c	                JSR COPYBYTES42
.39097d		18		clc		                CLC
.39097e		a5 04		lda $04		                LDA TMPPTR2
.390980		65 11		adc $11		                ADC COLS_PER_LINE
.390982		85 04		sta $04		                STA TMPPTR2
.390984		a9 e5 83	lda #$83e5	                LDA #<>greet_clr_line4
.390987		85 00		sta $00		                STA TMPPTR1
.390989		a9 39 00	lda #$0039	                LDA #`greet_clr_line4
.39098c		85 02		sta $02		                STA TMPPTR1+2
.39098e		20 0c 09	jsr $39090c	                JSR COPYBYTES42
.390991		18		clc		                CLC
.390992		a5 04		lda $04		                LDA TMPPTR2
.390994		65 11		adc $11		                ADC COLS_PER_LINE
.390996		85 04		sta $04		                STA TMPPTR2
.390998		a9 0f 84	lda #$840f	                LDA #<>greet_clr_line5
.39099b		85 00		sta $00		                STA TMPPTR1
.39099d		a9 39 00	lda #$0039	                LDA #`greet_clr_line5
.3909a0		85 02		sta $02		                STA TMPPTR1+2
.3909a2		20 0c 09	jsr $39090c	                JSR COPYBYTES42
.3909a5		2b		pld		                PLD
.3909a6		ab		plb		                PLB
.3909a7		28		plp		                PLP
.3909a8		7a		ply		                PLY
.3909a9		fa		plx		                PLX
.3909aa		68		pla		                PLA
.3909ab		6b		rtl		                RTL
.3909ac		0b		phd		IINITCHLUT		  PHD
.3909ad		08		php		                PHP
.3909ae		48		pha		                PHA
.3909af		da		phx		                PHX
.3909b0		22 10 6c 39	jsl $396c10	                JSL ANSI_INIT_LUTS
.3909b4		fa		plx		                PLX
.3909b5		68		pla		                PLA
.3909b6		28		plp		                PLP
.3909b7		2b		pld		                PLD
.3909b8		6b		rtl		                RTL
.3909b9						IINITGAMMATABLE
.3909b9		e2 20		sep #$20	                SEP #$20        ; set A short
.3909bb		c2 10		rep #$10	                REP #$10        ; set X long
.3909bd		a2 00 00	ldx #$0000	                ldx #$0000
.3909c0		bf 00 8c 39	lda $398c00,x	initgammaloop   LDA GAMMA_1_8_Tbl, x
.3909c4		9f 00 40 af	sta $af4000,x	                STA GAMMA_B_LUT_PTR, x
.3909c8		9f 00 41 af	sta $af4100,x	                STA GAMMA_G_LUT_PTR, x
.3909cc		9f 00 42 af	sta $af4200,x	                STA GAMMA_R_LUT_PTR, x
.3909d0		e8		inx		                inx
.3909d1		e0 00 01	cpx #$0100	                cpx #$0100
.3909d4		d0 ea		bne $3909c0	                bne initgammaloop
.3909d6		c2 30		rep #$30	                REP #$30        ; set A&X long
.3909d8		6b		rtl		                RTL
.3909d9		48		pha		IINITALLLUT     PHA
.3909da		da		phx		                PHX
.3909db		a2 00 00	ldx #$0000	                LDX #$0000
.3909de		e2 20		sep #$20	                SEP #$20        ; set A short
.3909e0		a9 00		lda #$00	                LDA #$00
.3909e2		85 0a		sta $0a		                STA $0A     ; Temp Location
.3909e4						iinit_lut_loop
.3909e4		86 02		stx $02		                STX $02
.3909e6		a6 0a		ldx $0a		                LDX $0A
.3909e8		bf 00 8b 39	lda $398b00,x	                LDA GAMMA_2_2_Tbl, x
.3909ec		49 55		eor #$55	                EOR  #$55
.3909ee		a6 02		ldx $02		                LDX $02
.3909f0		9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.3909f4		9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.3909f8		9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.3909fc		9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390a00		9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390a04		9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390a08		9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390a0c		9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390a10		e8		inx		                inx
.390a11		86 02		stx $02		                STX $02
.390a13		a6 0a		ldx $0a		                LDX $0A
.390a15		bf 00 8d 39	lda $398d00,x	                LDA RANDOM_LUT_Tbl, x
.390a19		a6 02		ldx $02		                LDX $02
.390a1b		9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390a1f		9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390a23		9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390a27		9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390a2b		9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390a2f		9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390a33		9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390a37		9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390a3b		e8		inx		                inx
.390a3c		86 02		stx $02		                STX $02
.390a3e		a6 0a		ldx $0a		                LDX $0A
.390a40		bf 00 8c 39	lda $398c00,x	                LDA GAMMA_1_8_Tbl, x
.390a44		49 aa		eor #$aa	                EOR  #$AA
.390a46		a6 02		ldx $02		                LDX $02
.390a48		9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390a4c		9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390a50		9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390a54		9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390a58		9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390a5c		9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390a60		9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390a64		9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390a68		e8		inx		                inx
.390a69		a9 ff		lda #$ff	                LDA #$FF
.390a6b		9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR, x
.390a6f		9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR, x
.390a73		9f 00 28 af	sta $af2800,x	                STA @lGRPH_LUT2_PTR, x
.390a77		9f 00 2c af	sta $af2c00,x	                STA @lGRPH_LUT3_PTR, x
.390a7b		9f 00 30 af	sta $af3000,x	                STA @lGRPH_LUT4_PTR, x
.390a7f		9f 00 34 af	sta $af3400,x	                STA @lGRPH_LUT5_PTR, x
.390a83		9f 00 38 af	sta $af3800,x	                STA @lGRPH_LUT6_PTR, x
.390a87		9f 00 3c af	sta $af3c00,x	                STA @lGRPH_LUT7_PTR, x
.390a8b		e6 0a		inc $0a		                inc $0A
.390a8d		e8		inx		                inx
.390a8e		e0 00 04	cpx #$0400	                cpx #$0400
.390a91		f0 03		beq $390a96	                beq iinit_lut_exit
.390a93		82 4e ff	brl $3909e4	                brl iinit_lut_loop
.390a96						iinit_lut_exit
.390a96		c2 30		rep #$30	                REP #$30        ; set A&X long
.390a98		fa		plx		                PLX
.390a99		68		pla		                PLA
.390a9a		6b		rtl		                RTL
.390a9b						INITVKYTXTMODE_BYPASS_DPSW
.390a9b		48		pha		                PHA
.390a9c		08		php		                PHP
.390a9d		80 24		bra $390ac3	                BRA WeNeed640480Here
.390a9f						IINITVKYTXTMODE
.390a9f		48		pha		                PHA
.390aa0		08		php		                PHP
.390aa1		e2 20		sep #$20	                SEP #$20        ; set A short
.390aa3		af 02 00 af	lda $af0002	                LDA @l GAMMA_CTRL_REG   ; Go Read the Hi-Res DIP Switch Value
.390aa7		29 10		and #$10	                AND #HIRES_DP_SW_VAL    ; Isolate the Hi-Res Bit ($10) when 1 = 640x480, 0 = 800x600
.390aa9		c9 10		cmp #$10	                CMP #HIRES_DP_SW_VAL    ; When the Switch is off, the Returned value is 1 (The Pullup is there)
.390aab		f0 16		beq $390ac3	                BEQ WeNeed640480Here
.390aad		af 01 00 af	lda $af0001	                LDA @l MASTER_CTRL_REG_H
.390ab1		29 01		and #$01	                AND #Mstr_Ctrl_Video_Mode0
.390ab3		c9 01		cmp #$01	                CMP #Mstr_Ctrl_Video_Mode0
.390ab5		f0 33		beq $390aea	                BEQ INITVICKYMODEHIRES       ; if we are already in 800x600 Skip to the rest of the Init
.390ab7		af 01 00 af	lda $af0001	                LDA @L MASTER_CTRL_REG_H
.390abb		09 01		ora #$01	                ORA #Mstr_Ctrl_Video_Mode0
.390abd		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H
.390ac1		80 27		bra $390aea	                BRA INITVICKYMODEHIRES
.390ac3						WeNeed640480Here:
.390ac3		e2 20		sep #$20	                SEP #$20        ; set A short
.390ac5		af 01 00 af	lda $af0001	                LDA @l MASTER_CTRL_REG_H
.390ac9		29 01		and #$01	                AND #$01
.390acb		c9 01		cmp #$01	                CMP #$01
.390acd		d0 15		bne $390ae4	                BNE INITVICKYMODE
.390acf		a9 00		lda #$00	                LDA #$00
.390ad1		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H
.390ad5		ea		nop		                NOP
.390ad6		ea		nop		                NOP
.390ad7		ea		nop		                NOP
.390ad8		ea		nop		                NOP
.390ad9		ea		nop		                NOP
.390ada		a9 01		lda #$01	                LDA #$01
.390adc		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H
.390ae0		ea		nop		                NOP
.390ae1		ea		nop		                NOP
.390ae2		ea		nop		                NOP
.390ae3		ea		nop		                NOP
.390ae4						INITVICKYMODE
.390ae4		a9 00		lda #$00	                LDA #$00
.390ae6		8f 01 00 af	sta $af0001	                STA @L MASTER_CTRL_REG_H ; Set it to 640x480 for real
.390aea						INITVICKYMODEHIRES
.390aea		a9 01		lda #$01	                LDA #Mstr_Ctrl_Text_Mode_En
.390aec		8f 00 00 af	sta $af0000	                STA @L MASTER_CTRL_REG_L
.390af0		e2 20		sep #$20	                SEP #$20        ; set A short
.390af2		a9 20		lda #$20	                LDA #$20
.390af4		8f 05 00 af	sta $af0005	                STA BORDER_COLOR_B
.390af8		8f 07 00 af	sta $af0007	                STA BORDER_COLOR_R
.390afc		a9 00		lda #$00	                LDA #$00
.390afe		8f 06 00 af	sta $af0006	                STA BORDER_COLOR_G
.390b02		a9 01		lda #$01	                LDA #Border_Ctrl_Enable           ; Enable the Border
.390b04		8f 04 00 af	sta $af0004	                STA BORDER_CTRL_REG
.390b08		a9 20		lda #$20	                LDA #32                           ; Set the border to the standard 32 pixels
.390b0a		8f 08 00 af	sta $af0008	                STA BORDER_X_SIZE
.390b0e		8f 09 00 af	sta $af0009	                STA BORDER_Y_SIZE
.390b12		c2 30		rep #$30	                REP #$30        ; set A&X long
.390b14		22 2c 11 00	jsl $00112c	                JSL SETSIZES                      ; Calculate the size of the text screen
.390b18		28		plp		                PLP
.390b19		68		pla		                PLA
.390b1a		6b		rtl		                RTL
.390b1b						ISETSIZES
.390b1b		22 e1 6c 39	jsl $396ce1	                JSL ANSI_SETSIZES
.390b1f		6b		rtl		                RTL
.390b20						IINITVKYGRPMODE
.390b20		48		pha		                PHA
.390b21		e2 20		sep #$20	                SEP #$20        ; set A short
.390b23		a9 00		lda #$00	                LDA #$00          ; Enable Bit-Map and uses LUT0
.390b25		8f 00 01 af	sta $af0100	                STA @lBM0_CONTROL_REG
.390b29		a9 00		lda #$00	                LDA #$00          ;; (L)Load Base Address of where Bitmap begins
.390b2b		8f 01 01 af	sta $af0101	                STA @lBM0_START_ADDY_L
.390b2f		a9 c0		lda #$c0	                LDA #$C0
.390b31		8f 02 01 af	sta $af0102	                STA @lBM0_START_ADDY_M
.390b35		a9 00		lda #$00	                LDA #$00
.390b37		8f 03 01 af	sta $af0103	                STA @lBM0_START_ADDY_H ; This address is always base from
.390b3b		a9 00		lda #$00	                LDA #$00          ; Enable Bit-Map and uses LUT0
.390b3d		8f 08 01 af	sta $af0108	                STA @lBM1_CONTROL_REG
.390b41		a9 00		lda #$00	                LDA #$00          ;; (L)Load Base Address of where Bitmap begins
.390b43		8f 09 01 af	sta $af0109	                STA @lBM1_START_ADDY_L
.390b47		a9 c0		lda #$c0	                LDA #$C0
.390b49		8f 0a 01 af	sta $af010a	                STA @lBM1_START_ADDY_M
.390b4d		a9 00		lda #$00	                LDA #$00
.390b4f		8f 0b 01 af	sta $af010b	                STA @lBM1_START_ADDY_H ; This address is always base from
.390b53		c2 30		rep #$30	                REP #$30        ; set A&X long
.390b55		68		pla		                PLA
.390b56		6b		rtl		                RTL
.390b57						IINITTILEMODE
.390b57		6b		rtl		                RTL
.390b58						IREADVRAM
.390b58		08		php		                PHP
.390b59		e2 20		sep #$20	                SEP #$20        ; set A short
.390b5b		bd 00 00	lda $000000,x	                LDA #0,B,X                      ; Request the byte
.390b5e		c2 20		rep #$20	                REP #$20        ; set A long
.390b60		a2 64 00	ldx #$0064	                LDX #100
.390b63		af 02 09 af	lda $af0902	wait_loop       LDA @l VMEM2CPU_Fifo_Count_LO   ; Wait for the FIFO to have data
.390b67		89 00 80	bit #$8000	                BIT #$8000
.390b6a		f0 06		beq $390b72	                BEQ read_byte                   ; If it has data, go read the byte
.390b6c		ca		dex		                DEX                             ; Otherwise, decrement timeout counter
.390b6d		d0 f4		bne $390b63	                BNE wait_loop                   ; Keep waiting so long as it's not 0
.390b6f		28		plp		ret_failure     PLP                             ; Return failure
.390b70		18		clc		                CLC
.390b71		6b		rtl		                RTL
.390b72						read_byte
.390b72		e2 20		sep #$20	                SEP #$20        ; set A short
.390b74		af 01 09 af	lda $af0901	                LDA @l VMEM2CPU_Data_Port       ; Get the byte from Vicky
.390b78		28		plp		ret_success     PLP                             ; Return success
.390b79		18		clc		                CLC
.390b7a		6b		rtl		                RTL
.390b7b		6b		rtl		INOP            RTL
.390b7c						IINITFONTSET
.390b7c		48		pha		                PHA
.390b7d		da		phx		                PHX
.390b7e		5a		phy		                PHY
.390b7f		8b		phb		                PHB
.390b80		08		php		                PHP
.390b81		c2 30		rep #$30	                REP #$30        ; set A&X long
.390b83		a2 00 00	ldx #$0000	                LDX #<>FONT_4_BANK0         ; Font data to load
.390b86		a0 00 80	ldy #$8000	                LDY #<>FONT_MEMORY_BANK0    ; Location to load the font data
.390b89		a9 00 08	lda #$0800	                LDA #8 * 256                ; Size of a FONT in bytes
.390b8c		54 af 3f	mvn $3f,$af	                MVN #`FONT_4_BANK0, #`FONT_MEMORY_BANK0
.390b8f		28		plp		                PLP
.390b90		ab		plb		                PLB
.390b91		7a		ply		                PLY
.390b92		fa		plx		                PLX
.390b93		68		pla		                PLA
.390b94		6b		rtl		                RTL
.390b95						INITMOUSEPOINTER
.390b95		e2 20		sep #$20	                SEP #$20        ; set A short
.390b97		c2 10		rep #$10	                REP #$10        ; set X long
.390b99		a2 00 00	ldx #$0000	                LDX #$0000
.390b9c						FILL_MOUSE_MARKER
.390b9c		bf 00 8e 39	lda $398e00,x	                LDA @lMOUSE_POINTER_PTR,X
.390ba0		9f 00 05 af	sta $af0500,x	                STA @lMOUSE_PTR_GRAP0_START, X
.390ba4		e8		inx		                INX
.390ba5		e0 00 01	cpx #$0100	                CPX #$0100
.390ba8		d0 f2		bne $390b9c	                BNE FILL_MOUSE_MARKER
.390baa		ea		nop		                nop
.390bab		a9 01		lda #$01	                LDA #$01
.390bad		8f 00 07 af	sta $af0700	                STA @lMOUSE_PTR_CTRL_REG_L  ; Enable Mouse, Mouse Pointer Graphic Bank 0
.390bb1		c2 30		rep #$30	                REP #$30        ; set A&X long
.390bb3		6b		rtl		                RTL
.390bb4						IINITCURSOR
.390bb4		e2 20		sep #$20	                SEP #$20        ; set A short
.390bb6		a9 b1		lda #$b1	                LDA #$B1      ;The Cursor Character will be a Fully Filled Block
.390bb8		8f 12 00 af	sta $af0012	                STA VKY_TXT_CURSOR_CHAR_REG
.390bbc		a9 03		lda #$03	                LDA #$03      ;Set Cursor Enable And Flash Rate @1Hz
.390bbe		8f 10 00 af	sta $af0010	                STA VKY_TXT_CURSOR_CTRL_REG ;
.390bc2		c2 30		rep #$30	                REP #$30        ; set A&X long
.390bc4		a9 00 00	lda #$0000	                LDA #$0000;
.390bc7		8f 14 00 af	sta $af0014	                STA VKY_TXT_CURSOR_X_REG_L; // Set the X to Position 1
.390bcb		a9 06 00	lda #$0006	                LDA #$0006;
.390bce		8f 16 00 af	sta $af0016	                STA VKY_TXT_CURSOR_Y_REG_L; // Set the Y to Position 6 (Below)
.390bd2		6b		rtl		                RTL
.390bd3		0b		phd		IINITSUPERIO	  PHD
.390bd4		08		php		                PHP
.390bd5		48		pha		                PHA
.390bd6		e2 20		sep #$20	                SEP #$20        ; set A short
.390bd8		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390bda		8f 23 11 af	sta $af1123	                STA GP10_REG
.390bde		af 23 11 af	lda $af1123	                LDA GP10_REG
.390be2		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390be4		8f 24 11 af	sta $af1124	                STA GP11_REG
.390be8		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390bea		8f 25 11 af	sta $af1125	                STA GP12_REG
.390bee		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390bf0		8f 26 11 af	sta $af1126	                STA GP13_REG
.390bf4		a9 05		lda #$05	                LDA #$05		;(C256 - POT A Analog BX) Bit[0] = 1, Bit[2] = 1
.390bf6		8f 27 11 af	sta $af1127	                STA GP14_REG
.390bfa		a9 05		lda #$05	                LDA #$05		;(C256 - POT A Analog BY) Bit[0] = 1, Bit[2] = 1
.390bfc		8f 28 11 af	sta $af1128	                STA GP15_REG
.390c00		a9 05		lda #$05	                LDA #$05		;(C256 - POT B Analog BX) Bit[0] = 1, Bit[2] = 1
.390c02		8f 29 11 af	sta $af1129	                STA GP16_REG
.390c06		a9 05		lda #$05	                LDA #$05		;(C256 - POT B Analog BY) Bit[0] = 1, Bit[2] = 1
.390c08		8f 2a 11 af	sta $af112a	                STA GP17_REG
.390c0c		a9 00		lda #$00	                LDA #$00		;(C256 - HEADPHONE MUTE) - Output GPIO - Push-Pull (1 - Headphone On, 0 - HeadPhone Off)
.390c0e		8f 2b 11 af	sta $af112b	                STA GP20_REG
.390c12		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390c14		8f 2f 11 af	sta $af112f	                STA GP24_REG
.390c18		a9 05		lda #$05	                LDA #$05		;(C256 - MIDI IN) Bit[0] = 1, Bit[2] = 1 (Page 132 Manual)
.390c1a		8f 30 11 af	sta $af1130	                STA GP25_REG
.390c1e		a9 84		lda #$84	                LDA #$84		;(C256 - MIDI OUT) Bit[2] = 1, Bit[7] = 1 (Open Drain - To be Checked)
.390c20		8f 31 11 af	sta $af1131	                STA GP26_REG
.390c24		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 1) Setup as GPIO Input for now
.390c26		8f 33 11 af	sta $af1133	                STA GP30_REG
.390c2a		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 4) Setup as GPIO Input for now
.390c2c		8f 34 11 af	sta $af1134	                STA GP31_REG
.390c30		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 3) Setup as GPIO Input for now
.390c32		8f 35 11 af	sta $af1135	                STA GP32_REG
.390c36		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 6) Setup as GPIO Input for now
.390c38		8f 36 11 af	sta $af1136	                STA GP33_REG
.390c3c		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 5) Setup as GPIO Input for now
.390c3e		8f 37 11 af	sta $af1137	                STA GP34_REG
.390c42		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 8) Setup as GPIO Input for now
.390c44		8f 38 11 af	sta $af1138	                STA GP35_REG
.390c48		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 7) Setup as GPIO Input for now
.390c4a		8f 39 11 af	sta $af1139	                STA GP36_REG
.390c4e		a9 01		lda #$01	                LDA #$01		;Default Value - (C256 - JP1 Fanout Pin 10) Setup as GPIO Input for now
.390c50		8f 3a 11 af	sta $af113a	                STA GP37_REG
.390c54		a9 01		lda #$01	                LDA #$01		;Default Value - C256 Doesn't use this IO Pin
.390c56		8f 3d 11 af	sta $af113d	                STA GP42_REG
.390c5a		a9 01		lda #$01	                LDA #$01		;(C256 - INPUT PLL CLK INTERRUPT) Default Value - Will keep it as an input for now, no real usage for now
.390c5c		8f 3e 11 af	sta $af113e	                STA GP43_REG
.390c60		a9 05		lda #$05	                LDA #$05		;(C256 - UART2 - RI2) - Input - Set Secondary Function
.390c62		8f 3f 11 af	sta $af113f	                STA GP50_REG
.390c66		a9 05		lda #$05	                LDA #$05		;(C256 - UART2 - DCD2) - Input - Set Secondary Function
.390c68		8f 40 11 af	sta $af1140	                STA GP51_REG
.390c6c		a9 05		lda #$05	                LDA #$05		;(C256 - UART2 - RXD2) - Input - Set Secondary Function
.390c6e		8f 41 11 af	sta $af1141	                STA GP52_REG
.390c72		a9 04		lda #$04	                LDA #$04		;(C256 - UART2 - TXD2) - Output - Set Secondary Function
.390c74		8f 42 11 af	sta $af1142	                STA GP53_REG
.390c78		a9 05		lda #$05	                LDA #$05		;(C256 - UART2 - DSR2) - Input - Set Secondary Function
.390c7a		8f 43 11 af	sta $af1143	                STA GP54_REG
.390c7e		a9 04		lda #$04	                LDA #$04		;(C256 - UART2 - RTS2) - Output - Set Secondary Function
.390c80		8f 44 11 af	sta $af1144	                STA GP55_REG
.390c84		a9 05		lda #$05	                LDA #$05		;(C256 - UART2 - CTS2) - Input - Set Secondary Function
.390c86		8f 45 11 af	sta $af1145	                STA GP56_REG
.390c8a		a9 04		lda #$04	                LDA #$04		;(C256 - UART2 - DTR2) - Output - Set Secondary Function
.390c8c		8f 46 11 af	sta $af1146	                STA GP57_REG
.390c90		a9 84		lda #$84	                LDA #$84		;(C256 - LED1) - Open Drain - Output
.390c92		8f 47 11 af	sta $af1147	                STA GP60_REG
.390c96		a9 84		lda #$84	                LDA #$84		;(C256 - LED2) - Open Drain - Output
.390c98		8f 48 11 af	sta $af1148	                STA GP61_REG
.390c9c		a9 00		lda #$00	                LDA #$00		;GPIO Data Register (GP10..GP17) - Not Used
.390c9e		8f 4b 11 af	sta $af114b	                STA GP1_REG
.390ca2		a9 01		lda #$01	                LDA #$01		;GPIO Data Register (GP20..GP27) - Bit[0] - Headphone Mute (Enabling it)
.390ca4		8f 4c 11 af	sta $af114c	                STA GP2_REG
.390ca8		a9 00		lda #$00	                LDA #$00		;GPIO Data Register (GP30..GP37) - Since it is in Output mode, nothing to write here.
.390caa		8f 4d 11 af	sta $af114d	                STA GP3_REG
.390cae		a9 00		lda #$00	                LDA #$00		;GPIO Data Register (GP40..GP47)  - Not Used
.390cb0		8f 4e 11 af	sta $af114e	                STA GP4_REG
.390cb4		a9 00		lda #$00	                LDA #$00		;GPIO Data Register (GP50..GP57)  - Not Used
.390cb6		8f 4f 11 af	sta $af114f	                STA GP5_REG
.390cba		a9 00		lda #$00	                LDA #$00		;GPIO Data Register (GP60..GP61)  - Not Used
.390cbc		8f 50 11 af	sta $af1150	                STA GP6_REG
.390cc0		a9 01		lda #$01	                LDA #$01		;LED1 Output - Already setup by Vicky Init Phase, for now, I will leave it alone
.390cc2		8f 5d 11 af	sta $af115d	                STA LED1_REG
.390cc6		a9 02		lda #$02	                LDA #$02		;LED2 Output - However, I will setup this one, to make sure the Code works (Full On, when Code was ran)
.390cc8		8f 5e 11 af	sta $af115e	                STA LED2_REG
.390ccc		c2 20		rep #$20	                REP #$20        ; set A long
.390cce		68		pla		                PLA
.390ccf		28		plp			              PLP
.390cd0		2b		pld				            PLD
.390cd1		6b		rtl		                RTL
.390cd2		48		pha		INITRTC         PHA
.390cd3		08		php		                PHP
.390cd4		e2 20		sep #$20	                SEP #$20        ; set A short
.390cd6		a9 00		lda #$00	                LDA #0
.390cd8		8f 0b 08 af	sta $af080b	                STA @l RTC_RATES    ; Set watch dog timer and periodic interrupt rates to 0
.390cdc		8f 0c 08 af	sta $af080c	                STA @l RTC_ENABLE   ; Disable all the alarms and interrupts
.390ce0		af 0e 08 af	lda $af080e	                LDA @lRTC_CTRL      ; Make sure the RTC will continue to tick in battery mode
.390ce4		09 04		ora #$04	                ORA #%00000100
.390ce6		8f 0e 08 af	sta $af080e	                STA @lRTC_CTRL
.390cea		28		plp		                PLP
.390ceb		68		pla		                PLA
.390cec		6b		rtl		                RTL
.390ced		48		pha		IINITCODEC      PHA
.390cee		08		php		                PHP
.390cef		c2 20		rep #$20	                REP #$20        ; set A long
.390cf1		a9 00 1a	lda #$1a00	                LDA #%0001101000000000     ;R10 - Programming the DAC
.390cf4		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390cf8		a9 01 00	lda #$0001	                LDA #$0001
.390cfb		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390cff		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d02		a9 00 1a	lda #$1a00	                LDA #%0001101000000000     ;R13 - Turn On Headphones
.390d05		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d09		a9 01 00	lda #$0001	                LDA #$0001
.390d0c		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d10		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d13		a9 1e 2a	lda #$2a1e	                LDA #%0010101000011110       ;R21 - Enable All the Analog In
.390d16		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d1a		a9 01 00	lda #$0001	                LDA #$0001
.390d1d		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d21		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d24		a9 01 23	lda #$2301	                LDA #%0010001100000001      ;R17 - Enable All the Analog In
.390d27		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d2b		a9 01 00	lda #$0001	                LDA #$0001
.390d2e		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d32		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d35		a9 07 2c	lda #$2c07	                LDA #%0010110000000111      ;R22 - Enable all Analog Out
.390d38		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d3c		a9 01 00	lda #$0001	                LDA #$0001
.390d3f		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d43		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d46		a9 02 14	lda #$1402	                LDA #%0001010000000010      ;R10 - DAC Interface Control
.390d49		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d4d		a9 01 00	lda #$0001	                LDA #$0001
.390d50		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d54		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d57		a9 02 16	lda #$1602	                LDA #%0001011000000010      ;R11 - ADC Interface Control
.390d5a		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d5e		a9 01 00	lda #$0001	                LDA #$0001
.390d61		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d65		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d68		a9 45 18	lda #$1845	                LDA #%0001100_001000101      ;R12 - Master Mode Control
.390d6b		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d6f		a9 01 00	lda #$0001	                LDA #$0001
.390d72		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d76		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d79		28		plp		                PLP
.390d7a		68		pla		                PLA
.390d7b		6b		rtl		                RTL
.390d7c						IRESETCODEC
.390d7c		c2 20		rep #$20	                REP #$20        ; set A long
.390d7e		a9 00 2e	lda #$2e00	                LDA #$2E00      ;R22 - Enable all Analog Out
.390d81		8f 00 e9 af	sta $afe900	                STA CODEC_DATA_LO
.390d85		a9 01 00	lda #$0001	                LDA #$0001
.390d88		8f 02 e9 af	sta $afe902	                STA CODEC_WR_CTRL             ; Execute the Write
.390d8c		20 90 0d	jsr $390d90	                JSR CODEC_TRF_FINISHED
.390d8f		6b		rtl		                RTL
.390d90						CODEC_TRF_FINISHED
.390d90		e2 20		sep #$20	                SEP #$20        ; set A short
.390d92		af 02 e9 af	lda $afe902	CODEC_LOOP      LDA CODEC_WR_CTRL
.390d96		29 01		and #$01	                AND #$01
.390d98		c9 01		cmp #$01	                CMP #$01
.390d9a		f0 f6		beq $390d92	                BEQ CODEC_LOOP
.390d9c		c2 20		rep #$20	                REP #$20        ; set A long
.390d9e		60		rts		                RTS
.390d9f						IBM_FILL_SCREEN
.390d9f		c2 30		rep #$30	                REP #$30        ; set A&X long
.390da1		a9 00 00	lda #$0000	                LDA #$0000
.390da4		a2 00 00	ldx #$0000	                LDX #$0000
.390da7						BM_FILL_SCREEN_LOOPY
.390da7		a0 00 00	ldy #$0000	                LDY #$0000
.390daa		e2 20		sep #$20	                SEP #$20        ; set A short
.390dac						BM_FILL_SCREEN_LOOPX
.390dac		97 48		sta [$48],y	                STA [BMP_PRSE_DST_PTR],Y    ; This is where the Pixel Go, Video Memory
.390dae		c8		iny		                INY
.390daf		c4 40		cpy $40		                CPY BM_CLEAR_SCRN_X              ; Transfer the First line
.390db1		d0 f9		bne $390dac	                BNE BM_FILL_SCREEN_LOOPX
.390db3		20 be 0d	jsr $390dbe	                JSR BM_FILL_COMPUTE_Y_DST
.390db6		e8		inx		                INX
.390db7		e4 42		cpx $42		                CPX BM_CLEAR_SCRN_Y
.390db9		d0 ec		bne $390da7	                BNE BM_FILL_SCREEN_LOOPY
.390dbb		c2 30		rep #$30	                REP #$30        ; set A&X long
.390dbd		6b		rtl		                RTL
.390dbe						BM_FILL_COMPUTE_Y_DST
.390dbe		c2 20		rep #$20	                REP #$20        ; set A long
.390dc0		a5 48		lda $48		                LDA BMP_PRSE_DST_PTR        ; Right now it is set @ $020000 (128K) + File Size
.390dc2		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.390dc6		a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2      ; Right now it is set @ $020000 (128K)
.390dc8		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.390dcc		a9 80 02	lda #$0280	                LDA #$280        ; Right now it is set @ $020000 (128K) + File Size
.390dcf		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.390dd3		a9 00 00	lda #$0000	                LDA #$0000
.390dd6		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.390dda		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.390dde		85 48		sta $48		                STA BMP_PRSE_DST_PTR
.390de0		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.390de4		85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.390de6		a9 00 00	lda #$0000	                LDA #$0000
.390de9		60		rts		                RTS
.390dea						IBMP_PARSER
.390dea		c2 30		rep #$30	                REP #$30        ; set A&X long
.390dec		a0 00 00	ldy #$0000	                LDY #$0000
.390def		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y
.390df1		c9 42 4d	cmp #$4d42	                CMP #$4D42
.390df4		f0 03		beq $390df9	                BEQ IBMP_PARSER_CONT
.390df6		82 04 01	brl $390efd	                BRL BMP_PARSER_END_WITH_ERROR
.390df9						IBMP_PARSER_CONT
.390df9		a0 02 00	ldy #$0002	                LDY #$0002
.390dfc		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; File Size Low Short
.390dfe		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.390e02		a0 04 00	ldy #$0004	                LDY #$0004
.390e05		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; File Size High Short
.390e07		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.390e0b		a9 ff ff	lda #$ffff	                LDA #$FFFF                  ; Store -1 in Adder (B)
.390e0e		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.390e12		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.390e16		18		clc		                CLC
.390e17		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.390e1b		85 50		sta $50		                STA BMP_FILE_SIZE
.390e1d		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.390e21		85 52		sta $52		                STA BMP_FILE_SIZE+2
.390e23		a0 12 00	ldy #$0012	                LDY #$0012
.390e26		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.390e28		85 40		sta $40		                STA BMP_X_SIZE
.390e2a		a0 16 00	ldy #$0016	                LDY #$0016
.390e2d		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.390e2f		85 42		sta $42		                STA BMP_Y_SIZE
.390e31		a0 2e 00	ldy #$002e	                LDY #$002E
.390e34		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; The X SIze is 32bits in BMP, but 16bits will suffice
.390e36		0a		asl a		                ASL A; Multiply by 2
.390e37		0a		asl a		                ASL A; Multiply by 2
.390e38		85 4c		sta $4c		                STA BMP_COLOR_PALET         ;
.390e3a		e0 00 00	cpx #$0000	                CPX #$0000
.390e3d		d0 05		bne $390e44	                BNE BMP_LUT1_PICK
.390e3f		20 05 0f	jsr $390f05	                JSR BMP_PARSER_UPDATE_LUT0   ; Go Upload the LUT0
.390e42		80 08		bra $390e4c	                BRA DONE_TRANSFER_LUT;
.390e44						  BMP_LUT1_PICK
.390e44		e0 01 00	cpx #$0001	                CPX #$0001
.390e47		d0 03		bne $390e4c	                BNE BMP_LUT2_PICK
.390e49		20 35 0f	jsr $390f35	                JSR BMP_PARSER_UPDATE_LUT1   ; Go Upload the LUT1
.390e4c						  BMP_LUT2_PICK
.390e4c						  DONE_TRANSFER_LUT
.390e4c		a5 56		lda $56		                LDA BMP_POSITION_Y
.390e4e		8f 00 01 00	sta $000100	                STA @lUNSIGNED_MULT_A_LO
.390e52		a5 4e		lda $4e		                LDA SCRN_X_STRIDE
.390e54		8f 02 01 00	sta $000102	                STA @lUNSIGNED_MULT_B_LO
.390e58		af 04 01 00	lda $000104	                LDA @lUNSIGNED_MULT_AL_LO
.390e5c		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.390e60		af 06 01 00	lda $000106	                LDA @lUNSIGNED_MULT_AL_LO+2
.390e64		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.390e68		a5 54		lda $54		                LDA BMP_POSITION_X
.390e6a		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Put the X Position Adder (B)
.390e6e		a9 00 00	lda #$0000	                LDA #$0000
.390e71		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.390e75		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL          ; Put the Results in TEMP
.390e79		85 f0		sta $f0		                STA USER_TEMP
.390e7b		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL          ; Put the Results in TEMP
.390e7f		85 f2		sta $f2		                STA USER_TEMP+2
.390e81		a5 48		lda $48		                LDA BMP_PRSE_DST_PTR
.390e83		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL          ; Store in 32Bit Adder (A)
.390e87		a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2
.390e89		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL          ; Store in 32Bit Adder (A)
.390e8d		a5 f0		lda $f0		                LDA USER_TEMP
.390e8f		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Store in 32Bit Adder (B)
.390e93		a5 f2		lda $f2		                LDA USER_TEMP+2
.390e95		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL          ; Store in 32Bit Adder (B)
.390e99		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL          ; Put the Results in BMP_PRSE_DST_PTR
.390e9d		85 48		sta $48		                STA BMP_PRSE_DST_PTR
.390e9f		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL          ; Put the Results in BMP_PRSE_DST_PTR
.390ea3		85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.390ea5		a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K)
.390ea7		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.390eab		a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2        ; Right now it is set @ $020000 (128K)
.390ead		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.390eb1		a5 50		lda $50		                LDA BMP_FILE_SIZE
.390eb3		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL
.390eb7		a5 52		lda $52		                LDA BMP_FILE_SIZE+2
.390eb9		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL
.390ebd		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.390ec1		85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.390ec3		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.390ec7		85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.390ec9		a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K) + File Size
.390ecb		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.390ecf		a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2      ; Right now it is set @ $020000 (128K)
.390ed1		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.390ed5		18		clc		                CLC
.390ed6		a5 40		lda $40		                LDA BMP_X_SIZE              ; Load The Size in X of the image and Make it negative
.390ed8		49 ff ff	eor #$ffff	                EOR #$FFFF                  ; Inverse all bit
.390edb		69 01 00	adc #$0001	                ADC #$0001                  ; Add 0 ()
.390ede		8f 24 01 00	sta $000124	                STA @lADDER32_B_LL          ; Store the Results in reg B of ADDER32
.390ee2		a9 ff ff	lda #$ffff	                LDA #$FFFF
.390ee5		8f 26 01 00	sta $000126	                STA @lADDER32_B_HL          ; Store in the Reminder of the 32Bits B Register
.390ee9		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.390eed		85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.390eef		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.390ef3		85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.390ef5		20 65 0f	jsr $390f65	                JSR BMP_PARSER_DMA_SHIT_OUT  ; We are going to start with the slow method
.390ef8		a2 cb 85	ldx #$85cb	                LDX #<>bmp_parser_msg0
.390efb		80 03		bra $390f00	                BRA BMP_PARSER_END_NO_ERROR
.390efd						BMP_PARSER_END_WITH_ERROR
.390efd		a2 b7 85	ldx #$85b7	                LDX #<>bmp_parser_err0
.390f00						BMP_PARSER_END_NO_ERROR
.390f00		22 1d 07 39	jsl $39071d	                JSL IPRINT       ; print the first line
.390f04		6b		rtl		                RTL
.390f05						BMP_PARSER_UPDATE_LUT0
.390f05		38		sec		                SEC
.390f06		a0 7a 00	ldy #$007a	                LDY #$007A
.390f09		a2 00 00	ldx #$0000	                LDX #$0000
.390f0c		e2 20		sep #$20	                SEP #$20        ; set A short
.390f0e						BMP_PARSER_UPDATE_LOOP
.390f0e		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; First Pixel is Red
.390f10		9f 00 20 af	sta $af2000,x	                STA @lGRPH_LUT0_PTR+0, X      ; The look-up Table point to a pixel Blue
.390f14		c8		iny		                INY
.390f15		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Second Pixel is Green
.390f17		9f 01 20 af	sta $af2001,x	                STA @lGRPH_LUT0_PTR+1, X      ; The look-up Table point to a pixel Blue
.390f1b		c8		iny		                INY
.390f1c		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Third Pixel is Blue
.390f1e		9f 02 20 af	sta $af2002,x	                STA @lGRPH_LUT0_PTR+2, X      ; The look-up Table point to a pixel Blue
.390f22		c8		iny		                INY
.390f23		a9 80		lda #$80	                LDA #$80
.390f25		9f 03 20 af	sta $af2003,x	                STA @lGRPH_LUT0_PTR+3, X      ; The look-up Table point to a pixel Blue
.390f29		c8		iny		                INY ; For the Alpha Value, nobody cares
.390f2a		e8		inx		                INX
.390f2b		e8		inx		                INX
.390f2c		e8		inx		                INX
.390f2d		e8		inx		                INX
.390f2e		e4 4c		cpx $4c		                CPX BMP_COLOR_PALET         ; Apparently sometime there is less than 256 Values in the lookup
.390f30		d0 dc		bne $390f0e	                BNE BMP_PARSER_UPDATE_LOOP
.390f32		c2 20		rep #$20	                REP #$20        ; set A long
.390f34		60		rts		                RTS
.390f35						BMP_PARSER_UPDATE_LUT1
.390f35		38		sec		                SEC
.390f36		a0 36 00	ldy #$0036	                LDY #$0036
.390f39		a2 00 00	ldx #$0000	                LDX #$0000
.390f3c		e2 20		sep #$20	                SEP #$20        ; set A short
.390f3e						PALETTE_LUT1_LOOP
.390f3e		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; First Pixel is Red
.390f40		9f 00 24 af	sta $af2400,x	                STA @lGRPH_LUT1_PTR+0, X      ; The look-up Table point to a pixel Blue
.390f44		c8		iny		                INY
.390f45		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Second Pixel is Green
.390f47		9f 01 24 af	sta $af2401,x	                STA @lGRPH_LUT1_PTR+1, X      ; The look-up Table point to a pixel Blue
.390f4b		c8		iny		                INY
.390f4c		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Third Pixel is Blue
.390f4e		9f 02 24 af	sta $af2402,x	                STA @lGRPH_LUT1_PTR+2, X      ; The look-up Table point to a pixel Blue
.390f52		c8		iny		                INY
.390f53		a9 80		lda #$80	                LDA #$80
.390f55		9f 03 24 af	sta $af2403,x	                STA @lGRPH_LUT1_PTR+3, X      ; The look-up Table point to a pixel Blue
.390f59		c8		iny		                INY ; For the Alpha Value, nobody cares
.390f5a		e8		inx		                INX
.390f5b		e8		inx		                INX
.390f5c		e8		inx		                INX
.390f5d		e8		inx		                INX
.390f5e		e4 4c		cpx $4c		                CPX BMP_COLOR_PALET         ; Apparently sometime there is less than 256 Values in the lookup
.390f60		d0 dc		bne $390f3e	                BNE PALETTE_LUT1_LOOP
.390f62		c2 20		rep #$20	                REP #$20        ; set A long
.390f64		60		rts		                RTS
.390f65						BMP_PARSER_DMA_SHIT_OUT
.390f65		a2 00 00	ldx #$0000	                LDX #$0000
.390f68						BMP_PARSER_LOOPY
.390f68		a0 00 00	ldy #$0000	                LDY #$0000
.390f6b		e2 20		sep #$20	                SEP #$20        ; set A short
.390f6d						BMP_PARSER_LOOPX
.390f6d		b7 44		lda [$44],y	                LDA [BMP_PRSE_SRC_PTR],Y    ; Load First Pixel Y (will be linear)
.390f6f		97 48		sta [$48],y	                STA [BMP_PRSE_DST_PTR],Y    ; This is where the Pixel Go, Video Memory
.390f71		c8		iny		                INY
.390f72		c4 40		cpy $40		                CPY BMP_X_SIZE              ; Transfer the First line
.390f74		d0 f7		bne $390f6d	                BNE BMP_PARSER_LOOPX
.390f76		20 82 0f	jsr $390f82	                JSR BMP_PARSER_COMPUTE_Y_SRC
.390f79		20 9d 0f	jsr $390f9d	                JSR BMP_PARSER_COMPUTE_Y_DST
.390f7c		e8		inx		                INX
.390f7d		e4 42		cpx $42		                CPX BMP_Y_SIZE
.390f7f		d0 e7		bne $390f68	                BNE BMP_PARSER_LOOPY
.390f81		60		rts		                RTS
.390f82						BMP_PARSER_COMPUTE_Y_SRC
.390f82		c2 20		rep #$20	                REP #$20        ; set A long
.390f84		a5 44		lda $44		                LDA BMP_PRSE_SRC_PTR        ; Right now it is set @ $020000 (128K) + File Size
.390f86		8f 20 01 00	sta $000120	                STA @lADDER32_A_LL
.390f8a		a5 46		lda $46		                LDA BMP_PRSE_SRC_PTR+2      ; Right now it is set @ $020000 (128K)
.390f8c		8f 22 01 00	sta $000122	                STA @lADDER32_A_HL
.390f90		af 28 01 00	lda $000128	                LDA @lADDER32_R_LL
.390f94		85 44		sta $44		                STA BMP_PRSE_SRC_PTR
.390f96		af 2a 01 00	lda $00012a	                LDA @lADDER32_R_HL
.390f9a		85 46		sta $46		                STA BMP_PRSE_SRC_PTR+2
.390f9c		60		rts		                RTS
.390f9d						BMP_PARSER_COMPUTE_Y_DST
.390f9d		c2 20		rep #$20	                REP #$20        ; set A long
.390f9f		18		clc		                CLC
.390fa0		a5 48		lda $48		                LDA BMP_PRSE_DST_PTR
.390fa2		65 4e		adc $4e		                ADC SCRN_X_STRIDE        ; In Normal Circumstances, it is 640
.390fa4		85 48		sta $48		                STA BMP_PRSE_DST_PTR
.390fa6		a5 4a		lda $4a		                LDA BMP_PRSE_DST_PTR+2
.390fa8		69 00 00	adc #$0000	                ADC #$0000
.390fab		85 4a		sta $4a		                STA BMP_PRSE_DST_PTR+2
.390fad		60		rts		                RTS
.390fae		ea		nop		ILOOP           NOP
.390faf		ea		nop		                NOP
.390fb0		ea		nop		                NOP
.390fb1		ea		nop		                NOP
.390fb2		ea		nop		                NOP
.390fb3		ea		nop		                NOP
.390fb4		ea		nop		                NOP
.390fb5		ea		nop		                NOP
.390fb6		ea		nop		                NOP
.390fb7		ea		nop		                NOP
.390fb8		6b		rtl		                RTL
.390fb9		22 ae 0f 39	jsl $390fae	ILOOP_1         JSL ILOOP
.390fbd		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fc1		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fc5		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fc9		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fcd		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fd1		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fd5		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fd9		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fdd		22 ae 0f 39	jsl $390fae	                JSL ILOOP
.390fe1		6b		rtl		                RTL
.390fe2		22 b9 0f 39	jsl $390fb9	ILOOP_1MS       JSL ILOOP_1
.390fe6		6b		rtl		                RTL
.390fe7		e0 00 00	cpx #$0000	ILOOP_MS        CPX #0
.390fea		f0 07		beq $390ff3	                BEQ LOOP_MS_END
.390fec		22 e2 0f 39	jsl $390fe2	                JSL ILOOP_1MS
.390ff0		ca		dex		                DEX
.390ff1		80 f4		bra $390fe7	                BRA ILOOP_MS
.390ff3		6b		rtl		LOOP_MS_END     RTL
.390ff4						IDELAY
.390ff4		8b		phb		                PHB
.390ff5		08		php		                PHP
.390ff6		48		pha		                PHA             ; begin setdbr macro
.390ff7		08		php		                PHP
.390ff8		e2 20		sep #$20	                SEP #$20        ; set A short
.390ffa		a9 00		lda #$00	                LDA #0
.390ffc		48		pha		                PHA
.390ffd		ab		plb		                PLB
.390ffe		28		plp		                PLP
.390fff		68		pla		                PLA             ; end setdbr macro
.391000		e2 20		sep #$20	                SEP #$20        ; set A short
.391002		a9 00		lda #$00	                LDA #0                      ; Stop the timer if it's running
.391004		8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.391008		af 4c 01 00	lda $00014c	                LDA @l INT_MASK_REG0        ; Enable Timer 0 Interrupts
.39100c		29 fb		and #$fb	                AND #~FNX0_INT02_TMR0
.39100e		8f 4c 01 00	sta $00014c	                STA @l INT_MASK_REG0
.391012		a9 7f		lda #$7f	                LDA #~TIMER0TRIGGER         ; Clear the timer 0 trigger flag
.391014		8d 05 07	sta $0705	                STA @w TIMERFLAGS
.391017		a9 00		lda #$00	                LDA #0
.391019		8f 61 01 00	sta $000161	                STA @l TIMER0_CHARGE_L      ; Clear the comparator for count-down
.39101d		8f 62 01 00	sta $000162	                STA @l TIMER0_CHARGE_M
.391021		8f 63 01 00	sta $000163	                STA @l TIMER0_CHARGE_H
.391025		c2 30		rep #$30	                REP #$30        ; set A&X long
.391027		8a		txa		                TXA
.391028		8f 65 01 00	sta $000165	                STA @l TIMER0_CMP_L         ; Set the number of ticks
.39102c		98		tya		                TYA
.39102d		e2 20		sep #$20	                SEP #$20        ; set A short
.39102f		8f 67 01 00	sta $000167	                STA @l TIMER0_CMP_H
.391033		a9 09		lda #$09	                LDA #TMR0_EN | TMR0_UPDWN   ; Enable the timer to count up
.391035		8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.391039		a9 80		lda #$80	                LDA #TIMER0TRIGGER          ; Timer zero's trigger flag
.39103b		cb		wai		loop            WAI                         ; Wait for an interrupt
.39103c		1c 05 07	trb $0705	                TRB @w TIMERFLAGS           ; Check for the flag
.39103f		f0 fa		beq $39103b	                BEQ loop                    ; Keep checking until it's set
.391041		a9 00		lda #$00	                LDA #0                      ; Stop the timer
.391043		8f 60 01 00	sta $000160	                STA @l TIMER0_CTRL_REG
.391047		a9 7f		lda #$7f	                LDA #~TIMER0TRIGGER         ; Clear the timer 0 trigger flag
.391049		8d 05 07	sta $0705	                STA @w TIMERFLAGS
.39104c		af 4c 01 00	lda $00014c	                LDA @l INT_MASK_REG0        ; Disable Timer 0 Interrupts
.391050		09 04		ora #$04	                ORA #FNX0_INT02_TMR0
.391052		8f 4c 01 00	sta $00014c	                STA @l INT_MASK_REG0
.391056		28		plp		                PLP
.391057		ab		plb		                PLB
.391058		6b		rtl		                RTL
.391059						SHOW_CREDITS
.391059		48		pha		                PHA
.39105a		da		phx		                PHX
.39105b		5a		phy		                PHY
.39105c		08		php		                PHP
.39105d		e2 20		sep #$20	                SEP #$20        ; set A short
.39105f		c2 10		rep #$10	                REP #$10        ; set X long
.391061		af 10 00 af	lda $af0010	                LDA @lVKY_TXT_CURSOR_CTRL_REG   ; Disable the cursor
.391065		29 fe		and #$fe	                AND #~Vky_Cursor_Enable
.391067		8f 10 00 af	sta $af0010	                STA @lVKY_TXT_CURSOR_CTRL_REG
.39106b		a2 00 00	ldx #$0000	                LDX #0
.39106e		bf 00 00 3b	lda $3b0000,x	credit_loop     LDA @lCREDITS_TEXT,X            ; Copy a byte of text
.391072		9f 00 a0 af	sta $afa000,x	                STA @lCS_TEXT_MEM_PTR,X
.391076		bf 00 18 3b	lda $3b1800,x	                LDA @lCREDITS_COLOR,X           ; Copy a byte of color
.39107a		9f 00 c0 af	sta $afc000,x	                STA @lCS_COLOR_MEM_PTR,X
.39107e		e8		inx		                INX
.39107f		e0 00 20	cpx #$2000	                CPX #128 * 64
.391082		d0 ea		bne $39106e	                BNE credit_loop
.391084		22 b7 06 39	jsl $3906b7	                JSL IGETCHW                     ; Wait for a keypress
.391088		22 01 09 39	jsl $390901	                JSL ICLRSCREEN                  ; Then clear the screen and return
.39108c		22 31 08 39	jsl $390831	                JSL ICSRHOME                    ; Move cursor to the home position
.391090		af 10 00 af	lda $af0010	                LDA @lVKY_TXT_CURSOR_CTRL_REG   ; Enable the cursor
.391094		09 01		ora #$01	                ORA #Vky_Cursor_Enable
.391096		8f 10 00 af	sta $af0010	                STA @lVKY_TXT_CURSOR_CTRL_REG
.39109a		28		plp		                PLP
.39109b		7a		ply		                PLY
.39109c		fa		plx		                PLX
.39109d		68		pla		                PLA
.39109e		6b		rtl		                RTL
.39109f		00		brk #		ISCINIT         BRK ;
.3910a0		00		brk #		IIOINIT         BRK ;
.3910a1		00		brk #		ISETLFS         BRK ; Obsolete (done in OPEN)
.3910a2		00		brk #		ISETNAM         BRK ; Obsolete (done in OPEN)
.3910a3		00		brk #		IOPEN           BRK ; Open a channel for reading and/or writing. Use SETLFS and SETNAM to set the channels and filename first.
.3910a4		00		brk #		ICLOSE          BRK ; Close a channel
.3910a5		00		brk #		IGETB           BRK ; Get a byte from input channel. Return 0 if no input. Carry is set if no input.
.3910a6		00		brk #		IGETS           BRK ; Get a string from the input channel. NULL terminates
.3910a7		00		brk #		IGETLINE        BRK ; Get a line of text from input channel. CR or NULL terminates.
.3910a8		00		brk #		IGETFIELD       BRK ; Get a field from the input channel. Value in A, CR, or NULL terminates
.3910a9		00		brk #		ITRIM           BRK ; Removes spaces at beginning and end of string.
.3910aa		00		brk #		IPRINTC         BRK ; Print character to screen. Handles terminal commands
.3910ab		00		brk #		IPRINTS         BRK ; Print string to screen. Handles terminal commands
.3910ac		00		brk #		IPRINTF         BRK ; Print a float value
.3910ad		00		brk #		IPRINTI         BRK ; Prints integer value in TEMP
.3910ae		00		brk #		IPRINTAI        BRK ; Prints integer value in A
.3910af		00		brk #		IPUSHKEY        BRK ;
.3910b0		00		brk #		IPUSHKEYS       BRK ;
.3910b1		00		brk #		ISCRREADLINE    BRK ; Loads the MCMDADDR/BCMDADDR variable with the address of the current line on the screen. This is called when the RETURN key is pressed and is the first step in processing an immediate mode command.
.3910b2		00		brk #		ISCRGETWORD     BRK ; Read a current word on the screen. A word ends with a space, punctuation (except _), or any control character (value < 32). Loads the address into CMPTEXT_VAL and length into CMPTEXT_LEN variables.
.3910b3		6b		rtl		IRQHANDLESTUB   RTL

;******  Processing file: src\Libraries/OPL2_Library.asm


;******  Processing file: src\Libraries/../Defines/OPL3_def.asm

=$afe600					OPL3_R_BASE               = $AFE600
=$e600						OPL3_R_BASE_LL            = $E600
=$00af						OPL3_R_BASE_HL            = $00AF
=$afe601					OPL3_R_TEST               = $AFE601 ; TEST
=$afe602					OPL3_R_TIMER1             = $AFE602 ; TIMER-1
=$afe603					OPL3_R_TIMER2             = $AFE603 ; TIMER-2
=$afe604					OPL3_R_IRQ                = $AFE604 ;
=$afe605					OPL3_R_OPL3_MODE          = $AFE605 ; Set bit 0 to 1 if you want to use in OPL3 Mode
=$afe608					OPL3_R_CSM                = $AFE608 ;
=$afe620					OPL3_R_AM_VID_EG_KSR_MULT = $AFE620 ; $40..$35 (21 Registers)
=$afe640					OPL3_R_KSL_TL             = $AFE640;  $40..$55 (21 Registers)
=$afe660					OPL3_R_AR_DR              = $AFE660;  $60..$75 (21 Registers)
=$afe680					OPL3_R_SL_RR              = $AFE680;  $80..$95 (21 Registers)
=$afe6a0					OPL3_R_FNumber            = $AFE6A0;  $A0..$A8
=$afe6b0					OPL3_R_KON_BLOCK_FNumber  = $AFE6B0;  $B0..$B9
=$afe6bd					OPL3_R_DPTH_RHYTM         = $AFE6BD;  $BD
=$afe6c0					OPL3_R_FEEDBACK           = $AFE6C0;  $C0..$C9
=$afe6e0					OPL3_R_WAVE_SELECT        = $AFE6E0;  $E0..$F5
=$afe700					OPL3_L_BASE               = $AFE700
=$e700						OPL3_L_BASE_LL            = $E700
=$00af						OPL3_L_BASE_HL            = $00AF
=$afe701					OPL3_L_TEST               = $AFE701 ; TEST
=$afe702					OPL3_L_TIMER1             = $AFE702 ; TIMER-1
=$afe703					OPL3_L_TIMER2             = $AFE703 ; TIMER-2
=$afe704					OPL3_L_IRQ                = $AFE704 ;
=$afe708					OPL3_L_CSM                = $AFE708 ;
=$afe720					OPL3_L_AM_VID_EG_KSR_MULT = $AFE720 ; $40..$35 (21 Registers)
=$afe740					OPL3_L_KSL_TL             = $AFE740;  $40..$55 (21 Registers)
=$afe760					OPL3_L_AR_DR              = $AFE760;  $60..$75 (21 Registers)
=$afe780					OPL3_L_SL_RR              = $AFE780;  $80..$95 (21 Registers)
=$afe7a0					OPL3_L_FNumber            = $AFE7A0;  $A0..$A8
=$afe7b0					OPL3_L_KON_BLOCK_FNumber  = $AFE7B0;  $B0..$B9
=$afe7bd					OPL3_L_DPTH_RHYTM         = $AFE7BD;  $BD
=$afe7c0					OPL3_L_FEEDBACK           = $AFE7C0;  $C0..$C9
=$afe7e0					OPL3_L_WAVE_SELECT        = $AFE7E0;  $E0..$F5
=$80						TREMOLO    = $80
=$40						VIBRATO    = $40
=$20						SUSTAINING = $20
=$10						KSR        = $10
=$0f						MULTIPLIER = $0F
=$c0						KEY_SCALE  = $C0
=$3f						OP_LEVEL   = $3F
=$f0						ATTACK_RT  = $F0
=$0f						DECAY_RT   = $0F
=$f0						SUSTAIN_RT = $F0
=$0f						RELEASE_RT = $0F
=$0e						FEEDBACK   = $0E
=$01						ALGORITHM  = $01
=9						OPL2_NUM_CHANNELS = 9
=0						OPERATOR1 = 0
=1						OPERATOR2 = 1
=0						MODULATOR = 0
=1						CARRIER = 1
=0						FREQ_MODULATION = 0
=1						ADDITIVE_SYNTH  = 1
=$10						DRUM_BASS   = $10
=$08						DRUM_SNARE  = $08
=$04						DRUM_TOM    = $04
=$02						DRUM_CYMBAL = $02
=$01						DRUM_HI_HAT = $01
=1						NOTE_CS =   1
=2						NOTE_D =    2
=3						NOTE_DS =   3
=4						NOTE_E =    4
=5						NOTE_F =    5
=6						NOTE_FS =   6
=7						NOTE_G =    7
=8						NOTE_GS =   8
=9						NOTE_A =    9
=10						NOTE_AS =  10
=11						NOTE_B =   11
=12						NOTE_C =   12
>3910b4		6b 01 81 01 98 01 b0 01		noteFNumbers    .word  $016B, $0181, $0198, $01B0, $01CA, $01E5, $0202, $0220, $0241, $0263, $0287, $02AE
>3910bc		ca 01 e5 01 02 02 20 02 41 02 63 02 87 02 ae 02
>3910cc		00 01 02 08 09 0a 10 11		registerOffsets_operator0 .byte $00, $01, $02, $08, $09, $0A, $10, $11, $12 ;initializers for operator 1 */
>3910d4		12
>3910d5		03 04 05 0b 0c 0d 13 14		registerOffsets_operator1 .byte $03, $04, $05, $0B, $0C, $0D, $13, $14, $15 ;initializers for operator 2 */
>3910dd		15
>3910de		10 13 14 12 15 11		drumOffsets               .byte $10, $13, $14, $12, $15, $11
>3910e4		10 08 04 02 01			drumBits                  .byte $10, $08, $04, $02, $01
>3910e9		20 40 60 80 e0 c0		instrumentBaseRegs        .byte $20, $40, $60, $80, $E0, $C0

;******  Return to file: src\Libraries/OPL2_Library.asm


;******  Processing file: src\Libraries/OPL2_Instruments.asm

>3910ef		00 24 4f f2 0b 00 0e 31		INSTRUMENT_ACCORDN    .text $00, $24, $4F, $F2, $0B, $00, $0E, $31, $00, $52, $0B, $00, 'ACCORDN   '
>3910f7		00 52 0b 00 41 43 43 4f 52 44 4e 20 20 20
>391105		00 31 43 6e 17 01 02 22		INSTRUMENT_BAGPIPE1   .text $00, $31, $43, $6E, $17, $01, $02, $22, $05, $8B, $0C, $02, 'BAGPIPE1  '
>39110d		05 8b 0c 02 42 41 47 50 49 50 45 31 20 20
>39111b		00 30 00 ff a0 03 00 a3		INSTRUMENT_BAGPIPE2   .text $00, $30, $00, $FF, $A0, $03, $00, $A3, $00, $65, $0B, $02, 'BAGPIPE2  '
>391123		00 65 0b 02 42 41 47 50 49 50 45 32 20 20
>391131		00 31 87 a1 11 00 08 16		INSTRUMENT_BANJO1     .text $00, $31, $87, $A1, $11, $00, $08, $16, $80, $7D, $43, $00, 'BANJO1    '
>391139		80 7d 43 00 42 41 4e 4a 4f 31 20 20 20 20
>391147		00 01 15 25 2f 00 0a 21		INSTRUMENT_BASS1      .text $00, $01, $15, $25, $2F, $00, $0A, $21, $80, $65, $6C, $00, 'BASS1     '
>39114f		80 65 6c 00 42 41 53 53 31 20 20 20 20 20
>39115d		00 01 1d f2 ef 00 0a 01		INSTRUMENT_BASS2      .text $00, $01, $1D, $F2, $EF, $00, $0A, $01, $00, $F5, $78, $00, 'BASS2     '
>391165		00 f5 78 00 42 41 53 53 32 20 20 20 20 20
>391173		00 c0 6d f9 01 01 0e 41		INSTRUMENT_BASSHARP   .text $00, $C0, $6D, $F9, $01, $01, $0E, $41, $00, $F2, $73, $00, 'BASSHARP  '
>39117b		00 f2 73 00 42 41 53 53 48 41 52 50 20 20
>391189		00 30 c8 d5 19 00 0c 71		INSTRUMENT_BASSOON1   .text $00, $30, $C8, $D5, $19, $00, $0C, $71, $80, $61, $1B, $00, 'BASSOON1  '
>391191		80 61 1b 00 42 41 53 53 4f 4f 4e 31 20 20
>39119f		00 c1 4f b1 53 03 06 e0		INSTRUMENT_BASSTRLG   .text $00, $C1, $4F, $B1, $53, $03, $06, $E0, $00, $12, $74, $03, 'BASSTRLG  '
>3911a7		00 12 74 03 42 41 53 53 54 52 4c 47 20 20
>3911b5		06 00 0b a8 4c 00 00 00		INSTRUMENT_BDRUM1     .text $06, $00, $0B, $A8, $4C, $00, $00, $00, $00, $00, $00, $00, 'BDRUM1    '
>3911bd		00 00 00 00 42 44 52 55 4d 31 20 20 20 20
>3911cb		00 64 db ff 01 00 04 3e		INSTRUMENT_BELLONG    .text $00, $64, $DB, $FF, $01, $00, $04, $3E, $C0, $F3, $62, $00, 'BELLONG   '
>3911d3		c0 f3 62 00 42 45 4c 4c 4f 4e 47 20 20 20
>3911e1		00 07 4f f2 60 00 08 12		INSTRUMENT_BELLS      .text $00, $07, $4F, $F2, $60, $00, $08, $12, $00, $F2, $72, $00, 'BELLS     '
>3911e9		00 f2 72 00 42 45 4c 4c 53 20 20 20 20 20
>3911f7		00 64 db ff 01 00 04 3e		INSTRUMENT_BELSHORT   .text $00, $64, $DB, $FF, $01, $00, $04, $3E, $C0, $F5, $F3, $00, 'BELSHORT  '
>3911ff		c0 f5 f3 00 42 45 4c 53 48 4f 52 54 20 20
>39120d		00 20 4b 7b 04 01 0e 21		INSTRUMENT_BNCEBASS   .text $00, $20, $4B, $7B, $04, $01, $0E, $21, $00, $F5, $72, $00, 'BNCEBASS  '
>391215		00 f5 72 00 42 4e 43 45 42 41 53 53 20 20
>391223		00 21 16 71 ae 00 0e 21		INSTRUMENT_BRASS1     .text $00, $21, $16, $71, $AE, $00, $0E, $21, $00, $81, $9E, $00, 'BRASS1    '
>39122b		00 81 9e 00 42 52 41 53 53 31 20 20 20 20
>391239		00 30 c5 52 11 00 00 31		INSTRUMENT_CBASSOON   .text $00, $30, $C5, $52, $11, $00, $00, $31, $80, $31, $2E, $00, 'CBASSOON  '
>391241		80 31 2e 00 43 42 41 53 53 4f 4f 4e 20 20
>39124f		00 33 87 01 10 00 08 14		INSTRUMENT_CELESTA    .text $00, $33, $87, $01, $10, $00, $08, $14, $80, $7D, $33, $00, 'CELESTA   '
>391257		80 7d 33 00 43 45 4c 45 53 54 41 20 20 20
>391265		00 32 16 73 24 00 0e 21		INSTRUMENT_CLAR1      .text $00, $32, $16, $73, $24, $00, $0E, $21, $80, $75, $57, $00, 'CLAR1     '
>39126d		80 75 57 00 43 4c 41 52 31 20 20 20 20 20
>39127b		00 31 1c 41 1b 00 0c 60		INSTRUMENT_CLAR2      .text $00, $31, $1C, $41, $1B, $00, $0C, $60, $80, $42, $3B, $00, 'CLAR2     '
>391283		80 42 3b 00 43 4c 41 52 32 20 20 20 20 20
>391291		00 32 9a 51 1b 00 0c 61		INSTRUMENT_CLARINET   .text $00, $32, $9A, $51, $1B, $00, $0C, $61, $82, $A2, $3B, $00, 'CLARINET  '
>391299		82 a2 3b 00 43 4c 41 52 49 4e 45 54 20 20
>3912a7		00 11 0d f2 01 00 0a 15		INSTRUMENT_CLAVECIN   .text $00, $11, $0D, $F2, $01, $00, $0A, $15, $0D, $F2, $B1, $00, 'CLAVECIN  '
>3912af		0d f2 b1 00 43 4c 41 56 45 43 49 4e 20 20
>3912bd		00 00 02 f0 ff 00 06 11		INSTRUMENT_CROMORNE   .text $00, $00, $02, $F0, $FF, $00, $06, $11, $80, $F0, $FF, $00, 'CROMORNE  '
>3912c5		80 f0 ff 00 43 52 4f 4d 4f 52 4e 45 20 20
>3912d3		09 01 00 f5 b5 00 00 00		INSTRUMENT_CYMBAL1    .text $09, $01, $00, $F5, $B5, $00, $00, $00, $00, $00, $00, $00, 'CYMBAL1   '
>3912db		00 00 00 00 43 59 4d 42 41 4c 31 20 20 20
>3912e9		00 05 8a f0 7b 00 08 01		INSTRUMENT_ELCLAV1    .text $00, $05, $8A, $F0, $7B, $00, $08, $01, $80, $F4, $7B, $00, 'ELCLAV1   '
>3912f1		80 f4 7b 00 45 4c 43 4c 41 56 31 20 20 20
>3912ff		00 01 49 f1 53 01 06 11		INSTRUMENT_ELCLAV2    .text $00, $01, $49, $F1, $53, $01, $06, $11, $00, $F1, $74, $02, 'ELCLAV2   '
>391307		00 f1 74 02 45 4c 43 4c 41 56 32 20 20 20
>391315		00 e0 6d 57 04 01 0e 61		INSTRUMENT_ELECFL     .text $00, $E0, $6D, $57, $04, $01, $0E, $61, $00, $67, $7D, $00, 'ELECFL    '
>39131d		00 67 7d 00 45 4c 45 43 46 4c 20 20 20 20
>39132b		00 13 97 9a 12 02 0e 91		INSTRUMENT_ELECVIBE   .text $00, $13, $97, $9A, $12, $02, $0E, $91, $80, $9B, $11, $00, 'ELECVIBE  '
>391333		80 9b 11 00 45 4c 45 43 56 49 42 45 20 20
>391341		00 f1 01 97 17 00 08 21		INSTRUMENT_ELGUIT1    .text $00, $F1, $01, $97, $17, $00, $08, $21, $0D, $F1, $18, $00, 'ELGUIT1   '
>391349		0d f1 18 00 45 4c 47 55 49 54 31 20 20 20
>391357		00 13 96 ff 21 00 0a 11		INSTRUMENT_ELGUIT2    .text $00, $13, $96, $FF, $21, $00, $0A, $11, $80, $FF, $03, $00, 'ELGUIT2   '
>39135f		80 ff 03 00 45 4c 47 55 49 54 32 20 20 20
>39136d		00 07 8f 82 7d 00 0c 14		INSTRUMENT_ELGUIT3    .text $00, $07, $8F, $82, $7D, $00, $0C, $14, $80, $82, $7D, $00, 'ELGUIT3   '
>391375		80 82 7d 00 45 4c 47 55 49 54 33 20 20 20
>391383		00 05 8f da 15 00 0a 01		INSTRUMENT_ELGUIT4    .text $00, $05, $8F, $DA, $15, $00, $0A, $01, $80, $F9, $14, $02, 'ELGUIT4   '
>39138b		80 f9 14 02 45 4c 47 55 49 54 34 20 20 20
>391399		00 b2 cd 91 2a 02 09 b1		INSTRUMENT_ELORGAN1   .text $00, $B2, $CD, $91, $2A, $02, $09, $B1, $80, $91, $2A, $01, 'ELORGAN1  '
>3913a1		80 91 2a 01 45 4c 4f 52 47 41 4e 31 20 20
>3913af		00 01 4f f1 50 00 06 01		INSTRUMENT_ELPIANO1   .text $00, $01, $4F, $F1, $50, $00, $06, $01, $04, $D2, $7C, $00, 'ELPIANO1  '
>3913b7		04 d2 7c 00 45 4c 50 49 41 4e 4f 31 20 20
>3913c5		00 02 22 f2 13 00 0e 02		INSTRUMENT_ELPIANO2   .text $00, $02, $22, $F2, $13, $00, $0E, $02, $00, $F5, $43, $00, 'ELPIANO2  '
>3913cd		00 f5 43 00 45 4c 50 49 41 4e 4f 32 20 20
>3913db		00 81 63 f3 58 00 00 01		INSTRUMENT_EPIANO1A   .text $00, $81, $63, $F3, $58, $00, $00, $01, $80, $F2, $58, $00, 'EPIANO1A  '
>3913e3		80 f2 58 00 45 50 49 41 4e 4f 31 41 20 20
>3913f1		00 07 1f f5 fa 00 0e 01		INSTRUMENT_EPIANO1B   .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $57, $F5, $FA, $00, 'EPIANO1B  '
>3913f9		57 f5 fa 00 45 50 49 41 4e 4f 31 42 20 20
>391407		00 21 83 74 17 00 07 a2		INSTRUMENT_FLUTE      .text $00, $21, $83, $74, $17, $00, $07, $A2, $8D, $65, $17, $00, 'FLUTE     '
>39140f		8d 65 17 00 46 4c 55 54 45 20 20 20 20 20
>39141d		00 a1 27 74 8f 00 02 a1		INSTRUMENT_FLUTE1     .text $00, $A1, $27, $74, $8F, $00, $02, $A1, $80, $65, $2A, $00, 'FLUTE1    '
>391425		80 65 2a 00 46 4c 55 54 45 31 20 20 20 20
>391433		00 e0 ec 6e 8f 00 0e 61		INSTRUMENT_FLUTE2     .text $00, $E0, $EC, $6E, $8F, $00, $0E, $61, $00, $65, $2A, $00, 'FLUTE2    '
>39143b		00 65 2a 00 46 4c 55 54 45 32 20 20 20 20
>391449		00 21 9f 53 5a 00 0c 21		INSTRUMENT_FRHORN1    .text $00, $21, $9F, $53, $5A, $00, $0C, $21, $80, $AA, $1A, $00, 'FRHORN1   '
>391451		80 aa 1a 00 46 52 48 4f 52 4e 31 20 20 20
>39145f		00 20 8e a5 8f 02 06 21		INSTRUMENT_FRHORN2    .text $00, $20, $8E, $A5, $8F, $02, $06, $21, $00, $36, $3D, $00, 'FRHORN2   '
>391467		00 36 3d 00 46 52 48 4f 52 4e 32 20 20 20
>391475		00 f0 18 55 ef 02 00 e0		INSTRUMENT_FSTRP1     .text $00, $F0, $18, $55, $EF, $02, $00, $E0, $80, $87, $1E, $03, 'FSTRP1    '
>39147d		80 87 1e 03 46 53 54 52 50 31 20 20 20 20
>39148b		00 70 16 55 2f 02 0c e0		INSTRUMENT_FSTRP2     .text $00, $70, $16, $55, $2F, $02, $0C, $E0, $80, $87, $1E, $03, 'FSTRP2    '
>391493		80 87 1e 03 46 53 54 52 50 32 20 20 20 20
>3914a1		00 f1 00 97 13 00 0a 25		INSTRUMENT_FUZGUIT1   .text $00, $F1, $00, $97, $13, $00, $0A, $25, $0D, $F1, $18, $01, 'FUZGUIT1  '
>3914a9		0d f1 18 01 46 55 5a 47 55 49 54 31 20 20
>3914b7		00 31 48 f1 53 00 06 32		INSTRUMENT_FUZGUIT2   .text $00, $31, $48, $F1, $53, $00, $06, $32, $00, $F2, $27, $02, 'FUZGUIT2  '
>3914bf		00 f2 27 02 46 55 5a 47 55 49 54 32 20 20
>3914cd		00 01 11 f2 1f 00 0a 01		INSTRUMENT_GUITAR1    .text $00, $01, $11, $F2, $1F, $00, $0A, $01, $00, $F5, $88, $00, 'GUITAR1   '
>3914d5		00 f5 88 00 47 55 49 54 41 52 31 20 20 20
>3914e3		00 02 29 f5 75 00 00 01		INSTRUMENT_HARP1      .text $00, $02, $29, $F5, $75, $00, $00, $01, $83, $F2, $F3, $00, 'HARP1     '
>3914eb		83 f2 f3 00 48 41 52 50 31 20 20 20 20 20
>3914f9		00 02 99 f5 55 00 00 01		INSTRUMENT_HARP2      .text $00, $02, $99, $F5, $55, $00, $00, $01, $80, $F6, $53, $00, 'HARP2     '
>391501		80 f6 53 00 48 41 52 50 32 20 20 20 20 20
>39150f		00 02 57 f5 56 00 00 01		INSTRUMENT_HARP3      .text $00, $02, $57, $F5, $56, $00, $00, $01, $80, $F6, $54, $00, 'HARP3     '
>391517		80 f6 54 00 48 41 52 50 33 20 20 20 20 20
>391525		00 02 29 f5 75 00 00 01		INSTRUMENT_HARPE1     .text $00, $02, $29, $F5, $75, $00, $00, $01, $03, $F2, $F3, $00, 'HARPE1    '
>39152d		03 f2 f3 00 48 41 52 50 45 31 20 20 20 20
>39153b		00 32 87 a1 10 00 08 16		INSTRUMENT_HARPSI1    .text $00, $32, $87, $A1, $10, $00, $08, $16, $80, $7D, $33, $00, 'HARPSI1   '
>391543		80 7d 33 00 48 41 52 50 53 49 31 20 20 20
>391551		00 33 87 a1 10 00 06 15		INSTRUMENT_HARPSI2    .text $00, $33, $87, $A1, $10, $00, $06, $15, $80, $7D, $43, $00, 'HARPSI2   '
>391559		80 7d 43 00 48 41 52 50 53 49 32 20 20 20
>391567		00 35 84 a8 10 00 08 18		INSTRUMENT_HARPSI3    .text $00, $35, $84, $A8, $10, $00, $08, $18, $80, $7D, $33, $00, 'HARPSI3   '
>39156f		80 7d 33 00 48 41 52 50 53 49 33 20 20 20
>39157d		00 11 0d f2 01 00 0a 15		INSTRUMENT_HARPSI4    .text $00, $11, $0D, $F2, $01, $00, $0A, $15, $0D, $F2, $B1, $00, 'HARPSI4   '
>391585		0d f2 b1 00 48 41 52 50 53 49 34 20 20 20
>391593		00 36 87 8a 00 00 08 1a		INSTRUMENT_HARPSI5    .text $00, $36, $87, $8A, $00, $00, $08, $1A, $80, $7F, $33, $00, 'HARPSI5   '
>39159b		80 7f 33 00 48 41 52 50 53 49 35 20 20 20
>3915a9		00 f0 00 1e 11 01 08 e2		INSTRUMENT_HELICPTR   .text $00, $F0, $00, $1E, $11, $01, $08, $E2, $C0, $11, $11, $01, 'HELICPTR  '
>3915b1		c0 11 11 01 48 45 4c 49 43 50 54 52 20 20
>3915bf		0a 01 00 f7 b5 00 00 00		INSTRUMENT_HIHAT1     .text $0A, $01, $00, $F7, $B5, $00, $00, $00, $00, $00, $00, $00, 'HIHAT1    '
>3915c7		00 00 00 00 48 49 48 41 54 31 20 20 20 20
>3915d5		0a 01 03 da 18 00 00 00		INSTRUMENT_HIHAT2     .text $0A, $01, $03, $DA, $18, $00, $00, $00, $00, $00, $00, $00, 'HIHAT2    '
>3915dd		00 00 00 00 48 49 48 41 54 32 20 20 20 20
>3915eb		00 87 4d 78 42 00 0a 94		INSTRUMENT_JAVAICAN   .text $00, $87, $4D, $78, $42, $00, $0A, $94, $00, $85, $54, $00, 'JAVAICAN  '
>3915f3		00 85 54 00 4a 41 56 41 49 43 41 4e 20 20
>391601		00 03 5e 85 51 01 0e 11		INSTRUMENT_JAZZGUIT   .text $00, $03, $5E, $85, $51, $01, $0E, $11, $00, $D2, $71, $00, 'JAZZGUIT  '
>391609		00 d2 71 00 4a 41 5a 5a 47 55 49 54 20 20
>391617		00 00 50 f2 70 00 0e 13		INSTRUMENT_JEWSHARP   .text $00, $00, $50, $F2, $70, $00, $0E, $13, $00, $F2, $72, $00, 'JEWSHARP  '
>39161f		00 f2 72 00 4a 45 57 53 48 41 52 50 20 20
>39162d		00 00 02 f0 fa 01 06 11		INSTRUMENT_KEYBRD1    .text $00, $00, $02, $F0, $FA, $01, $06, $11, $80, $F2, $FA, $01, 'KEYBRD1   '
>391635		80 f2 fa 01 4b 45 59 42 52 44 31 20 20 20
>391643		00 01 8f f2 bd 00 08 14		INSTRUMENT_KEYBRD2    .text $00, $01, $8F, $F2, $BD, $00, $08, $14, $80, $82, $BD, $00, 'KEYBRD2   '
>39164b		80 82 bd 00 4b 45 59 42 52 44 32 20 20 20
>391659		00 01 00 f0 f0 00 00 e4		INSTRUMENT_KEYBRD3    .text $00, $01, $00, $F0, $F0, $00, $00, $E4, $03, $F3, $36, $00, 'KEYBRD3   '
>391661		03 f3 36 00 4b 45 59 42 52 44 33 20 20 20
>39166f		09 e6 00 25 b5 00 00 00		INSTRUMENT_LASER      .text $09, $E6, $00, $25, $B5, $00, $00, $00, $00, $00, $00, $00, 'LASER     '
>391677		00 00 00 00 4c 41 53 45 52 20 20 20 20 20
>391685		00 32 44 f8 ff 00 0e 11		INSTRUMENT_LOGDRUM1   .text $00, $32, $44, $F8, $FF, $00, $0E, $11, $00, $F5, $7F, $00, 'LOGDRUM1  '
>39168d		00 f5 7f 00 4c 4f 47 44 52 55 4d 31 20 20
>39169b		00 05 4e da 25 00 0a 01		INSTRUMENT_MARIMBA1   .text $00, $05, $4E, $DA, $25, $00, $0A, $01, $00, $F9, $15, $00, 'MARIMBA1  '
>3916a3		00 f9 15 00 4d 41 52 49 4d 42 41 31 20 20
>3916b1		00 85 4e da 15 00 0a 81		INSTRUMENT_MARIMBA2   .text $00, $85, $4E, $DA, $15, $00, $0A, $81, $80, $F9, $13, $00, 'MARIMBA2  '
>3916b9		80 f9 13 00 4d 41 52 49 4d 42 41 32 20 20
>3916c7		00 30 00 fe 11 01 08 ae		INSTRUMENT_MDRNPHON   .text $00, $30, $00, $FE, $11, $01, $08, $AE, $C0, $F1, $19, $01, 'MDRNPHON  '
>3916cf		c0 f1 19 01 4d 44 52 4e 50 48 4f 4e 20 20
>3916dd		07 0c 00 c8 b6 01 00 00		INSTRUMENT_MLTRDRUM   .text $07, $0C, $00, $C8, $B6, $01, $00, $00, $00, $00, $00, $00, 'MLTRDRUM  '
>3916e5		00 00 00 00 4d 4c 54 52 44 52 55 4d 20 20
>3916f3		00 20 90 f5 9e 02 0c 11		INSTRUMENT_MOOGSYNT   .text $00, $20, $90, $F5, $9E, $02, $0C, $11, $00, $F4, $5B, $03, 'MOOGSYNT  '
>3916fb		00 f4 5b 03 4d 4f 4f 47 53 59 4e 54 20 20
>391709		00 0e 40 d1 53 00 0e 0e		INSTRUMENT_NOISE1     .text $00, $0E, $40, $D1, $53, $00, $0E, $0E, $00, $F2, $7F, $03, 'NOISE1    '
>391711		00 f2 7f 03 4e 4f 49 53 45 31 20 20 20 20
>39171f		00 b1 c5 6e 17 00 02 22		INSTRUMENT_OBOE1      .text $00, $B1, $C5, $6E, $17, $00, $02, $22, $05, $8B, $0E, $00, 'OBOE1     '
>391727		05 8b 0e 00 4f 42 4f 45 31 20 20 20 20 20
>391735		00 65 d2 81 03 00 02 71		INSTRUMENT_ORGAN1     .text $00, $65, $D2, $81, $03, $00, $02, $71, $80, $F1, $05, $00, 'ORGAN1    '
>39173d		80 f1 05 00 4f 52 47 41 4e 31 20 20 20 20
>39174b		00 24 80 ff 0f 00 01 21		INSTRUMENT_ORGAN2     .text $00, $24, $80, $FF, $0F, $00, $01, $21, $80, $FF, $0F, $00, 'ORGAN2    '
>391753		80 ff 0f 00 4f 52 47 41 4e 32 20 20 20 20
>391761		00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3     .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $80, $F0, $1F, $00, 'ORGAN3    '
>391769		80 f0 1f 00 4f 52 47 41 4e 33 20 20 20 20
>391777		00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3A    .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $8D, $F0, $13, $00, 'ORGAN3A   '
>39177f		8d f0 13 00 4f 52 47 41 4e 33 41 20 20 20
>39178d		00 03 5b f0 1f 00 0a 01		INSTRUMENT_ORGAN3B    .text $00, $03, $5B, $F0, $1F, $00, $0A, $01, $92, $F0, $12, $00, 'ORGAN3B   '
>391795		92 f0 12 00 4f 52 47 41 4e 33 42 20 20 20
>3917a3		00 0c 00 f8 b5 00 01 00		INSTRUMENT_ORGNPERC   .text $00, $0C, $00, $F8, $B5, $00, $01, $00, $00, $D6, $4F, $00, 'ORGNPERC  '
>3917ab		00 d6 4f 00 4f 52 47 4e 50 45 52 43 20 20
>3917b9		00 17 4f f2 61 00 08 12		INSTRUMENT_PHONE1     .text $00, $17, $4F, $F2, $61, $00, $08, $12, $08, $F1, $B2, $00, 'PHONE1    '
>3917c1		08 f1 b2 00 50 48 4f 4e 45 31 20 20 20 20
>3917cf		00 17 4f f2 61 00 08 12		INSTRUMENT_PHONE2     .text $00, $17, $4F, $F2, $61, $00, $08, $12, $0A, $F1, $B4, $00, 'PHONE2    '
>3917d7		0a f1 b4 00 50 48 4f 4e 45 32 20 20 20 20
>3917e5		00 81 63 f3 58 00 00 01		INSTRUMENT_PIAN1A     .text $00, $81, $63, $F3, $58, $00, $00, $01, $80, $F2, $58, $00, 'PIAN1A    '
>3917ed		80 f2 58 00 50 49 41 4e 31 41 20 20 20 20
>3917fb		00 07 1f f5 fa 00 0e 01		INSTRUMENT_PIAN1B     .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $26, $F5, $FA, $00, 'PIAN1B    '
>391803		26 f5 fa 00 50 49 41 4e 31 42 20 20 20 20
>391811		00 07 1f f5 fa 00 0e 01		INSTRUMENT_PIAN1C     .text $00, $07, $1F, $F5, $FA, $00, $0E, $01, $57, $F5, $FA, $00, 'PIAN1C    '
>391819		57 f5 fa 00 50 49 41 4e 31 43 20 20 20 20
>391827		00 03 4f f1 53 00 06 17		INSTRUMENT_PIANO      .text $00, $03, $4F, $F1, $53, $00, $06, $17, $00, $F2, $74, $00, 'PIANO     '
>39182f		00 f2 74 00 50 49 41 4e 4f 20 20 20 20 20
>39183d		00 01 4f f1 53 00 06 11		INSTRUMENT_PIANO1     .text $00, $01, $4F, $F1, $53, $00, $06, $11, $00, $D2, $74, $00, 'PIANO1    '
>391845		00 d2 74 00 50 49 41 4e 4f 31 20 20 20 20
>391853		00 41 9d f2 51 00 06 13		INSTRUMENT_PIANO2     .text $00, $41, $9D, $F2, $51, $00, $06, $13, $00, $F2, $F1, $00, 'PIANO2    '
>39185b		00 f2 f1 00 50 49 41 4e 4f 32 20 20 20 20
>391869		00 01 4f f1 50 00 06 01		INSTRUMENT_PIANO3     .text $00, $01, $4F, $F1, $50, $00, $06, $01, $04, $D2, $7C, $00, 'PIANO3    '
>391871		04 d2 7c 00 50 49 41 4e 4f 33 20 20 20 20
>39187f		00 01 4d f1 60 00 08 11		INSTRUMENT_PIANO4     .text $00, $01, $4D, $F1, $60, $00, $08, $11, $00, $D2, $7B, $00, 'PIANO4    '
>391887		00 d2 7b 00 50 49 41 4e 4f 34 20 20 20 20
>391895		00 03 4f f1 53 00 06 17		INSTRUMENT_PIANOBEL   .text $00, $03, $4F, $F1, $53, $00, $06, $17, $03, $F2, $74, $00, 'PIANOBEL  '
>39189d		03 f2 74 00 50 49 41 4e 4f 42 45 4c 20 20
>3918ab		00 01 cf f1 53 00 02 12		INSTRUMENT_PIANOF     .text $00, $01, $CF, $F1, $53, $00, $02, $12, $00, $F2, $83, $00, 'PIANOF    '
>3918b3		00 f2 83 00 50 49 41 4e 4f 46 20 20 20 20
>3918c1		00 10 00 75 93 01 00 01		INSTRUMENT_POPBASS1   .text $00, $10, $00, $75, $93, $01, $00, $01, $00, $F5, $82, $01, 'POPBASS1  '
>3918c9		00 f5 82 01 50 4f 50 42 41 53 53 31 20 20
>3918d7		07 0c 00 c7 b4 00 00 00		INSTRUMENT_RKSNARE1   .text $07, $0C, $00, $C7, $B4, $00, $00, $00, $00, $00, $00, $00, 'RKSNARE1  '
>3918df		00 00 00 00 52 4b 53 4e 41 52 45 31 20 20
>3918ed		00 01 4f 71 53 00 0a 12		INSTRUMENT_SAX1       .text $00, $01, $4F, $71, $53, $00, $0A, $12, $00, $52, $7C, $00, 'SAX1      '
>3918f5		00 52 7c 00 53 41 58 31 20 20 20 20 20 20
>391903		00 07 00 f0 f0 00 0e 00		INSTRUMENT_SCRATCH    .text $00, $07, $00, $F0, $F0, $00, $0E, $00, $00, $5C, $DC, $00, 'SCRATCH   '
>39190b		00 5c dc 00 53 43 52 41 54 43 48 20 20 20
>391919		00 07 00 f0 f0 00 0e 00		INSTRUMENT_SCRATCH4   .text $00, $07, $00, $F0, $F0, $00, $0E, $00, $00, $5C, $DC, $00, 'SCRATCH4  '
>391921		00 5c dc 00 53 43 52 41 54 43 48 34 20 20
>39192f		00 06 00 f0 f0 00 0e 00		INSTRUMENT_SDRUM2     .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F6, $B4, $00, 'SDRUM2    '
>391937		00 f6 b4 00 53 44 52 55 4d 32 20 20 20 20
>391945		00 e4 0e ff 3f 01 00 c0		INSTRUMENT_SHRTVIBE   .text $00, $E4, $0E, $FF, $3F, $01, $00, $C0, $00, $F3, $07, $00, 'SHRTVIBE  '
>39194d		00 f3 07 00 53 48 52 54 56 49 42 45 20 20
>39195b		00 01 40 f1 53 00 00 08		INSTRUMENT_SITAR1     .text $00, $01, $40, $F1, $53, $00, $00, $08, $40, $F1, $53, $00, 'SITAR1    '
>391963		40 f1 53 00 53 49 54 41 52 31 20 20 20 20
>391971		00 01 40 f1 53 00 00 08		INSTRUMENT_SITAR2     .text $00, $01, $40, $F1, $53, $00, $00, $08, $40, $F1, $53, $01, 'SITAR2    '
>391979		40 f1 53 01 53 49 54 41 52 32 20 20 20 20
>391987		00 61 0c 81 03 00 08 71		INSTRUMENT_SNAKEFL    .text $00, $61, $0C, $81, $03, $00, $08, $71, $80, $61, $0C, $00, 'SNAKEFL   '
>39198f		80 61 0c 00 53 4e 41 4b 45 46 4c 20 20 20
>39199d		07 0c 00 f8 b5 00 00 00		INSTRUMENT_SNARE1     .text $07, $0C, $00, $F8, $B5, $00, $00, $00, $00, $00, $00, $00, 'SNARE1    '
>3919a5		00 00 00 00 53 4e 41 52 45 31 20 20 20 20
>3919b3		00 06 00 f0 f0 00 0e c4		INSTRUMENT_SNRSUST    .text $00, $06, $00, $F0, $F0, $00, $0E, $C4, $03, $C4, $34, $00, 'SNRSUST   '
>3919bb		03 c4 34 00 53 4e 52 53 55 53 54 20 20 20
>3919c9		00 70 1c 51 03 02 0e 20		INSTRUMENT_SOLOVLN    .text $00, $70, $1C, $51, $03, $02, $0E, $20, $00, $54, $67, $02, 'SOLOVLN   '
>3919d1		00 54 67 02 53 4f 4c 4f 56 4c 4e 20 20 20
>3919df		00 01 46 f1 83 00 06 61		INSTRUMENT_STEELGT1   .text $00, $01, $46, $F1, $83, $00, $06, $61, $03, $31, $86, $00, 'STEELGT1  '
>3919e7		03 31 86 00 53 54 45 45 4c 47 54 31 20 20
>3919f5		00 01 47 f1 83 00 06 61		INSTRUMENT_STEELGT2   .text $00, $01, $47, $F1, $83, $00, $06, $61, $03, $91, $86, $00, 'STEELGT2  '
>3919fd		03 91 86 00 53 54 45 45 4c 47 54 32 20 20
>391a0b		00 b1 8b 71 11 00 06 61		INSTRUMENT_STRINGS1   .text $00, $B1, $8B, $71, $11, $00, $06, $61, $40, $42, $15, $01, 'STRINGS1  '
>391a13		40 42 15 01 53 54 52 49 4e 47 53 31 20 20
>391a21		00 e1 4f b1 d3 03 06 21		INSTRUMENT_STRNLONG   .text $00, $E1, $4F, $B1, $D3, $03, $06, $21, $00, $12, $74, $01, 'STRNLONG  '
>391a29		00 12 74 01 53 54 52 4e 4c 4f 4e 47 20 20
>391a37		00 55 97 2a 02 00 00 12		INSTRUMENT_SYN1       .text $00, $55, $97, $2A, $02, $00, $00, $12, $80, $42, $F3, $00, 'SYN1      '
>391a3f		80 42 f3 00 53 59 4e 31 20 20 20 20 20 20
>391a4d		00 13 97 9a 12 00 0e 11		INSTRUMENT_SYN2       .text $00, $13, $97, $9A, $12, $00, $0E, $11, $80, $9B, $14, $00, 'SYN2      '
>391a55		80 9b 14 00 53 59 4e 32 20 20 20 20 20 20
>391a63		00 11 8a f1 11 00 06 01		INSTRUMENT_SYN3       .text $00, $11, $8A, $F1, $11, $00, $06, $01, $40, $F1, $B3, $00, 'SYN3      '
>391a6b		40 f1 b3 00 53 59 4e 33 20 20 20 20 20 20
>391a79		00 21 0d e9 3a 00 0a 22		INSTRUMENT_SYN4       .text $00, $21, $0D, $E9, $3A, $00, $0A, $22, $80, $65, $6C, $00, 'SYN4      '
>391a81		80 65 6c 00 53 59 4e 34 20 20 20 20 20 20
>391a8f		00 01 4f 71 53 00 06 19		INSTRUMENT_SYN5       .text $00, $01, $4F, $71, $53, $00, $06, $19, $00, $52, $7C, $00, 'SYN5      '
>391a97		00 52 7c 00 53 59 4e 35 20 20 20 20 20 20
>391aa5		00 24 0f 41 7e 00 0a 21		INSTRUMENT_SYN6       .text $00, $24, $0F, $41, $7E, $00, $0A, $21, $00, $F1, $5E, $00, 'SYN6      '
>391aad		00 f1 5e 00 53 59 4e 36 20 20 20 20 20 20
>391abb		00 07 87 f0 05 00 04 01		INSTRUMENT_SYN9       .text $00, $07, $87, $F0, $05, $00, $04, $01, $80, $F0, $05, $00, 'SYN9      '
>391ac3		80 f0 05 00 53 59 4e 39 20 20 20 20 20 20
>391ad1		00 26 03 e0 f0 00 08 1e		INSTRUMENT_SYNBAL1    .text $00, $26, $03, $E0, $F0, $00, $08, $1E, $00, $FF, $31, $00, 'SYNBAL1   '
>391ad9		00 ff 31 00 53 59 4e 42 41 4c 31 20 20 20
>391ae7		00 28 03 e0 f0 00 04 13		INSTRUMENT_SYNBAL2    .text $00, $28, $03, $E0, $F0, $00, $04, $13, $00, $E8, $11, $00, 'SYNBAL2   '
>391aef		00 e8 11 00 53 59 4e 42 41 4c 32 20 20 20
>391afd		00 30 88 d5 19 00 0c 71		INSTRUMENT_SYNBASS1   .text $00, $30, $88, $D5, $19, $00, $0C, $71, $80, $61, $1B, $00, 'SYNBASS1  '
>391b05		80 61 1b 00 53 59 4e 42 41 53 53 31 20 20
>391b13		00 81 86 65 01 00 0c 11		INSTRUMENT_SYNBASS2   .text $00, $81, $86, $65, $01, $00, $0C, $11, $00, $32, $74, $00, 'SYNBASS2  '
>391b1b		00 32 74 00 53 59 4e 42 41 53 53 32 20 20
>391b29		00 81 83 65 05 00 0a 51		INSTRUMENT_SYNBASS4   .text $00, $81, $83, $65, $05, $00, $0A, $51, $00, $32, $74, $00, 'SYNBASS4  '
>391b31		00 32 74 00 53 59 4e 42 41 53 53 34 20 20
>391b3f		00 06 00 f0 f0 00 0e 00		INSTRUMENT_SYNSNR1    .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F8, $B6, $00, 'SYNSNR1   '
>391b47		00 f8 b6 00 53 59 4e 53 4e 52 31 20 20 20
>391b55		00 06 00 f0 f0 00 0e 00		INSTRUMENT_SYNSNR2    .text $00, $06, $00, $F0, $F0, $00, $0E, $00, $00, $F6, $B4, $00, 'SYNSNR2   '
>391b5d		00 f6 b4 00 53 59 4e 53 4e 52 32 20 20 20
>391b6b		00 8f 81 ef 01 00 04 01		INSTRUMENT_TINCAN1    .text $00, $8F, $81, $EF, $01, $00, $04, $01, $00, $98, $F1, $00, 'TINCAN1   '
>391b73		00 98 f1 00 54 49 4e 43 41 4e 31 20 20 20
>391b81		08 04 00 f7 b5 00 00 00		INSTRUMENT_TOM1       .text $08, $04, $00, $F7, $B5, $00, $00, $00, $00, $00, $00, $00, 'TOM1      '
>391b89		00 00 00 00 54 4f 4d 31 20 20 20 20 20 20
>391b97		08 02 00 c8 97 00 00 00		INSTRUMENT_TOM2       .text $08, $02, $00, $C8, $97, $00, $00, $00, $00, $00, $00, $00, 'TOM2      '
>391b9f		00 00 00 00 54 4f 4d 32 20 20 20 20 20 20
>391bad		00 17 4f f2 61 00 08 12		INSTRUMENT_TRAINBEL   .text $00, $17, $4F, $F2, $61, $00, $08, $12, $08, $F2, $74, $00, 'TRAINBEL  '
>391bb5		08 f2 74 00 54 52 41 49 4e 42 45 4c 20 20
>391bc3		00 26 03 e0 f0 00 08 1e		INSTRUMENT_TRIANGLE   .text $00, $26, $03, $E0, $F0, $00, $08, $1E, $00, $FF, $31, $00, 'TRIANGLE  '
>391bcb		00 ff 31 00 54 52 49 41 4e 47 4c 45 20 20
>391bd9		00 b1 1c 41 1f 00 0e 61		INSTRUMENT_TROMB1     .text $00, $B1, $1C, $41, $1F, $00, $0E, $61, $80, $92, $3B, $00, 'TROMB1    '
>391be1		80 92 3b 00 54 52 4f 4d 42 31 20 20 20 20
>391bef		00 21 1c 53 1d 00 0c 61		INSTRUMENT_TROMB2     .text $00, $21, $1C, $53, $1D, $00, $0C, $61, $80, $52, $3B, $00, 'TROMB2    '
>391bf7		80 52 3b 00 54 52 4f 4d 42 32 20 20 20 20
>391c05		00 31 1c 41 0b 00 0e 61		INSTRUMENT_TRUMPET1   .text $00, $31, $1C, $41, $0B, $00, $0E, $61, $80, $92, $3B, $00, 'TRUMPET1  '
>391c0d		80 92 3b 00 54 52 55 4d 50 45 54 31 20 20
>391c1b		00 31 1c 23 1d 00 0c 61		INSTRUMENT_TRUMPET2   .text $00, $31, $1C, $23, $1D, $00, $0C, $61, $80, $52, $3B, $00, 'TRUMPET2  '
>391c23		80 52 3b 00 54 52 55 4d 50 45 54 32 20 20
>391c31		00 31 1c 41 01 00 0e 61		INSTRUMENT_TRUMPET3   .text $00, $31, $1C, $41, $01, $00, $0E, $61, $80, $92, $3B, $00, 'TRUMPET3  '
>391c39		80 92 3b 00 54 52 55 4d 50 45 54 33 20 20
>391c47		00 31 1c 41 0b 00 0c 61		INSTRUMENT_TRUMPET4   .text $00, $31, $1C, $41, $0B, $00, $0C, $61, $80, $92, $3B, $00, 'TRUMPET4  '
>391c4f		80 92 3b 00 54 52 55 4d 50 45 54 34 20 20
>391c5d		00 21 19 43 8c 00 0c 21		INSTRUMENT_TUBA1      .text $00, $21, $19, $43, $8C, $00, $0C, $21, $80, $85, $2F, $00, 'TUBA1     '
>391c65		80 85 2f 00 54 55 42 41 31 20 20 20 20 20
>391c73		00 84 53 f5 33 00 06 a0		INSTRUMENT_VIBRA1     .text $00, $84, $53, $F5, $33, $00, $06, $A0, $80, $FD, $25, $00, 'VIBRA1    '
>391c7b		80 fd 25 00 56 49 42 52 41 31 20 20 20 20
>391c89		00 06 73 f6 54 00 00 81		INSTRUMENT_VIBRA2     .text $00, $06, $73, $F6, $54, $00, $00, $81, $03, $F2, $B3, $00, 'VIBRA2    '
>391c91		03 f2 b3 00 56 49 42 52 41 32 20 20 20 20
>391c9f		00 93 97 aa 12 02 0e 91		INSTRUMENT_VIBRA3     .text $00, $93, $97, $AA, $12, $02, $0E, $91, $80, $AC, $21, $00, 'VIBRA3    '
>391ca7		80 ac 21 00 56 49 42 52 41 33 20 20 20 20
>391cb5		00 31 1c 51 03 00 0e 61		INSTRUMENT_VIOLIN1    .text $00, $31, $1C, $51, $03, $00, $0E, $61, $80, $54, $67, $00, 'VIOLIN1   '
>391cbd		80 54 67 00 56 49 4f 4c 49 4e 31 20 20 20
>391ccb		00 e1 88 62 29 00 0c 22		INSTRUMENT_VIOLIN2    .text $00, $E1, $88, $62, $29, $00, $0C, $22, $80, $53, $2C, $00, 'VIOLIN2   '
>391cd3		80 53 2c 00 56 49 4f 4c 49 4e 32 20 20 20
>391ce1		00 e1 88 64 29 00 06 22		INSTRUMENT_VIOLIN3    .text $00, $E1, $88, $64, $29, $00, $06, $22, $83, $53, $2C, $00, 'VIOLIN3   '
>391ce9		83 53 2c 00 56 49 4f 4c 49 4e 33 20 20 20
>391cf7		00 31 9c f1 f9 00 0e 31		INSTRUMENT_VLNPIZZ1   .text $00, $31, $9C, $F1, $F9, $00, $0E, $31, $80, $F7, $E6, $00, 'VLNPIZZ1  '
>391cff		80 f7 e6 00 56 4c 4e 50 49 5a 5a 31 20 20
>391d0d		00 00 02 00 f0 00 0e 14		INSTRUMENT_WAVE       .text $00, $00, $02, $00, $F0, $00, $0E, $14, $80, $1B, $A2, $00, 'WAVE      '
>391d15		80 1b a2 00 57 41 56 45 20 20 20 20 20 20
>391d23		00 11 2d c8 2f 00 0c 31		INSTRUMENT_XYLO1      .text $00, $11, $2D, $C8, $2F, $00, $0C, $31, $00, $F5, $F5, $00, 'XYLO1     '
>391d2b		00 f5 f5 00 58 59 4c 4f 31 20 20 20 20 20
>391d39		06 2e 00 ff 0f 00 00 00		INSTRUMENT_XYLO2      .text $06, $2E, $00, $FF, $0F, $00, $00, $00, $00, $00, $00, $00, 'XYLO2     '
>391d41		00 00 00 00 58 59 4c 4f 32 20 20 20 20 20
>391d4f		00 06 00 ff f0 00 0e c4		INSTRUMENT_XYLO3      .text $00, $06, $00, $FF, $F0, $00, $0E, $C4, $00, $F8, $B5, $00, 'XYLO3     '
>391d57		00 f8 b5 00 58 59 4c 4f 33 20 20 20 20 20

;******  Return to file: src\Libraries/OPL2_Library.asm


;******  Processing file: src\Libraries/OPL2_Midi_Drums.asm

>391d65		00 3e 00 9f 0f 0f 00 30		DRUMINS_CLAP2         .text $00, $3E, $00, $9F, $0F, $0F, $00, $30, $00, $87, $FA, $00
>391d6d		00 87 fa 00
>391d71		00 01 00 78 97 09 00 02		DRUMINS_SCRATCH1      .text $00, $01, $00, $78, $97, $09, $00, $02, $00, $88, $98, $03
>391d79		00 88 98 03
>391d7d		00 01 00 78 97 09 00 02		DRUMINS_SCRATCH2      .text $00, $01, $00, $78, $97, $09, $00, $02, $00, $88, $98, $03
>391d85		00 88 98 03
>391d89		00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT2      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>391d91		00 f9 69 00
>391d95		00 00 00 f8 6c 01 00 0e		DRUMINS_HIQ           .text $00, $00, $00, $F8, $6C, $01, $00, $0E, $80, $E8, $4A, $00
>391d9d		80 e8 4a 00
>391da1		00 25 1b fa f2 01 00 12		DRUMINS_WOODBLOK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>391da9		00 f6 9a 00
>391dad		00 06 03 f4 44 00 01 01		DRUMINS_GLOCK         .text $00, $06, $03, $F4, $44, $00, $01, $01, $1B, $F2, $34, $00
>391db5		1b f2 34 00
>391db9		00 00 00 f9 f3 05 00 01		DRUMINS_BASS_DR2      .text $00, $00, $00, $F9, $F3, $05, $00, $01, $00, $F7, $8A, $00
>391dc1		00 f7 8a 00
>391dc5		00 01 07 fa fd 05 00 01		DRUMINS_BASS_DR1      .text $00, $01, $07, $FA, $FD, $05, $00, $01, $00, $F6, $47, $00
>391dcd		00 f6 47 00
>391dd1		00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT       .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>391dd9		00 f9 69 00
>391ddd		00 24 00 ff 00 0f 00 02		DRUMINS_SNARE_AC      .text $00, $24, $00, $FF, $00, $0F, $00, $02, $00, $F7, $A9, $00
>391de5		00 f7 a9 00
>391de9		00 3e 00 9f 0f 0f 00 30		DRUMINS_CLAP          .text $00, $3E, $00, $9F, $0F, $0F, $00, $30, $00, $87, $FA, $00
>391df1		00 87 fa 00
>391df5		00 24 00 ff 00 0f 00 02		DRUMINS_SNARE_EL      .text $00, $24, $00, $FF, $00, $0F, $00, $02, $00, $F7, $A9, $00
>391dfd		00 f7 a9 00
>391e01		00 06 0a fa 1f 0c 00 11		DRUMINS_LO_TOMS       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e09		00 f5 f5 00
>391e0d		00 2c 00 f2 fe 07 00 02		DRUMINS_HIHAT_CL      .text $00, $2C, $00, $F2, $FE, $07, $00, $02, $06, $B8, $D8, $03
>391e15		06 b8 d8 03
>391e19		00 06 0a fa 1f 0c 00 11		DRUMINS_HI_TOMS       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e21		00 f5 f5 00
>391e25		00 2c 00 f2 fe 07 00 02		DRUMINS_HIHAT_PL      .text $00, $2C, $00, $F2, $FE, $07, $00, $02, $06, $B8, $D8, $03
>391e2d		06 b8 d8 03
>391e31		00 06 0a fa 1f 0c 00 11		DRUMINS_LOW_TOM       .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e39		00 f5 f5 00
>391e3d		00 2e 00 82 f6 05 00 04		DRUMINS_HIHAT_OP      .text $00, $2E, $00, $82, $F6, $05, $00, $04, $10, $74, $F8, $03
>391e45		10 74 f8 03
>391e49		00 06 0a fa 1f 0c 00 11		DRUMINS_LTOM_MID      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e51		00 f5 f5 00
>391e55		00 06 0a fa 1f 0c 00 11		DRUMINS_HTOM_MID      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e5d		00 f5 f5 00
>391e61		00 2c 00 9f 00 0f 02 0e		DRUMINS_CRASH         .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>391e69		05 c5 d4 03
>391e6d		00 06 0a fa 1f 0c 00 11		DRUMINS_TOM_HIGH      .text $00, $06, $0A, $FA, $1F, $0C, $00, $11, $00, $F5, $F5, $00
>391e75		00 f5 f5 00
>391e79		00 29 10 94 00 0f 00 04		DRUMINS_RIDE_CY       .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>391e81		04 f9 44 03
>391e85		00 2c 00 9f 00 0f 02 0e		DRUMINS_TAMBOUR       .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>391e8d		05 c5 d4 03
>391e91		00 29 10 94 00 0f 00 04		DRUMINS_CYMBAL        .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>391e99		04 f9 44 03
>391e9d		00 2e 09 f5 f1 01 00 06		DRUMINS_TAMBOU2       .text $00, $2E, $09, $F5, $F1, $01, $00, $06, $03, $87, $F7, $03
>391ea5		03 87 f7 03
>391ea9		00 2c 00 9f 00 0f 02 0e		DRUMINS_SPLASH        .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>391eb1		05 c5 d4 03
>391eb5		00 37 14 f7 a1 09 01 03		DRUMINS_COWBELL       .text $00, $37, $14, $F7, $A1, $09, $01, $03, $00, $F6, $28, $00
>391ebd		00 f6 28 00
>391ec1		00 2c 00 9f 00 0f 02 0e		DRUMINS_CRASH2        .text $00, $2C, $00, $9F, $00, $0F, $02, $0E, $05, $C5, $D4, $03
>391ec9		05 c5 d4 03
>391ecd		00 80 00 ff 00 0d 01 00		DRUMINS_VIBRASLA      .text $00, $80, $00, $FF, $00, $0D, $01, $00, $00, $F5, $F7, $01
>391ed5		00 f5 f7 01
>391ed9		00 29 10 94 00 0f 00 04		DRUMINS_RIDE2         .text $00, $29, $10, $94, $00, $0F, $00, $04, $04, $F9, $44, $03
>391ee1		04 f9 44 03
>391ee5		00 25 c4 fa fa 01 00 03		DRUMINS_HI_BONGO      .text $00, $25, $C4, $FA, $FA, $01, $00, $03, $00, $99, $F9, $00
>391eed		00 99 f9 00
>391ef1		00 21 03 fb fa 01 01 02		DRUMINS_LO_BONGO      .text $00, $21, $03, $FB, $FA, $01, $01, $02, $00, $A8, $F7, $00
>391ef9		00 a8 f7 00
>391efd		00 25 c4 fa fa 01 00 03		DRUMINS_MUTECONG      .text $00, $25, $C4, $FA, $FA, $01, $00, $03, $00, $99, $F9, $00
>391f05		00 99 f9 00
>391f09		00 24 18 f9 fa 0f 02 03		DRUMINS_OPENCONG      .text $00, $24, $18, $F9, $FA, $0F, $02, $03, $00, $A6, $F6, $00
>391f11		00 a6 f6 00
>391f15		00 24 18 f9 fa 0f 02 03		DRUMINS_LOWCONGA      .text $00, $24, $18, $F9, $FA, $0F, $02, $03, $00, $A6, $F6, $00
>391f1d		00 a6 f6 00
>391f21		00 05 14 f5 f5 07 02 03		DRUMINS_HI_TIMBA      .text $00, $05, $14, $F5, $F5, $07, $02, $03, $00, $F6, $36, $02
>391f29		00 f6 36 02
>391f2d		00 05 14 f5 f5 07 02 03		DRUMINS_LO_TIMBA      .text $00, $05, $14, $F5, $F5, $07, $02, $03, $00, $F6, $36, $02
>391f35		00 f6 36 02
>391f39		00 1c 0c f9 31 0f 01 15		DRUMINS_HI_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>391f41		00 96 e8 01
>391f45		00 1c 0c f9 31 0f 01 15		DRUMINS_LO_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>391f4d		00 96 e8 01
>391f51		00 0e 00 ff 01 0f 00 0e		DRUMINS_CABASA        .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>391f59		02 79 77 03
>391f5d		00 0e 00 ff 01 0f 00 0e		DRUMINS_MARACAS       .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>391f65		02 79 77 03
>391f69		00 20 15 af 07 05 01 0e		DRUMINS_S_WHISTL      .text $00, $20, $15, $AF, $07, $05, $01, $0E, $00, $A5, $2B, $02
>391f71		00 a5 2b 02
>391f75		00 20 18 bf 07 01 01 0e		DRUMINS_L_WHISTL      .text $00, $20, $18, $BF, $07, $01, $01, $0E, $00, $93, $3B, $02
>391f7d		00 93 3b 02
>391f81		00 20 00 f0 f7 0b 00 08		DRUMINS_S_GUIRO       .text $00, $20, $00, $F0, $F7, $0B, $00, $08, $01, $89, $3B, $03
>391f89		01 89 3b 03
>391f8d		00 20 00 f3 fa 09 00 08		DRUMINS_L_GUIRO       .text $00, $20, $00, $F3, $FA, $09, $00, $08, $0A, $53, $2B, $02
>391f95		0a 53 2b 02
>391f99		00 15 21 f8 9a 09 01 13		DRUMINS_CLAVES        .text $00, $15, $21, $F8, $9A, $09, $01, $13, $00, $F6, $89, $00
>391fa1		00 f6 89 00
>391fa5		00 25 1b fa f2 01 00 12		DRUMINS_HI_WDBLK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>391fad		00 f6 9a 00
>391fb1		00 25 1b fa f2 01 00 12		DRUMINS_LO_WDBLK      .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>391fb9		00 f6 9a 00
>391fbd		00 20 01 5f 07 01 00 08		DRUMINS_MU_CUICA      .text $00, $20, $01, $5F, $07, $01, $00, $08, $00, $87, $4B, $01
>391fc5		00 87 4b 01
>391fc9		00 25 12 57 f7 01 01 03		DRUMINS_OP_CUICA      .text $00, $25, $12, $57, $F7, $01, $01, $03, $00, $78, $67, $01
>391fd1		00 78 67 01
>391fd5		00 22 2f f1 f0 07 00 27		DRUMINS_MU_TRNGL      .text $00, $22, $2F, $F1, $F0, $07, $00, $27, $02, $F8, $FC, $00
>391fdd		02 f8 fc 00
>391fe1		00 26 44 f1 f0 07 00 27		DRUMINS_OP_TRNGL      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>391fe9		40 f5 f5 00
>391fed		00 0e 00 ff 01 0f 00 0e		DRUMINS_SHAKER        .text $00, $0E, $00, $FF, $01, $0F, $00, $0E, $02, $79, $77, $03
>391ff5		02 79 77 03
>391ff9		00 26 44 f1 f0 07 00 27		DRUMINS_TRIANGL1      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>392001		40 f5 f5 00
>392005		00 26 44 f1 f0 07 00 27		DRUMINS_TRIANGL2      .text $00, $26, $44, $F1, $F0, $07, $00, $27, $40, $F5, $F5, $00
>39200d		40 f5 f5 00
>392011		00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT3      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392019		00 f9 69 00
>39201d		00 16 08 f1 fb 01 00 11		DRUMINS_RIMSHOT4      .text $00, $16, $08, $F1, $FB, $01, $00, $11, $00, $F9, $69, $00
>392025		00 f9 69 00
>392029		00 02 1d f5 93 01 00 00		DRUMINS_TAIKO         .text $00, $02, $1D, $F5, $93, $01, $00, $00, $00, $C6, $45, $00
>392031		00 c6 45 00
=27						DRUM_NOTE_BASE = 27;
=60						NUM_MIDI_DRUMS = 60;
>392035		65 1d 39 00 71 1d 39 00		midiDrums     .dword DRUMINS_CLAP2, DRUMINS_SCRATCH1, DRUMINS_SCRATCH2, DRUMINS_RIMSHOT2
>39203d		7d 1d 39 00 89 1d 39 00
>392045		95 1d 39 00 a1 1d 39 00		              .dword DRUMINS_HIQ, DRUMINS_WOODBLOK, DRUMINS_GLOCK, DRUMINS_BASS_DR2
>39204d		ad 1d 39 00 b9 1d 39 00
>392055		c5 1d 39 00 d1 1d 39 00		              .dword DRUMINS_BASS_DR1, DRUMINS_RIMSHOT,  DRUMINS_SNARE_AC, DRUMINS_CLAP
>39205d		dd 1d 39 00 e9 1d 39 00
>392065		f5 1d 39 00 01 1e 39 00		              .dword DRUMINS_SNARE_EL, DRUMINS_LO_TOMS,  DRUMINS_HIHAT_CL, DRUMINS_HI_TOMS
>39206d		0d 1e 39 00 19 1e 39 00
>392075		25 1e 39 00 31 1e 39 00		              .dword DRUMINS_HIHAT_PL, DRUMINS_LOW_TOM,	DRUMINS_HIHAT_OP, DRUMINS_LTOM_MID
>39207d		3d 1e 39 00 49 1e 39 00
>392085		55 1e 39 00 61 1e 39 00		              .dword DRUMINS_HTOM_MID, DRUMINS_CRASH,    DRUMINS_TOM_HIGH, DRUMINS_RIDE_CY
>39208d		6d 1e 39 00 79 1e 39 00
>392095		85 1e 39 00 91 1e 39 00		              .dword DRUMINS_TAMBOUR,  DRUMINS_CYMBAL,   DRUMINS_TAMBOU2,  DRUMINS_SPLASH
>39209d		9d 1e 39 00 a9 1e 39 00
>3920a5		b5 1e 39 00 c1 1e 39 00		              .dword DRUMINS_COWBELL,  DRUMINS_CRASH2, 	DRUMINS_VIBRASLA, DRUMINS_RIDE2
>3920ad		cd 1e 39 00 d9 1e 39 00
>3920b5		e5 1e 39 00 f1 1e 39 00		              .dword DRUMINS_HI_BONGO, DRUMINS_LO_BONGO, DRUMINS_MUTECONG, DRUMINS_OPENCONG
>3920bd		fd 1e 39 00 09 1f 39 00
>3920c5		15 1f 39 00 21 1f 39 00		              .dword DRUMINS_LOWCONGA, DRUMINS_HI_TIMBA, DRUMINS_LO_TIMBA, DRUMINS_HI_AGOGO
>3920cd		2d 1f 39 00 39 1f 39 00
>3920d5		45 1f 39 00 51 1f 39 00		              .dword DRUMINS_LO_AGOGO, DRUMINS_CABASA, DRUMINS_MARACAS,  DRUMINS_S_WHISTL
>3920dd		5d 1f 39 00 69 1f 39 00
>3920e5		75 1f 39 00 81 1f 39 00		              .dword DRUMINS_L_WHISTL, DRUMINS_S_GUIRO,  DRUMINS_L_GUIRO,  DRUMINS_CLAVES
>3920ed		8d 1f 39 00 99 1f 39 00
>3920f5		a5 1f 39 00 b1 1f 39 00		              .dword DRUMINS_HI_WDBLK, DRUMINS_LO_WDBLK, DRUMINS_MU_CUICA, DRUMINS_OP_CUICA
>3920fd		bd 1f 39 00 c9 1f 39 00
>392105		d5 1f 39 00 e1 1f 39 00		              .dword DRUMINS_MU_TRNGL, DRUMINS_OP_TRNGL, DRUMINS_SHAKER, DRUMINS_TRIANGL1
>39210d		ed 1f 39 00 f9 1f 39 00
>392115		05 20 39 00 11 20 39 00		              .dword DRUMINS_TRIANGL2, DRUMINS_RIMSHOT3, DRUMINS_RIMSHOT4, DRUMINS_TAIKO
>39211d		1d 20 39 00 29 20 39 00

;******  Return to file: src\Libraries/OPL2_Library.asm


;******  Processing file: src\Libraries/OPL2_Midi_Instruments.asm

>392125		00 33 5a b2 50 01 00 31		MIDI_INSTRUMENT_PIANO1     .text $00, $33, $5A, $B2, $50, $01, $00, $31, $00, $B1, $F5, $01
>39212d		00 b1 f5 01
>392131		00 31 49 f2 53 07 01 11		MIDI_INSTRUMENT_PIANO2     .text $00, $31, $49, $F2, $53, $07, $01, $11, $03, $F1, $F5, $00
>392139		03 f1 f5 00
>39213d		00 31 95 d1 83 0d 01 32		MIDI_INSTRUMENT_PIANO3     .text $00, $31, $95, $D1, $83, $0D, $01, $32, $03, $C1, $F5, $00
>392145		03 c1 f5 00
>392149		00 34 9b f3 63 01 01 11		MIDI_INSTRUMENT_HONKTONK   .text $00, $34, $9B, $F3, $63, $01, $01, $11, $00, $92, $F5, $01
>392151		00 92 f5 01
>392155		00 27 28 f8 b7 01 02 91		MIDI_INSTRUMENT_EP1        .text $00, $27, $28, $F8, $B7, $01, $02, $91, $00, $F1, $F9, $00
>39215d		00 f1 f9 00
>392161		00 1a 2d f3 ee 01 01 11		MIDI_INSTRUMENT_EP2        .text $00, $1A, $2D, $F3, $EE, $01, $01, $11, $00, $F1, $F5, $00
>392169		00 f1 f5 00
>39216d		00 35 95 f2 58 0f 01 32		MIDI_INSTRUMENT_HARPSIC    .text $00, $35, $95, $F2, $58, $0F, $01, $32, $02, $81, $F6, $01
>392175		02 81 f6 01
>392179		00 31 85 c9 40 01 00 35		MIDI_INSTRUMENT_CLAVIC     .text $00, $31, $85, $C9, $40, $01, $00, $35, $00, $C2, $B9, $01
>392181		00 c2 b9 01
>392185		00 09 15 c7 64 08 00 01		MIDI_INSTRUMENT_CELESTA    .text $00, $09, $15, $C7, $64, $08, $00, $01, $05, $B2, $35, $00
>39218d		05 b2 35 00
>392191		00 06 03 f4 44 00 01 01		MIDI_INSTRUMENT_GLOCK      .text $00, $06, $03, $F4, $44, $00, $01, $01, $1B, $F2, $34, $00
>392199		1b f2 34 00
>39219d		00 04 06 a9 24 0a 01 01		MIDI_INSTRUMENT_MUSICBOX   .text $00, $04, $06, $A9, $24, $0A, $01, $01, $01, $F5, $74, $00
>3921a5		01 f5 74 00
>3921a9		00 d4 00 f6 33 00 00 f1		MIDI_INSTRUMENT_VIBES      .text $00, $D4, $00, $F6, $33, $00, $00, $F1, $00, $61, $E3, $00
>3921b1		00 61 e3 00
>3921b5		00 d4 00 f7 e8 04 00 d1		MIDI_INSTRUMENT_MARIMBA    .text $00, $D4, $00, $F7, $E8, $04, $00, $D1, $00, $A4, $64, $00
>3921bd		00 a4 64 00
>3921c1		00 36 16 f7 f7 01 00 31		MIDI_INSTRUMENT_XYLO       .text $00, $36, $16, $F7, $F7, $01, $00, $31, $07, $B5, $F5, $00
>3921c9		07 b5 f5 00
>3921cd		00 03 1b a2 43 0b 00 00		MIDI_INSTRUMENT_TUBEBELL   .text $00, $03, $1B, $A2, $43, $0B, $00, $00, $00, $F3, $74, $00
>3921d5		00 f3 74 00
>3921d9		00 c3 8e f8 35 01 01 11		MIDI_INSTRUMENT_SANTUR     .text $00, $C3, $8E, $F8, $35, $01, $01, $11, $00, $C3, $94, $01
>3921e1		00 c3 94 01
>3921e5		00 e2 07 f4 1b 06 01 e0		MIDI_INSTRUMENT_ORGAN1     .text $00, $E2, $07, $F4, $1B, $06, $01, $E0, $00, $F4, $0D, $01
>3921ed		00 f4 0d 01
>3921f1		00 f2 00 f6 2c 04 00 f0		MIDI_INSTRUMENT_ORGAN2     .text $00, $F2, $00, $F6, $2C, $04, $00, $F0, $00, $F5, $0B, $01
>3921f9		00 f5 0b 01
>3921fd		00 f1 06 b6 15 0a 00 f0		MIDI_INSTRUMENT_ORGAN3     .text $00, $F1, $06, $B6, $15, $0A, $00, $F0, $00, $BF, $07, $00
>392205		00 bf 07 00
>392209		00 22 03 79 16 08 01 e0		MIDI_INSTRUMENT_PIPEORG    .text $00, $22, $03, $79, $16, $08, $01, $E0, $00, $6D, $08, $01
>392211		00 6d 08 01
>392215		00 31 27 63 06 01 00 72		MIDI_INSTRUMENT_REEDORG    .text $00, $31, $27, $63, $06, $01, $00, $72, $00, $51, $17, $01
>39221d		00 51 17 01
>392221		00 b4 1d 53 16 0f 01 71		MIDI_INSTRUMENT_ACORDIAN   .text $00, $B4, $1D, $53, $16, $0F, $01, $71, $00, $51, $17, $01
>392229		00 51 17 01
>39222d		00 25 29 97 15 01 00 32		MIDI_INSTRUMENT_HARMONIC   .text $00, $25, $29, $97, $15, $01, $00, $32, $00, $53, $08, $01
>392235		00 53 08 01
>392239		00 24 9e 67 15 0f 00 31		MIDI_INSTRUMENT_BANDNEON   .text $00, $24, $9E, $67, $15, $0F, $00, $31, $00, $53, $06, $01
>392241		00 53 06 01
>392245		00 13 27 a3 b4 05 01 31		MIDI_INSTRUMENT_NYLONGT    .text $00, $13, $27, $A3, $B4, $05, $01, $31, $00, $D2, $F8, $00
>39224d		00 d2 f8 00
>392251		00 17 a3 f3 32 01 00 11		MIDI_INSTRUMENT_STEELGT    .text $00, $17, $A3, $F3, $32, $01, $00, $11, $00, $E2, $C7, $01
>392259		00 e2 c7 01
>39225d		00 33 24 d2 c1 0f 01 31		MIDI_INSTRUMENT_JAZZGT     .text $00, $33, $24, $D2, $C1, $0F, $01, $31, $00, $F1, $9C, $00
>392265		00 f1 9c 00
>392269		00 31 05 f8 44 01 00 32		MIDI_INSTRUMENT_CLEANGT    .text $00, $31, $05, $F8, $44, $01, $00, $32, $02, $F2, $C9, $01
>392271		02 f2 c9 01
>392275		00 21 09 9c 7b 07 00 02		MIDI_INSTRUMENT_MUTEGT     .text $00, $21, $09, $9C, $7B, $07, $00, $02, $03, $95, $FB, $00
>39227d		03 95 fb 00
>392281		00 21 84 81 98 07 01 21		MIDI_INSTRUMENT_OVERDGT    .text $00, $21, $84, $81, $98, $07, $01, $21, $04, $A1, $59, $00
>392289		04 a1 59 00
>39228d		00 b1 0c 78 43 01 00 22		MIDI_INSTRUMENT_DISTGT     .text $00, $B1, $0C, $78, $43, $01, $00, $22, $03, $91, $FC, $03
>392295		03 91 fc 03
>392299		00 00 0a 82 8c 09 00 08		MIDI_INSTRUMENT_GTHARMS    .text $00, $00, $0A, $82, $8C, $09, $00, $08, $02, $B4, $EC, $00
>3922a1		02 b4 ec 00
>3922a5		00 21 13 ab 46 01 00 21		MIDI_INSTRUMENT_ACOUBASS   .text $00, $21, $13, $AB, $46, $01, $00, $21, $00, $93, $F7, $00
>3922ad		00 93 f7 00
>3922b1		00 01 0a f9 32 01 00 22		MIDI_INSTRUMENT_FINGBASS   .text $00, $01, $0A, $F9, $32, $01, $00, $22, $04, $C1, $58, $00
>3922b9		04 c1 58 00
>3922bd		00 21 07 fa 77 0b 00 22		MIDI_INSTRUMENT_PICKBASS   .text $00, $21, $07, $FA, $77, $0B, $00, $22, $02, $C3, $6A, $00
>3922c5		02 c3 6a 00
>3922c9		00 21 17 71 57 0b 00 21		MIDI_INSTRUMENT_FRETLESS   .text $00, $21, $17, $71, $57, $0B, $00, $21, $00, $62, $87, $00
>3922d1		00 62 87 00
>3922d5		00 25 01 fa 78 07 01 12		MIDI_INSTRUMENT_SLAPBAS1   .text $00, $25, $01, $FA, $78, $07, $01, $12, $00, $F3, $97, $00
>3922dd		00 f3 97 00
>3922e1		00 21 03 fa 88 0d 00 13		MIDI_INSTRUMENT_SLAPBAS2   .text $00, $21, $03, $FA, $88, $0D, $00, $13, $00, $B3, $97, $00
>3922e9		00 b3 97 00
>3922ed		00 21 09 f5 7f 09 01 23		MIDI_INSTRUMENT_SYNBASS1   .text $00, $21, $09, $F5, $7F, $09, $01, $23, $04, $F3, $CC, $00
>3922f5		04 f3 cc 00
>3922f9		00 01 10 a3 9b 09 00 01		MIDI_INSTRUMENT_SYNBASS2   .text $00, $01, $10, $A3, $9B, $09, $00, $01, $00, $93, $AA, $00
>392301		00 93 aa 00
>392305		00 e2 19 f6 29 0d 01 e1		MIDI_INSTRUMENT_VIOLIN     .text $00, $E2, $19, $F6, $29, $0D, $01, $E1, $00, $78, $08, $01
>39230d		00 78 08 01
>392311		00 e2 1c f6 29 0d 01 e1		MIDI_INSTRUMENT_VIOLA      .text $00, $E2, $1C, $F6, $29, $0D, $01, $E1, $00, $78, $08, $01
>392319		00 78 08 01
>39231d		00 61 19 69 16 0b 01 61		MIDI_INSTRUMENT_CELLO      .text $00, $61, $19, $69, $16, $0B, $01, $61, $00, $54, $27, $01
>392325		00 54 27 01
>392329		00 71 18 82 31 0d 01 32		MIDI_INSTRUMENT_CONTRAB    .text $00, $71, $18, $82, $31, $0D, $01, $32, $00, $61, $56, $00
>392331		00 61 56 00
>392335		00 e2 23 70 06 0d 01 e1		MIDI_INSTRUMENT_TREMSTR    .text $00, $E2, $23, $70, $06, $0D, $01, $E1, $00, $75, $16, $01
>39233d		00 75 16 01
>392341		00 02 00 88 e6 08 00 61		MIDI_INSTRUMENT_PIZZ       .text $00, $02, $00, $88, $E6, $08, $00, $61, $00, $F5, $F6, $01
>392349		00 f5 f6 01
>39234d		00 12 20 f6 d5 0f 01 11		MIDI_INSTRUMENT_HARP       .text $00, $12, $20, $F6, $D5, $0F, $01, $11, $80, $F3, $E3, $00
>392355		80 f3 e3 00
>392359		00 61 0e f4 f4 01 01 00		MIDI_INSTRUMENT_TIMPANI    .text $00, $61, $0E, $F4, $F4, $01, $01, $00, $00, $B5, $F5, $00
>392361		00 b5 f5 00
>392365		00 61 1e 9c 04 0f 01 21		MIDI_INSTRUMENT_STRINGS    .text $00, $61, $1E, $9C, $04, $0F, $01, $21, $80, $71, $16, $00
>39236d		80 71 16 00
>392371		00 a2 2a c0 d6 0f 02 21		MIDI_INSTRUMENT_SLOWSTR    .text $00, $A2, $2A, $C0, $D6, $0F, $02, $21, $00, $30, $55, $01
>392379		00 30 55 01
>39237d		00 61 21 72 35 0f 01 61		MIDI_INSTRUMENT_SYNSTR1    .text $00, $61, $21, $72, $35, $0F, $01, $61, $00, $62, $36, $01
>392385		00 62 36 01
>392389		00 21 1a 72 23 0f 01 21		MIDI_INSTRUMENT_SYNSTR2    .text $00, $21, $1A, $72, $23, $0F, $01, $21, $02, $51, $07, $00
>392391		02 51 07 00
>392395		00 e1 16 97 31 09 00 61		MIDI_INSTRUMENT_CHOIR      .text $00, $E1, $16, $97, $31, $09, $00, $61, $00, $62, $39, $00
>39239d		00 62 39 00
>3923a1		00 22 c3 79 45 01 00 21		MIDI_INSTRUMENT_OOHS       .text $00, $22, $C3, $79, $45, $01, $00, $21, $00, $66, $27, $00
>3923a9		00 66 27 00
>3923ad		00 21 de 63 55 01 01 21		MIDI_INSTRUMENT_SYNVOX     .text $00, $21, $DE, $63, $55, $01, $01, $21, $00, $73, $46, $00
>3923b5		00 73 46 00
>3923b9		00 42 05 86 f7 0a 00 50		MIDI_INSTRUMENT_ORCHIT     .text $00, $42, $05, $86, $F7, $0A, $00, $50, $00, $74, $76, $01
>3923c1		00 74 76 01
>3923c5		00 31 1c 61 02 0f 00 61		MIDI_INSTRUMENT_TRUMPET    .text $00, $31, $1C, $61, $02, $0F, $00, $61, $81, $92, $38, $00
>3923cd		81 92 38 00
>3923d1		00 71 1e 52 23 0f 00 61		MIDI_INSTRUMENT_TROMBONE   .text $00, $71, $1E, $52, $23, $0F, $00, $61, $02, $71, $19, $00
>3923d9		02 71 19 00
>3923dd		00 21 1a 76 16 0f 00 21		MIDI_INSTRUMENT_TUBA       .text $00, $21, $1A, $76, $16, $0F, $00, $21, $01, $81, $09, $00
>3923e5		01 81 09 00
>3923e9		00 25 28 89 2c 07 02 20		MIDI_INSTRUMENT_MUTETRP    .text $00, $25, $28, $89, $2C, $07, $02, $20, $00, $83, $4B, $02
>3923f1		00 83 4b 02
>3923f5		00 21 1f 79 16 09 00 a2		MIDI_INSTRUMENT_FRHORN     .text $00, $21, $1F, $79, $16, $09, $00, $A2, $05, $71, $59, $00
>3923fd		05 71 59 00
>392401		00 21 19 87 16 0f 00 21		MIDI_INSTRUMENT_BRASS1     .text $00, $21, $19, $87, $16, $0F, $00, $21, $03, $82, $39, $00
>392409		03 82 39 00
>39240d		00 21 17 75 35 0f 00 22		MIDI_INSTRUMENT_SYNBRAS1   .text $00, $21, $17, $75, $35, $0F, $00, $22, $82, $84, $17, $00
>392415		82 84 17 00
>392419		00 21 22 62 58 0f 00 21		MIDI_INSTRUMENT_SYNBRAS2   .text $00, $21, $22, $62, $58, $0F, $00, $21, $02, $72, $16, $00
>392421		02 72 16 00
>392425		00 b1 1b 59 07 01 01 a1		MIDI_INSTRUMENT_SOPSAX     .text $00, $B1, $1B, $59, $07, $01, $01, $A1, $00, $7B, $0A, $00
>39242d		00 7b 0a 00
>392431		00 21 16 9f 04 0b 00 21		MIDI_INSTRUMENT_ALTOSAX    .text $00, $21, $16, $9F, $04, $0B, $00, $21, $00, $85, $0C, $01
>392439		00 85 0c 01
>39243d		00 21 0f a8 20 0d 00 23		MIDI_INSTRUMENT_TENSAX     .text $00, $21, $0F, $A8, $20, $0D, $00, $23, $00, $7B, $0A, $01
>392445		00 7b 0a 01
>392449		00 21 0f 88 04 09 00 26		MIDI_INSTRUMENT_BARISAX    .text $00, $21, $0F, $88, $04, $09, $00, $26, $00, $79, $18, $01
>392451		00 79 18 01
>392455		00 31 18 8f 05 01 00 32		MIDI_INSTRUMENT_OBOE       .text $00, $31, $18, $8F, $05, $01, $00, $32, $01, $73, $08, $00
>39245d		01 73 08 00
>392461		00 a1 0a 8c 37 01 01 24		MIDI_INSTRUMENT_ENGLHORN   .text $00, $A1, $0A, $8C, $37, $01, $01, $24, $04, $77, $0A, $00
>392469		04 77 0a 00
>39246d		00 31 04 a8 67 0b 00 75		MIDI_INSTRUMENT_BASSOON    .text $00, $31, $04, $A8, $67, $0B, $00, $75, $00, $51, $19, $00
>392475		00 51 19 00
>392479		00 a2 1f 77 26 01 01 21		MIDI_INSTRUMENT_CLARINET   .text $00, $A2, $1F, $77, $26, $01, $01, $21, $01, $74, $09, $00
>392481		01 74 09 00
>392485		00 e1 07 b8 94 01 01 21		MIDI_INSTRUMENT_PICCOLO    .text $00, $E1, $07, $B8, $94, $01, $01, $21, $01, $63, $28, $00
>39248d		01 63 28 00
>392491		00 a1 93 87 59 01 00 e1		MIDI_INSTRUMENT_FLUTE1     .text $00, $A1, $93, $87, $59, $01, $00, $E1, $00, $65, $0A, $00
>392499		00 65 0a 00
>39249d		00 22 10 9f 38 01 00 61		MIDI_INSTRUMENT_RECORDER   .text $00, $22, $10, $9F, $38, $01, $00, $61, $00, $67, $29, $00
>3924a5		00 67 29 00
>3924a9		00 e2 0d 88 9a 01 01 21		MIDI_INSTRUMENT_PANFLUTE   .text $00, $E2, $0D, $88, $9A, $01, $01, $21, $00, $67, $09, $00
>3924b1		00 67 09 00
>3924b5		00 a2 10 98 94 0f 00 21		MIDI_INSTRUMENT_BOTTLEB    .text $00, $A2, $10, $98, $94, $0F, $00, $21, $01, $6A, $28, $00
>3924bd		01 6a 28 00
>3924c1		00 f1 1c 86 26 0f 00 f1		MIDI_INSTRUMENT_SHAKU      .text $00, $F1, $1C, $86, $26, $0F, $00, $F1, $00, $55, $27, $00
>3924c9		00 55 27 00
>3924cd		00 e1 3f 9f 09 00 00 e1		MIDI_INSTRUMENT_WHISTLE    .text $00, $E1, $3F, $9F, $09, $00, $00, $E1, $00, $6F, $08, $00
>3924d5		00 6f 08 00
>3924d9		00 e2 3b f7 19 01 00 21		MIDI_INSTRUMENT_OCARINA    .text $00, $E2, $3B, $F7, $19, $01, $00, $21, $00, $7A, $07, $00
>3924e1		00 7a 07 00
>3924e5		00 22 1e 92 0c 0f 00 61		MIDI_INSTRUMENT_SQUARWAV   .text $00, $22, $1E, $92, $0C, $0F, $00, $61, $06, $A2, $0D, $00
>3924ed		06 a2 0d 00
>3924f1		00 21 15 f4 22 0f 01 21		MIDI_INSTRUMENT_SAWWAV     .text $00, $21, $15, $F4, $22, $0F, $01, $21, $00, $A3, $5F, $00
>3924f9		00 a3 5f 00
>3924fd		00 f2 20 47 66 03 01 f1		MIDI_INSTRUMENT_SYNCALLI   .text $00, $F2, $20, $47, $66, $03, $01, $F1, $00, $42, $27, $00
>392505		00 42 27 00
>392509		00 61 19 88 28 0f 00 61		MIDI_INSTRUMENT_CHIFLEAD   .text $00, $61, $19, $88, $28, $0F, $00, $61, $05, $B2, $49, $00
>392511		05 b2 49 00
>392515		00 21 16 82 1b 01 00 23		MIDI_INSTRUMENT_CHARANG    .text $00, $21, $16, $82, $1B, $01, $00, $23, $00, $B2, $79, $01
>39251d		00 b2 79 01
>392521		00 21 00 ca 93 01 00 22		MIDI_INSTRUMENT_SOLOVOX    .text $00, $21, $00, $CA, $93, $01, $00, $22, $00, $7A, $1A, $00
>392529		00 7a 1a 00
>39252d		00 23 00 92 c9 08 01 22		MIDI_INSTRUMENT_FIFTHSAW   .text $00, $23, $00, $92, $C9, $08, $01, $22, $00, $82, $28, $01
>392535		00 82 28 01
>392539		00 21 1d f3 7b 0f 00 22		MIDI_INSTRUMENT_BASSLEAD   .text $00, $21, $1D, $F3, $7B, $0F, $00, $22, $02, $C3, $5F, $00
>392541		02 c3 5f 00
>392545		00 e1 00 81 25 00 01 a6		MIDI_INSTRUMENT_FANTASIA   .text $00, $E1, $00, $81, $25, $00, $01, $A6, $86, $C4, $95, $01
>39254d		86 c4 95 01
>392551		00 21 27 31 01 0f 00 21		MIDI_INSTRUMENT_WARMPAD    .text $00, $21, $27, $31, $01, $0F, $00, $21, $00, $44, $15, $00
>392559		00 44 15 00
>39255d		00 60 14 83 35 0d 02 61		MIDI_INSTRUMENT_POLYSYN    .text $00, $60, $14, $83, $35, $0D, $02, $61, $00, $D1, $06, $00
>392565		00 d1 06 00
>392569		00 e1 5c d3 01 01 01 62		MIDI_INSTRUMENT_SPACEVOX   .text $00, $E1, $5C, $D3, $01, $01, $01, $62, $00, $82, $37, $00
>392571		00 82 37 00
>392575		00 28 38 34 86 01 02 21		MIDI_INSTRUMENT_BOWEDGLS   .text $00, $28, $38, $34, $86, $01, $02, $21, $00, $41, $35, $00
>39257d		00 41 35 00
>392581		00 24 12 52 f3 05 01 23		MIDI_INSTRUMENT_METALPAD   .text $00, $24, $12, $52, $F3, $05, $01, $23, $02, $32, $F5, $01
>392589		02 32 f5 01
>39258d		00 61 1d 62 a6 0b 00 a1		MIDI_INSTRUMENT_HALOPAD    .text $00, $61, $1D, $62, $A6, $0B, $00, $A1, $00, $61, $26, $00
>392595		00 61 26 00
>392599		00 22 0f 22 d5 0b 01 21		MIDI_INSTRUMENT_SWEEPPAD   .text $00, $22, $0F, $22, $D5, $0B, $01, $21, $84, $3F, $05, $01
>3925a1		84 3f 05 01
>3925a5		00 e3 1f f9 24 01 00 31		MIDI_INSTRUMENT_ICERAIN    .text $00, $E3, $1F, $F9, $24, $01, $00, $31, $01, $D1, $F6, $00
>3925ad		01 d1 f6 00
>3925b1		00 63 00 41 55 06 01 a2		MIDI_INSTRUMENT_SOUNDTRK   .text $00, $63, $00, $41, $55, $06, $01, $A2, $00, $41, $05, $01
>3925b9		00 41 05 01
>3925bd		00 c7 25 a7 65 01 01 c1		MIDI_INSTRUMENT_CRYSTAL    .text $00, $C7, $25, $A7, $65, $01, $01, $C1, $05, $F3, $E4, $00
>3925c5		05 f3 e4 00
>3925c9		00 e3 19 f7 b7 01 01 61		MIDI_INSTRUMENT_ATMOSPH    .text $00, $E3, $19, $F7, $B7, $01, $01, $61, $00, $92, $F5, $01
>3925d1		00 92 f5 01
>3925d5		00 66 9b a8 44 0f 00 41		MIDI_INSTRUMENT_BRIGHT     .text $00, $66, $9B, $A8, $44, $0F, $00, $41, $04, $F2, $E4, $01
>3925dd		04 f2 e4 01
>3925e1		00 61 20 22 75 0d 00 61		MIDI_INSTRUMENT_GOBLIN     .text $00, $61, $20, $22, $75, $0D, $00, $61, $00, $45, $25, $00
>3925e9		00 45 25 00
>3925ed		00 e1 21 f6 84 0f 00 e1		MIDI_INSTRUMENT_ECHODROP   .text $00, $E1, $21, $F6, $84, $0F, $00, $E1, $01, $A3, $36, $00
>3925f5		01 a3 36 00
>3925f9		00 e2 14 73 64 0b 01 e1		MIDI_INSTRUMENT_STARTHEM   .text $00, $E2, $14, $73, $64, $0B, $01, $E1, $01, $98, $05, $01
>392601		01 98 05 01
>392605		00 21 0b 72 34 09 00 24		MIDI_INSTRUMENT_SITAR      .text $00, $21, $0B, $72, $34, $09, $00, $24, $02, $A3, $F6, $01
>39260d		02 a3 f6 01
>392611		00 21 16 f4 53 0d 00 04		MIDI_INSTRUMENT_BANJO      .text $00, $21, $16, $F4, $53, $0D, $00, $04, $00, $F6, $F8, $00
>392619		00 f6 f8 00
>39261d		00 21 18 da 02 0d 00 35		MIDI_INSTRUMENT_SHAMISEN   .text $00, $21, $18, $DA, $02, $0D, $00, $35, $00, $F3, $F5, $00
>392625		00 f3 f5 00
>392629		00 25 0f fa 63 09 00 02		MIDI_INSTRUMENT_KOTO       .text $00, $25, $0F, $FA, $63, $09, $00, $02, $00, $94, $E5, $01
>392631		00 94 e5 01
>392635		00 32 07 f9 96 01 00 11		MIDI_INSTRUMENT_KALIMBA    .text $00, $32, $07, $F9, $96, $01, $00, $11, $00, $84, $44, $00
>39263d		00 84 44 00
>392641		00 20 0e 97 18 09 02 25		MIDI_INSTRUMENT_BAGPIPE    .text $00, $20, $0E, $97, $18, $09, $02, $25, $03, $83, $18, $01
>392649		03 83 18 01
>39264d		00 61 18 f6 29 01 00 62		MIDI_INSTRUMENT_FIDDLE     .text $00, $61, $18, $F6, $29, $01, $00, $62, $01, $78, $08, $01
>392655		01 78 08 01
>392659		00 e6 21 76 19 0b 00 61		MIDI_INSTRUMENT_SHANNAI    .text $00, $E6, $21, $76, $19, $0B, $00, $61, $03, $8E, $08, $01
>392661		03 8e 08 01
>392665		00 27 23 f0 d4 01 00 05		MIDI_INSTRUMENT_TINKLBEL   .text $00, $27, $23, $F0, $D4, $01, $00, $05, $09, $F2, $46, $00
>39266d		09 f2 46 00
>392671		00 1c 0c f9 31 0f 01 15		MIDI_INSTRUMENT_AGOGO      .text $00, $1C, $0C, $F9, $31, $0F, $01, $15, $00, $96, $E8, $01
>392679		00 96 e8 01
>39267d		00 02 00 75 16 06 02 01		MIDI_INSTRUMENT_STEELDRM   .text $00, $02, $00, $75, $16, $06, $02, $01, $00, $F6, $F6, $01
>392685		00 f6 f6 01
>392689		00 25 1b fa f2 01 00 12		MIDI_INSTRUMENT_WOODBLOK   .text $00, $25, $1B, $FA, $F2, $01, $00, $12, $00, $F6, $9A, $00
>392691		00 f6 9a 00
>392695		00 02 1d f5 93 01 00 00		MIDI_INSTRUMENT_TAIKO      .text $00, $02, $1D, $F5, $93, $01, $00, $00, $00, $C6, $45, $00
>39269d		00 c6 45 00
>3926a1		00 11 15 f5 32 05 00 10		MIDI_INSTRUMENT_MELOTOM    .text $00, $11, $15, $F5, $32, $05, $00, $10, $00, $F4, $B4, $00
>3926a9		00 f4 b4 00
>3926ad		00 22 06 fa 99 09 00 01		MIDI_INSTRUMENT_SYNDRUM    .text $00, $22, $06, $FA, $99, $09, $00, $01, $00, $D5, $25, $00
>3926b5		00 d5 25 00
>3926b9		00 2e 00 ff 00 0f 02 0e		MIDI_INSTRUMENT_REVRSCYM   .text $00, $2E, $00, $FF, $00, $0F, $02, $0E, $0E, $21, $2D, $00
>3926c1		0e 21 2d 00
>3926c5		00 30 0b 56 e4 01 01 17		MIDI_INSTRUMENT_FRETNOIS   .text $00, $30, $0B, $56, $E4, $01, $01, $17, $00, $55, $87, $02
>3926cd		00 55 87 02
>3926d1		00 24 00 ff 03 0d 00 05		MIDI_INSTRUMENT_BRTHNOIS   .text $00, $24, $00, $FF, $03, $0D, $00, $05, $08, $98, $87, $01
>3926d9		08 98 87 01
>3926dd		00 0e 00 f0 00 0f 02 0a		MIDI_INSTRUMENT_SEASHORE   .text $00, $0E, $00, $F0, $00, $0F, $02, $0A, $04, $17, $04, $03
>3926e5		04 17 04 03
>3926e9		00 20 08 f6 f7 01 00 0e		MIDI_INSTRUMENT_BIRDS      .text $00, $20, $08, $F6, $F7, $01, $00, $0E, $05, $77, $F9, $02
>3926f1		05 77 f9 02
>3926f5		00 20 14 f1 08 01 00 2e		MIDI_INSTRUMENT_TELEPHON   .text $00, $20, $14, $F1, $08, $01, $00, $2E, $02, $F4, $08, $00
>3926fd		02 f4 08 00
>392701		00 20 04 f2 00 03 01 23		MIDI_INSTRUMENT_HELICOPT   .text $00, $20, $04, $F2, $00, $03, $01, $23, $00, $36, $05, $01
>392709		00 36 05 01
>39270d		00 2e 00 ff 02 0f 00 2a		MIDI_INSTRUMENT_APPLAUSE   .text $00, $2E, $00, $FF, $02, $0F, $00, $2A, $05, $32, $55, $03
>392715		05 32 55 03
>392719		00 20 00 a1 ef 0f 00 10		MIDI_INSTRUMENT_GUNSHOT    .text $00, $20, $00, $A1, $EF, $0F, $00, $10, $00, $F3, $DF, $00
>392721		00 f3 df 00
>392725		25 21 39 00 31 21 39 00		midiInstruments .dword MIDI_INSTRUMENT_PIANO1,   MIDI_INSTRUMENT_PIANO2,   MIDI_INSTRUMENT_PIANO3,   MIDI_INSTRUMENT_HONKTONK, MIDI_INSTRUMENT_EP1,      MIDI_INSTRUMENT_EP2
>39272d		3d 21 39 00 49 21 39 00 55 21 39 00 61 21 39 00
>39273d		6d 21 39 00 79 21 39 00		              	.dword MIDI_INSTRUMENT_HARPSIC,  MIDI_INSTRUMENT_CLAVIC,   MIDI_INSTRUMENT_CELESTA,  MIDI_INSTRUMENT_GLOCK,    MIDI_INSTRUMENT_MUSICBOX, MIDI_INSTRUMENT_VIBES
>392745		85 21 39 00 91 21 39 00 9d 21 39 00 a9 21 39 00
>392755		b5 21 39 00 c1 21 39 00		              	.dword MIDI_INSTRUMENT_MARIMBA,  MIDI_INSTRUMENT_XYLO,     MIDI_INSTRUMENT_TUBEBELL, MIDI_INSTRUMENT_SANTUR,   MIDI_INSTRUMENT_ORGAN1,   MIDI_INSTRUMENT_ORGAN2
>39275d		cd 21 39 00 d9 21 39 00 e5 21 39 00 f1 21 39 00
>39276d		fd 21 39 00 09 22 39 00		              	.dword MIDI_INSTRUMENT_ORGAN3,   MIDI_INSTRUMENT_PIPEORG,  MIDI_INSTRUMENT_REEDORG,  MIDI_INSTRUMENT_ACORDIAN, MIDI_INSTRUMENT_HARMONIC, MIDI_INSTRUMENT_BANDNEON
>392775		15 22 39 00 21 22 39 00 2d 22 39 00 39 22 39 00
>392785		45 22 39 00 51 22 39 00		              	.dword MIDI_INSTRUMENT_NYLONGT,  MIDI_INSTRUMENT_STEELGT,  MIDI_INSTRUMENT_JAZZGT,   MIDI_INSTRUMENT_CLEANGT,  MIDI_INSTRUMENT_MUTEGT,   MIDI_INSTRUMENT_OVERDGT
>39278d		5d 22 39 00 69 22 39 00 75 22 39 00 81 22 39 00
>39279d		8d 22 39 00 99 22 39 00		              	.dword MIDI_INSTRUMENT_DISTGT,   MIDI_INSTRUMENT_GTHARMS,  MIDI_INSTRUMENT_ACOUBASS, MIDI_INSTRUMENT_FINGBASS, MIDI_INSTRUMENT_PICKBASS, MIDI_INSTRUMENT_FRETLESS
>3927a5		a5 22 39 00 b1 22 39 00 bd 22 39 00 c9 22 39 00
>3927b5		d5 22 39 00 e1 22 39 00		              	.dword MIDI_INSTRUMENT_SLAPBAS1, MIDI_INSTRUMENT_SLAPBAS2, MIDI_INSTRUMENT_SYNBASS1, MIDI_INSTRUMENT_SYNBASS2, MIDI_INSTRUMENT_VIOLIN,   MIDI_INSTRUMENT_VIOLA
>3927bd		ed 22 39 00 f9 22 39 00 05 23 39 00 11 23 39 00
>3927cd		1d 23 39 00 29 23 39 00		              	.dword MIDI_INSTRUMENT_CELLO,    MIDI_INSTRUMENT_CONTRAB,  MIDI_INSTRUMENT_TREMSTR,  MIDI_INSTRUMENT_PIZZ,     MIDI_INSTRUMENT_HARP,     MIDI_INSTRUMENT_TIMPANI
>3927d5		35 23 39 00 41 23 39 00 4d 23 39 00 59 23 39 00
>3927e5		65 23 39 00 71 23 39 00		              	.dword MIDI_INSTRUMENT_STRINGS,  MIDI_INSTRUMENT_SLOWSTR,  MIDI_INSTRUMENT_SYNSTR1,  MIDI_INSTRUMENT_SYNSTR2,  MIDI_INSTRUMENT_CHOIR,    MIDI_INSTRUMENT_OOHS
>3927ed		7d 23 39 00 89 23 39 00 95 23 39 00 a1 23 39 00
>3927fd		ad 23 39 00 b9 23 39 00		              	.dword MIDI_INSTRUMENT_SYNVOX,   MIDI_INSTRUMENT_ORCHIT,   MIDI_INSTRUMENT_TRUMPET,  MIDI_INSTRUMENT_TROMBONE, MIDI_INSTRUMENT_TUBA,     MIDI_INSTRUMENT_MUTETRP
>392805		c5 23 39 00 d1 23 39 00 dd 23 39 00 e9 23 39 00
>392815		f5 23 39 00 01 24 39 00		              	.dword MIDI_INSTRUMENT_FRHORN,   MIDI_INSTRUMENT_BRASS1,   MIDI_INSTRUMENT_SYNBRAS1, MIDI_INSTRUMENT_SYNBRAS2, MIDI_INSTRUMENT_SOPSAX,   MIDI_INSTRUMENT_ALTOSAX
>39281d		0d 24 39 00 19 24 39 00 25 24 39 00 31 24 39 00
>39282d		3d 24 39 00 49 24 39 00		              	.dword MIDI_INSTRUMENT_TENSAX,   MIDI_INSTRUMENT_BARISAX,  MIDI_INSTRUMENT_OBOE,     MIDI_INSTRUMENT_ENGLHORN, MIDI_INSTRUMENT_BASSOON,  MIDI_INSTRUMENT_CLARINET
>392835		55 24 39 00 61 24 39 00 6d 24 39 00 79 24 39 00
>392845		85 24 39 00 91 24 39 00		              	.dword MIDI_INSTRUMENT_PICCOLO,  MIDI_INSTRUMENT_FLUTE1,   MIDI_INSTRUMENT_RECORDER, MIDI_INSTRUMENT_PANFLUTE, MIDI_INSTRUMENT_BOTTLEB,  MIDI_INSTRUMENT_SHAKU
>39284d		9d 24 39 00 a9 24 39 00 b5 24 39 00 c1 24 39 00
>39285d		cd 24 39 00 d9 24 39 00		              	.dword MIDI_INSTRUMENT_WHISTLE,  MIDI_INSTRUMENT_OCARINA,  MIDI_INSTRUMENT_SQUARWAV, MIDI_INSTRUMENT_SAWWAV,   MIDI_INSTRUMENT_SYNCALLI, MIDI_INSTRUMENT_CHIFLEAD
>392865		e5 24 39 00 f1 24 39 00 fd 24 39 00 09 25 39 00
>392875		15 25 39 00 21 25 39 00		              	.dword MIDI_INSTRUMENT_CHARANG,  MIDI_INSTRUMENT_SOLOVOX,  MIDI_INSTRUMENT_FIFTHSAW, MIDI_INSTRUMENT_BASSLEAD, MIDI_INSTRUMENT_FANTASIA, MIDI_INSTRUMENT_WARMPAD
>39287d		2d 25 39 00 39 25 39 00 45 25 39 00 51 25 39 00
>39288d		5d 25 39 00 69 25 39 00		              	.dword MIDI_INSTRUMENT_POLYSYN,  MIDI_INSTRUMENT_SPACEVOX, MIDI_INSTRUMENT_BOWEDGLS, MIDI_INSTRUMENT_METALPAD, MIDI_INSTRUMENT_HALOPAD,  MIDI_INSTRUMENT_SWEEPPAD
>392895		75 25 39 00 81 25 39 00 8d 25 39 00 99 25 39 00
>3928a5		a5 25 39 00 b1 25 39 00		              	.dword MIDI_INSTRUMENT_ICERAIN,  MIDI_INSTRUMENT_SOUNDTRK, MIDI_INSTRUMENT_CRYSTAL,  MIDI_INSTRUMENT_ATMOSPH,  MIDI_INSTRUMENT_BRIGHT,   MIDI_INSTRUMENT_GOBLIN
>3928ad		bd 25 39 00 c9 25 39 00 d5 25 39 00 e1 25 39 00
>3928bd		ed 25 39 00 f9 25 39 00		              	.dword MIDI_INSTRUMENT_ECHODROP, MIDI_INSTRUMENT_STARTHEM, MIDI_INSTRUMENT_SITAR,    MIDI_INSTRUMENT_BANJO,    MIDI_INSTRUMENT_SHAMISEN, MIDI_INSTRUMENT_KOTO
>3928c5		05 26 39 00 11 26 39 00 1d 26 39 00 29 26 39 00
>3928d5		35 26 39 00 41 26 39 00		              	.dword MIDI_INSTRUMENT_KALIMBA,  MIDI_INSTRUMENT_BAGPIPE,  MIDI_INSTRUMENT_FIDDLE,   MIDI_INSTRUMENT_SHANNAI,  MIDI_INSTRUMENT_TINKLBEL, MIDI_INSTRUMENT_AGOGO
>3928dd		4d 26 39 00 59 26 39 00 65 26 39 00 71 26 39 00
>3928ed		7d 26 39 00 89 26 39 00		              	.dword MIDI_INSTRUMENT_STEELDRM, MIDI_INSTRUMENT_WOODBLOK, MIDI_INSTRUMENT_TAIKO,    MIDI_INSTRUMENT_MELOTOM,  MIDI_INSTRUMENT_SYNDRUM,  MIDI_INSTRUMENT_REVRSCYM
>3928f5		95 26 39 00 a1 26 39 00 ad 26 39 00 b9 26 39 00
>392905		c5 26 39 00 d1 26 39 00		              	.dword MIDI_INSTRUMENT_FRETNOIS, MIDI_INSTRUMENT_BRTHNOIS, MIDI_INSTRUMENT_SEASHORE, MIDI_INSTRUMENT_BIRDS,    MIDI_INSTRUMENT_TELEPHON, MIDI_INSTRUMENT_HELICOPT
>39290d		dd 26 39 00 e9 26 39 00 f5 26 39 00 01 27 39 00
>39291d		0d 27 39 00 19 27 39 00		              	.dword MIDI_INSTRUMENT_APPLAUSE, MIDI_INSTRUMENT_GUNSHOT

;******  Return to file: src\Libraries/OPL2_Library.asm


;******  Processing file: src\Libraries/OPL2_Midi_Instruments_Win31.asm

>392925		00 01 8f f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO1     .text $00, $01, $8F, $F2, $F4, $38, $00, $01, $0D, $F2, $F7, $00
>39292d		0d f2 f7 00
>392931		00 01 4b f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO2     .text $00, $01, $4B, $F2, $F4, $38, $00, $01, $07, $F2, $F7, $00
>392939		07 f2 f7 00
>39293d		00 01 49 f2 f4 38 00 01		MIDIW31_INSTRUMENT_PIANO3     .text $00, $01, $49, $F2, $F4, $38, $00, $01, $07, $F2, $F6, $00
>392945		07 f2 f6 00
>392949		00 81 12 f2 f7 00 00 41		MIDIW31_INSTRUMENT_HONKTONK   .text $00, $81, $12, $F2, $F7, $00, $00, $41, $07, $F2, $F7, $00
>392951		07 f2 f7 00
>392955		00 01 57 f1 f7 00 00 01		MIDIW31_INSTRUMENT_EP1        .text $00, $01, $57, $F1, $F7, $00, $00, $01, $07, $F2, $F7, $00
>39295d		07 f2 f7 00
>392961		00 01 93 f1 f7 00 00 01		MIDIW31_INSTRUMENT_EP2        .text $00, $01, $93, $F1, $F7, $00, $00, $01, $07, $F2, $F7, $00
>392969		07 f2 f7 00
>39296d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_HARPSIC    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392975		00 00 00 00
>392979		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CLAVIC     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392981		00 00 00 00
>392985		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CELESTA    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>39298d		00 00 00 00
>392991		00 07 97 f3 f2 32 00 11		MIDIW31_INSTRUMENT_GLOCK      .text $00, $07, $97, $F3, $F2, $32, $00, $11, $87, $F2, $F1, $00
>392999		87 f2 f1 00
>39299d		00 17 21 54 f4 32 00 01		MIDIW31_INSTRUMENT_MUSICBOX   .text $00, $17, $21, $54, $F4, $32, $00, $01, $07, $F4, $F4, $00
>3929a5		07 f4 f4 00
>3929a9		00 98 62 f3 f6 30 00 81		MIDIW31_INSTRUMENT_VIBES      .text $00, $98, $62, $F3, $F6, $30, $00, $81, $07, $F2, $F6, $00
>3929b1		07 f2 f6 00
>3929b5		00 18 23 f6 f6 00 00 01		MIDIW31_INSTRUMENT_MARIMBA    .text $00, $18, $23, $F6, $F6, $00, $00, $01, $07, $E7, $F7, $00
>3929bd		07 e7 f7 00
>3929c1		00 15 91 f6 f6 00 00 01		MIDIW31_INSTRUMENT_XYLO       .text $00, $15, $91, $F6, $F6, $00, $00, $01, $07, $F6, $F6, $00
>3929c9		07 f6 f6 00
>3929cd		00 45 59 d3 f3 00 00 81		MIDIW31_INSTRUMENT_TUBEBELL   .text $00, $45, $59, $D3, $F3, $00, $00, $81, $87, $A3, $F3, $00
>3929d5		87 a3 f3 00
>3929d9		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SANTUR     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3929e1		00 00 00 00
>3929e5		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ORGAN1     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3929ed		00 00 00 00
>3929f1		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ORGAN2     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3929f9		00 00 00 00
>3929fd		00 70 44 aa 18 34 00 b1		MIDIW31_INSTRUMENT_ORGAN3     .text $00, $70, $44, $AA, $18, $34, $00, $B1, $07, $8A, $08, $00
>392a05		07 8a 08 00
>392a09		00 23 93 97 23 34 01 b1		MIDIW31_INSTRUMENT_PIPEORG    .text $00, $23, $93, $97, $23, $34, $01, $B1, $07, $55, $14, $00
>392a11		07 55 14 00
>392a15		00 61 13 97 04 30 01 b1		MIDIW31_INSTRUMENT_REEDORG    .text $00, $61, $13, $97, $04, $30, $01, $B1, $87, $55, $04, $00
>392a1d		87 55 04 00
>392a21		00 24 48 98 2a 30 01 b1		MIDIW31_INSTRUMENT_ACORDIAN   .text $00, $24, $48, $98, $2A, $30, $01, $B1, $07, $46, $1A, $00
>392a29		07 46 1a 00
>392a2d		00 61 13 91 06 00 01 21		MIDIW31_INSTRUMENT_HARMONIC   .text $00, $61, $13, $91, $06, $00, $01, $21, $07, $61, $07, $00
>392a35		07 61 07 00
>392a39		00 21 13 71 06 00 00 a1		MIDIW31_INSTRUMENT_BANDNEON   .text $00, $21, $13, $71, $06, $00, $00, $A1, $90, $61, $07, $00
>392a41		90 61 07 00
>392a45		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_NYLONGT    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392a4d		00 00 00 00
>392a51		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_STEELGT    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392a59		00 00 00 00
>392a5d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_JAZZGT     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392a65		00 00 00 00
>392a69		00 03 87 f6 22 36 01 21		MIDIW31_INSTRUMENT_CLEANGT    .text $00, $03, $87, $F6, $22, $36, $01, $21, $87, $F3, $F8, $00
>392a71		87 f3 f8 00
>392a75		00 03 47 f9 54 30 00 21		MIDIW31_INSTRUMENT_MUTEGT     .text $00, $03, $47, $F9, $54, $30, $00, $21, $07, $F6, $3A, $00
>392a7d		07 f6 3a 00
>392a81		00 23 4a 91 41 38 01 21		MIDIW31_INSTRUMENT_OVERDGT    .text $00, $23, $4A, $91, $41, $38, $01, $21, $0C, $84, $19, $00
>392a89		0c 84 19 00
>392a8d		00 23 4a 95 19 32 01 21		MIDIW31_INSTRUMENT_DISTGT     .text $00, $23, $4A, $95, $19, $32, $01, $21, $07, $94, $19, $00
>392a95		07 94 19 00
>392a99		00 09 a1 20 4f 00 00 84		MIDIW31_INSTRUMENT_GTHARMS    .text $00, $09, $A1, $20, $4F, $00, $00, $84, $87, $D1, $F8, $00
>392aa1		87 d1 f8 00
>392aa5		00 21 1e 94 06 00 00 a2		MIDIW31_INSTRUMENT_ACOUBASS   .text $00, $21, $1E, $94, $06, $00, $00, $A2, $07, $C3, $A6, $00
>392aad		07 c3 a6 00
>392ab1		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FINGBASS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ab9		00 00 00 00
>392abd		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_PICKBASS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ac5		00 00 00 00
>392ac9		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FRETLESS   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ad1		00 00 00 00
>392ad5		00 01 8b a1 9a 38 00 21		MIDIW31_INSTRUMENT_SLAPBAS1   .text $00, $01, $8B, $A1, $9A, $38, $00, $21, $47, $F2, $DF, $00
>392add		47 f2 df 00
>392ae1		00 21 8b a2 16 38 00 21		MIDIW31_INSTRUMENT_SLAPBAS2   .text $00, $21, $8B, $A2, $16, $38, $00, $21, $0F, $A1, $DF, $00
>392ae9		0f a1 df 00
>392aed		00 31 8b f4 e8 3a 00 31		MIDIW31_INSTRUMENT_SYNBASS1   .text $00, $31, $8B, $F4, $E8, $3A, $00, $31, $07, $F1, $78, $00
>392af5		07 f1 78 00
>392af9		00 31 12 f1 28 30 00 31		MIDIW31_INSTRUMENT_SYNBASS2   .text $00, $31, $12, $F1, $28, $30, $00, $31, $07, $F1, $18, $00
>392b01		07 f1 18 00
>392b05		00 31 15 dd 13 00 01 21		MIDIW31_INSTRUMENT_VIOLIN     .text $00, $31, $15, $DD, $13, $00, $01, $21, $07, $56, $26, $00
>392b0d		07 56 26 00
>392b11		00 31 16 dd 13 00 01 21		MIDIW31_INSTRUMENT_VIOLA      .text $00, $31, $16, $DD, $13, $00, $01, $21, $07, $66, $06, $00
>392b19		07 66 06 00
>392b1d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CELLO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392b25		00 00 00 00
>392b29		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CONTRAB    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392b31		00 00 00 00
>392b35		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TREMSTR    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392b3d		00 00 00 00
>392b41		00 02 1a f5 75 30 01 01		MIDIW31_INSTRUMENT_PIZZ       .text $00, $02, $1A, $F5, $75, $30, $01, $01, $87, $85, $35, $00
>392b49		87 85 35 00
>392b4d		00 02 1d f5 75 30 01 01		MIDIW31_INSTRUMENT_HARP       .text $00, $02, $1D, $F5, $75, $30, $01, $01, $87, $F3, $F4, $00
>392b55		87 f3 f4 00
>392b59		00 10 41 f5 05 32 01 11		MIDIW31_INSTRUMENT_TIMPANI    .text $00, $10, $41, $F5, $05, $32, $01, $11, $07, $F2, $C3, $00
>392b61		07 f2 c3 00
>392b65		00 21 9b b1 25 3c 01 a2		MIDIW31_INSTRUMENT_STRINGS    .text $00, $21, $9B, $B1, $25, $3C, $01, $A2, $08, $72, $08, $00
>392b6d		08 72 08 00
>392b71		00 a1 98 7f 03 00 01 21		MIDIW31_INSTRUMENT_SLOWSTR    .text $00, $A1, $98, $7F, $03, $00, $01, $21, $07, $3F, $07, $01
>392b79		07 3f 07 01
>392b7d		00 a1 93 c1 12 00 00 61		MIDIW31_INSTRUMENT_SYNSTR1    .text $00, $A1, $93, $C1, $12, $00, $00, $61, $07, $4F, $05, $00
>392b85		07 4f 05 00
>392b89		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SYNSTR2    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392b91		00 00 00 00
>392b95		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CHOIR      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392b9d		00 00 00 00
>392ba1		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_OOHS       .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ba9		00 00 00 00
>392bad		00 71 57 54 05 3c 00 72		MIDIW31_INSTRUMENT_SYNVOX     .text $00, $71, $57, $54, $05, $3C, $00, $72, $07, $7A, $05, $00
>392bb5		07 7a 05 00
>392bb9		00 90 00 54 63 38 00 41		MIDIW31_INSTRUMENT_ORCHIT     .text $00, $90, $00, $54, $63, $38, $00, $41, $07, $A5, $45, $00
>392bc1		07 a5 45 00
>392bc5		00 21 92 85 17 3c 00 21		MIDIW31_INSTRUMENT_TRUMPET    .text $00, $21, $92, $85, $17, $3C, $00, $21, $08, $8F, $09, $00
>392bcd		08 8f 09 00
>392bd1		00 21 94 75 17 32 00 21		MIDIW31_INSTRUMENT_TROMBONE   .text $00, $21, $94, $75, $17, $32, $00, $21, $0C, $8F, $09, $00
>392bd9		0c 8f 09 00
>392bdd		00 21 94 76 15 00 00 61		MIDIW31_INSTRUMENT_TUBA       .text $00, $21, $94, $76, $15, $00, $00, $61, $07, $82, $37, $00
>392be5		07 82 37 00
>392be9		00 31 43 9e 17 00 01 21		MIDIW31_INSTRUMENT_MUTETRP    .text $00, $31, $43, $9E, $17, $00, $01, $21, $07, $62, $2C, $01
>392bf1		07 62 2c 01
>392bf5		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FRHORN     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392bfd		00 00 00 00
>392c01		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BRASS1     .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392c09		00 00 00 00
>392c0d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SYNBRAS1   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392c15		00 00 00 00
>392c19		00 21 4d 54 3c 38 00 21		MIDIW31_INSTRUMENT_SYNBRAS2   .text $00, $21, $4D, $54, $3C, $38, $00, $21, $07, $A6, $1C, $00
>392c21		07 a6 1c 00
>392c25		00 31 8f 93 02 38 01 61		MIDIW31_INSTRUMENT_SOPSAX     .text $00, $31, $8F, $93, $02, $38, $01, $61, $07, $72, $0B, $00
>392c2d		07 72 0b 00
>392c31		00 31 8e 93 03 38 01 61		MIDIW31_INSTRUMENT_ALTOSAX    .text $00, $31, $8E, $93, $03, $38, $01, $61, $07, $72, $09, $00
>392c39		07 72 09 00
>392c3d		00 31 91 93 03 30 01 61		MIDIW31_INSTRUMENT_TENSAX     .text $00, $31, $91, $93, $03, $30, $01, $61, $07, $82, $09, $00
>392c45		07 82 09 00
>392c49		00 31 8e 93 0f 00 01 61		MIDIW31_INSTRUMENT_BARISAX    .text $00, $31, $8E, $93, $0F, $00, $01, $61, $07, $72, $0F, $00
>392c51		07 72 0f 00
>392c55		00 21 4b aa 16 00 01 21		MIDIW31_INSTRUMENT_OBOE       .text $00, $21, $4B, $AA, $16, $00, $01, $21, $07, $8F, $0A, $00
>392c5d		07 8f 0a 00
>392c61		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ENGLHORN   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392c69		00 00 00 00
>392c6d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BASSOON    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392c75		00 00 00 00
>392c79		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CLARINET   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392c81		00 00 00 00
>392c85		00 e1 1f 85 5f 30 00 e1		MIDIW31_INSTRUMENT_PICCOLO    .text $00, $E1, $1F, $85, $5F, $30, $00, $E1, $07, $65, $1A, $00
>392c8d		07 65 1a 00
>392c91		00 e1 46 88 5f 30 00 e1		MIDIW31_INSTRUMENT_FLUTE1     .text $00, $E1, $46, $88, $5F, $30, $00, $E1, $07, $65, $1A, $00
>392c99		07 65 1a 00
>392c9d		00 a1 9c 75 1f 32 00 21		MIDIW31_INSTRUMENT_RECORDER   .text $00, $A1, $9C, $75, $1F, $32, $00, $21, $07, $75, $0A, $00
>392ca5		07 75 0a 00
>392ca9		00 31 8b 84 58 30 00 21		MIDIW31_INSTRUMENT_PANFLUTE   .text $00, $31, $8B, $84, $58, $30, $00, $21, $07, $65, $1A, $00
>392cb1		07 65 1a 00
>392cb5		00 e1 4c 66 56 00 00 a1		MIDIW31_INSTRUMENT_BOTTLEB    .text $00, $E1, $4C, $66, $56, $00, $00, $A1, $07, $65, $26, $00
>392cbd		07 65 26 00
>392cc1		00 62 cb 76 46 00 00 a1		MIDIW31_INSTRUMENT_SHAKU      .text $00, $62, $CB, $76, $46, $00, $00, $A1, $07, $55, $36, $00
>392cc9		07 55 36 00
>392ccd		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WHISTLE    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392cd5		00 00 00 00
>392cd9		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_OCARINA    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ce1		00 00 00 00
>392ce5		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SQUARWAV   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ced		00 00 00 00
>392cf1		00 21 0e ff 0f 30 01 21		MIDIW31_INSTRUMENT_SAWWAV     .text $00, $21, $0E, $FF, $0F, $30, $01, $21, $07, $FF, $0F, $01
>392cf9		07 ff 0f 01
>392cfd		00 22 46 86 55 30 00 21		MIDIW31_INSTRUMENT_SYNCALLI   .text $00, $22, $46, $86, $55, $30, $00, $21, $87, $64, $18, $00
>392d05		87 64 18 00
>392d09		00 21 45 66 12 30 00 a1		MIDIW31_INSTRUMENT_CHIFLEAD   .text $00, $21, $45, $66, $12, $30, $00, $A1, $07, $96, $0A, $00
>392d11		07 96 0a 00
>392d15		00 21 8b 92 2a 34 01 22		MIDIW31_INSTRUMENT_CHARANG    .text $00, $21, $8B, $92, $2A, $34, $01, $22, $07, $91, $2A, $00
>392d1d		07 91 2a 00
>392d21		00 a2 9e df 05 00 00 61		MIDIW31_INSTRUMENT_SOLOVOX    .text $00, $A2, $9E, $DF, $05, $00, $00, $61, $47, $6F, $07, $00
>392d29		47 6f 07 00
>392d2d		00 20 1a ef 01 00 00 60		MIDIW31_INSTRUMENT_FIFTHSAW   .text $00, $20, $1A, $EF, $01, $00, $00, $60, $07, $8F, $06, $02
>392d35		07 8f 06 02
>392d39		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BASSLEAD   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d41		00 00 00 00
>392d45		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_FANTASIA   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d4d		00 00 00 00
>392d51		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WARMPAD    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392d59		00 00 00 00
>392d5d		00 61 17 91 34 3c 00 61		MIDIW31_INSTRUMENT_POLYSYN    .text $00, $61, $17, $91, $34, $3C, $00, $61, $07, $55, $16, $00
>392d65		07 55 16 00
>392d69		00 71 5d 54 01 30 00 72		MIDIW31_INSTRUMENT_SPACEVOX   .text $00, $71, $5D, $54, $01, $30, $00, $72, $07, $6A, $03, $00
>392d71		07 6a 03 00
>392d75		00 21 97 21 43 38 00 a2		MIDIW31_INSTRUMENT_BOWEDGLS   .text $00, $21, $97, $21, $43, $38, $00, $A2, $07, $42, $35, $00
>392d7d		07 42 35 00
>392d81		00 a1 1c a1 77 30 01 21		MIDIW31_INSTRUMENT_METALPAD   .text $00, $A1, $1C, $A1, $77, $30, $01, $21, $07, $31, $47, $01
>392d89		07 31 47 01
>392d8d		00 21 89 11 33 00 00 61		MIDIW31_INSTRUMENT_HALOPAD    .text $00, $21, $89, $11, $33, $00, $00, $61, $0A, $42, $25, $00
>392d95		0a 42 25 00
>392d99		00 a1 15 11 47 00 01 21		MIDIW31_INSTRUMENT_SWEEPPAD   .text $00, $A1, $15, $11, $47, $00, $01, $21, $07, $CF, $07, $00
>392da1		07 cf 07 00
>392da5		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_ICERAIN    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392dad		00 00 00 00
>392db1		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SOUNDTRK   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392db9		00 00 00 00
>392dbd		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_CRYSTAL    .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392dc5		00 00 00 00
>392dc9		00 22 92 b1 81 3c 00 61		MIDIW31_INSTRUMENT_ATMOSPH    .text $00, $22, $92, $B1, $81, $3C, $00, $61, $8A, $F2, $26, $00
>392dd1		8a f2 26 00
>392dd5		00 41 4d f1 51 30 01 42		MIDIW31_INSTRUMENT_BRIGHT     .text $00, $41, $4D, $F1, $51, $30, $01, $42, $07, $F2, $F5, $00
>392ddd		07 f2 f5 00
>392de1		00 61 94 11 51 36 01 a3		MIDIW31_INSTRUMENT_GOBLIN     .text $00, $61, $94, $11, $51, $36, $01, $A3, $87, $11, $13, $00
>392de9		87 11 13 00
>392ded		00 61 8c 11 31 3a 00 a1		MIDIW31_INSTRUMENT_ECHODROP   .text $00, $61, $8C, $11, $31, $3A, $00, $A1, $87, $1D, $03, $00
>392df5		87 1d 03 00
>392df9		00 a4 4c f3 73 00 01 61		MIDIW31_INSTRUMENT_STARTHEM   .text $00, $A4, $4C, $F3, $73, $00, $01, $61, $07, $81, $23, $00
>392e01		07 81 23 00
>392e05		00 02 85 d2 53 00 00 07		MIDIW31_INSTRUMENT_SITAR      .text $00, $02, $85, $D2, $53, $00, $00, $07, $0A, $F2, $F6, $01
>392e0d		0a f2 f6 01
>392e11		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BANJO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e19		00 00 00 00
>392e1d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_SHAMISEN   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e25		00 00 00 00
>392e29		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_KOTO       .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e31		00 00 00 00
>392e35		00 04 4f fa 56 3c 00 01		MIDIW31_INSTRUMENT_KALIMBA    .text $00, $04, $4F, $FA, $56, $3C, $00, $01, $07, $C2, $05, $00
>392e3d		07 c2 05 00
>392e41		00 21 49 7c 20 36 00 22		MIDIW31_INSTRUMENT_BAGPIPE    .text $00, $21, $49, $7C, $20, $36, $00, $22, $07, $6F, $0C, $01
>392e49		07 6f 0c 01
>392e4d		00 31 85 dd 33 3a 01 21		MIDIW31_INSTRUMENT_FIDDLE     .text $00, $31, $85, $DD, $33, $3A, $01, $21, $07, $56, $16, $00
>392e55		07 56 16 00
>392e59		00 20 04 da 05 30 02 21		MIDIW31_INSTRUMENT_SHANNAI    .text $00, $20, $04, $DA, $05, $30, $02, $21, $88, $8F, $0B, $00
>392e61		88 8f 0b 00
>392e65		00 05 6a f1 e5 00 00 03		MIDIW31_INSTRUMENT_TINKLBEL   .text $00, $05, $6A, $F1, $E5, $00, $00, $03, $87, $C3, $E5, $00
>392e6d		87 c3 e5 00
>392e71		00 07 15 ec 26 00 00 02		MIDIW31_INSTRUMENT_AGOGO      .text $00, $07, $15, $EC, $26, $00, $00, $02, $07, $F8, $16, $00
>392e79		07 f8 16 00
>392e7d		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_STEELDRM   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e85		00 00 00 00
>392e89		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_WOODBLOK   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e91		00 00 00 00
>392e95		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TAIKO      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392e9d		00 00 00 00
>392ea1		00 11 41 f8 47 34 02 10		MIDIW31_INSTRUMENT_MELOTOM    .text $00, $11, $41, $F8, $47, $34, $02, $10, $0A, $F3, $03, $00
>392ea9		0a f3 03 00
>392ead		00 01 8e f1 06 3e 02 10		MIDIW31_INSTRUMENT_SYNDRUM    .text $00, $01, $8E, $F1, $06, $3E, $02, $10, $07, $F3, $02, $00
>392eb5		07 f3 02 00
>392eb9		00 0e 00 1f 00 3e 00 c0		MIDIW31_INSTRUMENT_REVRSCYM   .text $00, $0E, $00, $1F, $00, $3E, $00, $C0, $07, $1F, $FF, $03
>392ec1		07 1f ff 03
>392ec5		00 06 80 f8 24 38 00 03		MIDIW31_INSTRUMENT_FRETNOIS   .text $00, $06, $80, $F8, $24, $38, $00, $03, $8F, $56, $84, $02
>392ecd		8f 56 84 02
>392ed1		00 0e 00 f8 00 00 00 d0		MIDIW31_INSTRUMENT_BRTHNOIS   .text $00, $0E, $00, $F8, $00, $00, $00, $D0, $0C, $34, $04, $03
>392ed9		0c 34 04 03
>392edd		00 0e 00 f6 00 00 00 c0		MIDIW31_INSTRUMENT_SEASHORE   .text $00, $0E, $00, $F6, $00, $00, $00, $C0, $07, $1F, $02, $03
>392ee5		07 1f 02 03
>392ee9		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_BIRDS      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392ef1		00 00 00 00
>392ef5		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_TELEPHON   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392efd		00 00 00 00
>392f01		00 00 00 00 00 00 00 00		MIDIW31_INSTRUMENT_HELICOPT   .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>392f09		00 00 00 00
>392f0d		00 26 00 ff 01 3e 00 e4		MIDIW31_INSTRUMENT_APPLAUSE   .text $00, $26, $00, $FF, $01, $3E, $00, $E4, $07, $12, $16, $01
>392f15		07 12 16 01
>392f19		00 00 00 f3 f0 3e 00 00		MIDIW31_INSTRUMENT_GUNSHOT    .text $00, $00, $00, $F3, $F0, $3E, $00, $00, $07, $F6, $C9, $02
>392f21		07 f6 c9 02
>392f25		25 29 39 00 31 29 39 00		midiInstrumentsw31 .dword MIDIW31_INSTRUMENT_PIANO1,   MIDIW31_INSTRUMENT_PIANO2,   MIDIW31_INSTRUMENT_PIANO3,   MIDIW31_INSTRUMENT_HONKTONK, MIDIW31_INSTRUMENT_EP1, MIDIW31_INSTRUMENT_EP2
>392f2d		3d 29 39 00 49 29 39 00 55 29 39 00 61 29 39 00
>392f3d		6d 29 39 00 79 29 39 00		                   .dword MIDIW31_INSTRUMENT_HARPSIC,  MIDIW31_INSTRUMENT_CLAVIC,   MIDIW31_INSTRUMENT_CELESTA,  MIDIW31_INSTRUMENT_GLOCK,    MIDIW31_INSTRUMENT_MUSICBOX, MIDIW31_INSTRUMENT_VIBES
>392f45		85 29 39 00 91 29 39 00 9d 29 39 00 a9 29 39 00
>392f55		b5 29 39 00 c1 29 39 00			                 .dword MIDIW31_INSTRUMENT_MARIMBA,  MIDIW31_INSTRUMENT_XYLO,     MIDIW31_INSTRUMENT_TUBEBELL, MIDIW31_INSTRUMENT_SANTUR,   MIDIW31_INSTRUMENT_ORGAN1,   MIDIW31_INSTRUMENT_ORGAN2
>392f5d		cd 29 39 00 d9 29 39 00 e5 29 39 00 f1 29 39 00
>392f6d		fd 29 39 00 09 2a 39 00			                 .dword MIDIW31_INSTRUMENT_ORGAN3,   MIDIW31_INSTRUMENT_PIPEORG,  MIDIW31_INSTRUMENT_REEDORG,  MIDIW31_INSTRUMENT_ACORDIAN, MIDIW31_INSTRUMENT_HARMONIC, MIDIW31_INSTRUMENT_BANDNEON
>392f75		15 2a 39 00 21 2a 39 00 2d 2a 39 00 39 2a 39 00
>392f85		45 2a 39 00 51 2a 39 00		                     .dword MIDIW31_INSTRUMENT_NYLONGT,  MIDIW31_INSTRUMENT_STEELGT,  MIDIW31_INSTRUMENT_JAZZGT,   MIDIW31_INSTRUMENT_CLEANGT,  MIDIW31_INSTRUMENT_MUTEGT,   MIDIW31_INSTRUMENT_OVERDGT
>392f8d		5d 2a 39 00 69 2a 39 00 75 2a 39 00 81 2a 39 00
>392f9d		8d 2a 39 00 99 2a 39 00			                 .dword MIDIW31_INSTRUMENT_DISTGT,   MIDIW31_INSTRUMENT_GTHARMS,  MIDIW31_INSTRUMENT_ACOUBASS, MIDIW31_INSTRUMENT_FINGBASS, MIDIW31_INSTRUMENT_PICKBASS, MIDIW31_INSTRUMENT_FRETLESS
>392fa5		a5 2a 39 00 b1 2a 39 00 bd 2a 39 00 c9 2a 39 00
>392fb5		d5 2a 39 00 e1 2a 39 00			                 .dword MIDIW31_INSTRUMENT_SLAPBAS1, MIDIW31_INSTRUMENT_SLAPBAS2, MIDIW31_INSTRUMENT_SYNBASS1, MIDIW31_INSTRUMENT_SYNBASS2, MIDIW31_INSTRUMENT_VIOLIN,   MIDIW31_INSTRUMENT_VIOLA
>392fbd		ed 2a 39 00 f9 2a 39 00 05 2b 39 00 11 2b 39 00
>392fcd		1d 2b 39 00 29 2b 39 00			                 .dword MIDIW31_INSTRUMENT_CELLO,    MIDIW31_INSTRUMENT_CONTRAB,  MIDIW31_INSTRUMENT_TREMSTR,  MIDIW31_INSTRUMENT_PIZZ,     MIDIW31_INSTRUMENT_HARP,     MIDIW31_INSTRUMENT_TIMPANI
>392fd5		35 2b 39 00 41 2b 39 00 4d 2b 39 00 59 2b 39 00
>392fe5		65 2b 39 00 71 2b 39 00			                 .dword MIDIW31_INSTRUMENT_STRINGS,  MIDIW31_INSTRUMENT_SLOWSTR,  MIDIW31_INSTRUMENT_SYNSTR1,  MIDIW31_INSTRUMENT_SYNSTR2,  MIDIW31_INSTRUMENT_CHOIR,    MIDIW31_INSTRUMENT_OOHS
>392fed		7d 2b 39 00 89 2b 39 00 95 2b 39 00 a1 2b 39 00
>392ffd		ad 2b 39 00 b9 2b 39 00			                 .dword MIDIW31_INSTRUMENT_SYNVOX,   MIDIW31_INSTRUMENT_ORCHIT,   MIDIW31_INSTRUMENT_TRUMPET,  MIDIW31_INSTRUMENT_TROMBONE, MIDIW31_INSTRUMENT_TUBA,     MIDIW31_INSTRUMENT_MUTETRP
>393005		c5 2b 39 00 d1 2b 39 00 dd 2b 39 00 e9 2b 39 00
>393015		f5 2b 39 00 01 2c 39 00			                 .dword MIDIW31_INSTRUMENT_FRHORN,   MIDIW31_INSTRUMENT_BRASS1,   MIDIW31_INSTRUMENT_SYNBRAS1, MIDIW31_INSTRUMENT_SYNBRAS2, MIDIW31_INSTRUMENT_SOPSAX,   MIDIW31_INSTRUMENT_ALTOSAX
>39301d		0d 2c 39 00 19 2c 39 00 25 2c 39 00 31 2c 39 00
>39302d		3d 2c 39 00 49 2c 39 00			                 .dword MIDIW31_INSTRUMENT_TENSAX,   MIDIW31_INSTRUMENT_BARISAX,  MIDIW31_INSTRUMENT_OBOE,     MIDIW31_INSTRUMENT_ENGLHORN, MIDIW31_INSTRUMENT_BASSOON,  MIDIW31_INSTRUMENT_CLARINET
>393035		55 2c 39 00 61 2c 39 00 6d 2c 39 00 79 2c 39 00
>393045		85 2c 39 00 91 2c 39 00			                 .dword MIDIW31_INSTRUMENT_PICCOLO,  MIDIW31_INSTRUMENT_FLUTE1,   MIDIW31_INSTRUMENT_RECORDER, MIDIW31_INSTRUMENT_PANFLUTE, MIDIW31_INSTRUMENT_BOTTLEB,  MIDIW31_INSTRUMENT_SHAKU
>39304d		9d 2c 39 00 a9 2c 39 00 b5 2c 39 00 c1 2c 39 00
>39305d		cd 2c 39 00 d9 2c 39 00			                 .dword MIDIW31_INSTRUMENT_WHISTLE,  MIDIW31_INSTRUMENT_OCARINA,  MIDIW31_INSTRUMENT_SQUARWAV, MIDIW31_INSTRUMENT_SAWWAV,   MIDIW31_INSTRUMENT_SYNCALLI, MIDIW31_INSTRUMENT_CHIFLEAD
>393065		e5 2c 39 00 f1 2c 39 00 fd 2c 39 00 09 2d 39 00
>393075		15 2d 39 00 21 2d 39 00			                 .dword MIDIW31_INSTRUMENT_CHARANG,  MIDIW31_INSTRUMENT_SOLOVOX,  MIDIW31_INSTRUMENT_FIFTHSAW, MIDIW31_INSTRUMENT_BASSLEAD, MIDIW31_INSTRUMENT_FANTASIA, MIDIW31_INSTRUMENT_WARMPAD
>39307d		2d 2d 39 00 39 2d 39 00 45 2d 39 00 51 2d 39 00
>39308d		5d 2d 39 00 69 2d 39 00			                 .dword MIDIW31_INSTRUMENT_POLYSYN,  MIDIW31_INSTRUMENT_SPACEVOX, MIDIW31_INSTRUMENT_BOWEDGLS, MIDIW31_INSTRUMENT_METALPAD, MIDIW31_INSTRUMENT_HALOPAD,  MIDIW31_INSTRUMENT_SWEEPPAD
>393095		75 2d 39 00 81 2d 39 00 8d 2d 39 00 99 2d 39 00
>3930a5		a5 2d 39 00 b1 2d 39 00			                 .dword MIDIW31_INSTRUMENT_ICERAIN,  MIDIW31_INSTRUMENT_SOUNDTRK, MIDIW31_INSTRUMENT_CRYSTAL,  MIDIW31_INSTRUMENT_ATMOSPH,  MIDIW31_INSTRUMENT_BRIGHT,   MIDIW31_INSTRUMENT_GOBLIN
>3930ad		bd 2d 39 00 c9 2d 39 00 d5 2d 39 00 e1 2d 39 00
>3930bd		ed 2d 39 00 f9 2d 39 00			                 .dword MIDIW31_INSTRUMENT_ECHODROP, MIDIW31_INSTRUMENT_STARTHEM, MIDIW31_INSTRUMENT_SITAR,    MIDIW31_INSTRUMENT_BANJO,    MIDIW31_INSTRUMENT_SHAMISEN, MIDIW31_INSTRUMENT_KOTO
>3930c5		05 2e 39 00 11 2e 39 00 1d 2e 39 00 29 2e 39 00
>3930d5		35 2e 39 00 41 2e 39 00			                 .dword MIDIW31_INSTRUMENT_KALIMBA,  MIDIW31_INSTRUMENT_BAGPIPE,  MIDIW31_INSTRUMENT_FIDDLE,   MIDIW31_INSTRUMENT_SHANNAI,  MIDIW31_INSTRUMENT_TINKLBEL, MIDIW31_INSTRUMENT_AGOGO
>3930dd		4d 2e 39 00 59 2e 39 00 65 2e 39 00 71 2e 39 00
>3930ed		7d 2e 39 00 89 2e 39 00			                 .dword MIDIW31_INSTRUMENT_STEELDRM, MIDIW31_INSTRUMENT_WOODBLOK, MIDIW31_INSTRUMENT_TAIKO,    MIDIW31_INSTRUMENT_MELOTOM,  MIDIW31_INSTRUMENT_SYNDRUM,  MIDIW31_INSTRUMENT_REVRSCYM
>3930f5		95 2e 39 00 a1 2e 39 00 ad 2e 39 00 b9 2e 39 00
>393105		c5 2e 39 00 d1 2e 39 00			                 .dword MIDIW31_INSTRUMENT_FRETNOIS, MIDIW31_INSTRUMENT_BRTHNOIS, MIDIW31_INSTRUMENT_SEASHORE, MIDIW31_INSTRUMENT_BIRDS,    MIDIW31_INSTRUMENT_TELEPHON, MIDIW31_INSTRUMENT_HELICOPT
>39310d		dd 2e 39 00 e9 2e 39 00 f5 2e 39 00 01 2f 39 00
>39311d		0d 2f 39 00 19 2f 39 00			                 .dword MIDIW31_INSTRUMENT_APPLAUSE, MIDIW31_INSTRUMENT_GUNSHOT

;******  Return to file: src\Libraries/OPL2_Library.asm

>393125		3c 42 44 45 47 49 4b 4c		NOTE_INTRO  .byte  $3C, $42, $44, $45, $47, $49, $4B, $4C
.39312d						IOPL2_TONE_TEST
.39312d		e2 20		sep #$20	                SEP #$20        ; set A short
.39312f		c2 10		rep #$10	                REP #$10        ; set X long
.393131		a2 00 00	ldx #$0000	                LDX #0
.393134						OPL2_TONE_TESTING_L1
.393134		bf 25 31 39	lda $393125,x	                LDA NOTE_INTRO, X
.393138		29 0f		and #$0f	                AND #$F
.39313a		85 30		sta $30		                STA OPL2_NOTE ; start at C
.39313c		bf 25 31 39	lda $393125,x	                LDA NOTE_INTRO, X
.393140		29 70		and #$70	                AND #$70
.393142		4a		lsr a		                LSR A
.393143		4a		lsr a		                LSR A
.393144		4a		lsr a		                LSR A
.393145		4a		lsr a		                LSR A
.393146		85 31		sta $31		                STA OPL2_OCTAVE
.393148		8a		txa		                TXA
.393149		29 03		and #$03	                AND #$03        ; replace modulo 3 -  play each note on a different channel
.39314b		85 27		sta $27		                STA OPL2_CHANNEL
.39314d		22 1d 33 39	jsl $39331d	                JSL OPL2_PLAYNOTE
.393151		a0 00 00	ldy #$0000	                LDY #$0000
.393154						OPL2_TONE_TESTING_L2
.393154		ea		nop		                NOP
.393155		ea		nop		                NOP
.393156		ea		nop		                NOP
.393157		ea		nop		                NOP
.393158		c8		iny		                INY
.393159		c0 ff ff	cpy #$ffff	                CPY #$FFFF
.39315c		d0 f6		bne $393154	                BNE OPL2_TONE_TESTING_L2
.39315e		e8		inx		                INX
.39315f		e0 08 00	cpx #$0008	                CPX #8
.393162		d0 d0		bne $393134	                BNE OPL2_TONE_TESTING_L1
.393164		6b		rtl		                RTL
.393165						OPL2_INIT
.393165		c2 20		rep #$20	                REP #$20        ; set A long
.393167		a9 00 00	lda #$0000	                LDA #$0000
.39316a		85 28		sta $28		                STA OPL2_REG_REGION
.39316c		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.39316e		85 30		sta $30		                STA OPL2_NOTE
.393170		85 32		sta $32		                STA OPL2_PARAMETER0
.393172		85 34		sta $34		                STA OPL2_PARAMETER2
.393174		a9 ef 10	lda #$10ef	                LDA #<>INSTRUMENT_ACCORDN
.393177		85 50		sta $50		                STA RAD_ADDR
.393179		a9 39 00	lda #$0039	                LDA #<`INSTRUMENT_ACCORDN
.39317c		85 52		sta $52		                STA RAD_ADDR + 2
.39317e		e2 20		sep #$20	                SEP #$20        ; set A short
.393180		6b		rtl		                RTL
.393181						OPL2_Reset
.393181		6b		rtl		                RTL
.393182						OPL2_Get_FrequencyBlock
.393182		6b		rtl		                RTL
.393183						OPL2_GET_REGISTER
.393183		48		pha		                PHA             ; begin setdp macro
.393184		08		php		                PHP
.393185		c2 20		rep #$20	                REP #$20        ; set A long
.393187		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39318a		5b		tcd		                TCD
.39318b		28		plp		                PLP
.39318c		68		pla		                PLA             ; end setdp macro
.39318d		c2 20		rep #$20	                REP #$20        ; set A long
.39318f		18		clc		              CLC
.393190		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393193		65 32		adc $32		              ADC OPL2_PARAMETER0
.393195		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393197		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.39319a		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39319c		e2 20		sep #$20	                SEP #$20        ; set A short
.39319e		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3931a0		6b		rtl		              RTL
.3931a1						OPL2_GET_WAVEFORM_SELECT
.3931a1		48		pha		                PHA             ; begin setdp macro
.3931a2		08		php		                PHP
.3931a3		c2 20		rep #$20	                REP #$20        ; set A long
.3931a5		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3931a8		5b		tcd		                TCD
.3931a9		28		plp		                PLP
.3931aa		68		pla		                PLA             ; end setdp macro
.3931ab		c2 20		rep #$20	                REP #$20        ; set A long
.3931ad		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3931b0		69 01 00	adc #$0001	              ADC #$0001
.3931b3		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3931b5		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3931b8		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3931ba		e2 20		sep #$20	                SEP #$20        ; set A short
.3931bc		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3931be		29 20		and #$20	              AND #$20
.3931c0		6b		rtl		              RTL
.3931c1						OPL2_GET_SCALINGLEVEL
.3931c1		48		pha		                PHA             ; begin setdp macro
.3931c2		08		php		                PHP
.3931c3		c2 20		rep #$20	                REP #$20        ; set A long
.3931c5		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3931c8		5b		tcd		                TCD
.3931c9		28		plp		                PLP
.3931ca		68		pla		                PLA             ; end setdp macro
.3931cb		c2 20		rep #$20	                REP #$20        ; set A long
.3931cd		a9 40 00	lda #$0040	              LDA #$0040  ;
.3931d0		85 28		sta $28		              STA OPL2_REG_REGION
.3931d2		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3931d5		e2 20		sep #$20	                SEP #$20        ; set A short
.3931d7		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3931d9		29 c0		and #$c0	              AND #$C0
.3931db		4a		lsr a		              LSR A
.3931dc		4a		lsr a		              LSR A
.3931dd		4a		lsr a		              LSR A
.3931de		4a		lsr a		              LSR A
.3931df		4a		lsr a		              LSR A
.3931e0		4a		lsr a		              LSR A
.3931e1		6b		rtl		              RTL
.3931e2						OPL2_GET_BLOCK
.3931e2		48		pha		                PHA             ; begin setdp macro
.3931e3		08		php		                PHP
.3931e4		c2 20		rep #$20	                REP #$20        ; set A long
.3931e6		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3931e9		5b		tcd		                TCD
.3931ea		28		plp		                PLP
.3931eb		68		pla		                PLA             ; end setdp macro
.3931ec		e2 20		sep #$20	                SEP #$20        ; set A short
.3931ee		18		clc		              CLC
.3931ef		a5 27		lda $27		              LDA OPL2_CHANNEL
.3931f1		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.3931f3		69 b0		adc #$b0	              ADC #$B0
.3931f5		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.3931f7		a9 00		lda #$00	              LDA #$00
.3931f9		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.3931fb		c2 30		rep #$30	                REP #$30        ; set A&X long
.3931fd		18		clc		              CLC
.3931fe		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393201		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393203		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393205		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393208		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39320a		e2 20		sep #$20	                SEP #$20        ; set A short
.39320c		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39320e		29 1c		and #$1c	              AND #$1C
.393210		4a		lsr a		              LSR A
.393211		4a		lsr a		              LSR A
.393212		6b		rtl		              RTL
.393213						OPL2_GET_KEYON
.393213		48		pha		                PHA             ; begin setdp macro
.393214		08		php		                PHP
.393215		c2 20		rep #$20	                REP #$20        ; set A long
.393217		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39321a		5b		tcd		                TCD
.39321b		28		plp		                PLP
.39321c		68		pla		                PLA             ; end setdp macro
.39321d		e2 20		sep #$20	                SEP #$20        ; set A short
.39321f		18		clc		              CLC
.393220		a5 27		lda $27		              LDA OPL2_CHANNEL
.393222		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393224		69 b0		adc #$b0	              ADC #$B0
.393226		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393228		a9 00		lda #$00	              LDA #$00
.39322a		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39322c		c2 30		rep #$30	                REP #$30        ; set A&X long
.39322e		18		clc		              CLC
.39322f		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393232		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393234		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393236		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393239		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39323b		e2 20		sep #$20	                SEP #$20        ; set A short
.39323d		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39323f		29 20		and #$20	              AND #$20
.393241		6b		rtl		              RTL
.393242						OPL2_GET_FEEDBACK
.393242		48		pha		                PHA             ; begin setdp macro
.393243		08		php		                PHP
.393244		c2 20		rep #$20	                REP #$20        ; set A long
.393246		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393249		5b		tcd		                TCD
.39324a		28		plp		                PLP
.39324b		68		pla		                PLA             ; end setdp macro
.39324c		e2 20		sep #$20	                SEP #$20        ; set A short
.39324e		18		clc		              CLC
.39324f		a5 27		lda $27		              LDA OPL2_CHANNEL
.393251		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393253		69 c0		adc #$c0	              ADC #$C0
.393255		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393257		a9 00		lda #$00	              LDA #$00
.393259		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39325b		c2 30		rep #$30	                REP #$30        ; set A&X long
.39325d		18		clc		              CLC
.39325e		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393261		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393263		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393265		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393268		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39326a		e2 20		sep #$20	                SEP #$20        ; set A short
.39326c		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39326e		29 e0		and #$e0	              AND #$E0
.393270		4a		lsr a		              LSR
.393271		6b		rtl		              RTL
.393272						OPL2_GET_SYNTHMODE
.393272		48		pha		                PHA             ; begin setdp macro
.393273		08		php		                PHP
.393274		c2 20		rep #$20	                REP #$20        ; set A long
.393276		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393279		5b		tcd		                TCD
.39327a		28		plp		                PLP
.39327b		68		pla		                PLA             ; end setdp macro
.39327c		e2 20		sep #$20	                SEP #$20        ; set A short
.39327e		18		clc		              CLC
.39327f		a5 27		lda $27		              LDA OPL2_CHANNEL
.393281		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393283		69 c0		adc #$c0	              ADC #$C0
.393285		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393287		a9 00		lda #$00	              LDA #$00
.393289		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39328b		c2 30		rep #$30	                REP #$30        ; set A&X long
.39328d		18		clc		              CLC
.39328e		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393291		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393293		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393295		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393298		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39329a		e2 20		sep #$20	                SEP #$20        ; set A short
.39329c		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39329e		29 01		and #$01	              AND #$01
.3932a0		6b		rtl		              RTL
.3932a1						OPL2_GET_DEEPTREMOLO
.3932a1		48		pha		                PHA             ; begin setdp macro
.3932a2		08		php		                PHP
.3932a3		c2 20		rep #$20	                REP #$20        ; set A long
.3932a5		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3932a8		5b		tcd		                TCD
.3932a9		28		plp		                PLP
.3932aa		68		pla		                PLA             ; end setdp macro
.3932ab		c2 20		rep #$20	                REP #$20        ; set A long
.3932ad		a9 bd 00	lda #$00bd	              LDA #$00BD;
.3932b0		85 28		sta $28		              STA OPL2_REG_REGION
.3932b2		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3932b5		e2 20		sep #$20	                SEP #$20        ; set A short
.3932b7		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3932b9		29 80		and #$80	              AND #$80
.3932bb		6b		rtl		              RTL
.3932bc						OPL2_GET_DEEPVIBRATO
.3932bc		48		pha		                PHA             ; begin setdp macro
.3932bd		08		php		                PHP
.3932be		c2 20		rep #$20	                REP #$20        ; set A long
.3932c0		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3932c3		5b		tcd		                TCD
.3932c4		28		plp		                PLP
.3932c5		68		pla		                PLA             ; end setdp macro
.3932c6		c2 20		rep #$20	                REP #$20        ; set A long
.3932c8		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3932cb		69 bd 00	adc #$00bd	              ADC #$00BD
.3932ce		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3932d0		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3932d3		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3932d5		e2 20		sep #$20	                SEP #$20        ; set A short
.3932d7		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3932d9		29 40		and #$40	              AND #$40
.3932db		6b		rtl		              RTL
.3932dc						OPL2_GET_PERCUSSION
.3932dc		48		pha		                PHA             ; begin setdp macro
.3932dd		08		php		                PHP
.3932de		c2 20		rep #$20	                REP #$20        ; set A long
.3932e0		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3932e3		5b		tcd		                TCD
.3932e4		28		plp		                PLP
.3932e5		68		pla		                PLA             ; end setdp macro
.3932e6		c2 20		rep #$20	                REP #$20        ; set A long
.3932e8		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.3932eb		69 bd 00	adc #$00bd	              ADC #$00BD
.3932ee		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3932f0		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3932f3		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3932f5		e2 20		sep #$20	                SEP #$20        ; set A short
.3932f7		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3932f9		29 20		and #$20	              AND #$20
.3932fb		6b		rtl		              RTL
.3932fc						OPL2_GET_DRUMS
.3932fc		48		pha		                PHA             ; begin setdp macro
.3932fd		08		php		                PHP
.3932fe		c2 20		rep #$20	                REP #$20        ; set A long
.393300		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393303		5b		tcd		                TCD
.393304		28		plp		                PLP
.393305		68		pla		                PLA             ; end setdp macro
.393306		c2 20		rep #$20	                REP #$20        ; set A long
.393308		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.39330b		69 bd 00	adc #$00bd	              ADC #$00BD
.39330e		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393310		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393313		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.393315		e2 20		sep #$20	                SEP #$20        ; set A short
.393317		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393319		29 1f		and #$1f	              AND #$1F
.39331b		6b		rtl		              RTL
.39331c						OPL2_Get_WaveForm
.39331c		6b		rtl		                RTL
.39331d						OPL2_PLAYNOTE
.39331d		48		pha		                PHA             ; begin setdp macro
.39331e		08		php		                PHP
.39331f		c2 20		rep #$20	                REP #$20        ; set A long
.393321		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393324		5b		tcd		                TCD
.393325		28		plp		                PLP
.393326		68		pla		                PLA             ; end setdp macro
.393327		e2 20		sep #$20	                SEP #$20        ; set A short
.393329		da		phx		                PHX
.39332a		a9 00		lda #$00	                LDA #$00
.39332c		85 32		sta $32		                STA OPL2_PARAMETER0 ; Set Keyon False
.39332e		20 05 39	jsr $393905	                JSR OPL2_SET_KEYON
.393331		20 ca 38	jsr $3938ca	                JSR OPL2_SET_BLOCK  ; OPL2_SET_BLOCK Already to OPL2_OCTAVE
.393334		e2 10		sep #$10	                SEP #$10        ; set X short
.393336		a5 30		lda $30		                LDA OPL2_NOTE
.393338		3a		dec a		                DEC A
.393339		0a		asl a		                ASL A
.39333a		aa		tax		                TAX
.39333b		bf b4 10 39	lda $3910b4,x	                LDA @lnoteFNumbers,X
.39333f		85 32		sta $32		                STA OPL2_PARAMETER0 ; Store the 8it in Param OPL2_PARAMETER0
.393341		e8		inx		                INX
.393342		bf b4 10 39	lda $3910b4,x	                LDA @lnoteFNumbers,X
.393346		85 33		sta $33		                STA OPL2_PARAMETER1 ; Store the 8bit in Param OPL2_PARAMETER1
.393348		22 48 38 39	jsl $393848	                JSL OPL2_SET_FNUMBER
.39334c		a9 01		lda #$01	                LDA #$01
.39334e		85 32		sta $32		                STA OPL2_PARAMETER0 ; Set Keyon False
.393350		20 05 39	jsr $393905	                JSR OPL2_SET_KEYON
.393353		c2 10		rep #$10	                REP #$10        ; set X long
.393355		fa		plx		                PLX
.393356		6b		rtl		                RTL
.393357						OPL2_PLAYDRUM
.393357		6b		rtl		                RTL
.393358						OPL2_SET_INSTRUMENT
.393358		48		pha		                PHA             ; begin setdp macro
.393359		08		php		                PHP
.39335a		c2 20		rep #$20	                REP #$20        ; set A long
.39335c		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39335f		5b		tcd		                TCD
.393360		28		plp		                PLP
.393361		68		pla		                PLA             ; end setdp macro
.393362		38		sec		              SEC ; Set the WaveFormSelect to True
.393363		22 46 35 39	jsl $393546	              JSL OPL2_SET_WAVEFORMSELECT;
.393367		e2 20		sep #$20	                SEP #$20        ; set A short
.393369		c2 10		rep #$10	                REP #$10        ; set X long
.39336b		a0 00 00	ldy #$0000	              LDY #$0000
.39336e		a2 00 00	ldx #$0000	              LDX #$0000
.393371		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO],Y ; Pointer Location 0 in Instrument Profile
.393373		85 35		sta $35		              STA OPL2_PARAMETER3
.393375		c8		iny		              INY
.393376		c9 06		cmp #$06	              CMP #$06
.393378		d0 03		bne $39337d	              BNE PERCUSSION_NEXT07
.39337a		82 70 01	brl $3934ed	              BRL Percussion_6
.39337d						PERCUSSION_NEXT07
.39337d		c9 07		cmp #$07	              CMP #$07
.39337f		d0 03		bne $393384	              BNE PERCUSSION_NEXT08
.393381		82 44 01	brl $3934c8	              BRL Percussion_7
.393384						PERCUSSION_NEXT08
.393384		c9 08		cmp #$08	              CMP #$08
.393386		d0 03		bne $39338b	              BNE PERCUSSION_NEXT09
.393388		82 18 01	brl $3934a3	              BRL Percussion_8
.39338b						PERCUSSION_NEXT09
.39338b		c9 09		cmp #$09	              CMP #$09
.39338d		d0 03		bne $393392	              BNE PERCUSSION_NEXT0A
.39338f		82 ec 00	brl $39347e	              BRL Percussion_9
.393392						PERCUSSION_NEXT0A
.393392		c9 0a		cmp #$0a	              CMP #$0A
.393394		d0 03		bne $393399	              BNE Percussion_Default
.393396		82 c0 00	brl $393459	              BRL Percussion_A
.393399						Percussion_Default
.393399		a9 00		lda #$00	              LDA #$00
.39339b		85 26		sta $26		              STA OPL2_OPERATOR
.39339d		c2 20		rep #$20	                REP #$20        ; set A long
.39339f		a9 20 00	lda #$0020	              LDA #$0020;
.3933a2		85 28		sta $28		              STA OPL2_REG_REGION
.3933a4		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3933a7		e2 20		sep #$20	                SEP #$20        ; set A short
.3933a9		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3933ab		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3933ad		c8		iny		              INY
.3933ae		c2 20		rep #$20	                REP #$20        ; set A long
.3933b0		a9 40 00	lda #$0040	              LDA #$0040;
.3933b3		85 28		sta $28		              STA OPL2_REG_REGION
.3933b5		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3933b8		e2 20		sep #$20	                SEP #$20        ; set A short
.3933ba		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3933bc		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3933be		c8		iny		              INY
.3933bf		c2 20		rep #$20	                REP #$20        ; set A long
.3933c1		a9 60 00	lda #$0060	              LDA #$0060;
.3933c4		85 28		sta $28		              STA OPL2_REG_REGION
.3933c6		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3933c9		e2 20		sep #$20	                SEP #$20        ; set A short
.3933cb		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.3933cd		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3933cf		c8		iny		              INY
.3933d0		c2 20		rep #$20	                REP #$20        ; set A long
.3933d2		a9 80 00	lda #$0080	              LDA #$0080;
.3933d5		85 28		sta $28		              STA OPL2_REG_REGION
.3933d7		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3933da		e2 20		sep #$20	                SEP #$20        ; set A short
.3933dc		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.3933de		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3933e0		c8		iny		              INY
.3933e1		c2 20		rep #$20	                REP #$20        ; set A long
.3933e3		a9 e0 00	lda #$00e0	              LDA #$00E0;
.3933e6		85 28		sta $28		              STA OPL2_REG_REGION
.3933e8		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3933eb		e2 20		sep #$20	                SEP #$20        ; set A short
.3933ed		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.3933ef		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3933f1		c8		iny		              INY
.3933f2		e2 10		sep #$10	                SEP #$10        ; set X short
.3933f4		a5 27		lda $27		              LDA OPL2_CHANNEL
.3933f6		29 0f		and #$0f	              AND #$0F
.3933f8		aa		tax		              TAX
.3933f9		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 6 in Instrument Profile
.3933fb		9f c0 e6 af	sta $afe6c0,x	              STA @lOPL3_R_FEEDBACK,X
.3933ff		c8		iny		              INY
.393400		a9 01		lda #$01	              LDA #$01
.393402		85 26		sta $26		              STA OPL2_OPERATOR
.393404		c2 20		rep #$20	                REP #$20        ; set A long
.393406		a9 20 00	lda #$0020	              LDA #$0020;
.393409		85 28		sta $28		              STA OPL2_REG_REGION
.39340b		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.39340e		e2 20		sep #$20	                SEP #$20        ; set A short
.393410		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 7 in Instrument Profile
.393412		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393414		c8		iny		              INY
.393415		c2 20		rep #$20	                REP #$20        ; set A long
.393417		a9 40 00	lda #$0040	              LDA #$0040;
.39341a		85 28		sta $28		              STA OPL2_REG_REGION
.39341c		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.39341f		e2 20		sep #$20	                SEP #$20        ; set A short
.393421		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 8 in Instrument Profile
.393423		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393425		c8		iny		              INY
.393426		c2 20		rep #$20	                REP #$20        ; set A long
.393428		a9 60 00	lda #$0060	              LDA #$0060;
.39342b		85 28		sta $28		              STA OPL2_REG_REGION
.39342d		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393430		e2 20		sep #$20	                SEP #$20        ; set A short
.393432		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 9 in Instrument Profile
.393434		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393436		c8		iny		              INY
.393437		c2 20		rep #$20	                REP #$20        ; set A long
.393439		a9 80 00	lda #$0080	              LDA #$0080;
.39343c		85 28		sta $28		              STA OPL2_REG_REGION
.39343e		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393441		e2 20		sep #$20	                SEP #$20        ; set A short
.393443		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location A in Instrument Profile
.393445		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393447		c8		iny		              INY
.393448		c2 20		rep #$20	                REP #$20        ; set A long
.39344a		a9 e0 00	lda #$00e0	              LDA #$00E0;
.39344d		85 28		sta $28		              STA OPL2_REG_REGION
.39344f		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393452		e2 20		sep #$20	                SEP #$20        ; set A short
.393454		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location B in Instrument Profile
.393456		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393458		6b		rtl		                RTL
.393459						Percussion_A
.393459		e2 20		sep #$20	                SEP #$20        ; set A short
.39345b		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.39345d		8f 31 e6 af	sta $afe631	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $11
.393461		c8		iny		              INY
.393462		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.393464		8f 51 e6 af	sta $afe651	              STA @lOPL3_R_KSL_TL + $11
.393468		c8		iny		              INY
.393469		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.39346b		8f 71 e6 af	sta $afe671	              STA @lOPL3_R_AR_DR + $11
.39346f		c8		iny		              INY
.393470		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393472		8f 91 e6 af	sta $afe691	              STA @lOPL3_R_SL_RR + $11
.393476		c8		iny		              INY
.393477		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.393479		8f f1 e6 af	sta $afe6f1	              STA @lOPL3_R_WAVE_SELECT + $11
.39347d		6b		rtl		                RTL
.39347e						Percussion_9
.39347e		e2 20		sep #$20	                SEP #$20        ; set A short
.393480		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.393482		8f 35 e6 af	sta $afe635	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $15
.393486		c8		iny		              INY
.393487		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.393489		8f 55 e6 af	sta $afe655	              STA @lOPL3_R_KSL_TL + $15
.39348d		c8		iny		              INY
.39348e		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.393490		8f 75 e6 af	sta $afe675	              STA @lOPL3_R_AR_DR + $15
.393494		c8		iny		              INY
.393495		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393497		8f 95 e6 af	sta $afe695	              STA @lOPL3_R_SL_RR + $15
.39349b		c8		iny		              INY
.39349c		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.39349e		8f f5 e6 af	sta $afe6f5	              STA @lOPL3_R_WAVE_SELECT + $15
.3934a2		6b		rtl		              RTL
.3934a3						Percussion_8
.3934a3		e2 20		sep #$20	                SEP #$20        ; set A short
.3934a5		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3934a7		8f 32 e6 af	sta $afe632	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $12
.3934ab		c8		iny		              INY
.3934ac		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3934ae		8f 52 e6 af	sta $afe652	              STA @lOPL3_R_KSL_TL + $12
.3934b2		c8		iny		              INY
.3934b3		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.3934b5		8f 72 e6 af	sta $afe672	              STA @lOPL3_R_AR_DR + $12
.3934b9		c8		iny		              INY
.3934ba		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.3934bc		8f 92 e6 af	sta $afe692	              STA @lOPL3_R_SL_RR + $12
.3934c0		c8		iny		              INY
.3934c1		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.3934c3		8f f2 e6 af	sta $afe6f2	              STA @lOPL3_R_WAVE_SELECT + $12
.3934c7		6b		rtl		              RTL
.3934c8						Percussion_7
.3934c8		e2 20		sep #$20	                SEP #$20        ; set A short
.3934ca		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3934cc		8f 34 e6 af	sta $afe634	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $14
.3934d0		c8		iny		              INY
.3934d1		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3934d3		8f 54 e6 af	sta $afe654	              STA @lOPL3_R_KSL_TL + $14
.3934d7		c8		iny		              INY
.3934d8		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.3934da		8f 74 e6 af	sta $afe674	              STA @lOPL3_R_AR_DR + $14
.3934de		c8		iny		              INY
.3934df		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.3934e1		8f 94 e6 af	sta $afe694	              STA @lOPL3_R_SL_RR + $14
.3934e5		c8		iny		              INY
.3934e6		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.3934e8		8f f4 e6 af	sta $afe6f4	              STA @lOPL3_R_WAVE_SELECT + $14
.3934ec		6b		rtl		              RTL
.3934ed						Percussion_6
.3934ed		e2 20		sep #$20	                SEP #$20        ; set A short
.3934ef		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 1 in Instrument Profile
.3934f1		8f 30 e6 af	sta $afe630	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $10
.3934f5		8f 33 e6 af	sta $afe633	              STA @lOPL3_R_AM_VID_EG_KSR_MULT + $13
.3934f9		c8		iny		              INY
.3934fa		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 2 in Instrument Profile
.3934fc		8f 50 e6 af	sta $afe650	              STA @lOPL3_R_KSL_TL + $10
.393500		8f 53 e6 af	sta $afe653	              STA @lOPL3_R_KSL_TL + $13
.393504		c8		iny		              INY
.393505		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 3 in Instrument Profile
.393507		8f 70 e6 af	sta $afe670	              STA @lOPL3_R_AR_DR + $10
.39350b		8f 73 e6 af	sta $afe673	              STA @lOPL3_R_AR_DR + $13
.39350f		c8		iny		              INY
.393510		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 4 in Instrument Profile
.393512		8f 90 e6 af	sta $afe690	              STA @lOPL3_R_SL_RR + $10
.393516		8f 93 e6 af	sta $afe693	              STA @lOPL3_R_SL_RR + $13
.39351a		c8		iny		              INY
.39351b		b7 08		lda [$08],y	              LDA [OPL2_ADDY_PTR_LO], Y ; Pointer Location 5 in Instrument Profile
.39351d		8f f0 e6 af	sta $afe6f0	              STA @lOPL3_R_WAVE_SELECT + $10
.393521		8f f3 e6 af	sta $afe6f3	              STA @lOPL3_R_WAVE_SELECT + $13
.393525		6b		rtl		              RTL
.393526						OPL2_SET_REGISTER
.393526		48		pha		                PHA             ; begin setdp macro
.393527		08		php		                PHP
.393528		c2 20		rep #$20	                REP #$20        ; set A long
.39352a		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39352d		5b		tcd		                TCD
.39352e		28		plp		                PLP
.39352f		68		pla		                PLA             ; end setdp macro
.393530		c2 20		rep #$20	                REP #$20        ; set A long
.393532		18		clc		              CLC
.393533		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393536		65 32		adc $32		              ADC OPL2_PARAMETER0
.393538		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.39353a		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.39353d		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39353f		e2 20		sep #$20	                SEP #$20        ; set A short
.393541		a5 33		lda $33		              LDA OPL2_PARAMETER1
.393543		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393545		6b		rtl		              RTL
.393546						OPL2_SET_WAVEFORMSELECT
.393546		48		pha		                PHA             ; begin setdp macro
.393547		08		php		                PHP
.393548		c2 20		rep #$20	                REP #$20        ; set A long
.39354a		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39354d		5b		tcd		                TCD
.39354e		28		plp		                PLP
.39354f		68		pla		                PLA             ; end setdp macro
.393550		c2 20		rep #$20	                REP #$20        ; set A long
.393552		a9 01 e6	lda #$e601	              LDA #<>OPL3_R_BASE + $0001
.393555		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393557		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.39355a		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39355c		e2 20		sep #$20	                SEP #$20        ; set A short
.39355e		b0 07		bcs $393567	              BCS OPL2_Set_WaveFormSelect_set
.393560		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393562		29 df		and #$df	              AND #$DF
.393564		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393566		6b		rtl		              RTL
.393567						OPL2_Set_WaveFormSelect_set
.393567		48		pha		                PHA             ; begin setdp macro
.393568		08		php		                PHP
.393569		c2 20		rep #$20	                REP #$20        ; set A long
.39356b		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39356e		5b		tcd		                TCD
.39356f		28		plp		                PLP
.393570		68		pla		                PLA             ; end setdp macro
.393571		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393573		09 20 00	ora #$0020	              ORA #$20
.393576		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393578		6b		rtl		                RTL
.393579						OPL2_SET_TREMOLO
.393579		48		pha		                PHA             ; begin setdp macro
.39357a		08		php		                PHP
.39357b		c2 20		rep #$20	                REP #$20        ; set A long
.39357d		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393580		5b		tcd		                TCD
.393581		28		plp		                PLP
.393582		68		pla		                PLA             ; end setdp macro
.393583		08		php		                PHP ; Push the Carry
.393584		c2 20		rep #$20	                REP #$20        ; set A long
.393586		18		clc		                CLC
.393587		a9 20 00	lda #$0020	                LDA #$0020 ;
.39358a		85 28		sta $28		                STA OPL2_REG_REGION
.39358c		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.39358f		28		plp		                PLP ; Pull the Carry out
.393590		e2 20		sep #$20	                SEP #$20        ; set A short
.393592		b0 08		bcs $39359c	                BCS OPL2_Set_Tremolo_Set;
.393594		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393596		29 7f		and #$7f	                AND #$7F
.393598		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39359a		80 06		bra $3935a2	                BRA OPL2_Set_Tremolo_Exit
.39359c						OPL2_Set_Tremolo_Set
.39359c		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39359e		09 80		ora #$80	                ORA #$80
.3935a0		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3935a2						OPL2_Set_Tremolo_Exit
.3935a2		6b		rtl		                RTL
.3935a3						OPL2_GET_TREMOLO
.3935a3		48		pha		                PHA             ; begin setdp macro
.3935a4		08		php		                PHP
.3935a5		c2 20		rep #$20	                REP #$20        ; set A long
.3935a7		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3935aa		5b		tcd		                TCD
.3935ab		28		plp		                PLP
.3935ac		68		pla		                PLA             ; end setdp macro
.3935ad		c2 20		rep #$20	                REP #$20        ; set A long
.3935af		a9 20 00	lda #$0020	                LDA #$0020;
.3935b2		85 28		sta $28		                STA OPL2_REG_REGION
.3935b4		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3935b7		e2 20		sep #$20	                SEP #$20        ; set A short
.3935b9		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3935bb		29 80		and #$80	                AND #$80
.3935bd		6b		rtl		                RTL
.3935be						OPL2_SET_VIBRATO
.3935be		48		pha		                PHA             ; begin setdp macro
.3935bf		08		php		                PHP
.3935c0		c2 20		rep #$20	                REP #$20        ; set A long
.3935c2		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3935c5		5b		tcd		                TCD
.3935c6		28		plp		                PLP
.3935c7		68		pla		                PLA             ; end setdp macro
.3935c8		08		php		                PHP ; Push the Carry
.3935c9		c2 20		rep #$20	                REP #$20        ; set A long
.3935cb		18		clc		                CLC
.3935cc		a9 20 00	lda #$0020	                LDA #$0020;
.3935cf		85 28		sta $28		                STA OPL2_REG_REGION
.3935d1		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3935d4		28		plp		                PLP ; Pull the Carry out
.3935d5		e2 20		sep #$20	                SEP #$20        ; set A short
.3935d7		b0 08		bcs $3935e1	                BCS OPL2_Set_Vibrato_Set;
.3935d9		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3935db		29 bf		and #$bf	                AND #$BF
.3935dd		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3935df		80 06		bra $3935e7	                BRA OPL2_Set_Vibrato_Exit
.3935e1						OPL2_Set_Vibrato_Set
.3935e1		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3935e3		09 40		ora #$40	                ORA #$40
.3935e5		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3935e7						OPL2_Set_Vibrato_Exit
.3935e7		6b		rtl		                RTL
.3935e8						OPL2_GET_VIBRATO
.3935e8		48		pha		                PHA             ; begin setdp macro
.3935e9		08		php		                PHP
.3935ea		c2 20		rep #$20	                REP #$20        ; set A long
.3935ec		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3935ef		5b		tcd		                TCD
.3935f0		28		plp		                PLP
.3935f1		68		pla		                PLA             ; end setdp macro
.3935f2		c2 20		rep #$20	                REP #$20        ; set A long
.3935f4		a9 20 00	lda #$0020	                LDA #$0020;
.3935f7		85 28		sta $28		                STA OPL2_REG_REGION
.3935f9		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3935fc		e2 20		sep #$20	                SEP #$20        ; set A short
.3935fe		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393600		29 40		and #$40	                AND #$40
.393602		6b		rtl		                RTL
.393603						OPL2_SET_MAINTAINSUSTAIN
.393603		48		pha		                PHA             ; begin setdp macro
.393604		08		php		                PHP
.393605		c2 20		rep #$20	                REP #$20        ; set A long
.393607		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39360a		5b		tcd		                TCD
.39360b		28		plp		                PLP
.39360c		68		pla		                PLA             ; end setdp macro
.39360d		08		php		              PHP ; Push the Carry
.39360e		c2 20		rep #$20	                REP #$20        ; set A long
.393610		18		clc		              CLC
.393611		a9 20 00	lda #$0020	              LDA #$0020;
.393614		85 28		sta $28		              STA OPL2_REG_REGION
.393616		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393619		28		plp		              PLP ; Pull the Carry out
.39361a		e2 20		sep #$20	                SEP #$20        ; set A short
.39361c		b0 08		bcs $393626	              BCS OPL2_Set_MaintainSustain_Set;
.39361e		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393620		29 df		and #$df	              AND #$DF
.393622		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393624		80 06		bra $39362c	              BRA OPL2_Set_MaintainSustain_Exit
.393626						OPL2_Set_MaintainSustain_Set
.393626		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393628		09 20		ora #$20	              ORA #$20
.39362a		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39362c						OPL2_Set_MaintainSustain_Exit
.39362c		6b		rtl		                RTL
.39362d						OPL2_GET_MAINTAINSUSTAIN
.39362d		48		pha		                PHA             ; begin setdp macro
.39362e		08		php		                PHP
.39362f		c2 20		rep #$20	                REP #$20        ; set A long
.393631		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393634		5b		tcd		                TCD
.393635		28		plp		                PLP
.393636		68		pla		                PLA             ; end setdp macro
.393637		c2 20		rep #$20	                REP #$20        ; set A long
.393639		a9 20 00	lda #$0020	              LDA #$0020;
.39363c		85 28		sta $28		              STA OPL2_REG_REGION
.39363e		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393641		e2 20		sep #$20	                SEP #$20        ; set A short
.393643		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393645		29 20		and #$20	              AND #$20
.393647		6b		rtl		                RTL
.393648						OPL2_SET_ENVELOPESCALING
.393648		48		pha		                PHA             ; begin setdp macro
.393649		08		php		                PHP
.39364a		c2 20		rep #$20	                REP #$20        ; set A long
.39364c		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39364f		5b		tcd		                TCD
.393650		28		plp		                PLP
.393651		68		pla		                PLA             ; end setdp macro
.393652		08		php		              PHP ; Push the Carry
.393653		c2 20		rep #$20	                REP #$20        ; set A long
.393655		18		clc		              CLC
.393656		a9 20 00	lda #$0020	              LDA #$0020;
.393659		85 28		sta $28		              STA OPL2_REG_REGION
.39365b		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.39365e		28		plp		              PLP ; Pull the Carry out
.39365f		e2 20		sep #$20	                SEP #$20        ; set A short
.393661		b0 08		bcs $39366b	              BCS OPL2_Set_EnvelopeScaling_Set;
.393663		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393665		29 ef		and #$ef	              AND #$EF
.393667		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393669		80 06		bra $393671	              BRA OPL2_Set_EnvelopeScaling_Exit
.39366b						OPL2_Set_EnvelopeScaling_Set
.39366b		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39366d		09 10		ora #$10	              ORA #$10
.39366f		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393671						OPL2_Set_EnvelopeScaling_Exit
.393671		6b		rtl		                RTL
.393672						OPL2_GET_ENVELOPESCALING
.393672		48		pha		                PHA             ; begin setdp macro
.393673		08		php		                PHP
.393674		c2 20		rep #$20	                REP #$20        ; set A long
.393676		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393679		5b		tcd		                TCD
.39367a		28		plp		                PLP
.39367b		68		pla		                PLA             ; end setdp macro
.39367c		c2 20		rep #$20	                REP #$20        ; set A long
.39367e		a9 20 00	lda #$0020	              LDA #$0020;
.393681		85 28		sta $28		              STA OPL2_REG_REGION
.393683		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.393686		e2 20		sep #$20	                SEP #$20        ; set A short
.393688		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.39368a		29 10		and #$10	              AND #$10
.39368c		6b		rtl		                RTL
.39368d						OPL2_GET_MODFREQMULTIPLE
.39368d		48		pha		                PHA             ; begin setdp macro
.39368e		08		php		                PHP
.39368f		c2 20		rep #$20	                REP #$20        ; set A long
.393691		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393694		5b		tcd		                TCD
.393695		28		plp		                PLP
.393696		68		pla		                PLA             ; end setdp macro
.393697		c2 20		rep #$20	                REP #$20        ; set A long
.393699		a9 20 00	lda #$0020	              LDA #$0020;
.39369c		85 28		sta $28		              STA OPL2_REG_REGION
.39369e		20 84 3a	jsr $393a84	              JSR OPL2_GET_REG_OFFSET
.3936a1		e2 20		sep #$20	                SEP #$20        ; set A short
.3936a3		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3936a5		29 0f		and #$0f	              AND #$0F
.3936a7		6b		rtl		              RTL
.3936a8						OPL2_SET_MODFREQMULTIPLE
.3936a8		48		pha		                PHA             ; begin setdp macro
.3936a9		08		php		                PHP
.3936aa		c2 20		rep #$20	                REP #$20        ; set A long
.3936ac		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3936af		5b		tcd		                TCD
.3936b0		28		plp		                PLP
.3936b1		68		pla		                PLA             ; end setdp macro
.3936b2		c2 20		rep #$20	                REP #$20        ; set A long
.3936b4		a9 20 00	lda #$0020	                LDA #$0020;
.3936b7		85 28		sta $28		                STA OPL2_REG_REGION
.3936b9		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3936bc		e2 20		sep #$20	                SEP #$20        ; set A short
.3936be		a5 32		lda $32		                LDA OPL2_PARAMETER0
.3936c0		29 0f		and #$0f	                AND #$0F
.3936c2		85 32		sta $32		                STA OPL2_PARAMETER0
.3936c4		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3936c6		29 f0		and #$f0	                AND #$F0
.3936c8		05 32		ora $32		                ORA OPL2_PARAMETER0
.3936ca		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3936cc		6b		rtl		                RTL
.3936cd						OPL2_SET_SCALINGLEVEL
.3936cd		48		pha		                PHA             ; begin setdp macro
.3936ce		08		php		                PHP
.3936cf		c2 20		rep #$20	                REP #$20        ; set A long
.3936d1		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3936d4		5b		tcd		                TCD
.3936d5		28		plp		                PLP
.3936d6		68		pla		                PLA             ; end setdp macro
.3936d7		c2 20		rep #$20	                REP #$20        ; set A long
.3936d9		a9 40 00	lda #$0040	                LDA #$0040;
.3936dc		85 28		sta $28		                STA OPL2_REG_REGION
.3936de		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3936e1		e2 20		sep #$20	                SEP #$20        ; set A short
.3936e3		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.3936e5		29 03		and #$03	                AND #$03
.3936e7		0a		asl a		                ASL
.3936e8		0a		asl a		                ASL
.3936e9		0a		asl a		                ASL
.3936ea		0a		asl a		                ASL
.3936eb		0a		asl a		                ASL
.3936ec		0a		asl a		                ASL
.3936ed		85 32		sta $32		                STA OPL2_PARAMETER0
.3936ef		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3936f1		29 3f		and #$3f	                AND #$3F
.3936f3		05 32		ora $32		                ORA OPL2_PARAMETER0
.3936f5		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3936f7		6b		rtl		                RTL
.3936f8						OPL2_SET_VOLUME
.3936f8		48		pha		                PHA             ; begin setdp macro
.3936f9		08		php		                PHP
.3936fa		c2 20		rep #$20	                REP #$20        ; set A long
.3936fc		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3936ff		5b		tcd		                TCD
.393700		28		plp		                PLP
.393701		68		pla		                PLA             ; end setdp macro
.393702		c2 20		rep #$20	                REP #$20        ; set A long
.393704		a9 40 00	lda #$0040	                LDA #$0040  ;
.393707		85 28		sta $28		                STA OPL2_REG_REGION
.393709		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.39370c		e2 20		sep #$20	                SEP #$20        ; set A short
.39370e		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Volume
.393710		29 3f		and #$3f	                AND #$3F
.393712		85 32		sta $32		                STA OPL2_PARAMETER0
.393714		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393716		29 c0		and #$c0	                AND #$C0
.393718		05 32		ora $32		                ORA OPL2_PARAMETER0
.39371a		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39371c		6b		rtl		                RTL
.39371d						OPL2_GET_VOLUME
.39371d		48		pha		                PHA             ; begin setdp macro
.39371e		08		php		                PHP
.39371f		c2 20		rep #$20	                REP #$20        ; set A long
.393721		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393724		5b		tcd		                TCD
.393725		28		plp		                PLP
.393726		68		pla		                PLA             ; end setdp macro
.393727		c2 20		rep #$20	                REP #$20        ; set A long
.393729		a9 40 00	lda #$0040	                LDA #$0040  ;
.39372c		85 28		sta $28		                STA OPL2_REG_REGION
.39372e		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.393731		e2 20		sep #$20	                SEP #$20        ; set A short
.393733		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393735		29 3f		and #$3f	                AND #$3F
.393737		6b		rtl		                RTL
.393738						OPL2_SET_ATTACK
.393738		48		pha		                PHA             ; begin setdp macro
.393739		08		php		                PHP
.39373a		c2 20		rep #$20	                REP #$20        ; set A long
.39373c		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39373f		5b		tcd		                TCD
.393740		28		plp		                PLP
.393741		68		pla		                PLA             ; end setdp macro
.393742		c2 20		rep #$20	                REP #$20        ; set A long
.393744		a9 60 00	lda #$0060	                LDA #$0060  ;
.393747		85 28		sta $28		                STA OPL2_REG_REGION
.393749		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.39374c		e2 20		sep #$20	                SEP #$20        ; set A short
.39374e		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393750		29 0f		and #$0f	                AND #$0F
.393752		0a		asl a		                ASL
.393753		0a		asl a		                ASL
.393754		0a		asl a		                ASL
.393755		0a		asl a		                ASL
.393756		85 32		sta $32		                STA OPL2_PARAMETER0
.393758		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39375a		29 0f		and #$0f	                AND #$0F
.39375c		05 32		ora $32		                ORA OPL2_PARAMETER0
.39375e		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393760		6b		rtl		                RTL
.393761						OPL2_GET_ATTACK
.393761		48		pha		                PHA             ; begin setdp macro
.393762		08		php		                PHP
.393763		c2 20		rep #$20	                REP #$20        ; set A long
.393765		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393768		5b		tcd		                TCD
.393769		28		plp		                PLP
.39376a		68		pla		                PLA             ; end setdp macro
.39376b		c2 20		rep #$20	                REP #$20        ; set A long
.39376d		a9 60 00	lda #$0060	                LDA #$0060
.393770		85 28		sta $28		                STA OPL2_REG_REGION
.393772		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.393775		e2 20		sep #$20	                SEP #$20        ; set A short
.393777		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393779		29 f0		and #$f0	                AND #$F0
.39377b		4a		lsr a		                LSR
.39377c		4a		lsr a		                LSR
.39377d		4a		lsr a		                LSR
.39377e		4a		lsr a		                LSR
.39377f		6b		rtl		                RTL
.393780						OPL2_SET_DECAY
.393780		48		pha		                PHA             ; begin setdp macro
.393781		08		php		                PHP
.393782		c2 20		rep #$20	                REP #$20        ; set A long
.393784		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393787		5b		tcd		                TCD
.393788		28		plp		                PLP
.393789		68		pla		                PLA             ; end setdp macro
.39378a		c2 20		rep #$20	                REP #$20        ; set A long
.39378c		a9 60 00	lda #$0060	                LDA #$0060;
.39378f		85 28		sta $28		                STA OPL2_REG_REGION
.393791		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.393794		e2 20		sep #$20	                SEP #$20        ; set A short
.393796		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393798		29 0f		and #$0f	                AND #$0F
.39379a		85 32		sta $32		                STA OPL2_PARAMETER0
.39379c		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39379e		29 f0		and #$f0	                AND #$F0
.3937a0		05 32		ora $32		                ORA OPL2_PARAMETER0
.3937a2		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3937a4		6b		rtl		                RTL
.3937a5						OPL2_GET_DECAY
.3937a5		48		pha		                PHA             ; begin setdp macro
.3937a6		08		php		                PHP
.3937a7		c2 20		rep #$20	                REP #$20        ; set A long
.3937a9		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3937ac		5b		tcd		                TCD
.3937ad		28		plp		                PLP
.3937ae		68		pla		                PLA             ; end setdp macro
.3937af		c2 20		rep #$20	                REP #$20        ; set A long
.3937b1		a9 60 00	lda #$0060	                LDA #$0060
.3937b4		85 28		sta $28		                STA OPL2_REG_REGION
.3937b6		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3937b9		e2 20		sep #$20	                SEP #$20        ; set A short
.3937bb		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3937bd		29 0f		and #$0f	                AND #$0F
.3937bf		6b		rtl		                RTL
.3937c0						OPL2_SET_SUSTAIN
.3937c0		48		pha		                PHA             ; begin setdp macro
.3937c1		08		php		                PHP
.3937c2		c2 20		rep #$20	                REP #$20        ; set A long
.3937c4		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3937c7		5b		tcd		                TCD
.3937c8		28		plp		                PLP
.3937c9		68		pla		                PLA             ; end setdp macro
.3937ca		c2 20		rep #$20	                REP #$20        ; set A long
.3937cc		a9 80 00	lda #$0080	                LDA #$0080;
.3937cf		85 28		sta $28		                STA OPL2_REG_REGION
.3937d1		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3937d4		e2 20		sep #$20	                SEP #$20        ; set A short
.3937d6		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.3937d8		29 0f		and #$0f	                AND #$0F
.3937da		0a		asl a		                ASL
.3937db		0a		asl a		                ASL
.3937dc		0a		asl a		                ASL
.3937dd		0a		asl a		                ASL
.3937de		85 32		sta $32		                STA OPL2_PARAMETER0
.3937e0		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3937e2		29 0f		and #$0f	                AND #$0F
.3937e4		05 32		ora $32		                ORA OPL2_PARAMETER0
.3937e6		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.3937e8		6b		rtl		                RTL
.3937e9						OPL2_GET_SUSTAIN
.3937e9		48		pha		                PHA             ; begin setdp macro
.3937ea		08		php		                PHP
.3937eb		c2 20		rep #$20	                REP #$20        ; set A long
.3937ed		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3937f0		5b		tcd		                TCD
.3937f1		28		plp		                PLP
.3937f2		68		pla		                PLA             ; end setdp macro
.3937f3		c2 20		rep #$20	                REP #$20        ; set A long
.3937f5		a9 80 00	lda #$0080	                LDA #$0080
.3937f8		85 28		sta $28		                STA OPL2_REG_REGION
.3937fa		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.3937fd		e2 20		sep #$20	                SEP #$20        ; set A short
.3937ff		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393801		29 f0		and #$f0	                AND #$F0
.393803		4a		lsr a		                LSR
.393804		4a		lsr a		                LSR
.393805		4a		lsr a		                LSR
.393806		4a		lsr a		                LSR
.393807		6b		rtl		                RTL
.393808						OPL2_SET_RELEASE
.393808		48		pha		                PHA             ; begin setdp macro
.393809		08		php		                PHP
.39380a		c2 20		rep #$20	                REP #$20        ; set A long
.39380c		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39380f		5b		tcd		                TCD
.393810		28		plp		                PLP
.393811		68		pla		                PLA             ; end setdp macro
.393812		c2 20		rep #$20	                REP #$20        ; set A long
.393814		a9 80 00	lda #$0080	                LDA #$0080;
.393817		85 28		sta $28		                STA OPL2_REG_REGION
.393819		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.39381c		e2 20		sep #$20	                SEP #$20        ; set A short
.39381e		a5 32		lda $32		                LDA OPL2_PARAMETER0 ; Attack
.393820		29 0f		and #$0f	                AND #$0F
.393822		85 32		sta $32		                STA OPL2_PARAMETER0
.393824		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393826		29 f0		and #$f0	                AND #$F0
.393828		05 32		ora $32		                ORA OPL2_PARAMETER0
.39382a		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39382c		6b		rtl		                RTL
.39382d						OPL2_GET_RELEASE
.39382d		48		pha		                PHA             ; begin setdp macro
.39382e		08		php		                PHP
.39382f		c2 20		rep #$20	                REP #$20        ; set A long
.393831		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393834		5b		tcd		                TCD
.393835		28		plp		                PLP
.393836		68		pla		                PLA             ; end setdp macro
.393837		c2 20		rep #$20	                REP #$20        ; set A long
.393839		a9 80 00	lda #$0080	                LDA #$0080
.39383c		85 28		sta $28		                STA OPL2_REG_REGION
.39383e		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.393841		e2 20		sep #$20	                SEP #$20        ; set A short
.393843		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393845		29 0f		and #$0f	                AND #$0F
.393847		6b		rtl		                RTL
.393848						OPL2_SET_FNUMBER
.393848		48		pha		                PHA             ; begin setdp macro
.393849		08		php		                PHP
.39384a		c2 20		rep #$20	                REP #$20        ; set A long
.39384c		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39384f		5b		tcd		                TCD
.393850		28		plp		                PLP
.393851		68		pla		                PLA             ; end setdp macro
.393852		e2 20		sep #$20	                SEP #$20        ; set A short
.393854		18		clc		                CLC
.393855		a5 27		lda $27		                LDA OPL2_CHANNEL
.393857		29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393859		69 a0		adc #$a0	                ADC #$A0
.39385b		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.39385d		a9 00		lda #$00	                LDA #$00
.39385f		85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393861		c2 30		rep #$30	                REP #$30        ; set A&X long
.393863		18		clc		                CLC
.393864		a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393867		65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393869		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.39386b		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.39386e		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393870		e2 20		sep #$20	                SEP #$20        ; set A short
.393872		a5 32		lda $32		                LDA OPL2_PARAMETER0     ; Load the first 8 Bits Value of FNumber
.393874		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]  ; Load
.393876		18		clc		                CLC
.393877		a5 2c		lda $2c		                LDA OPL2_IND_ADDY_LL
.393879		69 10		adc #$10	                ADC #$10
.39387b		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.39387d		a5 33		lda $33		                LDA OPL2_PARAMETER1
.39387f		29 03		and #$03	                AND #$03
.393881		85 33		sta $33		                STA OPL2_PARAMETER1
.393883		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393885		29 fc		and #$fc	                AND #$FC
.393887		05 33		ora $33		                ORA OPL2_PARAMETER1
.393889		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.39388b		6b		rtl		                RTL
.39388c						OPL2_GET_FNUMBER
.39388c		48		pha		                PHA             ; begin setdp macro
.39388d		08		php		                PHP
.39388e		c2 20		rep #$20	                REP #$20        ; set A long
.393890		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393893		5b		tcd		                TCD
.393894		28		plp		                PLP
.393895		68		pla		                PLA             ; end setdp macro
.393896		e2 20		sep #$20	                SEP #$20        ; set A short
.393898		18		clc		                CLC
.393899		a5 27		lda $27		                LDA OPL2_CHANNEL
.39389b		29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.39389d		69 a0		adc #$a0	                ADC #$A0
.39389f		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.3938a1		a9 00		lda #$00	                LDA #$00
.3938a3		85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.3938a5		c2 30		rep #$30	                REP #$30        ; set A&X long
.3938a7		18		clc		                CLC
.3938a8		a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.3938ab		65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.3938ad		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.3938af		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.3938b2		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.3938b4		e2 20		sep #$20	                SEP #$20        ; set A short
.3938b6		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3938b8		85 32		sta $32		                STA OPL2_PARAMETER0
.3938ba		18		clc		                CLC
.3938bb		a5 2c		lda $2c		                LDA OPL2_IND_ADDY_LL
.3938bd		69 10		adc #$10	                ADC #$10
.3938bf		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.3938c1		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3938c3		29 03		and #$03	                AND #$03
.3938c5		85 33		sta $33		                STA OPL2_PARAMETER1
.3938c7		6b		rtl		                RTL
.3938c8						OPL2_Set_Frequency
.3938c8		6b		rtl		                RTL
.3938c9						OPL2_Get_Frequency
.3938c9		6b		rtl		                RTL
.3938ca						OPL2_SET_BLOCK
.3938ca		48		pha		                PHA             ; begin setdp macro
.3938cb		08		php		                PHP
.3938cc		c2 20		rep #$20	                REP #$20        ; set A long
.3938ce		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3938d1		5b		tcd		                TCD
.3938d2		28		plp		                PLP
.3938d3		68		pla		                PLA             ; end setdp macro
.3938d4		e2 20		sep #$20	                SEP #$20        ; set A short
.3938d6		18		clc		                CLC
.3938d7		a5 27		lda $27		                LDA OPL2_CHANNEL
.3938d9		29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.3938db		69 b0		adc #$b0	                ADC #$B0
.3938dd		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.3938df		a9 00		lda #$00	                LDA #$00
.3938e1		85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.3938e3		c2 30		rep #$30	                REP #$30        ; set A&X long
.3938e5		18		clc		                CLC
.3938e6		a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.3938e9		65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.3938eb		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.3938ed		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.3938f0		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.3938f2		e2 20		sep #$20	                SEP #$20        ; set A short
.3938f4		a5 31		lda $31		                LDA OPL2_OCTAVE
.3938f6		29 07		and #$07	                AND #$07
.3938f8		0a		asl a		                ASL
.3938f9		0a		asl a		                ASL
.3938fa		85 31		sta $31		                STA OPL2_OCTAVE
.3938fc		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.3938fe		29 e3		and #$e3	                AND #$E3
.393900		05 31		ora $31		                ORA OPL2_OCTAVE
.393902		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393904		60		rts		                RTS
.393905						OPL2_SET_KEYON
.393905		48		pha		                PHA             ; begin setdp macro
.393906		08		php		                PHP
.393907		c2 20		rep #$20	                REP #$20        ; set A long
.393909		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.39390c		5b		tcd		                TCD
.39390d		28		plp		                PLP
.39390e		68		pla		                PLA             ; end setdp macro
.39390f		e2 20		sep #$20	                SEP #$20        ; set A short
.393911		18		clc		                CLC
.393912		a5 27		lda $27		                LDA OPL2_CHANNEL
.393914		29 0f		and #$0f	                AND #$0F  ; This is just precaution, it should be between 0 to 8
.393916		69 b0		adc #$b0	                ADC #$B0
.393918		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.39391a		a9 00		lda #$00	                LDA #$00
.39391c		85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.39391e		c2 30		rep #$30	                REP #$30        ; set A&X long
.393920		18		clc		                CLC
.393921		a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393924		65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393926		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393928		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.39392b		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.39392d		e2 20		sep #$20	                SEP #$20        ; set A short
.39392f		a5 32		lda $32		                LDA OPL2_PARAMETER0
.393931		29 01		and #$01	                AND #$01
.393933		f0 02		beq $393937	                BEQ SET_KEYON_OFF
.393935		a9 20		lda #$20	                LDA #$20
.393937						    SET_KEYON_OFF
.393937		85 32		sta $32		                STA OPL2_PARAMETER0
.393939		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.39393b		29 df		and #$df	                AND #$DF
.39393d		05 32		ora $32		                ORA OPL2_PARAMETER0
.39393f		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393941		60		rts		                RTS
.393942						OPL2_SET_FEEDBACK
.393942		48		pha		                PHA             ; begin setdp macro
.393943		08		php		                PHP
.393944		c2 20		rep #$20	                REP #$20        ; set A long
.393946		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393949		5b		tcd		                TCD
.39394a		28		plp		                PLP
.39394b		68		pla		                PLA             ; end setdp macro
.39394c		e2 20		sep #$20	                SEP #$20        ; set A short
.39394e		18		clc		              CLC
.39394f		a5 27		lda $27		              LDA OPL2_CHANNEL
.393951		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.393953		69 c0		adc #$c0	              ADC #$C0
.393955		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393957		a9 00		lda #$00	              LDA #$00
.393959		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.39395b		c2 30		rep #$30	                REP #$30        ; set A&X long
.39395d		18		clc		              CLC
.39395e		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.393961		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.393963		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.393965		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.393968		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.39396a		e2 20		sep #$20	                SEP #$20        ; set A short
.39396c		a5 32		lda $32		              LDA OPL2_PARAMETER0
.39396e		29 07		and #$07	              AND #$07
.393970		0a		asl a		              ASL
.393971		85 32		sta $32		              STA OPL2_PARAMETER0
.393973		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393975		29 01		and #$01	              AND #$01
.393977		05 32		ora $32		              ORA OPL2_PARAMETER0
.393979		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.39397b		6b		rtl		                RTL
.39397c						OPL2_SET_SYNTHMODE
.39397c		48		pha		                PHA             ; begin setdp macro
.39397d		08		php		                PHP
.39397e		c2 20		rep #$20	                REP #$20        ; set A long
.393980		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393983		5b		tcd		                TCD
.393984		28		plp		                PLP
.393985		68		pla		                PLA             ; end setdp macro
.393986		08		php		              PHP ; Push the Carry
.393987		e2 20		sep #$20	                SEP #$20        ; set A short
.393989		18		clc		              CLC
.39398a		a5 27		lda $27		              LDA OPL2_CHANNEL
.39398c		29 0f		and #$0f	              AND #$0F  ; This is just precaution, it should be between 0 to 8
.39398e		69 c0		adc #$c0	              ADC #$C0
.393990		85 2a		sta $2a		              STA OPL2_REG_OFFSET
.393992		a9 00		lda #$00	              LDA #$00
.393994		85 2b		sta $2b		              STA OPL2_REG_OFFSET+1;
.393996		c2 30		rep #$30	                REP #$30        ; set A&X long
.393998		18		clc		              CLC
.393999		a9 00 e6	lda #$e600	              LDA #<>OPL3_R_BASE
.39399c		65 2a		adc $2a		              ADC OPL2_REG_OFFSET
.39399e		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3939a0		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3939a3		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3939a5		28		plp		              PLP ; Pull the Carry out
.3939a6		e2 20		sep #$20	                SEP #$20        ; set A short
.3939a8		b0 08		bcs $3939b2	              BCS OPL2_Set_Synthmode_Set;
.3939aa		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939ac		29 fe		and #$fe	              AND #$FE
.3939ae		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939b0		80 06		bra $3939b8	              BRA OPL2_Set_Synthmode_Exit
.3939b2						OPL2_Set_Synthmode_Set
.3939b2		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939b4		09 01		ora #$01	              ORA #$01
.3939b6		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939b8						OPL2_Set_Synthmode_Exit
.3939b8		6b		rtl		                RTL
.3939b9						OPL2_SET_DEEPTREMOLO
.3939b9		48		pha		                PHA             ; begin setdp macro
.3939ba		08		php		                PHP
.3939bb		c2 20		rep #$20	                REP #$20        ; set A long
.3939bd		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3939c0		5b		tcd		                TCD
.3939c1		28		plp		                PLP
.3939c2		68		pla		                PLA             ; end setdp macro
.3939c3		c2 20		rep #$20	                REP #$20        ; set A long
.3939c5		a9 bd e6	lda #$e6bd	              LDA #<>OPL3_R_BASE + $00BD
.3939c8		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3939ca		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3939cd		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3939cf		e2 20		sep #$20	                SEP #$20        ; set A short
.3939d1		b0 08		bcs $3939db	              BCS OPL2_Set_DeepTremolo_Set;
.3939d3		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939d5		29 7f		and #$7f	              AND #$7F
.3939d7		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939d9		80 06		bra $3939e1	              BRA OPL2_Set_DeepTremolo_Exit
.3939db						OPL2_Set_DeepTremolo_Set
.3939db		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939dd		09 80		ora #$80	              ORA #$80
.3939df		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.3939e1						OPL2_Set_DeepTremolo_Exit
.3939e1		6b		rtl		                RTL
.3939e2						OPL2_SET_DEEPVIBRATO
.3939e2		48		pha		                PHA             ; begin setdp macro
.3939e3		08		php		                PHP
.3939e4		c2 20		rep #$20	                REP #$20        ; set A long
.3939e6		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.3939e9		5b		tcd		                TCD
.3939ea		28		plp		                PLP
.3939eb		68		pla		                PLA             ; end setdp macro
.3939ec		c2 20		rep #$20	                REP #$20        ; set A long
.3939ee		a9 bd e6	lda #$e6bd	              LDA #<>OPL3_R_BASE + $00BD
.3939f1		85 2c		sta $2c		              STA OPL2_IND_ADDY_LL
.3939f3		a9 af 00	lda #$00af	              LDA #`OPL3_R_BASE
.3939f6		85 2e		sta $2e		              STA OPL2_IND_ADDY_HL
.3939f8		e2 20		sep #$20	                SEP #$20        ; set A short
.3939fa		b0 08		bcs $393a04	              BCS OPL2_Set_DeepVibrato_Set;
.3939fc		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.3939fe		29 bf		and #$bf	              AND #$BF
.393a00		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393a02		80 06		bra $393a0a	              BRA OPL2_Set_DeepVibrato_Exit
.393a04						OPL2_Set_DeepVibrato_Set
.393a04		a7 2c		lda [$2c]	              LDA [OPL2_IND_ADDY_LL]
.393a06		09 40		ora #$40	              ORA #$40
.393a08		87 2c		sta [$2c]	              STA [OPL2_IND_ADDY_LL]
.393a0a						OPL2_Set_DeepVibrato_Exit
.393a0a		6b		rtl		                RTL
.393a0b						OPL2_SET_PERCUSSION
.393a0b		48		pha		                PHA             ; begin setdp macro
.393a0c		08		php		                PHP
.393a0d		c2 20		rep #$20	                REP #$20        ; set A long
.393a0f		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a12		5b		tcd		                TCD
.393a13		28		plp		                PLP
.393a14		68		pla		                PLA             ; end setdp macro
.393a15		c2 20		rep #$20	                REP #$20        ; set A long
.393a17		a9 bd e6	lda #$e6bd	                LDA #<>OPL3_R_BASE + $00BD
.393a1a		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393a1c		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393a1f		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393a21		e2 20		sep #$20	                SEP #$20        ; set A short
.393a23		b0 08		bcs $393a2d	                BCS OPL2_Set_Percussion_Set;
.393a25		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a27		29 df		and #$df	                AND #$DF
.393a29		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a2b		80 06		bra $393a33	                BRA OPL2_Set_Percussion_Exit
.393a2d						OPL2_Set_Percussion_Set
.393a2d		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a2f		09 20		ora #$20	                ORA #$20
.393a31		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a33						OPL2_Set_Percussion_Exit
.393a33		6b		rtl		                RTL
.393a34						OPL2_SET_DRUMS
.393a34		48		pha		                PHA             ; begin setdp macro
.393a35		08		php		                PHP
.393a36		c2 20		rep #$20	                REP #$20        ; set A long
.393a38		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a3b		5b		tcd		                TCD
.393a3c		28		plp		                PLP
.393a3d		68		pla		                PLA             ; end setdp macro
.393a3e		c2 20		rep #$20	                REP #$20        ; set A long
.393a40		a9 bd e6	lda #$e6bd	                LDA #<>OPL3_R_BASE + $00BD
.393a43		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393a45		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393a48		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393a4a		e2 20		sep #$20	                SEP #$20        ; set A short
.393a4c		a5 32		lda $32		                LDA OPL2_PARAMETER0
.393a4e		29 1f		and #$1f	                AND #$1F
.393a50		85 32		sta $32		                STA OPL2_PARAMETER0
.393a52		49 ff		eor #$ff	                EOR #$FF
.393a54		85 33		sta $33		                STA OPL2_PARAMETER1
.393a56		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a58		25 33		and $33		                AND OPL2_PARAMETER1
.393a5a		05 32		ora $32		                ORA OPL2_PARAMETER0
.393a5c		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a5e		6b		rtl		                RTL
.393a5f						OPL2_SET_WAVEFORM
.393a5f		48		pha		                PHA             ; begin setdp macro
.393a60		08		php		                PHP
.393a61		c2 20		rep #$20	                REP #$20        ; set A long
.393a63		a9 00 00	lda #$0000	                LDA #BANK0_BEGIN         ; set DP to page 0
.393a66		5b		tcd		                TCD
.393a67		28		plp		                PLP
.393a68		68		pla		                PLA             ; end setdp macro
.393a69		c2 20		rep #$20	                REP #$20        ; set A long
.393a6b		a9 e0 00	lda #$00e0	                LDA #$00E0;
.393a6e		85 28		sta $28		                STA OPL2_REG_REGION
.393a70		20 84 3a	jsr $393a84	                JSR OPL2_GET_REG_OFFSET
.393a73		e2 20		sep #$20	                SEP #$20        ; set A short
.393a75		a5 32		lda $32		                LDA OPL2_PARAMETER0
.393a77		29 03		and #$03	                AND #$03
.393a79		85 32		sta $32		                STA OPL2_PARAMETER0
.393a7b		a7 2c		lda [$2c]	                LDA [OPL2_IND_ADDY_LL]
.393a7d		29 fc		and #$fc	                AND #$FC
.393a7f		05 32		ora $32		                ORA OPL2_PARAMETER0
.393a81		87 2c		sta [$2c]	                STA [OPL2_IND_ADDY_LL]
.393a83		6b		rtl		                RTL
.393a84						OPL2_GET_REG_OFFSET
.393a84		e2 30		sep #$30	                SEP #$30        ; set A&X short
.393a86		a5 27		lda $27		                LDA OPL2_CHANNEL
.393a88		29 0f		and #$0f	                AND #$0F
.393a8a		aa		tax		                TAX
.393a8b		a5 26		lda $26		                LDA OPL2_OPERATOR   ; 0 = operator 1, other = operator 2
.393a8d		d0 06		bne $393a95	                BNE OPL2_Get_Register_Offset_l0
.393a8f		bf cc 10 39	lda $3910cc,x	                LDA @lregisterOffsets_operator0, X
.393a93		80 04		bra $393a99	                BRA OPL2_Get_Register_Offset_exit
.393a95						OPL2_Get_Register_Offset_l0
.393a95		bf d5 10 39	lda $3910d5,x	                LDA @lregisterOffsets_operator1, X
.393a99						OPL2_Get_Register_Offset_exit
.393a99		85 2a		sta $2a		                STA OPL2_REG_OFFSET
.393a9b		a9 00		lda #$00	                LDA #$00
.393a9d		85 2b		sta $2b		                STA OPL2_REG_OFFSET+1;
.393a9f		c2 30		rep #$30	                REP #$30        ; set A&X long
.393aa1		18		clc		                CLC
.393aa2		a9 00 e6	lda #$e600	                LDA #<>OPL3_R_BASE
.393aa5		65 2a		adc $2a		                ADC OPL2_REG_OFFSET
.393aa7		65 28		adc $28		                ADC OPL2_REG_REGION ; Ex: $20, or $40, $60, $80 (in 16bits)
.393aa9		85 2c		sta $2c		                STA OPL2_IND_ADDY_LL
.393aab		a9 af 00	lda #$00af	                LDA #`OPL3_R_BASE
.393aae		85 2e		sta $2e		                STA OPL2_IND_ADDY_HL
.393ab0		60		rts		                RTS

;******  Return to file: src\kernel.asm


;******  Processing file: src\Defines/sdcard_controller_def.asm

=$afea00					SDC_VERSION_REG         = $AFEA00    ; Ought to read 12
=$afea01					SDC_CONTROL_REG         = $AFEA01    ; Bit0 1 = Reset core logic, and registers. Self clearing
=$afea02					SDC_TRANS_TYPE_REG      = $AFEA02  ; Bit[1:0]
=$00						SDC_TRANS_DIRECT      = $00   ; 00 = Direct Access
=$01						SDC_TRANS_INIT_SD     = $01   ; 01 = Init SD
=$02						SDC_TRANS_READ_BLK    = $02   ; 10 = RW_READ_BLOCK (512 Bytes)
=$03						SDC_TRANS_WRITE_BLK   = $03   ; 11 = RW_WRITE_SD_BLOCK
=$afea03					SDC_TRANS_CONTROL_REG   = $AFEA03
=$01						SDC_TRANS_START         = $01
=$afea04					SDC_TRANS_STATUS_REG    = $AFEA04
=$01						SDC_TRANS_BUSY          = $01     ;  1= Transaction Busy
=$afea05					SDC_TRANS_ERROR_REG     = $AFEA05
=$00						SDC_TRANS_INIT_NO_ERR   = $00   ; Init Error Report [1:0]
=$01						SDC_TRANS_INIT_CMD0_ERR = $01
=$02						SDC_TRANS_INIT_CMD1_ERR = $02
=$00						SDC_TRANS_RD_NO_ERR     = $00   ; Read Error Report [3:2]
=$04						SDC_TRANS_RD_CMD_ERR    = $04
=$08						SDC_TRANS_RD_TOKEN_ERR  = $08
=$00						SDC_TRANS_WR_NO_ERR     = $00   ; Write Report Error  [5:4]
=$10						SDC_TRANS_WR_CMD_ERR    = $10   ;
=$20						SDC_TRANS_WR_DATA_ERR   = $20
=$30						SDC_TRANS_WR_BUSY_ERR   = $30
=$afea06					SDC_DIRECT_ACCESS_REG   = $AFEA06 ; SPI Direct Read and Write - Set DATA before initiating direct Access Transaction
=$afea07					SDC_SD_ADDR_7_0_REG     = $AFEA07 ; Set the ADDR before a block read or block write
=$afea08					SDC_SD_ADDR_15_8_REG    = $AFEA08 ; Addr0 [8:0] Always should be 0, since each block is 512Bytes
=$afea09					SDC_SD_ADDR_23_16_REG   = $AFEA09
=$afea0a					SDC_SD_ADDR_31_24_REG   = $AFEA0A
=$afea0b					SDC_SPI_CLK_DEL_REG     = $AFEA0B
=$afea10					SDC_RX_FIFO_DATA_REG    = $AFEA10 ; Data from the Block Read
=$afea12					SDC_RX_FIFO_DATA_CNT_HI = $AFEA12 ; How many Bytes in the FIFO HI
=$afea13					SDC_RX_FIFO_DATA_CNT_LO = $AFEA13 ; How many Bytes in the FIFO LO
=$afea14					SDC_RX_FIFO_CTRL_REG    = $AFEA14 ; Bit0  Force Empty - Set to 1 to clear FIFO, self clearing (the bit)
=$afea20					SDC_TX_FIFO_DATA_REG    = $AFEA20 ; Write Data Block here
=$afea24					SDC_TX_FIFO_CTRL_REG    = $AFEA24 ; Bit0  Force Empty - Set to 1 to clear FIFO, self clearing (the bit)

;******  Return to file: src\kernel.asm


;******  Processing file: src\sdos.asm


;******  Processing file: src\sdos_fat.asm


;******  Processing file: src\sdos_bios.asm

=$80						BIOS_TIMEOUT = $80              ; Flag to indicate if a time out has occurred (see ISETTIMEOUT)
=0						BIOS_DEV_FDC = 0                ; Floppy 0
=1						BIOS_DEV_FD1 = 1                ; Future support: Floppy 1 (not likely to be attached)
=2						BIOS_DEV_SD = 2                 ; SD card, partition 0
=3						BIOS_DEV_SD1 = 3                ; Future support: SD card, partition 1
=4						BIOS_DEV_SD2 = 4                ; Future support: SD card, partition 2
=5						BIOS_DEV_SD3 = 5                ; Future support: SD card, partition 3
=6						BIOS_DEV_HD0 = 6                ; Future support: IDE Drive 0, partition 0
=7						BIOS_DEV_HD1 = 7                ; Future support: IDE Drive 0, partition 1
=8						BIOS_DEV_HD2 = 8                ; Future support: IDE Drive 0, partition 2
=9						BIOS_DEV_HD3 = 9                ; Future support: IDE Drive 0, partition 3
=$80						BIOS_ERR_BADDEV = $80           ; BIOS bad device # error
=$81						BIOS_ERR_MOUNT = $81            ; BIOS failed to mount the device
=$82						BIOS_ERR_READ = $82             ; BIOS failed to read from a device
=$83						BIOS_ERR_WRITE = $83            ; BIOS failed to write to a device
=$84						BIOS_ERR_TRACK = $84            ; BIOS failed to seek to the correct track
=$85						BIOS_ERR_CMD = $85              ; A general block device command error
=$86						BIOS_ERR_WRITEPROT = $86        ; The media was write-protected
=$87						BIOS_ERR_NOMEDIA = $87          ; No media detected... unable to read/write in time
=$88						BIOS_ERR_RESULT = $88           ; Couldn't get the result bytes for some reason
=$89						BIOS_ERR_OOS = $89              ; FDC state is somehow out of sync with the driver.
=$8a						BIOS_ERR_NOTATA = $8A           ; IDE drive is not ATA
=$8b						BIOS_ERR_NOTINIT = $8B          ; Could not initilize the device
=$8c						BIOS_ERR_TIMEOUT = $8C          ; Timeout error
.393ab1						ITRACE
.393ab1		08		php		                PHP
.393ab2		c2 30		rep #$30	                REP #$30        ; set A&X long
.393ab4		8b		phb		                PHB                 ; Print the text
.393ab5		a3 06		lda $06,s	                LDA #6,S            ; Get bits[15..0] of string pointer
.393ab7		aa		tax		                TAX                 ; ... into X
.393ab8		e2 20		sep #$20	                SEP #$20        ; set A short
.393aba		a3 08		lda $08,s	                LDA #8,S            ; Get bits[23..16] of string pointer
.393abc		48		pha		                PHA
.393abd		ab		plb		                PLB                 ; ... into B
.393abe		22 26 07 39	jsl $390726	                JSL IPUTS           ; Print the string
.393ac2		c2 20		rep #$20	                REP #$20        ; set A long
.393ac4		a3 04		lda $04,s	                LDA #4,S            ; Move P and return address down over the string pointer
.393ac6		83 08		sta $08,s	                STA #8,S
.393ac8		a3 02		lda $02,s	                LDA #2,S
.393aca		83 06		sta $06,s	                STA #6,S
.393acc		ab		plb		                PLB
.393acd		68		pla		                PLA                 ; Clean up the stack
.393ace		68		pla		                PLA
.393acf		28		plp		                PLP
.393ad0		6b		rtl		                RTL
.393ad1						ISETTIMEOUT
.393ad1		8b		phb		                PHB
.393ad2		0b		phd		                PHD
.393ad3		08		php		                PHP
.393ad4		48		pha		                PHA             ; begin setdbr macro
.393ad5		08		php		                PHP
.393ad6		e2 20		sep #$20	                SEP #$20        ; set A short
.393ad8		a9 00		lda #$00	                LDA #0
.393ada		48		pha		                PHA
.393adb		ab		plb		                PLB
.393adc		28		plp		                PLP
.393add		68		pla		                PLA             ; end setdbr macro
.393ade		48		pha		                PHA             ; begin setdp macro
.393adf		08		php		                PHP
.393ae0		c2 20		rep #$20	                REP #$20        ; set A long
.393ae2		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393ae5		5b		tcd		                TCD
.393ae6		28		plp		                PLP
.393ae7		68		pla		                PLA             ; end setdp macro
.393ae8		78		sei		                SEI                             ; We don't want to be interrupted
.393ae9		e2 20		sep #$20	                SEP #$20        ; set A short
.393aeb		85 0d		sta $032d	                STA @b BIOS_TIMER               ; Set the number of ticks to wait
.393aed		a5 0c		lda $032c	                LDA @b BIOS_FLAGS               ; Clear the BIOS_TIMEOUT flag
.393aef		29 7f		and #$7f	                AND #~BIOS_TIMEOUT
.393af1		85 0c		sta $032c	                STA @b BIOS_FLAGS
.393af3		28		plp		done            PLP
.393af4		2b		pld		                PLD
.393af5		ab		plb		                PLB
.393af6		6b		rtl		                RTL
.393af7						ICMDBLOCK
.393af7		0b		phd		                PHD
.393af8		08		php		                PHP
.393af9		48		pha		                PHA             ; begin setdp macro
.393afa		08		php		                PHP
.393afb		c2 20		rep #$20	                REP #$20        ; set A long
.393afd		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393b00		5b		tcd		                TCD
.393b01		28		plp		                PLP
.393b02		68		pla		                PLA             ; end setdp macro
.393b03		e2 20		sep #$20	                SEP #$20        ; set A short
.393b05		a5 01		lda $0321	                LDA BIOS_DEV                ; Get the device number
.393b07		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC           ; Check to see if we're sending to the floppy
.393b09		d0 06		bne $393b11	                BNE ret_success             ; No: just return
.393b0b		22 5c 64 39	jsl $39645c	                JSL FDC_CMDBLOCK            ; Yes: call upon the floppy code
.393b0f		90 0c		bcc $393b1d	                BCC pass_failure
.393b11						ret_success
.393b11		e2 20		sep #$20	                SEP #$20        ; set A short
.393b13		64 00		stz $0320	                STZ BIOS_STATUS
.393b15		28		plp		                PLP
.393b16		2b		pld		                PLD
.393b17		38		sec		                SEC
.393b18		6b		rtl		                RTL
.393b19						ret_failure
.393b19		e2 20		sep #$20	                SEP #$20        ; set A short
.393b1b		85 00		sta $0320	                STA BIOS_STATUS
.393b1d		28		plp		pass_failure    PLP
.393b1e		2b		pld		                PLD
.393b1f		18		clc		                CLC
.393b20		6b		rtl		                RTL
.393b21						IGETBLOCK
.393b21		5a		phy		                PHY
.393b22		0b		phd		                PHD
.393b23		8b		phb		                PHB
.393b24		08		php		                PHP
.393b25		48		pha		                PHA             ; begin setdbr macro
.393b26		08		php		                PHP
.393b27		e2 20		sep #$20	                SEP #$20        ; set A short
.393b29		a9 00		lda #$00	                LDA #0
.393b2b		48		pha		                PHA
.393b2c		ab		plb		                PLB
.393b2d		28		plp		                PLP
.393b2e		68		pla		                PLA             ; end setdbr macro
.393b2f		48		pha		                PHA             ; begin setdp macro
.393b30		08		php		                PHP
.393b31		c2 20		rep #$20	                REP #$20        ; set A long
.393b33		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393b36		5b		tcd		                TCD
.393b37		28		plp		                PLP
.393b38		68		pla		                PLA             ; end setdp macro
.393b39		e2 20		sep #$20	                SEP #$20        ; set A short
.393b3b		a0 00 00	ldy #$0000	                LDY #0
.393b3e		a9 5a		lda #$5a	                LDA #$5A                            ; Fill the buffer with a pattern we can recognize
.393b40		97 06		sta [$0326],y	clr_loop        STA [BIOS_BUFF_PTR],Y               ; To make errors loading obvious
.393b42		c8		iny		                INY
.393b43		c0 00 02	cpy #$0200	                CPY #512
.393b46		d0 f8		bne $393b40	                BNE clr_loop
.393b48		a5 01		lda $0321	                LDA BIOS_DEV                        ; Check the device number
.393b4a		c9 02		cmp #$02	                CMP #BIOS_DEV_SD                    ; Is it for the SDC?
.393b4c		f0 14		beq $393b62	                BEQ sd_getblock                     ; Yes: go to the SDC GETBLOCK routine
.393b4e		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC                   ; Is it for the floppy drive?
.393b50		f0 18		beq $393b6a	                BEQ fd_getblock                     ; Yes: go to the FDC GETBLOCK routine
.393b52		c9 06		cmp #$06	                CMP #BIOS_DEV_HD0                   ; Is it for the IDE drive?
.393b54		f0 1c		beq $393b72	                BEQ hd_getblock
.393b56		a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV                ; Otherwise: return a bad device error
.393b58						ret_failure
.393b58		e2 20		sep #$20	                SEP #$20        ; set A short
.393b5a		85 00		sta $0320	                STA BIOS_STATUS                     ; Set BIOS STATUS
.393b5c		28		plp		                PLP
.393b5d		ab		plb		                PLB
.393b5e		2b		pld		                PLD
.393b5f		7a		ply		                PLY
.393b60		38		sec		                SEC                                 ; Return failure
.393b61		6b		rtl		                RTL
.393b62		22 68 59 39	jsl $395968	sd_getblock     JSL SDC_GETBLOCK                    ; Call the SDC GETBLOCK routine
.393b66		b0 12		bcs $393b7a	                BCS ret_success
.393b68		80 ee		bra $393b58	                BRA ret_failure
.393b6a		22 61 62 39	jsl $396261	fd_getblock     JSL FDC_GETBLOCK                    ; Call the FDC GETBLOCK routine
.393b6e		b0 0a		bcs $393b7a	                BCS ret_success
.393b70		80 e6		bra $393b58	                BRA ret_failure
.393b72		22 75 68 39	jsl $396875	hd_getblock     JSL IDE_GETBLOCK                    ; Call the IDE GETBLOCK routine
.393b76		b0 02		bcs $393b7a	                BCS ret_success
.393b78		80 de		bra $393b58	                BRA ret_failure
.393b7a						ret_success
.393b7a		e2 20		sep #$20	                SEP #$20        ; set A short
.393b7c		64 00		stz $0320	                STZ BIOS_STATUS                     ; Set BIOS STATUS to OK
.393b7e		28		plp		                PLP
.393b7f		ab		plb		                PLB
.393b80		2b		pld		                PLD
.393b81		7a		ply		                PLY
.393b82		38		sec		                SEC                                 ; Return success
.393b83		6b		rtl		                RTL
.393b84						IPUTBLOCK
.393b84		0b		phd		                PHD
.393b85		8b		phb		                PHB
.393b86		08		php		                PHP
.393b87		48		pha		                PHA             ; begin setdbr macro
.393b88		08		php		                PHP
.393b89		e2 20		sep #$20	                SEP #$20        ; set A short
.393b8b		a9 00		lda #$00	                LDA #0
.393b8d		48		pha		                PHA
.393b8e		ab		plb		                PLB
.393b8f		28		plp		                PLP
.393b90		68		pla		                PLA             ; end setdbr macro
.393b91		48		pha		                PHA             ; begin setdp macro
.393b92		08		php		                PHP
.393b93		c2 20		rep #$20	                REP #$20        ; set A long
.393b95		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393b98		5b		tcd		                TCD
.393b99		28		plp		                PLP
.393b9a		68		pla		                PLA             ; end setdp macro
.393b9b		e2 20		sep #$20	                SEP #$20        ; set A short
.393b9d		a5 01		lda $0321	                LDA BIOS_DEV                        ; Check the device number
.393b9f		c9 02		cmp #$02	                CMP #BIOS_DEV_SD                    ; Is it for the SDC?
.393ba1		f0 13		beq $393bb6	                BEQ sd_putblock                     ; Yes: go to the SDC PUTBLOCK routine
.393ba3		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC                   ; Is it for the FDC?
.393ba5		f0 17		beq $393bbe	                BEQ fd_putblock                     ; Yes: go to the FDC PUTBLOCK routine
.393ba7		c9 06		cmp #$06	                CMP #BIOS_DEV_HD0                   ; Is it for the IDE drive?
.393ba9		f0 1b		beq $393bc6	                BEQ hd_putblock
.393bab		a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV                ; Otherwise: return a bad device error
.393bad						ret_failure
.393bad		e2 20		sep #$20	                SEP #$20        ; set A short
.393baf		85 00		sta $0320	                STA BIOS_STATUS                     ; Set BIOS STATUS
.393bb1		28		plp		                PLP
.393bb2		ab		plb		                PLB
.393bb3		2b		pld		                PLD
.393bb4		18		clc		                CLC                                 ; Return failure
.393bb5		6b		rtl		                RTL
.393bb6		22 0f 5a 39	jsl $395a0f	sd_putblock     JSL SDC_PUTBLOCK                    ; Call the SDC PUTBLOCK routine
.393bba		90 f1		bcc $393bad	                BCC ret_failure
.393bbc		80 10		bra $393bce	                BRA ret_success
.393bbe		22 c6 62 39	jsl $3962c6	fd_putblock     JSL FDC_PUTBLOCK                    ; Call the FDC PUTBLOCK routine
.393bc2		90 e9		bcc $393bad	                BCC ret_failure
.393bc4		80 08		bra $393bce	                BRA ret_success
.393bc6		22 06 69 39	jsl $396906	hd_putblock     JSL IDE_PUTBLOCK                    ; Call the IDE PUTBLOCK routine
.393bca		90 e1		bcc $393bad	                BCC ret_failure
.393bcc		80 00		bra $393bce	                BRA ret_success
.393bce						ret_success
.393bce		e2 20		sep #$20	                SEP #$20        ; set A short
.393bd0		64 00		stz $0320	                STZ BIOS_STATUS                     ; Set BIOS STATUS to OK
.393bd2		28		plp		                PLP
.393bd3		ab		plb		                PLB
.393bd4		2b		pld		                PLD
.393bd5		38		sec		                SEC                                 ; Return success
.393bd6		6b		rtl		                RTL

;******  Return to file: src\sdos_fat.asm


;******  Processing file: src\sdos_dir.asm

.393bd7						DOS_DIROPEN
.393bd7		da		phx		                PHX
.393bd8		5a		phy		                PHY
.393bd9		0b		phd		                PHD
.393bda		8b		phb		                PHB
.393bdb		08		php		                PHP
.393bdc		48		pha		                PHA             ; begin setdbr macro
.393bdd		08		php		                PHP
.393bde		e2 20		sep #$20	                SEP #$20        ; set A short
.393be0		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393be2		48		pha		                PHA
.393be3		ab		plb		                PLB
.393be4		28		plp		                PLP
.393be5		68		pla		                PLA             ; end setdbr macro
.393be6		48		pha		                PHA             ; begin setdp macro
.393be7		08		php		                PHP
.393be8		c2 20		rep #$20	                REP #$20        ; set A long
.393bea		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393bed		5b		tcd		                TCD
.393bee		28		plp		                PLP
.393bef		68		pla		                PLA             ; end setdp macro
.393bf0		ad 20 a0	lda $38a020	                LDA ROOT_DIR_FIRST_CLUSTER  ; Set the cluster (or sector for FAT12)
.393bf3		8d 32 a0	sta $38a032	                STA DOS_DIR_BLOCK_ID        ; to that of the root directory's start
.393bf6		ad 22 a0	lda $38a022	                LDA ROOT_DIR_FIRST_CLUSTER+2
.393bf9		8d 34 a0	sta $38a034	                STA DOS_DIR_BLOCK_ID+2
.393bfc		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER      ; Point to the directory cluster buffer for loading
.393bff		85 1c		sta $033c	                STA DOS_BUFF_PTR
.393c01		85 18		sta $0338	                STA DOS_DIR_PTR
.393c03		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393c06		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.393c08		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393c0a		e2 20		sep #$20	                SEP #$20        ; set A short
.393c0c		ad 01 a0	lda $38a001	                LDA FILE_SYSTEM             ; Check the file system
.393c0f		c9 00		cmp #$00	                CMP #PART_TYPE_FAT12        ; Is it FAT12?
.393c11		d0 24		bne $393c37	                BNE fetch_fat32             ; No: handle processing the diretory as FAT32
.393c13						fetch_fat12
.393c13		e2 20		sep #$20	                SEP #$20        ; set A short
.393c15		a9 00		lda #$00	                LDA #DOS_DIR_TYPE_FAT12ROOT ; Set the directory type to FAT12 root directory
.393c17		8d 45 a0	sta $38a045	                STA DOS_DIR_TYPE
.393c1a		c2 20		rep #$20	                REP #$20        ; set A long
.393c1c		a5 18		lda $0338	                LDA DOS_DIR_PTR             ; Set the BIOS buffer pointer
.393c1e		85 06		sta $0326	                STA BIOS_BUFF_PTR
.393c20		a5 1a		lda $033a	                LDA DOS_DIR_PTR+2
.393c22		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393c24		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID        ; Set the LBA of the sector
.393c27		85 02		sta $0322	                STA BIOS_LBA
.393c29		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393c2c		85 04		sta $0324	                STA BIOS_LBA+2
.393c2e		22 44 10 00	jsl $001044	                JSL GETBLOCK                ; Get the sector from the FAT12 device
.393c32		b0 1f		bcs $393c53	                BCS do_success              ; If sucessful, set the directory cursor
.393c34		82 84 18	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393c37						fetch_fat32
.393c37		e2 20		sep #$20	                SEP #$20        ; set A short
.393c39		a9 01		lda #$01	                LDA #DOS_DIR_TYPE_FILE      ; Set the directory type to file type (all FAT32, any FAT12 subdirectory)
.393c3b		8d 45 a0	sta $38a045	                STA DOS_DIR_TYPE
.393c3e		c2 20		rep #$20	                REP #$20        ; set A long
.393c40		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID
.393c43		85 10		sta $0330	                STA DOS_CLUS_ID
.393c45		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393c48		85 12		sta $0332	                STA DOS_CLUS_ID+2
.393c4a		22 ba 41 39	jsl $3941ba	                JSL DOS_GETCLUSTER          ; Try to read the first cluster
.393c4e		b0 03		bcs $393c53	                BCS do_success              ; If successful: set the directory cursor
.393c50		82 68 18	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393c53		82 6c 18	brl $3954c2	do_success      BRL IF_SUCCESS
.393c56						DOS_DIRFIRST
.393c56		0b		phd		                PHD
.393c57		08		php		                PHP
.393c58		48		pha		                PHA             ; begin setdp macro
.393c59		08		php		                PHP
.393c5a		c2 20		rep #$20	                REP #$20        ; set A long
.393c5c		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393c5f		5b		tcd		                TCD
.393c60		28		plp		                PLP
.393c61		68		pla		                PLA             ; end setdp macro
.393c62		c2 20		rep #$20	                REP #$20        ; set A long
.393c64		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER
.393c67		85 18		sta $0338	                STA DOS_DIR_PTR
.393c69		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393c6c		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393c6e		28		plp		                PLP
.393c6f		2b		pld		                PLD
.393c70		6b		rtl		                RTL
.393c71						DOS_DIRNEXT
.393c71		da		phx		                PHX
.393c72		5a		phy		                PHY
.393c73		0b		phd		                PHD
.393c74		8b		phb		                PHB
.393c75		08		php		                PHP
.393c76		48		pha		                PHA             ; begin setdbr macro
.393c77		08		php		                PHP
.393c78		e2 20		sep #$20	                SEP #$20        ; set A short
.393c7a		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393c7c		48		pha		                PHA
.393c7d		ab		plb		                PLB
.393c7e		28		plp		                PLP
.393c7f		68		pla		                PLA             ; end setdbr macro
.393c80		48		pha		                PHA             ; begin setdp macro
.393c81		08		php		                PHP
.393c82		c2 20		rep #$20	                REP #$20        ; set A long
.393c84		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393c87		5b		tcd		                TCD
.393c88		28		plp		                PLP
.393c89		68		pla		                PLA             ; end setdp macro
.393c8a		c2 20		rep #$20	                REP #$20        ; set A long
.393c8c		18		clc		                CLC                         ; Advance the directory entry pointer to the next entry
.393c8d		a5 18		lda $0338	                LDA DOS_DIR_PTR
.393c8f		69 20 00	adc #$0020	                ADC #DOS_DIR_ENTRY_SIZE
.393c92		85 18		sta $0338	                STA DOS_DIR_PTR
.393c94		a5 1a		lda $033a	                LDA DOS_DIR_PTR+2
.393c96		69 00 00	adc #$0000	                ADC #0
.393c99		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393c9b		38		sec		                SEC                         ; Check to see if we've reached the end of the sector buffer
.393c9c		a9 00 a3	lda #$a300	                LDA #<>DOS_DIR_CLUSTER_END
.393c9f		e5 18		sbc $0338	                SBC DOS_DIR_PTR
.393ca1		85 28		sta $0348	                STA DOS_TEMP
.393ca3		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER_END
.393ca6		e5 1a		sbc $033a	                SBC DOS_DIR_PTR+2
.393ca8		85 2a		sta $034a	                STA DOS_TEMP+2
.393caa		30 0c		bmi $393cb8	                BMI get_next_block          ; Yes: try to fetch the next directory entry
.393cac		f0 03		beq $393cb1	                BEQ check_lower
.393cae		82 11 18	brl $3954c2	                BRL IF_SUCCESS
.393cb1		a5 28		lda $0348	check_lower     LDA DOS_TEMP
.393cb3		f0 03		beq $393cb8	                BEQ get_next_block
.393cb5		82 0a 18	brl $3954c2	                BRL IF_SUCCESS
.393cb8						get_next_block
.393cb8		e2 20		sep #$20	                SEP #$20        ; set A short
.393cba		ad 45 a0	lda $38a045	                LDA DOS_DIR_TYPE            ; Check the type of the directory
.393cbd		c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE
.393cbf		f0 38		beq $393cf9	                BEQ next_cluster            ; FILE TYPE: it's cluster based (FAT32, or FAT12 non-root)
.393cc1						next_sector
.393cc1		c2 20		rep #$20	                REP #$20        ; set A long
.393cc3		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID
.393cc6		1a		inc a		                INC A
.393cc7		8d 32 a0	sta $38a032	                STA DOS_DIR_BLOCK_ID        ; Increment the sector number (FAT12 root directory is sector based)
.393cca		c9 0a 00	cmp #$000a	                CMP #10                     ; See if we're at the end (TODO: calculate this)
.393ccd		d0 07		bne $393cd6	                BNE read_sector
.393ccf		e2 20		sep #$20	                SEP #$20        ; set A short
.393cd1		a9 00		lda #$00	                LDA #0
.393cd3		82 e1 17	brl $3954b7	                BRL IF_FAILURE
.393cd6						read_sector
.393cd6		c2 20		rep #$20	                REP #$20        ; set A long
.393cd8		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID        ; Set the LBA to the sector #
.393cdb		85 02		sta $0322	                STA BIOS_LBA
.393cdd		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393ce0		85 04		sta $0324	                STA BIOS_LBA+2
.393ce2		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointers to the buffer
.393ce5		85 06		sta $0326	                STA BIOS_BUFF_PTR
.393ce7		85 18		sta $0338	                STA DOS_DIR_PTR
.393ce9		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393cec		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393cee		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393cf0		22 44 10 00	jsl $001044	                JSL GETBLOCK                ; Attempt to read the sector from the FAT12 device
.393cf4		b0 39		bcs $393d2f	                BCS do_success              ; If successful: set the directory cursor
.393cf6		82 c2 17	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393cf9						next_cluster
.393cf9		c2 20		rep #$20	                REP #$20        ; set A long
.393cfb		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID        ; Get the current block (cluster) ID
.393cfe		85 10		sta $0330	                STA DOS_CLUS_ID
.393d00		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393d03		85 12		sta $0332	                STA DOS_CLUS_ID+2
.393d05		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER
.393d08		85 1c		sta $033c	                STA DOS_BUFF_PTR
.393d0a		85 18		sta $0338	                STA DOS_DIR_PTR
.393d0c		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393d0f		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.393d11		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393d13		22 ce 45 39	jsl $3945ce	                JSL NEXTCLUSTER             ; Try to find the next cluster
.393d17		b0 03		bcs $393d1c	                BCS set_next
.393d19		82 9f 17	brl $3954bb	                BRL IF_PASSFAILURE          ; If error: pass it up the chain
.393d1c		a5 10		lda $0330	set_next        LDA DOS_CLUS_ID             ; Save the cluster as the current directory cluster
.393d1e		8d 32 a0	sta $38a032	                STA DOS_DIR_BLOCK_ID
.393d21		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.393d23		8d 34 a0	sta $38a034	                STA DOS_DIR_BLOCK_ID+2
.393d26		22 ba 41 39	jsl $3941ba	                JSL DOS_GETCLUSTER          ; Try to read the first cluster
.393d2a		b0 03		bcs $393d2f	                BCS do_success              ; If successful: set the directory cursor
.393d2c		82 8c 17	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass up the failure
.393d2f		82 90 17	brl $3954c2	do_success      BRL IF_SUCCESS
.393d32						DOS_DIRFINDFREE
.393d32		da		phx		                PHX
.393d33		5a		phy		                PHY
.393d34		0b		phd		                PHD
.393d35		8b		phb		                PHB
.393d36		08		php		                PHP
.393d37		48		pha		                PHA             ; begin setdbr macro
.393d38		08		php		                PHP
.393d39		e2 20		sep #$20	                SEP #$20        ; set A short
.393d3b		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393d3d		48		pha		                PHA
.393d3e		ab		plb		                PLB
.393d3f		28		plp		                PLP
.393d40		68		pla		                PLA             ; end setdbr macro
.393d41		48		pha		                PHA             ; begin setdp macro
.393d42		08		php		                PHP
.393d43		c2 20		rep #$20	                REP #$20        ; set A long
.393d45		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393d48		5b		tcd		                TCD
.393d49		28		plp		                PLP
.393d4a		68		pla		                PLA             ; end setdp macro
.393d4b		22 d9 4f 39	jsl $394fd9	                JSL IF_DIROPEN
.393d4f		b0 06		bcs $393d57	                BCS start_walk
.393d51		a9 08 00	lda #$0008	                LDA #DOS_ERR_NODIR          ; Return that we could not read the directory
.393d54		82 28 00	brl $393d7f	                BRL ret_failure
.393d57		a0 00 00	ldy #$0000	start_walk      LDY #0                      ; We check the first character of the entry
.393d5a						chk_entry
.393d5a		e2 20		sep #$20	                SEP #$20        ; set A short
.393d5c		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y         ; Get the first byte of the directory entry
.393d5e		f0 1c		beq $393d7c	                BEQ ret_success             ; If 0: we have a blank... return it
.393d60		c9 e5		cmp #$e5	                CMP #DOS_DIR_ENT_UNUSED     ; Is it an unused (deleted) entry?
.393d62		f0 18		beq $393d7c	                BEQ ret_success             ; Yes: return it
.393d64		22 13 50 39	jsl $395013	                JSL IF_DIRNEXT              ; Go to the next directory entry
.393d68		b0 ed		bcs $393d57	                BCS start_walk              ; If we got one, start walking it
.393d6a		22 82 3d 39	jsl $393d82	                JSL DOS_DIRAPPEND           ; If there isn't one, create a blank cluster
.393d6e		90 0f		bcc $393d7f	                BCC ret_failure             ; If that didn't work, return the failure
.393d70		c2 20		rep #$20	                REP #$20        ; set A long
.393d72		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER      ; Return the first entry
.393d75		85 18		sta $0338	                STA DOS_DIR_PTR
.393d77		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393d7a		85 1a		sta $033a	                STA DOS_DIR_PTR+2
.393d7c		82 43 17	brl $3954c2	ret_success     BRL IF_SUCCESS
.393d7f		82 35 17	brl $3954b7	ret_failure     BRL IF_FAILURE
.393d82						DOS_DIRAPPEND
.393d82		da		phx		                PHX
.393d83		8b		phb		                PHB
.393d84		0b		phd		                PHD
.393d85		08		php		                PHP
.393d86		48		pha		                PHA             ; begin setdbr macro
.393d87		08		php		                PHP
.393d88		e2 20		sep #$20	                SEP #$20        ; set A short
.393d8a		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393d8c		48		pha		                PHA
.393d8d		ab		plb		                PLB
.393d8e		28		plp		                PLP
.393d8f		68		pla		                PLA             ; end setdbr macro
.393d90		48		pha		                PHA             ; begin setdp macro
.393d91		08		php		                PHP
.393d92		c2 20		rep #$20	                REP #$20        ; set A long
.393d94		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393d97		5b		tcd		                TCD
.393d98		28		plp		                PLP
.393d99		68		pla		                PLA             ; end setdp macro
.393d9a		e2 20		sep #$20	                SEP #$20        ; set A short
.393d9c		ad 45 a0	lda $38a045	                LDA DOS_DIR_TYPE
.393d9f		c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE          ; Are we looking at a file type directory
.393da1		f0 09		beq $393dac	                BEQ clr_sector                  ; Yes: clear out the directory data
.393da3						ret_failure
.393da3		e2 20		sep #$20	                SEP #$20        ; set A short
.393da5		a9 15		lda #$15	                LDA #DOS_ERR_DIRFULL            ; No: return a directory-full error
.393da7		85 0e		sta $032e	                STA DOS_STATUS
.393da9		82 3e 00	brl $393dea	                BRL pass_failure
.393dac						clr_sector
.393dac		c2 20		rep #$20	                REP #$20        ; set A long
.393dae		a9 00 00	lda #$0000	                LDA #0
.393db1		a2 00 00	ldx #$0000	                LDX #0
.393db4		9d 00 a1	sta $38a100,x	clr_loop        STA DOS_DIR_CLUSTER,X           ; Clear the directory cluster
.393db7		e8		inx		                INX
.393db8		e8		inx		                INX
.393db9		e0 00 02	cpx #$0200	                CPX #512
.393dbc		d0 f6		bne $393db4	                BNE clr_loop
.393dbe		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER          ; Point to the new, blank directory data
.393dc1		85 1c		sta $033c	                STA DOS_BUFF_PTR
.393dc3		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393dc6		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.393dc8		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID            ; We want to append it to the current directory
.393dcb		85 10		sta $0330	                STA DOS_CLUS_ID
.393dcd		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393dd0		85 12		sta $0332	                STA DOS_CLUS_ID+2
.393dd2		22 ef 49 39	jsl $3949ef	                JSL DOS_APPENDCLUS              ; Attempt to append the blank data as a new cluster
.393dd6		90 12		bcc $393dea	                BCC pass_failure                ; If there was an error, pass it up the chain
.393dd8		ad 36 a0	lda $38a036	                LDA DOS_NEW_CLUSTER             ; Set the block ID of the new directory cluster
.393ddb		8d 32 a0	sta $38a032	                STA DOS_DIR_BLOCK_ID
.393dde		ad 38 a0	lda $38a038	                LDA DOS_NEW_CLUSTER+2
.393de1		8d 34 a0	sta $38a034	                STA DOS_DIR_BLOCK_ID+2
.393de4		28		plp		ret_success     PLP
.393de5		2b		pld		                PLD
.393de6		ab		plb		                PLB
.393de7		fa		plx		                PLX
.393de8		38		sec		                SEC
.393de9		6b		rtl		                RTL
.393dea		28		plp		pass_failure    PLP
.393deb		2b		pld		                PLD
.393dec		ab		plb		                PLB
.393ded		fa		plx		                PLX
.393dee		18		clc		                CLC
.393def		6b		rtl		                RTL
.393df0						DOS_DIRWRITE
.393df0		da		phx		                PHX
.393df1		5a		phy		                PHY
.393df2		0b		phd		                PHD
.393df3		8b		phb		                PHB
.393df4		08		php		                PHP
.393df5		48		pha		                PHA             ; begin setdbr macro
.393df6		08		php		                PHP
.393df7		e2 20		sep #$20	                SEP #$20        ; set A short
.393df9		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393dfb		48		pha		                PHA
.393dfc		ab		plb		                PLB
.393dfd		28		plp		                PLP
.393dfe		68		pla		                PLA             ; end setdbr macro
.393dff		48		pha		                PHA             ; begin setdp macro
.393e00		08		php		                PHP
.393e01		c2 20		rep #$20	                REP #$20        ; set A long
.393e03		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393e06		5b		tcd		                TCD
.393e07		28		plp		                PLP
.393e08		68		pla		                PLA             ; end setdp macro
.393e09		e2 20		sep #$20	                SEP #$20        ; set A short
.393e0b		ad 45 a0	lda $38a045	                LDA DOS_DIR_TYPE            ; Check the type of the directory
.393e0e		c9 01		cmp #$01	                CMP #DOS_DIR_TYPE_FILE      ; Is it a file type directory (FAT32 or FAT12 non-root?)
.393e10		f0 1f		beq $393e31	                BEQ write_cluster           ; Yes: write it back using a cluster ID
.393e12						write_sector
.393e12		c2 20		rep #$20	                REP #$20        ; set A long
.393e14		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID        ; Set the BIOS_LBA to the LBA of the sector
.393e17		85 02		sta $0322	                STA BIOS_LBA
.393e19		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393e1c		85 04		sta $0324	                STA BIOS_LBA+2
.393e1e		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointer to the directory buffer
.393e21		85 06		sta $0326	                STA BIOS_BUFF_PTR
.393e23		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393e26		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393e28		22 24 10 00	jsl $001024	                JSL PUTBLOCK                ; Try to write the sector to disk
.393e2c		b0 1f		bcs $393e4d	                BCS ret_success
.393e2e		82 86 16	brl $3954b7	ret_failure     BRL IF_FAILURE
.393e31						write_cluster
.393e31		c2 20		rep #$20	                REP #$20        ; set A long
.393e33		ad 32 a0	lda $38a032	                LDA DOS_DIR_BLOCK_ID        ; Set the DOS_CLUS_ID to the ID of the cluster
.393e36		85 10		sta $0330	                STA DOS_CLUS_ID
.393e38		ad 34 a0	lda $38a034	                LDA DOS_DIR_BLOCK_ID+2
.393e3b		85 12		sta $0332	                STA DOS_CLUS_ID+2
.393e3d		a9 00 a1	lda #$a100	                LDA #<>DOS_DIR_CLUSTER      ; Set the pointer to the directory buffer
.393e40		85 1c		sta $033c	                STA DOS_BUFF_PTR
.393e42		a9 38 00	lda #$0038	                LDA #`DOS_DIR_CLUSTER
.393e45		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.393e47		22 f7 41 39	jsl $3941f7	                JSL DOS_PUTCLUSTER          ; Try to write the cluster to disk
.393e4b		90 e1		bcc $393e2e	                BCC ret_failure
.393e4d		82 72 16	brl $3954c2	ret_success     BRL IF_SUCCESS

;******  Return to file: src\sdos_fat.asm

.0000						DEVICE_DESC
>0000						DEVNAME         .dword ?            ; A pointer to the ASCIIZ name of the device
>0004						DEVNUMBER       .byte ?           ; The BIOS_DEV number for the device
>0005						NEXT            .dword ?            ; A pointer to the next device descriptor
.0000						DIRENTRY
>0000						SHORTNAME               .fill 11        ; $00 - The short name of the file (8 name, 3 extension)
>000b						ATTRIBUTE               .byte ?         ; $0B - The attribute bits
>000c						IGNORED1                .word ?         ; $0C - Unused (by us) bytes
>000e						CREATE_TIME             .word ?         ; $0E - Creation time
>0010						CREATE_DATE             .word ?         ; $10 - Creation date
>0012						ACCESS_DATE             .word ?         ; $12 - Last access date
>0014						CLUSTER_H               .word ?         ; $14 - High word of the first cluster #
>0016						MODIFIED_TIME           .word ?         ; $16 - Last modified time
>0018						MODIFIED_DATE           .word ?         ; $18 - Last modified date
>001a						CLUSTER_L               .word ?         ; $1A - Low word of the first cluster #
>001c						SIZE                    .dword ?        ; $1C - The size of the file (in bytes)
=$01						DOS_ATTR_RO = $01                       ; File is read-only
=$02						DOS_ATTR_HIDDEN = $02                   ; File is hidden
=$04						DOS_ATTR_SYSTEM = $04                   ; File is a system file
=$08						DOS_ATTR_VOLUME = $08                   ; Entry is the volume label
=$10						DOS_ATTR_DIR = $10                      ; Entry is a directory
=$20						DOS_ATTR_ARCH = $20                     ; Entry has changed since last backup
=$0f						DOS_ATTR_LONGNAME = $0F                 ; Entry is the long file name
.0000						FILEDESC
>0000						STATUS              .byte ?             ; The status flags of the file descriptor (open, closed, error, EOF, etc.)
>0001						DEV                 .byte ?             ; The ID of the device holding the file
>0002						PATH                .dword ?            ; Pointer to a NULL terminated path string
>0006						CLUSTER             .dword ?            ; The current cluster of the file.
>000a						FIRST_CLUSTER       .dword ?            ; The ID of the first cluster in the file
>000e						BUFFER              .dword ?            ; Pointer to a cluster-sized buffer
>0012						SIZE                .dword ?            ; The size of the file
>0016						CREATE_DATE         .word ?             ; The creation date of the file
>0018						CREATE_TIME         .word ?             ; The creation time of the file
>001a						MODIFIED_DATE       .word ?             ; The modification date of the file
>001c						MODIFIED_TIME       .word ?             ; The modification time of the file
>001e						RESERVED            .word ?             ; Two reserved bytes to bring the descriptor up to 32 bytes
=$01						FD_STAT_READ = $01                      ; The file is readable
=$02						FD_STAT_WRITE = $02                     ; The file is writable
=$10						FD_STAT_ALLOC = $10                     ; The file descriptor has been allocated
=$20						FD_STAT_OPEN = $20                      ; The file is open
=$40						FD_STAT_ERROR = $40                     ; The file is in an error condition
=$80						FD_STAT_EOF = $80                       ; The file cursor is at the end of the file
=$0fffffff					FAT_LAST_CLUSTER = $0FFFFFFF            ; Code to mark the last cluster of a file
=1						VOLUMEMAX = 1                           ; The maximum number of mounted volumes we support
=32						DOS_DIR_ENTRY_SIZE = 32                 ; The size of a directory entry
=512						DOS_SECTOR_SIZE = 512                   ; The size of a sector
=$e5						DOS_DIR_ENT_UNUSED = $E5                ; Marker for an unused directory entry
=$00						PART_TYPE_FAT12 = $00                   ; "Partition" type: FAT12, used for floppy disks
=$0c						PART_TYPE_FAT32_LBA = $0C               ; Patition type: FAT32 with LBA addressing
=$29						BPB_EXTENDED_RECORD = $29               ; If SIGNATUREB of the BPB has this byte, the volume label is valid
=0						DOS_DIR_TYPE_FAT12ROOT = 0              ; Directory is a FAT12 root directory
=1						DOS_DIR_TYPE_FILE = 1                   ; Directory is a file type directory
=8						DOS_FD_MAX = 8                          ; The maximum number of open file descriptors
=1						DOS_ERR_READ = 1                        ; We could not read a sector, check BIOS_STATUS for details
=2						DOS_ERR_NOTMBR = 2                      ; We could not find the MBR
=3						DOS_ERR_NOFAT32 = 3                     ; We could not find a FAT32 parition using LBA
=4						DOS_ERR_NOINIT = 4                      ; We could not INIT the block device
=5						DOS_ERR_VOLID = 5                       ; Volume ID sector could not be loaded
=6						DOS_ERR_FAT = 6                         ; Can't scan the FAT for some reason
=7						DOS_ERR_BADPATH = 7                     ; The path was badly formatted
=8						DOS_ERR_NODIR = 8                       ; Could not read the directory
=9						DOS_ERR_NOTFOUND = 9                    ; File/directory requested was not found
=10						DOS_ERR_NOCLUSTER = 10                  ; There are no more clusters
=11						DOS_ERR_FILEEXISTS = 11                 ; There is already a file of that name
=12						DOS_ERR_NOTOPEN = 12                    ; File has not been open
=13						DOS_ERR_NOTREAD = 13                    ; File is not open for reading
=14						DOS_ERR_NOTWRITE = 14                   ; File is not open for writing
=15						DOS_ERR_OPEN = 15                       ; File is already open
=16						DOS_ERR_PGXSIG = 16                     ; File does not have the PGX signature
=17						DOS_ERR_NOEXEC = 17                     ; File does is not an executable format
=18						DOS_ERR_MEDIAFULL = 18                  ; There are no more free clusters on the drive
=19						DOS_ERR_WRITEPROT = 19                  ; The medium is write-protected
=20						DOS_ERR_FATUPDATE = 20                  ; Can't update the FAT
=21						DOS_ERR_DIRFULL = 21                    ; The directory is full
=22						DOS_ERR_NOFD = 22                       ; No file descriptors are available for allocation
=23						DOS_ERR_NOMEDIA = 23                    ; No media was present
=24						DOS_ERR_EOF = 24                        ; At end of file
=25						DOS_ERR_PGZSIG = 25                     ; File does not have the PGZ signature
=446						PART0_OFF = 446                         ; Offset to the first partition in the MBR
=4						PART_TYPE_OFF = 4                       ; Offset to the partition's type
=8						PART_LBA_OFF = 8                        ; Offset to the LBA of the first sector of the partition
=13						PART_SECT_COUNT_OFF = 13                ; Offset to the sector count of the partition
=510						MBR_SIGNATURE = 510                     ; The offset to the MBR signature bytes
=11						BPB_BYTEPERSEC_OFF = 11                 ; Offset in the BPB sector to the Bytes Per Sector
=13						BPB_SECPERCLUS_OFF = 13                 ; Offset in the BPB sector to the Sectors Per Cluster
=14						BPB_RSRVCLUS_OFF = 14                   ; Offset in the BPB sector to the Number of Reserved Clusters
=16						BPB_NUMFAT_OFF = 16                     ; Offset in the BPB sector to the Number of FATs
=17						BPB_ROOT_MAX_ENTRY_OFF = 17             ; Offset in the BPB sector to the Maximum # of entries in the root directory (FAT12)
=19						BPB_TOTAL_SECTORS = 19                  ; Offset in the BPB sector to the number of sectors on the partition or disk (FAT12)
=$24						BPB_SECPERFAT_OFF = $24                 ; Offset in the BPB sector to the Sectors Per FAT
=38						BPB_SIGNATUREB = 38                     ; Offset in the BPB sector to the second signature byte
=39						BPB_VOLUMEID = 39                       ; Offset in the BPB sector to the volume ID
=$2c						BPB_ROOTCLUS_OFF = $2C                  ; Offset in the BPB sector to the Root Cluster Number
=510						BPB_SIGNATURE = 510                     ; The offset to the MBR signature bytes

;******  Processing file: src\Includes/sdos_fat_vars_fmx_inc.asm

=$38a000					DOS_HIGH_VARIABLES      = $38A000
=$38a000					DEVICE                  = $38A000       ; 1 byte - The number of the block device
=$38a001					FILE_SYSTEM             = $38A001       ; 1 byte - The type of filesystem (FAT12, FAT32, etc.)
=$38a002					PARTITION               = $38A002       ; 1 byte - The number of the partitions on the device
=$38a003					SECTORS_PER_CLUSTER     = $38A003       ; 1 byte - The number of sectors in a cluster
=$38a004					FIRSTSECTOR             = $38A004       ; 4 bytes - The LBA of the first sector on the volume
=$38a008					SECTORCOUNT             = $38A008       ; 4 bytes - The number of sectors in the volume
=$38a00c					NUM_RSRV_SEC            = $38A00C       ; 2 bytes - The number of hidden or reserved sectors
=$38a00e					CLUSTER_SIZE            = $38A00E       ; 2 bytes - The size of a cluster in bytes
=$38a010					SEC_PER_FAT             = $38A010       ; 4 bytes - The number of sectors per FAT
=$38a014					FAT_BEGIN_LBA           = $38A014       ; 4 bytes - The LBA of the first sector of FAT #1
=$38a018					FAT2_BEGIN_LBA          = $38A018       ; 4 bytes - The LBA of the first sector of FAT #2
=$38a01c					CLUSTER_BEGIN_LBA       = $38A01C       ; 4 bytes - The LBA of the first cluster in the storage area
=$38a020					ROOT_DIR_FIRST_CLUSTER  = $38A020       ; 4 bytes - The number of the first cluster in the root directory
=$38a024					ROOT_DIR_MAX_ENTRY      = $38A024       ; 2 bytes - The maximum number of entries in the root directory (0 = no limit)
=$38a026					VOLUME_ID               = $38A026       ; 4 bytes - The ID of the volume
=$38a02a					DOS_CURR_CLUS           = $38A02A       ; 4 bytes - The current cluster (for delete)
=$38a02e					DOS_NEXT_CLUS           = $38A02E       ; 4 bytes - The next cluster in a file (for delete)
=$38a032					DOS_DIR_BLOCK_ID        = $38A032       ; 4 bytes - The ID of the current directory block
=$38a036					DOS_NEW_CLUSTER         = $38A036       ; 4 bytes - Space to store a newly written cluster ID
=$38a03a					DOS_SHORT_NAME          = $38A03A       ; 11 bytes - The short name for a desired file
=$38a045					DOS_DIR_TYPE            = $38A045       ; 1 byte - a code indicating the type of the current directory (0 = cluster based, $80 = sector based)
=$38a046					DOS_CURR_DIR_ID         = $38A046       ; 4 byte - the ID of the first sector or cluster of the current directory
=$38a04a					DOS_DEV_NAMES           = $38A04A       ; 4 byte - pointer to the linked list of device names
=$38a04e					FDC_MOTOR_TIMER         = $38A04E       ; 2 bytes - count-down timer to automatically turn off the FDC spindle motor
=$38a050					DOS_MOUNT_DEV           = $38A050       ; 1 byte - the device code of the currently mounted device
=$38a100					DOS_DIR_CLUSTER         = $38A100       ; 512 bytes - A buffer for directory entries
=$38a300					DOS_DIR_CLUSTER_END     = $38A300       ; The byte just past the end of the directory cluster buffer
=$38a300					DOS_SECTOR              = $38A300       ; 512 bytes - A buffer for block device read/write
=$38a500					DOS_SECTOR_END          = $38A500       ; The byte just past the end of the cluster buffer
=$38a500					DOS_FAT_SECTORS         = $38A500       ; 1024 bytes - two sectors worth of the FAT
=$38a900					DOS_FAT_SECTORS_END     = $38A900       ; The byte just past the end of the FAT buffers
=$38a900					DOS_BOOT_SECTOR         = $38A900       ; A sector for holding the boot sector
=$38ab00					DOS_BOOT_SECTOR_END     = $38AB00
=$38ab00					DOS_SPARE_SECTOR        = $38AB00       ; A spare 512 byte buffer for loading sectors
=$38ad00					DOS_SPARE_SECTOR_END    = $38AD00
=$38ad00					DOS_SPARE_FD            = $38AD00       ; A spare file descriptor buffer
=3714336					DOS_SPARE_FD_END        = DOS_SPARE_FD + SIZE(FILEDESC)
=3714336					DOS_FILE_DESCS          = DOS_SPARE_FD_END
=3714592					DOS_FILE_DESCS_END      = DOS_FILE_DESCS + SIZE(FILEDESC) * DOS_FD_MAX
=$38b000					    DOS_FILE_BUFFS          = $38B000
=3719168					    DOS_FILE_BUFFS_END      = DOS_FILE_BUFFS + DOS_SECTOR_SIZE * DOS_FD_MAX

;******  Return to file: src\sdos_fat.asm

.393e50						DOS_INIT
.393e50		8b		phb		                PHB
.393e51		0b		phd		                PHD
.393e52		08		php		                PHP
.393e53		48		pha		                PHA             ; begin setdbr macro
.393e54		08		php		                PHP
.393e55		e2 20		sep #$20	                SEP #$20        ; set A short
.393e57		a9 00		lda #$00	                LDA #0
.393e59		48		pha		                PHA
.393e5a		ab		plb		                PLB
.393e5b		28		plp		                PLP
.393e5c		68		pla		                PLA             ; end setdbr macro
.393e5d		48		pha		                PHA             ; begin setdp macro
.393e5e		08		php		                PHP
.393e5f		c2 20		rep #$20	                REP #$20        ; set A long
.393e61		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393e64		5b		tcd		                TCD
.393e65		28		plp		                PLP
.393e66		68		pla		                PLA             ; end setdp macro
.393e67		e2 20		sep #$20	                SEP #$20        ; set A short
.393e69		c2 10		rep #$10	                REP #$10        ; set X long
.393e6b		a2 00 00	ldx #$0000	                LDX #0                  ; Zero out all the bank 0 variables
.393e6e		a9 00		lda #$00	                LDA #0
.393e70		9d 20 03	sta $0320,x	b0_clr_loop     STA @w SDOS_VARIABLES,X
.393e73		e8		inx		                INX
.393e74		e0 15 02	cpx #$0215	                CPX #<>(FDC_CMD_RETRY - SDOS_VARIABLES + 1)
.393e77		d0 f7		bne $393e70	                BNE b0_clr_loop
.393e79		48		pha		                PHA             ; begin setdbr macro
.393e7a		08		php		                PHP
.393e7b		e2 20		sep #$20	                SEP #$20        ; set A short
.393e7d		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393e7f		48		pha		                PHA
.393e80		ab		plb		                PLB
.393e81		28		plp		                PLP
.393e82		68		pla		                PLA             ; end setdbr macro
.393e83		48		pha		                PHA             ; begin setdp macro
.393e84		08		php		                PHP
.393e85		c2 20		rep #$20	                REP #$20        ; set A long
.393e87		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393e8a		5b		tcd		                TCD
.393e8b		28		plp		                PLP
.393e8c		68		pla		                PLA             ; end setdp macro
.393e8d		e2 20		sep #$20	                SEP #$20        ; set A short
.393e8f		c2 10		rep #$10	                REP #$10        ; set X long
.393e91		a2 00 00	ldx #$0000	                LDX #0                  ; Zero out all the bank $38 variables
.393e94		a9 00		lda #$00	                LDA #0
.393e96		9d 00 a0	sta $38a000,x	b38_clr_loop    STA @w DOS_HIGH_VARIABLES,X
.393e99		e8		inx		                INX
.393e9a		e0 01 20	cpx #$2001	                CPX #<>(DOS_FILE_BUFFS_END - DOS_HIGH_VARIABLES + 1)
.393e9d		d0 f7		bne $393e96	                BNE b38_clr_loop
.393e9f		c2 20		rep #$20	                REP #$20        ; set A long
.393ea1		a9 4f 42	lda #$424f	                LDA #<>DOS_HD_DESC      ; Initialize the device names list
.393ea4		8f 4a a0 38	sta $38a04a	                STA @l DOS_DEV_NAMES
.393ea8		a9 39 00	lda #$0039	                LDA #`DOS_HD_DESC
.393eab		8f 4c a0 38	sta $38a04c	                STA @l DOS_DEV_NAMES+2
.393eaf		e2 20		sep #$20	                SEP #$20        ; set A short
.393eb1		a9 02		lda #$02	                LDA #BIOS_DEV_SD        ; Default to the SD card
.393eb3		85 01		sta $0321	                STA BIOS_DEV
.393eb5		a9 ff		lda #$ff	                LDA #$FF                ; Set the mounted device to a sentinel value
.393eb7		8f 50 a0 38	sta $38a050	                STA @l DOS_MOUNT_DEV
.393ebb		a9 00		lda #$00	                LDA #0
.393ebd		a2 00 00	ldx #$0000	                LDX #0
.393ec0		9d 20 ad	sta $38ad20,x	fd_zero_loop    STA @w DOS_FILE_DESCS,X
.393ec3		e8		inx		                INX
.393ec4		e0 00 01	cpx #$0100	                CPX #(DOS_FILE_DESCS_END - DOS_FILE_DESCS)
.393ec7		d0 f7		bne $393ec0	                BNE fd_zero_loop
.393ec9		a9 00		lda #$00	                LDA #0
.393ecb		a2 00 00	ldx #$0000	                LDX #0
.393ece		9d 00 b0	sta $38b000,x	sect_zero_loop  STA @w DOS_FILE_BUFFS,X
.393ed1		e8		inx		                INX
.393ed2		e0 00 10	cpx #$1000	                CPX #(DOS_FILE_BUFFS_END - DOS_FILE_BUFFS)
.393ed5		d0 f7		bne $393ece	                BNE sect_zero_loop
.393ed7		c2 20		rep #$20	                REP #$20        ; set A long
.393ed9		a9 20 ad	lda #$ad20	                LDA #<>DOS_FILE_DESCS   ; Initialize a pointer to the file descriptors
.393edc		85 20		sta $0340	                STA @b DOS_FD_PTR
.393ede		a9 38 00	lda #$0038	                LDA #`DOS_FILE_DESCS
.393ee1		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.393ee3		a9 00 b0	lda #$b000	                LDA #<>DOS_FILE_BUFFS   ; Initialize a pointer to the sector buffers
.393ee6		85 28		sta $0348	                STA @b DOS_TEMP
.393ee8		a9 38 00	lda #$0038	                LDA #`DOS_FILE_BUFFS
.393eeb		85 2a		sta $034a	                STA @b DOS_TEMP+2
.393eed		a2 08 00	ldx #$0008	                LDX #DOS_FD_MAX         ; Set how many file descriptors to update
.393ef0		a0 0e 00	ldy #$000e	fd_buff_loop    LDY #FILEDESC.BUFFER    ; Set the file descriptor's buffer pointer
.393ef3		a5 28		lda $0348	                LDA @b DOS_TEMP
.393ef5		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.393ef7		c8		iny		                INY
.393ef8		c8		iny		                INY
.393ef9		a5 2a		lda $034a	                LDA @b DOS_TEMP+2
.393efb		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.393efd		18		clc		                CLC                     ; Advance the file descriptor pointer to the next file descriptor
.393efe		a5 20		lda $0340	                LDA @b DOS_FD_PTR
.393f00		69 20 00	adc #$0020	                ADC #SIZE(FILEDESC)
.393f03		85 20		sta $0340	                STA @b DOS_FD_PTR
.393f05		a5 22		lda $0342	                LDA @b DOS_FD_PTR+2
.393f07		69 00 00	adc #$0000	                ADC #0
.393f0a		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.393f0c		18		clc		                CLC                     ; Advance the sector buffer pointer to the next buffer
.393f0d		a5 28		lda $0348	                LDA @b DOS_TEMP
.393f0f		69 00 02	adc #$0200	                ADC #DOS_SECTOR_SIZE
.393f12		85 28		sta $0348	                STA @b DOS_TEMP
.393f14		a5 2a		lda $034a	                LDA @b DOS_TEMP+2
.393f16		69 00 00	adc #$0000	                ADC #0
.393f19		85 2a		sta $034a	                STA @b DOS_TEMP+2
.393f1b		ca		dex		                DEX                     ; Count down the descriptors...
.393f1c		d0 d2		bne $393ef0	                BNE fd_buff_loop        ; If not zero, keep setting the buffer pointers
.393f1e		28		plp		                PLP
.393f1f		2b		pld		                PLD
.393f20		ab		plb		                PLB
.393f21		6b		rtl		                RTL
.393f22						DOS_MOUNT
.393f22		8b		phb		                PHB
.393f23		0b		phd		                PHD
.393f24		08		php		                PHP
.393f25		48		pha		                PHA             ; begin setdbr macro
.393f26		08		php		                PHP
.393f27		e2 20		sep #$20	                SEP #$20        ; set A short
.393f29		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.393f2b		48		pha		                PHA
.393f2c		ab		plb		                PLB
.393f2d		28		plp		                PLP
.393f2e		68		pla		                PLA             ; end setdbr macro
.393f2f		48		pha		                PHA             ; begin setdp macro
.393f30		08		php		                PHP
.393f31		c2 20		rep #$20	                REP #$20        ; set A long
.393f33		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.393f36		5b		tcd		                TCD
.393f37		28		plp		                PLP
.393f38		68		pla		                PLA             ; end setdp macro
.393f39		e2 20		sep #$20	                SEP #$20        ; set A short
.393f3b		a5 01		lda $0321	                LDA BIOS_DEV            ; Get the device to moount
.393f3d		8f 50 a0 38	sta $38a050	try_mount       STA @l DOS_MOUNT_DEV    ; Save the device we're going to try to mount
.393f41		c9 02		cmp #$02	                CMP #BIOS_DEV_SD        ; Is it the SDC?
.393f43		f0 1f		beq $393f64	                BEQ do_sdc_mount        ; Yes: attempt to mount it
.393f45		c9 06		cmp #$06	                CMP #BIOS_DEV_HD0       ; Is it HD0?
.393f47		f0 26		beq $393f6f	                BEQ do_ide_mount        ; Yes: attempt to mount the IDE drive
.393f49		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC       ; Is it the FDC?
.393f4b		f0 0b		beq $393f58	                BEQ do_fdc_mount        ; Yes: attempt to mount it
.393f4d		a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return a bad device error
.393f4f		85 0e		sta $032e	                STA DOS_STATUS
.393f51		a9 80		lda #$80	                LDA #BIOS_ERR_BADDEV
.393f53		85 00		sta $0320	                STA BIOS_STATUS
.393f55		82 7c 01	brl $3940d4	                BRL ret_failure
.393f58		22 32 63 39	jsl $396332	do_fdc_mount    JSL FDC_MOUNT           ; Attempt to mount the floppy disk
.393f5c		b0 03		bcs $393f61	                BCS fdc_success
.393f5e		82 73 01	brl $3940d4	                BRL ret_failure
.393f61		82 67 01	brl $3940cb	fdc_success     BRL ret_success
.393f64		22 1a 59 39	jsl $39591a	do_sdc_mount    JSL SDC_INIT            ; Yes: Initialize access to the SDC
.393f68		b0 10		bcs $393f7a	                BCS get_mbr             ; Continue if success
.393f6a		a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return an error
.393f6c		82 65 01	brl $3940d4	                BRL ret_failure
.393f6f		22 7a 67 39	jsl $39677a	do_ide_mount    JSL IDE_INIT            ; Yes: Initialize access to the IDE drive
.393f73		b0 05		bcs $393f7a	                BCS get_mbr             ; Continue if success
.393f75		a9 04		lda #$04	                LDA #DOS_ERR_NOINIT     ; Otherwise: return an error
.393f77		82 5a 01	brl $3940d4	                BRL ret_failure
.393f7a						get_mbr
.393f7a		c2 30		rep #$30	                REP #$30        ; set A&X long
.393f7c		64 02		stz $0322	                STZ BIOS_LBA            ; Get the MBR
.393f7e		64 04		stz $0324	                STZ BIOS_LBA+2
.393f80		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR       ; Into DOS_SECTOR
.393f83		85 06		sta $0326	                STA BIOS_BUFF_PTR
.393f85		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.393f88		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393f8a		22 44 10 00	jsl $001044	                JSL GETBLOCK            ; Try to read the MBR
.393f8e		b0 07		bcs $393f97	                BCS chk_signature       ; If success, check the signature bytes
.393f90		e2 20		sep #$20	                SEP #$20        ; set A short
.393f92		a9 01		lda #$01	                LDA #DOS_ERR_READ       ; Otherwise: report we couldn't read the first sector
.393f94		82 3d 01	brl $3940d4	                BRL ret_failure
.393f97						chk_signature
.393f97		e2 20		sep #$20	                SEP #$20        ; set A short
.393f99		ad fe a4	lda $38a4fe	                LDA DOS_SECTOR+MBR_SIGNATURE
.393f9c		c9 55		cmp #$55	                CMP #$55                ; Is first byte of signature $55?
.393f9e		d0 07		bne $393fa7	                BNE not_mbr             ; No: signal we could find the MBR
.393fa0		ad ff a4	lda $38a4ff	                LDA DOS_SECTOR+MBR_SIGNATURE+1
.393fa3		c9 aa		cmp #$aa	                CMP #$AA                ; Is second byte of signature $AA?
.393fa5		f0 05		beq $393fac	                BEQ chk_part_type       ; Yes: we have an MBR
.393fa7		a9 02		lda #$02	not_mbr         LDA #DOS_ERR_NOTMBR     ; Return that we didn't find the MBR
.393fa9		82 28 01	brl $3940d4	                BRL ret_failure
.393fac		ad c2 a4	lda $38a4c2	chk_part_type   LDA DOS_SECTOR+PART0_OFF+PART_TYPE_OFF
.393faf		c9 0c		cmp #$0c	                CMP #PART_TYPE_FAT32_LBA
.393fb1		f0 05		beq $393fb8	                BEQ get_LBA             ; Is FAT32 with LBA?
.393fb3		a9 03		lda #$03	                LDA #DOS_ERR_NOFAT32    ; No: return No FAT32 found error
.393fb5		82 1c 01	brl $3940d4	                BRL ret_failure
.393fb8		8d 01 a0	sta $38a001	get_LBA         STA FILE_SYSTEM         ; Save the file system of the partition
.393fbb		c2 20		rep #$20	                REP #$20        ; set A long
.393fbd		ad c6 a4	lda $38a4c6	                LDA DOS_SECTOR+PART0_OFF+PART_LBA_OFF
.393fc0		8d 04 a0	sta $38a004	                STA FIRSTSECTOR
.393fc3		ad c8 a4	lda $38a4c8	                LDA DOS_SECTOR+PART0_OFF+PART_LBA_OFF+2
.393fc6		8d 06 a0	sta $38a006	                STA FIRSTSECTOR+2
.393fc9		ad cb a4	lda $38a4cb	                LDA DOS_SECTOR+PART0_OFF+PART_SECT_COUNT_OFF
.393fcc		8d 08 a0	sta $38a008	                STA SECTORCOUNT
.393fcf		ad cd a4	lda $38a4cd	                LDA DOS_SECTOR+PART0_OFF+PART_SECT_COUNT_OFF+2
.393fd2		8d 0a a0	sta $38a00a	                STA SECTORCOUNT+2
.393fd5		e2 20		sep #$20	                SEP #$20        ; set A short
.393fd7		a5 01		lda $0321	                LDA BIOS_DEV            ; Save the device number
.393fd9		8d 00 a0	sta $38a000	                STA DEVICE
.393fdc		a9 00		lda #$00	                LDA #0
.393fde		8d 02 a0	sta $38a002	                STA PARTITION           ; For the moment, we only support the first partition
.393fe1		c2 20		rep #$20	                REP #$20        ; set A long
.393fe3		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR
.393fe6		85 06		sta $0326	                STA BIOS_BUFF_PTR
.393fe8		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.393feb		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.393fed		ad 04 a0	lda $38a004	                LDA FIRSTSECTOR
.393ff0		85 02		sta $0322	                STA BIOS_LBA
.393ff2		ad 06 a0	lda $38a006	                LDA FIRSTSECTOR+2
.393ff5		85 04		sta $0324	                STA BIOS_LBA+2
.393ff7		22 44 10 00	jsl $001044	                JSL GETBLOCK            ; Attempt to load the volume ID
.393ffb		b0 1c		bcs $394019	                BCS get_first_sec       ; Got it? Start parsing it
.393ffd		e2 20		sep #$20	                SEP #$20        ; set A short
.393fff		a9 05		lda #$05	                LDA #DOS_ERR_VOLID      ; Otherwise: return an error
.394001		82 d0 00	brl $3940d4	                BRL ret_failure
.394004						chk_bpb_sig
.394004		e2 20		sep #$20	                SEP #$20        ; set A short
.394006		ad fe a4	lda $38a4fe	                LDA DOS_SECTOR+BPB_SIGNATURE
.394009		c9 55		cmp #$55	                CMP #$55                ; Is first byte of signature $55?
.39400b		d0 07		bne $394014	                BNE not_bpb             ; No: signal we could find the volume ID
.39400d		ad ff a4	lda $38a4ff	                LDA DOS_SECTOR+BPB_SIGNATURE+1
.394010		c9 aa		cmp #$aa	                CMP #$AA                ; Is second byte of signature $AA?
.394012		f0 05		beq $394019	                BEQ get_first_sec       ; Yes: we have an volume ID
.394014		a9 05		lda #$05	not_bpb         LDA #DOS_ERR_VOLID      ; Return that we didn't find the Volume ID (BPB)
.394016		82 bb 00	brl $3940d4	                BRL ret_failure
.394019						get_first_sec
.394019		c2 20		rep #$20	                REP #$20        ; set A long
.39401b		ad 2c a3	lda $38a32c	                LDA DOS_SECTOR+BPB_ROOTCLUS_OFF
.39401e		8d 20 a0	sta $38a020	                STA ROOT_DIR_FIRST_CLUSTER
.394021		ad 2e a3	lda $38a32e	                LDA DOS_SECTOR+BPB_ROOTCLUS_OFF+2
.394024		8d 22 a0	sta $38a022	                STA ROOT_DIR_FIRST_CLUSTER+2
.394027		ad 0e a3	lda $38a30e	                LDA DOS_SECTOR+BPB_RSRVCLUS_OFF
.39402a		8d 0c a0	sta $38a00c	                STA NUM_RSRV_SEC
.39402d		18		clc		                CLC                     ; fat_begin_lba := FirstSector + Number_of_Reserved_Sectors
.39402e		ad 04 a0	lda $38a004	                LDA FIRSTSECTOR
.394031		6d 0c a0	adc $38a00c	                ADC NUM_RSRV_SEC
.394034		8d 14 a0	sta $38a014	                STA FAT_BEGIN_LBA
.394037		ad 06 a0	lda $38a006	                LDA FIRSTSECTOR+2
.39403a		69 00 00	adc #$0000	                ADC #0
.39403d		8d 16 a0	sta $38a016	                STA FAT_BEGIN_LBA+2
.394040		e2 20		sep #$20	                SEP #$20        ; set A short
.394042		a2 00 00	ldx #$0000	                LDX #0
.394045		bf 24 a3 38	lda $38a324,x	cpy_secperfat   LDA @l DOS_SECTOR+BPB_SECPERFAT_OFF,X
.394049		9f 10 a0 38	sta $38a010,x	                STA @l SEC_PER_FAT,X
.39404d		e8		inx		                INX
.39404e		e0 04 00	cpx #$0004	                CPX #4
.394051		d0 f2		bne $394045	                BNE cpy_secperfat
.394053		ad 10 a0	lda $38a010	                LDA SEC_PER_FAT
.394056		0a		asl a		                ASL A
.394057		8d 1c a0	sta $38a01c	                STA CLUSTER_BEGIN_LBA
.39405a		ad 11 a0	lda $38a011	                LDA SEC_PER_FAT+1
.39405d		2a		rol a		                ROL A
.39405e		8d 1d a0	sta $38a01d	                STA CLUSTER_BEGIN_LBA+1
.394061		ad 12 a0	lda $38a012	                LDA SEC_PER_FAT+2
.394064		2a		rol a		                ROL A
.394065		8d 1e a0	sta $38a01e	                STA CLUSTER_BEGIN_LBA+2
.394068		ad 13 a0	lda $38a013	                LDA SEC_PER_FAT+3
.39406b		2a		rol a		                ROL A
.39406c		8d 1f a0	sta $38a01f	                STA CLUSTER_BEGIN_LBA+3
.39406f		18		clc		                CLC
.394070		ad 1c a0	lda $38a01c	                LDA CLUSTER_BEGIN_LBA
.394073		6d 14 a0	adc $38a014	                ADC FAT_BEGIN_LBA
.394076		8d 1c a0	sta $38a01c	                STA CLUSTER_BEGIN_LBA
.394079		ad 1d a0	lda $38a01d	                LDA CLUSTER_BEGIN_LBA+1
.39407c		6d 15 a0	adc $38a015	                ADC FAT_BEGIN_LBA+1
.39407f		8d 1d a0	sta $38a01d	                STA CLUSTER_BEGIN_LBA+1
.394082		ad 1e a0	lda $38a01e	                LDA CLUSTER_BEGIN_LBA+2
.394085		6d 16 a0	adc $38a016	                ADC FAT_BEGIN_LBA+2
.394088		8d 1e a0	sta $38a01e	                STA CLUSTER_BEGIN_LBA+2
.39408b		ad 1f a0	lda $38a01f	                LDA CLUSTER_BEGIN_LBA+3
.39408e		6d 17 a0	adc $38a017	                ADC FAT_BEGIN_LBA+3
.394091		8d 1f a0	sta $38a01f	                STA CLUSTER_BEGIN_LBA+3
.394094		e2 20		sep #$20	                SEP #$20        ; set A short
.394096		ad 0d a3	lda $38a30d	                LDA DOS_SECTOR+BPB_SECPERCLUS_OFF
.394099		8d 03 a0	sta $38a003	                STA SECTORS_PER_CLUSTER
.39409c		18		clc		                CLC
.39409d		ad 14 a0	lda $38a014	                LDA FAT_BEGIN_LBA                       ; Compute the address of the first sector of
.3940a0		6d 10 a0	adc $38a010	                ADC SEC_PER_FAT                         ; the second copy of the FAT
.3940a3		8d 18 a0	sta $38a018	                STA FAT2_BEGIN_LBA
.3940a6		ad 15 a0	lda $38a015	                LDA FAT_BEGIN_LBA+1
.3940a9		6d 11 a0	adc $38a011	                ADC SEC_PER_FAT+1
.3940ac		8d 19 a0	sta $38a019	                STA FAT2_BEGIN_LBA+1
.3940af		ad 16 a0	lda $38a016	                LDA FAT_BEGIN_LBA+2
.3940b2		6d 12 a0	adc $38a012	                ADC SEC_PER_FAT+2
.3940b5		8d 1a a0	sta $38a01a	                STA FAT2_BEGIN_LBA+2
.3940b8		ad 17 a0	lda $38a017	                LDA FAT_BEGIN_LBA+3
.3940bb		6d 13 a0	adc $38a013	                ADC SEC_PER_FAT+3
.3940be		8d 1b a0	sta $38a01b	                STA FAT2_BEGIN_LBA+3
.3940c1		a9 00		lda #$00	                LDA #<DOS_SECTOR_SIZE                   ; Default to one sector's worth of bytes
.3940c3		8d 0e a0	sta $38a00e	                STA CLUSTER_SIZE
.3940c6		a9 02		lda #$02	                LDA #>DOS_SECTOR_SIZE
.3940c8		8d 0f a0	sta $38a00f	                STA CLUSTER_SIZE+1
.3940cb						ret_success
.3940cb		e2 20		sep #$20	                SEP #$20        ; set A short
.3940cd		64 0e		stz $032e	                STZ DOS_STATUS          ; Set status code to 0
.3940cf		28		plp		                PLP
.3940d0		2b		pld		                PLD
.3940d1		ab		plb		                PLB
.3940d2		38		sec		                SEC
.3940d3		6b		rtl		                RTL
.3940d4						ret_failure
.3940d4		e2 20		sep #$20	                SEP #$20        ; set A short
.3940d6		85 0e		sta $032e	                STA DOS_STATUS          ; Save the status code
.3940d8		28		plp		                PLP
.3940d9		2b		pld		                PLD
.3940da		ab		plb		                PLB
.3940db		18		clc		                CLC
.3940dc		6b		rtl		                RTL
.3940dd						DOS_TESTBOOT
.3940dd		8b		phb		                PHB
.3940de		0b		phd		                PHD
.3940df		da		phx		                PHX
.3940e0		08		php		                PHP
.3940e1		48		pha		                PHA             ; begin setdbr macro
.3940e2		08		php		                PHP
.3940e3		e2 20		sep #$20	                SEP #$20        ; set A short
.3940e5		a9 00		lda #$00	                LDA #0
.3940e7		48		pha		                PHA
.3940e8		ab		plb		                PLB
.3940e9		28		plp		                PLP
.3940ea		68		pla		                PLA             ; end setdbr macro
.3940eb		48		pha		                PHA             ; begin setdp macro
.3940ec		08		php		                PHP
.3940ed		c2 20		rep #$20	                REP #$20        ; set A long
.3940ef		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3940f2		5b		tcd		                TCD
.3940f3		28		plp		                PLP
.3940f4		68		pla		                PLA             ; end setdp macro
.3940f5		c2 10		rep #$10	                REP #$10        ; set X long
.3940f7						chk_dev
.3940f7		e2 20		sep #$20	                SEP #$20        ; set A short
.3940f9		a5 01		lda $0321	                LDA @b BIOS_DEV             ; Look at the device #
.3940fb		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC           ; Is it the floppy drive?
.3940fd		f0 24		beq $394123	                BEQ chk_vbr_brl             ; Yes: check if BRL is in the right place in the VBR
.3940ff		c2 30		rep #$30	                REP #$30        ; set A&X long
.394101		a9 00 00	lda #$0000	                LDA #0                      ; Point to the MBR
.394104		85 02		sta $0322	                STA @b BIOS_LBA
.394106		85 04		sta $0324	                STA @b BIOS_LBA+2
.394108		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR           ; And the buffer
.39410b		85 06		sta $0326	                STA @b BIOS_BUFF_PTR
.39410d		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.394110		85 08		sta $0328	                STA @b BIOS_BUFF_PTR+2
.394112		22 44 10 00	jsl $001044	                JSL GETBLOCK                ; Try to load the MBR
.394116		b0 03		bcs $39411b	                BCS chk_mbr_brl
.394118		82 47 00	brl $394162	                BRL done                    ; If failed... just return
.39411b						chk_mbr_brl
.39411b		e2 20		sep #$20	                SEP #$20        ; set A short
.39411d		af 00 a3 38	lda $38a300	                LDA @l DOS_SECTOR           ; Check the first byte of the MBR
.394121		80 04		bra $394127	                BRA chk_brl
.394123		af 3e a3 38	lda $38a33e	chk_vbr_brl     LDA @l DOS_SECTOR+FDC_BOOT_START
.394127		c9 80		cmp #$80	chk_brl         CMP #$80                    ; Is the first byte a BRL/BRA instruction?
.394129		f0 06		beq $394131	                BEQ chk_magic               ; Yes: check for the magic text
.39412b		c9 82		cmp #$82	                CMP #$82
.39412d		f0 02		beq $394131	                BEQ chk_magic
.39412f		80 31		bra $394162	                BRA done                    ; No: just return
.394131		a2 00 00	ldx #$0000	chk_magic       LDX #0
.394134		bf 03 a3 38	lda $38a303,x	magic_loop      LDA @l DOS_SECTOR+3,X       ; Check the "vendor" byte
.394138		df 67 41 39	cmp $394167,x	                CMP DOS_BOOT_MAGIC,X        ; Compare it against our boot magic code
.39413c		d0 24		bne $394162	                BNE done                    ; If it's not equal, just return
.39413e		e8		inx		                INX                         ; Otherwise, check the next one
.39413f		e0 08 00	cpx #$0008	                CPX #8
.394142		d0 f0		bne $394134	                BNE magic_loop              ; Until we've checked all 8 bytes
.394144		c2 30		rep #$30	                REP #$30        ; set A&X long
.394146		a9 00 02	lda #$0200	                LDA #DOS_SECTOR_SIZE
.394149		a2 00 a5	ldx #$a500	                LDX #<>(DOS_SECTOR+DOS_SECTOR_SIZE)
.39414c		a0 00 ab	ldy #$ab00	                LDY #<>(DOS_BOOT_SECTOR+DOS_SECTOR_SIZE)
.39414f		44 38 38	mvp $38,$38	                MVP #`DOS_SECTOR, #`DOS_BOOT_SECTOR
.394152		e2 20		sep #$20	                SEP #$20        ; set A short
.394154		a5 01		lda $0321	                LDA @b BIOS_DEV             ; Check the device
.394156		c9 00		cmp #$00	                CMP #BIOS_DEV_FDC           ; Is it the FDC?
.394158		f0 04		beq $39415e	                BEQ jmp_fdc_start           ; Yes: jump to the start of the VBR code
.39415a		5c 00 a9 38	jmp $38a900	                JML DOS_BOOT_SECTOR         ; No: it's an MBR, start at the first byte
.39415e		5c 3e a9 38	jmp $38a93e	jmp_fdc_start   JML DOS_BOOT_SECTOR+FDC_BOOT_START
.394162		28		plp		done            PLP
.394163		2b		pld		                PLD
.394164		ab		plb		                PLB
.394165		fa		plx		                PLX
.394166		6b		rtl		                RTL
>394167		43 32 35 36 44 4f 53 20		DOS_BOOT_MAGIC  .text "C256DOS "
.39416f						DOS_CALC_LBA
.39416f		8b		phb		                PHB
.394170		0b		phd		                PHD
.394171		08		php		                PHP
.394172		48		pha		                PHA             ; begin setdbr macro
.394173		08		php		                PHP
.394174		e2 20		sep #$20	                SEP #$20        ; set A short
.394176		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394178		48		pha		                PHA
.394179		ab		plb		                PLB
.39417a		28		plp		                PLP
.39417b		68		pla		                PLA             ; end setdbr macro
.39417c		48		pha		                PHA             ; begin setdp macro
.39417d		08		php		                PHP
.39417e		c2 20		rep #$20	                REP #$20        ; set A long
.394180		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394183		5b		tcd		                TCD
.394184		28		plp		                PLP
.394185		68		pla		                PLA             ; end setdp macro
.394186		c2 20		rep #$20	                REP #$20        ; set A long
.394188		38		sec		                SEC
.394189		a5 10		lda $0330	                LDA DOS_CLUS_ID                     ; cluster - 2
.39418b		e9 02 00	sbc #$0002	                SBC #2
.39418e		85 28		sta $0348	                STA DOS_TEMP
.394190		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394192		e9 00 00	sbc #$0000	                SBC #0
.394195		85 2a		sta $034a	                STA DOS_TEMP+2
.394197		e2 10		sep #$10	                SEP #$10        ; set X short
.394199		ae 03 a0	ldx $38a003	                LDX SECTORS_PER_CLUSTER
.39419c		e0 01		cpx #$01	mult_loop       CPX #1
.39419e		f0 07		beq $3941a7	                BEQ add_offset
.3941a0		06 28		asl $0348	                ASL DOS_TEMP
.3941a2		26 28		rol $0348	                ROL DOS_TEMP
.3941a4		ca		dex		                DEX
.3941a5		80 f5		bra $39419c	                BRA mult_loop
.3941a7		18		clc		add_offset      CLC
.3941a8		a5 28		lda $0348	                LDA DOS_TEMP                        ; cluster_being_lba + (cluster - 2) * SECTORS_PER_CLUSTER
.3941aa		6d 1c a0	adc $38a01c	                ADC CLUSTER_BEGIN_LBA
.3941ad		85 02		sta $0322	                STA BIOS_LBA
.3941af		a5 2a		lda $034a	                LDA DOS_TEMP+2
.3941b1		6d 1e a0	adc $38a01e	                ADC CLUSTER_BEGIN_LBA+2
.3941b4		85 04		sta $0324	                STA BIOS_LBA+2
.3941b6		28		plp		                PLP
.3941b7		2b		pld		                PLD
.3941b8		ab		plb		                PLB
.3941b9		6b		rtl		                RTL
.3941ba						DOS_GETCLUSTER
.3941ba		8b		phb		                PHB
.3941bb		0b		phd		                PHD
.3941bc		08		php		                PHP
.3941bd		48		pha		                PHA             ; begin setdbr macro
.3941be		08		php		                PHP
.3941bf		e2 20		sep #$20	                SEP #$20        ; set A short
.3941c1		a9 00		lda #$00	                LDA #0
.3941c3		48		pha		                PHA
.3941c4		ab		plb		                PLB
.3941c5		28		plp		                PLP
.3941c6		68		pla		                PLA             ; end setdbr macro
.3941c7		48		pha		                PHA             ; begin setdp macro
.3941c8		08		php		                PHP
.3941c9		c2 20		rep #$20	                REP #$20        ; set A long
.3941cb		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3941ce		5b		tcd		                TCD
.3941cf		28		plp		                PLP
.3941d0		68		pla		                PLA             ; end setdp macro
.3941d1		c2 20		rep #$20	                REP #$20        ; set A long
.3941d3		a5 1c		lda $033c	                LDA DOS_BUFF_PTR                    ; Set the BIOS BUFFER
.3941d5		85 06		sta $0326	                STA BIOS_BUFF_PTR
.3941d7		a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.3941d9		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.3941db		22 6f 41 39	jsl $39416f	                JSL DOS_CALC_LBA                    ; Convert the cluster # to the first sector's LBA
.3941df		22 44 10 00	jsl $001044	                JSL GETBLOCK                        ; Get the first block of the cluster
.3941e3		90 09		bcc $3941ee	                BCC ret_failure
.3941e5						ret_success
.3941e5		e2 20		sep #$20	                SEP #$20        ; set A short
.3941e7		64 0e		stz $032e	                STZ DOS_STATUS
.3941e9		28		plp		                PLP
.3941ea		2b		pld		                PLD
.3941eb		ab		plb		                PLB
.3941ec		38		sec		                SEC
.3941ed		6b		rtl		                RTL
.3941ee						ret_failure
.3941ee		e2 20		sep #$20	                SEP #$20        ; set A short
.3941f0		85 0e		sta $032e	                STA DOS_STATUS
.3941f2		28		plp		                PLP
.3941f3		2b		pld		                PLD
.3941f4		ab		plb		                PLB
.3941f5		18		clc		                CLC
.3941f6		6b		rtl		                RTL
.3941f7						DOS_PUTCLUSTER
.3941f7		8b		phb		                PHB
.3941f8		0b		phd		                PHD
.3941f9		08		php		                PHP
.3941fa		48		pha		                PHA             ; begin setdbr macro
.3941fb		08		php		                PHP
.3941fc		e2 20		sep #$20	                SEP #$20        ; set A short
.3941fe		a9 00		lda #$00	                LDA #0
.394200		48		pha		                PHA
.394201		ab		plb		                PLB
.394202		28		plp		                PLP
.394203		68		pla		                PLA             ; end setdbr macro
.394204		48		pha		                PHA             ; begin setdp macro
.394205		08		php		                PHP
.394206		c2 20		rep #$20	                REP #$20        ; set A long
.394208		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39420b		5b		tcd		                TCD
.39420c		28		plp		                PLP
.39420d		68		pla		                PLA             ; end setdp macro
.39420e		c2 20		rep #$20	                REP #$20        ; set A long
.394210		a5 1c		lda $033c	                LDA DOS_BUFF_PTR                    ; Set the BIOS BUFFER
.394212		85 06		sta $0326	                STA BIOS_BUFF_PTR
.394214		a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.394216		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394218		22 6f 41 39	jsl $39416f	                JSL DOS_CALC_LBA                    ; Convert the cluster # to the first sector's LBA
.39421c		22 24 10 00	jsl $001024	                JSL PUTBLOCK                        ; PUT the first block of the cluster
.394220		90 09		bcc $39422b	                BCC ret_failure
.394222						ret_success
.394222		e2 20		sep #$20	                SEP #$20        ; set A short
.394224		64 0e		stz $032e	                STZ DOS_STATUS
.394226		28		plp		                PLP
.394227		2b		pld		                PLD
.394228		ab		plb		                PLB
.394229		38		sec		                SEC
.39422a		6b		rtl		                RTL
.39422b						ret_failure
.39422b		e2 20		sep #$20	                SEP #$20        ; set A short
.39422d		85 0e		sta $032e	                STA DOS_STATUS
.39422f		28		plp		                PLP
.394230		2b		pld		                PLD
.394231		ab		plb		                PLB
.394232		18		clc		                CLC
.394233		6b		rtl		                RTL
>394234		40 46 00			DOS_FDC_NAME    .null "@F"
.394237						DOS_FDC_DESC
>394237		34 42 39 00			DEVNAME         .dword DOS_FDC_NAME            ; A pointer to the ASCIIZ name of the device
>39423b		00				DEVNUMBER       .byte BIOS_DEV_FDC           ; The BIOS_DEV number for the device
>39423c		00 00 00 00			NEXT            .dword 0            ; A pointer to the next device descriptor
>394240		40 53 00			DOS_SDC_NAME    .null "@S"
.394243						DOS_SDC_DESC
>394243		40 42 39 00			DEVNAME         .dword DOS_SDC_NAME            ; A pointer to the ASCIIZ name of the device
>394247		02				DEVNUMBER       .byte BIOS_DEV_SD           ; The BIOS_DEV number for the device
>394248		37 42 39 00			NEXT            .dword DOS_FDC_DESC            ; A pointer to the next device descriptor
>39424c		40 48 00			DOS_HDC_NAME    .null "@H"
.39424f						DOS_HD_DESC
>39424f		4c 42 39 00			DEVNAME         .dword DOS_HDC_NAME            ; A pointer to the ASCIIZ name of the device
>394253		06				DEVNUMBER       .byte BIOS_DEV_HD0           ; The BIOS_DEV number for the device
>394254		43 42 39 00			NEXT            .dword DOS_SDC_DESC            ; A pointer to the next device descriptor
.394258						DOS_PARSE_DEV
.394258		8b		phb		                PHB
.394259		0b		phd		                PHD
.39425a		08		php		                PHP
.39425b		48		pha		                PHA             ; begin setdbr macro
.39425c		08		php		                PHP
.39425d		e2 20		sep #$20	                SEP #$20        ; set A short
.39425f		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394261		48		pha		                PHA
.394262		ab		plb		                PLB
.394263		28		plp		                PLP
.394264		68		pla		                PLA             ; end setdbr macro
.394265		48		pha		                PHA             ; begin setdp macro
.394266		08		php		                PHP
.394267		c2 20		rep #$20	                REP #$20        ; set A long
.394269		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39426c		5b		tcd		                TCD
.39426d		28		plp		                PLP
.39426e		68		pla		                PLA             ; end setdp macro
.39426f		c2 30		rep #$30	                REP #$30        ; set A&X long
.394271		af 4a a0 38	lda $38a04a	                LDA @l DOS_DEV_NAMES        ; Point to the first device name to check
.394275		85 28		sta $0348	                STA DOS_TEMP
.394277		af 4c a0 38	lda $38a04c	                LDA @l DOS_DEV_NAMES+2
.39427b		85 2a		sta $034a	                STA DOS_TEMP+2
.39427d		a9 00 04	lda #$0400	                LDA #<>DOS_PATH_BUFF        ; Make DOS_STR2_PTR point to the path to check
.394280		85 48		sta $0368	                STA DOS_STR2_PTR
.394282		a9 00 00	lda #$0000	                LDA #`DOS_PATH_BUFF
.394285		85 4a		sta $036a	                STA DOS_STR2_PTR+2
.394287		a0 00 00	ldy #$0000	dev_loop        LDY #DEVICE_DESC.DEVNAME    ; Get the name of the current device into DOS_STR1_PTR
.39428a		b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.39428c		85 44		sta $0364	                STA DOS_STR1_PTR
.39428e		c8		iny		                INY
.39428f		c8		iny		                INY
.394290		b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.394292		85 46		sta $0366	                STA DOS_STR1_PTR+2
.394294		e2 20		sep #$20	                SEP #$20        ; set A short
.394296		a0 00 00	ldy #$0000	                LDY #0
.394299		b7 44		lda [$0364],y	cmp_loop        LDA [DOS_STR1_PTR],Y        ; Get the Yth character of the device name
.39429b		f0 24		beq $3942c1	                BEQ found                   ; If it's NULL, we found a match
.39429d		d7 48		cmp [$0368],y	                CMP [DOS_STR2_PTR],Y        ; Compare it to the Yth character of the path
.39429f		d0 03		bne $3942a4	                BNE next_device             ; If no match, try to load the next device
.3942a1		c8		iny		                INY                         ; Go to the next character
.3942a2		80 f5		bra $394299	                BRA cmp_loop
.3942a4						next_device
.3942a4		c2 20		rep #$20	                REP #$20        ; set A long
.3942a6		a0 05 00	ldy #$0005	                LDY #DEVICE_DESC.NEXT       ; DOS_TEMP := DOS_TEMP->NEXT
.3942a9		b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3942ab		48		pha		                PHA
.3942ac		c8		iny		                INY
.3942ad		c8		iny		                INY
.3942ae		b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3942b0		85 2a		sta $034a	                STA DOS_TEMP+2
.3942b2		68		pla		                PLA
.3942b3		85 28		sta $0348	                STA DOS_TEMP
.3942b5		a5 28		lda $0348	                LDA DOS_TEMP                ; Is DOS_TEMP = NULL?
.3942b7		d0 ce		bne $394287	                BNE dev_loop                ; No: check this device
.3942b9		a5 2a		lda $034a	                LDA DOS_TEMP+2
.3942bb		d0 ca		bne $394287	                BNE dev_loop
.3942bd		28		plp		done            PLP                         ; Otherwise, return having not found a match
.3942be		2b		pld		                PLD
.3942bf		ab		plb		                PLB
.3942c0		6b		rtl		                RTL
.3942c1		22 d2 42 39	jsl $3942d2	found           JSL DOS_ADJUSTPATH          ; Remove the device name from the buffer
.3942c5		e2 20		sep #$20	                SEP #$20        ; set A short
.3942c7		a0 04 00	ldy #$0004	                LDY #DEVICE_DESC.DEVNUMBER  ; Set the BIOS device number from the found device
.3942ca		b7 28		lda [$0348],y	                LDA [DOS_TEMP],Y
.3942cc		8f 21 03 00	sta $000321	                STA @l BIOS_DEV
.3942d0		80 eb		bra $3942bd	                BRA done
.3942d2						DOS_ADJUSTPATH
.3942d2		da		phx		                PHX
.3942d3		5a		phy		                PHY
.3942d4		8b		phb		                PHB
.3942d5		0b		phd		                PHD
.3942d6		08		php		                PHP
.3942d7		48		pha		                PHA             ; begin setdbr macro
.3942d8		08		php		                PHP
.3942d9		e2 20		sep #$20	                SEP #$20        ; set A short
.3942db		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3942dd		48		pha		                PHA
.3942de		ab		plb		                PLB
.3942df		28		plp		                PLP
.3942e0		68		pla		                PLA             ; end setdbr macro
.3942e1		48		pha		                PHA             ; begin setdp macro
.3942e2		08		php		                PHP
.3942e3		c2 20		rep #$20	                REP #$20        ; set A long
.3942e5		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3942e8		5b		tcd		                TCD
.3942e9		28		plp		                PLP
.3942ea		68		pla		                PLA             ; end setdp macro
.3942eb		c2 30		rep #$30	                REP #$30        ; set A&X long
.3942ed		84 4b		sty $036b	                STY DOS_SCRATCH                 ; Save the index to later compute the size
.3942ef		98		tya		                TYA                             ; Compute the address of the first source byte
.3942f0		18		clc		                CLC
.3942f1		69 00 04	adc #$0400	                ADC #<>DOS_PATH_BUFF
.3942f4		aa		tax		                TAX
.3942f5		a9 00 04	lda #$0400	                LDA #<>DOS_PATH_BUFF            ; Compute the destination address for the source byte
.3942f8		a8		tay		                TAY
.3942f9		38		sec		                SEC                             ; Compute the number of bytes to copy
.3942fa		a9 00 01	lda #$0100	                LDA #256
.3942fd		e5 4b		sbc $036b	                SBC DOS_SCRATCH
.3942ff		54 00 00	mvn $00,$00	                MVN #`DOS_PATH_BUFF, #`DOS_PATH_BUFF
.394302		28		plp		                PLP
.394303		2b		pld		                PLD
.394304		ab		plb		                PLB
.394305		7a		ply		                PLY
.394306		fa		plx		                PLX
.394307		6b		rtl		                RTL
.394308						DOS_PARSE_PATH
.394308		8b		phb		                PHB
.394309		0b		phd		                PHD
.39430a		08		php		                PHP
.39430b		48		pha		                PHA             ; begin setdbr macro
.39430c		08		php		                PHP
.39430d		e2 20		sep #$20	                SEP #$20        ; set A short
.39430f		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394311		48		pha		                PHA
.394312		ab		plb		                PLB
.394313		28		plp		                PLP
.394314		68		pla		                PLA             ; end setdbr macro
.394315		48		pha		                PHA             ; begin setdp macro
.394316		08		php		                PHP
.394317		c2 20		rep #$20	                REP #$20        ; set A long
.394319		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39431c		5b		tcd		                TCD
.39431d		28		plp		                PLP
.39431e		68		pla		                PLA             ; end setdp macro
.39431f		c2 10		rep #$10	                REP #$10        ; set X long
.394321		e2 20		sep #$20	                SEP #$20        ; set A short
.394323		a2 00 00	ldx #$0000	                LDX #0
.394326		b5 e0		lda $0400,x	upcase_loop     LDA DOS_PATH_BUFF,X     ; Get the character
.394328		f0 1b		beq $394345	                BEQ parse_dev           ; If it's NULL, the path is upper case, attempt to parse the device
.39432a		c9 20		cmp #$20	                CMP #' '                ; Is a control character?
.39432c		b0 05		bcs $394333	                BGE check_case          ; No: check the case
.39432e		a9 07		lda #$07	                LDA #DOS_ERR_BADPATH    ; Yes: return a bad path error
.394330		82 64 00	brl $394397	                BRL ret_failure
.394333		c9 61		cmp #$61	check_case      CMP #'a'                ; Is the character lower case?
.394335		90 08		bcc $39433f	                BLT next_char
.394337		c9 7b		cmp #$7b	                CMP #'z'+1
.394339		b0 04		bcs $39433f	                BGE next_char
.39433b		29 5f		and #$5f	                AND #%01011111          ; Yes: Convert to uppercase
.39433d		95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X
.39433f		e8		inx		next_char       INX                     ; Move to the next character
.394340		e0 00 01	cpx #$0100	                CPX #$100
.394343		d0 e1		bne $394326	                BNE upcase_loop
.394345		22 58 42 39	jsl $394258	parse_dev       JSL DOS_PARSE_DEV       ; Parse and extract a device specifier ":xxx:"
.394349		a5 e0		lda $0400	                LDA DOS_PATH_BUFF       ; Check the first character of the path
.39434b		c9 3a		cmp #$3a	                CMP #':'
.39434d		d0 07		bne $394356	                BNE clr_name            ; If not colon, treat it as a file name
.39434f		a0 01 00	ldy #$0001	                LDY #1                  ; Otherwise...
.394352		22 d2 42 39	jsl $3942d2	                JSL DOS_ADJUSTPATH      ; For now, just remove the leading ":"
.394356		a0 00 00	ldy #$0000	clr_name        LDY #0                  ; Set the short name to blanks
.394359		a9 20		lda #$20	                LDA #' '
.39435b		99 3a a0	sta $38a03a,y	clr_loop        STA DOS_SHORT_NAME,Y
.39435e		c8		iny		                INY
.39435f		c0 0b 00	cpy #$000b	                CPY #11
.394362		d0 f7		bne $39435b	                BNE clr_loop
.394364		a2 00 00	ldx #$0000	                LDX #0
.394367		a0 00 00	ldy #$0000	                LDY #0
.39436a		b5 e0		lda $0400,x	cpy_name_loop   LDA DOS_PATH_BUFF,X     ; Get the character of the name
.39436c		f0 20		beq $39438e	                BEQ ret_success         ; If NULL: we've finished parsing the path
.39436e		c9 2e		cmp #$2e	                CMP #'.'                ; If it's a dot, we've finished the name part
.394370		f0 0a		beq $39437c	                BEQ cpy_ext             ; And move to the extension
.394372		99 3a a0	sta $38a03a,y	                STA DOS_SHORT_NAME,Y    ; Otherwise, store it to the name portion
.394375		e8		inx		                INX
.394376		c8		iny		                INY                     ; Move to the next character
.394377		c0 08 00	cpy #$0008	                CPY #8                  ; Have we processed 8?
.39437a		d0 ee		bne $39436a	                BNE cpy_name_loop       ; No: process this one
.39437c		e8		inx		cpy_ext         INX                     ; Skip the dot
.39437d		a0 08 00	ldy #$0008	                LDY #8
.394380		b5 e0		lda $0400,x	cpy_ext_loop    LDA DOS_PATH_BUFF,X     ; Get the character of the extension
.394382		f0 0a		beq $39438e	                BEQ ret_success         ; If it's NULL, we've finished
.394384		99 3a a0	sta $38a03a,y	                STA DOS_SHORT_NAME,Y    ; Otherwise, copy it to the short name
.394387		e8		inx		                INX
.394388		c8		iny		                INY                     ; Move to the next character
.394389		c0 0b 00	cpy #$000b	                CPY #11                 ; Have we processed the three ext characters?
.39438c		d0 f2		bne $394380	                BNE cpy_ext_loop        ; No: process this one
.39438e						ret_success
.39438e		e2 20		sep #$20	                SEP #$20        ; set A short
.394390		64 0e		stz $032e	                STZ DOS_STATUS
.394392		28		plp		                PLP
.394393		2b		pld		                PLD
.394394		ab		plb		                PLB
.394395		38		sec		                SEC
.394396		6b		rtl		                RTL
.394397						ret_failure
.394397		e2 20		sep #$20	                SEP #$20        ; set A short
.394399		85 0e		sta $032e	                STA DOS_STATUS
.39439b		28		plp		                PLP
.39439c		2b		pld		                PLD
.39439d		ab		plb		                PLB
.39439e		18		clc		                CLC
.39439f		6b		rtl		                RTL
.3943a0						DOS_FINDFILE
.3943a0		8b		phb		                PHB
.3943a1		0b		phd		                PHD
.3943a2		08		php		                PHP
.3943a3		48		pha		                PHA             ; begin setdbr macro
.3943a4		08		php		                PHP
.3943a5		e2 20		sep #$20	                SEP #$20        ; set A short
.3943a7		a9 00		lda #$00	                LDA #0
.3943a9		48		pha		                PHA
.3943aa		ab		plb		                PLB
.3943ab		28		plp		                PLP
.3943ac		68		pla		                PLA             ; end setdbr macro
.3943ad		48		pha		                PHA             ; begin setdp macro
.3943ae		08		php		                PHP
.3943af		c2 20		rep #$20	                REP #$20        ; set A long
.3943b1		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3943b4		5b		tcd		                TCD
.3943b5		28		plp		                PLP
.3943b6		68		pla		                PLA             ; end setdp macro
.3943b7		c2 30		rep #$30	                REP #$30        ; set A&X long
.3943b9		22 08 43 39	jsl $394308	                JSL DOS_PARSE_PATH              ; Break out the path into its components
.3943bd		b0 05		bcs $3943c4	                BCS mount                       ; If success: try to open the directory
.3943bf		28		plp		pass_failure    PLP                             ; If failure, just pass the failure back up
.3943c0		2b		pld		                PLD
.3943c1		ab		plb		                PLB
.3943c2		18		clc		                CLC
.3943c3		6b		rtl		                RTL
.3943c4		22 22 3f 39	jsl $393f22	mount           JSL DOS_MOUNT                   ; Try to mount the drive
.3943c8		b0 07		bcs $3943d1	                BCS get_directory
.3943ca		e2 20		sep #$20	                SEP #$20        ; set A short
.3943cc		a9 17		lda #$17	                LDA #DOS_ERR_NOMEDIA            ; If failure: Report that we couldn't access the media
.3943ce		82 56 00	brl $394427	                BRL ret_failure
.3943d1						get_directory
.3943d1		c2 20		rep #$20	                REP #$20        ; set A long
.3943d3		22 d7 3b 39	jsl $393bd7	                JSL DOS_DIROPEN                 ; Get the directory
.3943d7		b0 07		bcs $3943e0	                BCS scan_entries                ; If success: start scanning the directory entries
.3943d9		e2 20		sep #$20	                SEP #$20        ; set A short
.3943db		a9 08		lda #$08	                LDA #DOS_ERR_NODIR              ; Otherwise: return a no directory error
.3943dd		82 47 00	brl $394427	                BRL ret_failure
.3943e0		22 56 3c 39	jsl $393c56	scan_entries    JSL DOS_DIRFIRST                ; Move the DIR pointer to the beginning of the sector
.3943e4						scan_loop
.3943e4		e2 20		sep #$20	                SEP #$20        ; set A short
.3943e6		a0 00 00	ldy #$0000	                LDY #0
.3943e9		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y             ; Check the directory entry
.3943eb		d0 05		bne $3943f2	                BNE chk_unused                  ; If there's an entry, check to see if it's unused
.3943ed		a9 09		lda #$09	                LDA #DOS_ERR_NOTFOUND           ; If end-of-directory, we couldn't find a match
.3943ef		82 35 00	brl $394427	                BRL ret_failure
.3943f2		c9 e5		cmp #$e5	chk_unused      CMP #DOS_DIR_ENT_UNUSED         ; If it's unused...
.3943f4		f0 26		beq $39441c	                BEQ next_entry                  ; Go to the next entry
.3943f6		a0 0b 00	ldy #$000b	                LDY #DIRENTRY.ATTRIBUTE         ; Check the entry's attributes
.3943f9		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.3943fb		89 08		bit #$08	                BIT #DOS_ATTR_VOLUME            ; Is it a volume name?
.3943fd		d0 1d		bne $39441c	                BNE next_entry                  ; Yes: skip it!
.3943ff		29 0f		and #$0f	                AND #DOS_ATTR_LONGNAME
.394401		c9 0f		cmp #$0f	                CMP #DOS_ATTR_LONGNAME          ; Is it a long name field?
.394403		f0 17		beq $39441c	                BEQ next_entry                  ; Yes: skip it!
.394405		a2 00 00	ldx #$0000	                LDX #0
.394408		a0 00 00	ldy #$0000	                LDY #DIRENTRY.SHORTNAME
.39440b		b7 18		lda [$0338],y	scan_cmp_loop   LDA [DOS_DIR_PTR],Y             ; Get the X'th character of the entry
.39440d		df 3a a0 38	cmp $38a03a,x	                CMP DOS_SHORT_NAME,X            ; And compare to the X'th character of the name we want
.394411		d0 09		bne $39441c	                BNE next_entry                  ; If not equal: try the next entry
.394413		c8		iny		                INY                             ; Advance to the next character
.394414		e8		inx		                INX
.394415		e0 0b 00	cpx #$000b	                CPX #11                         ; Did we reach the end of the names?
.394418		f0 16		beq $394430	                BEQ match                       ; Yes: we have a match!
.39441a		80 ef		bra $39440b	                BRA scan_cmp_loop               ; No: keep checking
.39441c		22 71 3c 39	jsl $393c71	next_entry      JSL DOS_DIRNEXT                 ; Try to get the next directory entry
.394420		90 05		bcc $394427	                BCC ret_failure                 ; If we're at the end of the directory, return a failure.
.394422		82 bf ff	brl $3943e4	                BRL scan_loop                   ; If found: keep scanning
.394425		a9 08		lda #$08	bad_dir         LDA #DOS_ERR_NODIR              ; Otherwise: fail with a NODIR error (maybe something else is better)
.394427						ret_failure
.394427		e2 20		sep #$20	                SEP #$20        ; set A short
.394429		85 0e		sta $032e	                STA DOS_STATUS
.39442b		28		plp		                PLP
.39442c		2b		pld		                PLD
.39442d		ab		plb		                PLB
.39442e		18		clc		                CLC
.39442f		6b		rtl		                RTL
.394430						match
.394430		c2 20		rep #$20	                REP #$20        ; set A long
.394432		a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L         ; Copy the cluster number from the directory entry
.394435		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.394437		85 10		sta $0330	                STA DOS_CLUS_ID                 ; To DOS_CLUS_ID
.394439		a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.39443c		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.39443e		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394440						ret_success
.394440		e2 20		sep #$20	                SEP #$20        ; set A short
.394442		64 0e		stz $032e	                STZ DOS_STATUS
.394444		28		plp		                PLP
.394445		2b		pld		                PLD
.394446		ab		plb		                PLB
.394447		38		sec		                SEC
.394448		6b		rtl		                RTL
.394449						DOS_READFILE
.394449		8b		phb		                PHB
.39444a		0b		phd		                PHD
.39444b		08		php		                PHP
.39444c		48		pha		                PHA             ; begin setdbr macro
.39444d		08		php		                PHP
.39444e		e2 20		sep #$20	                SEP #$20        ; set A short
.394450		a9 00		lda #$00	                LDA #0
.394452		48		pha		                PHA
.394453		ab		plb		                PLB
.394454		28		plp		                PLP
.394455		68		pla		                PLA             ; end setdbr macro
.394456		48		pha		                PHA             ; begin setdp macro
.394457		08		php		                PHP
.394458		c2 20		rep #$20	                REP #$20        ; set A long
.39445a		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39445d		5b		tcd		                TCD
.39445e		28		plp		                PLP
.39445f		68		pla		                PLA             ; end setdp macro
.394460		c2 30		rep #$30	                REP #$30        ; set A&X long
.394462		a5 1e		lda $033e	                LDA DOS_BUFF_PTR+2
.394464		48		pha		                PHA
.394465		a5 1c		lda $033c	                LDA DOS_BUFF_PTR
.394467		48		pha		                PHA
.394468		22 a0 43 39	jsl $3943a0	                JSL DOS_FINDFILE                    ; Attempt to find the file's directory entry
.39446c		68		pla		                PLA
.39446d		85 1c		sta $033c	                STA DOS_BUFF_PTR
.39446f		68		pla		                PLA
.394470		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394472		90 0f		bcc $394483	                BCC pass_failure                    ; If found: try to load the cluster
.394474		22 ba 41 39	jsl $3941ba	load_cluster    JSL DOS_GETCLUSTER                  ; Get the first block of the cluster
.394478		90 09		bcc $394483	                BCC pass_failure                    ; If there's an error... pass it up the chain
.39447a						ret_success
.39447a		e2 20		sep #$20	                SEP #$20        ; set A short
.39447c		64 0e		stz $032e	                STZ DOS_STATUS
.39447e		28		plp		                PLP
.39447f		2b		pld		                PLD
.394480		ab		plb		                PLB
.394481		38		sec		                SEC
.394482		6b		rtl		                RTL
.394483		28		plp		pass_failure    PLP                                 ; Otherwise: pass any error up the chain
.394484		2b		pld		                PLD
.394485		ab		plb		                PLB
.394486		18		clc		                CLC
.394487		6b		rtl		                RTL
.394488						ENTRYFORCLUS12
.394488		8b		phb		                PHB
.394489		0b		phd		                PHD
.39448a		08		php		                PHP
.39448b		48		pha		                PHA             ; begin setdbr macro
.39448c		08		php		                PHP
.39448d		e2 20		sep #$20	                SEP #$20        ; set A short
.39448f		a9 00		lda #$00	                LDA #0
.394491		48		pha		                PHA
.394492		ab		plb		                PLB
.394493		28		plp		                PLP
.394494		68		pla		                PLA             ; end setdbr macro
.394495		48		pha		                PHA             ; begin setdp macro
.394496		08		php		                PHP
.394497		c2 20		rep #$20	                REP #$20        ; set A long
.394499		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39449c		5b		tcd		                TCD
.39449d		28		plp		                PLP
.39449e		68		pla		                PLA             ; end setdp macro
.39449f		c2 30		rep #$30	                REP #$30        ; set A&X long
.3944a1		a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; DOS_TEMP := DOS_CLUS_ID * 3
.3944a3		0a		asl a		                ASL A
.3944a4		85 28		sta $0348	                STA DOS_TEMP
.3944a6		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3944a8		2a		rol a		                ROL A
.3944a9		85 2a		sta $034a	                STA DOS_TEMP+2
.3944ab		18		clc		                CLC
.3944ac		a5 10		lda $0330	                LDA DOS_CLUS_ID
.3944ae		65 28		adc $0348	                ADC DOS_TEMP
.3944b0		85 28		sta $0348	                STA DOS_TEMP
.3944b2		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.3944b4		65 2a		adc $034a	                ADC DOS_TEMP+2
.3944b6		85 2a		sta $034a	                STA DOS_TEMP+2
.3944b8		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := (DOS_CLUS_ID * 3) / 2
.3944ba		66 28		ror $0348	                ROR DOS_TEMP                    ; DOS_TEMP is now the offset to the cluster's entry in the FAT
.3944bc		a5 28		lda $0348	                LDA DOS_TEMP                    ; X should be the offset within the FAT buffer
.3944be		29 ff 03	and #$03ff	                AND #$003FF
.3944c1		aa		tax		                TAX
.3944c2		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944c4		66 28		ror $0348	                ROR DOS_TEMP
.3944c6		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944c8		66 28		ror $0348	                ROR DOS_TEMP
.3944ca		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944cc		66 28		ror $0348	                ROR DOS_TEMP
.3944ce		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944d0		66 28		ror $0348	                ROR DOS_TEMP
.3944d2		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944d4		66 28		ror $0348	                ROR DOS_TEMP
.3944d6		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944d8		66 28		ror $0348	                ROR DOS_TEMP
.3944da		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944dc		66 28		ror $0348	                ROR DOS_TEMP
.3944de		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944e0		66 28		ror $0348	                ROR DOS_TEMP
.3944e2		46 2a		lsr $034a	                LSR DOS_TEMP+2                  ; DOS_TEMP := DOS_TEMP / 512
.3944e4		66 28		ror $0348	                ROR DOS_TEMP
.3944e6		18		clc		                CLC                             ; DOS_FAT_LBA should be the LBA of the first FAT sector we need
.3944e7		af 14 a0 38	lda $38a014	                LDA FAT_BEGIN_LBA
.3944eb		65 28		adc $0348	                ADC DOS_TEMP
.3944ed		85 24		sta $0344	                STA DOS_FAT_LBA
.3944ef		af 16 a0 38	lda $38a016	                LDA FAT_BEGIN_LBA+2
.3944f3		65 2a		adc $034a	                ADC DOS_TEMP+2
.3944f5		85 26		sta $0346	                STA DOS_FAT_LBA+2
.3944f7		28		plp		                PLP
.3944f8		2b		pld		                PLD
.3944f9		ab		plb		                PLB
.3944fa		6b		rtl		                RTL
.3944fb						FATFORCLUSTER12
.3944fb		8b		phb		                PHB
.3944fc		0b		phd		                PHD
.3944fd		08		php		                PHP
.3944fe		48		pha		                PHA             ; begin setdbr macro
.3944ff		08		php		                PHP
.394500		e2 20		sep #$20	                SEP #$20        ; set A short
.394502		a9 00		lda #$00	                LDA #0
.394504		48		pha		                PHA
.394505		ab		plb		                PLB
.394506		28		plp		                PLP
.394507		68		pla		                PLA             ; end setdbr macro
.394508		48		pha		                PHA             ; begin setdp macro
.394509		08		php		                PHP
.39450a		c2 20		rep #$20	                REP #$20        ; set A long
.39450c		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39450f		5b		tcd		                TCD
.394510		28		plp		                PLP
.394511		68		pla		                PLA             ; end setdp macro
.394512		c2 30		rep #$30	                REP #$30        ; set A&X long
.394514		a2 00 00	ldx #$0000	                LDX #0
.394517		a9 5a 5a	lda #$5a5a	                LDA #$5A5A
.39451a		8f 00 a5 38	sta $38a500	clr_loop        STA DOS_FAT_SECTORS
.39451e		e8		inx		                INX
.39451f		e8		inx		                INX
.394520		e0 00 04	cpx #$0400	                CPX #1024
.394523		d0 f5		bne $39451a	                BNE clr_loop
.394525		22 88 44 39	jsl $394488	                JSL ENTRYFORCLUS12              ; Calculate the LBA
.394529		a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Point to the desired sector in the FAT
.39452b		85 02		sta $0322	                STA BIOS_LBA
.39452d		a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.39452f		85 04		sta $0324	                STA BIOS_LBA+2
.394531		a9 00 a5	lda #$a500	                LDA #<>DOS_FAT_SECTORS          ; Point to the first 512 bytes of the FAT buffer
.394534		85 06		sta $0326	                STA BIOS_BUFF_PTR
.394536		a9 38 00	lda #$0038	                LDA #`DOS_FAT_SECTORS
.394539		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39453b		22 44 10 00	jsl $001044	                JSL GETBLOCK                    ; Attempt to load the first FAT sector
.39453f		90 17		bcc $394558	                BCC error
.394541		e6 02		inc $0322	                INC BIOS_LBA                    ; Move to the next sector
.394543		a9 00 a7	lda #$a700	                LDA #<>DOS_FAT_SECTORS+512      ; And point to the second 512 bytes of teh FAT buffer
.394546		85 06		sta $0326	                STA BIOS_BUFF_PTR
.394548		a9 38 00	lda #$0038	                LDA #`DOS_FAT_SECTORS
.39454b		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39454d		22 44 10 00	jsl $001044	                JSL GETBLOCK                    ; Attempt to load the first FAT sector
.394551		90 05		bcc $394558	                BCC error
.394553		28		plp		                PLP
.394554		2b		pld		                PLD
.394555		ab		plb		                PLB
.394556		38		sec		                SEC
.394557		6b		rtl		                RTL
.394558						error
.394558		e2 20		sep #$20	                SEP #$20        ; set A short
.39455a		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.39455c		85 0e		sta $032e	                STA DOS_STATUS
.39455e		28		plp		                PLP
.39455f		2b		pld		                PLD
.394560		ab		plb		                PLB
.394561		18		clc		                CLC
.394562		6b		rtl		                RTL
.394563						FATFORCLUSTER32
.394563		8b		phb		                PHB
.394564		0b		phd		                PHD
.394565		48		pha		                PHA             ; begin setdbr macro
.394566		08		php		                PHP
.394567		e2 20		sep #$20	                SEP #$20        ; set A short
.394569		a9 00		lda #$00	                LDA #0
.39456b		48		pha		                PHA
.39456c		ab		plb		                PLB
.39456d		28		plp		                PLP
.39456e		68		pla		                PLA             ; end setdbr macro
.39456f		48		pha		                PHA             ; begin setdp macro
.394570		08		php		                PHP
.394571		c2 20		rep #$20	                REP #$20        ; set A long
.394573		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394576		5b		tcd		                TCD
.394577		28		plp		                PLP
.394578		68		pla		                PLA             ; end setdp macro
.394579		c2 30		rep #$30	                REP #$30        ; set A&X long
.39457b		a5 10		lda $0330	                LDA DOS_CLUS_ID
.39457d		85 24		sta $0344	                STA DOS_FAT_LBA
.39457f		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394581		85 26		sta $0346	                STA DOS_FAT_LBA+2
.394583		a2 07 00	ldx #$0007	                LDX #7
.394586		46 26		lsr $0346	div_loop        LSR DOS_FAT_LBA+2
.394588		66 24		ror $0344	                ROR DOS_FAT_LBA
.39458a		ca		dex		                DEX
.39458b		d0 f9		bne $394586	                BNE div_loop
.39458d		18		clc		                CLC
.39458e		a5 24		lda $0344	                LDA DOS_FAT_LBA
.394590		6f 14 a0 38	adc $38a014	                ADC FAT_BEGIN_LBA
.394594		85 24		sta $0344	                STA DOS_FAT_LBA
.394596		a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.394598		6f 16 a0 38	adc $38a016	                ADC FAT_BEGIN_LBA+2
.39459c		85 26		sta $0346	                STA DOS_FAT_LBA+2
.39459e		a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; We want to load the FAT sector
.3945a0		85 02		sta $0322	                STA BIOS_LBA
.3945a2		a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.3945a4		85 04		sta $0324	                STA BIOS_LBA+2
.3945a6		a9 00 a5	lda #$a500	                LDA #<>DOS_FAT_SECTORS          ; We want to load the FAT sector in DOS_FAT_SECTORS
.3945a9		85 06		sta $0326	                STA BIOS_BUFF_PTR
.3945ab		a9 38 00	lda #$0038	                LDA #`DOS_FAT_SECTORS
.3945ae		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.3945b0		22 44 10 00	jsl $001044	                JSL GETBLOCK                    ; Load the FAT entry
.3945b4		b0 06		bcs $3945bc	                BCS find_entry
.3945b6		e2 20		sep #$20	                SEP #$20        ; set A short
.3945b8		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.3945ba		80 0e		bra $3945ca	                BRA ret_failure
.3945bc						find_entry
.3945bc		c2 20		rep #$20	                REP #$20        ; set A long
.3945be		a5 10		lda $0330	                LDA DOS_CLUS_ID
.3945c0		0a		asl a		                ASL A
.3945c1		0a		asl a		                ASL A                           ; * 4
.3945c2		29 ff 01	and #$01ff	                AND #$1FF                       ; DOS_CLUS_ID MOD 512
.3945c5		aa		tax		                TAX                             ; X should be the offset within the sector
.3945c6		2b		pld		ret_success     PLD
.3945c7		ab		plb		                PLB
.3945c8		38		sec		                SEC                             ; return success
.3945c9		6b		rtl		                RTL
.3945ca		2b		pld		ret_failure     PLD
.3945cb		ab		plb		                PLB
.3945cc		18		clc		                CLC                             ; Return failure
.3945cd		6b		rtl		                RTL
.3945ce						NEXTCLUSTER
.3945ce		08		php		                PHP
.3945cf		e2 20		sep #$20	                SEP #$20        ; set A short
.3945d1		af 01 a0 38	lda $38a001	                LDA @l FILE_SYSTEM              ; Get the file system code
.3945d5		c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.3945d7		d0 08		bne $3945e1	                BNE fat32                       ; No: assume it's FAT32
.3945d9		22 ef 45 39	jsl $3945ef	fat12           JSL NEXTCLUSTER12               ; Lookup the next cluster from FAT12
.3945dd		90 0d		bcc $3945ec	                BCC pass_failure                ; If there was an error, pass it up the chain
.3945df		80 06		bra $3945e7	                BRA ret_success
.3945e1		22 57 46 39	jsl $394657	fat32           JSL NEXTCLUSTER32               ; Lookup the next cluster from FAT32
.3945e5		90 05		bcc $3945ec	                BCC pass_failure                ; If there was an error, pass it up the chain
.3945e7		64 0e		stz $032e	ret_success     STZ DOS_STATUS
.3945e9		28		plp		                PLP
.3945ea		38		sec		                SEC
.3945eb		6b		rtl		                RTL
.3945ec		28		plp		pass_failure    PLP
.3945ed		18		clc		                CLC
.3945ee		6b		rtl		                RTL
.3945ef						NEXTCLUSTER12
.3945ef		8b		phb		                    PHB
.3945f0		0b		phd		                    PHD
.3945f1		08		php		                    PHP
.3945f2		48		pha		                PHA             ; begin setdbr macro
.3945f3		08		php		                PHP
.3945f4		e2 20		sep #$20	                SEP #$20        ; set A short
.3945f6		a9 00		lda #$00	                LDA #0
.3945f8		48		pha		                PHA
.3945f9		ab		plb		                PLB
.3945fa		28		plp		                PLP
.3945fb		68		pla		                PLA             ; end setdbr macro
.3945fc		48		pha		                PHA             ; begin setdp macro
.3945fd		08		php		                PHP
.3945fe		c2 20		rep #$20	                REP #$20        ; set A long
.394600		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394603		5b		tcd		                TCD
.394604		28		plp		                PLP
.394605		68		pla		                PLA             ; end setdp macro
.394606		c2 30		rep #$30	                REP #$30        ; set A&X long
.394608		22 fb 44 39	jsl $3944fb	                    JSL FATFORCLUSTER12             ; Attempt to load the FAT entries
.39460c		b0 03		bcs $394611	                    BCS chk_clus_id
.39460e		82 41 00	brl $394652	                    BRL pass_failure
.394611		a5 10		lda $0330	chk_clus_id         LDA DOS_CLUS_ID                 ; Check the cluster ID...
.394613		89 01 00	bit #$0001	                    BIT #1                          ; Is it odd?
.394616		d0 0d		bne $394625	                    BNE is_odd                      ; Yes: calculate the next cluster for odd
.394618						is_even
.394618		c2 20		rep #$20	                REP #$20        ; set A long
.39461a		bf 00 a5 38	lda $38a500,x	                    LDA DOS_FAT_SECTORS,X           ; DOS_CLUS_ID := DOS_FAT_SECTORS[X] & $0FFF
.39461e		29 ff 0f	and #$0fff	                    AND #$0FFF
.394621		85 28		sta $0348	                    STA DOS_TEMP
.394623		80 0c		bra $394631	                    BRA check_id
.394625						is_odd
.394625		c2 20		rep #$20	                REP #$20        ; set A long
.394627		bf 00 a5 38	lda $38a500,x	                    LDA DOS_FAT_SECTORS,X           ; DOS_CLUS_ID := DOS_FAT_SECTORS[X] >> 4
.39462b		4a		lsr a		                    LSR A
.39462c		4a		lsr a		                    LSR A
.39462d		4a		lsr a		                    LSR A
.39462e		4a		lsr a		                    LSR A
.39462f		85 28		sta $0348	                    STA DOS_TEMP
.394631						check_id
.394631		c2 20		rep #$20	                REP #$20        ; set A long
.394633		a5 28		lda $0348	                    LDA DOS_TEMP                    ; Check the new cluster ID we got
.394635		29 f0 0f	and #$0ff0	                    AND #$0FF0                      ; Is it in the range $0FF0 -- $0FFF?
.394638		c9 f0 0f	cmp #$0ff0	                    CMP #$0FF0
.39463b		f0 0f		beq $39464c	                    BEQ no_more                     ; Yes: return that we've reached the end of the chain
.39463d		a5 28		lda $0348	                    LDA DOS_TEMP                    ; Restore the "current" cluster ID
.39463f		85 10		sta $0330	                    STA DOS_CLUS_ID
.394641		64 12		stz $0332	                    STZ DOS_CLUS_ID+2
.394643						ret_success
.394643		e2 20		sep #$20	                SEP #$20        ; set A short
.394645		64 0e		stz $032e	                    STZ DOS_STATUS
.394647		28		plp		                    PLP
.394648		2b		pld		                    PLD
.394649		ab		plb		                    PLB
.39464a		38		sec		                    SEC
.39464b		6b		rtl		                    RTL
.39464c						no_more
.39464c		e2 20		sep #$20	                SEP #$20        ; set A short
.39464e		a9 0a		lda #$0a	                    LDA #DOS_ERR_NOCLUSTER
.394650		85 0e		sta $032e	                    STA DOS_STATUS
.394652		28		plp		pass_failure        PLP
.394653		2b		pld		                    PLD
.394654		ab		plb		                    PLB
.394655		18		clc		                    CLC
.394656		6b		rtl		                    RTL
.394657						NEXTCLUSTER32
.394657		8b		phb		                PHB
.394658		0b		phd		                PHD
.394659		08		php		                PHP
.39465a		48		pha		                PHA             ; begin setdbr macro
.39465b		08		php		                PHP
.39465c		e2 20		sep #$20	                SEP #$20        ; set A short
.39465e		a9 00		lda #$00	                LDA #0
.394660		48		pha		                PHA
.394661		ab		plb		                PLB
.394662		28		plp		                PLP
.394663		68		pla		                PLA             ; end setdbr macro
.394664		48		pha		                PHA             ; begin setdp macro
.394665		08		php		                PHP
.394666		c2 20		rep #$20	                REP #$20        ; set A long
.394668		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39466b		5b		tcd		                TCD
.39466c		28		plp		                PLP
.39466d		68		pla		                PLA             ; end setdp macro
.39466e		c2 30		rep #$30	                REP #$30        ; set A&X long
.394670		22 63 45 39	jsl $394563	                JSL FATFORCLUSTER32             ; Get the FAT entry for this cluster
.394674		90 53		bcc $3946c9	                BCC ret_failure                 ; If it did not work, return the error
.394676		e2 20		sep #$20	                SEP #$20        ; set A short
.394678		bf 00 a5 38	lda $38a500,x	                LDA @l DOS_FAT_SECTORS,X        ; Get the entry and copy it to DOS_TEMP
.39467c		85 28		sta $0348	                STA DOS_TEMP
.39467e		bf 01 a5 38	lda $38a501,x	                LDA @l DOS_FAT_SECTORS+1,X
.394682		85 29		sta $0349	                STA DOS_TEMP+1
.394684		bf 02 a5 38	lda $38a502,x	                LDA @l DOS_FAT_SECTORS+2,X
.394688		85 2a		sta $034a	                STA DOS_TEMP+2
.39468a		bf 03 a5 38	lda $38a503,x	                LDA @l DOS_FAT_SECTORS+3,X
.39468e		85 2b		sta $034b	                STA DOS_TEMP+3
.394690		a5 28		lda $0348	xxxx            LDA DOS_TEMP                    ; Is DOS_TEMP = $FFFFFFFF?
.394692		c9 ff		cmp #$ff	                CMP #$FF
.394694		d0 18		bne $3946ae	                BNE found_next
.394696		a5 29		lda $0349	                LDA DOS_TEMP+1
.394698		c9 ff		cmp #$ff	                CMP #$FF
.39469a		d0 12		bne $3946ae	                BNE found_next
.39469c		a5 2a		lda $034a	                LDA DOS_TEMP+2
.39469e		c9 ff		cmp #$ff	                CMP #$FF
.3946a0		d0 0c		bne $3946ae	                BNE found_next
.3946a2		a5 2b		lda $034b	                LDA DOS_TEMP+3
.3946a4		c9 0f		cmp #$0f	                CMP #$0F
.3946a6		d0 06		bne $3946ae	                BNE found_next                  ; No: return this cluster as the next
.3946a8		e2 20		sep #$20	                SEP #$20        ; set A short
.3946aa		a9 0a		lda #$0a	                LDA #DOS_ERR_NOCLUSTER          ; Yes: return that there are no more clusters
.3946ac		80 1b		bra $3946c9	                BRA ret_failure
.3946ae						found_next
.3946ae		e2 20		sep #$20	                SEP #$20        ; set A short
.3946b0		a5 28		lda $0348	                LDA DOS_TEMP                    ; No: return DOS_TEMP as the new DOS_CLUS_ID
.3946b2		85 10		sta $0330	                STA DOS_CLUS_ID
.3946b4		a5 29		lda $0349	                LDA DOS_TEMP+1
.3946b6		85 11		sta $0331	                STA DOS_CLUS_ID+1
.3946b8		a5 2a		lda $034a	                LDA DOS_TEMP+2
.3946ba		85 12		sta $0332	                STA DOS_CLUS_ID+2
.3946bc		a5 2b		lda $034b	                LDA DOS_TEMP+3
.3946be		85 13		sta $0333	                STA DOS_CLUS_ID+3
.3946c0						ret_success
.3946c0		e2 20		sep #$20	                SEP #$20        ; set A short
.3946c2		64 0e		stz $032e	                STZ DOS_STATUS                  ; Record success
.3946c4		28		plp		                PLP
.3946c5		2b		pld		                PLD
.3946c6		ab		plb		                PLB
.3946c7		38		sec		                SEC
.3946c8		6b		rtl		                RTL
.3946c9						ret_failure
.3946c9		e2 20		sep #$20	                SEP #$20        ; set A short
.3946cb		85 0e		sta $032e	                STA DOS_STATUS                  ; Record the error condition
.3946cd		28		plp		                PLP
.3946ce		2b		pld		                PLD
.3946cf		ab		plb		                PLB
.3946d0		18		clc		                CLC
.3946d1		6b		rtl		                RTL
.3946d2						DOS_READNEXT
.3946d2		08		php		                PHP
.3946d3		c2 30		rep #$30	                REP #$30        ; set A&X long
.3946d5		22 ce 45 39	jsl $3945ce	                JSL NEXTCLUSTER                 ; Attempt to find the next cluster in the FAT
.3946d9		90 09		bcc $3946e4	                BCC pass_failure                ; If nothing found: pass the failure up the chain
.3946db		22 ba 41 39	jsl $3941ba	                JSL DOS_GETCLUSTER              ; Otherwise: attempt to read the cluster
.3946df		90 03		bcc $3946e4	                BCC pass_failure                ; If nothing read: pass the failure up the chain
.3946e1		28		plp		ret_success     PLP
.3946e2		38		sec		                SEC
.3946e3		6b		rtl		                RTL
.3946e4		28		plp		pass_failure    PLP
.3946e5		18		clc		                CLC
.3946e6		6b		rtl		                RTL
.3946e7						DOS_FREECLUS
.3946e7		08		php		                PHP
.3946e8		48		pha		                PHA             ; begin setdp macro
.3946e9		08		php		                PHP
.3946ea		c2 20		rep #$20	                REP #$20        ; set A long
.3946ec		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3946ef		5b		tcd		                TCD
.3946f0		28		plp		                PLP
.3946f1		68		pla		                PLA             ; end setdp macro
.3946f2		e2 20		sep #$20	                SEP #$20        ; set A short
.3946f4		af 01 a0 38	lda $38a001	                LDA @l FILE_SYSTEM              ; Get the file system code
.3946f8		c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.3946fa		d0 08		bne $394704	                BNE fat32                       ; No: assume it's FAT32
.3946fc		22 78 47 39	jsl $394778	fat12           JSL DOS_FREECLUS12              ; Find the next free cluster from FAT12
.394700		90 0d		bcc $39470f	                BCC pass_failure                ; If there was an error, pass it up the chain
.394702		80 06		bra $39470a	                BRA ret_success
.394704		22 50 48 39	jsl $394850	fat32           JSL DOS_FREECLUS32              ; Find the next free cluster from FAT32
.394708		90 05		bcc $39470f	                BCC pass_failure                ; If there was an error, pass it up the chain
.39470a		64 0e		stz $032e	ret_success     STZ DOS_STATUS
.39470c		28		plp		                PLP
.39470d		38		sec		                SEC
.39470e		6b		rtl		                RTL
.39470f		28		plp		pass_failure    PLP
.394710		18		clc		                CLC
.394711		6b		rtl		                RTL
.394712						FDC_READ2FAT12
.394712		8b		phb		                    PHB
.394713		0b		phd		                    PHD
.394714		08		php		                    PHP
.394715		48		pha		                PHA             ; begin setdbr macro
.394716		08		php		                PHP
.394717		e2 20		sep #$20	                SEP #$20        ; set A short
.394719		a9 00		lda #$00	                LDA #0
.39471b		48		pha		                PHA
.39471c		ab		plb		                PLB
.39471d		28		plp		                PLP
.39471e		68		pla		                PLA             ; end setdbr macro
.39471f		48		pha		                PHA             ; begin setdp macro
.394720		08		php		                PHP
.394721		c2 20		rep #$20	                REP #$20        ; set A long
.394723		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394726		5b		tcd		                TCD
.394727		28		plp		                PLP
.394728		68		pla		                PLA             ; end setdp macro
.394729		c2 30		rep #$30	                REP #$30        ; set A&X long
.39472b		a9 00 a5	lda #$a500	                    LDA #<>DOS_FAT_SECTORS          ; Set the location to store the sector
.39472e		85 06		sta $0326	                    STA BIOS_BUFF_PTR
.394730		a9 38 00	lda #$0038	                    LDA #`DOS_FAT_SECTORS
.394733		85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.394735		a5 24		lda $0344	                    LDA DOS_FAT_LBA
.394737		85 02		sta $0322	                    STA BIOS_LBA
.394739		a5 26		lda $0346	                    LDA DOS_FAT_LBA+2
.39473b		85 04		sta $0324	                    STA BIOS_LBA+2
.39473d		22 44 10 00	jsl $001044	                    JSL GETBLOCK                    ; Read the first sector
.394741		b0 07		bcs $39474a	                    BCS inc_sect2                   ; If success: start getting the second sector
.394743		e2 20		sep #$20	                SEP #$20        ; set A short
.394745		a9 06		lda #$06	                    LDA #DOS_ERR_FAT
.394747		82 1c 00	brl $394766	                    BRL ret_failure
.39474a						inc_sect2
.39474a		c2 20		rep #$20	                REP #$20        ; set A long
.39474c		e6 02		inc $0322	                    INC BIOS_LBA                    ; Move to the next sector
.39474e		d0 02		bne $394752	                    BNE inc_buff_ptr
.394750		e6 04		inc $0324	                    INC BIOS_LBA+2
.394752		a9 00 a7	lda #$a700	inc_buff_ptr        LDA #<>(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.394755		85 06		sta $0326	                    STA BIOS_BUFF_PTR
.394757		a9 38 00	lda #$0038	                    LDA #`(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.39475a		85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.39475c		22 44 10 00	jsl $001044	                    JSL GETBLOCK                    ; Read the second sector
.394760		b0 0d		bcs $39476f	                    BCS ret_success                 ; If success, return success
.394762		e2 20		sep #$20	                SEP #$20        ; set A short
.394764		a9 06		lda #$06	                    LDA #DOS_ERR_FAT
.394766						ret_failure
.394766		e2 20		sep #$20	                SEP #$20        ; set A short
.394768		85 00		sta $0320	                    STA BIOS_STATUS
.39476a		28		plp		                    PLP
.39476b		2b		pld		                    PLD
.39476c		ab		plb		                    PLB
.39476d		18		clc		                    CLC
.39476e		6b		rtl		                    RTL
.39476f						ret_success
.39476f		e2 20		sep #$20	                SEP #$20        ; set A short
.394771		64 00		stz $0320	                    STZ BIOS_STATUS
.394773		28		plp		                    PLP
.394774		2b		pld		                    PLD
.394775		ab		plb		                    PLB
.394776		38		sec		                    SEC
.394777		6b		rtl		                    RTL
.394778						DOS_FREECLUS12
.394778		da		phx		                PHX
.394779		8b		phb		                PHB
.39477a		0b		phd		                PHD
.39477b		08		php		                PHP
.39477c		48		pha		                PHA             ; begin setdbr macro
.39477d		08		php		                PHP
.39477e		e2 20		sep #$20	                SEP #$20        ; set A short
.394780		a9 00		lda #$00	                LDA #0
.394782		48		pha		                PHA
.394783		ab		plb		                PLB
.394784		28		plp		                PLP
.394785		68		pla		                PLA             ; end setdbr macro
.394786		48		pha		                PHA             ; begin setdp macro
.394787		08		php		                PHP
.394788		c2 20		rep #$20	                REP #$20        ; set A long
.39478a		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39478d		5b		tcd		                TCD
.39478e		28		plp		                PLP
.39478f		68		pla		                PLA             ; end setdp macro
.394790		c2 30		rep #$30	                REP #$30        ; set A&X long
.394792		a9 02 00	lda #$0002	                LDA #2                          ; Cluster ID is 2 to start with
.394795		85 10		sta $0330	                STA DOS_CLUS_ID
.394797		a9 00 00	lda #$0000	                LDA #0
.39479a		85 12		sta $0332	                STA DOS_CLUS_ID+2
.39479c		22 88 44 39	jsl $394488	                JSL ENTRYFORCLUS12              ; Calculate the LBA and buffer offset for the cluster
.3947a0		22 12 47 39	jsl $394712	                JSL FDC_READ2FAT12              ; Read the first two sectors of the FAT
.3947a4		b0 07		bcs $3947ad	                BCS start_of_fat                ; If success, move X to the start of the FAT
.3947a6		e2 20		sep #$20	                SEP #$20        ; set A short
.3947a8		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.3947aa		82 99 00	brl $394846	                BRL ret_failure
.3947ad						start_of_fat
.3947ad		c2 30		rep #$30	                REP #$30        ; set A&X long
.3947af		a5 10		lda $0330	chk_cluster     LDA DOS_CLUS_ID                 ; Check to see if cluster number is even or odd
.3947b1		89 01 00	bit #$0001	                BIT #1
.3947b4		d0 09		bne $3947bf	                BNE is_odd
.3947b6		bf 00 a5 38	lda $38a500,x	is_even         LDA DOS_FAT_SECTORS,X           ; Get the cluster status for an even numbered cluster
.3947ba		29 ff 0f	and #$0fff	                AND #$0FFF
.3947bd		80 08		bra $3947c7	                BRA chk_available
.3947bf		bf 00 a5 38	lda $38a500,x	is_odd          LDA DOS_FAT_SECTORS,X           ; Get the cluster status for an odd numbered cluster
.3947c3		4a		lsr a		                LSR A
.3947c4		4a		lsr a		                LSR A
.3947c5		4a		lsr a		                LSR A
.3947c6		4a		lsr a		                LSR A
.3947c7						chk_available
.3947c7		85 28		sta $0348	                STA DOS_TEMP
.3947c9		c9 00 00	cmp #$0000	                CMP #0                          ; Is it available?
.3947cc		f0 03		beq $3947d1	                BEQ chk_found
.3947ce		82 39 00	brl $39480a	                BRL next_cluster                ; No: advance to the next cluster
.3947d1		8a		txa		chk_found       TXA
.3947d2		85 2a		sta $034a	                STA DOS_TEMP+2
.3947d4		a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; Check to see if cluster number is even or odd
.3947d6		89 01 00	bit #$0001	                BIT #1
.3947d9		d0 0d		bne $3947e8	                BNE is_odd2
.3947db						is_even2
.3947db		bf 00 a5 38	lda $38a500,x	                LDA DOS_FAT_SECTORS,X           ; Reserve the cluster in the FAT, even offset case
.3947df		09 ff 0f	ora #$0fff	                ORA #$0FFF
.3947e2		9f 00 a5 38	sta $38a500,x	                STA DOS_FAT_SECTORS,X
.3947e6		80 0b		bra $3947f3	                BRA write_fat
.3947e8						is_odd2
.3947e8		bf 00 a5 38	lda $38a500,x	                LDA DOS_FAT_SECTORS,X           ; Reserve the cluster in the FAT, odd offset case
.3947ec		09 f0 ff	ora #$fff0	                ORA #$FFF0
.3947ef		9f 00 a5 38	sta $38a500,x	                STA DOS_FAT_SECTORS,X
.3947f3		22 1a 49 39	jsl $39491a	write_fat       JSL WRITEFAT12                  ; Write the two FAT sectors back to disk
.3947f7		b0 07		bcs $394800	                BCS ret_success                 ; If success: return success
.3947f9		e2 20		sep #$20	                SEP #$20        ; set A short
.3947fb		a9 14		lda #$14	                LDA #DOS_ERR_FATUPDATE          ; Flag an error trying to write the FAT back
.3947fd		82 46 00	brl $394846	                BRL ret_failure
.394800						ret_success
.394800		e2 20		sep #$20	                SEP #$20        ; set A short
.394802		64 0e		stz $032e	                STZ DOS_STATUS
.394804		28		plp		                PLP
.394805		2b		pld		                PLD
.394806		ab		plb		                PLB
.394807		fa		plx		                PLX
.394808		38		sec		                SEC
.394809		6b		rtl		                RTL
.39480a						next_cluster
.39480a		e6 10		inc $0330	                INC DOS_CLUS_ID                 ; And advance the cluster ID
.39480c		d0 02		bne $394810	                BNE calc_entry
.39480e		e6 12		inc $0332	                INC DOS_CLUS_ID+2
.394810		22 88 44 39	jsl $394488	calc_entry      JSL ENTRYFORCLUS12              ; Calculate the LBA and offset into the buffer for the cluster
.394814		e0 00 00	cpx #$0000	                CPX #0                          ; Did we wrap around?
.394817		f0 03		beq $39481c	                BEQ chk_end_of_fat
.394819		82 93 ff	brl $3947af	                BRL chk_cluster                 ; No: go back and check it too
.39481c						chk_end_of_fat
.39481c		a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Are we at the end of the FAT?
.39481e		cf 18 a0 38	cmp $38a018	                CMP FAT2_BEGIN_LBA              ; NOTE: we use the start sector of the second FAT as our sentinel
.394822		d0 0f		bne $394833	                BNE next_2
.394824		a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.394826		cf 1a a0 38	cmp $38a01a	                CMP FAT2_BEGIN_LBA+2
.39482a		d0 07		bne $394833	                BNE next_2                      ; No: get the next to sectors
.39482c		e2 20		sep #$20	                SEP #$20        ; set A short
.39482e		a9 12		lda #$12	                LDA #DOS_ERR_MEDIAFULL          ; Yes: return media full
.394830		82 13 00	brl $394846	                BRL ret_failure
.394833						next_2
.394833		22 12 47 39	jsl $394712	                JSL FDC_READ2FAT12              ; Read the next two sectors of the FAT
.394837		90 06		bcc $39483f	                BCC fat_fail                    ; If failed: return error
.394839		a2 00 00	ldx #$0000	                LDX #0                          ; If success: Start scanning at the beginning of the sectors
.39483c		82 70 ff	brl $3947af	                BRL chk_cluster                 ; And start checking from there
.39483f						fat_fail
.39483f		e2 20		sep #$20	                SEP #$20        ; set A short
.394841		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.394843		82 00 00	brl $394846	                BRL ret_failure
.394846						ret_failure
.394846		e2 20		sep #$20	                SEP #$20        ; set A short
.394848		85 0e		sta $032e	                STA DOS_STATUS
.39484a		28		plp		                PLP
.39484b		2b		pld		                PLD
.39484c		ab		plb		                PLB
.39484d		fa		plx		                PLX
.39484e		18		clc		                CLC
.39484f		6b		rtl		                RTL
.394850						DOS_FREECLUS32
.394850		8b		phb		                PHB
.394851		0b		phd		                PHD
.394852		08		php		                PHP
.394853		48		pha		                PHA             ; begin setdbr macro
.394854		08		php		                PHP
.394855		e2 20		sep #$20	                SEP #$20        ; set A short
.394857		a9 00		lda #$00	                LDA #0
.394859		48		pha		                PHA
.39485a		ab		plb		                PLB
.39485b		28		plp		                PLP
.39485c		68		pla		                PLA             ; end setdbr macro
.39485d		48		pha		                PHA             ; begin setdp macro
.39485e		08		php		                PHP
.39485f		c2 20		rep #$20	                REP #$20        ; set A long
.394861		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394864		5b		tcd		                TCD
.394865		28		plp		                PLP
.394866		68		pla		                PLA             ; end setdp macro
.394867		c2 30		rep #$30	                REP #$30        ; set A&X long
.394869		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR               ; Set the location to store the sector
.39486c		85 06		sta $0326	                STA BIOS_BUFF_PTR
.39486e		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.394871		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394873		af 14 a0 38	lda $38a014	                LDA FAT_BEGIN_LBA               ; Set the LBA to that of the first FAT sector
.394877		85 02		sta $0322	                STA BIOS_LBA
.394879		af 16 a0 38	lda $38a016	                LDA FAT_BEGIN_LBA+2
.39487d		85 04		sta $0324	                STA BIOS_LBA+2
.39487f		22 44 10 00	jsl $001044	                JSL GETBLOCK                    ; Load the sector into memory
.394883		b0 07		bcs $39488c	                BCS initial_entry               ; If OK: set the initial entry to check
.394885		e2 20		sep #$20	                SEP #$20        ; set A short
.394887		a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Return a NOFAT error
.394889		82 6b 00	brl $3948f7	                BRL ret_failure
.39488c						initial_entry
.39488c		c2 20		rep #$20	                REP #$20        ; set A long
.39488e		a9 02 00	lda #$0002	                LDA #2                          ; Set DOS_CLUS_ID to 2
.394891		85 10		sta $0330	                STA DOS_CLUS_ID
.394893		a9 00 00	lda #$0000	                LDA #0
.394896		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394898		a2 08 00	ldx #$0008	                LDX #8                          ; Set the offset to DOS_CLUS_ID * 4
.39489b		bf 00 a3 38	lda $38a300,x	chk_entry       LDA DOS_SECTOR,X                ; Is the cluster entry == $00000000?
.39489f		d0 06		bne $3948a7	                BNE next_entry                  ; No: move to the next entry
.3948a1		bf 02 a3 38	lda $38a302,x	                LDA DOS_SECTOR+2,X
.3948a5		f0 36		beq $3948dd	                BEQ found_free                  ; Yes: go to allocate and return it
.3948a7		e6 10		inc $0330	next_entry      INC DOS_CLUS_ID                 ; Move to the next cluster
.3948a9		d0 02		bne $3948ad	                BNE inc_ptr
.3948ab		e6 12		inc $0332	                INC DOS_CLUS_ID+2
.3948ad		e8		inx		inc_ptr         INX                             ; Update the index to the entry
.3948ae		e8		inx		                INX
.3948af		e8		inx		                INX
.3948b0		e8		inx		                INX
.3948b1		e0 00 02	cpx #$0200	                CPX #DOS_SECTOR_SIZE            ; Are we outside the sector?
.3948b4		90 e5		bcc $39489b	                BLT chk_entry                   ; No: check this entry
.3948b6		e6 02		inc $0322	                INC BIOS_LBA                    ; Point to the next sector in the FAT
.3948b8		d0 18		bne $3948d2	                BNE get_block
.3948ba		e6 04		inc $0324	                INC BIOS_LBA+2
.3948bc		a5 04		lda $0324	                LDA BIOS_LBA+2
.3948be		cf 1a a0 38	cmp $38a01a	                CMP FAT2_BEGIN_LBA+2
.3948c2		90 0e		bcc $3948d2	                BLT get_block
.3948c4		a5 02		lda $0322	                LDA BIOS_LBA
.3948c6		cf 18 a0 38	cmp $38a018	                CMP FAT2_BEGIN_LBA
.3948ca		90 06		bcc $3948d2	                BLT get_block
.3948cc		e2 20		sep #$20	                SEP #$20        ; set A short
.3948ce		a9 12		lda #$12	                LDA #DOS_ERR_MEDIAFULL          ; No: throw a media full error
.3948d0		80 25		bra $3948f7	                BRA ret_failure
.3948d2		22 44 10 00	jsl $001044	get_block       JSL GETBLOCK                    ; Attempt to read the block
.3948d6		90 1b		bcc $3948f3	                BCC ret_fat_error               ; If error: throw a FAT error
.3948d8		a2 00 00	ldx #$0000	set_ptr         LDX #0                          ; Set index pointer to the first entry
.3948db		80 be		bra $39489b	                BRA chk_entry                   ; Check this entry
.3948dd						found_free
.3948dd		c2 20		rep #$20	                REP #$20        ; set A long
.3948df		a9 ff ff	lda #$ffff	                LDA #<>FAT_LAST_CLUSTER         ; Set the entry to $0FFFFFFF to make it the last entry in its chain
.3948e2		9f 00 a3 38	sta $38a300,x	                STA DOS_SECTOR,X
.3948e6		a9 ff 0f	lda #$0fff	                LDA #(FAT_LAST_CLUSTER >> 16)
.3948e9		9f 02 a3 38	sta $38a302,x	                STA DOS_SECTOR+2,X
.3948ed		22 24 10 00	jsl $001024	                JSL PUTBLOCK                    ; Write the sector back to the block device
.3948f1		b0 0d		bcs $394900	                BCS ret_success                 ; If OK: return success
.3948f3						ret_fat_error
.3948f3		e2 20		sep #$20	                SEP #$20        ; set A short
.3948f5		a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Otherwise: return NOFAT error
.3948f7						ret_failure
.3948f7		e2 20		sep #$20	                SEP #$20        ; set A short
.3948f9		85 0e		sta $032e	                STA DOS_STATUS
.3948fb		28		plp		                PLP
.3948fc		2b		pld		                PLD
.3948fd		ab		plb		                PLB
.3948fe		18		clc		                CLC
.3948ff		6b		rtl		                RTL
.394900						ret_success
.394900		e2 20		sep #$20	                SEP #$20        ; set A short
.394902		64 0e		stz $032e	                STZ DOS_STATUS
.394904		28		plp		                PLP
.394905		2b		pld		                PLD
.394906		ab		plb		                PLB
.394907		38		sec		                SEC
.394908		6b		rtl		                RTL
.394909						DELCLUSTER
.394909		e2 20		sep #$20	                SEP #$20        ; set A short
.39490b		af 01 a0 38	lda $38a001	                LDA @l FILE_SYSTEM              ; Get the file system code
.39490f		c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394911		d0 04		bne $394917	                BNE fat32                       ; No: assume it's FAT32
.394913		5c 61 49 39	jmp $394961	fat12           JML DELCLUSTER12
.394917		4c af 49	jmp $3949af	fat32           JMP DELCLUSTER32
.39491a						WRITEFAT12
.39491a		8b		phb		                PHB
.39491b		0b		phd		                PHD
.39491c		48		pha		                PHA             ; begin setdbr macro
.39491d		08		php		                PHP
.39491e		e2 20		sep #$20	                SEP #$20        ; set A short
.394920		a9 00		lda #$00	                LDA #0
.394922		48		pha		                PHA
.394923		ab		plb		                PLB
.394924		28		plp		                PLP
.394925		68		pla		                PLA             ; end setdbr macro
.394926		48		pha		                PHA             ; begin setdp macro
.394927		08		php		                PHP
.394928		c2 20		rep #$20	                REP #$20        ; set A long
.39492a		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39492d		5b		tcd		                TCD
.39492e		28		plp		                PLP
.39492f		68		pla		                PLA             ; end setdp macro
.394930		c2 30		rep #$30	                REP #$30        ; set A&X long
.394932		a9 00 a5	lda #$a500	                LDA #<>DOS_FAT_SECTORS          ; Point to the first FAT sector in memory
.394935		85 06		sta $0326	                STA BIOS_BUFF_PTR
.394937		a9 38 00	lda #$0038	                LDA #`DOS_FAT_SECTORS
.39493a		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.39493c		a5 24		lda $0344	                LDA DOS_FAT_LBA                 ; Set the LBA to that of the first sector's
.39493e		85 02		sta $0322	                STA BIOS_LBA
.394940		a5 26		lda $0346	                LDA DOS_FAT_LBA+2
.394942		85 04		sta $0324	                STA BIOS_LBA+2
.394944		22 24 10 00	jsl $001024	                JSL PUTBLOCK                    ; Write the first sector back to the block device
.394948		90 14		bcc $39495e	                BCC done
.39494a		a9 00 a7	lda #$a700	                LDA #<>(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.39494d		85 06		sta $0326	                STA BIOS_BUFF_PTR
.39494f		a9 38 00	lda #$0038	                LDA #`(DOS_FAT_SECTORS+DOS_SECTOR_SIZE)
.394952		85 08		sta $0328	                STA BIOS_BUFF_PTR+2
.394954		e6 02		inc $0322	                INC BIOS_LBA                    ; Point to the next sector in the FAT
.394956		d0 02		bne $39495a	                BNE put_second
.394958		e6 04		inc $0324	                INC BIOS_LBA+2
.39495a		22 24 10 00	jsl $001024	put_second      JSL PUTBLOCK                    ; Write the second sector back to the block device
.39495e		2b		pld		done            PLD
.39495f		ab		plb		                PLB
.394960		6b		rtl		                RTL
.394961						DELCLUSTER12
.394961		8b		phb		                PHB
.394962		0b		phd		                PHD
.394963		08		php		                PHP
.394964		48		pha		                PHA             ; begin setdbr macro
.394965		08		php		                PHP
.394966		e2 20		sep #$20	                SEP #$20        ; set A short
.394968		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39496a		48		pha		                PHA
.39496b		ab		plb		                PLB
.39496c		28		plp		                PLP
.39496d		68		pla		                PLA             ; end setdbr macro
.39496e		48		pha		                PHA             ; begin setdp macro
.39496f		08		php		                PHP
.394970		c2 20		rep #$20	                REP #$20        ; set A long
.394972		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394975		5b		tcd		                TCD
.394976		28		plp		                PLP
.394977		68		pla		                PLA             ; end setdp macro
.394978		c2 30		rep #$30	                REP #$30        ; set A&X long
.39497a		22 fb 44 39	jsl $3944fb	                JSL FATFORCLUSTER12
.39497e		8a		txa		                TXA                             ; Check to see if the index is odd or even
.39497f		89 01 00	bit #$0001	                BIT #1
.394982		d0 08		bne $39498c	                BNE is_odd
.394984		bd 00 a5	lda $38a500,x	is_even         LDA DOS_FAT_SECTORS,X           ; Get the two bytes from the FAT
.394987		29 00 f0	and #$f000	                AND #$F000                      ; Mask out the lower 12 bits
.39498a		80 06		bra $394992	                BRA save_update
.39498c		bd 00 a5	lda $38a500,x	is_odd          LDA DOS_FAT_SECTORS,X           ; Get the two bytes from the FAT
.39498f		29 0f 00	and #$000f	                AND #$000F                      ; Mask out the upper 12 bits
.394992		9d 00 a5	sta $38a500,x	save_update     STA DOS_FAT_SECTORS,X           ; And write it back
.394995		22 1a 49 39	jsl $39491a	                JSL WRITEFAT12                  ; Write the two FAT12 sectors back to the drive
.394999		b0 0b		bcs $3949a6	                BCS ret_success
.39499b						ret_failure
.39499b		e2 20		sep #$20	                SEP #$20        ; set A short
.39499d		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.39499f		85 0e		sta $032e	                STA DOS_STATUS
.3949a1		28		plp		                PLP
.3949a2		2b		pld		                PLD
.3949a3		ab		plb		                PLB
.3949a4		18		clc		                CLC
.3949a5		6b		rtl		                RTL
.3949a6						ret_success
.3949a6		e2 20		sep #$20	                SEP #$20        ; set A short
.3949a8		64 0e		stz $032e	                STZ DOS_STATUS
.3949aa		28		plp		                PLP
.3949ab		2b		pld		                PLD
.3949ac		ab		plb		                PLB
.3949ad		38		sec		                SEC
.3949ae		6b		rtl		                RTL
.3949af						DELCLUSTER32
.3949af		8b		phb		                PHB
.3949b0		0b		phd		                PHD
.3949b1		08		php		                PHP
.3949b2		c2 30		rep #$30	                REP #$30        ; set A&X long
.3949b4		48		pha		                PHA             ; begin setdbr macro
.3949b5		08		php		                PHP
.3949b6		e2 20		sep #$20	                SEP #$20        ; set A short
.3949b8		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3949ba		48		pha		                PHA
.3949bb		ab		plb		                PLB
.3949bc		28		plp		                PLP
.3949bd		68		pla		                PLA             ; end setdbr macro
.3949be		48		pha		                PHA             ; begin setdp macro
.3949bf		08		php		                PHP
.3949c0		c2 20		rep #$20	                REP #$20        ; set A long
.3949c2		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3949c5		5b		tcd		                TCD
.3949c6		28		plp		                PLP
.3949c7		68		pla		                PLA             ; end setdp macro
.3949c8		22 63 45 39	jsl $394563	                JSL FATFORCLUSTER32
.3949cc		a9 00 00	lda #$0000	                LDA #0
.3949cf		9d 00 a5	sta $38a500,x	                STA DOS_FAT_SECTORS,X           ; Set the cluster entry to 0
.3949d2		9d 02 a5	sta $38a502,x	                STA DOS_FAT_SECTORS+2,X
.3949d5		22 24 10 00	jsl $001024	                JSL PUTBLOCK                    ; Write the sector back to the block device
.3949d9		b0 0b		bcs $3949e6	                BCS ret_success
.3949db						ret_failure
.3949db		e2 20		sep #$20	                SEP #$20        ; set A short
.3949dd		a9 06		lda #$06	                LDA #DOS_ERR_FAT
.3949df		85 0e		sta $032e	                STA DOS_STATUS
.3949e1		28		plp		                PLP
.3949e2		2b		pld		                PLD
.3949e3		ab		plb		                PLB
.3949e4		18		clc		                CLC
.3949e5		6b		rtl		                RTL
.3949e6						ret_success
.3949e6		e2 20		sep #$20	                SEP #$20        ; set A short
.3949e8		64 0e		stz $032e	                STZ DOS_STATUS
.3949ea		28		plp		                PLP
.3949eb		2b		pld		                PLD
.3949ec		ab		plb		                PLB
.3949ed		38		sec		                SEC
.3949ee		6b		rtl		                RTL
.3949ef						DOS_APPENDCLUS
.3949ef		8b		phb		                PHB
.3949f0		0b		phd		                PHD
.3949f1		08		php		                PHP
.3949f2		48		pha		                PHA             ; begin setdbr macro
.3949f3		08		php		                PHP
.3949f4		e2 20		sep #$20	                SEP #$20        ; set A short
.3949f6		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3949f8		48		pha		                PHA
.3949f9		ab		plb		                PLB
.3949fa		28		plp		                PLP
.3949fb		68		pla		                PLA             ; end setdbr macro
.3949fc		48		pha		                PHA             ; begin setdp macro
.3949fd		08		php		                PHP
.3949fe		c2 20		rep #$20	                REP #$20        ; set A long
.394a00		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394a03		5b		tcd		                TCD
.394a04		28		plp		                PLP
.394a05		68		pla		                PLA             ; end setdp macro
.394a06		c2 30		rep #$30	                REP #$30        ; set A&X long
.394a08		a5 12		lda $0332	                LDA DOS_CLUS_ID+2               ; Save the cluster number for later
.394a0a		48		pha		                PHA
.394a0b		a5 10		lda $0330	                LDA DOS_CLUS_ID
.394a0d		48		pha		                PHA
.394a0e		22 e7 46 39	jsl $3946e7	                JSL DOS_FREECLUS                ; Find a free cluster on the block device
.394a12		b0 09		bcs $394a1d	                BCS save_cluster                ; If we got a cluster, write the data to it
.394a14		68		pla		fail_cleanup    PLA                             ; Restore the cluster of the file
.394a15		85 10		sta $0330	                STA DOS_CLUS_ID
.394a17		68		pla		                PLA
.394a18		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394a1a		82 7d 00	brl $394a9a	                BRL pass_failure                ; Pass the failure back up the chain
.394a1d		a5 10		lda $0330	save_cluster    LDA DOS_CLUS_ID
.394a1f		8d 36 a0	sta $38a036	                STA DOS_NEW_CLUSTER
.394a22		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394a24		8d 38 a0	sta $38a038	                STA DOS_NEW_CLUSTER+2
.394a27		22 f7 41 39	jsl $3941f7	                JSL DOS_PUTCLUSTER              ; Write the data to the free cluster
.394a2b		90 e7		bcc $394a14	                BCC fail_cleanup                ; If failure: clean up stack and pass the failure up
.394a2d		68		pla		                PLA                             ; Restore the cluster of the file
.394a2e		85 10		sta $0330	                STA DOS_CLUS_ID
.394a30		68		pla		                PLA
.394a31		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394a33		22 ce 45 39	jsl $3945ce	walk_loop       JSL NEXTCLUSTER                 ; Try to get the next cluster in the chain
.394a37		b0 fa		bcs $394a33	                BCS walk_loop                   ; If found a cluster, keep walking the chain
.394a39		e2 20		sep #$20	                SEP #$20        ; set A short
.394a3b		af 01 a0 38	lda $38a001	                LDA @l FILE_SYSTEM              ; Get the file system code
.394a3f		c9 00		cmp #$00	                CMP #PART_TYPE_FAT12            ; Is it FAT12?
.394a41		d0 3d		bne $394a80	                BNE fat32                       ; No: assume it's FAT32
.394a43						fat12
.394a43		c2 20		rep #$20	                REP #$20        ; set A long
.394a45		22 88 44 39	jsl $394488	                JSL ENTRYFORCLUS12              ; Make sure we have the right offset for the cluster
.394a49		a5 10		lda $0330	                LDA DOS_CLUS_ID                 ; Check to see if the last cluster ID is even or odd
.394a4b		89 01 00	bit #$0001	                BIT #1
.394a4e		d0 11		bne $394a61	                BNE is_odd
.394a50		ad 36 a0	lda $38a036	is_even         LDA DOS_NEW_CLUSTER             ; Handle the even case (change the lower 12 bits)
.394a53		29 ff 0f	and #$0fff	                AND #$0FFF
.394a56		8d 36 a0	sta $38a036	                STA DOS_NEW_CLUSTER
.394a59		bd 00 a5	lda $38a500,x	                LDA DOS_FAT_SECTORS,X
.394a5c		29 00 f0	and #$f000	                AND #$F000
.394a5f		80 10		bra $394a71	                BRA update_fat12
.394a61		ad 36 a0	lda $38a036	is_odd          LDA DOS_NEW_CLUSTER             ; Handle the odd case (change the upper 12 bits)
.394a64		0a		asl a		                ASL A
.394a65		0a		asl a		                ASL A
.394a66		0a		asl a		                ASL A
.394a67		0a		asl a		                ASL A
.394a68		8d 36 a0	sta $38a036	                STA DOS_NEW_CLUSTER
.394a6b		bd 00 a5	lda $38a500,x	                LDA DOS_FAT_SECTORS,X
.394a6e		29 0f 00	and #$000f	                AND #$000F
.394a71		0d 36 a0	ora $38a036	update_fat12    ORA DOS_NEW_CLUSTER
.394a74		9d 00 a5	sta $38a500,x	                STA DOS_FAT_SECTORS,X
.394a77		22 1a 49 39	jsl $39491a	                JSL WRITEFAT12                  ; Write the two FAT12 sectors back to the drive
.394a7b		b0 22		bcs $394a9f	                BCS ret_success
.394a7d		82 1a 00	brl $394a9a	                BRL pass_failure
.394a80						fat32
.394a80		c2 20		rep #$20	                REP #$20        ; set A long
.394a82		ad 36 a0	lda $38a036	                LDA DOS_NEW_CLUSTER             ; Write the ID of the new cluster to the end of the chain
.394a85		9d 00 a5	sta $38a500,x	                STA DOS_FAT_SECTORS,X
.394a88		ad 38 a0	lda $38a038	                LDA DOS_NEW_CLUSTER+2
.394a8b		9d 02 a5	sta $38a502,x	                STA DOS_FAT_SECTORS+2,X
.394a8e		22 24 10 00	jsl $001024	                JSL PUTBLOCK                    ; Write the FAT sector back (assumes BIOS_LBA and BIOS_BUFF_PTR haven't changed)
.394a92		b0 0b		bcs $394a9f	                BCS ret_success
.394a94		e2 20		sep #$20	                SEP #$20        ; set A short
.394a96		a9 06		lda #$06	                LDA #DOS_ERR_FAT                ; Problem working with the FAT
.394a98		85 0e		sta $032e	                STA DOS_STATUS
.394a9a		28		plp		pass_failure    PLP
.394a9b		2b		pld		                PLD
.394a9c		ab		plb		                PLB
.394a9d		18		clc		                CLC
.394a9e		6b		rtl		                RTL
.394a9f						ret_success
.394a9f		e2 20		sep #$20	                SEP #$20        ; set A short
.394aa1		64 0e		stz $032e	                STZ DOS_STATUS
.394aa3		28		plp		                PLP
.394aa4		2b		pld		                PLD
.394aa5		ab		plb		                PLB
.394aa6		38		sec		                SEC
.394aa7		6b		rtl		                RTL
.394aa8						BCD2BIN
.394aa8		8b		phb		                PHB
.394aa9		0b		phd		                PHD
.394aaa		08		php		                PHP
.394aab		48		pha		                PHA             ; begin setdbr macro
.394aac		08		php		                PHP
.394aad		e2 20		sep #$20	                SEP #$20        ; set A short
.394aaf		a9 00		lda #$00	                LDA #0
.394ab1		48		pha		                PHA
.394ab2		ab		plb		                PLB
.394ab3		28		plp		                PLP
.394ab4		68		pla		                PLA             ; end setdbr macro
.394ab5		48		pha		                PHA             ; begin setdp macro
.394ab6		08		php		                PHP
.394ab7		c2 20		rep #$20	                REP #$20        ; set A long
.394ab9		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394abc		5b		tcd		                TCD
.394abd		28		plp		                PLP
.394abe		68		pla		                PLA             ; end setdp macro
.394abf		c2 30		rep #$30	                REP #$30        ; set A&X long
.394ac1		85 28		sta $0348	                STA DOS_TEMP
.394ac3		29 0f 00	and #$000f	                AND #$000F
.394ac6		85 2a		sta $034a	                STA DOS_TEMP+2
.394ac8		a5 28		lda $0348	                LDA DOS_TEMP
.394aca		4a		lsr a		                LSR A
.394acb		4a		lsr a		                LSR A
.394acc		4a		lsr a		                LSR A
.394acd		4a		lsr a		                LSR A
.394ace		85 28		sta $0348	                STA DOS_TEMP
.394ad0		29 0f 00	and #$000f	                AND #$000F
.394ad3		8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394ad7		a9 0a 00	lda #$000a	                LDA #10
.394ada		8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394ade		af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394ae2		18		clc		                CLC
.394ae3		65 2a		adc $034a	                ADC DOS_TEMP+2
.394ae5		85 2a		sta $034a	                STA DOS_TEMP+2
.394ae7		a5 28		lda $0348	                LDA DOS_TEMP
.394ae9		4a		lsr a		                LSR A
.394aea		4a		lsr a		                LSR A
.394aeb		4a		lsr a		                LSR A
.394aec		4a		lsr a		                LSR A
.394aed		85 28		sta $0348	                STA DOS_TEMP
.394aef		29 0f 00	and #$000f	                AND #$000F
.394af2		8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394af6		a9 64 00	lda #$0064	                LDA #100
.394af9		8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394afd		af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394b01		18		clc		                CLC
.394b02		65 2a		adc $034a	                ADC DOS_TEMP+2
.394b04		85 2a		sta $034a	                STA DOS_TEMP+2
.394b06		a5 28		lda $0348	                LDA DOS_TEMP
.394b08		4a		lsr a		                LSR A
.394b09		4a		lsr a		                LSR A
.394b0a		4a		lsr a		                LSR A
.394b0b		4a		lsr a		                LSR A
.394b0c		29 0f 00	and #$000f	                AND #$000F
.394b0f		8f 00 01 00	sta $000100	                STA @l UNSIGNED_MULT_A_LO
.394b13		a9 e8 03	lda #$03e8	                LDA #1000
.394b16		8f 02 01 00	sta $000102	                STA @l UNSIGNED_MULT_B_LO
.394b1a		af 04 01 00	lda $000104	                LDA @l UNSIGNED_MULT_AL_LO
.394b1e		18		clc		                CLC
.394b1f		65 2a		adc $034a	                ADC DOS_TEMP+2
.394b21		28		plp		                PLP
.394b22		2b		pld		                PLD
.394b23		ab		plb		                PLB
.394b24		6b		rtl		                RTL
.394b25						DOS_RTCCREATE
.394b25		8b		phb		                PHB
.394b26		0b		phd		                PHD
.394b27		08		php		                PHP
.394b28		48		pha		                PHA             ; begin setdbr macro
.394b29		08		php		                PHP
.394b2a		e2 20		sep #$20	                SEP #$20        ; set A short
.394b2c		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394b2e		48		pha		                PHA
.394b2f		ab		plb		                PLB
.394b30		28		plp		                PLP
.394b31		68		pla		                PLA             ; end setdbr macro
.394b32		48		pha		                PHA             ; begin setdp macro
.394b33		08		php		                PHP
.394b34		c2 20		rep #$20	                REP #$20        ; set A long
.394b36		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394b39		5b		tcd		                TCD
.394b3a		28		plp		                PLP
.394b3b		68		pla		                PLA             ; end setdp macro
.394b3c		c2 10		rep #$10	                REP #$10        ; set X long
.394b3e		e2 20		sep #$20	                SEP #$20        ; set A short
.394b40		af 0e 08 af	lda $af080e	                LDA @l RTC_CTRL             ; Turn off the updates to the clock
.394b44		09 08		ora #$08	                ORA #%00001000
.394b46		8f 0e 08 af	sta $af080e	                STA @l RTC_CTRL
.394b4a		af 0f 08 af	lda $af080f	                LDA @l RTC_CENTURY
.394b4e		85 29		sta $0349	                STA DOS_TEMP+1
.394b50		af 0a 08 af	lda $af080a	                LDA @l RTC_YEAR             ; Get the year
.394b54		85 28		sta $0348	                STA DOS_TEMP
.394b56		c2 20		rep #$20	                REP #$20        ; set A long
.394b58		a5 28		lda $0348	                LDA DOS_TEMP
.394b5a		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394b5e		85 28		sta $0348	                STA DOS_TEMP
.394b60		38		sec		                SEC                         ; Year is relative to 1980
.394b61		e9 bc 07	sbc #$07bc	                SBC #1980
.394b64		c2 20		rep #$20	                REP #$20        ; set A long
.394b66		0a		asl a		                ASL A
.394b67		0a		asl a		                ASL A
.394b68		0a		asl a		                ASL A
.394b69		0a		asl a		                ASL A
.394b6a		0a		asl a		                ASL A
.394b6b		0a		asl a		                ASL A
.394b6c		0a		asl a		                ASL A
.394b6d		0a		asl a		                ASL A
.394b6e		0a		asl a		                ASL A
.394b6f		29 00 fe	and #$fe00	                AND #$FE00
.394b72		a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394b75		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394b77		e2 20		sep #$20	                SEP #$20        ; set A short
.394b79		af 09 08 af	lda $af0809	                LDA @l RTC_MONTH            ; Get the month
.394b7d		c2 20		rep #$20	                REP #$20        ; set A long
.394b7f		29 ff 00	and #$00ff	                AND #$00FF
.394b82		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394b86		29 ff 00	and #$00ff	                AND #$00FF                  ; Move the year to bits 15 - 9
.394b89		0a		asl a		                ASL A
.394b8a		0a		asl a		                ASL A
.394b8b		0a		asl a		                ASL A
.394b8c		0a		asl a		                ASL A
.394b8d		0a		asl a		                ASL A
.394b8e		29 e0 01	and #$01e0	                AND #$01E0                  ; Make sure only the month is covered
.394b91		a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394b94		17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394b96		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394b98		e2 20		sep #$20	                SEP #$20        ; set A short
.394b9a		af 06 08 af	lda $af0806	                LDA @l RTC_DAY              ; Get the day
.394b9e		c2 20		rep #$20	                REP #$20        ; set A long
.394ba0		29 ff 00	and #$00ff	                AND #$00FF
.394ba3		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394ba7		29 1f 00	and #$001f	                AND #$001F                  ; Make sure only the day is covered
.394baa		a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE   ; And save it to the creation date field
.394bad		17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394baf		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394bb1		e2 20		sep #$20	                SEP #$20        ; set A short
.394bb3		af 04 08 af	lda $af0804	                LDA @l RTC_HRS              ; Get the hour
.394bb7		29 1f		and #$1f	                AND #$1F                    ; Trim AM/PM bit
.394bb9		c2 20		rep #$20	                REP #$20        ; set A long
.394bbb		29 ff 00	and #$00ff	                AND #$00FF
.394bbe		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394bc2		c2 20		rep #$20	                REP #$20        ; set A long
.394bc4		0a		asl a		                ASL A
.394bc5		0a		asl a		                ASL A
.394bc6		0a		asl a		                ASL A
.394bc7		0a		asl a		                ASL A
.394bc8		0a		asl a		                ASL A
.394bc9		0a		asl a		                ASL A
.394bca		0a		asl a		                ASL A
.394bcb		0a		asl a		                ASL A
.394bcc		0a		asl a		                ASL A
.394bcd		0a		asl a		                ASL A
.394bce		0a		asl a		                ASL A
.394bcf		29 00 f8	and #$f800	                AND #$F800
.394bd2		a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394bd5		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394bd7		e2 20		sep #$20	                SEP #$20        ; set A short
.394bd9		af 02 08 af	lda $af0802	                LDA @l RTC_MIN              ; Get the minute
.394bdd		c2 20		rep #$20	                REP #$20        ; set A long
.394bdf		29 ff 00	and #$00ff	                AND #$00FF
.394be2		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394be6		c2 20		rep #$20	                REP #$20        ; set A long
.394be8		0a		asl a		                ASL A
.394be9		0a		asl a		                ASL A
.394bea		0a		asl a		                ASL A
.394beb		0a		asl a		                ASL A
.394bec		0a		asl a		                ASL A
.394bed		29 e0 07	and #$07e0	                AND #$07E0
.394bf0		a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394bf3		17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394bf5		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394bf7		e2 20		sep #$20	                SEP #$20        ; set A short
.394bf9		af 00 08 af	lda $af0800	                LDA @l RTC_SEC              ; Get the second
.394bfd		c2 20		rep #$20	                REP #$20        ; set A long
.394bff		29 ff 00	and #$00ff	                AND #$00FF
.394c02		22 a8 4a 39	jsl $394aa8	                JSL BCD2BIN                 ; Convert it to binary
.394c06		c2 20		rep #$20	                REP #$20        ; set A long
.394c08		29 1f 00	and #$001f	                AND #$001F
.394c0b		a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME   ; And save it to the creation time field
.394c0e		17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394c10		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394c12		af 0e 08 af	lda $af080e	                LDA @l RTC_CTRL             ; Turn on the updates again
.394c16		29 f7 00	and #$00f7	                AND #%11110111
.394c19		8f 0e 08 af	sta $af080e	                STA @l RTC_CTRL
.394c1d		28		plp		                PLP
.394c1e		2b		pld		                PLD
.394c1f		ab		plb		                PLB
.394c20		6b		rtl		                RTL
.394c21						DOS_CREATE
.394c21		8b		phb		                PHB
.394c22		0b		phd		                PHD
.394c23		08		php		                PHP
.394c24		48		pha		                PHA             ; begin setdbr macro
.394c25		08		php		                PHP
.394c26		e2 20		sep #$20	                SEP #$20        ; set A short
.394c28		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394c2a		48		pha		                PHA
.394c2b		ab		plb		                PLB
.394c2c		28		plp		                PLP
.394c2d		68		pla		                PLA             ; end setdbr macro
.394c2e		48		pha		                PHA             ; begin setdp macro
.394c2f		08		php		                PHP
.394c30		c2 20		rep #$20	                REP #$20        ; set A long
.394c32		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394c35		5b		tcd		                TCD
.394c36		28		plp		                PLP
.394c37		68		pla		                PLA             ; end setdp macro
.394c38		c2 30		rep #$30	                REP #$30        ; set A&X long
.394c3a		a0 02 00	ldy #$0002	                LDY #FILEDESC.PATH              ; DOS_TEMP := DOS_FD_PTR->PATH
.394c3d		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394c3f		85 28		sta $0348	                STA DOS_TEMP
.394c41		c8		iny		                INY
.394c42		c8		iny		                INY
.394c43		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394c45		85 2a		sta $034a	                STA DOS_TEMP+2
.394c47		e2 20		sep #$20	                SEP #$20        ; set A short
.394c49		a0 00 00	ldy #$0000	                LDY #0
.394c4c		a2 00 00	ldx #$0000	                LDX #0
.394c4f		b7 28		lda [$0348],y	path_loop       LDA [DOS_TEMP],Y                ; Get a byte of the path
.394c51		95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X             ; ... save it to the path buffer
.394c53		f0 04		beq $394c59	                BEQ find_file                   ; If it's NULL, we're done
.394c55		e8		inx		                INX
.394c56		c8		iny		                INY
.394c57		80 f6		bra $394c4f	                BRA path_loop
.394c59		22 08 43 39	jsl $394308	find_file       JSL DOS_PARSE_PATH
.394c5d		22 a0 43 39	jsl $3943a0	                JSL DOS_FINDFILE
.394c61		90 07		bcc $394c6a	                BCC set_device
.394c63		e2 20		sep #$20	                SEP #$20        ; set A short
.394c65		a9 0b		lda #$0b	                LDA #DOS_ERR_FILEEXISTS
.394c67		82 d2 00	brl $394d3c	                BRL ret_failure
.394c6a						set_device
.394c6a		e2 20		sep #$20	                SEP #$20        ; set A short
.394c6c		a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Set the device in the file descriptor
.394c6f		a5 01		lda $0321	                LDA BIOS_DEV
.394c71		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394c73						validate_name
.394c73		22 e7 46 39	jsl $3946e7	                JSL DOS_FREECLUS
.394c77		b0 03		bcs $394c7c	                BCS save_data
.394c79		82 c4 00	brl $394d40	                BRL pass_failure
.394c7c						save_data
.394c7c		c2 20		rep #$20	                REP #$20        ; set A long
.394c7e		a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER
.394c81		a5 10		lda $0330	                LDA DOS_CLUS_ID             ; DOS_FD_PTR->FIRST_CLUSTER := DOS_CLUS_ID
.394c83		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394c85		c8		iny		                INY
.394c86		c8		iny		                INY
.394c87		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394c89		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394c8b		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER        ; DOS_BUFF_PTR := DOS_FD_PTR->BUFFER
.394c8e		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394c90		85 1c		sta $033c	                STA DOS_BUFF_PTR
.394c92		c8		iny		                INY
.394c93		c8		iny		                INY
.394c94		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394c96		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394c98		22 f7 41 39	jsl $3941f7	                JSL DOS_PUTCLUSTER
.394c9c		b0 00		bcs $394c9e	                BCS find_dir
.394c9e						find_dir
.394c9e		c2 20		rep #$20	                REP #$20        ; set A long
.394ca0		22 32 3d 39	jsl $393d32	                JSL DOS_DIRFINDFREE
.394ca4		b0 1a		bcs $394cc0	                BCS set_entry
.394ca6		c2 20		rep #$20	                REP #$20        ; set A long
.394ca8		a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; Failed to get the directory entry...
.394cab		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y              ; DOS_CLUS_ID := DOS_FD_PTR->FIRST_CLUSTER
.394cad		85 10		sta $0330	                STA DOS_CLUS_ID
.394caf		c8		iny		                INY
.394cb0		c8		iny		                INY
.394cb1		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394cb3		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394cb5		22 af 49 39	jsl $3949af	                JSL DELCLUSTER32                ; Delete the cluster
.394cb9		e2 20		sep #$20	                SEP #$20        ; set A short
.394cbb		a9 08		lda #$08	                LDA #DOS_ERR_NODIR              ; Return that we couldn't read the directory
.394cbd		82 7c 00	brl $394d3c	                BRL ret_failure
.394cc0						set_entry
.394cc0		e2 20		sep #$20	                SEP #$20        ; set A short
.394cc2		a0 00 00	ldy #$0000	                LDY #0
.394cc5		a9 00		lda #$00	                LDA #0                          ; NULL
.394cc7		97 18		sta [$0338],y	copy_dir_loop   STA [DOS_DIR_PTR],Y             ; Save it to the directory cluster
.394cc9		c8		iny		                INY
.394cca		c0 20 00	cpy #$0020	                CPY #SIZE(DIRENTRY)
.394ccd		d0 f8		bne $394cc7	                BNE copy_dir_loop
.394ccf		a0 00 00	ldy #$0000	                LDY #0
.394cd2		b9 3a a0	lda $38a03a,y	name_loop       LDA DOS_SHORT_NAME,Y            ; Copy the name over
.394cd5		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394cd7		c8		iny		                INY
.394cd8		c0 0b 00	cpy #$000b	                CPY #11
.394cdb		d0 f5		bne $394cd2	                BNE name_loop
.394cdd		c2 20		rep #$20	                REP #$20        ; set A long
.394cdf		a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; DOS_DIR_PTR->CLUSTER_L := DOS_FD_PTR->FIRST_CLUSTER[15..0]
.394ce2		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394ce4		a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L
.394ce7		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394ce9		a0 0c 00	ldy #$000c	                LDY #FILEDESC.FIRST_CLUSTER+2   ; DOS_DIR_PTR->CLUSTER_H := DOS_FD_PTR->FIRST_CLUSTER[31..16]
.394cec		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394cee		a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.394cf1		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394cf3		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE              ; DOS_DIR_PTR->SIZE := DOS_FD_PTR->SIZE
.394cf6		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394cf8		a0 1c 00	ldy #$001c	                LDY #DIRENTRY.SIZE
.394cfb		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394cfd		a0 14 00	ldy #$0014	                LDY #FILEDESC.SIZE+2
.394d00		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394d02		a0 1e 00	ldy #$001e	                LDY #DIRENTRY.SIZE+2
.394d05		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394d07		a9 00 00	lda #$0000	                LDA #0                          ; Force create date-time to 0
.394d0a		a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE       ; TODO: restore the RTC integration when that is working better.
.394d0d		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394d0f		a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME
.394d12		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394d14		a0 16 00	ldy #$0016	                LDY #FILEDESC.CREATE_DATE       ; DOS_DIR_PTR->CREATE_DATE := DOS_FD_PTR->CREATE_DATE
.394d17		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394d19		a0 10 00	ldy #$0010	                LDY #DIRENTRY.CREATE_DATE
.394d1c		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394d1e		a0 18 00	ldy #$0018	                LDY #DIRENTRY.MODIFIED_DATE     ; And DOS_DIR_PTR->MODIFIED_DATE
.394d21		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394d23		a0 18 00	ldy #$0018	                LDY #FILEDESC.CREATE_TIME       ; DOS_DIR_PTR->CREATE_TIME := DOS_FD_PTR->CREATE_TIME
.394d26		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394d28		a0 0e 00	ldy #$000e	                LDY #DIRENTRY.CREATE_TIME
.394d2b		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394d2d		a0 16 00	ldy #$0016	                LDY #DIRENTRY.MODIFIED_TIME     ; And DOS_DIR_PTR->MODIFIED_TIME
.394d30		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.394d32		c2 20		rep #$20	                REP #$20        ; set A long
.394d34		22 f0 3d 39	jsl $393df0	                JSL DOS_DIRWRITE
.394d38		b0 0b		bcs $394d45	                BCS ret_success
.394d3a		80 04		bra $394d40	                BRA pass_failure
.394d3c						ret_failure
.394d3c		e2 20		sep #$20	                SEP #$20        ; set A short
.394d3e		85 0e		sta $032e	                STA DOS_STATUS
.394d40		28		plp		pass_failure    PLP
.394d41		2b		pld		                PLD
.394d42		ab		plb		                PLB
.394d43		18		clc		                CLC
.394d44		6b		rtl		                RTL
.394d45						ret_success
.394d45		e2 20		sep #$20	                SEP #$20        ; set A short
.394d47		64 0e		stz $032e	                STZ DOS_STATUS
.394d49		28		plp		                PLP
.394d4a		2b		pld		                PLD
.394d4b		ab		plb		                PLB
.394d4c		38		sec		                SEC
.394d4d		6b		rtl		                RTL
.394d4e						DOS_COPYPATH
.394d4e		da		phx		                PHX
.394d4f		5a		phy		                PHY
.394d50		8b		phb		                PHB
.394d51		0b		phd		                PHD
.394d52		08		php		                PHP
.394d53		48		pha		                PHA             ; begin setdbr macro
.394d54		08		php		                PHP
.394d55		e2 20		sep #$20	                SEP #$20        ; set A short
.394d57		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394d59		48		pha		                PHA
.394d5a		ab		plb		                PLB
.394d5b		28		plp		                PLP
.394d5c		68		pla		                PLA             ; end setdbr macro
.394d5d		48		pha		                PHA             ; begin setdp macro
.394d5e		08		php		                PHP
.394d5f		c2 20		rep #$20	                REP #$20        ; set A long
.394d61		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394d64		5b		tcd		                TCD
.394d65		28		plp		                PLP
.394d66		68		pla		                PLA             ; end setdp macro
.394d67		c2 30		rep #$30	                REP #$30        ; set A&X long
.394d69		a9 00 00	lda #$0000	                LDA #0                  ; Set the DOS_PATH_BUFF to all zeros
.394d6c		a2 00 00	ldx #$0000	                LDX #0
.394d6f		95 e0		sta $0400,x	clr_loop        STA DOS_PATH_BUFF,X
.394d71		e8		inx		                INX
.394d72		e8		inx		                INX
.394d73		e0 00 01	cpx #$0100	                CPX #256
.394d76		d0 f7		bne $394d6f	                BNE clr_loop
.394d78		a5 20		lda $0340	                LDA DOS_FD_PTR          ; Is the DOS_FD_PTR null?
.394d7a		d0 04		bne $394d80	                BNE get_path            ; No: attempt to fetch the path
.394d7c		a5 22		lda $0342	                LDA DOS_FD_PTR+2
.394d7e		f0 27		beq $394da7	                BEQ done                ; Yes: return an empty buffer
.394d80		a0 02 00	ldy #$0002	get_path        LDY #FILEDESC.PATH      ; Get the path buffer
.394d83		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394d85		85 28		sta $0348	                STA DOS_TEMP
.394d87		c8		iny		                INY
.394d88		c8		iny		                INY
.394d89		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394d8b		85 2a		sta $034a	                STA DOS_TEMP+2
.394d8d		a5 28		lda $0348	                LDA DOS_TEMP            ; Is the path pointer NULL?
.394d8f		d0 04		bne $394d95	                BNE start_copy          ; No: start copying it
.394d91		a5 2a		lda $034a	                LDA DOS_TEMP+2
.394d93		f0 12		beq $394da7	                BEQ done                ; Yes: return an empty buffer
.394d95						start_copy
.394d95		e2 20		sep #$20	                SEP #$20        ; set A short
.394d97		a2 00 00	ldx #$0000	                LDX #0
.394d9a		a0 00 00	ldy #$0000	                LDY #0
.394d9d		b7 28		lda [$0348],y	loop            LDA [DOS_TEMP],Y
.394d9f		95 e0		sta $0400,x	                STA DOS_PATH_BUFF,X
.394da1		f0 04		beq $394da7	                BEQ done
.394da3		e8		inx		                INX
.394da4		c8		iny		                INY
.394da5		d0 f6		bne $394d9d	                BNE loop
.394da7		28		plp		done            PLP
.394da8		2b		pld		                PLD
.394da9		ab		plb		                PLB
.394daa		7a		ply		                PLY
.394dab		fa		plx		                PLX
.394dac		6b		rtl		                RTL

;******  Return to file: src\sdos.asm

.394dad						DOS_TEST
.394dad		8b		phb		                PHB
.394dae		0b		phd		                PHD
.394daf		08		php		                PHP
.394db0		48		pha		                PHA             ; begin setdbr macro
.394db1		08		php		                PHP
.394db2		e2 20		sep #$20	                SEP #$20        ; set A short
.394db4		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394db6		48		pha		                PHA
.394db7		ab		plb		                PLB
.394db8		28		plp		                PLP
.394db9		68		pla		                PLA             ; end setdbr macro
.394dba		48		pha		                PHA             ; begin setdp macro
.394dbb		08		php		                PHP
.394dbc		c2 20		rep #$20	                REP #$20        ; set A long
.394dbe		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394dc1		5b		tcd		                TCD
.394dc2		28		plp		                PLP
.394dc3		68		pla		                PLA             ; end setdp macro
.394dc4		c2 30		rep #$30	                REP #$30        ; set A&X long
.394dc6		a9 ec 4d	lda #$4dec	                LDA #<>src_file
.394dc9		8f 64 03 00	sta $000364	                STA @l DOS_STR1_PTR
.394dcd		a9 39 00	lda #$0039	                LDA #`src_file
.394dd0		8f 66 03 00	sta $000366	                STA @l DOS_STR1_PTR+2
.394dd4		a9 f9 4d	lda #$4df9	                LDA #<>dst_file
.394dd7		8f 68 03 00	sta $000368	                STA @l DOS_STR2_PTR
.394ddb		a9 39 00	lda #$0039	                LDA #`dst_file
.394dde		8f 6a 03 00	sta $00036a	                STA @l DOS_STR2_PTR+2
.394de2		22 1e 56 39	jsl $39561e	                JSL IF_COPY
.394de6		b0 00		bcs $394de8	                BCS done
.394de8		28		plp		done            PLP
.394de9		2b		pld		                PLD
.394dea		ab		plb		                PLB
.394deb		6b		rtl		                RTL
>394dec		40 73 3a 68 65 6c 6c 6f		src_file        .null "@s:hello.bas"
>394df4		2e 62 61 73 00
>394df9		40 73 3a 68 65 6c 6c 6f		dst_file        .null "@s:hello2.bas"
>394e01		32 2e 62 61 73 00
.394e07						IF_OPEN
.394e07		da		phx		                PHX
.394e08		5a		phy		                PHY
.394e09		0b		phd		                PHD
.394e0a		8b		phb		                PHB
.394e0b		08		php		                PHP
.394e0c		48		pha		                PHA             ; begin setdbr macro
.394e0d		08		php		                PHP
.394e0e		e2 20		sep #$20	                SEP #$20        ; set A short
.394e10		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394e12		48		pha		                PHA
.394e13		ab		plb		                PLB
.394e14		28		plp		                PLP
.394e15		68		pla		                PLA             ; end setdbr macro
.394e16		48		pha		                PHA             ; begin setdp macro
.394e17		08		php		                PHP
.394e18		c2 20		rep #$20	                REP #$20        ; set A long
.394e1a		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394e1d		5b		tcd		                TCD
.394e1e		28		plp		                PLP
.394e1f		68		pla		                PLA             ; end setdp macro
.394e20		e2 20		sep #$20	                SEP #$20        ; set A short
.394e22		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Get the status to make sure a open is ok
.394e25		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394e27		89 20		bit #$20	                BIT #FD_STAT_OPEN
.394e29		f0 05		beq $394e30	                BEQ ok_to_open
.394e2b		a9 0f		lda #$0f	                LDA #DOS_ERR_OPEN               ; If already open: throw an error
.394e2d		82 87 06	brl $3954b7	                BRL IF_FAILURE
.394e30		22 4e 4d 39	jsl $394d4e	ok_to_open      JSL DOS_COPYPATH                ; Copy the path to the path buffer
.394e34		22 a0 43 39	jsl $3943a0	                JSL DOS_FINDFILE                ; Attempt to find the file
.394e38		b0 03		bcs $394e3d	                BCS is_found                    ; If OK: we found the file
.394e3a		82 7e 06	brl $3954bb	                BRL IF_PASSFAILURE              ; Otherwise: pass the failure up the chain
.394e3d						is_found
.394e3d		e2 20		sep #$20	                SEP #$20        ; set A short
.394e3f		a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Set the device in the file descriptor
.394e42		a5 01		lda $0321	                LDA BIOS_DEV
.394e44		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e46		c2 20		rep #$20	                REP #$20        ; set A long
.394e48		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Set the buffer point to the one provided in the file
.394e4b		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394e4d		85 1c		sta $033c	                STA DOS_BUFF_PTR
.394e4f		c8		iny		                INY
.394e50		c8		iny		                INY
.394e51		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394e53		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394e55		22 ba 41 39	jsl $3941ba	                JSL DOS_GETCLUSTER              ; Attempt to load the cluster
.394e59		b0 03		bcs $394e5e	                BCS read_cluster
.394e5b		82 5d 06	brl $3954bb	                BRL IF_PASSFAILURE
.394e5e		a0 0a 00	ldy #$000a	read_cluster    LDY #FILEDESC.FIRST_CLUSTER     ; Set the first cluster in the file descriptor
.394e61		a5 10		lda $0330	                LDA DOS_CLUS_ID
.394e63		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e65		c8		iny		                INY
.394e66		c8		iny		                INY
.394e67		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394e69		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e6b		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Set the current cluster in the file descriptor
.394e6e		a5 10		lda $0330	                LDA DOS_CLUS_ID
.394e70		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e72		c8		iny		                INY
.394e73		c8		iny		                INY
.394e74		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394e76		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e78		a0 1c 00	ldy #$001c	                LDY #DIRENTRY.SIZE              ; Copy the filesize from the directory entry to the file descriptor
.394e7b		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.394e7d		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE
.394e80		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e82		a0 1e 00	ldy #$001e	                LDY #DIRENTRY.SIZE+2
.394e85		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.394e87		a0 14 00	ldy #$0014	                LDY #FILEDESC.SIZE+2
.394e8a		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e8c		e2 20		sep #$20	                SEP #$20        ; set A short
.394e8e		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Mark file as open and readable
.394e91		a9 21		lda #$21	                LDA #FD_STAT_OPEN | FD_STAT_READ
.394e93		17 20		ora [$0340],y	                ORA [DOS_FD_PTR],Y
.394e95		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394e97		82 28 06	brl $3954c2	                BRL IF_SUCCESS
.394e9a						IF_CREATE
.394e9a		da		phx		                PHX
.394e9b		5a		phy		                PHY
.394e9c		0b		phd		                PHD
.394e9d		8b		phb		                PHB
.394e9e		08		php		                PHP
.394e9f		48		pha		                PHA             ; begin setdbr macro
.394ea0		08		php		                PHP
.394ea1		e2 20		sep #$20	                SEP #$20        ; set A short
.394ea3		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394ea5		48		pha		                PHA
.394ea6		ab		plb		                PLB
.394ea7		28		plp		                PLP
.394ea8		68		pla		                PLA             ; end setdbr macro
.394ea9		48		pha		                PHA             ; begin setdp macro
.394eaa		08		php		                PHP
.394eab		c2 20		rep #$20	                REP #$20        ; set A long
.394ead		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394eb0		5b		tcd		                TCD
.394eb1		28		plp		                PLP
.394eb2		68		pla		                PLA             ; end setdp macro
.394eb3		22 21 4c 39	jsl $394c21	                JSL DOS_CREATE                  ; Attempt to create the file
.394eb7		90 18		bcc $394ed1	                BCC pass_failure                ; If it fails: pass the failure up the chain
.394eb9		c2 30		rep #$30	                REP #$30        ; set A&X long
.394ebb		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Sets the current cluster to 0 to make sure the next write appends
.394ebe		a9 00 00	lda #$0000	                LDA #0
.394ec1		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394ec3		c8		iny		                INY
.394ec4		c8		iny		                INY
.394ec5		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394ec7		e2 20		sep #$20	                SEP #$20        ; set A short
.394ec9		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS
.394ecc		a9 22		lda #$22	                LDA #FD_STAT_OPEN | FD_STAT_WRITE   ; Set the file to open and APPEND only
.394ece		82 f1 05	brl $3954c2	                BRL IF_SUCCESS
.394ed1		82 e3 05	brl $3954b7	pass_failure    BRL IF_FAILURE
.394ed4						IF_CLOSE
.394ed4		da		phx		                PHX
.394ed5		5a		phy		                PHY
.394ed6		0b		phd		                PHD
.394ed7		8b		phb		                PHB
.394ed8		08		php		                PHP
.394ed9		48		pha		                PHA             ; begin setdbr macro
.394eda		08		php		                PHP
.394edb		e2 20		sep #$20	                SEP #$20        ; set A short
.394edd		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394edf		48		pha		                PHA
.394ee0		ab		plb		                PLB
.394ee1		28		plp		                PLP
.394ee2		68		pla		                PLA             ; end setdbr macro
.394ee3		48		pha		                PHA             ; begin setdp macro
.394ee4		08		php		                PHP
.394ee5		c2 20		rep #$20	                REP #$20        ; set A long
.394ee7		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394eea		5b		tcd		                TCD
.394eeb		28		plp		                PLP
.394eec		68		pla		                PLA             ; end setdp macro
.394eed		e2 20		sep #$20	                SEP #$20        ; set A short
.394eef		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS            ; Check to see if we were writing the file
.394ef2		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394ef4		89 02		bit #$02	                BIT #FD_STAT_WRITE
.394ef6		f0 09		beq $394f01	                BEQ set_flag                    ; No, just mark it closed
.394ef8		22 6d 4f 39	jsl $394f6d	                JSL IF_WRITE                    ; Attempt to write the cluster
.394efc		b0 03		bcs $394f01	                BCS set_flag
.394efe		82 ba 05	brl $3954bb	                BRL IF_PASSFAILURE              ; If there was a problem, pass it up the chain
.394f01		22 bc 55 39	jsl $3955bc	set_flag        JSL IF_FREEFD                   ; Free the file descriptor as well
.394f05		82 ba 05	brl $3954c2	                BRL IF_SUCCESS
.394f08						IF_READ
.394f08		da		phx		                PHX
.394f09		5a		phy		                PHY
.394f0a		0b		phd		                PHD
.394f0b		8b		phb		                PHB
.394f0c		08		php		                PHP
.394f0d		48		pha		                PHA             ; begin setdbr macro
.394f0e		08		php		                PHP
.394f0f		e2 20		sep #$20	                SEP #$20        ; set A short
.394f11		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394f13		48		pha		                PHA
.394f14		ab		plb		                PLB
.394f15		28		plp		                PLP
.394f16		68		pla		                PLA             ; end setdbr macro
.394f17		48		pha		                PHA             ; begin setdp macro
.394f18		08		php		                PHP
.394f19		c2 20		rep #$20	                REP #$20        ; set A long
.394f1b		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394f1e		5b		tcd		                TCD
.394f1f		28		plp		                PLP
.394f20		68		pla		                PLA             ; end setdp macro
.394f21		c2 10		rep #$10	                REP #$10        ; set X long
.394f23		e2 20		sep #$20	                SEP #$20        ; set A short
.394f25						get_dev
.394f25		e2 20		sep #$20	                SEP #$20        ; set A short
.394f27		a0 01 00	ldy #$0001	                LDY #FILEDESC.DEV               ; Get the device number from the file descriptor
.394f2a		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f2c		85 01		sta $0321	                STA BIOS_DEV
.394f2e		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT                   ; Make sure the device is mounted (if needed)
.394f32		c2 20		rep #$20	                REP #$20        ; set A long
.394f34		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Get the file's current cluster
.394f37		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f39		85 10		sta $0330	                STA DOS_CLUS_ID
.394f3b		c8		iny		                INY
.394f3c		c8		iny		                INY
.394f3d		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f3f		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394f41		22 ce 45 39	jsl $3945ce	                JSL NEXTCLUSTER                 ; Find the next cluster of the file
.394f45		90 13		bcc $394f5a	                BCC pass_failure                ; If not OK: pass the failure up the chain
.394f47		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Get the pointer to the file's cluster buffer
.394f4a		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f4c		85 1c		sta $033c	                STA DOS_BUFF_PTR
.394f4e		c8		iny		                INY
.394f4f		c8		iny		                INY
.394f50		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f52		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394f54		22 ba 41 39	jsl $3941ba	                JSL DOS_GETCLUSTER              ; Get the cluster
.394f58		b0 03		bcs $394f5d	                BCS ret_success                 ; If ok: return success
.394f5a						pass_failure
.394f5a		82 5e 05	brl $3954bb	                BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.394f5d		a0 06 00	ldy #$0006	ret_success     LDY #FILEDESC.CLUSTER           ; Save the new cluster as the file's current cluster
.394f60		a5 10		lda $0330	                LDA DOS_CLUS_ID
.394f62		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394f64		c8		iny		                INY
.394f65		c8		iny		                INY
.394f66		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.394f68		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.394f6a		82 55 05	brl $3954c2	                BRL IF_SUCCESS
.394f6d						IF_WRITE
.394f6d		da		phx		                PHX
.394f6e		5a		phy		                PHY
.394f6f		0b		phd		                PHD
.394f70		8b		phb		                PHB
.394f71		08		php		                PHP
.394f72		48		pha		                PHA             ; begin setdbr macro
.394f73		08		php		                PHP
.394f74		e2 20		sep #$20	                SEP #$20        ; set A short
.394f76		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394f78		48		pha		                PHA
.394f79		ab		plb		                PLB
.394f7a		28		plp		                PLP
.394f7b		68		pla		                PLA             ; end setdbr macro
.394f7c		48		pha		                PHA             ; begin setdp macro
.394f7d		08		php		                PHP
.394f7e		c2 20		rep #$20	                REP #$20        ; set A long
.394f80		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394f83		5b		tcd		                TCD
.394f84		28		plp		                PLP
.394f85		68		pla		                PLA             ; end setdp macro
.394f86		c2 10		rep #$10	                REP #$10        ; set X long
.394f88		e2 20		sep #$20	                SEP #$20        ; set A short
.394f8a		a0 01 00	ldy #$0001	get_dev         LDY #FILEDESC.DEV               ; Get the device number from the file descriptor
.394f8d		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f8f		85 01		sta $0321	                STA BIOS_DEV
.394f91		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT                   ; Make sure the device is mounted (if needed)
.394f95		c2 20		rep #$20	                REP #$20        ; set A long
.394f97		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER            ; Get the pointer to the file's cluster buffer
.394f9a		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394f9c		85 1c		sta $033c	                STA DOS_BUFF_PTR
.394f9e		c8		iny		                INY
.394f9f		c8		iny		                INY
.394fa0		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394fa2		85 1e		sta $033e	                STA DOS_BUFF_PTR+2
.394fa4		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; Get the file's current cluster
.394fa7		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394fa9		85 10		sta $0330	                STA DOS_CLUS_ID
.394fab		c8		iny		                INY
.394fac		c8		iny		                INY
.394fad		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394faf		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394fb1		d0 1a		bne $394fcd	                BNE rewrite_cluster             ; If the cluster ID <> 0, overwrite it
.394fb3		a5 10		lda $0330	                LDA DOS_CLUS_ID
.394fb5		d0 16		bne $394fcd	                BNE rewrite_cluster
.394fb7		a0 0a 00	ldy #$000a	                LDY #FILEDESC.FIRST_CLUSTER     ; Get the file's first cluster
.394fba		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394fbc		85 10		sta $0330	                STA DOS_CLUS_ID
.394fbe		c8		iny		                INY
.394fbf		c8		iny		                INY
.394fc0		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.394fc2		85 12		sta $0332	                STA DOS_CLUS_ID+2
.394fc4		22 ef 49 39	jsl $3949ef	                JSL DOS_APPENDCLUS              ; Append the cluster
.394fc8		b0 0c		bcs $394fd6	                BCS ret_success                 ; If OK: return success
.394fca		82 ee 04	brl $3954bb	                BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.394fcd		22 f7 41 39	jsl $3941f7	rewrite_cluster JSL DOS_PUTCLUSTER              ; Over-write the cluster
.394fd1		b0 03		bcs $394fd6	                BCS ret_success                 ; If ok: return success
.394fd3		82 e5 04	brl $3954bb	pass_failure    BRL IF_PASSFAILURE              ; Otherwise: bubble up the failure
.394fd6		82 e9 04	brl $3954c2	ret_success     BRL IF_SUCCESS
.394fd9						IF_DIROPEN
.394fd9		da		phx		                PHX
.394fda		5a		phy		                PHY
.394fdb		0b		phd		                PHD
.394fdc		8b		phb		                PHB
.394fdd		08		php		                PHP
.394fde		48		pha		                PHA             ; begin setdbr macro
.394fdf		08		php		                PHP
.394fe0		e2 20		sep #$20	                SEP #$20        ; set A short
.394fe2		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.394fe4		48		pha		                PHA
.394fe5		ab		plb		                PLB
.394fe6		28		plp		                PLP
.394fe7		68		pla		                PLA             ; end setdbr macro
.394fe8		48		pha		                PHA             ; begin setdp macro
.394fe9		08		php		                PHP
.394fea		c2 20		rep #$20	                REP #$20        ; set A long
.394fec		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.394fef		5b		tcd		                TCD
.394ff0		28		plp		                PLP
.394ff1		68		pla		                PLA             ; end setdp macro
.394ff2		c2 30		rep #$30	                REP #$30        ; set A&X long
.394ff4		22 4e 4d 39	jsl $394d4e	                JSL DOS_COPYPATH            ; Copy the path from the file descriptor to the path buffer
.394ff8		22 08 43 39	jsl $394308	                JSL DOS_PARSE_PATH          ; Parse the path
.394ffc		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT               ; Make sure we've mounted the SDC.
.395000		b0 03		bcs $395005	                BCS get_root_dir            ; If successful: get the root directory
.395002		82 b6 04	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass the error up the chain
.395005						get_root_dir
.395005		c2 30		rep #$30	                REP #$30        ; set A&X long
.395007		22 d7 3b 39	jsl $393bd7	                JSL DOS_DIROPEN
.39500b		b0 03		bcs $395010	                BCS success
.39500d		82 ab 04	brl $3954bb	                BRL IF_PASSFAILURE
.395010		82 af 04	brl $3954c2	success         BRL IF_SUCCESS
.395013						IF_DIRNEXT
.395013		5c 71 3c 39	jmp $393c71	                JML DOS_DIRNEXT
.395017						IF_DELETE
.395017		da		phx		                PHX
.395018		5a		phy		                PHY
.395019		0b		phd		                PHD
.39501a		8b		phb		                PHB
.39501b		08		php		                PHP
.39501c		48		pha		                PHA             ; begin setdbr macro
.39501d		08		php		                PHP
.39501e		e2 20		sep #$20	                SEP #$20        ; set A short
.395020		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395022		48		pha		                PHA
.395023		ab		plb		                PLB
.395024		28		plp		                PLP
.395025		68		pla		                PLA             ; end setdbr macro
.395026		48		pha		                PHA             ; begin setdp macro
.395027		08		php		                PHP
.395028		c2 20		rep #$20	                REP #$20        ; set A long
.39502a		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39502d		5b		tcd		                TCD
.39502e		28		plp		                PLP
.39502f		68		pla		                PLA             ; end setdp macro
.395030		c2 30		rep #$30	                REP #$30        ; set A&X long
.395032		22 a0 43 39	jsl $3943a0	                JSL DOS_FINDFILE
.395036		b0 03		bcs $39503b	                BCS get_first_clus
.395038		82 80 04	brl $3954bb	                BRL IF_PASSFAILURE
.39503b						get_first_clus
.39503b		a0 1a 00	ldy #$001a	                LDY #DIRENTRY.CLUSTER_L
.39503e		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.395040		85 10		sta $0330	                STA DOS_CLUS_ID
.395042		a0 14 00	ldy #$0014	                LDY #DIRENTRY.CLUSTER_H
.395045		b7 18		lda [$0338],y	                LDA [DOS_DIR_PTR],Y
.395047		85 12		sta $0332	                STA DOS_CLUS_ID+2
.395049		a5 10		lda $0330	                LDA DOS_CLUS_ID
.39504b		8d 2a a0	sta $38a02a	                STA DOS_CURR_CLUS
.39504e		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.395050		8d 2c a0	sta $38a02c	                STA DOS_CURR_CLUS+2
.395053		22 ce 45 39	jsl $3945ce	del_loop        JSL NEXTCLUSTER
.395057		90 2f		bcc $395088	                BCC del_one
.395059		a5 10		lda $0330	                LDA DOS_CLUS_ID
.39505b		8d 2e a0	sta $38a02e	                STA DOS_NEXT_CLUS
.39505e		a5 12		lda $0332	                LDA DOS_CLUS_ID+2
.395060		8d 30 a0	sta $38a030	                STA DOS_NEXT_CLUS+2
.395063		ad 2a a0	lda $38a02a	                LDA DOS_CURR_CLUS
.395066		85 10		sta $0330	                STA DOS_CLUS_ID
.395068		ad 2c a0	lda $38a02c	                LDA DOS_CURR_CLUS+2
.39506b		85 12		sta $0332	                STA DOS_CLUS_ID+2
.39506d		22 af 49 39	jsl $3949af	                JSL DELCLUSTER32
.395071		b0 03		bcs $395076	                BCS go_next
.395073		82 45 04	brl $3954bb	                BRL IF_PASSFAILURE
.395076						go_next
.395076		ad 2e a0	lda $38a02e	                LDA DOS_NEXT_CLUS
.395079		85 10		sta $0330	                STA DOS_CLUS_ID
.39507b		8d 2a a0	sta $38a02a	                STA DOS_CURR_CLUS
.39507e		ad 30 a0	lda $38a030	                LDA DOS_NEXT_CLUS+2
.395081		85 12		sta $0332	                STA DOS_CLUS_ID+2
.395083		8d 2c a0	sta $38a02c	                STA DOS_CURR_CLUS+2
.395086		80 cb		bra $395053	                BRA del_loop
.395088						del_one
.395088		ad 2a a0	lda $38a02a	                LDA DOS_CURR_CLUS
.39508b		85 10		sta $0330	                STA DOS_CLUS_ID
.39508d		ad 2c a0	lda $38a02c	                LDA DOS_CURR_CLUS+2
.395090		85 12		sta $0332	                STA DOS_CLUS_ID+2
.395092		22 09 49 39	jsl $394909	                JSL DELCLUSTER
.395096		b0 03		bcs $39509b	                BCS free_dir_entry
.395098		82 20 04	brl $3954bb	                BRL IF_PASSFAILURE
.39509b						free_dir_entry
.39509b		e2 20		sep #$20	                SEP #$20        ; set A short
.39509d		a0 00 00	ldy #$0000	                LDY #DIRENTRY.SHORTNAME         ; Flag the directory entry as deleted
.3950a0		a9 e5		lda #$e5	                LDA #DOS_DIR_ENT_UNUSED
.3950a2		97 18		sta [$0338],y	                STA [DOS_DIR_PTR],Y
.3950a4		22 f0 3d 39	jsl $393df0	                JSL DOS_DIRWRITE                ; Write the directory entry back
.3950a8		b0 03		bcs $3950ad	                BCS ret_success
.3950aa		82 0e 04	brl $3954bb	                BRL IF_PASSFAILURE
.3950ad		82 12 04	brl $3954c2	ret_success     BRL IF_SUCCESS
.3950b0						IF_DIRREAD
.3950b0		da		phx		                PHX
.3950b1		5a		phy		                PHY
.3950b2		0b		phd		                PHD
.3950b3		8b		phb		                PHB
.3950b4		08		php		                PHP
.3950b5		48		pha		                PHA             ; begin setdbr macro
.3950b6		08		php		                PHP
.3950b7		e2 20		sep #$20	                SEP #$20        ; set A short
.3950b9		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3950bb		48		pha		                PHA
.3950bc		ab		plb		                PLB
.3950bd		28		plp		                PLP
.3950be		68		pla		                PLA             ; end setdbr macro
.3950bf		48		pha		                PHA             ; begin setdp macro
.3950c0		08		php		                PHP
.3950c1		c2 20		rep #$20	                REP #$20        ; set A long
.3950c3		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3950c6		5b		tcd		                TCD
.3950c7		28		plp		                PLP
.3950c8		68		pla		                PLA             ; end setdp macro
.3950c9		c2 30		rep #$30	                REP #$30        ; set A&X long
.3950cb		22 a0 43 39	jsl $3943a0	                JSL DOS_FINDFILE
.3950cf		b0 03		bcs $3950d4	                BCS success
.3950d1		82 e3 03	brl $3954b7	                BRL IF_FAILURE
.3950d4		82 eb 03	brl $3954c2	success         BRL IF_SUCCESS
.3950d7						IF_DIRWRITE
.3950d7		5c f0 3d 39	jmp $393df0	                JML DOS_DIRWRITE
.3950db						IF_LOAD
.3950db		da		phx		                PHX
.3950dc		5a		phy		                PHY
.3950dd		0b		phd		                PHD
.3950de		8b		phb		                PHB
.3950df		08		php		                PHP
.3950e0		48		pha		                PHA             ; begin setdbr macro
.3950e1		08		php		                PHP
.3950e2		e2 20		sep #$20	                SEP #$20        ; set A short
.3950e4		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3950e6		48		pha		                PHA
.3950e7		ab		plb		                PLB
.3950e8		28		plp		                PLP
.3950e9		68		pla		                PLA             ; end setdbr macro
.3950ea		48		pha		                PHA             ; begin setdp macro
.3950eb		08		php		                PHP
.3950ec		c2 20		rep #$20	                REP #$20        ; set A long
.3950ee		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3950f1		5b		tcd		                TCD
.3950f2		28		plp		                PLP
.3950f3		68		pla		                PLA             ; end setdp macro
.3950f4		c2 30		rep #$30	                REP #$30        ; set A&X long
.3950f6		22 07 4e 39	jsl $394e07	                JSL IF_OPEN
.3950fa		b0 03		bcs $3950ff	                BCS setup                   ; If success: start setting things up
.3950fc		82 bc 03	brl $3954bb	                BRL IF_PASSFAILURE          ; Otherwise: pass the failure up the chain
.3950ff						setup
.3950ff		c2 20		rep #$20	                REP #$20        ; set A long
.395101		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE          ; Record the size of the file in DOS_FILE_SIZE
.395104		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395106		85 2c		sta $034c	                STA DOS_FILE_SIZE
.395108		c8		iny		                INY
.395109		c8		iny		                INY
.39510a		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39510c		85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.39510e		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER        ; Set up the source pointer
.395111		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395113		85 30		sta $0350	                STA DOS_SRC_PTR
.395115		c8		iny		                INY
.395116		c8		iny		                INY
.395117		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395119		85 32		sta $0352	                STA DOS_SRC_PTR+2
.39511b		a5 36		lda $0356	                LDA DOS_DST_PTR+2           ; Is there a destination address in RAM?
.39511d		c9 40 00	cmp #$0040	                CMP #$0040
.395120		b0 04		bcs $395126	                BGE load_by_type            ; No: try to load it by type
.395122		5c 6c 53 39	jmp $39536c	                JML IF_LOADRAW              ; Otherwise, load it to the supplied destination
.395126		a0 08 00	ldy #$0008	load_by_type    LDY #8                      ; Point to the first extension byte
.395129		a2 00 00	ldx #$0000	                LDX #0                      ; and the first byte of the table
.39512c						type_loop
.39512c		e2 20		sep #$20	                SEP #$20        ; set A short
.39512e		bf 72 51 39	lda $395172,x	                LDA LOAD_TYPE_TABLE,X       ; Get 1st extension character of the entry
.395132		f0 37		beq $39516b	                BEQ no_match                ; If NULL... we didn't get a match
.395134		d9 3a a0	cmp $38a03a,y	                CMP DOS_SHORT_NAME,Y        ; Get the character of the extension
.395137		d0 28		bne $395161	                BNE next_entry              ; If they don't match, try the next entry
.395139		bf 73 51 39	lda $395173,x	                LDA LOAD_TYPE_TABLE+1,X     ; Get 2nd extension character of the entry
.39513d		d9 3b a0	cmp $38a03b,y	                CMP DOS_SHORT_NAME+1,Y      ; Get the 2nd character of the extension
.395140		d0 1f		bne $395161	                BNE next_entry              ; If they don't match, try the next entry
.395142		bf 74 51 39	lda $395174,x	                LDA LOAD_TYPE_TABLE+2,X     ; Get 3rd extension character of the entry
.395146		d9 3c a0	cmp $38a03c,y	                CMP DOS_SHORT_NAME+2,Y      ; Get the 3rd character of the extension
.395149		d0 16		bne $395161	                BNE next_entry              ; If they don't match, try the next entry
.39514b		c2 20		rep #$20	                REP #$20        ; set A long
.39514d		bf 75 51 39	lda $395175,x	                LDA LOAD_TYPE_TABLE+3,X     ; Get the low word of the address
.395151		85 28		sta $0348	                STA DOS_TEMP                ; Save it to the jump vector
.395153		e2 20		sep #$20	                SEP #$20        ; set A short
.395155		bf 77 51 39	lda $395177,x	                LDA LOAD_TYPE_TABLE+5,X     ; Get the high byte of the address
.395159		85 2a		sta $034a	                STA DOS_TEMP+2              ; Save it to the jump vector
.39515b		a2 00 00	ldx #$0000	                LDX #0
.39515e		dc 48 03	jmp [$0348]	                JML [DOS_TEMP]              ; Jump to the loading routine
.395161						next_entry
.395161		c2 30		rep #$30	                REP #$30        ; set A&X long
.395163		8a		txa		                TXA
.395164		18		clc		                CLC
.395165		69 06 00	adc #$0006	                ADC #6
.395168		aa		tax		                TAX
.395169		80 c1		bra $39512c	                BRA type_loop               ; And check it against the file
.39516b						no_match
.39516b		e2 20		sep #$20	                SEP #$20        ; set A short
.39516d		a9 11		lda #$11	                LDA #DOS_ERR_NOEXEC         ; Return an not-executable error
.39516f		82 45 03	brl $3954b7	                BRL IF_FAILURE
>395172		50 47 58			LOAD_TYPE_TABLE .text "PGX"                 ; "PGX" --> IF_LOADPGX
>395175		7f 51				                .word <>IF_LOADPGX
>395177		39				                .byte `IF_LOADPGX
>395178		50 47 5a			                .text "PGZ"                 ; "PGZ" --> IF_LOADPGZ
>39517b		07 52				                .word <>IF_LOADPGZ
>39517d		39				                .byte `IF_LOADPGZ
>39517e		00				                .byte 0
.39517f						IF_LOADPGX
.39517f		c2 10		rep #$10	                REP #$10        ; set X long
.395181		e2 20		sep #$20	                SEP #$20        ; set A short
.395183		a0 00 00	ldy #$0000	                LDY #0
.395186		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Check for "PGX" signature
.395188		c9 50		cmp #$50	                CMP #'P'
.39518a		d0 15		bne $3951a1	                BNE fail_sig                        ; If not found, fail
.39518c		c8		iny		                INY
.39518d		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.39518f		c9 47		cmp #$47	                CMP #'G'
.395191		d0 0e		bne $3951a1	                BNE fail_sig
.395193		c8		iny		                INY
.395194		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.395196		c9 58		cmp #$58	                CMP #'X'
.395198		d0 07		bne $3951a1	                BNE fail_sig
.39519a		c8		iny		                INY                                 ; Check for CPU and version code ($01 for 65816)
.39519b		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.39519d		c9 01		cmp #$01	                CMP #$01
.39519f		f0 17		beq $3951b8	                BEQ get_dest                        ; All passes: go to get the destination address
.3951a1		a9 10		lda #$10	fail_sig        LDA #DOS_ERR_PGXSIG                 ; Fail with a PGXSIG error code
.3951a3		22 b7 54 39	jsl $3954b7	                JSL IF_FAILURE
.3951a7						adjust_size
.3951a7		c2 20		rep #$20	                REP #$20        ; set A long
.3951a9		38		sec		                SEC                                 ; Subtract the 8 bytes of the header from the file size
.3951aa		a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.3951ac		e9 08 00	sbc #$0008	                SBC #8
.3951af		85 2c		sta $034c	                STA DOS_FILE_SIZE
.3951b1		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3951b3		e9 00 00	sbc #$0000	                SBC #0
.3951b6		85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.3951b8						get_dest
.3951b8		c2 20		rep #$20	                REP #$20        ; set A long
.3951ba		c8		iny		                INY
.3951bb		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Get low word of destination address
.3951bd		85 34		sta $0354	                STA DOS_DST_PTR                     ; And save it to the destination pointer
.3951bf		85 3c		sta $035c	                STA DOS_RUN_PTR                     ; And save it to the RUN pointer
.3951c1		c8		iny		                INY
.3951c2		c8		iny		                INY
.3951c3		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Get high word of destination address
.3951c5		85 36		sta $0356	                STA DOS_DST_PTR+2
.3951c7		85 3e		sta $035e	                STA DOS_RUN_PTR+2
.3951c9		c8		iny		                INY                                 ; Point to the first data byte
.3951ca		c8		iny		                INY
.3951cb						copy_loop
.3951cb		e2 20		sep #$20	                SEP #$20        ; set A short
.3951cd		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Read a byte from the file
.3951cf		87 34		sta [$0354]	                STA [DOS_DST_PTR]                   ; Write it to the destination
.3951d1		c2 20		rep #$20	                REP #$20        ; set A long
.3951d3		e6 34		inc $0354	                INC DOS_DST_PTR                     ; Move to the next destination location
.3951d5		d0 02		bne $3951d9	                BNE dec_file_size
.3951d7		e6 36		inc $0356	                INC DOS_DST_PTR+2
.3951d9		38		sec		dec_file_size   SEC                                 ; Count down the number of bytes to read
.3951da		a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.3951dc		e9 01 00	sbc #$0001	                SBC #1
.3951df		85 2c		sta $034c	                STA DOS_FILE_SIZE
.3951e1		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3951e3		e9 00 00	sbc #$0000	                SBC #0
.3951e6		85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.3951e8		a5 2c		lda $034c	                LDA DOS_FILE_SIZE                   ; Are we at the end of the file?
.3951ea		d0 04		bne $3951f0	                BNE next_byte
.3951ec		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3951ee		f0 14		beq $395204	                BEQ done                            ; Yes: we're done
.3951f0		c8		iny		next_byte       INY                                 ; Otherwise, move to the next source location
.3951f1		cc 0e a0	cpy $38a00e	                CPY CLUSTER_SIZE                    ; Are we at the end of the cluster?
.3951f4		d0 d5		bne $3951cb	                BNE copy_loop                       ; No: keep copying
.3951f6		22 d2 46 39	jsl $3946d2	                JSL DOS_READNEXT                    ; Yes: Load the next cluster
.3951fa		b0 03		bcs $3951ff	                BCS next_cluster
.3951fc		82 bc 02	brl $3954bb	                BRL IF_PASSFAILURE                  ; If failed: pass that up the chain
.3951ff		a0 00 00	ldy #$0000	next_cluster    LDY #0
.395202		80 c7		bra $3951cb	                BRA copy_loop                       ; Go back to copying
.395204		82 bb 02	brl $3954c2	done            BRL IF_SUCCESS
.395207						IF_LOADPGZ
.395207		48		pha		                PHA             ; begin setdbr macro
.395208		08		php		                PHP
.395209		e2 20		sep #$20	                SEP #$20        ; set A short
.39520b		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.39520d		48		pha		                PHA
.39520e		ab		plb		                PLB
.39520f		28		plp		                PLP
.395210		68		pla		                PLA             ; end setdbr macro
.395211		48		pha		                PHA             ; begin setdp macro
.395212		08		php		                PHP
.395213		c2 20		rep #$20	                REP #$20        ; set A long
.395215		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395218		5b		tcd		                TCD
.395219		28		plp		                PLP
.39521a		68		pla		                PLA             ; end setdp macro
.39521b		c2 30		rep #$30	                REP #$30        ; set A&X long
.39521d		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE                  ; Get the file size
.395220		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395222		85 2c		sta $034c	                STA DOS_FILE_SIZE                   ; And save it to DOS_FILE_SIZE
.395224		c8		iny		                INY
.395225		c8		iny		                INY
.395226		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395228		85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.39522a		e2 20		sep #$20	                SEP #$20        ; set A short
.39522c		a0 00 00	ldy #$0000	                LDY #0                              ; Starting at the beginning of the file
.39522f		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y                 ; Check for "Z" signature
.395231		c9 5a		cmp #$5a	                CMP #'Z'
.395233		f0 06		beq $39523b	                BEQ start_block                     ; If found, get the starting address
.395235		a9 19		lda #$19	fail_sig        LDA #DOS_ERR_PGZSIG                 ; Fail with a PGZSIG error code
.395237		22 b7 54 39	jsl $3954b7	                JSL IF_FAILURE
.39523b		c8		iny		start_block     INY
.39523c						get_addr
.39523c		e2 20		sep #$20	                SEP #$20        ; set A short
.39523e		22 c1 52 39	jsl $3952c1	                JSL IF_FILE_EOF                     ; Check if EOF
.395242		90 03		bcc $395247	                BCC get_addr_lo
.395244		82 7b 02	brl $3954c2	done            BRL IF_SUCCESS                      ; If so: we're done
.395247		22 ff 52 39	jsl $3952ff	get_addr_lo     JSL IF_READ_NEXT                    ; Get the next byte
.39524b		90 47		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.39524d		85 34		sta $0354	                STA DOS_DST_PTR                     ; Save it as the low byte of the destination address
.39524f		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.395253		90 3f		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.395255		85 35		sta $0355	                STA DOS_DST_PTR+1                   ; Save it as the middle byte of the destination address
.395257		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.39525b		90 37		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.39525d		85 36		sta $0356	                STA DOS_DST_PTR+2                   ; Save it as the high byte of the destination address
.39525f		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.395263		90 2f		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.395265		85 50		sta $0370	                STA DOS_BLOCK_SIZE                  ; Save it as the low byte of the block size
.395267		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.39526b		90 27		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.39526d		85 51		sta $0371	                STA DOS_BLOCK_SIZE+1                ; Save it as the middle byte of the block size
.39526f		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.395273		90 1f		bcc $395294	                BCC ret_failure                     ; Got an error: pass it on
.395275		85 52		sta $0372	                STA DOS_BLOCK_SIZE+2                ; Save it as the high byte of the block size
.395277		64 53		stz $0373	                STZ DOS_BLOCK_SIZE+3                ; And MSB is 0
.395279		a5 50		lda $0370	                LDA DOS_BLOCK_SIZE                  ; If DOS_BLOCK_SIZE <> 0, we have data to load
.39527b		d0 1a		bne $395297	                BNE read_data
.39527d		a5 51		lda $0371	                LDA DOS_BLOCK_SIZE+1
.39527f		d0 16		bne $395297	                BNE read_data
.395281		a5 52		lda $0372	                LDA DOS_BLOCK_SIZE+2
.395283		d0 12		bne $395297	                BNE read_data
.395285		a5 34		lda $0354	                LDA DOS_DST_PTR                     ; If DOS_BLOCK_SIZE = 0, we have the run address
.395287		85 3c		sta $035c	                STA DOS_RUN_PTR
.395289		a5 35		lda $0355	                LDA DOS_DST_PTR+1
.39528b		85 3d		sta $035d	                STA DOS_RUN_PTR+1
.39528d		a5 36		lda $0356	                LDA DOS_DST_PTR+2
.39528f		85 3e		sta $035e	                STA DOS_RUN_PTR+2
.395291		82 2e 02	brl $3954c2	                BRL IF_SUCCESS                      ; And finish
.395294		82 20 02	brl $3954b7	ret_failure     BRL IF_FAILURE                      ; If there was an error, pass it up to the caller
.395297						read_data
.395297		e2 20		sep #$20	                SEP #$20        ; set A short
.395299		22 ff 52 39	jsl $3952ff	                JSL IF_READ_NEXT                    ; Get the next byte
.39529d		90 f5		bcc $395294	                BCC ret_failure
.39529f		87 34		sta [$0354]	                STA [DOS_DST_PTR]                   ; Save it to the destination address
.3952a1		c2 20		rep #$20	                REP #$20        ; set A long
.3952a3		e6 34		inc $0354	                INC DOS_DST_PTR                     ; Increment the destination pointer
.3952a5		d0 02		bne $3952a9	                BNE dec_block_size
.3952a7		e6 36		inc $0356	                INC DOS_DST_PTR+2
.3952a9		38		sec		dec_block_size  SEC
.3952aa		a5 50		lda $0370	                LDA DOS_BLOCK_SIZE
.3952ac		e9 01 00	sbc #$0001	                SBC #1
.3952af		85 50		sta $0370	                STA DOS_BLOCK_SIZE
.3952b1		a5 52		lda $0372	                LDA DOS_BLOCK_SIZE+2
.3952b3		e9 00 00	sbc #$0000	                SBC #0
.3952b6		85 52		sta $0372	                STA DOS_BLOCK_SIZE+2
.3952b8		d0 dd		bne $395297	                BNE read_data
.3952ba		a5 50		lda $0370	                LDA DOS_BLOCK_SIZE                  ; Is block size = 0?
.3952bc		d0 d9		bne $395297	                BNE read_data                       ; No: keep reading data
.3952be		82 7b ff	brl $39523c	                BRL get_addr                        ; Yes: check for another block
.3952c1						IF_FILE_EOF
.3952c1		48		pha		                PHA
.3952c2		5a		phy		                PHY
.3952c3		8b		phb		                PHB
.3952c4		0b		phd		                PHD
.3952c5		08		php		                PHP
.3952c6		48		pha		                PHA             ; begin setdbr macro
.3952c7		08		php		                PHP
.3952c8		e2 20		sep #$20	                SEP #$20        ; set A short
.3952ca		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3952cc		48		pha		                PHA
.3952cd		ab		plb		                PLB
.3952ce		28		plp		                PLP
.3952cf		68		pla		                PLA             ; end setdbr macro
.3952d0		48		pha		                PHA             ; begin setdp macro
.3952d1		08		php		                PHP
.3952d2		c2 20		rep #$20	                REP #$20        ; set A long
.3952d4		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3952d7		5b		tcd		                TCD
.3952d8		28		plp		                PLP
.3952d9		68		pla		                PLA             ; end setdp macro
.3952da		e2 20		sep #$20	                SEP #$20        ; set A short
.3952dc		c2 10		rep #$10	                REP #$10        ; set X long
.3952de		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS                ; Get the file's status
.3952e1		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y                  ; Restore the index
.3952e3		89 80		bit #$80	                BIT #FD_STAT_EOF                    ; Check if the file is EOF
.3952e5		f0 07		beq $3952ee	                BEQ chk_file_size                   ; If not: check the file size
.3952e7		28		plp		ret_true        PLP                                 ; Return true
.3952e8		2b		pld		                PLD
.3952e9		ab		plb		                PLB
.3952ea		7a		ply		                PLY
.3952eb		68		pla		                PLA
.3952ec		38		sec		                SEC
.3952ed		6b		rtl		                RTL
.3952ee						chk_file_size
.3952ee		c2 20		rep #$20	                REP #$20        ; set A long
.3952f0		a5 2c		lda $034c	                LDA DOS_FILE_SIZE                   ; if DOS_FILE_SIZE = 0
.3952f2		d0 04		bne $3952f8	                BNE ret_false
.3952f4		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.3952f6		f0 ef		beq $3952e7	                BEQ ret_true
.3952f8		28		plp		ret_false       PLP                                 ; Return false
.3952f9		2b		pld		                PLD
.3952fa		ab		plb		                PLB
.3952fb		7a		ply		                PLY
.3952fc		68		pla		                PLA
.3952fd		18		clc		                CLC
.3952fe		6b		rtl		                RTL
.3952ff						IF_READ_NEXT
.3952ff		8b		phb		                PHB
.395300		0b		phd		                PHD
.395301		08		php		                PHP
.395302		48		pha		                PHA             ; begin setdbr macro
.395303		08		php		                PHP
.395304		e2 20		sep #$20	                SEP #$20        ; set A short
.395306		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395308		48		pha		                PHA
.395309		ab		plb		                PLB
.39530a		28		plp		                PLP
.39530b		68		pla		                PLA             ; end setdbr macro
.39530c		48		pha		                PHA             ; begin setdp macro
.39530d		08		php		                PHP
.39530e		c2 20		rep #$20	                REP #$20        ; set A long
.395310		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395313		5b		tcd		                TCD
.395314		28		plp		                PLP
.395315		68		pla		                PLA             ; end setdp macro
.395316		e2 20		sep #$20	                SEP #$20        ; set A short
.395318		c2 10		rep #$10	                REP #$10        ; set X long
.39531a		22 c1 52 39	jsl $3952c1	                JSL IF_FILE_EOF                     ; Check if the file is EOF
.39531e		90 06		bcc $395326	                BCC get_byte                        ; If not: get the next byte
.395320		a9 18		lda #$18	                LDA #DOS_ERR_EOF                    ; If so: return an EOF error
.395322		85 0e		sta $032e	                STA DOS_STATUS
.395324		80 3f		bra $395365	                BRA ret_failure
.395326		b7 30		lda [$0350],y	get_byte        LDA [DOS_SRC_PTR],Y                 ; Read the byte...
.395328		48		pha		                PHA                                 ; And save it for the moment
.395329		c2 20		rep #$20	                REP #$20        ; set A long
.39532b		a5 2c		lda $034c	                LDA DOS_FILE_SIZE                   ; Decrement the file size...
.39532d		d0 02		bne $395331	                BNE dec_low
.39532f		c6 2e		dec $034e	                DEC DOS_FILE_SIZE+2
.395331		c6 2c		dec $034c	dec_low         DEC DOS_FILE_SIZE
.395333		a5 2c		lda $034c	                LDA DOS_FILE_SIZE                   ; Are we at the end of the file?
.395335		d0 04		bne $39533b	                BNE next_byte
.395337		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.395339		f0 1b		beq $395356	                BEQ ret_eof                         ; Yes: mark the file as EOF
.39533b						next_byte
.39533b		e2 20		sep #$20	                SEP #$20        ; set A short
.39533d		c8		iny		                INY                                 ; Move to the next byte
.39533e		c0 00 02	cpy #$0200	                CPY #DOS_SECTOR_SIZE                ; Have we reached the end of the sector?
.395341		90 0b		bcc $39534e	                BLT ret_success                     ; No: just return the byte
.395343		22 d2 46 39	jsl $3946d2	                JSL DOS_READNEXT                    ; Yes: read the next sector
.395347		b0 02		bcs $39534b	                BCS reset_index
.395349		80 1a		bra $395365	                BRA ret_failure                     ; If failure: pass the error up the chain
.39534b		a0 00 00	ldy #$0000	reset_index     LDY #0                              ; Reset the index
.39534e						ret_success
.39534e		e2 20		sep #$20	                SEP #$20        ; set A short
.395350		68		pla		                PLA                                 ; Return the byte retrieved
.395351		28		plp		                PLP
.395352		2b		pld		                PLD
.395353		ab		plb		                PLB
.395354		38		sec		                SEC
.395355		6b		rtl		                RTL
.395356						ret_eof
.395356		e2 20		sep #$20	                SEP #$20        ; set A short
.395358		5a		phy		                PHY                                 ; Save the index
.395359		a0 00 00	ldy #$0000	                LDY #FILEDESC.STATUS                ; Get the file's status
.39535c		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39535e		09 80		ora #$80	                ORA #FD_STAT_EOF                    ; Mark it EOF
.395360		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y                  ; And update the status
.395362		7a		ply		                PLY                                 ; Restore the index
.395363		80 e9		bra $39534e	                BRA ret_success
.395365						ret_failure
.395365		e2 20		sep #$20	                SEP #$20        ; set A short
.395367		28		plp		                PLP
.395368		2b		pld		                PLD
.395369		ab		plb		                PLB
.39536a		18		clc		                CLC
.39536b		6b		rtl		                RTL
.39536c						IF_LOADRAW
.39536c		c2 30		rep #$30	                REP #$30        ; set A&X long
.39536e		a0 00 00	ldy #$0000	copy_cluster    LDY #0
.395371						copy_loop
.395371		e2 20		sep #$20	                SEP #$20        ; set A short
.395373		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y         ; Copy byte from cluster to destination
.395375		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.395377		c2 20		rep #$20	                REP #$20        ; set A long
.395379		38		sec		                SEC                         ; Count down the number of bytes left
.39537a		a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.39537c		e9 01 00	sbc #$0001	                SBC #1
.39537f		85 2c		sta $034c	                STA DOS_FILE_SIZE
.395381		a5 2e		lda $034e	                LDA DOS_FILE_SIZE+2
.395383		e9 00 00	sbc #$0000	                SBC #0
.395386		85 2e		sta $034e	                STA DOS_FILE_SIZE+2
.395388		d0 04		bne $39538e	                BNE continue
.39538a		a5 2c		lda $034c	                LDA DOS_FILE_SIZE
.39538c		f0 1b		beq $3953a9	                BEQ close_file              ; If not: we're done
.39538e		c8		iny		continue        INY
.39538f		cc 0e a0	cpy $38a00e	                CPY CLUSTER_SIZE            ; Are we done with the cluster?
.395392		d0 dd		bne $395371	                BNE copy_loop               ; No: keep processing the bytes
.395394		18		clc		                CLC                         ; Advance the destination pointer to the next chunk of memory
.395395		a5 34		lda $0354	                LDA DOS_DST_PTR
.395397		6d 0e a0	adc $38a00e	                ADC CLUSTER_SIZE
.39539a		85 34		sta $0354	                STA DOS_DST_PTR
.39539c		a5 36		lda $0356	                LDA DOS_DST_PTR+2
.39539e		69 00 00	adc #$0000	                ADC #0
.3953a1		85 36		sta $0356	                STA DOS_DST_PTR+2
.3953a3		22 08 4f 39	jsl $394f08	                JSL IF_READ                 ; Yes: load the next cluster
.3953a7		b0 c5		bcs $39536e	                BCS copy_cluster            ; And start copying it
.3953a9						close_file
.3953a9		82 16 01	brl $3954c2	ret_success     BRL IF_SUCCESS
.3953ac						IF_NULLBUFFER
.3953ac		5a		phy		                PHY
.3953ad		8b		phb		                PHB
.3953ae		0b		phd		                PHD
.3953af		08		php		                PHP
.3953b0		48		pha		                PHA             ; begin setdbr macro
.3953b1		08		php		                PHP
.3953b2		e2 20		sep #$20	                SEP #$20        ; set A short
.3953b4		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3953b6		48		pha		                PHA
.3953b7		ab		plb		                PLB
.3953b8		28		plp		                PLP
.3953b9		68		pla		                PLA             ; end setdbr macro
.3953ba		48		pha		                PHA             ; begin setdp macro
.3953bb		08		php		                PHP
.3953bc		c2 20		rep #$20	                REP #$20        ; set A long
.3953be		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3953c1		5b		tcd		                TCD
.3953c2		28		plp		                PLP
.3953c3		68		pla		                PLA             ; end setdp macro
.3953c4		c2 30		rep #$30	                REP #$30        ; set A&X long
.3953c6		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER
.3953c9		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3953cb		85 28		sta $0348	                STA DOS_TEMP
.3953cd		c8		iny		                INY
.3953ce		c8		iny		                INY
.3953cf		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.3953d1		85 2a		sta $034a	                STA DOS_TEMP+2
.3953d3		a0 00 00	ldy #$0000	                LDY #0
.3953d6		a9 00 00	lda #$0000	                LDA #0
.3953d9		97 28		sta [$0348],y	loop            STA [DOS_TEMP],Y
.3953db		c8		iny		                INY
.3953dc		c8		iny		                INY
.3953dd		c0 00 02	cpy #$0200	                CPY #DOS_SECTOR_SIZE
.3953e0		d0 f7		bne $3953d9	                BNE loop
.3953e2		28		plp		                PLP
.3953e3		2b		pld		                PLD
.3953e4		ab		plb		                PLB
.3953e5		7a		ply		                PLY
.3953e6		6b		rtl		                RTL
.3953e7						IF_COPY2BUFF
.3953e7		5a		phy		                PHY
.3953e8		8b		phb		                PHB
.3953e9		0b		phd		                PHD
.3953ea		08		php		                PHP
.3953eb		48		pha		                PHA             ; begin setdbr macro
.3953ec		08		php		                PHP
.3953ed		e2 20		sep #$20	                SEP #$20        ; set A short
.3953ef		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3953f1		48		pha		                PHA
.3953f2		ab		plb		                PLB
.3953f3		28		plp		                PLP
.3953f4		68		pla		                PLA             ; end setdbr macro
.3953f5		48		pha		                PHA             ; begin setdp macro
.3953f6		08		php		                PHP
.3953f7		c2 20		rep #$20	                REP #$20        ; set A long
.3953f9		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3953fc		5b		tcd		                TCD
.3953fd		28		plp		                PLP
.3953fe		68		pla		                PLA             ; end setdp macro
.3953ff		c2 30		rep #$30	                REP #$30        ; set A&X long
.395401		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER
.395404		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395406		85 28		sta $0348	                STA DOS_TEMP
.395408		c8		iny		                INY
.395409		c8		iny		                INY
.39540a		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.39540c		85 2a		sta $034a	                STA DOS_TEMP+2
.39540e		a0 00 00	ldy #$0000	                LDY #0
.395411						copy_loop
.395411		e2 20		sep #$20	                SEP #$20        ; set A short
.395413		a7 30		lda [$0350]	                LDA [DOS_SRC_PTR]           ; Copy a byte
.395415		97 28		sta [$0348],y	                STA [DOS_TEMP],Y
.395417		c2 20		rep #$20	                REP #$20        ; set A long
.395419		e6 30		inc $0350	                INC DOS_SRC_PTR             ; Advance the source pointer
.39541b		d0 02		bne $39541f	                BNE adv_dest
.39541d		e6 32		inc $0352	                INC DOS_SRC_PTR+2
.39541f		c8		iny		adv_dest        INY                         ; Count it
.395420		c0 00 02	cpy #$0200	                CPY #DOS_SECTOR_SIZE        ; Have we reached the limit?
.395423		f0 0c		beq $395431	                BEQ done                    ; Yes: we're done
.395425		a5 30		lda $0350	                LDA DOS_SRC_PTR             ; Check if we copied the last byte
.395427		c5 38		cmp $0358	                CMP DOS_END_PTR
.395429		d0 e6		bne $395411	                BNE copy_loop               ; No: keep copying
.39542b		a5 32		lda $0352	                LDA DOS_SRC_PTR+2
.39542d		c5 3a		cmp $035a	                CMP DOS_END_PTR+2
.39542f		d0 e0		bne $395411	                BNE copy_loop
.395431		28		plp		done            PLP
.395432		2b		pld		                PLD
.395433		ab		plb		                PLB
.395434		7a		ply		                PLY
.395435		6b		rtl		                RTL
.395436						IF_SAVE
.395436		da		phx		                PHX
.395437		5a		phy		                PHY
.395438		0b		phd		                PHD
.395439		8b		phb		                PHB
.39543a		08		php		                PHP
.39543b		48		pha		                PHA             ; begin setdbr macro
.39543c		08		php		                PHP
.39543d		e2 20		sep #$20	                SEP #$20        ; set A short
.39543f		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395441		48		pha		                PHA
.395442		ab		plb		                PLB
.395443		28		plp		                PLP
.395444		68		pla		                PLA             ; end setdbr macro
.395445		48		pha		                PHA             ; begin setdp macro
.395446		08		php		                PHP
.395447		c2 20		rep #$20	                REP #$20        ; set A long
.395449		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39544c		5b		tcd		                TCD
.39544d		28		plp		                PLP
.39544e		68		pla		                PLA             ; end setdp macro
.39544f		c2 30		rep #$30	                REP #$30        ; set A&X long
.395451		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE      ; DOS_FD_PTR->SIZE := DOS_END_PTR - DOS_SRC_PTR
.395454		38		sec		                SEC
.395455		a5 38		lda $0358	                LDA DOS_END_PTR
.395457		e5 30		sbc $0350	                SBC DOS_SRC_PTR
.395459		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39545b		c8		iny		                INY
.39545c		c8		iny		                INY
.39545d		a5 3a		lda $035a	                LDA DOS_END_PTR+2
.39545f		e5 32		sbc $0352	                SBC DOS_SRC_PTR+2
.395461		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395463		a0 12 00	ldy #$0012	                LDY #FILEDESC.SIZE      ; DOS_FD_PTR->SIZE++
.395466		18		clc		                CLC
.395467		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395469		69 01 00	adc #$0001	                ADC #1
.39546c		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39546e		90 09		bcc $395479	                BCC first_block
.395470		c8		iny		                INY
.395471		c8		iny		                INY
.395472		b7 20		lda [$0340],y	                LDA [DOS_FD_PTR],Y
.395474		69 00 00	adc #$0000	                ADC #0
.395477		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395479		22 ac 53 39	jsl $3953ac	first_block     JSL IF_NULLBUFFER       ; Fill FD buffer with NULL
.39547d		22 e7 53 39	jsl $3953e7	                JSL IF_COPY2BUFF        ; Copy first (at most) 512 bytes of data to FD buffer
.395481		22 9a 4e 39	jsl $394e9a	                JSL IF_CREATE           ; Create file.
.395485		b0 03		bcs $39548a	                BCS check_for_end
.395487		82 31 00	brl $3954bb	                BRL IF_PASSFAILURE      ; If we couldn't create the file, pass the failure up
.39548a		a5 30		lda $0350	check_for_end   LDA DOS_SRC_PTR         ; Check if we copied the last byte
.39548c		c5 38		cmp $0358	                CMP DOS_END_PTR
.39548e		d0 06		bne $395496	                BNE next_block
.395490		a5 32		lda $0352	                LDA DOS_SRC_PTR+2
.395492		c5 3a		cmp $035a	                CMP DOS_END_PTR+2
.395494		f0 1d		beq $3954b3	                BEQ done                ; Yes: we're done
.395496		22 ac 53 39	jsl $3953ac	next_block      JSL IF_NULLBUFFER       ; Fill FD buffer with NULL
.39549a		22 e7 53 39	jsl $3953e7	                JSL IF_COPY2BUFF        ; Copy next (at most) 512 bytes of data to FD buffer
.39549e		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER   ; Make sure the CLUSTER is 0 to force an append
.3954a1		a9 00 00	lda #$0000	                LDA #0
.3954a4		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954a6		c8		iny		                INY
.3954a7		c8		iny		                INY
.3954a8		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.3954aa		22 6d 4f 39	jsl $394f6d	                JSL IF_WRITE            ; Append to the file
.3954ae		b0 da		bcs $39548a	                BCS check_for_end       ; And try again
.3954b0		82 08 00	brl $3954bb	                BRL IF_PASSFAILURE      ; If we couldn't update the file, pass the failure up
.3954b3		5c c2 54 39	jmp $3954c2	done            JML IF_SUCCESS
.3954b7						IF_FAILURE
.3954b7		e2 20		sep #$20	                SEP #$20        ; set A short
.3954b9		85 0e		sta $032e	                STA DOS_STATUS
.3954bb		28		plp		IF_PASSFAILURE  PLP
.3954bc		18		clc		                CLC
.3954bd		ab		plb		                PLB
.3954be		2b		pld		                PLD
.3954bf		7a		ply		                PLY
.3954c0		fa		plx		                PLX
.3954c1		6b		rtl		                RTL
.3954c2						IF_SUCCESS
.3954c2		e2 20		sep #$20	                SEP #$20        ; set A short
.3954c4		64 00		stz $0320	                STZ BIOS_STATUS
.3954c6		64 0e		stz $032e	                STZ DOS_STATUS
.3954c8		28		plp		                PLP
.3954c9		38		sec		                SEC
.3954ca		ab		plb		                PLB
.3954cb		2b		pld		                PLD
.3954cc		7a		ply		                PLY
.3954cd		fa		plx		                PLX
.3954ce		6b		rtl		                RTL
.3954cf						IF_RUN
.3954cf		da		phx		                PHX
.3954d0		5a		phy		                PHY
.3954d1		0b		phd		                PHD
.3954d2		8b		phb		                PHB
.3954d3		08		php		                PHP
.3954d4		48		pha		                PHA             ; begin setdbr macro
.3954d5		08		php		                PHP
.3954d6		e2 20		sep #$20	                SEP #$20        ; set A short
.3954d8		a9 00		lda #$00	                LDA #0
.3954da		48		pha		                PHA
.3954db		ab		plb		                PLB
.3954dc		28		plp		                PLP
.3954dd		68		pla		                PLA             ; end setdbr macro
.3954de		48		pha		                PHA             ; begin setdp macro
.3954df		08		php		                PHP
.3954e0		c2 20		rep #$20	                REP #$20        ; set A long
.3954e2		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3954e5		5b		tcd		                TCD
.3954e6		28		plp		                PLP
.3954e7		68		pla		                PLA             ; end setdp macro
.3954e8		e2 20		sep #$20	                SEP #$20        ; set A short
.3954ea		c2 10		rep #$10	                REP #$10        ; set X long
.3954ec		a9 00		lda #$00	                LDA #0                                  ; Zero out the file descriptor
.3954ee		a2 00 00	ldx #$0000	                LDX #0
.3954f1		9f 00 ad 38	sta $38ad00,x	clr_fd_loop     STA @l DOS_SPARE_FD,X
.3954f5		e8		inx		                INX
.3954f6		e0 20 00	cpx #$0020	                CPX #SIZE(FILEDESC)
.3954f9		d0 f6		bne $3954f1	                BNE clr_fd_loop
.3954fb		c2 20		rep #$20	                REP #$20        ; set A long
.3954fd		a9 00 ab	lda #$ab00	                LDA #<>DOS_SPARE_SECTOR                 ; Set the buffer for the file descriptor
.395500		8f 0e ad 38	sta $38ad0e	                STA @l DOS_SPARE_FD+FILEDESC.BUFFER
.395504		a9 38 00	lda #$0038	                LDA #`DOS_SPARE_SECTOR
.395507		8f 10 ad 38	sta $38ad10	                STA @l DOS_SPARE_FD+FILEDESC.BUFFER+2
.39550b		a5 40		lda $0360	                LDA DOS_RUN_PARAM                        ; Set the path for the file descriptor
.39550d		8f 02 ad 38	sta $38ad02	                STA @l DOS_SPARE_FD+FILEDESC.PATH
.395511		a5 42		lda $0362	                LDA DOS_RUN_PARAM+2
.395513		8f 04 ad 38	sta $38ad04	                STA @l DOS_SPARE_FD+FILEDESC.PATH+2
.395517		a9 00 00	lda #$0000	                LDA #0                                  ; Clear the run pointer
.39551a		85 3c		sta $035c	                STA DOS_RUN_PTR                         ; This is used to check that we loaded an executable binary
.39551c		85 3e		sta $035e	                STA DOS_RUN_PTR+2
.39551e		a9 00 ad	lda #$ad00	                LDA #<>DOS_SPARE_FD
.395521		85 20		sta $0340	                STA DOS_FD_PTR
.395523		a9 38 00	lda #$0038	                LDA #`DOS_SPARE_FD
.395526		85 22		sta $0342	                STA DOS_FD_PTR+2
.395528		a9 ff ff	lda #$ffff	                LDA #$FFFF                              ; We want to load to the address provided by the file
.39552b		8f 54 03 00	sta $000354	                STA @l DOS_DST_PTR
.39552f		8f 56 03 00	sta $000356	                STA @l DOS_DST_PTR+2
.395533		22 18 11 00	jsl $001118	                JSL F_LOAD                              ; Try to load the file
.395537		b0 03		bcs $39553c	                BCS chk_execute
.395539		82 7f ff	brl $3954bb	                BRL IF_PASSFAILURE                      ; On error: pass failure up the chain
.39553c						chk_execute
.39553c		c2 20		rep #$20	                REP #$20        ; set A long
.39553e		a5 3c		lda $035c	                LDA DOS_RUN_PTR                         ; Check to see if we got a startup address back
.395540		d0 0b		bne $39554d	                BNE try_execute                         ; If so: call it
.395542		a5 3e		lda $035e	                LDA DOS_RUN_PTR+2
.395544		d0 07		bne $39554d	                BNE try_execute
.395546		e2 20		sep #$20	                SEP #$20        ; set A short
.395548		a9 11		lda #$11	                LDA #DOS_ERR_NOEXEC                     ; If not: return an error that it's not executable
.39554a		82 6a ff	brl $3954b7	                BRL IF_FAILURE
.39554d						try_execute
.39554d		e2 20		sep #$20	                SEP #$20        ; set A short
.39554f		a5 42		lda $0362	                LDA DOS_RUN_PARAM+2
.395551		48		pha		                PHA
.395552		a5 41		lda $0361	                LDA DOS_RUN_PARAM+1
.395554		48		pha		                PHA
.395555		a5 40		lda $0360	                LDA DOS_RUN_PARAM
.395557		48		pha		                PHA
.395558		a9 5c		lda #$5c	                LDA #$5C                                ; Write a JML opcode
.39555a		85 3b		sta $035b	                STA DOS_RUN_PTR-1
.39555c		22 5b 03 00	jsl $00035b	                JSL DOS_RUN_PTR-1                       ; And call to it
.395560		e2 20		sep #$20	                SEP #$20        ; set A short
.395562		68		pla		                PLA                                     ; Remove the path and parameters string from the stack
.395563		68		pla		                PLA
.395564		68		pla		                PLA
.395565		82 5a ff	brl $3954c2	                BRL IF_SUCCESS                          ; Return success
.395568						IF_ALLOCFD
.395568		da		phx		                PHX
.395569		5a		phy		                PHY
.39556a		0b		phd		                PHD
.39556b		8b		phb		                PHB
.39556c		08		php		                PHP
.39556d		48		pha		                PHA             ; begin setdbr macro
.39556e		08		php		                PHP
.39556f		e2 20		sep #$20	                SEP #$20        ; set A short
.395571		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.395573		48		pha		                PHA
.395574		ab		plb		                PLB
.395575		28		plp		                PLP
.395576		68		pla		                PLA             ; end setdbr macro
.395577		48		pha		                PHA             ; begin setdp macro
.395578		08		php		                PHP
.395579		c2 20		rep #$20	                REP #$20        ; set A long
.39557b		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39557e		5b		tcd		                TCD
.39557f		28		plp		                PLP
.395580		68		pla		                PLA             ; end setdp macro
.395581		c2 10		rep #$10	                REP #$10        ; set X long
.395583		a2 00 00	ldx #$0000	                LDX #0                              ; Point to the first file descriptor
.395586						chk_fd
.395586		e2 20		sep #$20	                SEP #$20        ; set A short
.395588		bd 20 ad	lda $38ad20,x	                LDA @w DOS_FILE_DESCS,X             ; Check the file descriptor's status
.39558b		89 10		bit #$10	                BIT #FD_STAT_ALLOC                  ; Is the file descriptor allocated?
.39558d		f0 14		beq $3955a3	                BEQ found                           ; No: flag and return the found descriptor
.39558f						next_fd
.39558f		c2 20		rep #$20	                REP #$20        ; set A long
.395591		8a		txa		                TXA                                 ; Yes: Move to the next file descriptor
.395592		18		clc		                CLC
.395593		69 20 00	adc #$0020	                ADC #SIZE(FILEDESC)
.395596		aa		tax		                TAX
.395597		e0 00 01	cpx #$0100	                CPX #SIZE(FILEDESC) * DOS_FD_MAX    ; Are we out of file descriptors?
.39559a		90 ea		bcc $395586	                BLT chk_fd                          ; No: check this new file descriptor
.39559c		e2 20		sep #$20	                SEP #$20        ; set A short
.39559e		a9 16		lda #$16	                LDA #DOS_ERR_NOFD                   ; Yes: Return failure (no file descriptors available)
.3955a0		82 14 ff	brl $3954b7	                BRL IF_FAILURE
.3955a3		a9 10		lda #$10	found           LDA #FD_STAT_ALLOC                  ; No: Set the ALLOC bit
.3955a5		9d 20 ad	sta $38ad20,x	                STA @w DOS_FILE_DESCS,X             ; And store it in the file descriptor's status
.3955a8		c2 20		rep #$20	                REP #$20        ; set A long
.3955aa		8a		txa		                TXA
.3955ab		18		clc		                CLC
.3955ac		69 20 ad	adc #$ad20	                ADC #<>DOS_FILE_DESCS
.3955af		85 20		sta $0340	                STA @b DOS_FD_PTR
.3955b1		a9 38 00	lda #$0038	                LDA #`DOS_FILE_DESCS
.3955b4		69 00 00	adc #$0000	                ADC #0
.3955b7		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.3955b9		82 06 ff	brl $3954c2	                BRL IF_SUCCESS                      ; Return this file descriptor
.3955bc						IF_FREEFD
.3955bc		da		phx		                PHX
.3955bd		5a		phy		                PHY
.3955be		0b		phd		                PHD
.3955bf		8b		phb		                PHB
.3955c0		08		php		                PHP
.3955c1		48		pha		                PHA             ; begin setdbr macro
.3955c2		08		php		                PHP
.3955c3		e2 20		sep #$20	                SEP #$20        ; set A short
.3955c5		a9 38		lda #$38	                LDA #`DOS_HIGH_VARIABLES
.3955c7		48		pha		                PHA
.3955c8		ab		plb		                PLB
.3955c9		28		plp		                PLP
.3955ca		68		pla		                PLA             ; end setdbr macro
.3955cb		48		pha		                PHA             ; begin setdp macro
.3955cc		08		php		                PHP
.3955cd		c2 20		rep #$20	                REP #$20        ; set A long
.3955cf		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3955d2		5b		tcd		                TCD
.3955d3		28		plp		                PLP
.3955d4		68		pla		                PLA             ; end setdp macro
.3955d5		e2 20		sep #$20	                SEP #$20        ; set A short
.3955d7		c2 10		rep #$10	                REP #$10        ; set X long
.3955d9		a9 00		lda #$00	                LDA #0
.3955db		87 20		sta [$0340]	                STA [DOS_FD_PTR]
.3955dd		82 e2 fe	brl $3954c2	                BRL IF_SUCCESS
.3955e0						DOS_SRC2DST
.3955e0		da		phx		                PHX
.3955e1		5a		phy		                PHY
.3955e2		0b		phd		                PHD
.3955e3		8b		phb		                PHB
.3955e4		08		php		                PHP
.3955e5		48		pha		                PHA             ; begin setdp macro
.3955e6		08		php		                PHP
.3955e7		c2 20		rep #$20	                REP #$20        ; set A long
.3955e9		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3955ec		5b		tcd		                TCD
.3955ed		28		plp		                PLP
.3955ee		68		pla		                PLA             ; end setdp macro
.3955ef		c2 30		rep #$30	                REP #$30        ; set A&X long
.3955f1		a0 0e 00	ldy #$000e	                LDY #FILEDESC.BUFFER
.3955f4		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.3955f6		aa		tax		                TAX                                     ; X := source buffer address
.3955f7		b7 34		lda [$0354],y	                LDA [DOS_DST_PTR],Y
.3955f9		a8		tay		                TAY                                     ; Y := destination buffer address
.3955fa		e2 20		sep #$20	                SEP #$20        ; set A short
.3955fc		a9 38		lda #$38	                LDA #`DOS_FILE_BUFFS
.3955fe		48		pha		                PHA
.3955ff		ab		plb		                PLB
.395600		c2 20		rep #$20	                REP #$20        ; set A long
.395602		a9 00 02	lda #$0200	                LDA #DOS_SECTOR_SIZE                    ; A := the size of the buffers
.395605		f0 11		beq $395618	loop            BEQ done
.395607		48		pha		                PHA
.395608		e2 20		sep #$20	                SEP #$20        ; set A short
.39560a		bd 00 00	lda $380000,x	                LDA #0,B,X
.39560d		99 00 00	sta $380000,y	                STA #0,B,Y
.395610		c2 20		rep #$20	                REP #$20        ; set A long
.395612		68		pla		                PLA
.395613		3a		dec a		                DEC A
.395614		e8		inx		                INX
.395615		c8		iny		                INY
.395616		80 ed		bra $395605	                BRA loop
.395618		28		plp		done            PLP
.395619		ab		plb		                PLB
.39561a		2b		pld		                PLD
.39561b		7a		ply		                PLY
.39561c		fa		plx		                PLX
.39561d		6b		rtl		                RTL
.39561e						IF_COPY
.39561e		da		phx		                PHX
.39561f		5a		phy		                PHY
.395620		0b		phd		                PHD
.395621		8b		phb		                PHB
.395622		08		php		                PHP
.395623		48		pha		                PHA             ; begin setdbr macro
.395624		08		php		                PHP
.395625		e2 20		sep #$20	                SEP #$20        ; set A short
.395627		a9 00		lda #$00	                LDA #0
.395629		48		pha		                PHA
.39562a		ab		plb		                PLB
.39562b		28		plp		                PLP
.39562c		68		pla		                PLA             ; end setdbr macro
.39562d		48		pha		                PHA             ; begin setdp macro
.39562e		08		php		                PHP
.39562f		c2 20		rep #$20	                REP #$20        ; set A long
.395631		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395634		5b		tcd		                TCD
.395635		28		plp		                PLP
.395636		68		pla		                PLA             ; end setdp macro
.395637		22 68 55 39	jsl $395568	                JSL IF_ALLOCFD                  ; Allocate an FD for the source
.39563b		b0 03		bcs $395640	                BCS set_src_path
.39563d		82 7b fe	brl $3954bb	                BRL IF_PASSFAILURE              ; If failed: pass the failure up the chain
.395640						set_src_path
.395640		c2 30		rep #$30	                REP #$30        ; set A&X long
.395642		a0 02 00	ldy #$0002	                LDY #FILEDESC.PATH              ; Set the source path
.395645		a5 44		lda $0364	                LDA @b DOS_STR1_PTR
.395647		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.395649		c8		iny		                INY
.39564a		c8		iny		                INY
.39564b		a5 46		lda $0366	                LDA @b DOS_STR1_PTR+2
.39564d		97 20		sta [$0340],y	                STA [DOS_FD_PTR],Y
.39564f						alloc_dest
.39564f		c2 30		rep #$30	                REP #$30        ; set A&X long
.395651		a5 20		lda $0340	                LDA @b DOS_FD_PTR               ; set DOS_SRC_PTR to the file descriptor pointer
.395653		85 30		sta $0350	                STA @b DOS_SRC_PTR
.395655		a5 22		lda $0342	                LDA @b DOS_FD_PTR+2
.395657		85 32		sta $0352	                STA @b DOS_SRC_PTR+2
.395659		22 68 55 39	jsl $395568	                JSL IF_ALLOCFD                  ; Allocate an FD for the destination
.39565d		b0 0f		bcs $39566e	                BCS set_paths                   ; If everything is ok... start setting the paths
.39565f		a5 30		lda $0350	err_free_src_fd LDA @b DOS_SRC_PTR              ; Get the source file descriptor pointer
.395661		85 20		sta $0340	                STA @b DOS_FD_PTR
.395663		a5 32		lda $0352	                LDA @b DOS_SRC_PTR+2
.395665		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.395667		22 bc 55 39	jsl $3955bc	                JSL IF_FREEFD                   ; And free it
.39566b		82 4d fe	brl $3954bb	                BRL IF_PASSFAILURE              ; Pass the failure up the chain
.39566e						set_paths
.39566e		c2 30		rep #$30	                REP #$30        ; set A&X long
.395670		a5 20		lda $0340	                LDA @b DOS_FD_PTR               ; Set DOS_DST_PTR to the file descriptor pointer for the destination
.395672		85 34		sta $0354	                STA @b DOS_DST_PTR
.395674		a5 22		lda $0342	                LDA @b DOS_FD_PTR+2
.395676		85 36		sta $0356	                STA @b DOS_DST_PTR+2
.395678		a0 02 00	ldy #$0002	                LDY #FILEDESC.PATH              ; Set the destination path
.39567b		a5 48		lda $0368	                LDA @b DOS_STR2_PTR
.39567d		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.39567f		c8		iny		                INY
.395680		c8		iny		                INY
.395681		a5 4a		lda $036a	                LDA @b DOS_STR2_PTR+2
.395683		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.395685		a5 30		lda $0350	                LDA @b DOS_SRC_PTR              ; Get the source file descriptor pointer
.395687		85 20		sta $0340	                STA @b DOS_FD_PTR
.395689		a5 32		lda $0352	                LDA @b DOS_SRC_PTR+2
.39568b		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.39568d		22 f0 10 00	jsl $0010f0	                JSL F_OPEN                      ; Try to open the file
.395691		b0 10		bcs $3956a3	                BCS src_open                    ; If success, work with the openned file
.395693		00		brk #		                BRK
.395694		a5 34		lda $0354	err_free_dst_fd LDA @b DOS_DST_PTR              ; Get the destination file descriptor pointer
.395696		85 20		sta $0340	                STA @b DOS_FD_PTR
.395698		a5 36		lda $0356	                LDA @b DOS_DST_PTR+2
.39569a		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.39569c		22 bc 55 39	jsl $3955bc	                JSL IF_FREEFD                   ; And free it
.3956a0		82 bc ff	brl $39565f	                BRL err_free_src_fd             ; Free the source file descriptor
.3956a3		a0 12 00	ldy #$0012	src_open        LDY #FILEDESC.SIZE              ; destination file size := source file size
.3956a6		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.3956a8		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.3956aa		c8		iny		                INY
.3956ab		c8		iny		                INY
.3956ac		b7 30		lda [$0350],y	                LDA [DOS_SRC_PTR],Y
.3956ae		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.3956b0		22 e0 55 39	jsl $3955e0	                JSL DOS_SRC2DST                 ; Copy the first sector's worth of data
.3956b4		a5 34		lda $0354	                LDA @b DOS_DST_PTR              ; Get the destination file descriptor pointer
.3956b6		85 20		sta $0340	                STA @b DOS_FD_PTR
.3956b8		a5 36		lda $0356	                LDA @b DOS_DST_PTR+2
.3956ba		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.3956bc		22 f4 10 00	jsl $0010f4	                JSL F_CREATE                    ; Attempt to create the file
.3956c0		b0 0f		bcs $3956d1	                BCS read_next                   ; If sucessful, try to get the next cluster
.3956c2		a5 30		lda $0350	err_src_close   LDA @b DOS_SRC_PTR              ; Get the source file descriptor pointer
.3956c4		85 20		sta $0340	                STA @b DOS_FD_PTR
.3956c6		a5 32		lda $0352	                LDA @b DOS_SRC_PTR+2
.3956c8		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.3956ca		22 f8 10 00	jsl $0010f8	                JSL F_CLOSE                     ; Close the source file (maybe not really necessary)
.3956ce		82 c3 ff	brl $395694	                BRL err_free_dst_fd             ; Free the file descriptors and return an error
.3956d1						read_next
.3956d1		a5 30		lda $0350	                LDA @b DOS_SRC_PTR              ; Get the source file descriptor pointer
.3956d3		85 20		sta $0340	                STA @b DOS_FD_PTR
.3956d5		a5 32		lda $0352	                LDA @b DOS_SRC_PTR+2
.3956d7		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.3956d9		22 00 11 00	jsl $001100	                JSL F_READ                      ; Attempt to read the next sector of the source
.3956dd		b0 19		bcs $3956f8	                BCS copy2dest                   ; If successful, copy the sector
.3956df		e2 20		sep #$20	                SEP #$20        ; set A short
.3956e1		a5 0e		lda $032e	                LDA @b DOS_STATUS
.3956e3		c9 0a		cmp #$0a	                CMP #DOS_ERR_NOCLUSTER          ; Are there no more clusters in the source file?
.3956e5		f0 32		beq $395719	                BEQ file_copied                 ; Yes: we're done copying
.3956e7						err_dest_close
.3956e7		c2 20		rep #$20	                REP #$20        ; set A long
.3956e9		a5 34		lda $0354	                LDA @b DOS_DST_PTR              ; Get the destination file descriptor pointer
.3956eb		85 20		sta $0340	                STA @b DOS_FD_PTR
.3956ed		a5 36		lda $0356	                LDA @b DOS_DST_PTR+2
.3956ef		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.3956f1		22 f8 10 00	jsl $0010f8	                JSL F_CLOSE                     ; Attempt to close the destination
.3956f5		82 ca ff	brl $3956c2	                BRL err_src_close               ; Close the source and throw an error
.3956f8						copy2dest
.3956f8		22 e0 55 39	jsl $3955e0	                JSL DOS_SRC2DST                 ; Copy the source sector to the destination sector
.3956fc		a0 06 00	ldy #$0006	                LDY #FILEDESC.CLUSTER           ; destination sector cluster ID := 0 to append
.3956ff		a9 00 00	lda #$0000	                LDA #0
.395702		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.395704		c8		iny		                INY
.395705		c8		iny		                INY
.395706		97 34		sta [$0354],y	                STA [DOS_DST_PTR],Y
.395708		a5 34		lda $0354	                LDA @b DOS_DST_PTR              ; Get the destination file descriptor pointer
.39570a		85 20		sta $0340	                STA @b DOS_FD_PTR
.39570c		a5 36		lda $0356	                LDA @b DOS_DST_PTR+2
.39570e		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.395710		22 fc 10 00	jsl $0010fc	                JSL F_WRITE                     ; Attempt to write the destionation sector to the disk
.395714		90 d1		bcc $3956e7	                BCC err_dest_close              ; If error: close all files and throw the error
.395716		82 b8 ff	brl $3956d1	                BRL read_next                   ; Otherwise: repeat the loop
.395719						file_copied
.395719		c2 20		rep #$20	                REP #$20        ; set A long
.39571b		a5 34		lda $0354	                LDA @b DOS_DST_PTR              ; Get the destination file descriptor pointer
.39571d		85 20		sta $0340	                STA @b DOS_FD_PTR
.39571f		a5 36		lda $0356	                LDA @b DOS_DST_PTR+2
.395721		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.395723		22 f8 10 00	jsl $0010f8	                JSL F_CLOSE                     ; Close the destination
.395727		a5 30		lda $0350	                LDA @b DOS_SRC_PTR              ; Get the source file descriptor pointer
.395729		85 20		sta $0340	                STA @b DOS_FD_PTR
.39572b		a5 32		lda $0352	                LDA @b DOS_SRC_PTR+2
.39572d		85 22		sta $0342	                STA @b DOS_FD_PTR+2
.39572f		22 f8 10 00	jsl $0010f8	                JSL F_CLOSE                     ; Close the source
.395733		82 8c fd	brl $3954c2	                BRL IF_SUCCESS

;******  Return to file: src\kernel.asm


;******  Processing file: src\uart.asm

=$af13f8					    UART1_BASE = $AF13F8        ; Base address for UART 1 (COM1)
=$af12f8					    UART2_BASE = $AF12F8        ; Base address for UART 2 (COM2)
=$00						UART_TRHB = $00             ; Transmit/Receive Hold Buffer
=$00						UART_DLL = UART_TRHB        ; Divisor Latch Low Byte
=$01						UART_DLH = $01              ; Divisor Latch High Byte
=$01						UART_IER = UART_DLH         ; Interupt Enable Register
=$02						UART_FCR = $02              ; FIFO Control Register
=$02						UART_IIR = UART_FCR         ; Interupt Indentification Register
=$03						UART_LCR = $03              ; Line Control Register
=$04						UART_MCR = $04              ; Modem Control REgister
=$05						UART_LSR = $05              ; Line Status Register
=$06						UART_MSR = $06              ; Modem Status Register
=$07						UART_SR = $07               ; Scratch Register
=$20						UINT_LOW_POWER = $20        ; Enable Low Power Mode (16750)
=$10						UINT_SLEEP_MODE = $10       ; Enable Sleep Mode (16750)
=$08						UINT_MODEM_STATUS = $08     ; Enable Modem Status Interrupt
=$04						UINT_LINE_STATUS = $04      ; Enable Receiver Line Status Interupt
=$02						UINT_THR_EMPTY = $02        ; Enable Transmit Holding Register Empty interrupt
=$01						UINT_DATA_AVAIL = $01       ; Enable Recieve Data Available interupt
=$80						IIR_FIFO_ENABLED = $80      ; FIFO is enabled
=$40						IIR_FIFO_NONFUNC = $40      ; FIFO is not functioning
=$20						IIR_FIFO_64BYTE = $20       ; 64 byte FIFO enabled (16750)
=$00						IIR_MODEM_STATUS = $00      ; Modem Status Interrupt
=$02						IIR_THR_EMPTY = $02         ; Transmit Holding Register Empty Interrupt
=$04						IIR_DATA_AVAIL = $04        ; Data Available Interrupt
=$06						IIR_LINE_STATUS = $06       ; Line Status Interrupt
=$0c						IIR_TIMEOUT = $0C           ; Time-out Interrupt (16550 and later)
=$01						IIR_INTERRUPT_PENDING = $01 ; Interrupt Pending Flag
=$80						LCR_DLB = $80               ; Divisor Latch Access Bit
=$60						LCR_SBE = $60               ; Set Break Enable
=$00						LCR_PARITY_NONE = $00       ; Parity: None
=$08						LCR_PARITY_ODD = $08        ; Parity: Odd
=$18						LCR_PARITY_EVEN = $18       ; Parity: Even
=$28						LCR_PARITY_MARK = $28       ; Parity: Mark
=$38						LCR_PARITY_SPACE = $38      ; Parity: Space
=$00						LCR_STOPBIT_1 = $00         ; One Stop Bit
=$04						LCR_STOPBIT_2 = $04         ; 1.5 or 2 Stop Bits
=$00						LCR_DATABITS_5 = $00        ; Data Bits: 5
=$01						LCR_DATABITS_6 = $01        ; Data Bits: 6
=$02						LCR_DATABITS_7 = $02        ; Data Bits: 7
=$03						LCR_DATABITS_8 = $03        ; Data Bits: 8
=$80						LSR_ERR_RECIEVE = $80       ; Error in Received FIFO
=$40						LSR_XMIT_DONE = $40         ; All data has been transmitted
=$20						LSR_XMIT_EMPTY = $20        ; Empty transmit holding register
=$10						LSR_BREAK_INT = $10         ; Break interrupt
=$08						LSR_ERR_FRAME = $08         ; Framing error
=$04						LSR_ERR_PARITY = $04        ; Parity error
=$02						LSR_ERR_OVERRUN = $02       ; Overrun error
=$01						LSR_DATA_AVAIL = $01        ; Data is ready in the receive buffer
=384						UART_300 = 384              ; Code for 300 bps
=96						UART_1200 = 96              ; Code for 1200 bps
=48						UART_2400 = 48              ; Code for 2400 bps
=24						UART_4800 = 24              ; Code for 4800 bps
=12						UART_9600 = 12              ; Code for 9600 bps
=6						UART_19200 = 6              ; Code for 19200 bps
=3						UART_38400 = 3              ; Code for 28400 bps
=2						UART_57600 = 2              ; Code for 57600 bps
=1						UART_115200 = 1             ; Code for 115200 bps
.395736						UART_SELECT
.395736		08		php		            PHP
.395737		c2 20		rep #$20	                REP #$20        ; set A long
.395739		c9 02 00	cmp #$0002	            CMP #2
.39573c		f0 07		beq $395745	            BEQ is_COM2
.39573e		c2 20		rep #$20	                REP #$20        ; set A long
.395740		a9 f8 13	lda #$13f8	            LDA #<>UART1_BASE
.395743		80 05		bra $39574a	            BRA setaddr
.395745						is_COM2
.395745		c2 20		rep #$20	                REP #$20        ; set A long
.395747		a9 f8 12	lda #$12f8	            LDA #<>UART2_BASE
.39574a		8f 00 07 00	sta $000700	setaddr     STA @lCURRUART
.39574e		e2 20		sep #$20	                SEP #$20        ; set A short
.395750		a9 af		lda #$af	            LDA #`UART1_BASE
.395752		8f 02 07 00	sta $000702	            STA @lCURRUART+2
.395756		28		plp		            PLP
.395757		6b		rtl		            RTL
.395758						UART_SETBPS
.395758		08		php		            PHP
.395759		0b		phd		            PHD
.39575a		48		pha		                PHA             ; begin setdp macro
.39575b		08		php		                PHP
.39575c		c2 20		rep #$20	                REP #$20        ; set A long
.39575e		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.395761		5b		tcd		                TCD
.395762		28		plp		                PLP
.395763		68		pla		                PLA             ; end setdp macro
.395764		c2 30		rep #$30	                REP #$30        ; set A&X long
.395766		48		pha		            PHA
.395767		e2 20		sep #$20	                SEP #$20        ; set A short
.395769		a0 03 00	ldy #$0003	            LDY #UART_LCR       ; Enable divisor latch
.39576c		b7 00		lda [$0700],y	            LDA [CURRUART],Y
.39576e		09 80		ora #$80	            ORA #LCR_DLB
.395770		97 00		sta [$0700],y	            STA [CURRUART],Y
.395772		c2 20		rep #$20	                REP #$20        ; set A long
.395774		68		pla		            PLA
.395775		a0 00 00	ldy #$0000	            LDY #UART_DLL
.395778		97 00		sta [$0700],y	            STA [CURRUART],Y    ; Save the divisor to the UART
.39577a		e2 20		sep #$20	                SEP #$20        ; set A short
.39577c		a0 03 00	ldy #$0003	            LDY #UART_LCR       ; Disable divisor latch
.39577f		b7 00		lda [$0700],y	            LDA [CURRUART],Y
.395781		49 80		eor #$80	            EOR #LCR_DLB
.395783		97 00		sta [$0700],y	            STA [CURRUART],Y
.395785		2b		pld		            PLD
.395786		28		plp		            PLP
.395787		6b		rtl		            RTL
.395788						UART_SETLCR
.395788		08		php		            PHP
.395789		0b		phd		            PHD
.39578a		48		pha		                PHA             ; begin setdp macro
.39578b		08		php		                PHP
.39578c		c2 20		rep #$20	                REP #$20        ; set A long
.39578e		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.395791		5b		tcd		                TCD
.395792		28		plp		                PLP
.395793		68		pla		                PLA             ; end setdp macro
.395794		e2 20		sep #$20	                SEP #$20        ; set A short
.395796		c2 10		rep #$10	                REP #$10        ; set X long
.395798		29 7f		and #$7f	            AND #$7F            ; We don't want to alter divisor latch
.39579a		a0 03 00	ldy #$0003	            LDY #UART_LCR
.39579d		97 00		sta [$0700],y	            STA [CURRUART],Y
.39579f		2b		pld		            PLD
.3957a0		28		plp		            PLP
.3957a1		6b		rtl		            RTL
.3957a2						UART_INIT
.3957a2		08		php		            PHP
.3957a3		0b		phd		            PHD
.3957a4		c2 30		rep #$30	                REP #$30        ; set A&X long
.3957a6		48		pha		                PHA             ; begin setdp macro
.3957a7		08		php		                PHP
.3957a8		c2 20		rep #$20	                REP #$20        ; set A long
.3957aa		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.3957ad		5b		tcd		                TCD
.3957ae		28		plp		                PLP
.3957af		68		pla		                PLA             ; end setdp macro
.3957b0		a9 01 00	lda #$0001	            LDA #UART_115200
.3957b3		22 58 57 39	jsl $395758	            JSL UART_SETBPS
.3957b7		e2 20		sep #$20	                SEP #$20        ; set A short
.3957b9		a9 03		lda #$03	            LDA #LCR_PARITY_NONE | LCR_STOPBIT_1 | LCR_DATABITS_8
.3957bb		22 88 57 39	jsl $395788	            JSL UART_SETLCR
.3957bf		a9 e1		lda #$e1	            LDA #%11100001
.3957c1		a0 02 00	ldy #$0002	            LDY #UART_FCR
.3957c4		97 00		sta [$0700],y	            STA [CURRUART],Y
.3957c6		2b		pld		            PLD
.3957c7		28		plp		            PLP
.3957c8		6b		rtl		            RTL
.3957c9						UART_HASBYT
.3957c9		08		php		            PHP
.3957ca		0b		phd		            PHD
.3957cb		c2 30		rep #$30	                REP #$30        ; set A&X long
.3957cd		48		pha		                PHA             ; begin setdp macro
.3957ce		08		php		                PHP
.3957cf		c2 20		rep #$20	                REP #$20        ; set A long
.3957d1		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.3957d4		5b		tcd		                TCD
.3957d5		28		plp		                PLP
.3957d6		68		pla		                PLA             ; end setdp macro
.3957d7		e2 20		sep #$20	                SEP #$20        ; set A short
.3957d9		a0 05 00	ldy #$0005	            LDY #UART_LSR           ; Check the receive FIFO
.3957dc		b7 00		lda [$0700],y	wait_putc   LDA [CURRUART],Y
.3957de		29 01		and #$01	            AND #LSR_DATA_AVAIL
.3957e0		d0 04		bne $3957e6	            BNE ret_true            ; If flag is set, return true
.3957e2		2b		pld		ret_false   PLD                     ; Return false
.3957e3		28		plp		            PLP
.3957e4		18		clc		            CLC
.3957e5		6b		rtl		            RTL
.3957e6		2b		pld		ret_true    PLD                     ; Return true
.3957e7		28		plp		            PLP
.3957e8		38		sec		            SEC
.3957e9		6b		rtl		            RTL
.3957ea						UART_GETC
.3957ea		08		php		            PHP
.3957eb		0b		phd		            PHD
.3957ec		c2 30		rep #$30	                REP #$30        ; set A&X long
.3957ee		48		pha		                PHA             ; begin setdp macro
.3957ef		08		php		                PHP
.3957f0		c2 20		rep #$20	                REP #$20        ; set A long
.3957f2		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.3957f5		5b		tcd		                TCD
.3957f6		28		plp		                PLP
.3957f7		68		pla		                PLA             ; end setdp macro
.3957f8		e2 20		sep #$20	                SEP #$20        ; set A short
.3957fa		a0 05 00	ldy #$0005	            LDY #UART_LSR           ; Check the receive FIFO
.3957fd		b7 00		lda [$0700],y	wait_getc   LDA [CURRUART],Y
.3957ff		29 01		and #$01	            AND #LSR_DATA_AVAIL
.395801		f0 fa		beq $3957fd	            BEQ wait_getc           ; If the flag is clear, wait
.395803		a0 00 00	ldy #$0000	            LDY #UART_TRHB          ; Get the byte from the receive FIFO
.395806		b7 00		lda [$0700],y	            LDA [CURRUART],Y
.395808		2b		pld		            PLD
.395809		28		plp		            PLP
.39580a		6b		rtl		            RTL
.39580b						UART_PUTC
.39580b		08		php		            PHP
.39580c		0b		phd		            PHD
.39580d		c2 30		rep #$30	                REP #$30        ; set A&X long
.39580f		48		pha		                PHA             ; begin setdp macro
.395810		08		php		                PHP
.395811		c2 20		rep #$20	                REP #$20        ; set A long
.395813		a9 00 07	lda #$0700	                LDA #CURRUART         ; set DP to page 0
.395816		5b		tcd		                TCD
.395817		28		plp		                PLP
.395818		68		pla		                PLA             ; end setdp macro
.395819		e2 20		sep #$20	                SEP #$20        ; set A short
.39581b		48		pha		            PHA                     ; Wait for the transmit FIFO to free up
.39581c		a0 05 00	ldy #$0005	            LDY #UART_LSR
.39581f		b7 00		lda [$0700],y	wait_putc   LDA [CURRUART],Y
.395821		29 20		and #$20	            AND #LSR_XMIT_EMPTY
.395823		f0 fa		beq $39581f	            BEQ wait_putc
.395825		68		pla		            PLA
.395826		a0 00 00	ldy #$0000	            LDY #UART_TRHB
.395829		97 00		sta [$0700],y	            STA [CURRUART],Y
.39582b		2b		pld		            PLD
.39582c		28		plp		            PLP
.39582d		6b		rtl		            RTL
.39582e						UART_PUTS
.39582e		08		php		            PHP
.39582f		e2 20		sep #$20	                SEP #$20        ; set A short
.395831		bd 00 00	lda $0000,x	put_loop    LDA #0,B,X
.395834		f0 07		beq $39583d	            BEQ done
.395836		22 0b 58 39	jsl $39580b	            JSL UART_PUTC
.39583a		e8		inx		            INX
.39583b		80 f4		bra $395831	            BRA put_loop
.39583d		28		plp		done        PLP
.39583e		6b		rtl		            RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\joystick.asm

.39583f						JOYSTICK_SET_NES_MODE
.39583f		e2 20		sep #$20	                SEP #$20        ; set A short
.395841		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395845		29 fb		and #$fb	          AND #~NES_SNES_JOY  ; 0 = NES (8 bit shift)
.395847		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.39584b		6b		rtl		          RTL
.39584c						JOYSTICK_SET_SNES_MODE
.39584c		e2 20		sep #$20	                SEP #$20        ; set A short
.39584e		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395852		29 fb		and #$fb	          AND #~NES_SNES_JOY
.395854		09 04		ora #$04	          ORA #NES_SNES_JOY   ; 1 = SNES (12 Bit Shift)
.395856		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.39585a		6b		rtl		          RTL
.39585b						JOYSTICK_ENABLE_NES_SNES_PORT0
.39585b		e2 20		sep #$20	                SEP #$20        ; set A short
.39585d		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395861		29 fe		and #$fe	          AND #~NES_SNES_EN0
.395863		09 01		ora #$01	          ORA #NES_SNES_EN0
.395865		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395869		6b		rtl		          RTL
.39586a						JOYSTICK_ENABLE_NES_SNES_PORT1
.39586a		e2 20		sep #$20	                SEP #$20        ; set A short
.39586c		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395870		29 fd		and #$fd	          AND #~NES_SNES_EN1
.395872		09 02		ora #$02	          ORA #NES_SNES_EN1
.395874		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395878		6b		rtl		          RTL
.395879						JOYSTICK_DISABLE_NES_SNES_PORT0
.395879		e2 20		sep #$20	                SEP #$20        ; set A short
.39587b		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.39587f		29 fe		and #$fe	          AND #~NES_SNES_EN0
.395881		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395885		6b		rtl		          RTL
.395886						JOYSTICK_DISABLE_NES_SNES_PORT1
.395886		e2 20		sep #$20	                SEP #$20        ; set A short
.395888		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.39588c		29 fd		and #$fd	          AND #~NES_SNES_EN1
.39588e		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.395892		6b		rtl		          RTL
.395893						JOYSTICK_NES_SNES_TRIG_WITH_POLL
.395893		e2 20		sep #$20	                SEP #$20        ; set A short
.395895		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.395899		29 03		and #$03	          AND #(NES_SNES_EN0 | NES_SNES_EN1)
.39589b		c9 00		cmp #$00	          CMP #$00
.39589d		f0 14		beq $3958b3	          BEQ END_OF_JOYSTICK_POLL
.39589f		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE
.3958a3		09 80		ora #$80	          ORA #NES_SNES_TRIG   ; Set to 1 (Will auto Clear)
.3958a5		8f 04 e8 af	sta $afe804	          STA JOYSTICK_MODE
.3958a9						JOYSTICK_POLLING_ISNOTOVER
.3958a9		af 04 e8 af	lda $afe804	          LDA JOYSTICK_MODE ;
.3958ad		29 40		and #$40	          AND #NES_SNES_DONE
.3958af		c9 40		cmp #$40	          CMP #NES_SNES_DONE
.3958b1		d0 f6		bne $3958a9	          BNE JOYSTICK_POLLING_ISNOTOVER
.3958b3						END_OF_JOYSTICK_POLL
.3958b3		6b		rtl		          RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\Libraries/sdc_library.asm

.3958b4						SDC_TEST
.3958b4		8b		phb		                PHB
.3958b5		0b		phd		                PHD
.3958b6		08		php		                PHP
.3958b7		48		pha		                PHA             ; begin setdbr macro
.3958b8		08		php		                PHP
.3958b9		e2 20		sep #$20	                SEP #$20        ; set A short
.3958bb		a9 00		lda #$00	                LDA #0
.3958bd		48		pha		                PHA
.3958be		ab		plb		                PLB
.3958bf		28		plp		                PLP
.3958c0		68		pla		                PLA             ; end setdbr macro
.3958c1		48		pha		                PHA             ; begin setdp macro
.3958c2		08		php		                PHP
.3958c3		c2 20		rep #$20	                REP #$20        ; set A long
.3958c5		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3958c8		5b		tcd		                TCD
.3958c9		28		plp		                PLP
.3958ca		68		pla		                PLA             ; end setdp macro
.3958cb		e2 20		sep #$20	                SEP #$20        ; set A short
.3958cd		a9 f0		lda #$f0	                LDA #$F0                            ; Set white on black background
.3958cf		8d 1e 00	sta $001e	                STA @w CURCOLOR
.3958d2		22 a8 10 00	jsl $0010a8	                JSL CLRSCREEN
.3958d6		22 a0 10 00	jsl $0010a0	                JSL CSRHOME
.3958da		22 1a 59 39	jsl $39591a	                JSL SDC_INIT                        ; Attempt to initilize the SDC interface
.3958de		b0 03		bcs $3958e3	                BCS init_ok
.3958e0		82 15 00	brl $3958f8	                BRL done
.3958e3		a9 02		lda #$02	init_ok         LDA #BIOS_DEV_SD
.3958e5		85 01		sta $0321	                STA BIOS_DEV
.3958e7		22 22 3f 39	jsl $393f22	                JSL DOS_MOUNT                       ; Attempt to mount the SDC
.3958eb		b0 03		bcs $3958f0	                BCS mount_ok
.3958ed		82 08 00	brl $3958f8	                BRL done
.3958f0		22 d9 4f 39	jsl $394fd9	mount_ok        JSL IF_DIROPEN
.3958f4		b0 02		bcs $3958f8	                BCS all_ok
.3958f6		80 00		bra $3958f8	                BRA done
.3958f8						all_ok
.3958f8		22 6c 10 00	jsl $00106c	done            JSL PRINTCR
.3958fc		28		plp		                PLP
.3958fd		2b		pld		                PLD
.3958fe		ab		plb		                PLB
.3958ff		6b		rtl		                RTL
.395900						SDC_WAITBUSY
.395900		08		php		                PHP
.395901		e2 20		sep #$20	                SEP #$20        ; set A short
.395903		af 04 ea af	lda $afea04	wait_xact       LDA @l SDC_TRANS_STATUS_REG         ; Wait for the transaction to complete
.395907		29 01		and #$01	                AND #SDC_TRANS_BUSY
.395909		c9 01		cmp #$01	                CMP #SDC_TRANS_BUSY
.39590b		f0 f6		beq $395903	                BEQ wait_xact
.39590d		28		plp		                PLP
.39590e		6b		rtl		                RTL
.39590f						SDC_RESET
.39590f		08		php		                PHP
.395910		e2 20		sep #$20	                SEP #$20        ; set A short
.395912		a9 01		lda #$01	                LDA #1
.395914		8f 01 ea af	sta $afea01	                STA @l SDC_CONTROL_REG
.395918		28		plp		                PLP
.395919		6b		rtl		                RTL
.39591a						SDC_INIT
.39591a		0b		phd		                PHD
.39591b		8b		phb		                PHB
.39591c		08		php		                PHP
.39591d		48		pha		                PHA             ; begin setdbr macro
.39591e		08		php		                PHP
.39591f		e2 20		sep #$20	                SEP #$20        ; set A short
.395921		a9 00		lda #$00	                LDA #0
.395923		48		pha		                PHA
.395924		ab		plb		                PLB
.395925		28		plp		                PLP
.395926		68		pla		                PLA             ; end setdbr macro
.395927		48		pha		                PHA             ; begin setdp macro
.395928		08		php		                PHP
.395929		c2 20		rep #$20	                REP #$20        ; set A long
.39592b		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39592e		5b		tcd		                TCD
.39592f		28		plp		                PLP
.395930		68		pla		                PLA             ; end setdp macro
.395931		e2 20		sep #$20	                SEP #$20        ; set A short
.395933		af 12 e8 af	lda $afe812	                LDA @l SDCARD_STAT                  ; Check the SDC status
.395937		89 01		bit #$01	                BIT #SDC_DETECTED                   ; Is a card present
.395939		f0 04		beq $39593f	                BEQ start_trans                     ; Yes: start the transaction
.39593b		a9 87		lda #$87	                LDA #BIOS_ERR_NOMEDIA               ; No: return a NO MEDIA error
.39593d		80 22		bra $395961	                BRA set_error
.39593f		a9 01		lda #$01	start_trans     LDA #SDC_TRANS_INIT_SD
.395941		8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG           ; Set Init SD
.395945		a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.395947		8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.39594b		22 00 59 39	jsl $395900	                JSL SDC_WAITBUSY                    ; Wait for initialization to complete
.39594f		af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.395953		d0 07		bne $39595c	                BNE ret_error                       ; Is there one? Process the error
.395955		64 00		stz $0320	ret_success     STZ BIOS_STATUS
.395957		28		plp		                PLP
.395958		ab		plb		                PLB
.395959		2b		pld		                PLD
.39595a		38		sec		                SEC
.39595b		6b		rtl		                RTL
.39595c		8d 06 03	sta $0306	ret_error       STA @w FDC_ST0
.39595f		a9 8b		lda #$8b	                LDA #BIOS_ERR_NOTINIT
.395961		85 00		sta $0320	set_error       STA BIOS_STATUS
.395963		28		plp		                PLP
.395964		ab		plb		                PLB
.395965		2b		pld		                PLD
.395966		18		clc		                CLC
.395967		6b		rtl		                RTL
.395968						SDC_GETBLOCK
.395968		0b		phd		                PHD
.395969		8b		phb		                PHB
.39596a		08		php		                PHP
.39596b		48		pha		                PHA             ; begin setdbr macro
.39596c		08		php		                PHP
.39596d		e2 20		sep #$20	                SEP #$20        ; set A short
.39596f		a9 00		lda #$00	                LDA #0
.395971		48		pha		                PHA
.395972		ab		plb		                PLB
.395973		28		plp		                PLP
.395974		68		pla		                PLA             ; end setdbr macro
.395975		48		pha		                PHA             ; begin setdp macro
.395976		08		php		                PHP
.395977		c2 20		rep #$20	                REP #$20        ; set A long
.395979		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39597c		5b		tcd		                TCD
.39597d		28		plp		                PLP
.39597e		68		pla		                PLA             ; end setdp macro
.39597f		e2 20		sep #$20	                SEP #$20        ; set A short
.395981		af 12 e8 af	lda $afe812	                LDA @l SDCARD_STAT                  ; Check the SDC status
.395985		89 01		bit #$01	                BIT #SDC_DETECTED                   ; Is a card present
.395987		f0 04		beq $39598d	                BEQ led_on                          ; Yes: turn on the LED
.395989		a9 87		lda #$87	                LDA #BIOS_ERR_NOMEDIA               ; No: return a NO MEDIA error
.39598b		80 71		bra $3959fe	                BRA ret_error
.39598d		af 80 e8 af	lda $afe880	led_on          LDA @l GABE_MSTR_CTRL               ; Turn on the SDC activity light
.395991		09 02		ora #$02	                ORA #GABE_CTRL_SDC_LED
.395993		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395997		a9 00		lda #$00	                LDA #0
.395999		8f 07 ea af	sta $afea07	                STA @l SDC_SD_ADDR_7_0_REG
.39599d		a5 02		lda $0322	                LDA BIOS_LBA                        ; Set the LBA to read
.39599f		0a		asl a		                ASL A
.3959a0		8f 08 ea af	sta $afea08	                STA @l SDC_SD_ADDR_15_8_REG
.3959a4		a5 03		lda $0323	                LDA BIOS_LBA+1
.3959a6		2a		rol a		                ROL A
.3959a7		8f 09 ea af	sta $afea09	                STA @l SDC_SD_ADDR_23_16_REG
.3959ab		a5 04		lda $0324	                LDA BIOS_LBA+2
.3959ad		2a		rol a		                ROL A
.3959ae		8f 0a ea af	sta $afea0a	                STA @l SDC_SD_ADDR_31_24_REG
.3959b2		a9 02		lda #$02	                LDA #SDC_TRANS_READ_BLK             ; Set the transaction to READ
.3959b4		8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG
.3959b8		a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.3959ba		8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.3959be		22 00 59 39	jsl $395900	                JSL SDC_WAITBUSY                    ; Wait for transaction to complete
.3959c2		af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.3959c6		d0 36		bne $3959fe	                BNE ret_error                       ; Is there one? Process the error
.3959c8		e2 20		sep #$20	                SEP #$20        ; set A short
.3959ca		af 13 ea af	lda $afea13	                LDA @l SDC_RX_FIFO_DATA_CNT_LO      ; Record the number of bytes read
.3959ce		85 0a		sta $032a	                STA BIOS_FIFO_COUNT
.3959d0		af 12 ea af	lda $afea12	                LDA @l SDC_RX_FIFO_DATA_CNT_HI
.3959d4		85 0b		sta $032b	                STA BIOS_FIFO_COUNT+1
.3959d6		c2 10		rep #$10	                REP #$10        ; set X long
.3959d8		a0 00 00	ldy #$0000	                LDY #0
.3959db		af 10 ea af	lda $afea10	loop_rd         LDA @l SDC_RX_FIFO_DATA_REG         ; Get the byte...
.3959df		97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y               ; Save it to the buffer
.3959e1		c8		iny		                INY                                 ; Advance to the next byte
.3959e2		c0 00 02	cpy #$0200	                CPY #512                            ; Have we read all the bytes?
.3959e5		d0 f4		bne $3959db	                BNE loop_rd                         ; No: keep reading
.3959e7		af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.3959eb		d0 11		bne $3959fe	                BNE ret_error                       ; Is there one? Process the error
.3959ed		64 00		stz $0320	ret_success     STZ BIOS_STATUS                     ; Return success
.3959ef		af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.3959f3		29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.3959f5		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.3959f9		28		plp		                PLP
.3959fa		ab		plb		                PLB
.3959fb		2b		pld		                PLD
.3959fc		38		sec		                SEC
.3959fd		6b		rtl		                RTL
.3959fe		85 00		sta $0320	ret_error       STA BIOS_STATUS
.395a00		af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395a04		29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.395a06		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395a0a		28		plp		                PLP
.395a0b		ab		plb		                PLB
.395a0c		2b		pld		                PLD
.395a0d		18		clc		                CLC
.395a0e		6b		rtl		                RTL
.395a0f						SDC_PUTBLOCK
.395a0f		0b		phd		                PHD
.395a10		8b		phb		                PHB
.395a11		08		php		                PHP
.395a12		48		pha		                PHA             ; begin setdbr macro
.395a13		08		php		                PHP
.395a14		e2 20		sep #$20	                SEP #$20        ; set A short
.395a16		a9 00		lda #$00	                LDA #0
.395a18		48		pha		                PHA
.395a19		ab		plb		                PLB
.395a1a		28		plp		                PLP
.395a1b		68		pla		                PLA             ; end setdbr macro
.395a1c		48		pha		                PHA             ; begin setdp macro
.395a1d		08		php		                PHP
.395a1e		c2 20		rep #$20	                REP #$20        ; set A long
.395a20		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.395a23		5b		tcd		                TCD
.395a24		28		plp		                PLP
.395a25		68		pla		                PLA             ; end setdp macro
.395a26		e2 20		sep #$20	                SEP #$20        ; set A short
.395a28		af 12 e8 af	lda $afe812	                LDA @l SDCARD_STAT                  ; Check the SDC status
.395a2c		89 01		bit #$01	                BIT #SDC_DETECTED                   ; Is a card present
.395a2e		f0 04		beq $395a34	                BEQ check_wp                        ; Yes: check for write protect
.395a30		a9 87		lda #$87	                LDA #BIOS_ERR_NOMEDIA               ; No: return a NO MEDIA error
.395a32		80 65		bra $395a99	                BRA ret_error
.395a34		89 02		bit #$02	check_wp        BIT #SDC_WRITEPROT                  ; Is card writable?
.395a36		f0 04		beq $395a3c	                BEQ led_on                          ; Yes: start the transaction
.395a38		a9 86		lda #$86	                LDA #BIOS_ERR_WRITEPROT             ; No: return a WRITE PROTECT error
.395a3a		80 5d		bra $395a99	                BRA ret_error
.395a3c		af 80 e8 af	lda $afe880	led_on          LDA @l GABE_MSTR_CTRL               ; Turn on the SDC activity light
.395a40		09 02		ora #$02	                ORA #GABE_CTRL_SDC_LED
.395a42		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395a46		c2 10		rep #$10	                REP #$10        ; set X long
.395a48		a0 00 00	ldy #$0000	                LDY #0
.395a4b		b7 06		lda [$0326],y	loop_wr         LDA [BIOS_BUFF_PTR],Y               ; Get the byte...
.395a4d		8f 20 ea af	sta $afea20	                STA @l SDC_TX_FIFO_DATA_REG         ; Save it to the SDC
.395a51		c8		iny		                INY                                 ; Advance to the next byte
.395a52		c0 00 02	cpy #$0200	                CPY #512                            ; Have we read all the bytes?
.395a55		d0 f4		bne $395a4b	                BNE loop_wr                         ; No: keep writing
.395a57		a9 00		lda #$00	                LDA #0
.395a59		8f 07 ea af	sta $afea07	                STA @l SDC_SD_ADDR_7_0_REG
.395a5d		a5 02		lda $0322	                LDA BIOS_LBA                        ; Set the LBA to write
.395a5f		0a		asl a		                ASL A
.395a60		8f 08 ea af	sta $afea08	                STA @l SDC_SD_ADDR_15_8_REG
.395a64		a5 03		lda $0323	                LDA BIOS_LBA+1
.395a66		2a		rol a		                ROL A
.395a67		8f 09 ea af	sta $afea09	                STA @l SDC_SD_ADDR_23_16_REG
.395a6b		a5 04		lda $0324	                LDA BIOS_LBA+2
.395a6d		2a		rol a		                ROL A
.395a6e		8f 0a ea af	sta $afea0a	                STA @l SDC_SD_ADDR_31_24_REG
.395a72		a9 03		lda #$03	                LDA #SDC_TRANS_WRITE_BLK            ; Set the transaction to WRITE
.395a74		8f 02 ea af	sta $afea02	                STA @l SDC_TRANS_TYPE_REG
.395a78		a9 01		lda #$01	                LDA #SDC_TRANS_START                ; Set the transaction to start
.395a7a		8f 03 ea af	sta $afea03	                STA @l SDC_TRANS_CONTROL_REG
.395a7e		22 00 59 39	jsl $395900	                JSL SDC_WAITBUSY                    ; Wait for transaction to complete
.395a82		af 05 ea af	lda $afea05	                LDA @l SDC_TRANS_ERROR_REG          ; Check for errors
.395a86		d0 11		bne $395a99	                BNE ret_error                       ; Is there one? Process the error
.395a88		64 00		stz $0320	ret_success     STZ BIOS_STATUS                     ; Return success
.395a8a		af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395a8e		29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.395a90		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395a94		28		plp		                PLP
.395a95		ab		plb		                PLB
.395a96		2b		pld		                PLD
.395a97		38		sec		                SEC
.395a98		6b		rtl		                RTL
.395a99		85 00		sta $0320	ret_error       STA BIOS_STATUS
.395a9b		af 80 e8 af	lda $afe880	                LDA @l GABE_MSTR_CTRL               ; Turn off the SDC activity light
.395a9f		29 fd		and #$fd	                AND #~GABE_CTRL_SDC_LED
.395aa1		8f 80 e8 af	sta $afe880	                STA @l GABE_MSTR_CTRL
.395aa5		28		plp		                PLP
.395aa6		ab		plb		                PLB
.395aa7		2b		pld		                PLD
.395aa8		18		clc		                CLC
.395aa9		6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\Libraries/fdc_library.asm

=4295454					FDC_MOTOR_TIME = 4295454        ; Time to wait for the motor to come on: 300ms
=2147727					FDC_SEEK_TIME = 2147727         ; Time to wait for a seek to happen: 150ms
=900						FDC_MOTOR_ON_TIME = 60*15       ; Time (in SOF interrupt counts) for the motor to stay on: ~15s?
=30						FDC_WAIT_TIME = 30              ; Time (in SOF interrupt counts) to allow for a waiting loop to continue
=13						BPB_SECPERCLUS12_OFF = 13       ; Offset to sectors per cluster in a FAT12 boot sector
=17						BPB_ROOT_MAX_ENTRY12_OFF = 17   ; Offset to the maximum number of entries in the root directory in FAT12 boot sector
=22						BPB_SECPERFAT12_OFF = 22        ; Offset to sectors per FAT on a FAT12 boot sector
.395aaa						FDC_TEST
.395aaa		8b		phb		                    PHB
.395aab		0b		phd		                    PHD
.395aac		08		php		                    PHP
.395aad		48		pha		                PHA             ; begin setdbr macro
.395aae		08		php		                PHP
.395aaf		e2 20		sep #$20	                SEP #$20        ; set A short
.395ab1		a9 00		lda #$00	                LDA #0
.395ab3		48		pha		                PHA
.395ab4		ab		plb		                PLB
.395ab5		28		plp		                PLP
.395ab6		68		pla		                PLA             ; end setdbr macro
.395ab7		48		pha		                PHA             ; begin setdp macro
.395ab8		08		php		                PHP
.395ab9		c2 20		rep #$20	                REP #$20        ; set A long
.395abb		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395abe		5b		tcd		                TCD
.395abf		28		plp		                PLP
.395ac0		68		pla		                PLA             ; end setdp macro
.395ac1		e2 20		sep #$20	                SEP #$20        ; set A short
.395ac3		a9 f0		lda #$f0	                    LDA #$F0
.395ac5		8d 1e 00	sta $001e	                    STA @w CURCOLOR
.395ac8		22 a8 10 00	jsl $0010a8	                    JSL CLRSCREEN
.395acc		22 a0 10 00	jsl $0010a0	                    JSL CSRHOME
.395ad0		c2 30		rep #$30	                REP #$30        ; set A&X long
.395ad2		22 a0 5d 39	jsl $395da0	                    JSL FDC_Init
.395ad6		b0 03		bcs $395adb	                    BCS init_ok
.395ad8		82 20 00	brl $395afb	                    BRL motor_off
.395adb		22 9f 64 39	jsl $39649f	init_ok             JSL FDC_CHK_MEDIA
.395adf		90 03		bcc $395ae4	                    BCC no_media
.395ae1		82 03 00	brl $395ae7	                    BRL is_ok1
.395ae4						no_media
.395ae4		82 14 00	brl $395afb	                    BRL motor_off
.395ae7		22 32 63 39	jsl $396332	is_ok1              JSL FDC_MOUNT
.395aeb		90 03		bcc $395af0	                    BCC mount_err
.395aed		82 03 00	brl $395af3	                    BRL is_ok2
.395af0						mount_err
.395af0		82 08 00	brl $395afb	                    BRL motor_off
.395af3		22 07 5b 39	jsl $395b07	is_ok2              JSL FDC_TEST_PUTBLOCK
.395af7		b0 02		bcs $395afb	                    BCS all_ok
.395af9		80 00		bra $395afb	                    BRA motor_off
.395afb						all_ok
.395afb		22 6c 10 00	jsl $00106c	motor_off           JSL PRINTCR
.395aff		22 50 5e 39	jsl $395e50	                    JSL FDC_Motor_Off
.395b03		28		plp		                    PLP
.395b04		2b		pld		                    PLD
.395b05		ab		plb		                    PLB
.395b06		6b		rtl		                    RTL
.395b07						FDC_TEST_PUTBLOCK
.395b07		e2 20		sep #$20	                SEP #$20        ; set A short
.395b09		a9 00		lda #$00	                    LDA #0                          ; Initialize the data to write to the drive
.395b0b		a2 00 00	ldx #$0000	                    LDX #0
.395b0e		9f 00 00 03	sta $030000,x	init_loop           STA @l TEST_BUFFER,X
.395b12		1a		inc a		                    INC A
.395b13		e8		inx		                    INX
.395b14		e0 00 02	cpx #$0200	                    CPX #512
.395b17		d0 f5		bne $395b0e	                    BNE init_loop
.395b19		c2 20		rep #$20	                REP #$20        ; set A long
.395b1b		a9 00 00	lda #$0000	                    LDA #<>TEST_BUFFER              ; Set BIOS_BUFF_PTR
.395b1e		8f 26 03 00	sta $000326	                    STA @l BIOS_BUFF_PTR
.395b22		a9 03 00	lda #$0003	                    LDA #`TEST_BUFFER
.395b25		8f 28 03 00	sta $000328	                    STA @l BIOS_BUFF_PTR+2
.395b29		a9 64 00	lda #$0064	                    LDA #100                        ; Set LBA = 100
.395b2c		8f 22 03 00	sta $000322	                    STA @l BIOS_LBA
.395b30		a9 00 00	lda #$0000	                    LDA #0
.395b33		8f 24 03 00	sta $000324	                    STA @l BIOS_LBA+2
.395b37		22 c6 62 39	jsl $3962c6	                    JSL FDC_PUTBLOCK                ; Try to write the data
.395b3b		6b		rtl		                    RTL
>395b3c		40 46 3a 53 41 4d 50 4c		BOOT_FILE           .null "@F:SAMPLE.PGX Hello, world!"
>395b44		45 2e 50 47 58 20 48 65 6c 6c 6f 2c 20 77 6f 72
>395b54		6c 64 21 00
=$020000					TEST_LOCATION = $020000                     ; Location to try to load it
=$030000					TEST_BUFFER = $030000                       ; Temporary location for a cluster buffer
.395b58						FDC_Check_RQM
.395b58		0b		phd		                    PHD
.395b59		08		php		                    PHP
.395b5a		48		pha		                PHA             ; begin setdp macro
.395b5b		08		php		                PHP
.395b5c		c2 20		rep #$20	                REP #$20        ; set A long
.395b5e		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395b61		5b		tcd		                TCD
.395b62		28		plp		                PLP
.395b63		68		pla		                PLA             ; end setdp macro
.395b64		e2 20		sep #$20	                SEP #$20        ; set A short
.395b66		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395b68		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395b6c		a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395b6e		30 12		bmi $395b82	                    BMI time_out            ; If so: signal a time out
.395b70		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395b74		89 80		bit #$80	                    BIT #FDC_MSR_RQM
.395b76		f0 f4		beq $395b6c	                    BEQ loop
.395b78		a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395b7a		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395b7e		28		plp		                    PLP
.395b7f		2b		pld		                    PLD
.395b80		38		sec		                    SEC
.395b81		60		rts		                    RTS
.395b82		28		plp		time_out            PLP
.395b83		2b		pld		                    PLD
.395b84		18		clc		                    CLC
.395b85		60		rts		                    RTS
.395b86						FDC_Check_DRV0_BSY
.395b86		0b		phd		                    PHD
.395b87		08		php		                    PHP
.395b88		48		pha		                PHA             ; begin setdp macro
.395b89		08		php		                PHP
.395b8a		c2 20		rep #$20	                REP #$20        ; set A long
.395b8c		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395b8f		5b		tcd		                TCD
.395b90		28		plp		                PLP
.395b91		68		pla		                PLA             ; end setdp macro
.395b92		e2 20		sep #$20	                SEP #$20        ; set A short
.395b94		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395b96		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395b9a		a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395b9c		30 12		bmi $395bb0	                    BMI time_out            ; If so: signal a time out
.395b9e		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395ba2		89 01		bit #$01	                    BIT #FDC_MSR_DRV0BSY
.395ba4		d0 f4		bne $395b9a	                    BNE loop
.395ba6		a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395ba8		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395bac		28		plp		                    PLP
.395bad		2b		pld		                    PLD
.395bae		38		sec		                    SEC
.395baf		60		rts		                    RTS
.395bb0		28		plp		time_out            PLP
.395bb1		2b		pld		                    PLD
.395bb2		18		clc		                    CLC
.395bb3		60		rts		                    RTS
.395bb4						FDC_Check_CMD_BSY
.395bb4		0b		phd		                    PHD
.395bb5		08		php		                    PHP
.395bb6		48		pha		                PHA             ; begin setdp macro
.395bb7		08		php		                PHP
.395bb8		c2 20		rep #$20	                REP #$20        ; set A long
.395bba		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395bbd		5b		tcd		                TCD
.395bbe		28		plp		                PLP
.395bbf		68		pla		                PLA             ; end setdp macro
.395bc0		e2 20		sep #$20	                SEP #$20        ; set A short
.395bc2		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395bc4		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395bc8		a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395bca		30 12		bmi $395bde	                    BMI time_out            ; If so: signal a time out
.395bcc		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395bd0		89 10		bit #$10	                    BIT #FDC_MSR_CMDBSY
.395bd2		d0 f4		bne $395bc8	                    BNE loop
.395bd4		a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395bd6		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395bda		28		plp		                    PLP
.395bdb		2b		pld		                    PLD
.395bdc		38		sec		                    SEC
.395bdd		60		rts		                    RTS
.395bde		28		plp		time_out            PLP
.395bdf		2b		pld		                    PLD
.395be0		18		clc		                    CLC
.395be1		60		rts		                    RTS
.395be2						FDC_Can_Read_Data
.395be2		0b		phd		                    PHD
.395be3		08		php		                    PHP
.395be4		48		pha		                PHA             ; begin setdp macro
.395be5		08		php		                PHP
.395be6		c2 20		rep #$20	                REP #$20        ; set A long
.395be8		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395beb		5b		tcd		                TCD
.395bec		28		plp		                PLP
.395bed		68		pla		                PLA             ; end setdp macro
.395bee		e2 20		sep #$20	                SEP #$20        ; set A short
.395bf0		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395bf2		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395bf6		a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395bf8		30 14		bmi $395c0e	                    BMI time_out            ; If so: signal a time out
.395bfa		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395bfe		29 40		and #$40	                    AND #FDC_MSR_DIO
.395c00		c9 40		cmp #$40	                    CMP #FDC_MSR_DIO
.395c02		d0 f2		bne $395bf6	                    BNE loop
.395c04		a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395c06		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395c0a		28		plp		                    PLP
.395c0b		2b		pld		                    PLD
.395c0c		38		sec		                    SEC
.395c0d		60		rts		                    RTS
.395c0e		28		plp		time_out            PLP
.395c0f		2b		pld		                    PLD
.395c10		18		clc		                    CLC
.395c11		60		rts		                    RTS
.395c12						FDC_CAN_WRITE
.395c12		0b		phd		                    PHD
.395c13		08		php		                    PHP
.395c14		48		pha		                PHA             ; begin setdp macro
.395c15		08		php		                PHP
.395c16		c2 20		rep #$20	                REP #$20        ; set A long
.395c18		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395c1b		5b		tcd		                TCD
.395c1c		28		plp		                PLP
.395c1d		68		pla		                PLA             ; end setdp macro
.395c1e		e2 20		sep #$20	                SEP #$20        ; set A short
.395c20		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME      ; Set a time out for the loop
.395c22		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395c26		a5 2c		lda $032c	loop                LDA @b BIOS_FLAGS       ; Check if there was a time out
.395c28		30 14		bmi $395c3e	                    BMI time_out            ; If so: signal a time out
.395c2a		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR
.395c2e		29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395c30		c9 80		cmp #$80	                    CMP #FDC_MSR_RQM
.395c32		d0 f2		bne $395c26	                    BNE loop
.395c34		a9 00		lda #$00	                    LDA #0                  ; Clear the time out
.395c36		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395c3a		28		plp		                    PLP
.395c3b		2b		pld		                    PLD
.395c3c		38		sec		                    SEC
.395c3d		60		rts		                    RTS
.395c3e		28		plp		time_out            PLP
.395c3f		2b		pld		                    PLD
.395c40		18		clc		                    CLC
.395c41		60		rts		                    RTS
.395c42						FDC_DELAY_10MS
.395c42		da		phx		                    PHX
.395c43		08		php		                    PHP
.395c44		c2 10		rep #$10	                REP #$10        ; set X long
.395c46		a2 80 3e	ldx #$3e80	                    LDX #16000          ; Wait for around 10ms
.395c49		ea		nop		loop                NOP                 ; Each iteration should take 9 cycles
.395c4a		ca		dex		                    DEX
.395c4b		e0 00 00	cpx #$0000	                    CPX #0
.395c4e		d0 f9		bne $395c49	                    BNE loop
.395c50		28		plp		                    PLP
.395c51		fa		plx		                    PLX
.395c52		6b		rtl		                    RTL
.395c53						FDC_COMMAND
.395c53		da		phx		                    PHX
.395c54		8b		phb		                    PHB
.395c55		0b		phd		                    PHD
.395c56		08		php		                    PHP
.395c57		48		pha		                PHA             ; begin setdbr macro
.395c58		08		php		                PHP
.395c59		e2 20		sep #$20	                SEP #$20        ; set A short
.395c5b		a9 00		lda #$00	                LDA #0
.395c5d		48		pha		                PHA
.395c5e		ab		plb		                PLB
.395c5f		28		plp		                PLP
.395c60		68		pla		                PLA             ; end setdbr macro
.395c61		48		pha		                PHA             ; begin setdp macro
.395c62		08		php		                PHP
.395c63		c2 20		rep #$20	                REP #$20        ; set A long
.395c65		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395c68		5b		tcd		                TCD
.395c69		28		plp		                PLP
.395c6a		68		pla		                PLA             ; end setdp macro
.395c6b		22 42 5c 39	jsl $395c42	                    JSL FDC_DELAY_10MS                      ; Wait around 10ms
.395c6f		e2 30		sep #$30	                SEP #$30        ; set A&X short
.395c71		a2 00		ldx #$00	                    LDX #0
.395c73		a9 00		lda #$00	                    LDA #0
.395c75		9d 10 05	sta $0510,x	clr_results         STA FDC_RESULTS,X                       ; Clear the result buffer
.395c78		e8		inx		                    INX
.395c79		e0 10		cpx #$10	                    CPX #16
.395c7b		d0 f8		bne $395c75	                    BNE clr_results
.395c7d		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Validate we can send a command
.395c81		29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395c83		c9 80		cmp #$80	                    CMP #FDC_MSR_RQM
.395c85		f0 04		beq $395c8b	                    BEQ start_send                          ; If so, start sending
.395c87		22 a0 5d 39	jsl $395da0	fdc_reset           JSL FDC_INIT                            ; Reset the FDC
.395c8b						start_send
.395c8b		e2 10		sep #$10	                SEP #$10        ; set X short
.395c8d		a2 00		ldx #$00	                    LDX #0
.395c8f		20 58 5b	jsr $395b58	send_loop           JSR FDC_Check_RQM                       ; Wait until we can write
.395c92		b0 03		bcs $395c97	                    BCS send_param
.395c94		82 5e 00	brl $395cf5	                    BRL time_out                            ; If there was a timeout, flag the time out
.395c97		bd 00 05	lda $0500,x	send_param          LDA FDC_PARAMETERS,X                    ; Get the parameter/command byte to write
.395c9a		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA                      ; Send it
.395c9e		22 42 5c 39	jsl $395c42	                    JSL FDC_DELAY_10MS                      ; Wait around 10ms for things to settle
.395ca2		e8		inx		                    INX                                     ; Advance to the next byte
.395ca3		ec 30 05	cpx $0530	                    CPX FDC_PARAM_NUM
.395ca6		d0 e7		bne $395c8f	                    BNE send_loop                           ; Keep sending until we've sent them all
.395ca8		ad 33 05	lda $0533	                    LDA FDC_EXPECT_DAT                      ; Check the data expectation byte
.395cab		d0 03		bne $395cb0	                    BNE chk_data_dir
.395cad		82 80 00	brl $395d30	                    BRL result_phase                        ; If 0: we just want a result
.395cb0		10 3c		bpl $395cee	chk_data_dir        BPL rd_data                             ; If >0: we want to read data
.395cb2						wr_data
.395cb2		a5 0b		lda $030b	wr_data_rdy         LDA FDC_STATUS                          ; Check that the motor is still spinning
.395cb4		30 03		bmi $395cb9	                    BMI wr_chk_rqm
.395cb6		82 3c 00	brl $395cf5	                    BRL time_out                            ; If not, raise an error
.395cb9		af f4 13 af	lda $af13f4	wr_chk_rqm          LDA @l SIO_FDC_MSR                      ; Wait for ready to write
.395cbd		89 80		bit #$80	                    BIT #FDC_MSR_RQM
.395cbf		f0 f1		beq $395cb2	                    BEQ wr_data_rdy
.395cc1		89 20		bit #$20	                    BIT #FDC_MSR_NONDMA                     ; Check if in execution mode
.395cc3		d0 03		bne $395cc8	                    BNE wr_data_phase                       ; If so: transfer the data
.395cc5		82 68 00	brl $395d30	                    BRL result_phase                          ; If not: it's an error
.395cc8						wr_data_phase
.395cc8		c2 10		rep #$10	                REP #$10        ; set X long
.395cca		a0 00 00	ldy #$0000	                    LDY #0
.395ccd		a5 0b		lda $030b	wr_data_loop        LDA FDC_STATUS                          ; Check that the motor is still spinning
.395ccf		30 03		bmi $395cd4	                    BMI wr_chk_nondma
.395cd1		82 21 00	brl $395cf5	                    BRL time_out                            ; If not, raise an error
.395cd4		af f4 13 af	lda $af13f4	wr_chk_nondma       LDA @l SIO_FDC_MSR                      ; Check to see if the FDC is in execution phase
.395cd8		89 20		bit #$20	                    BIT #FDC_MSR_NONDMA
.395cda		f0 54		beq $395d30	                    BEQ result_phase                        ; If not: break out to result phase
.395cdc		89 80		bit #$80	                    BIT #FDC_MSR_RQM                        ; Check if we can read data
.395cde		f0 ed		beq $395ccd	                    BEQ wr_data_loop                        ; No: keep waiting
.395ce0		b7 26		lda [$0326],y	                    LDA [BIOS_BUFF_PTR],Y                   ; Get the data byte
.395ce2		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA                      ; And save it to the buffer
.395ce6		c8		iny		                    INY                                     ; Move to the next position
.395ce7		c0 00 02	cpy #$0200	                    CPY #512                                ; TODO: set this from the parameters?
.395cea		d0 e1		bne $395ccd	                    BNE wr_data_loop                        ; If not at the end, keep fetching
.395cec		80 42		bra $395d30	                    BRA result_phase                        ; ready for the result phase
.395cee		20 e2 5b	jsr $395be2	rd_data             JSR FDC_Can_Read_Data
.395cf1		a5 0b		lda $030b	rd_data_rdy         LDA FDC_STATUS                          ; Check that the motor is still spinning
.395cf3		30 07		bmi $395cfc	                    BMI chk_rd_rdy                          ; If so, check to see if the data is ready
.395cf5						time_out
.395cf5		e2 20		sep #$20	                SEP #$20        ; set A short
.395cf7		a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT                   ; Otherwise: throw a BIOS_ERR_TIMEOUT error
.395cf9		82 9c 00	brl $395d98	                    BRL pass_error
.395cfc		af f4 13 af	lda $af13f4	chk_rd_rdy          LDA @l SIO_FDC_MSR                      ; Wait for data to be ready
.395d00		29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395d02		c9 c0		cmp #$c0	                    CMP #FDC_MSR_RQM | FDC_MSR_DIO
.395d04		d0 eb		bne $395cf1	                    BNE rd_data_rdy
.395d06		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Check to see if the FDC is in execution phase
.395d0a		89 20		bit #$20	                    BIT #FDC_MSR_NONDMA
.395d0c		d0 03		bne $395d11	                    BNE rd_data_phase                       ; If so: transfer the data
.395d0e		82 83 00	brl $395d94	                    BRL error                               ; If not: it's an error
.395d11						rd_data_phase
.395d11		c2 10		rep #$10	                REP #$10        ; set X long
.395d13		a0 00 00	ldy #$0000	                    LDY #0
.395d16		a5 0b		lda $030b	rd_data_loop        LDA FDC_STATUS                          ; Check that the motor is still spinning
.395d18		10 db		bpl $395cf5	                    BPL time_out                            ; If not: throw a timeout error
.395d1a		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Wait for the next byte to be ready
.395d1e		29 c0		and #$c0	                    AND #FDC_MSR_RQM | FDC_MSR_DIO
.395d20		c9 c0		cmp #$c0	                    CMP #FDC_MSR_RQM | FDC_MSR_DIO
.395d22		d0 f2		bne $395d16	                    BNE rd_data_loop
.395d24		af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA                      ; Get the data byte
.395d28		97 26		sta [$0326],y	                    STA [BIOS_BUFF_PTR],Y                   ; And save it to the buffer
.395d2a		c8		iny		                    INY                                     ; Move to the next position
.395d2b		c0 00 02	cpy #$0200	                    CPY #512                                ; TODO: set this from the parameters?
.395d2e		d0 e6		bne $395d16	                    BNE rd_data_loop                        ; If not at the end, keep fetching
.395d30		ad 32 05	lda $0532	result_phase        LDA FDC_RESULT_NUM                      ; If no results are expected...
.395d33		f0 34		beq $395d69	                    BEQ chk_busy                            ; Then we're done
.395d35		e2 10		sep #$10	                SEP #$10        ; set X short
.395d37		a2 00		ldx #$00	                    LDX #0
.395d39		a9 1e		lda #$1e	                    LDA #FDC_WAIT_TIME                      ; Set the watchdog timer
.395d3b		22 d1 3a 39	jsl $393ad1	                    JSL ISETTIMEOUT
.395d3f		20 e2 5b	jsr $395be2	result_loop         JSR FDC_Can_Read_Data                   ; Wait until we can read
.395d42		90 b1		bcc $395cf5	                    BCC time_out                            ; If there was a time out, raise an error
.395d44		af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA                      ; Yes: get the data
.395d48		20 e2 5b	jsr $395be2	                    JSR FDC_Can_Read_Data                   ; Wait until we can read
.395d4b		90 a8		bcc $395cf5	                    BCC time_out                            ; If there was a time out, raise an error
.395d4d		af f5 13 af	lda $af13f5	read_result         LDA @l SIO_FDC_DTA                      ; Yes: get the data
.395d51		9d 10 05	sta $0510,x	                    STA FDC_RESULTS,X                       ; Save it to the result buffer
.395d54		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM
.395d57		90 9c		bcc $395cf5	                    BCC time_out                            ; If there was a time out, flag the error
.395d59		af f4 13 af	lda $af13f4	rd_chk_1            LDA @l SIO_FDC_MSR
.395d5d		29 50		and #$50	                    AND #FDC_MSR_DIO | FDC_MSR_CMDBSY
.395d5f		c9 50		cmp #$50	                    CMP #FDC_MSR_DIO | FDC_MSR_CMDBSY
.395d61		d0 06		bne $395d69	                    BNE chk_busy
.395d63		e8		inx		                    INX                                     ; Move to the next result positions
.395d64		ec 32 05	cpx $0532	                    CPX FDC_RESULT_NUM
.395d67		d0 e4		bne $395d4d	                    BNE read_result                         ; And keep looping until we've read all
.395d69						chk_busy
.395d69		c2 10		rep #$10	                REP #$10        ; set X long
.395d6b		a2 0a 00	ldx #$000a	                    LDX #10                                 ; Wait 10ms (I guess?)
.395d6e		22 e7 0f 39	jsl $390fe7	                    JSL ILOOP_MS
.395d72		af f4 13 af	lda $af13f4	                    LDA @l SIO_FDC_MSR                      ; Check the command busy bit
.395d76		89 10		bit #$10	                    BIT #FDC_MSR_CMDBSY
.395d78		f0 12		beq $395d8c	                    BEQ done                                ; If not set: we're done
.395d7a		20 e2 5b	jsr $395be2	                    JSR FDC_Can_Read_Data                   ; Wait until we can read
.395d7d		b0 03		bcs $395d82	                    BCS get_result_byte
.395d7f		82 73 ff	brl $395cf5	                    BRL time_out                            ; If there was a time out, flag the error
.395d82		af f5 13 af	lda $af13f5	get_result_byte     LDA @l SIO_FDC_DTA                      ; Read the data
.395d86		9d 10 05	sta $0510,x	                    STA FDC_RESULTS,X
.395d89		e8		inx		                    INX
.395d8a		80 dd		bra $395d69	                    BRA chk_busy                            ; And keep checking
.395d8c						done
.395d8c		64 20		stz $0320	                    STZ BIOS_STATUS
.395d8e		28		plp		                    PLP
.395d8f		2b		pld		                    PLD
.395d90		ab		plb		                    PLB
.395d91		fa		plx		                    PLX
.395d92		38		sec		                    SEC
.395d93		6b		rtl		                    RTL
.395d94						error
.395d94		e2 20		sep #$20	                SEP #$20        ; set A short
.395d96		a9 85		lda #$85	                    LDA #BIOS_ERR_CMD
.395d98		85 20		sta $0320	pass_error          STA BIOS_STATUS
.395d9a		28		plp		                    PLP
.395d9b		2b		pld		                    PLD
.395d9c		ab		plb		                    PLB
.395d9d		fa		plx		                    PLX
.395d9e		18		clc		                    CLC
.395d9f		6b		rtl		                    RTL
.395da0						FDC_Init
.395da0		08		php		                    PHP
.395da1		c2 10		rep #$10	                REP #$10        ; set X long
.395da3		e2 20		sep #$20	                SEP #$20        ; set A short
.395da5		a9 00		lda #$00	                    LDA #0
.395da7		8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395dab		a2 e8 03	ldx #$03e8	                    LDX #1000                   ; Wait
.395dae		a0 00 00	ldy #$0000	                    LDY #0
.395db1		22 f4 0f 39	jsl $390ff4	                    JSL IDELAY
.395db5		a9 04		lda #$04	                    LDA #FDC_DOR_NRESET         ; Reset the FDC
.395db7		8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395dbb		ea		nop		                    NOP
.395dbc		ea		nop		                    NOP
.395dbd		ea		nop		                    NOP
.395dbe		ea		nop		                    NOP
.395dbf		a9 00		lda #$00	                    LDA #$00                    ; Make sure the Speed and Compensation has been set
.395dc1		8f f4 13 af	sta $af13f4	                    STA @l SIO_FDC_DSR
.395dc5		a9 00		lda #$00	                    LDA #$00                    ; Precompensation set to 0
.395dc7		8f f7 13 af	sta $af13f7	                    STA @l SIO_FDC_CCR
.395dcb		a2 8f c5	ldx #$c58f	                    LDX #<>FDC_SEEK_TIME
.395dce		a0 20 00	ldy #$0020	                    LDY #`FDC_SEEK_TIME
.395dd1		22 f4 0f 39	jsl $390ff4	                    JSL IDELAY
.395dd5		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.395dd9		90 25		bcc $395e00	                    BCC pass_failure
.395ddb		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.395ddf		90 1f		bcc $395e00	                    BCC pass_failure
.395de1		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.395de5		90 19		bcc $395e00	                    BCC pass_failure
.395de7		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.395deb		90 13		bcc $395e00	                    BCC pass_failure
.395ded		22 72 5f 39	jsl $395f72	                    JSL FDC_Configure_Command
.395df1		90 0d		bcc $395e00	                    BCC pass_failure
.395df3		22 19 5f 39	jsl $395f19	                    JSL FDC_Specify_Command
.395df7		90 07		bcc $395e00	                    BCC pass_failure
.395df9		22 1c 5e 39	jsl $395e1c	                    JSL FDC_Motor_On
.395dfd		28		plp		                    PLP
.395dfe		38		sec		                    SEC
.395dff		6b		rtl		                    RTL
.395e00		28		plp		pass_failure        PLP
.395e01		18		clc		                    CLC
.395e02		6b		rtl		                    RTL
.395e03						FDC_MOTOR_NEEDED
.395e03		08		php		                    PHP
.395e04		c2 20		rep #$20	                REP #$20        ; set A long
.395e06		78		sei		                    SEI                         ; Turn off interrupts
.395e07		a9 84 03	lda #$0384	                    LDA #FDC_MOTOR_ON_TIME      ; Reset the FDC timeout clock
.395e0a		8f 4e a0 38	sta $38a04e	                    STA @l FDC_MOTOR_TIMER
.395e0e		e2 20		sep #$20	                SEP #$20        ; set A short
.395e10		af 4c 01 00	lda $00014c	                    LDA @l INT_MASK_REG0
.395e14		29 fe		and #$fe	                    AND #~FNX0_INT00_SOF        ; Enable the SOF interrupt
.395e16		8f 4c 01 00	sta $00014c	                    STA @l INT_MASK_REG0
.395e1a		28		plp		                    PLP
.395e1b		6b		rtl		                    RTL
.395e1c						FDC_Motor_On
.395e1c		08		php		                    PHP
.395e1d		22 03 5e 39	jsl $395e03	                    JSL FDC_MOTOR_NEEDED        ; Reset the spindle motor timeout clock
.395e21		e2 20		sep #$20	                SEP #$20        ; set A short
.395e23		af f2 13 af	lda $af13f2	                    LDA @l SIO_FDC_DOR          ; Check to see if the motor is already on
.395e27		89 10		bit #$10	                    BIT #FDC_DOR_MOT0
.395e29		d0 1f		bne $395e4a	                    BNE done                    ; If so: skip
.395e2b		a9 14		lda #$14	                    LDA #FDC_DOR_MOT0 | FDC_DOR_NRESET
.395e2d		8f f2 13 af	sta $af13f2	                    STA @l SIO_FDC_DOR
.395e31		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM           ; Make sure we can leave knowing that everything set properly
.395e34		90 17		bcc $395e4d	                    BCC time_out
.395e36		a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.395e39		a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.395e3c		22 f4 0f 39	jsl $390ff4	                    JSL IDELAY
.395e40		af 0b 03 00	lda $00030b	                    LDA @l FDC_STATUS
.395e44		09 80		ora #$80	                    ORA #$80                    ; Flag that the motor should be on
.395e46		8f 0b 03 00	sta $00030b	                    STA @l FDC_STATUS
.395e4a		28		plp		done                PLP
.395e4b		38		sec		                    SEC
.395e4c		6b		rtl		                    RTL
.395e4d		28		plp		time_out            PLP                         ; Return a timeout error
.395e4e		18		clc		                    CLC
.395e4f		6b		rtl		                    RTL
.395e50						FDC_Motor_Off
.395e50		08		php		                    PHP
.395e51		e2 20		sep #$20	                SEP #$20        ; set A short
.395e53		a9 04		lda #$04	                    LDA #FDC_DOR_NRESET
.395e55		8f f2 13 af	sta $af13f2	                    STA @L SIO_FDC_DOR
.395e59		c2 20		rep #$20	                REP #$20        ; set A long
.395e5b		78		sei		                    SEI                         ; Turn off interrupts
.395e5c		a9 00 00	lda #$0000	                    LDA #0                      ; Set FDC motor timeout counter to 0 to disable it
.395e5f		8f 4e a0 38	sta $38a04e	                    STA @l FDC_MOTOR_TIMER
.395e63		e2 20		sep #$20	                SEP #$20        ; set A short
.395e65		af 4c 01 00	lda $00014c	                    LDA @l INT_MASK_REG0
.395e69		09 01		ora #$01	                    ORA #FNX0_INT00_SOF         ; Disable the SOF interrupt
.395e6b		8f 4c 01 00	sta $00014c	                    STA @l INT_MASK_REG0
.395e6f		af 0b 03 00	lda $00030b	                    LDA @l FDC_STATUS
.395e73		29 7f		and #$7f	                    AND #$7F                    ; Flag that the motor should be off
.395e75		8f 0b 03 00	sta $00030b	                    STA @l FDC_STATUS
.395e79		28		plp		                    PLP
.395e7a		6b		rtl		                    RTL
.395e7b						FDC_Recalibrate_Command
.395e7b		0b		phd		                    PHD
.395e7c		08		php		                    PHP
.395e7d		48		pha		                PHA             ; begin setdp macro
.395e7e		08		php		                PHP
.395e7f		c2 20		rep #$20	                REP #$20        ; set A long
.395e81		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395e84		5b		tcd		                TCD
.395e85		28		plp		                PLP
.395e86		68		pla		                PLA             ; end setdp macro
.395e87		22 03 5e 39	jsl $395e03	                    JSL FDC_MOTOR_NEEDED        ; Reset the spindle motor timeout clock
.395e8b		e2 20		sep #$20	                SEP #$20        ; set A short
.395e8d		a9 07		lda #$07	                    LDA #FDC_CMD_RECALIBRATE    ; RECALIBRATE Command
.395e8f		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395e92		a5 00		lda $0300	                    LDA FDC_DRIVE
.395e94		8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.395e97		a9 02		lda #$02	                    LDA #2
.395e99		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM           ; 2 parameters
.395e9c		9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT          ; 0 data
.395e9f		9c 32 05	stz $0532	                    STZ FDC_RESULT_NUM          ; 0 results
.395ea2		22 53 5c 39	jsl $395c53	                    JSL FDC_COMMAND             ; Issue the command
.395ea6		90 04		bcc $395eac	                    BCC pass_failure            ; If failure, pass the failure up
.395ea8		28		plp		                    PLP
.395ea9		2b		pld		                    PLD
.395eaa		38		sec		                    SEC
.395eab		6b		rtl		                    RTL
.395eac		28		plp		pass_failure        PLP
.395ead		2b		pld		                    PLD
.395eae		18		clc		                    CLC
.395eaf		6b		rtl		                    RTL
.395eb0						FDC_Sense_Int_Status
.395eb0		8b		phb		                    PHB
.395eb1		0b		phd		                    PHD
.395eb2		08		php		                    PHP
.395eb3		48		pha		                PHA             ; begin setdbr macro
.395eb4		08		php		                PHP
.395eb5		e2 20		sep #$20	                SEP #$20        ; set A short
.395eb7		a9 00		lda #$00	                LDA #0
.395eb9		48		pha		                PHA
.395eba		ab		plb		                PLB
.395ebb		28		plp		                PLP
.395ebc		68		pla		                PLA             ; end setdbr macro
.395ebd		48		pha		                PHA             ; begin setdp macro
.395ebe		08		php		                PHP
.395ebf		c2 20		rep #$20	                REP #$20        ; set A long
.395ec1		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395ec4		5b		tcd		                TCD
.395ec5		28		plp		                PLP
.395ec6		68		pla		                PLA             ; end setdp macro
.395ec7		c2 30		rep #$30	                REP #$30        ; set A&X long
.395ec9		a2 0a 00	ldx #$000a	                    LDX #10                            ; Wait for 10ms
.395ecc		22 e7 0f 39	jsl $390fe7	                    JSL ILOOP_MS
.395ed0		e2 20		sep #$20	                SEP #$20        ; set A short
.395ed2		64 06		stz $0306	                    STZ FDC_ST0                         ; Clear ST0
.395ed4		a9 ff		lda #$ff	                    LDA #$FF
.395ed6		85 0a		sta $030a	                    STA FDC_PCN                         ; Set PCN to some obviously bad value
.395ed8		20 b4 5b	jsr $395bb4	                    JSR FDC_Check_CMD_BSY               ; Check I can send a command
.395edb		90 30		bcc $395f0d	                    BCC time_out                        ; If there was a time out, raise an error
.395edd		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395ee0		90 2b		bcc $395f0d	                    BCC time_out                        ; If there was a time out, raise an error
.395ee2		a9 08		lda #$08	                    LDA #FDC_CMD_SENSE_INTERRUPT
.395ee4		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395ee8		20 e2 5b	jsr $395be2	                    JSR FDC_Can_Read_Data
.395eeb		90 20		bcc $395f0d	                    BCC time_out                        ; If there was a time out, raise an error
.395eed		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395ef0		90 1b		bcc $395f0d	                    BCC time_out                        ; If there was a time out, raise an error
.395ef2		af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA
.395ef6		85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ---
.395ef8		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM                   ; Check if I can transfer data
.395efb		90 10		bcc $395f0d	                    BCC time_out                        ; If there was a time out, raise an error
.395efd		af f5 13 af	lda $af13f5	                    LDA @l SIO_FDC_DTA
.395f01		85 0a		sta $030a	                    STA FDC_PCN                         ; --- Cylinder ---
.395f03		e2 20		sep #$20	                SEP #$20        ; set A short
.395f05		9c 20 03	stz $0320	                    STZ @w BIOS_STATUS
.395f08		28		plp		                    PLP
.395f09		2b		pld		                    PLD
.395f0a		ab		plb		                    PLB
.395f0b		38		sec		                    SEC
.395f0c		6b		rtl		                    RTL
.395f0d						time_out
.395f0d		e2 20		sep #$20	                SEP #$20        ; set A short
.395f0f		a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT               ; Return a time out error
.395f11		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395f14		28		plp		                    PLP
.395f15		2b		pld		                    PLD
.395f16		ab		plb		                    PLB
.395f17		18		clc		                    CLC
.395f18		6b		rtl		                    RTL
.395f19						FDC_Specify_Command
.395f19		8b		phb		                    PHB
.395f1a		0b		phd		                    PHD
.395f1b		08		php		                    PHP
.395f1c		48		pha		                PHA             ; begin setdbr macro
.395f1d		08		php		                PHP
.395f1e		e2 20		sep #$20	                SEP #$20        ; set A short
.395f20		a9 00		lda #$00	                LDA #0
.395f22		48		pha		                PHA
.395f23		ab		plb		                PLB
.395f24		28		plp		                PLP
.395f25		68		pla		                PLA             ; end setdbr macro
.395f26		48		pha		                PHA             ; begin setdp macro
.395f27		08		php		                PHP
.395f28		c2 20		rep #$20	                REP #$20        ; set A long
.395f2a		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395f2d		5b		tcd		                TCD
.395f2e		28		plp		                PLP
.395f2f		68		pla		                PLA             ; end setdp macro
.395f30		c2 30		rep #$30	                REP #$30        ; set A&X long
.395f32		a2 0a 00	ldx #$000a	                    LDX #10                 ; Wait for 10ms
.395f35		22 e7 0f 39	jsl $390fe7	                    JSL ILOOP_MS
.395f39		e2 20		sep #$20	                SEP #$20        ; set A short
.395f3b		20 b4 5b	jsr $395bb4	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395f3e		90 26		bcc $395f66	                    BCC time_out            ; If there was a time out, raise an error
.395f40		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395f43		90 21		bcc $395f66	                    BCC time_out            ; If there was a time out, raise an error
.395f45		a9 03		lda #$03	                    LDA #FDC_CMD_SPECIFY    ; Specify Command
.395f47		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395f4b		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395f4e		90 16		bcc $395f66	                    BCC time_out            ; If there was a time out, raise an error
.395f50		a9 cf		lda #$cf	                    LDA #$CF
.395f52		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395f56		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395f59		90 0b		bcc $395f66	                    BCC time_out            ; If there was a time out, raise an error
.395f5b		a9 01		lda #$01	                    LDA #$01                ; 1 = Non-DMA
.395f5d		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395f61		28		plp		                    PLP
.395f62		2b		pld		                    PLD
.395f63		ab		plb		                    PLB
.395f64		38		sec		                    SEC
.395f65		6b		rtl		                    RTL
.395f66						time_out
.395f66		e2 20		sep #$20	                SEP #$20        ; set A short
.395f68		a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT   ; Return a time out error
.395f6a		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395f6d		28		plp		                    PLP
.395f6e		2b		pld		                    PLD
.395f6f		ab		plb		                    PLB
.395f70		18		clc		                    CLC
.395f71		6b		rtl		                    RTL
.395f72						FDC_Configure_Command
.395f72		8b		phb		                    PHB
.395f73		0b		phd		                    PHD
.395f74		08		php		                    PHP
.395f75		48		pha		                PHA             ; begin setdbr macro
.395f76		08		php		                PHP
.395f77		e2 20		sep #$20	                SEP #$20        ; set A short
.395f79		a9 00		lda #$00	                LDA #0
.395f7b		48		pha		                PHA
.395f7c		ab		plb		                PLB
.395f7d		28		plp		                PLP
.395f7e		68		pla		                PLA             ; end setdbr macro
.395f7f		48		pha		                PHA             ; begin setdp macro
.395f80		08		php		                PHP
.395f81		c2 20		rep #$20	                REP #$20        ; set A long
.395f83		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395f86		5b		tcd		                TCD
.395f87		28		plp		                PLP
.395f88		68		pla		                PLA             ; end setdp macro
.395f89		c2 30		rep #$30	                REP #$30        ; set A&X long
.395f8b		a2 0a 00	ldx #$000a	                    LDX #10                 ; Wait for 10ms
.395f8e		22 e7 0f 39	jsl $390fe7	                    JSL ILOOP_MS
.395f92		e2 20		sep #$20	                SEP #$20        ; set A short
.395f94		20 b4 5b	jsr $395bb4	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395f97		90 36		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395f99		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395f9c		90 31		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395f9e		a9 13		lda #$13	                    LDA #FDC_CMD_CONFIGURE  ; Specify Command
.395fa0		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395fa4		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395fa7		90 26		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395fa9		a9 00		lda #$00	                    LDA #$00
.395fab		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395faf		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395fb2		90 1b		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395fb4		a9 44		lda #$44	                    LDA #$44                ; Implied Seek, FIFOTHR = 4 byte
.395fb6		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395fba		20 58 5b	jsr $395b58	                    JSR FDC_Check_RQM       ; Check if I can transfer data
.395fbd		90 10		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395fbf		a9 00		lda #$00	                    LDA #$00
.395fc1		8f f5 13 af	sta $af13f5	                    STA @l SIO_FDC_DTA
.395fc5		20 b4 5b	jsr $395bb4	                    JSR FDC_Check_CMD_BSY   ; Check I can send a command
.395fc8		90 05		bcc $395fcf	                    BCC time_out            ; If there was a time out, raise an error
.395fca		28		plp		                    PLP
.395fcb		2b		pld		                    PLD
.395fcc		ab		plb		                    PLB
.395fcd		38		sec		                    SEC
.395fce		6b		rtl		                    RTL
.395fcf						time_out
.395fcf		e2 20		sep #$20	                SEP #$20        ; set A short
.395fd1		a9 8c		lda #$8c	                    LDA #BIOS_ERR_TIMEOUT   ; Return a time out error
.395fd3		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.395fd6		28		plp		                    PLP
.395fd7		2b		pld		                    PLD
.395fd8		ab		plb		                    PLB
.395fd9		18		clc		                    CLC
.395fda		6b		rtl		                    RTL
.395fdb						FDC_Read_ID_Command
.395fdb		8b		phb		                    PHB
.395fdc		0b		phd		                    PHD
.395fdd		08		php		                    PHP
.395fde		48		pha		                PHA             ; begin setdbr macro
.395fdf		08		php		                PHP
.395fe0		e2 20		sep #$20	                SEP #$20        ; set A short
.395fe2		a9 00		lda #$00	                LDA #0
.395fe4		48		pha		                PHA
.395fe5		ab		plb		                PLB
.395fe6		28		plp		                PLP
.395fe7		68		pla		                PLA             ; end setdbr macro
.395fe8		48		pha		                PHA             ; begin setdp macro
.395fe9		08		php		                PHP
.395fea		c2 20		rep #$20	                REP #$20        ; set A long
.395fec		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.395fef		5b		tcd		                TCD
.395ff0		28		plp		                PLP
.395ff1		68		pla		                PLA             ; end setdp macro
.395ff2		e2 20		sep #$20	                SEP #$20        ; set A short
.395ff4		a9 0a		lda #$0a	                    LDA #FDC_CMD_READ_ID                ; READID Command
.395ff6		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.395ff9		a9 01		lda #$01	                    LDA #1
.395ffb		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 4 parameter (the command)
.395ffe		9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.396001		a9 07		lda #$07	                    LDA #7
.396003		8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.396006		22 53 5c 39	jsl $395c53	                    JSL FDC_COMMAND                     ; Issue the command
.39600a		90 27		bcc $396033	                    BCC pass_failure
.39600c		ad 10 05	lda $0510	                    LDA FDC_RESULTS
.39600f		85 06		sta $0306	                    STA FDC_ST0                         ; Get ST0
.396011		ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.396014		85 07		sta $0307	                    STA FDC_ST1                         ; Get ST1
.396016		ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.396019		85 08		sta $0308	                    STA FDC_ST2                         ; Get ST2
.39601b		ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.39601e		85 02		sta $0302	                    STA FDC_CYLINDER                    ; Get the cylinder
.396020		ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.396023		85 01		sta $0301	                    STA FDC_HEAD                        ; Get the head
.396025		ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.396028		85 0a		sta $030a	                    STA FDC_PCN                         ; Get the sector
.39602a		ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.39602d		85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; Get the sector size code
.39602f		28		plp		                    PLP
.396030		2b		pld		                    PLD
.396031		ab		plb		                    PLB
.396032		6b		rtl		                    RTL
.396033		28		plp		pass_failure        PLP
.396034		2b		pld		                    PLD
.396035		ab		plb		                    PLB
.396036		18		clc		                    CLC
.396037		6b		rtl		                    RTL
.396038						FDC_DumpReg_Command
.396038		0b		phd		                    PHD
.396039		08		php		                    PHP
.39603a		e2 20		sep #$20	                SEP #$20        ; set A short
.39603c		a9 0e		lda #$0e	                    LDA #FDC_CMD_DUMPREG                ; DUMPREG Command
.39603e		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.396041		a9 01		lda #$01	                    LDA #1
.396043		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 4 parameter (the command)
.396046		9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.396049		a9 0a		lda #$0a	                    LDA #10
.39604b		8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 10 results
.39604e		22 53 5c 39	jsl $395c53	                    JSL FDC_COMMAND                     ; Issue the command
.396052		90 03		bcc $396057	                    BCC pass_failure
.396054		28		plp		                    PLP
.396055		2b		pld		                    PLD
.396056		6b		rtl		                    RTL
.396057		28		plp		pass_failure        PLP
.396058		2b		pld		                    PLD
.396059		18		clc		                    CLC
.39605a		6b		rtl		                    RTL
.39605b						FDC_Seek_Track
.39605b		8b		phb		                    PHB
.39605c		0b		phd		                    PHD
.39605d		08		php		                    PHP
.39605e		48		pha		                PHA             ; begin setdbr macro
.39605f		08		php		                PHP
.396060		e2 20		sep #$20	                SEP #$20        ; set A short
.396062		a9 00		lda #$00	                LDA #0
.396064		48		pha		                PHA
.396065		ab		plb		                PLB
.396066		28		plp		                PLP
.396067		68		pla		                PLA             ; end setdbr macro
.396068		48		pha		                PHA             ; begin setdp macro
.396069		08		php		                PHP
.39606a		c2 20		rep #$20	                REP #$20        ; set A long
.39606c		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.39606f		5b		tcd		                TCD
.396070		28		plp		                PLP
.396071		68		pla		                PLA             ; end setdp macro
.396072		22 03 5e 39	jsl $395e03	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.396076		e2 20		sep #$20	                SEP #$20        ; set A short
.396078		a9 0f		lda #$0f	                    LDA #FDC_CMD_SEEK                   ; Seek Command
.39607a		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.39607d		a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.39607f		29 01		and #$01	                    AND #$01
.396081		0a		asl a		                    ASL A
.396082		0a		asl a		                    ASL A
.396083		05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.396085		8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.396088		a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; And the track
.39608a		8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.39608d		a9 03		lda #$03	                    LDA #3
.39608f		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 3 parameter (the command)
.396092		9c 33 05	stz $0533	                    STZ FDC_EXPECT_DAT                  ; 0 data
.396095		9c 32 05	stz $0532	                    STZ FDC_RESULT_NUM                  ; 0 results
.396098		22 53 5c 39	jsl $395c53	                    JSL FDC_COMMAND                     ; Issue the command
.39609c		90 05		bcc $3960a3	                    BCC pass_failure
.39609e		28		plp		                    PLP
.39609f		2b		pld		                    PLD
.3960a0		ab		plb		                    PLB
.3960a1		38		sec		                    SEC
.3960a2		6b		rtl		                    RTL
.3960a3		28		plp		pass_failure        PLP
.3960a4		2b		pld		                    PLD
.3960a5		ab		plb		                    PLB
.3960a6		18		clc		                    CLC
.3960a7		6b		rtl		                    RTL
.3960a8						FDC_Read_Sector
.3960a8		8b		phb		                    PHB
.3960a9		0b		phd		                    PHD
.3960aa		08		php		                    PHP
.3960ab		48		pha		                PHA             ; begin setdbr macro
.3960ac		08		php		                PHP
.3960ad		e2 20		sep #$20	                SEP #$20        ; set A short
.3960af		a9 00		lda #$00	                LDA #0
.3960b1		48		pha		                PHA
.3960b2		ab		plb		                PLB
.3960b3		28		plp		                PLP
.3960b4		68		pla		                PLA             ; end setdbr macro
.3960b5		48		pha		                PHA             ; begin setdp macro
.3960b6		08		php		                PHP
.3960b7		c2 20		rep #$20	                REP #$20        ; set A long
.3960b9		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3960bc		5b		tcd		                TCD
.3960bd		28		plp		                PLP
.3960be		68		pla		                PLA             ; end setdp macro
.3960bf		22 03 5e 39	jsl $395e03	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.3960c3		e2 20		sep #$20	                SEP #$20        ; set A short
.3960c5		a9 06		lda #$06	                    LDA #FDC_CMD_READ_DATA              ; The READ_DATA command
.3960c7		09 40		ora #$40	                    ORA #FDC_CMD_MFM                    ; Turn on MFM mode
.3960c9		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.3960cc		a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.3960ce		29 01		and #$01	                    AND #$01
.3960d0		0a		asl a		                    ASL A
.3960d1		0a		asl a		                    ASL A
.3960d2		05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.3960d4		8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.3960d7		a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; Send the cylinder number
.3960d9		8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.3960dc		a5 01		lda $0301	                    LDA FDC_HEAD                        ; Send the head number
.3960de		8d 03 05	sta $0503	                    STA FDC_PARAMETERS+3
.3960e1		a5 03		lda $0303	                    LDA FDC_SECTOR                      ; Send the sector number
.3960e3		8d 04 05	sta $0504	                    STA FDC_PARAMETERS+4
.3960e6		a9 02		lda #$02	                    LDA #$02                            ; --- N ---- Sector Size (2 = 512Bytes)
.3960e8		8d 05 05	sta $0505	                    STA FDC_PARAMETERS+5
.3960eb		a9 12		lda #$12	                    LDA #18                             ; --- EOT ---- End of Track
.3960ed		8d 06 05	sta $0506	                    STA FDC_PARAMETERS+6
.3960f0		a9 1b		lda #$1b	                    LDA #$1B                            ; --- GPL ---- End of Track
.3960f2		8d 07 05	sta $0507	                    STA FDC_PARAMETERS+7
.3960f5		a9 ff		lda #$ff	                    LDA #$FF                            ; --- DTL ---- Special sector size
.3960f7		8d 08 05	sta $0508	                    STA FDC_PARAMETERS+8
.3960fa		a9 09		lda #$09	                    LDA #9
.3960fc		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 9 parameter (the command)
.3960ff		a9 01		lda #$01	                    LDA #1
.396101		8d 33 05	sta $0533	                    STA FDC_EXPECT_DAT                  ; Expect data
.396104		a9 07		lda #$07	                    LDA #7
.396106		8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.396109		22 53 5c 39	jsl $395c53	command             JSL FDC_COMMAND                     ; Issue the command
.39610d		08		php		                    PHP
.39610e		ad 10 05	lda $0510	get_results         LDA FDC_RESULTS
.396111		85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ----
.396113		ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.396116		85 07		sta $0307	                    STA FDC_ST1                         ; --- ST1 ----
.396118		ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.39611b		85 08		sta $0308	                    STA FDC_ST2                         ; --- ST2 ----
.39611d		ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.396120		85 02		sta $0302	                    STA FDC_CYLINDER                    ; -- C ---
.396122		ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.396125		85 01		sta $0301	                    STA FDC_HEAD                        ; --- H ---
.396127		ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.39612a		85 0a		sta $030a	                    STA FDC_PCN                      ; --- R ---
.39612c		ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.39612f		85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; --- N ---
.396131		28		plp		                    PLP
.396132		90 04		bcc $396138	                    BCC pass_failure
.396134		28		plp		done                PLP
.396135		2b		pld		                    PLD
.396136		ab		plb		                    PLB
.396137		6b		rtl		                    RTL
.396138		28		plp		pass_failure        PLP
.396139		2b		pld		                    PLD
.39613a		ab		plb		                    PLB
.39613b		18		clc		                    CLC
.39613c		6b		rtl		                    RTL
.39613d						FDC_Write_Sector
.39613d		8b		phb		                    PHB
.39613e		0b		phd		                    PHD
.39613f		08		php		                    PHP
.396140		48		pha		                PHA             ; begin setdbr macro
.396141		08		php		                PHP
.396142		e2 20		sep #$20	                SEP #$20        ; set A short
.396144		a9 00		lda #$00	                LDA #0
.396146		48		pha		                PHA
.396147		ab		plb		                PLB
.396148		28		plp		                PLP
.396149		68		pla		                PLA             ; end setdbr macro
.39614a		48		pha		                PHA             ; begin setdp macro
.39614b		08		php		                PHP
.39614c		c2 20		rep #$20	                REP #$20        ; set A long
.39614e		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.396151		5b		tcd		                TCD
.396152		28		plp		                PLP
.396153		68		pla		                PLA             ; end setdp macro
.396154		e2 20		sep #$20	                SEP #$20        ; set A short
.396156		22 03 5e 39	jsl $395e03	                    JSL FDC_MOTOR_NEEDED                ; Reset the spindle motor timeout clock
.39615a		a9 05		lda #$05	                    LDA #FDC_CMD_WRITE_DATA             ; The WRITE_DATA command
.39615c		09 40		ora #$40	                    ORA #FDC_CMD_MFM                    ; Turn on MFM mode
.39615e		8d 00 05	sta $0500	                    STA FDC_PARAMETERS
.396161		a5 01		lda $0301	                    LDA FDC_HEAD                        ; Get the head
.396163		29 01		and #$01	                    AND #$01
.396165		0a		asl a		                    ASL A
.396166		0a		asl a		                    ASL A
.396167		05 00		ora $0300	                    ORA FDC_DRIVE                       ; And the drive number
.396169		8d 01 05	sta $0501	                    STA FDC_PARAMETERS+1
.39616c		a5 02		lda $0302	                    LDA FDC_CYLINDER                    ; Send the cylinder number
.39616e		8d 02 05	sta $0502	                    STA FDC_PARAMETERS+2
.396171		a5 01		lda $0301	                    LDA FDC_HEAD                        ; Send the head number
.396173		8d 03 05	sta $0503	                    STA FDC_PARAMETERS+3
.396176		a5 03		lda $0303	                    LDA FDC_SECTOR                      ; Send the sector number
.396178		8d 04 05	sta $0504	                    STA FDC_PARAMETERS+4
.39617b		a9 02		lda #$02	                    LDA #$02                            ; --- N ---- Sector Size (2 = 512Bytes)
.39617d		8d 05 05	sta $0505	                    STA FDC_PARAMETERS+5
.396180		a9 12		lda #$12	                    LDA #18                             ; --- EOT ---- End of Track
.396182		8d 06 05	sta $0506	                    STA FDC_PARAMETERS+6
.396185		a9 1b		lda #$1b	                    LDA #$1B                            ; --- GPL ---- End of Track
.396187		8d 07 05	sta $0507	                    STA FDC_PARAMETERS+7
.39618a		a9 ff		lda #$ff	                    LDA #$FF                            ; --- DTL ---- Special sector size
.39618c		8d 08 05	sta $0508	                    STA FDC_PARAMETERS+8
.39618f		a9 09		lda #$09	                    LDA #9
.396191		8d 30 05	sta $0530	                    STA FDC_PARAM_NUM                   ; 9 parameter (the command)
.396194		a9 ff		lda #$ff	                    LDA #$FF
.396196		8d 33 05	sta $0533	                    STA FDC_EXPECT_DAT                  ; Expect to write data
.396199		a9 07		lda #$07	                    LDA #7
.39619b		8d 32 05	sta $0532	                    STA FDC_RESULT_NUM                  ; 7 results
.39619e		22 53 5c 39	jsl $395c53	command             JSL FDC_COMMAND                     ; Issue the command
.3961a2		08		php		                    PHP
.3961a3		ad 10 05	lda $0510	get_results         LDA FDC_RESULTS
.3961a6		85 06		sta $0306	                    STA FDC_ST0                         ; --- ST0 ---
.3961a8		ad 11 05	lda $0511	                    LDA FDC_RESULTS+1
.3961ab		85 07		sta $0307	                    STA FDC_ST1                         ; --- ST1 ---
.3961ad		ad 12 05	lda $0512	                    LDA FDC_RESULTS+2
.3961b0		85 08		sta $0308	                    STA FDC_ST2                         ; --- ST2 ---
.3961b2		ad 13 05	lda $0513	                    LDA FDC_RESULTS+3
.3961b5		85 02		sta $0302	                    STA FDC_CYLINDER                    ; --- C ---
.3961b7		ad 14 05	lda $0514	                    LDA FDC_RESULTS+4
.3961ba		85 01		sta $0301	                    STA FDC_HEAD                        ; --- H ---
.3961bc		ad 15 05	lda $0515	                    LDA FDC_RESULTS+5
.3961bf		85 0a		sta $030a	                    STA FDC_PCN                      ; --- R ---
.3961c1		ad 16 05	lda $0516	                    LDA FDC_RESULTS+6
.3961c4		85 04		sta $0304	                    STA FDC_SECTOR_SIZE                 ; --- N ---
.3961c6		28		plp		check_status        PLP
.3961c7		90 04		bcc $3961cd	                    BCC pass_failure
.3961c9		28		plp		done                PLP
.3961ca		2b		pld		                    PLD
.3961cb		ab		plb		                    PLB
.3961cc		6b		rtl		                    RTL
.3961cd		28		plp		pass_failure        PLP
.3961ce		2b		pld		                    PLD
.3961cf		ab		plb		                    PLB
.3961d0		18		clc		                    CLC
.3961d1		6b		rtl		                    RTL
.3961d2						DIVIDE32
.3961d2		da		phx		                    PHX
.3961d3		5a		phy		                    PHY
.3961d4		0b		phd		                    PHD
.3961d5		08		php		                    PHP
.3961d6		48		pha		                PHA             ; begin setdp macro
.3961d7		08		php		                PHP
.3961d8		c2 20		rep #$20	                REP #$20        ; set A long
.3961da		a9 0c 03	lda #$030c	                LDA #DIVIDEND         ; set DP to page 0
.3961dd		5b		tcd		                TCD
.3961de		28		plp		                PLP
.3961df		68		pla		                PLA             ; end setdp macro
.3961e0		c2 30		rep #$30	                REP #$30        ; set A&X long
.3961e2		64 08		stz $0314	                    STZ REMAINDER           ; Initialize the remainder
.3961e4		64 0a		stz $0316	                    STZ REMAINDER+2
.3961e6		a2 20 00	ldx #$0020	                    LDX #32                 ; Set the number of bits to process
.3961e9		06 00		asl $030c	loop                ASL DIVIDEND
.3961eb		26 02		rol $030e	                    ROL DIVIDEND+2
.3961ed		26 08		rol $0314	                    ROL REMAINDER
.3961ef		26 0a		rol $0316	                    ROL REMAINDER+2
.3961f1		a5 08		lda $0314	                    LDA REMAINDER
.3961f3		38		sec		                    SEC
.3961f4		e5 04		sbc $0310	                    SBC DIVISOR
.3961f6		a8		tay		                    TAY
.3961f7		a5 0a		lda $0316	                    LDA REMAINDER+2
.3961f9		e5 06		sbc $0312	                    SBC DIVISOR+2
.3961fb		90 06		bcc $396203	                    BCC skip
.3961fd		85 0a		sta $0316	                    STA REMAINDER+2
.3961ff		84 08		sty $0314	                    STY REMAINDER
.396201		e6 00		inc $030c	                    INC DIVIDEND
.396203		ca		dex		skip                DEX
.396204		d0 e3		bne $3961e9	                    BNE loop
.396206		28		plp		                    PLP
.396207		2b		pld		                    PLD
.396208		7a		ply		                    PLY
.396209		fa		plx		                    PLX
.39620a		60		rts		                    RTS
.39620b						LBA2CHS
.39620b		8b		phb		                    PHB
.39620c		0b		phd		                    PHD
.39620d		08		php		                    PHP
.39620e		48		pha		                PHA             ; begin setdbr macro
.39620f		08		php		                PHP
.396210		e2 20		sep #$20	                SEP #$20        ; set A short
.396212		a9 00		lda #$00	                LDA #0
.396214		48		pha		                PHA
.396215		ab		plb		                PLB
.396216		28		plp		                PLP
.396217		68		pla		                PLA             ; end setdbr macro
.396218		48		pha		                PHA             ; begin setdp macro
.396219		08		php		                PHP
.39621a		c2 20		rep #$20	                REP #$20        ; set A long
.39621c		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.39621f		5b		tcd		                TCD
.396220		28		plp		                PLP
.396221		68		pla		                PLA             ; end setdp macro
.396222		c2 30		rep #$30	                REP #$30        ; set A&X long
.396224		a5 22		lda $0322	                    LDA BIOS_LBA
.396226		85 0c		sta $030c	                    STA DIVIDEND
.396228		a5 24		lda $0324	                    LDA BIOS_LBA+2
.39622a		85 0e		sta $030e	                    STA DIVIDEND+2
.39622c		a9 24 00	lda #$0024	                    LDA #36
.39622f		85 10		sta $0310	                    STA DIVISOR
.396231		64 12		stz $0312	                    STZ DIVISOR+2
.396233		20 d2 61	jsr $3961d2	                    JSR DIVIDE32
.396236		e2 20		sep #$20	                SEP #$20        ; set A short
.396238		a5 0c		lda $030c	                    LDA DIVIDEND
.39623a		85 02		sta $0302	                    STA FDC_CYLINDER
.39623c		c2 20		rep #$20	                REP #$20        ; set A long
.39623e		a5 14		lda $0314	                    LDA REMAINDER
.396240		85 0c		sta $030c	                    STA DIVIDEND
.396242		a5 16		lda $0316	                    LDA REMAINDER+2
.396244		85 0e		sta $030e	                    STA DIVIDEND+2
.396246		a9 12 00	lda #$0012	                    LDA #18
.396249		85 10		sta $0310	                    STA DIVISOR
.39624b		64 12		stz $0312	                    STZ DIVISOR+2
.39624d		20 d2 61	jsr $3961d2	                    JSR DIVIDE32
.396250		e2 20		sep #$20	                SEP #$20        ; set A short
.396252		a5 0c		lda $030c	                    LDA DIVIDEND
.396254		29 01		and #$01	                    AND #$01
.396256		85 01		sta $0301	                    STA FDC_HEAD
.396258		a5 14		lda $0314	                    LDA REMAINDER
.39625a		1a		inc a		                    INC A
.39625b		85 03		sta $0303	                    STA FDC_SECTOR
.39625d		28		plp		                    PLP
.39625e		2b		pld		                    PLD
.39625f		ab		plb		                    PLB
.396260		6b		rtl		                    RTL
.396261						FDC_GETBLOCK
.396261		8b		phb		                    PHB
.396262		0b		phd		                    PHD
.396263		08		php		                    PHP
.396264		48		pha		                PHA             ; begin setdbr macro
.396265		08		php		                PHP
.396266		e2 20		sep #$20	                SEP #$20        ; set A short
.396268		a9 00		lda #$00	                LDA #0
.39626a		48		pha		                PHA
.39626b		ab		plb		                PLB
.39626c		28		plp		                PLP
.39626d		68		pla		                PLA             ; end setdbr macro
.39626e		48		pha		                PHA             ; begin setdp macro
.39626f		08		php		                PHP
.396270		c2 20		rep #$20	                REP #$20        ; set A long
.396272		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.396275		5b		tcd		                TCD
.396276		28		plp		                PLP
.396277		68		pla		                PLA             ; end setdp macro
.396278		e2 20		sep #$20	                SEP #$20        ; set A short
.39627a		a9 03		lda #$03	                    LDA #3                      ; We can retry 3 times
.39627c		8d 34 05	sta $0534	                    STA FDC_CMD_RETRY
.39627f		c2 30		rep #$30	                REP #$30        ; set A&X long
.396281		22 0b 62 39	jsl $39620b	                    JSL LBA2CHS                 ; Convert the LBA to CHS
.396285		e2 20		sep #$20	                SEP #$20        ; set A short
.396287		a5 03		lda $0303	                    LDA FDC_SECTOR              ; Just make sure the sector is ok
.396289		f0 29		beq $3962b4	                    BEQ read_failure
.39628b						try_read
.39628b		c2 20		rep #$20	                REP #$20        ; set A long
.39628d		22 a8 60 39	jsl $3960a8	                    JSL FDC_Read_Sector         ; Read the sector
.396291		90 14		bcc $3962a7	                    BCC retry
.396293		e2 20		sep #$20	                SEP #$20        ; set A short
.396295		a5 06		lda $0306	                    LDA FDC_ST0
.396297		29 d0		and #$d0	                    AND #%11010000              ; Check the error bits
.396299		d0 19		bne $3962b4	                    BNE read_failure
.39629b						ret_success
.39629b		e2 20		sep #$20	                SEP #$20        ; set A short
.39629d		a9 00		lda #$00	                    LDA #0
.39629f		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.3962a2		28		plp		                    PLP
.3962a3		2b		pld		                    PLD
.3962a4		ab		plb		                    PLB
.3962a5		38		sec		                    SEC
.3962a6		6b		rtl		                    RTL
.3962a7						retry
.3962a7		e2 20		sep #$20	                SEP #$20        ; set A short
.3962a9		ce 34 05	dec $0534	                    DEC FDC_CMD_RETRY           ; Decrement the retry counter
.3962ac		30 13		bmi $3962c1	                    BMI pass_failure            ; If it's gone negative, we should quit with an error
.3962ae		22 a0 5d 39	jsl $395da0	                    JSL FDC_INIT                ; Otherwise, reinitialize the FDC
.3962b2		80 d7		bra $39628b	                    BRA try_read                ; And try the read again
.3962b4						read_failure
.3962b4		e2 20		sep #$20	                SEP #$20        ; set A short
.3962b6		a9 82		lda #$82	                    LDA #BIOS_ERR_READ
.3962b8		80 04		bra $3962be	                    BRA ret_failure
.3962ba						seek_failure
.3962ba		e2 20		sep #$20	                SEP #$20        ; set A short
.3962bc		a9 84		lda #$84	                    LDA #BIOS_ERR_TRACK
.3962be		8d 20 03	sta $0320	ret_failure         STA @w BIOS_STATUS
.3962c1		28		plp		pass_failure        PLP
.3962c2		2b		pld		                    PLD
.3962c3		ab		plb		                    PLB
.3962c4		18		clc		                    CLC
.3962c5		6b		rtl		                    RTL
.3962c6						FDC_PUTBLOCK
.3962c6		8b		phb		                    PHB
.3962c7		0b		phd		                    PHD
.3962c8		08		php		                    PHP
.3962c9		48		pha		                PHA             ; begin setdbr macro
.3962ca		08		php		                PHP
.3962cb		e2 20		sep #$20	                SEP #$20        ; set A short
.3962cd		a9 00		lda #$00	                LDA #0
.3962cf		48		pha		                PHA
.3962d0		ab		plb		                PLB
.3962d1		28		plp		                PLP
.3962d2		68		pla		                PLA             ; end setdbr macro
.3962d3		48		pha		                PHA             ; begin setdp macro
.3962d4		08		php		                PHP
.3962d5		c2 20		rep #$20	                REP #$20        ; set A long
.3962d7		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3962da		5b		tcd		                TCD
.3962db		28		plp		                PLP
.3962dc		68		pla		                PLA             ; end setdp macro
.3962dd		e2 20		sep #$20	                SEP #$20        ; set A short
.3962df		a9 03		lda #$03	                    LDA #3                      ; Set the number of retries we're willing to do
.3962e1		8d 34 05	sta $0534	                    STA @w FDC_CMD_RETRY
.3962e4		c2 30		rep #$30	                REP #$30        ; set A&X long
.3962e6		22 0b 62 39	jsl $39620b	                    JSL LBA2CHS                 ; Convert the LBA to CHS
.3962ea		22 3d 61 39	jsl $39613d	retry               JSL FDC_Write_Sector        ; Write the sector
.3962ee		b0 03		bcs $3962f3	                    BCS chk_st0
.3962f0		82 28 00	brl $39631b	                    BRL attempt_retry
.3962f3						chk_st0
.3962f3		e2 20		sep #$20	                SEP #$20        ; set A short
.3962f5		a5 06		lda $0306	                    LDA FDC_ST0
.3962f7		29 d0		and #$d0	                    AND #%11010000              ; Check the error bits
.3962f9		d0 0c		bne $396307	                    BNE write_failure
.3962fb						ret_success
.3962fb		e2 20		sep #$20	                SEP #$20        ; set A short
.3962fd		a9 00		lda #$00	                    LDA #0
.3962ff		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.396302		28		plp		                    PLP
.396303		2b		pld		                    PLD
.396304		ab		plb		                    PLB
.396305		38		sec		                    SEC
.396306		6b		rtl		                    RTL
.396307						write_failure
.396307		e2 20		sep #$20	                SEP #$20        ; set A short
.396309		a5 07		lda $0307	                    LDA FDC_ST1                         ; Check ST1 for write protect
.39630b		89 02		bit #$02	                    BIT #FDC_ST1_NW
.39630d		f0 04		beq $396313	                    BEQ generic_err
.39630f		a9 86		lda #$86	                    LDA #BIOS_ERR_WRITEPROT             ; Yes: return a write-protect error
.396311		80 17		bra $39632a	                    BRA ret_failure
.396313		89 10		bit #$10	generic_err         BIT #FDC_ST1_OR                     ; TODO: properly handle over/under run errors
.396315		d0 e4		bne $3962fb	                    BNE ret_success
.396317		89 80		bit #$80	                    BIT #FDC_ST1_EN                     ; TODO: properly handle end-of-track
.396319		d0 e0		bne $3962fb	                    BNE ret_success
.39631b						attempt_retry
.39631b		e2 20		sep #$20	                SEP #$20        ; set A short
.39631d		ce 34 05	dec $0534	                    DEC @w FDC_CMD_RETRY                ; Count down the retries
.396320		d0 c8		bne $3962ea	                    BNE retry                           ; And retry unless we have none left
.396322		a9 83		lda #$83	                    LDA #BIOS_ERR_WRITE                 ; Otherwise: return a generic write error
.396324		80 04		bra $39632a	                    BRA ret_failure
.396326						seek_failure
.396326		e2 20		sep #$20	                SEP #$20        ; set A short
.396328		a9 84		lda #$84	                    LDA #BIOS_ERR_TRACK
.39632a						ret_failure
.39632a		8d 20 03	sta $0320	                    STA @w BIOS_STATUS
.39632d		28		plp		pass_failure        PLP
.39632e		2b		pld		                    PLD
.39632f		ab		plb		                    PLB
.396330		18		clc		                    CLC
.396331		6b		rtl		                    RTL
.396332						FDC_MOUNT
.396332		8b		phb		                    PHB
.396333		0b		phd		                    PHD
.396334		08		php		                    PHP
.396335		48		pha		                PHA             ; begin setdbr macro
.396336		08		php		                PHP
.396337		e2 20		sep #$20	                SEP #$20        ; set A short
.396339		a9 00		lda #$00	                LDA #0
.39633b		48		pha		                PHA
.39633c		ab		plb		                PLB
.39633d		28		plp		                PLP
.39633e		68		pla		                PLA             ; end setdbr macro
.39633f		48		pha		                PHA             ; begin setdp macro
.396340		08		php		                PHP
.396341		c2 20		rep #$20	                REP #$20        ; set A long
.396343		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.396346		5b		tcd		                TCD
.396347		28		plp		                PLP
.396348		68		pla		                PLA             ; end setdp macro
.396349		22 a0 5d 39	jsl $395da0	                    JSL FDC_INIT
.39634d		e2 20		sep #$20	                SEP #$20        ; set A short
.39634f		c2 10		rep #$10	                REP #$10        ; set X long
.396351		a9 00		lda #$00	                    LDA #0
.396353		a2 00 00	ldx #$0000	                    LDX #0
.396356		9f 00 a3 38	sta $38a300,x	zero_loop           STA DOS_SECTOR,X
.39635a		e8		inx		                    INX
.39635b		e0 00 02	cpx #$0200	                    CPX #512
.39635e		d0 f6		bne $396356	                    BNE zero_loop
.396360		a9 00		lda #$00	                    LDA #0                                  ; We only support drive 0
.396362		85 00		sta $0300	                    STA FDC_DRIVE
.396364		22 1c 5e 39	jsl $395e1c	                    JSL FDC_Motor_On                        ; Turn the motor on
.396368		c2 30		rep #$30	                REP #$30        ; set A&X long
.39636a		a9 00 00	lda #$0000	                    LDA #0                                  ; We want sector 0
.39636d		85 22		sta $0322	                    STA BIOS_LBA
.39636f		85 24		sta $0324	                    STA BIOS_LBA+2
.396371		a9 00 a3	lda #$a300	                    LDA #<>DOS_SECTOR                       ; And load it into DOS_SECTOR
.396374		85 26		sta $0326	                    STA BIOS_BUFF_PTR
.396376		a9 38 00	lda #$0038	                    LDA #`DOS_SECTOR
.396379		85 28		sta $0328	                    STA BIOS_BUFF_PTR+2
.39637b		22 61 62 39	jsl $396261	                    JSL FDC_GETBLOCK                        ; Attempt to read the data
.39637f		b0 03		bcs $396384	                    BCS parse_boot                          ; If ok: start parsing the boot record
.396381		82 d3 00	brl $396457	                    BRL pass_failure                        ; Pass the error up the chain
.396384						parse_boot
.396384		e2 20		sep #$20	                SEP #$20        ; set A short
.396386		a9 00		lda #$00	                    LDA #PART_TYPE_FAT12                    ; Set the file system to FAT12
.396388		8f 01 a0 38	sta $38a001	                    STA @l FILE_SYSTEM
.39638c		a9 00		lda #$00	                    LDA #0                                  ; There are no partitions on the disk
.39638e		8f 02 a0 38	sta $38a002	                    STA @l PARTITION
.396392		e2 20		sep #$20	                SEP #$20        ; set A short
.396394		af 0d a3 38	lda $38a30d	                    LDA DOS_SECTOR+BPB_SECPERCLUS12_OFF     ; Get the # of sectors per cluster (usually 1)
.396398		8f 03 a0 38	sta $38a003	                    STA @l SECTORS_PER_CLUSTER
.39639c		c2 20		rep #$20	                REP #$20        ; set A long
.39639e		a9 00 00	lda #$0000	                    LDA #0                                  ; First sector of the "partition" is 0
.3963a1		8f 04 a0 38	sta $38a004	                    STA @l FIRSTSECTOR
.3963a5		8f 06 a0 38	sta $38a006	                    STA @l FIRSTSECTOR+2
.3963a9		af 16 a3 38	lda $38a316	                    LDA DOS_SECTOR+BPB_SECPERFAT12_OFF      ; Get the number of sectors per FAT
.3963ad		8f 10 a0 38	sta $38a010	                    STA @l SEC_PER_FAT
.3963b1		a9 00 00	lda #$0000	                    LDA #0
.3963b4		8f 12 a0 38	sta $38a012	                    STA @l SEC_PER_FAT+2
.3963b8		a9 01 00	lda #$0001	                    LDA #1                                  ; FAT#1 begins at sector 1
.3963bb		8f 14 a0 38	sta $38a014	                    STA @l FAT_BEGIN_LBA
.3963bf		18		clc		                    CLC
.3963c0		6f 10 a0 38	adc $38a010	                    ADC @l SEC_PER_FAT
.3963c4		8f 18 a0 38	sta $38a018	                    STA @l FAT2_BEGIN_LBA                   ; FAT#2 begins SEC_PER_FAT sectors later
.3963c8		a9 00 00	lda #$0000	                    LDA #0
.3963cb		8f 16 a0 38	sta $38a016	                    STA @l FAT_BEGIN_LBA+2
.3963cf		8f 1a a0 38	sta $38a01a	                    STA @L FAT2_BEGIN_LBA+2
.3963d3		18		clc		                    CLC                                     ; Calculate the root directory's starting sector
.3963d4		af 18 a0 38	lda $38a018	                    LDA @l FAT2_BEGIN_LBA
.3963d8		6f 10 a0 38	adc $38a010	                    ADC @l SEC_PER_FAT
.3963dc		8f 20 a0 38	sta $38a020	                    STA @l ROOT_DIR_FIRST_CLUSTER           ; ROOT_DIR_FIRST_CLUSTER will be a sector LBA for FAT12!
.3963e0		a9 00 00	lda #$0000	                    LDA #0
.3963e3		8f 22 a0 38	sta $38a022	                    STA @l ROOT_DIR_FIRST_CLUSTER+2
.3963e7		af 11 a3 38	lda $38a311	                    LDA DOS_SECTOR+BPB_ROOT_MAX_ENTRY12_OFF ; Get the maximum number of directory entries for the root dir
.3963eb		8f 24 a0 38	sta $38a024	                    STA @l ROOT_DIR_MAX_ENTRY
.3963ef		4a		lsr a		                    LSR A                                   ; 16 entries per sector
.3963f0		4a		lsr a		                    LSR A
.3963f1		4a		lsr a		                    LSR A
.3963f2		4a		lsr a		                    LSR A                                   ; So now A is the number of sectors in the root directory
.3963f3		18		clc		                    CLC
.3963f4		6f 20 a0 38	adc $38a020	                    ADC @L ROOT_DIR_FIRST_CLUSTER           ; Add that to the first sector LBA for the root directory
.3963f8		8f 1c a0 38	sta $38a01c	                    STA @l CLUSTER_BEGIN_LBA                ; And that is the LBA for the first cluster
.3963fc		a9 00 00	lda #$0000	                    LDA #0
.3963ff		8f 1e a0 38	sta $38a01e	                    STA @l CLUSTER_BEGIN_LBA+2
.396403		af 13 a3 38	lda $38a313	                    LDA DOS_SECTOR+BPB_TOTAL_SECTORS        ; Set the sector limit
.396407		8f 08 a0 38	sta $38a008	                    STA @l SECTORCOUNT
.39640b		a9 00 00	lda #$0000	                    LDA #0
.39640e		8f 0a a0 38	sta $38a00a	                    STA @l SECTORCOUNT+2
.396412		af 0e a3 38	lda $38a30e	                    LDA DOS_SECTOR+BPB_RSRVCLUS_OFF         ; Get the number of reserved clusters
.396416		8f 0c a0 38	sta $38a00c	                    STA @l NUM_RSRV_SEC
.39641a		a9 00 02	lda #$0200	                    LDA #DOS_SECTOR_SIZE                    ; Set the size of a FAT12 cluster
.39641d		8f 0e a0 38	sta $38a00e	                    STA @l CLUSTER_SIZE
.396421		e2 20		sep #$20	                SEP #$20        ; set A short
.396423		af 26 a3 38	lda $38a326	                    LDA DOS_SECTOR+BPB_SIGNATUREB           ; Is signature B $29?
.396427		c9 29		cmp #$29	                    CMP #BPB_EXTENDED_RECORD
.396429		80 14		bra $39643f	                    BRA no_volume_id                        ; No: there is no volume ID
.39642b						is_extended
.39642b		c2 20		rep #$20	                REP #$20        ; set A long
.39642d		af 27 a3 38	lda $38a327	                    LDA DOS_SECTOR+BPB_VOLUMEID             ; Yes: set the volume ID
.396431		8f 26 a0 38	sta $38a026	                    STA @l VOLUME_ID
.396435		af 29 a3 38	lda $38a329	                    LDA DOS_SECTOR+BPB_VOLUMEID+2
.396439		8f 28 a0 38	sta $38a028	                    STA @l VOLUME_ID+2
.39643d		80 0d		bra $39644c	                    BRA ret_success
.39643f						no_volume_id
.39643f		c2 20		rep #$20	                REP #$20        ; set A long
.396441		a9 00 00	lda #$0000	                    LDA #0                                  ; No: blank the Volume ID
.396444		8f 26 a0 38	sta $38a026	                    STA @l VOLUME_ID
.396448		8f 28 a0 38	sta $38a028	                    STA @L VOLUME_ID+2
.39644c						ret_success
.39644c		e2 20		sep #$20	                SEP #$20        ; set A short
.39644e		a9 00		lda #$00	                    LDA #0
.396450		85 20		sta $0320	                    STA BIOS_STATUS
.396452		28		plp		                    PLP
.396453		2b		pld		                    PLD
.396454		ab		plb		                    PLB
.396455		38		sec		                    SEC
.396456		6b		rtl		                    RTL
.396457		28		plp		pass_failure        PLP
.396458		2b		pld		                    PLD
.396459		ab		plb		                    PLB
.39645a		18		clc		                    CLC
.39645b		6b		rtl		                    RTL
.39645c						FDC_CMDBLOCK
.39645c		8b		phb		                    PHB
.39645d		0b		phd		                    PHD
.39645e		08		php		                    PHP
.39645f		48		pha		                PHA             ; begin setdbr macro
.396460		08		php		                PHP
.396461		e2 20		sep #$20	                SEP #$20        ; set A short
.396463		a9 00		lda #$00	                LDA #0
.396465		48		pha		                PHA
.396466		ab		plb		                PLB
.396467		28		plp		                PLP
.396468		68		pla		                PLA             ; end setdbr macro
.396469		48		pha		                PHA             ; begin setdp macro
.39646a		08		php		                PHP
.39646b		c2 20		rep #$20	                REP #$20        ; set A long
.39646d		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.396470		5b		tcd		                TCD
.396471		28		plp		                PLP
.396472		68		pla		                PLA             ; end setdp macro
.396473		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396475		e0 01		cpx #$01	                    CPX #FDC_DEVCMD_MOTOR_ON
.396477		f0 0f		beq $396488	                    BEQ motor_on
.396479		e0 02		cpx #$02	                    CPX #FDC_DEVCMD_MOTOR_OFF
.39647b		f0 11		beq $39648e	                    BEQ motor_off
.39647d		e0 03		cpx #$03	                    CPX #FDC_DEVCMD_RECAL
.39647f		f0 13		beq $396494	                    BEQ recalibrate
.396481		64 20		stz $0320	ret_success         STZ BIOS_STATUS
.396483		28		plp		                    PLP
.396484		2b		pld		                    PLD
.396485		ab		plb		                    PLB
.396486		38		sec		                    SEC
.396487		6b		rtl		                    RTL
.396488		22 1c 5e 39	jsl $395e1c	motor_on            JSL FDC_Motor_On
.39648c		80 f3		bra $396481	                    BRA ret_success
.39648e		22 50 5e 39	jsl $395e50	motor_off           JSL FDC_Motor_Off
.396492		80 ed		bra $396481	                    BRA ret_success
.396494		22 7b 5e 39	jsl $395e7b	recalibrate         JSL FDC_Recalibrate_Command
.396498		b0 e7		bcs $396481	                    BCS ret_success
.39649a		28		plp		pass_failure        PLP
.39649b		2b		pld		                    PLD
.39649c		ab		plb		                    PLB
.39649d		18		clc		                    CLC
.39649e		6b		rtl		                    RTL
.39649f						FDC_CHK_MEDIA
.39649f		0b		phd		                    PHD
.3964a0		08		php		                    PHP
.3964a1		48		pha		                PHA             ; begin setdp macro
.3964a2		08		php		                PHP
.3964a3		c2 20		rep #$20	                REP #$20        ; set A long
.3964a5		a9 00 03	lda #$0300	                LDA #FDC_DRIVE         ; set DP to page 0
.3964a8		5b		tcd		                TCD
.3964a9		28		plp		                PLP
.3964aa		68		pla		                PLA             ; end setdp macro
.3964ab		22 1c 5e 39	jsl $395e1c	                    JSL FDC_Motor_On                ; Turn on the motor
.3964af		e2 20		sep #$20	                SEP #$20        ; set A short
.3964b1		af f7 13 af	lda $af13f7	                    LDA @l SIO_FDC_DIR              ; Check if the DSKCHG bit is set
.3964b5		89 80		bit #$80	                    BIT #FDC_DIR_DSKCHG
.3964b7		f0 42		beq $3964fb	                    BEQ ret_true                    ; If not: assume the disk is present
.3964b9		a9 00		lda #$00	                    LDA #0
.3964bb		85 00		sta $0300	                    STA FDC_DRIVE
.3964bd		a9 00		lda #$00	                    LDA #0
.3964bf		85 01		sta $0301	                    STA FDC_HEAD
.3964c1		a9 50		lda #$50	                    LDA #80
.3964c3		85 02		sta $0302	                    STA FDC_CYLINDER
.3964c5		22 5b 60 39	jsl $39605b	                    JSL FDC_Seek_Track              ; Attempt to seek to track 80
.3964c9		90 34		bcc $3964ff	                    BCC ret_false                   ; If fail: return false
.3964cb		c2 10		rep #$10	                REP #$10        ; set X long
.3964cd		a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.3964d0		a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.3964d3		22 f4 0f 39	jsl $390ff4	                    JSL IDELAY
.3964d7		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.3964db		a5 06		lda $0306	                    LDA FDC_ST0
.3964dd		29 d0		and #$d0	                    AND #%11010000
.3964df		d0 1e		bne $3964ff	                    BNE ret_false
.3964e1		22 7b 5e 39	jsl $395e7b	                    JSL FDC_Recalibrate_Command     ; Attempt to recalibrate
.3964e5		90 18		bcc $3964ff	                    BCC ret_false                   ; If fail: return false
.3964e7		a2 1e 8b	ldx #$8b1e	                    LDX #<>FDC_MOTOR_TIME       ; Wait a suitable time for the motor to spin up
.3964ea		a0 41 00	ldy #$0041	                    LDY #`FDC_MOTOR_TIME
.3964ed		22 f4 0f 39	jsl $390ff4	                    JSL IDELAY
.3964f1		22 b0 5e 39	jsl $395eb0	                    JSL FDC_Sense_Int_Status
.3964f5		a5 06		lda $0306	                    LDA FDC_ST0
.3964f7		29 d0		and #$d0	                    AND #%11010000
.3964f9		d0 04		bne $3964ff	                    BNE ret_false
.3964fb						ret_true
.3964fb		28		plp		                    PLP
.3964fc		2b		pld		                    PLD
.3964fd		38		sec		                    SEC
.3964fe		6b		rtl		                    RTL
.3964ff						ret_false
.3964ff		28		plp		                    PLP
.396500		2b		pld		                    PLD
.396501		18		clc		                    CLC
.396502		6b		rtl		                    RTL
.396503						FDC_WRITEVBR
.396503		8b		phb		                    PHB
.396504		0b		phd		                    PHD
.396505		08		php		                    PHP
.396506		48		pha		                PHA             ; begin setdbr macro
.396507		08		php		                PHP
.396508		e2 20		sep #$20	                SEP #$20        ; set A short
.39650a		a9 00		lda #$00	                LDA #0
.39650c		48		pha		                PHA
.39650d		ab		plb		                PLB
.39650e		28		plp		                PLP
.39650f		68		pla		                PLA             ; end setdbr macro
.396510		48		pha		                PHA             ; begin setdp macro
.396511		08		php		                PHP
.396512		c2 20		rep #$20	                REP #$20        ; set A long
.396514		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.396517		5b		tcd		                TCD
.396518		28		plp		                PLP
.396519		68		pla		                PLA             ; end setdp macro
.39651a		22 32 63 39	jsl $396332	                    JSL FDC_MOUNT               ; Mount the floppy disk
.39651e		c2 30		rep #$30	                REP #$30        ; set A&X long
.396520		a9 00 00	lda #$0000	                    LDA #0                      ; Clear the sector buffer
.396523		a2 00 00	ldx #$0000	                    LDX #0
.396526		9f 00 a3 38	sta $38a300,x	clr_loop            STA DOS_SECTOR,X
.39652a		e8		inx		                    INX
.39652b		e8		inx		                    INX
.39652c		e0 00 02	cpx #$0200	                    CPX #512
.39652f		d0 f5		bne $396526	                    BNE clr_loop
.396531		e2 20		sep #$20	                SEP #$20        ; set A short
.396533		a2 00 00	ldx #$0000	                    LDX #0                      ; Copy the prototype VBR to the sector buffer
.396536		bf eb 65 39	lda $3965eb,x	copy_loop           LDA FDC_VBR_BEGIN,X
.39653a		9f 00 a3 38	sta $38a300,x	                    STA DOS_SECTOR,X
.39653e		e8		inx		                    INX
.39653f		e0 c9 00	cpx #$00c9	                    CPX #<>(FDC_VBR_END - FDC_VBR_BEGIN + 1)
.396542		d0 f2		bne $396536	                    BNE copy_loop
.396544		a0 00 00	ldy #$0000	                    LDY #0                      ; Copy the boot binary path to the VBR
.396547		a2 40 00	ldx #$0040	                    LDX #FDC_VBR_PATH
.39654a		b7 3c		lda [$035c],y	path_copy_loop      LDA [DOS_RUN_PTR],Y
.39654c		9f 00 a3 38	sta $38a300,x	                    STA DOS_SECTOR,X
.396550		f0 07		beq $396559	                    BEQ path_copy_done
.396552		e8		inx		                    INX
.396553		c8		iny		                    INY
.396554		c0 80 00	cpy #$0080	                    CPY #128
.396557		d0 f1		bne $39654a	                    BNE path_copy_loop
.396559						path_copy_done
.396559		c2 20		rep #$20	                REP #$20        ; set A long
.39655b		a9 55 aa	lda #$aa55	                    LDA #$AA55                  ; Set the VBR signature bytes at the end
.39655e		8f fe a4 38	sta $38a4fe	                    STA DOS_SECTOR+BPB_SIGNATURE
.396562		c2 20		rep #$20	                REP #$20        ; set A long
.396564		a9 00 a3	lda #$a300	                    LDA #<>DOS_SECTOR           ; Point to the BIOS buffer
.396567		85 06		sta $0326	                    STA BIOS_BUFF_PTR
.396569		a9 38 00	lda #$0038	                    LDA #`DOS_SECTOR
.39656c		85 08		sta $0328	                    STA BIOS_BUFF_PTR+2
.39656e		a9 00 00	lda #$0000	                    LDA #0                      ; Set the sector to #0 (boot record)
.396571		85 02		sta $0322	                    STA BIOS_LBA
.396573		85 04		sta $0324	                    STA BIOS_LBA+2
.396575		e2 20		sep #$20	                SEP #$20        ; set A short
.396577		a9 00		lda #$00	                    LDA #BIOS_DEV_FDC
.396579		85 01		sta $0321	                    STA BIOS_DEV
.39657b		22 24 10 00	jsl $001024	                    JSL PUTBLOCK                ; Attempt to write the boot record
.39657f		b0 09		bcs $39658a	                    BCS ret_success
.396581		22 50 5e 39	jsl $395e50	                    JSL FDC_Motor_Off
.396585		28		plp		                    PLP                         ; Return the failure
.396586		2b		pld		                    PLD
.396587		ab		plb		                    PLB
.396588		18		clc		                    CLC
.396589		6b		rtl		                    RTL
.39658a		22 50 5e 39	jsl $395e50	ret_success         JSL FDC_Motor_Off
.39658e		e2 20		sep #$20	                SEP #$20        ; set A short
.396590		a9 00		lda #$00	                    LDA #0
.396592		85 00		sta $0320	                    STA BIOS_STATUS
.396594		28		plp		                    PLP
.396595		2b		pld		                    PLD
.396596		ab		plb		                    PLB
.396597		38		sec		                    SEC
.396598		6b		rtl		                    RTL
.396599						FDC_TIME_HANDLE
.396599		08		php		                    PHP
.39659a		e2 20		sep #$20	                SEP #$20        ; set A short
.39659c		af 4e a0 38	lda $38a04e	                    LDA @l FDC_MOTOR_TIMER          ; Check the FDC motor count-down timer
.3965a0		d0 06		bne $3965a8	                    BNE dec_motor                   ; If not zero: decrement the timer
.3965a2		af 4f a0 38	lda $38a04f	                    LDA @l FDC_MOTOR_TIMER+1        ; Check the high byte
.3965a6		f0 28		beq $3965d0	                    BEQ sof_timeout                 ; If zero: move on to the next timer
.3965a8		af 4e a0 38	lda $38a04e	dec_motor           LDA @l FDC_MOTOR_TIMER          ; Decrement the low byte
.3965ac		3a		dec a		                    DEC A
.3965ad		8f 4e a0 38	sta $38a04e	                    STA @l FDC_MOTOR_TIMER
.3965b1		c9 ff		cmp #$ff	                    CMP #$FF                        ; Did it roll over?
.3965b3		d0 0b		bne $3965c0	                    BNE chk_motor_end               ; No: check to see if we're a the end
.3965b5		af 4f a0 38	lda $38a04f	                    LDA @l FDC_MOTOR_TIMER+1        ; Decrement the high byte
.3965b9		3a		dec a		                    DEC A
.3965ba		8f 4f a0 38	sta $38a04f	                    STA @l FDC_MOTOR_TIMER+1
.3965be		80 10		bra $3965d0	                    BRA sof_timeout                 ; And move on to the next timer
.3965c0		af 4e a0 38	lda $38a04e	chk_motor_end       LDA @l FDC_MOTOR_TIMER          ; Check timer
.3965c4		d0 0a		bne $3965d0	                    BNE sof_timeout                 ; if it's <>0, move on to the next timer
.3965c6		af 4f a0 38	lda $38a04f	                    LDA @l FDC_MOTOR_TIMER+1
.3965ca		d0 04		bne $3965d0	                    BNE sof_timeout
.3965cc		22 50 5e 39	jsl $395e50	                    JSL FDC_Motor_Off               ; Otherwise, turn off the motor
.3965d0						sof_timeout
.3965d0		e2 20		sep #$20	                SEP #$20        ; set A short
.3965d2		af 2d 03 00	lda $00032d	                    LDA @l BIOS_TIMER               ; Check the BIOS_TIMER
.3965d6		f0 11		beq $3965e9	                    BEQ sof_int_done                ; If it's 0, we don't do anything
.3965d8		3a		dec a		                    DEC A                           ; Count down one tick
.3965d9		8f 2d 03 00	sta $00032d	                    STA @l BIOS_TIMER
.3965dd		d0 0a		bne $3965e9	                    BNE sof_int_done                ; If not 0, we're done
.3965df		af 2c 03 00	lda $00032c	                    LDA @l BIOS_FLAGS               ; Otherwise: flag a time out event
.3965e3		09 80		ora #$80	                    ORA #BIOS_TIMEOUT
.3965e5		8f 2c 03 00	sta $00032c	                    STA @l BIOS_FLAGS
.3965e9		28		plp		sof_int_done        PLP
.3965ea		6b		rtl		                    RTL
=62						FDC_BOOT_START = 62                         ; Entry point to the boot code
=64						FDC_VBR_PATH = 64                           ; Offset to the path in the VBR
.3965eb						FDC_VBR_BEGIN
>3965eb		eb 00 90			start               .byte $EB, $00, $90     ; Entry point
>3965ee		43 32 35 36 44 4f 53 20		magic               .text "C256DOS "        ; OEM name / magic text for booting
>3965f6		00 02				bytes_per_sec       .word 512               ; How many bytes per sector
>3965f8		01				sec_per_cluster     .byte 1                 ; How many sectors per cluster
>3965f9		01 00				rsrv_sectors        .word 1                 ; Number of reserved sectors
>3965fb		02				num_fat             .byte 2                 ; Number of FATs
>3965fc		e0 00				max_dir_entry       .word (32-18)*16        ; Total number of root dir entries
>3965fe		40 0b				total_sectors       .word 2880              ; Total sectors
>396600		f0				media_descriptor    .byte $F0               ; 3.5" 1.44 MB floppy 80 tracks, 18 tracks per sector
>396601		09 00				sec_per_fat         .word 9                 ; Sectors per FAT
>396603		12 00				sec_per_track       .word 18                ; Sectors per track
>396605		02 00				num_head            .word 2                 ; Number of heads
>396607		00 00 00 00			ignore2             .dword 0
>39660b		00 00 00 00			fat32_sector        .dword 0                ; # of sectors in FAT32
>39660f		00 00				ignore3             .word 0
>396611		29				boot_signature      .byte $29
>396612		78 56 34 12			volume_id           .dword $12345678        ; Replaced by code
>396616		55 4e 54 49 54 4c 45 44		volume_name         .text "UNTITLED   "     ; Replace by code
>39661e		20 20 20
>396621		46 41 54 31 32 20 20 20		fs_type             .text "FAT12   "
.396629		80 40		bra $39666b	                    BRA vbr_start
>39662b						file_path           .fill 64                ; Reserve 64 bytes for a path and any options
.39666b						vbr_start
.39666b		c2 20		rep #$20	                REP #$20        ; set A long
.39666d		a9 40 a3	lda #$a340	                    LDA #<>(DOS_SECTOR + (file_path - FDC_VBR_BEGIN))
.396670		8f 60 03 00	sta $000360	                    STA @l DOS_RUN_PARAM
.396674		a9 38 00	lda #$0038	                    LDA #`(DOS_SECTOR + (file_path - FDC_VBR_BEGIN))
.396677		8f 62 03 00	sta $000362	                    STA @l DOS_RUN_PARAM+2
.39667b		22 24 11 00	jsl $001124	                    JSL F_RUN               ; And try to execute the binary file
.39667f		b0 0c		bcs $39668d	                    BCS lock                ; If it returned success... lock up... I guess?
.396681						error
.396681		e2 20		sep #$20	                SEP #$20        ; set A short
.396683		4b		phk		                    PHK                     ; Otherwise, print an error message
.396684		ab		plb		                    PLB
.396685		62 08 00	per $396690	                    PER message
.396688		fa		plx		                    PLX
.396689		22 1c 10 00	jsl $00101c	                    JSL PUTS
.39668d		ea		nop		lock                NOP                     ; And lock up
.39668e		80 fd		bra $39668d	                    BRA lock
>396690		43 6f 75 6c 64 20 6e 6f		message             .null "Could not find a bootable binary.",13
>396698		74 20 66 69 6e 64 20 61 20 62 6f 6f 74 61 62 6c
>3966a8		65 20 62 69 6e 61 72 79 2e 0d 00
.3966b3						FDC_VBR_END

;******  Return to file: src\kernel.asm


;******  Processing file: src\Libraries/ide_library.asm

.0000						IDE_ID
>0000		00 00				General_Config        .word $0000
>0002		00 00				Obsolete0             .word $0000
>0004		00 00				Specific_Config       .word $0000
>0006		00 00				Obsolete1             .word $0000
>0008		00 00				Retired0              .word $0000
>000a		00 00				Retired1              .word $0000
>000c		00 00				Obsolete2             .word $0000
>000e		00 00				Reserved_CFlash0      .word $0000
>0010		00 00				Reserved_CFlash1      .word $0000
>0012		00 00				Retired2              .word $0000
>0014		00 00 00 00 00 00 00 00		Serial_Number_String  .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>001c		00 00 00 00 00 00 00 00 00 00 00 00
>0028		00 00 00 00			Retired3              .word $0000, $0000
>002c		00 00				Obsolete3             .word $0000
>002e		00 00 00 00 00 00 00 00		Firmware_Rev_String   .byte $00, $00, $00, $00, $00, $00, $00, $00
>0036		00 00 00 00 00 00 00 00		Model_Number_String   .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>003e		00 00 00 00 00 00 00 00
>0046		00 00 00 00 00 00 00 00		                      .byte $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>004e		00 00 00 00 00 00 00 00
>0056		00 00 00 00 00 00 00 00		                      .byte $00, $00, $00, $00, $00, $00, $00, $00
>005e		00 00				Max_Number_Logic_Sec  .word $0000
>0060		00 00				Trusted_Comp_Feature  .word $0000
>0062		00 00 00 00			Capabilities          .word $0000, $0000
>0066		00 00 00 00			Obsolete4             .word $0000, $0000
>006a		00 00				Free_Fall_Control     .word $0000
>006c		00 00 00 00 00 00 00 00		Obsolete5             .word $0000, $0000, $0000, $0000, $0000
>0074		00 00
>0076		00 00				Reserved0             .word $0000
>0078		00 00 00 00			Total_Addy_Logic_Sec  .word $0000, $0000
>007c		00 00				Obsolete6             .word $0000
>007e		00 00 00 00			Reserved1             .word $0000, $0000
>0082		00 00				Min_Multiword_DMA_Trf .word $0000
>0084		00 00				Manu_Recommended_Mult .word $0000
>0086		00 00				Min_PIO_Trf           .word $0000      ; Word 67
>0088		00 00				Min_PIO_Trf_with_IORD .word $0000      ; Word 68
>008a		00 00 00 00			Reserved2             .word $0000, $0000
>008e		00 00 00 00 00 00 00 00		Reserved3             .word $0000, $0000, $0000, $0000
>0096		00 00				Queue_Dept            .word $0000
>0098		00 00				SATA_Capabilities     .word $0000
>009a		00 00				Reserved_SATA         .word $0000
>009c		00 00				Sup_Feat_SATA         .word $0000
>009e		00 00				Sup_Feat_SATA_Enabled .word $0000    ; Word 79
>00a0		00 00				Major_Version_Number  .word $0000    ; Word 80
>00a2		00 00				Minor_Version_Number  .word $0000    ; Word 81
>00a4		00 00 00 00 00 00 00 00		Cmd_And_Features_Sup  .word $0000, $0000, $0000, $0000, $0000, $0000
>00ac		00 00 00 00
>00b0		00 00				UDMA_Modes            .word $0000
>00b2		00 00 00 00			Reserved4             .word $0000, $0000 ; Word 89
>00b6		00 00				Current_APM_Level     .word $0000
>00b8		00 00				Master_Password_Ident .word $0000
>00ba		00 00				Hardware_Reset_Result .word $0000
>00bc		00 00				Current_AAM_Value     .word $0000  ; Word 94
>00be		00 00				Stream_Min_Req_Size   .word $0000  ; Word 95
>00c0		00 00				Stream_Trf_Time_DMA   .word $0000  ; Word 96
>00c2		00 00				Stream_Access_Lat     .word $0000
>00c4		00 00 00 00			Streaming_Perf_Gran   .word $0000, $0000
>00c8		00 00 00 00 00 00 00 00		Tot_Num_Add_Logic_Sec .word $0000, $0000, $0000, $0000
>00d0		00 00				Streaming_Trf_Time    .word $0000 ; Word 104
>00d2		00 00				Reserved5             .word $0000 ; Word 105
.3966b3						IDE_TEST
.3966b3		08		php		                PHP
.3966b4		c2 20		rep #$20	                REP #$20        ; set A long
.3966b6		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR
.3966b9		8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.3966bd		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.3966c0		8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.3966c4		22 e7 67 39	jsl $3967e7	                JSL IDE_IDENTIFY
.3966c8		b0 03		bcs $3966cd	                BCS id_ok
.3966ca		82 ab 00	brl $396778	                BRL done
.3966cd						id_ok
.3966cd		c2 10		rep #$10	                REP #$10        ; set X long
.3966cf		e2 20		sep #$20	                SEP #$20        ; set A short
.3966d1		a0 28 00	ldy #$0028	                LDY #40
.3966d4		a2 36 00	ldx #$0036	                LDX #27*2
.3966d7		bf 01 a3 38	lda $38a301,x	pr_model        LDA DOS_SECTOR+1,X
.3966db		22 18 10 00	jsl $001018	                JSL PUTC
.3966df		bf 00 a3 38	lda $38a300,x	                LDA DOS_SECTOR,X
.3966e3		22 18 10 00	jsl $001018	                JSL PUTC
.3966e7		e8		inx		                INX
.3966e8		e8		inx		                INX
.3966e9		88		dey		                DEY
.3966ea		88		dey		                DEY
.3966eb		d0 ea		bne $3966d7	                BNE pr_model
.3966ed		c2 10		rep #$10	                REP #$10        ; set X long
.3966ef		e2 20		sep #$20	                SEP #$20        ; set A short
.3966f1		a0 14 00	ldy #$0014	                LDY #20
.3966f4		a2 14 00	ldx #$0014	                LDX #10*2
.3966f7		bf 01 a3 38	lda $38a301,x	pr_serial       LDA DOS_SECTOR+1,X
.3966fb		22 18 10 00	jsl $001018	                JSL PUTC
.3966ff		bf 00 a3 38	lda $38a300,x	                LDA DOS_SECTOR,X
.396703		22 18 10 00	jsl $001018	                JSL PUTC
.396707		e8		inx		                INX
.396708		e8		inx		                INX
.396709		88		dey		                DEY
.39670a		88		dey		                DEY
.39670b		d0 ea		bne $3966f7	                BNE pr_serial
.39670d		22 6c 10 00	jsl $00106c	                JSL PRINTCR
.396711		c2 30		rep #$30	                REP #$30        ; set A&X long
.396713		a9 01 00	lda #$0001	                LDA #1                 ; Set LBA = 1
.396716		8f 22 03 00	sta $000322	                STA @l BIOS_LBA
.39671a		a9 00 00	lda #$0000	                LDA #0
.39671d		8f 24 03 00	sta $000324	                STA @l BIOS_LBA+2
.396721		a9 00 a3	lda #$a300	                LDA #<>DOS_SECTOR
.396724		8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.396728		a9 38 00	lda #$0038	                LDA #`DOS_SECTOR
.39672b		8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.39672f		a2 00 00	ldx #$0000	                LDX #0                  ; Initialize the block to some recognizable data
.396732		a9 a5 5a	lda #$5aa5	                LDA #$5AA5
.396735		9f 00 a3 38	sta $38a300,x	init_loop       STA DOS_SECTOR,X
.396739		e8		inx		                INX
.39673a		e8		inx		                INX
.39673b		e0 00 02	cpx #$0200	                CPX #512
.39673e		d0 f5		bne $396735	                BNE init_loop
.396740		22 06 69 39	jsl $396906	                JSL IDE_PUTBLOCK        ; Attempt to write the block
.396744		b0 06		bcs $39674c	                BCS read_sect1
.396746		22 6c 10 00	jsl $00106c	                JSL PRINTCR
.39674a		80 2c		bra $396778	                BRA done
.39674c		a9 01 00	lda #$0001	read_sect1      LDA #1                 ; Set LBA = 1
.39674f		8f 22 03 00	sta $000322	                STA @l BIOS_LBA
.396753		a9 00 00	lda #$0000	                LDA #0
.396756		8f 24 03 00	sta $000324	                STA @l BIOS_LBA+2
.39675a		a9 00 a5	lda #$a500	                LDA #<>DOS_FAT_SECTORS
.39675d		8f 26 03 00	sta $000326	                STA @l BIOS_BUFF_PTR
.396761		a9 38 00	lda #$0038	                LDA #`DOS_FAT_SECTORS
.396764		8f 28 03 00	sta $000328	                STA @l BIOS_BUFF_PTR+2
.396768		22 75 68 39	jsl $396875	                JSL IDE_GETBLOCK        ; Attempt to read the block
.39676c		b0 06		bcs $396774	                BCS all_ok
.39676e		22 6c 10 00	jsl $00106c	                JSL PRINTCR
.396772		80 04		bra $396778	                BRA done
.396774						all_ok
.396774		22 6c 10 00	jsl $00106c	                JSL PRINTCR
.396778		28		plp		done            PLP
.396779		6b		rtl		                RTL
.39677a						IDE_INIT
.39677a		e2 20		sep #$20	                SEP #$20        ; set A short
.39677c		a9 00		lda #$00	              LDA #$00
.39677e		8f 37 e8 af	sta $afe837	              STA IDE_CMD_STAT
.396782		20 a3 67	jsr $3967a3	              JSR IDE_DRIVE_BSY ; Check to see if drive is busy
.396785		a9 e0		lda #$e0	              LDA #$E0 ; HEAD 0 - Select Master Drive
.396787		8f 36 e8 af	sta $afe836	              STA IDE_HEAD
.39678b		a9 01		lda #$01	              LDA #$01
.39678d		8f 32 e8 af	sta $afe832	              STA IDE_SECT_CNT
.396791		a9 00		lda #$00	              LDA #$00
.396793		8f 33 e8 af	sta $afe833	              STA IDE_SECT_SRT
.396797		8f 34 e8 af	sta $afe834	              STA IDE_CLDR_LO
.39679b		8f 35 e8 af	sta $afe835	              STA IDE_CLDR_HI
.39679f		20 c1 67	jsr $3967c1	              JSR IDE_DRV_READY_NOTBUSY
.3967a2		6b		rtl		              RTL
.3967a3						IDE_DRIVE_BSY
.3967a3		08		php		                PHP
.3967a4		e2 20		sep #$20	                SEP #$20        ; set A short
.3967a6		af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT
.3967aa		29 80		and #$80	                AND #IDE_STAT_BSY         ; Check for RDY Bit, this needs to be 1'b1
.3967ac		c9 80		cmp #$80	                CMP #IDE_STAT_BSY         ; If not go read again
.3967ae		f0 f6		beq $3967a6	                BEQ loop
.3967b0		28		plp		                PLP
.3967b1		60		rts		                RTS
.3967b2						IDE_DRIVE_READY
.3967b2		08		php		                PHP
.3967b3		e2 20		sep #$20	                SEP #$20        ; set A short
.3967b5		af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT
.3967b9		29 40		and #$40	                AND #IDE_STAT_DRDY          ; Check to see if the Busy Signal is Cleared
.3967bb		c9 40		cmp #$40	                CMP #IDE_STAT_DRDY          ; if it is still one, then go back to read again.
.3967bd		d0 f6		bne $3967b5	                BNE loop
.3967bf		28		plp		                PLP
.3967c0		60		rts		                RTS
.3967c1						IDE_DRV_READY_NOTBUSY
.3967c1		08		php		                PHP
.3967c2		e2 20		sep #$20	                SEP #$20        ; set A short
.3967c4		af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT                 ; Check the status
.3967c8		29 c0		and #$c0	                AND #IDE_STAT_BSY | IDE_STAT_DRDY
.3967ca		c9 40		cmp #$40	                CMP #IDE_STAT_DRDY                  ; Is it READY but not BUSY?
.3967cc		d0 f6		bne $3967c4	                BNE loop                            ; No: keep waiting
.3967ce		28		plp		ret_success     PLP                                 ; Return success
.3967cf		38		sec		                SEC
.3967d0		60		rts		                RTS
.3967d1		8f 07 03 00	sta $000307	ret_failure     STA @l FDC_ST1                      ; Save the status code to FDC_ST1
.3967d5		28		plp		                PLP                                 ; Return failure
.3967d6		18		clc		                CLC
.3967d7		60		rts		                RTS
.3967d8						IDE_NOT_DRQ
.3967d8		08		php		                PHP
.3967d9		e2 20		sep #$20	                SEP #$20        ; set A short
.3967db		af 37 e8 af	lda $afe837	loop            LDA @l IDE_CMD_STAT     ; Get the status
.3967df		29 08		and #$08	                AND #IDE_STAT_DRQ
.3967e1		c9 08		cmp #$08	                CMP #IDE_STAT_DRQ       ; Is the DRQ bit set?
.3967e3		d0 f6		bne $3967db	                BNE loop                ; No: keep waiting
.3967e5		28		plp		                PLP
.3967e6		60		rts		                RTS
.3967e7						IDE_IDENTIFY
.3967e7		5a		phy		                PHY
.3967e8		8b		phb		                PHB
.3967e9		0b		phd		                PHD
.3967ea		08		php		                PHP
.3967eb		48		pha		                PHA             ; begin setdbr macro
.3967ec		08		php		                PHP
.3967ed		e2 20		sep #$20	                SEP #$20        ; set A short
.3967ef		a9 00		lda #$00	                LDA #0
.3967f1		48		pha		                PHA
.3967f2		ab		plb		                PLB
.3967f3		28		plp		                PLP
.3967f4		68		pla		                PLA             ; end setdbr macro
.3967f5		48		pha		                PHA             ; begin setdp macro
.3967f6		08		php		                PHP
.3967f7		c2 20		rep #$20	                REP #$20        ; set A long
.3967f9		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.3967fc		5b		tcd		                TCD
.3967fd		28		plp		                PLP
.3967fe		68		pla		                PLA             ; end setdp macro
.3967ff		e2 20		sep #$20	                SEP #$20        ; set A short
.396801		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.396804		a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.396806		29 07		and #$07	                AND #$07
.396808		09 a0		ora #$a0	                ORA #%10100000                  ; Select DEV=0 and LBA mode = 1
.39680a		8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.39680e		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.396811		e2 20		sep #$20	                SEP #$20        ; set A short
.396813		a9 00		lda #$00	                LDA #0                          ; Clear sector count and LBA
.396815		8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.396819		8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.39681d		8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.396821		8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.396825		a9 ec		lda #$ec	                LDA #IDE_CMD_IDENTIFY           ; The IDENTIFY command
.396827		8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT             ; Check the status
.39682b		f0 29		beq $396856	                BEQ no_media                    ; If 0: there is no drive
.39682d		20 a3 67	jsr $3967a3	                JSR IDE_DRIVE_BSY               ; Othewise: wait for drive to not be busy
.396830		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.396833		90 2d		bcc $396862	                BCC ret_failure                 ; If an error occurred, return it
.396835		c2 30		rep #$30	                REP #$30        ; set A&X long
.396837		a0 00 00	ldy #$0000	                LDY #0
.39683a		af 38 e8 af	lda $afe838	read_loop       LDA @l IDE_DATA_LO              ; Get the word of data from the device
.39683e		97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y           ; Save it to the buffer
.396840		c8		iny		                INY                             ; Move to the next position
.396841		c8		iny		                INY
.396842		c0 00 02	cpy #$0200	                CPY #512
.396845		d0 f3		bne $39683a	                BNE read_loop
.396847						ret_success
.396847		e2 20		sep #$20	                SEP #$20        ; set A short
.396849		a9 00		lda #$00	                LDA #0
.39684b		85 00		sta $0320	                STA BIOS_STATUS
.39684d		8d 06 03	sta $0306	                STA @w FDC_ST0
.396850		28		plp		                PLP                             ; Return success
.396851		2b		pld		                PLD
.396852		ab		plb		                PLB
.396853		7a		ply		                PLY
.396854		38		sec		                SEC
.396855		6b		rtl		                RTL
.396856						no_media
.396856		e2 20		sep #$20	                SEP #$20        ; set A short
.396858		a9 87		lda #$87	                LDA #BIOS_ERR_NOMEDIA
.39685a		80 0a		bra $396866	                BRA pass_failure
.39685c						not_ata
.39685c		e2 20		sep #$20	                SEP #$20        ; set A short
.39685e		a9 8a		lda #$8a	                LDA #BIOS_ERR_NOTATA
.396860		80 04		bra $396866	                BRA pass_failure
.396862						ret_failure
.396862		e2 20		sep #$20	                SEP #$20        ; set A short
.396864		a9 82		lda #$82	                LDA #BIOS_ERR_READ
.396866		85 00		sta $0320	pass_failure    STA BIOS_STATUS
.396868		af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.39686c		8d 06 03	sta $0306	                STA @w FDC_ST0
.39686f		28		plp		                PLP
.396870		2b		pld		                PLD
.396871		ab		plb		                PLB
.396872		7a		ply		                PLY
.396873		18		clc		                CLC
.396874		6b		rtl		                RTL
.396875						IDE_GETBLOCK
.396875		5a		phy		                PHY
.396876		8b		phb		                PHB
.396877		0b		phd		                PHD
.396878		08		php		                PHP
.396879		48		pha		                PHA             ; begin setdbr macro
.39687a		08		php		                PHP
.39687b		e2 20		sep #$20	                SEP #$20        ; set A short
.39687d		a9 00		lda #$00	                LDA #0
.39687f		48		pha		                PHA
.396880		ab		plb		                PLB
.396881		28		plp		                PLP
.396882		68		pla		                PLA             ; end setdbr macro
.396883		48		pha		                PHA             ; begin setdp macro
.396884		08		php		                PHP
.396885		c2 20		rep #$20	                REP #$20        ; set A long
.396887		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39688a		5b		tcd		                TCD
.39688b		28		plp		                PLP
.39688c		68		pla		                PLA             ; end setdp macro
.39688d		e2 20		sep #$20	                SEP #$20        ; set A short
.39688f		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.396892		a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.396894		29 07		and #$07	                AND #$07
.396896		09 e0		ora #$e0	                ORA #%11100000                  ; Select DEV=0 and LBA mode = 1
.396898		8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.39689c		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.39689f		e2 20		sep #$20	                SEP #$20        ; set A short
.3968a1		a9 01		lda #$01	                LDA #1                          ; Set that we want one sector
.3968a3		8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.3968a7		a5 02		lda $0322	                LDA BIOS_LBA                    ; Set the lower bits of the LBA
.3968a9		8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.3968ad		a5 03		lda $0323	                LDA BIOS_LBA+1
.3968af		8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.3968b3		a5 04		lda $0324	                LDA BIOS_LBA+2
.3968b5		8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.3968b9		a9 21		lda #$21	                LDA #IDE_CMD_READ_SECTOR        ; The READ SECTOR command
.3968bb		8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT
.3968bf		ea		nop		                NOP                             ; Wait about 500ns
.3968c0		ea		nop		                NOP
.3968c1		ea		nop		                NOP
.3968c2		ea		nop		                NOP
.3968c3		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.3968c6		90 2b		bcc $3968f3	                BCC ret_failure                 ; If an error occurred, return it
.3968c8		e2 20		sep #$20	                SEP #$20        ; set A short
.3968ca		af 30 e8 af	lda $afe830	                LDA @l IDE_DATA                 ; Read and toss out one byte from the 8-bit interface
.3968ce		a0 00 00	ldy #$0000	                LDY #0
.3968d1		c2 20		rep #$20	                REP #$20        ; set A long
.3968d3		af 38 e8 af	lda $afe838	read_loop       LDA @l IDE_DATA_LO              ; Get the word of data from the device
.3968d7		97 06		sta [$0326],y	                STA [BIOS_BUFF_PTR],Y           ; Save it to the buffer
.3968d9		c8		iny		                INY                             ; Move to the next position
.3968da		c8		iny		                INY
.3968db		c0 00 02	cpy #$0200	                CPY #512
.3968de		d0 f3		bne $3968d3	                BNE read_loop
.3968e0		ea		nop		                NOP                             ; Wait about 500ns
.3968e1		ea		nop		                NOP
.3968e2		ea		nop		                NOP
.3968e3		ea		nop		                NOP
.3968e4						ret_success
.3968e4		e2 20		sep #$20	                SEP #$20        ; set A short
.3968e6		a9 00		lda #$00	                LDA #0
.3968e8		85 00		sta $0320	                STA BIOS_STATUS
.3968ea		8d 06 03	sta $0306	                STA @w FDC_ST0
.3968ed		28		plp		                PLP                             ; Return success
.3968ee		2b		pld		                PLD
.3968ef		ab		plb		                PLB
.3968f0		7a		ply		                PLY
.3968f1		38		sec		                SEC
.3968f2		6b		rtl		                RTL
.3968f3						ret_failure
.3968f3		e2 20		sep #$20	                SEP #$20        ; set A short
.3968f5		af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.3968f9		8d 06 03	sta $0306	                STA @w FDC_ST0
.3968fc		a9 82		lda #$82	                LDA #BIOS_ERR_READ
.3968fe		85 00		sta $0320	                STA BIOS_STATUS
.396900		28		plp		                PLP
.396901		2b		pld		                PLD
.396902		ab		plb		                PLB
.396903		7a		ply		                PLY
.396904		18		clc		                CLC
.396905		6b		rtl		                RTL
.396906						IDE_PUTBLOCK
.396906		5a		phy		                PHY
.396907		8b		phb		                PHB
.396908		0b		phd		                PHD
.396909		08		php		                PHP
.39690a		48		pha		                PHA             ; begin setdbr macro
.39690b		08		php		                PHP
.39690c		e2 20		sep #$20	                SEP #$20        ; set A short
.39690e		a9 00		lda #$00	                LDA #0
.396910		48		pha		                PHA
.396911		ab		plb		                PLB
.396912		28		plp		                PLP
.396913		68		pla		                PLA             ; end setdbr macro
.396914		48		pha		                PHA             ; begin setdp macro
.396915		08		php		                PHP
.396916		c2 20		rep #$20	                REP #$20        ; set A long
.396918		a9 20 03	lda #$0320	                LDA #SDOS_VARIABLES         ; set DP to page 0
.39691b		5b		tcd		                TCD
.39691c		28		plp		                PLP
.39691d		68		pla		                PLA             ; end setdp macro
.39691e		e2 20		sep #$20	                SEP #$20        ; set A short
.396920		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait until the IDE is clear to accept commands
.396923		a5 05		lda $0325	                LDA BIOS_LBA+3                  ; Get the high bits of the LBA
.396925		29 07		and #$07	                AND #$07
.396927		09 e0		ora #$e0	                ORA #%11100000                  ; Select DEV=0 and LBA mode = 1
.396929		8f 36 e8 af	sta $afe836	                STA @l IDE_HEAD                 ; Ensure master is selected
.39692d		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; And wait for it to take effect
.396930		e2 20		sep #$20	                SEP #$20        ; set A short
.396932		a9 01		lda #$01	                LDA #1                          ; Set that we want one sector
.396934		8f 32 e8 af	sta $afe832	                STA @l IDE_SECT_CNT
.396938		a5 02		lda $0322	                LDA BIOS_LBA                    ; Set the lower bits of the LBA
.39693a		8f 33 e8 af	sta $afe833	                STA @l IDE_SECT_SRT
.39693e		a5 03		lda $0323	                LDA BIOS_LBA+1
.396940		8f 34 e8 af	sta $afe834	                STA @l IDE_CLDR_LO
.396944		a5 04		lda $0324	                LDA BIOS_LBA+2
.396946		8f 35 e8 af	sta $afe835	                STA @l IDE_CLDR_HI
.39694a		a9 30		lda #$30	                LDA #IDE_CMD_WRITE_SECTOR       ; The READ SECTOR command
.39694c		8f 37 e8 af	sta $afe837	                STA @l IDE_CMD_STAT
.396950		ea		nop		                NOP                             ; Wait about 500ns
.396951		ea		nop		                NOP
.396952		ea		nop		                NOP
.396953		ea		nop		                NOP
.396954		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.396957		90 37		bcc $396990	                BCC ret_failure                 ; If an error occurred, return it
.396959		c2 30		rep #$30	                REP #$30        ; set A&X long
.39695b		a0 00 00	ldy #$0000	                LDY #0
.39695e		b7 06		lda [$0326],y	read_loop       LDA [BIOS_BUFF_PTR],Y           ; Get the word from the buffer
.396960		8f 38 e8 af	sta $afe838	                STA @l IDE_DATA_LO              ; Save the word to the device
.396964		c8		iny		                INY                             ; Move to the next position
.396965		c8		iny		                INY
.396966		c0 00 02	cpy #$0200	                CPY #512
.396969		d0 f3		bne $39695e	                BNE read_loop
.39696b		ea		nop		                NOP                             ; Wait about 500ns
.39696c		ea		nop		                NOP
.39696d		ea		nop		                NOP
.39696e		ea		nop		                NOP
.39696f		20 c1 67	jsr $3967c1	                JSR IDE_DRV_READY_NOTBUSY       ; Wait for the device to be ready
.396972		90 1c		bcc $396990	                BCC ret_failure                 ; If an error occurred, return it
.396974		ea		nop		                NOP                             ; Wait about 500ns
.396975		ea		nop		                NOP
.396976		ea		nop		                NOP
.396977		ea		nop		                NOP
.396978		af 37 e8 af	lda $afe837	                LDA @l IDE_CMD_STAT             ; Check the status
.39697c		89 21 00	bit #$0021	                BIT #IDE_STAT_ERR | IDE_STAT_DF
.39697f		d0 0f		bne $396990	                BNE ret_failure                 ; If error: return failure
.396981						ret_success
.396981		e2 20		sep #$20	                SEP #$20        ; set A short
.396983		a9 00		lda #$00	                LDA #0
.396985		85 00		sta $0320	                STA BIOS_STATUS
.396987		8d 06 03	sta $0306	                STA @w FDC_ST0
.39698a		28		plp		                PLP                             ; Return success
.39698b		2b		pld		                PLD
.39698c		ab		plb		                PLB
.39698d		7a		ply		                PLY
.39698e		38		sec		                SEC
.39698f		6b		rtl		                RTL
.396990		ea		nop		ret_failure     NOP                             ; Wait about 500ns
.396991		ea		nop		                NOP
.396992		ea		nop		                NOP
.396993		ea		nop		                NOP
.396994		e2 20		sep #$20	                SEP #$20        ; set A short
.396996		af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.39699a		80 08		bra $3969a4	                BRA save_error
.39699c		ea		nop		                NOP
.39699d		ea		nop		                NOP
.39699e		ea		nop		                NOP
.39699f		ea		nop		                NOP
.3969a0		af 31 e8 af	lda $afe831	                LDA @l IDE_ERROR
.3969a4		8d 06 03	sta $0306	save_error      STA @w FDC_ST0
.3969a7		a9 83		lda #$83	                LDA #BIOS_ERR_WRITE
.3969a9		85 00		sta $0320	                STA BIOS_STATUS
.3969ab		28		plp		                PLP
.3969ac		2b		pld		                PLD
.3969ad		ab		plb		                PLB
.3969ae		7a		ply		                PLY
.3969af		18		clc		                CLC
.3969b0		6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\Libraries/Ethernet_Init_library.asm

.3969b1						SIMPLE_INIT_ETHERNET_CTRL
.3969b1						WaitforittobeReady:
.3969b1		af 84 e0 ae	lda $aee084	                LDA @l ESID_ETHERNET_REG + $84
.3969b5		29 01 00	and #$0001	                AND #$0001
.3969b8		c9 01 00	cmp #$0001	                CMP #$0001 ; This is to check that the Controller is ready to roll
.3969bb		d0 f4		bne $3969b1	                BNE WaitforittobeReady
.3969bd		af 52 e0 ae	lda $aee052	                LDA @l ESID_ETHERNET_REG + $52 ;Chip ID (0x9221)
.3969c1		af 50 e0 ae	lda $aee050	                LDA @l ESID_ETHERNET_REG + $50 ;Chip Revision
.3969c5		af 64 e0 ae	lda $aee064	                LDA @l ESID_ETHERNET_REG + $64
.3969c9		af 66 e0 ae	lda $aee066	                LDA @l ESID_ETHERNET_REG + $66
.3969cd		a9 00 00	lda #$0000	                LDA #$0000
.3969d0		8f 88 e0 ae	sta $aee088	                STA @l ESID_ETHERNET_REG + $88
.3969d4		a9 00 70	lda #$7000	                LDA #$7000
.3969d7		8f 8a e0 ae	sta $aee08a	                STA @l ESID_ETHERNET_REG + $8A
.3969db		a9 02 00	lda #$0002	                LDA #$0002 ; Accessing CSR INDEX 2 MAC Address (High)
.3969de		8f a4 e0 ae	sta $aee0a4	                STA @l ESID_ETHERNET_REG + $A4
.3969e2		a9 0b 00	lda #$000b	                LDA #$000B
.3969e5		8f a8 e0 ae	sta $aee0a8	                STA @l ESID_ETHERNET_REG + $A8
.3969e9		a9 00 00	lda #$0000	                LDA #$0000
.3969ec		8f aa e0 ae	sta $aee0aa	                STA @l ESID_ETHERNET_REG + $AA
.3969f0		20 24 6a	jsr $396a24	                JSR MAC_ACCESS_WAIT_FOR_COMPLETION
.3969f3		a9 03 00	lda #$0003	                LDA #$0003 ; Accessing CSR INDEX 3 MAC Address (low)
.3969f6		8f a4 e0 ae	sta $aee0a4	                STA @l ESID_ETHERNET_REG + $A4
.3969fa		a9 7f dc	lda #$dc7f	                LDA #$DC7F
.3969fd		8f a8 e0 ae	sta $aee0a8	                STA @l ESID_ETHERNET_REG + $A8
.396a01		a9 d7 ab	lda #$abd7	                LDA #$ABD7
.396a04		8f aa e0 ae	sta $aee0aa	                STA @l ESID_ETHERNET_REG + $AA
.396a08		20 24 6a	jsr $396a24	                JSR MAC_ACCESS_WAIT_FOR_COMPLETION
.396a0b		a9 01 00	lda #$0001	                LDA #$0001 ; Accessing CSR INDEX 2 MAC Address (High)
.396a0e		8f a4 e0 ae	sta $aee0a4	                STA @l ESID_ETHERNET_REG + $A4
.396a12		a9 0c 00	lda #$000c	                LDA #$000C
.396a15		8f a8 e0 ae	sta $aee0a8	                STA @l ESID_ETHERNET_REG + $A8
.396a19		a9 04 00	lda #$0004	                LDA #$0004
.396a1c		8f aa e0 ae	sta $aee0aa	                STA @l ESID_ETHERNET_REG + $AA
.396a20		20 24 6a	jsr $396a24	                JSR MAC_ACCESS_WAIT_FOR_COMPLETION
.396a23		6b		rtl		                RTL
.396a24						MAC_ACCESS_WAIT_FOR_COMPLETION
.396a24		a9 00 80	lda #$8000	                LDA #$8000 ; CsR busy bit is a status but also the Command Execution bit
.396a27		8f a6 e0 ae	sta $aee0a6	                STA @l ESID_ETHERNET_REG + $A6
.396a2b						WaitForCompletion:
.396a2b		af a6 e0 ae	lda $aee0a6	                LDA @l ESID_ETHERNET_REG + $A6
.396a2f		29 00 80	and #$8000	                AND #$8000
.396a32		c9 00 80	cmp #$8000	                CMP #$8000
.396a35		f0 f4		beq $396a2b	                BEQ WaitForCompletion
.396a37		60		rts		                RTS

;******  Return to file: src\kernel.asm


;******  Processing file: src\Libraries/EXP-C200_EVID_Library.asm

=$ae2000					EVID_SCREEN_PAGE      = $AE2000 ;8192 Bytes First page of display RAM. This is used at boot time to display the welcome screen and the BASIC or MONITOR command screens.
.396a38						INIT_EVID_VID_MODE
.396a38		e2 20		sep #$20	                SEP #$20        ; set A short
.396a3a		a9 01		lda #$01	                LDA #EVID_800x600ModeEnable     ; 0 - 80x60, 1- 100x75
.396a3c		8f 01 1e ae	sta $ae1e01	                STA @l EVID_MSTR_CTRL_REG_H
.396a40		a9 01		lda #$01	                LDA #EVID_Border_Ctrl_Enable    ; Enable the Border
.396a42		8f 04 1e ae	sta $ae1e04	                STA @l EVID_BORDER_CTRL_REG
.396a46		a9 08		lda #$08	                LDA #8                          ; Set the border to the standard 8 pixels
.396a48		8f 08 1e ae	sta $ae1e08	                STA @l EVID_BORDER_X_SIZE       ; Let's use maximum space
.396a4c		8f 09 1e ae	sta $ae1e09	                STA @l EVID_BORDER_Y_SIZE
.396a50		a9 20		lda #$20	                LDA #$20
.396a52		8f 07 1e ae	sta $ae1e07	                STA @l EVID_BORDER_COLOR_R      ; R
.396a56		a9 00		lda #$00	                LDA #$00
.396a58		8f 06 1e ae	sta $ae1e06	                STA @l EVID_BORDER_COLOR_G      ; G
.396a5c		a9 20		lda #$20	                LDA #$20
.396a5e		8f 05 1e ae	sta $ae1e05	                STA @l EVID_BORDER_COLOR_B      ; B
.396a62		22 64 6b 39	jsl $396b64	                JSL INIT_EVID_LUT
.396a66		22 4d 6b 39	jsl $396b4d	                JSL INIT_EVID_FONTSET
.396a6a		22 88 6b 39	jsl $396b88	                JSL INIT_EVID_CURSOR
.396a6e		c2 30		rep #$30	                REP #$30        ; set A&X long
.396a70		a9 62 00	lda #$0062	                LDA #(100-2)
.396a73		8f 63 00 00	sta $000063	                STA @l EVID_COLS_VISIBLE
.396a77		a9 49 00	lda #$0049	                LDA #(75-2)
.396a7a		8f 67 00 00	sta $000067	                STA @l EVID_LINES_VISIBLE
.396a7e		a9 64 00	lda #$0064	                LDA #100
.396a81		8f 65 00 00	sta $000065	                STA @l EVID_COLS_PER_LINE
.396a85		a9 4b 00	lda #$004b	                LDA #75
.396a88		8f 69 00 00	sta $000069	                STA @l EVID_LINES_MAX
.396a8c		a9 70 00	lda #$0070	                LDA #$70                        ; Set the default text color to light gray on dark gray
.396a8f		8f 72 00 00	sta $000072	                STA @l EVID_CURCOLOR
.396a93		c2 30		rep #$30	                REP #$30        ; set A&X long
.396a95		a9 00 20	lda #$2000	                LDA #<>EVID_TEXT_MEM            ; store the initial screen buffer location
.396a98		8f 60 00 00	sta $000060	                STA @l EVID_SCREENBEGIN
.396a9c		8f 6b 00 00	sta $00006b	                STA @l EVID_CURSORPOS
.396aa0		a9 00 40	lda #$4000	                LDA #<>EVID_COLOR_MEM           ; Set the initial COLOR cursor position
.396aa3		8d 76 00	sta $0076	                STA EVID_COLORPOS
.396aa6		e2 20		sep #$20	                SEP #$20        ; set A short
.396aa8		a9 ae		lda #$ae	                LDA #`EVID_TEXT_MEM
.396aaa		8f 62 00 00	sta $000062	                STA @l EVID_SCREENBEGIN + 2
.396aae		8f 6d 00 00	sta $00006d	                STA @l EVID_CURSORPOS+2
.396ab2		a9 ae		lda #$ae	                LDA #`EVID_COLOR_MEM            ; Set the initial COLOR cursor position
.396ab4		8f 78 00 00	sta $000078	                STA @l EVID_COLORPOS + 2
.396ab8		6b		rtl		                RTL
>396ab9		1b 5b 31 6d 1b 5b 33 31		EVID_DEV_RDY0   .text $1B, "[1m", $1B, "[31m", $0B, $0C, $1B, "[35m", $0B, $0C, $1B, "[33m", $0B, $0C, $1B
>396ac1		6d 0b 0c 1b 5b 33 35 6d 0b 0c 1b 5b 33 33 6d 0b
>396ad1		0c 1b
>396ad3		5b 33 32 6d 0b 0c 1b 5b		                .null "[32m", $0B, $0C, $1B, "[34m", $0B, $0C, $1B, "[0m", $20, "C256 Foenix EXP-C200-EVID", $0D
>396adb		33 34 6d 0b 0c 1b 5b 30 6d 20 43 32 35 36 20 46
>396aeb		6f 65 6e 69 78 20 45 58 50 2d 43 32 30 30 2d 45
>396afb		56 49 44 0d 00
>396b00		59 6f 75 72 20 44 65 76		EVID_DEV_RDY1   .null "Your Device is Ready..."
>396b08		69 63 65 20 69 73 20 52 65 61 64 79 2e 2e 2e 00
.396b18						EVID_GREET
.396b18		48		pha		                PHA
.396b19		da		phx		                PHX
.396b1a		08		php		                PHP
.396b1b		e2 20		sep #$20	                SEP #$20        ; set A short
.396b1d		af 7d 00 00	lda $00007d	                LDA @l EVID_PRESENT             ; Check if the EVID screen is present
.396b21		f0 26		beq $396b49	                BEQ done                        ; If not, skip this routine
.396b23		a9 04		lda #$04	                LDA #CHAN_EVID                  ; Switch to the EVID screen
.396b25		22 3c 10 00	jsl $00103c	                JSL SETOUT
.396b29		22 a8 10 00	jsl $0010a8	                JSL CLRSCREEN                   ; Clear the screen
.396b2d		c2 10		rep #$10	                REP #$10        ; set X long
.396b2f		8b		phb		                PHB                             ; Print the messages
.396b30		a9 39		lda #$39	                LDA #`EVID_DEV_RDY0
.396b32		48		pha		                PHA
.396b33		ab		plb		                PLB
.396b34		a2 b9 6a	ldx #$6ab9	                LDX #<>EVID_DEV_RDY0
.396b37		22 1d 07 39	jsl $39071d	                JSL IPRINT
.396b3b		a2 00 6b	ldx #$6b00	                LDX #<>EVID_DEV_RDY1
.396b3e		22 1d 07 39	jsl $39071d	                JSL IPRINT
.396b42		ab		plb		                PLB
.396b43		a9 00		lda #$00	                LDA #CHAN_CONSOLE               ; Go back to the main console
.396b45		22 3c 10 00	jsl $00103c	                JSL SETOUT
.396b49		28		plp		done            PLP
.396b4a		fa		plx		                PLX
.396b4b		68		pla		                PLA
.396b4c		6b		rtl		                RTL
.396b4d						INIT_EVID_FONTSET
.396b4d		e2 20		sep #$20	                SEP #$20        ; set A short
.396b4f		c2 10		rep #$10	                REP #$10        ; set X long
.396b51		a2 00 00	ldx #$0000	                LDX #$0000
.396b54						initFontsetbranch0
.396b54		bf 00 00 3f	lda $3f0000,x	                LDA @lFONT_4_BANK0,X    ; RAM Content
.396b58		9f 00 10 ae	sta $ae1000,x	                STA @lEVID_FONT_MEM,X   ; Vicky FONT RAM Bank
.396b5c		e8		inx		                INX
.396b5d		e0 00 08	cpx #$0800	                CPX #$0800
.396b60		d0 f2		bne $396b54	                BNE initFontsetbranch0
.396b62		ea		nop		                NOP
.396b63		6b		rtl		                RTL
.396b64						INIT_EVID_LUT
.396b64		e2 20		sep #$20	                SEP #$20        ; set A short
.396b66		e2 10		sep #$10	                SEP #$10        ; set X short
.396b68		a2 00		ldx #$00	                LDX	#$00
.396b6a		bf 39 84 39	lda $398439,x	lutinitloop0	LDA @lfg_color_lut,x    ; get Local Data c64_character_Color_LUT_4_Txt
.396b6e		9f 00 1b ae	sta $ae1b00,x	                STA @lEVID_FG_LUT,x	    ; Write in LUT Memory
.396b72		e8		inx		                inx
.396b73		e0 40		cpx #$40	                cpx #$40
.396b75		d0 f3		bne $396b6a	                bne lutinitloop0
.396b77		a2 00		ldx #$00	                LDX	#$00
.396b79		bf 79 84 39	lda $398479,x	lutinitloop1	LDA @lbg_color_lut,x    ; get Local Data
.396b7d		9f 40 1b ae	sta $ae1b40,x	                STA @lEVID_BG_LUT,x	    ; Write in LUT Memory
.396b81		e8		inx		                INX
.396b82		e0 40		cpx #$40	                CPX #$40
.396b84		d0 f3		bne $396b79	                bne lutinitloop1
.396b86		ea		nop		                NOP
.396b87		6b		rtl		                RTL
.396b88						INIT_EVID_CURSOR
.396b88		08		php		                PHP
.396b89		e2 20		sep #$20	                SEP #$20        ; set A short
.396b8b		a9 b1		lda #$b1	                LDA #$B1                                            ; The Cursor Character will be a Fully Filled Block
.396b8d		8f 12 1e ae	sta $ae1e12	                STA @lEVID_TXT_CURSOR_CHAR_REG
.396b91		a9 03		lda #$03	                LDA #(EVID_Cursor_Enable | EVID_Cursor_Flash_Rate0) ; Set Cursor Enable And Flash Rate @1Hz
.396b93		8f 10 1e ae	sta $ae1e10	                STA @lEVID_TXT_CURSOR_CTRL_REG
.396b97		c2 30		rep #$30	                REP #$30        ; set A&X long
.396b99		a9 00 00	lda #$0000	                LDA #$0000;
.396b9c		8f 14 1e ae	sta $ae1e14	                STA @lEVID_TXT_CURSOR_X_REG_L   ; Set the X to Position 1
.396ba0		8f 16 1e ae	sta $ae1e16	                STA @lEVID_TXT_CURSOR_Y_REG_L   ; Set the Y to Position 6 (Below)
.396ba4		28		plp		                PLP
.396ba5		6b		rtl		                RTL
.396ba6						INIT_EVID_CLRSCREEN
.396ba6		08		php		                PHP
.396ba7		e2 20		sep #$20	                SEP #$20        ; set A short
.396ba9		c2 10		rep #$10	                REP #$10        ; set X long
.396bab		a2 00 00	ldx #$0000	                LDX #$0000		        ; Only Use One Pointer
.396bae		a9 20		lda #$20	                LDA #$20		        ; Fill the Entire Screen with Space
.396bb0		9f 00 20 ae	sta $ae2000,x	iclearloop0	    STA @l EVID_TEXT_MEM,X
.396bb4		e8		inx		                inx
.396bb5		e0 00 20	cpx #$2000	                cpx #$2000
.396bb8		d0 f6		bne $396bb0	                bne iclearloop0
.396bba		a2 00 00	ldx #$0000	                LDX	#$0000		        ; Only Use One Pointer
.396bbd		a9 f0		lda #$f0	                LDA #$F0		        ; Fill the Color Memory with Foreground: 75% Purple, Background 12.5% White
.396bbf		9f 00 40 ae	sta $ae4000,x	iclearloop1	    STA @l EVID_COLOR_MEM,X
.396bc3		e8		inx		                inx
.396bc4		e0 00 20	cpx #$2000	                cpx #$2000
.396bc7		d0 f6		bne $396bbf	                bne iclearloop1
.396bc9		28		plp		                PLP
.396bca		6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\drivers/ansi_screens.asm

.0000						S_ANSI_VARS
>0000						SCREENBEGIN         .long ?     ; Start of screen in video RAM. This is the upper-left corrner of the current video page being written to. This may not be what's being displayed by VICKY. Update this if you change VICKY's display page.
>0003						COLS_VISIBLE        .word ?     ; Columns visible per screen line. A virtual line can be longer than displayed, up to COLS_PER_LINE long. Default = 80
>0005						COLS_PER_LINE       .word ?     ; Columns in memory per screen line. A virtual line can be this long. Default=128
>0007						LINES_VISIBLE       .word ?     ; The number of rows visible on the screen. Default=25
>0009						LINES_MAX           .word ?     ; The number of rows in memory for the screen. Default=64
>000b						CURSORPOS           .long ?     ; The next character written to the screen will be written in this location.
>000e						CURSORX             .word ?     ; This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>0010						CURSORY             .word ?     ; This is where the blinking cursor sits. Do not edit this direectly. Call LOCATE to update the location and handle moving the cursor correctly.
>0012						CURCOLOR            .byte ?     ; Color of next character to be printed to the screen.
>0013						COLORPOS            .long ?     ; Address of cursor's position in the color matrix
>0016						COLORBEGIN          .long ?     ; Address of the first byte of the color matrix for this screen
>0019						TMPPTR1             .dword ?    ; Temporary pointer
>001d						PRESENT             .byte ?     ; Screen is present on the machine (EVID only)
>001e						STATE               .byte ?     ; State of the escape code parser
>001f						CONTROL             .byte ?     ; Control bit
>0020						ARGC                .byte ?     ; The number of arguments provided by the escape sequence (max 2)
>0021						ARG0                .byte ?     ; First ANSI code argument
>0022						ARG1                .byte ?     ; Second ANSI code argument
=0						ST_INIT = 0             ; Starting state for the ANSI code parser. Most characters just print
=1						ST_ESCAPE = 1           ; ESC has been seen
=2						ST_CSI = 2              ; Full CSI has been seen "ESC ["
=2						ANSI_MAX_ARG = 2        ; We'll limit ourselves to two arguments
=$70						ANSI_DEF_COLOR = $70    ; Default color (dim white on dim black)
=$80						CONTROL_INVERT = $80    ; Control bit: Colors are inverted
=$40						CONTROL_BOLD = $40      ; Control bit: Colors should be intense
.396bcb						ANSI_INIT
.396bcb		da		phx		                    PHX
.396bcc		5a		phy		                    PHY
.396bcd		8b		phb		                    PHB
.396bce		0b		phd		                    PHD
.396bcf		08		php		                    PHP
.396bd0		c2 30		rep #$30	                REP #$30        ; set A&X long
.396bd2		a0 00 00	ldy #$0000	                    LDY #0
.396bd5		22 81 6c 39	jsl $396c81	                    JSL INIT_SCREEN_Y               ; Set up the main screen
.396bd9		e2 20		sep #$20	                SEP #$20        ; set A short
.396bdb		af 87 e8 af	lda $afe887	                    LDA @l GABE_SYS_STAT            ; Let's check the Presence of an Expansion Card here
.396bdf		29 10		and #$10	                    AND #GABE_SYS_STAT_EXP          ; When there is a Card the Value is 1
.396be1		c9 10		cmp #$10	                    CMP #GABE_SYS_STAT_EXP
.396be3		d0 1d		bne $396c02	                    BNE no_evid
.396be5		c2 20		rep #$20	                REP #$20        ; set A long
.396be7		af 12 00 ae	lda $ae0012	                    LDA @l ESID_ID_CARD_ID_Lo       ; Load the Card ID and check for C100 or C200
.396beb		c9 c8 00	cmp #$00c8	                    CMP #$00C8                      ; Is it the EVID card?
.396bee		d0 12		bne $396c02	                    BNE no_evid                     ; No: mark the EVID screen as not present
.396bf0		e2 20		sep #$20	                SEP #$20        ; set A short
.396bf2		a9 01		lda #$01	                    LDA #1                          ; Otherwise: Mark that there is an EVID present
.396bf4		8f 7d 00 00	sta $00007d	                    STA @l EVID_PRESENT
.396bf8		a0 01 00	ldy #$0001	                    LDY #1
.396bfb		22 81 6c 39	jsl $396c81	                    JSL INIT_SCREEN_Y               ; Initialize the EVID screen variables
.396bff		80 09		bra $396c0a	                    BRA done
.396c01		00		brk #		                    BRK
.396c02						no_evid
.396c02		e2 20		sep #$20	                SEP #$20        ; set A short
.396c04		a9 00		lda #$00	                    LDA #0                          ; Mark that there is no EVID present
.396c06		8f 7d 00 00	sta $00007d	                    STA @l EVID_PRESENT
.396c0a		28		plp		done                PLP
.396c0b		2b		pld		                    PLD
.396c0c		ab		plb		                    PLB
.396c0d		7a		ply		                    PLY
.396c0e		fa		plx		                    PLX
.396c0f		6b		rtl		                    RTL
.396c10						ANSI_INIT_LUTS
.396c10		08		php		                    PHP
.396c11		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396c13		a2 00		ldx #$00	                    LDX #0
.396c15		bf 41 6c 39	lda $396c41,x	vicky_loop          LDA ANSI_TEXT_LUT,X             ; Get the Xth LUT byte
.396c19		9f 40 1f af	sta $af1f40,x	                    STA @l FG_CHAR_LUT_PTR,X        ; Set the corresponding foreground color component on Vicky
.396c1d		9f 80 1f af	sta $af1f80,x	                    STA @l BG_CHAR_LUT_PTR,X        ; Set the corresponding background color component on Vicky
.396c21		e8		inx		                    INX
.396c22		e0 40		cpx #$40	                    CPX #4*16
.396c24		d0 ef		bne $396c15	                    BNE vicky_loop
.396c26		af 7d 00 00	lda $00007d	                    LDA @l EVID_PRESENT             ; Check to see if EVID is present
.396c2a		f0 13		beq $396c3f	                    BEQ done                        ; If not, we're done
.396c2c		a2 00		ldx #$00	                    LDX #0
.396c2e		bf 41 6c 39	lda $396c41,x	evid_loop           LDA ANSI_TEXT_LUT,X             ; Get the Xth LUT byte
.396c32		9f 00 1b ae	sta $ae1b00,x	                    STA @l EVID_FG_LUT,X            ; Set the corresponding foreground color component on the EVID card
.396c36		9f 40 1b ae	sta $ae1b40,x	                    STA @l EVID_BG_LUT,X            ; Set the corresponding background color component on the EVID card
.396c3a		e8		inx		                    INX
.396c3b		e0 40		cpx #$40	                    CPX #4*16
.396c3d		d0 ef		bne $396c2e	                    BNE evid_loop
.396c3f		28		plp		done                PLP
.396c40		6b		rtl		                    RTL
.396c41						ANSI_TEXT_LUT
>396c41		00 00 00 00			                    .byte 0, 0, 0, 0
>396c45		00 00 80 00			                    .byte 0, 0, 128, 0
>396c49		00 80 00 00			                    .byte 0, 128, 0, 0
>396c4d		00 80 80 00			                    .byte 0, 128, 128, 0
>396c51		80 00 00 00			                    .byte 128, 0, 0, 0
>396c55		80 00 80 00			                    .byte 128, 0, 128, 0
>396c59		80 80 00 00			                    .byte 128, 128, 0, 0
>396c5d		c0 c0 c0 00			                    .byte 192, 192, 192, 0
>396c61		80 80 80 00			                    .byte 128, 128, 128, 0
>396c65		00 00 ff 00			                    .byte 0, 0, 255, 0
>396c69		00 ff 00 00			                    .byte 0, 255, 0, 0
>396c6d		00 ff ff 00			                    .byte 0, 255, 255, 0
>396c71		ff 00 00 00			                    .byte 255, 0, 0, 0
>396c75		00 7f fc 00			                    .byte 0, 127, 252, 0
>396c79		ff ff 00 00			                    .byte 255, 255, 0, 0
>396c7d		ff ff ff 00			                    .byte 255, 255, 255, 0
.396c81						INIT_SCREEN_Y
.396c81		c2 30		rep #$30	                REP #$30        ; set A&X long
.396c83		c0 00 00	cpy #$0000	                    CPY #0
.396c86		f0 06		beq $396c8e	                    BEQ setdp_0
.396c88		a9 60 00	lda #$0060	setdp_1             LDA #<>EVID_SCREENBEGIN         ; Set DP to the EVID variable block
.396c8b		5b		tcd		                    TCD
.396c8c		80 04		bra $396c92	                    BRA set_addresses
.396c8e		a9 0c 00	lda #$000c	setdp_0             LDA #<>SCREENBEGIN              ; Set DP to the main screen variable block
.396c91		5b		tcd		                    TCD
.396c92		98		tya		set_addresses       TYA                             ; Compute offset to screen Y's addresses
.396c93		0a		asl a		                    ASL A
.396c94		0a		asl a		                    ASL A
.396c95		aa		tax		                    TAX
.396c96		bf d1 6c 39	lda $396cd1,x	                    LDA @l text_address,X
.396c9a		85 00		sta $0320	                    STA #S_ANSI_VARS.SCREENBEGIN,D  ; Set the address of the text matrix
.396c9c		85 0b		sta $032b	                    STA #S_ANSI_VARS.CURSORPOS,D    ; And the cursor pointer
.396c9e		e2 20		sep #$20	                SEP #$20        ; set A short
.396ca0		bf d3 6c 39	lda $396cd3,x	                    LDA @l text_address+2,X
.396ca4		85 02		sta $0322	                    STA #S_ANSI_VARS.SCREENBEGIN+2,D
.396ca6		85 0d		sta $032d	                    STA #S_ANSI_VARS.CURSORPOS+2,D
.396ca8		c2 20		rep #$20	                REP #$20        ; set A long
.396caa		bf d9 6c 39	lda $396cd9,x	                    LDA @l color_address,X
.396cae		85 16		sta $0336	                    STA #S_ANSI_VARS.COLORBEGIN,D   ; Set the address of the color matrix
.396cb0		85 13		sta $0333	                    STA #S_ANSI_VARS.COLORPOS,D     ; And the color cursor pointer
.396cb2		e2 20		sep #$20	                SEP #$20        ; set A short
.396cb4		bf db 6c 39	lda $396cdb,x	                    LDA @l color_address+2,X
.396cb8		85 18		sta $0338	                    STA #S_ANSI_VARS.COLORBEGIN+2,D
.396cba		85 15		sta $0335	                    STA #S_ANSI_VARS.COLORPOS+2,D
.396cbc		c2 20		rep #$20	                REP #$20        ; set A long
.396cbe		64 0e		stz $032e	                    STZ #S_ANSI_VARS.CURSORX,D      ; Set the cursor position to 0, 0
.396cc0		64 10		stz $0330	                    STZ #S_ANSI_VARS.CURSORY,D
.396cc2		e2 20		sep #$20	                SEP #$20        ; set A short
.396cc4		64 1e		stz $033e	                    STZ #S_ANSI_VARS.STATE,D        ; Set the state of the ANSI parser to S0
.396cc6		64 1f		stz $033f	                    STZ #S_ANSI_VARS.CONTROL,D      ; Set the control bits to 0 (default)
.396cc8		a9 70		lda #$70	                    LDA #ANSI_DEF_COLOR
.396cca		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D     ; Set the current color to the default
.396ccc		22 1a 6d 39	jsl $396d1a	                    JSL ANSI_SETSIZE_Y              ; Set the size variables for the main screen
.396cd0		6b		rtl		                    RTL
>396cd1		00 a0 af 00 00 20 ae 00		text_address        .dword CS_TEXT_MEM_PTR, EVID_TEXT_MEM
>396cd9		00 c0 af 00 00 40 ae 00		color_address       .dword CS_COLOR_MEM_PTR, EVID_COLOR_MEM
.396ce1						ANSI_SETSIZES
.396ce1		48		pha		                    PHA
.396ce2		da		phx		                    PHX
.396ce3		5a		phy		                    PHY
.396ce4		0b		phd		                    PHD
.396ce5		08		php		                    PHP
.396ce6		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396ce8		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                 ; Save the current output channel
.396cec		48		pha		                    PHA
.396ced		a9 00		lda #$00	                    LDA #CHAN_CONSOLE               ; Set the sizes for the main screen
.396cef		8f 03 07 00	sta $000703	                    STA @l CHAN_OUT
.396cf3		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE              ; Set the DP to the device's record
.396cf7		a0 00		ldy #$00	                    LDY #0
.396cf9		22 1a 6d 39	jsl $396d1a	                    JSL ANSI_SETSIZE_Y              ; Set the sizes for that device
.396cfd		a9 04		lda #$04	                    LDA #CHAN_EVID                  ; Set the sizes for the EVID screen
.396cff		8f 03 07 00	sta $000703	                    STA @l CHAN_OUT
.396d03		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE              ; Set the DP to the device's record
.396d07		b0 06		bcs $396d0f	                    BCS done                        ; Not present, just return
.396d09		a0 01		ldy #$01	                    LDY #1
.396d0b		22 1a 6d 39	jsl $396d1a	                    JSL ANSI_SETSIZE_Y              ; Set the sizes for that device
.396d0f		68		pla		done                PLA
.396d10		8f 03 07 00	sta $000703	                    STA @l CHAN_OUT                 ; Restore the output channel
.396d14		28		plp		                    PLP
.396d15		2b		pld		                    PLD
.396d16		7a		ply		                    PLY
.396d17		fa		plx		                    PLX
.396d18		68		pla		                    PLA
.396d19		6b		rtl		                    RTL
.396d1a						ANSI_SETSIZE_Y
.396d1a		08		php		                    PHP
.396d1b		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396d1d		c0 00		cpy #$00	                    CPY #0                              ; Is our target screen 0?
.396d1f		f0 06		beq $396d27	                    BEQ vky_master                      ; Yes: get the resolution from Vicky
.396d21		af 01 1e ae	lda $ae1e01	                    LDA @l EVID_MSTR_CTRL_REG_H         ; No: get the resolution from EVID
.396d25		80 04		bra $396d2b	                    BRA resolution
.396d27		af 01 00 af	lda $af0001	vky_master          LDA @l MASTER_CTRL_REG_H
.396d2b		29 03		and #$03	resolution          AND #$03                            ; Mask off the resolution bits
.396d2d		0a		asl a		                    ASL A
.396d2e		aa		tax		                    TAX                                 ; Index to the col/line count in X
.396d2f		c2 20		rep #$20	                REP #$20        ; set A long
.396d31		bf cd 6d 39	lda $396dcd,x	                    LDA @l cols_by_res,X                ; Get the number of columns
.396d35		85 05		sta $0325	                    STA #S_ANSI_VARS.COLS_PER_LINE,D    ; This is how many columns there are per line in the memory
.396d37		85 03		sta $0323	                    STA #S_ANSI_VARS.COLS_VISIBLE,D     ; This is how many would be visible with no border
.396d39		bf d5 6d 39	lda $396dd5,x	                    LDA @l lines_by_res,X               ; Get the number of lines
.396d3d		85 09		sta $0329	                    STA #S_ANSI_VARS.LINES_MAX,D        ; This is the total number of lines in memory
.396d3f		85 07		sta $0327	                    STA #S_ANSI_VARS.LINES_VISIBLE,D    ; This is how many lines would be visible with no border
.396d41		e2 20		sep #$20	                SEP #$20        ; set A short
.396d43		c0 00		cpy #$00	                    CPY #0                              ; Is our target screen 0?
.396d45		f0 06		beq $396d4d	                    BEQ vky_border                      ; Yes: get the border from Vicky
.396d47		af 04 1e ae	lda $ae1e04	                    LDA @l EVID_BORDER_CTRL_REG         ; No: Check EVID to see if we have a border
.396d4b		80 04		bra $396d51	                    BRA border
.396d4d		af 04 00 af	lda $af0004	vky_border          LDA @l BORDER_CTRL_REG              ; Check Vicky to see if we have a border
.396d51		89 01		bit #$01	border              BIT #Border_Ctrl_Enable
.396d53		f0 76		beq $396dcb	                    BEQ done                            ; No border... the sizes are correct now
.396d55		c0 00		cpy #$00	                    CPY #0                              ; Is our target screen 0?
.396d57		f0 06		beq $396d5f	                    BEQ vky_border_size                 ; Yes: get the border size from Vicky
.396d59		af 08 1e ae	lda $ae1e08	                    LDA @l EVID_BORDER_X_SIZE           ; No: Get the horizontal border width from EVID
.396d5d		80 04		bra $396d63	                    BRA get_border_x_size
.396d5f		af 08 00 af	lda $af0008	vky_border_size     LDA @l BORDER_X_SIZE                ; Get the horizontal border width from Vicky
.396d63		29 3f		and #$3f	get_border_x_size   AND #$3F
.396d65		89 03		bit #$03	                    BIT #$03                            ; Check the lower two bits... indicates a partial column is eaten
.396d67		d0 04		bne $396d6d	                    BNE frac_width
.396d69		4a		lsr a		                    LSR A                               ; COLUMNS_HIDDEN := BORDER_X_SIZE / 4
.396d6a		4a		lsr a		                    LSR A
.396d6b		80 03		bra $396d70	                    BRA store_width
.396d6d		4a		lsr a		frac_width          LSR A                               ; COLUMNS_HIDDEN := BORDER_X_SIZE / 4 + 1
.396d6e		4a		lsr a		                    LSR A                               ; because a column is partially hidden
.396d6f		1a		inc a		                    INC A
.396d70		85 19		sta $0339	store_width         STA #S_ANSI_VARS.TMPPTR1,D
.396d72		64 1a		stz $033a	                    STZ #S_ANSI_VARS.TMPPTR1+1,D
.396d74		e2 20		sep #$20	                SEP #$20        ; set A short
.396d76		c0 01		cpy #$01	                    CPY #1                              ; Are we setting the EVID?
.396d78		f0 0c		beq $396d86	                    BEQ adjust_width                    ; Yes: skip the pixel doubling check
.396d7a		af 01 00 af	lda $af0001	                    LDA @l MASTER_CTRL_REG_H            ; Check Vucky if we're pixel doubling
.396d7e		89 02		bit #$02	                    BIT #Mstr_Ctrl_Video_Mode1
.396d80		f0 04		beq $396d86	                    BEQ adjust_width                    ; No... just adjust the width of the screen
.396d82		c2 20		rep #$20	                REP #$20        ; set A long
.396d84		46 19		lsr $0339	                    LSR #S_ANSI_VARS.TMPPTR1,D          ; Yes... cut the adjustment in half
.396d86						adjust_width
.396d86		c2 20		rep #$20	                REP #$20        ; set A long
.396d88		38		sec		                    SEC
.396d89		a5 05		lda $0325	                    LDA #S_ANSI_VARS.COLS_PER_LINE,D
.396d8b		e5 19		sbc $0339	                    SBC #S_ANSI_VARS.TMPPTR1,D
.396d8d		85 03		sta $0323	                    STA #S_ANSI_VARS.COLS_VISIBLE,D
.396d8f		e2 20		sep #$20	                SEP #$20        ; set A short
.396d91		c0 00		cpy #$00	                    CPY #0                              ; Is our target screen 0?
.396d93		f0 06		beq $396d9b	                    BEQ vky_border_y_size               ; Yes: get the border Y size from Vicky
.396d95		af 09 1e ae	lda $ae1e09	                    LDA @l EVID_BORDER_Y_SIZE           ; No: Get the vertical border width from EVID
.396d99		80 04		bra $396d9f	                    BRA get_border_y_size
.396d9b		af 09 00 af	lda $af0009	vky_border_y_size   LDA @l BORDER_Y_SIZE                ; Get the vertical border width from Vicky
.396d9f		29 3f		and #$3f	get_border_y_size   AND #$3F
.396da1		89 03		bit #$03	                    BIT #$03                            ; Check the lower two bits... indicates a partial column is eaten
.396da3		d0 04		bne $396da9	                    BNE frac_height
.396da5		4a		lsr a		                    LSR A                               ; COLUMNS_HIDDEN := BORDER_X_SIZE / 4
.396da6		4a		lsr a		                    LSR A
.396da7		80 03		bra $396dac	                    BRA store_height
.396da9		4a		lsr a		frac_height         LSR A                               ; COLUMNS_HIDDEN := BORDER_X_SIZE / 4 + 1
.396daa		4a		lsr a		                    LSR A                               ; because a column is partially hidden
.396dab		1a		inc a		                    INC A
.396dac		85 19		sta $0339	store_height        STA #S_ANSI_VARS.TMPPTR1,D
.396dae		64 1a		stz $033a	                    STZ #S_ANSI_VARS.TMPPTR1+1,D
.396db0		e2 20		sep #$20	                SEP #$20        ; set A short
.396db2		c0 01		cpy #$01	                    CPY #1                              ; Are we setting the EVID?
.396db4		f0 0c		beq $396dc2	                    BEQ adjust_height                   ; Yes: skip the pixel doubling check
.396db6		af 01 00 af	lda $af0001	                    LDA @l MASTER_CTRL_REG_H            ; Check if we're pixel doubling
.396dba		89 02		bit #$02	                    BIT #Mstr_Ctrl_Video_Mode1
.396dbc		f0 04		beq $396dc2	                    BEQ adjust_height                   ; No... just adjust the height of the screen
.396dbe		c2 20		rep #$20	                REP #$20        ; set A long
.396dc0		46 19		lsr $0339	                    LSR #S_ANSI_VARS.TMPPTR1,D          ; Yes... cut the adjustment in half
.396dc2						adjust_height
.396dc2		c2 20		rep #$20	                REP #$20        ; set A long
.396dc4		38		sec		                    SEC
.396dc5		a5 09		lda $0329	                    LDA #S_ANSI_VARS.LINES_MAX,D
.396dc7		e5 19		sbc $0339	                    SBC #S_ANSI_VARS.TMPPTR1,D
.396dc9		85 07		sta $0327	                    STA #S_ANSI_VARS.LINES_VISIBLE,D
.396dcb		28		plp		done                PLP
.396dcc		6b		rtl		                    RTL
>396dcd		50 00 64 00 28 00 32 00		cols_by_res         .word 80,100,40,50
>396dd5		3c 00 4b 00 1e 00 25 00		lines_by_res        .word 60,75,30,37
.396ddd						ANSI_SETDEVICE
.396ddd		48		pha		                    PHA
.396dde		08		php		                    PHP
.396ddf		e2 20		sep #$20	                SEP #$20        ; set A short
.396de1		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                 ; Check the current output channel
.396de5		c9 00		cmp #$00	                    CMP #CHAN_CONSOLE               ; Is it the console?
.396de7		f0 08		beq $396df1	                    BEQ console                     ; Yes: point to the console
.396de9		c9 04		cmp #$04	                    CMP #CHAN_EVID                  ; Is it the EVID?
.396deb		f0 0b		beq $396df8	                    BEQ evid                        ; Check to see if the EVID is present
.396ded		28		plp		bad_device          PLP
.396dee		68		pla		                    PLA
.396def		38		sec		                    SEC
.396df0		6b		rtl		                    RTL
.396df1						console
.396df1		c2 20		rep #$20	                REP #$20        ; set A long
.396df3		a9 0c 00	lda #$000c	                    LDA #<>SCREENBEGIN              ; Point to the the main screen's variables
.396df6		80 0d		bra $396e05	                    BRA set_dp
.396df8						evid
.396df8		e2 20		sep #$20	                SEP #$20        ; set A short
.396dfa		af 7d 00 00	lda $00007d	                    LDA @l EVID_PRESENT             ; Is the EVID present?
.396dfe		f0 ed		beq $396ded	                    BEQ bad_device                  ; No: return that the device is bad
.396e00		c2 20		rep #$20	                REP #$20        ; set A long
.396e02		a9 60 00	lda #$0060	                    LDA #<>EVID_SCREENBEGIN         ; Yes: point to the EVID's variables
.396e05		5b		tcd		set_dp              TCD
.396e06		28		plp		                    PLP
.396e07		68		pla		                    PLA
.396e08		18		clc		                    CLC
.396e09		6b		rtl		                    RTL
.396e0a						ANSI_PUTC
.396e0a		da		phx		                    PHX
.396e0b		5a		phy		                    PHY
.396e0c		0b		phd		                    PHD
.396e0d		08		php		                    PHP
.396e0e		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396e10		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE          ; Look at the current output channel and point
.396e14		90 03		bcc $396e19	                    BCC get_state               ; If valid, check the current state
.396e16		82 9d 00	brl $396eb6	                    BRL done                    ; If invalid, just return
.396e19		a6 1e		ldx $033e	get_state           LDX #S_ANSI_VARS.STATE,D    ; Get the current state
.396e1b		f0 0c		beq $396e29	                    BEQ do_st_init              ; Dispatch to the correct code for the state
.396e1d		e0 01		cpx #$01	                    CPX #ST_ESCAPE
.396e1f		f0 21		beq $396e42	                    BEQ do_st_escape
.396e21		e0 02		cpx #$02	                    CPX #ST_CSI
.396e23		f0 3f		beq $396e64	                    BEQ do_st_csi
.396e25		64 1e		stz $033e	pr_and_reset        STZ #S_ANSI_VARS.STATE,D    ; If invalid, reset to 0 and print the character
.396e27		80 06		bra $396e2f	                    BRA print_raw
.396e29		c9 1b		cmp #$1b	do_st_init          CMP #CHAR_ESC               ; Is it ESC?
.396e2b		f0 09		beq $396e36	                    BEQ go_escape               ; Yes, handle the ESC
.396e2d		90 0d		bcc $396e3c	                    BLT do_control              ; If less than, handle as a control code
.396e2f		22 97 6f 39	jsl $396f97	print_raw           JSL ANSI_PUTRAWC            ; Otherwise: Just print the raw character
.396e33		82 80 00	brl $396eb6	                    BRL done
.396e36		a9 01		lda #$01	go_escape           LDA #ST_ESCAPE
.396e38		85 1e		sta $033e	                    STA #S_ANSI_VARS.STATE,D    ; Move to the ESCAPE state
.396e3a		80 7a		bra $396eb6	                    BRA done
.396e3c		22 4e 6f 39	jsl $396f4e	do_control          JSL ANSI_PR_CONTROL         ; Hand a single byte control code
.396e40		80 74		bra $396eb6	                    BRA done
.396e42		c9 5c		cmp #$5c	do_st_escape        CMP #'\'                    ; Have we gotten 'ESC\' (String terminator)?
.396e44		f0 08		beq $396e4e	                    BEQ go_init                 ; Yes: go back to the init state (we do nothing with this)
.396e46		c9 5f		cmp #$5f	chk_apc             CMP #'_'                    ; Have we gotten 'ESC_' (Application Program Command)?
.396e48		d0 0a		bne $396e54	                    BNE chk_csi                 ; No: check to see if we have a CSI
.396e4a		22 59 10 39	jsl $391059	                    JSL SHOW_CREDITS            ; Yes: show the credits
.396e4e		a9 00		lda #$00	go_init             LDA #ST_INIT
.396e50		85 1e		sta $033e	                    STA #S_ANSI_VARS.STATE,D    ; Move to the INIT state
.396e52		80 62		bra $396eb6	                    BRA done
.396e54		c9 5b		cmp #$5b	chk_csi             CMP #'['                    ; Have we gotten 'ESC['?
.396e56		d0 cd		bne $396e25	                    BNE pr_and_reset            ; No: print this and return to ST_INIT
.396e58		64 21		stz $0341	                    STZ #S_ANSI_VARS.ARG0,D     ; Clear the arguments
.396e5a		64 22		stz $0342	                    STZ #S_ANSI_VARS.ARG1,D
.396e5c		64 20		stz $0340	                    STZ #S_ANSI_VARS.ARGC,D
.396e5e		a9 02		lda #$02	                    LDA #ST_CSI
.396e60		85 1e		sta $033e	                    STA #S_ANSI_VARS.STATE,D    ; Move to the CSI state
.396e62		80 52		bra $396eb6	                    BRA done
.396e64		c9 30		cmp #$30	do_st_csi           CMP #'0'                    ; Do we have a digit?
.396e66		90 1d		bcc $396e85	                    BLT csi_not_digit
.396e68		c9 3a		cmp #$3a	                    CMP #'9'+1
.396e6a		b0 19		bcs $396e85	                    BGE csi_not_digit
.396e6c		38		sec		                    SEC                         ; Have digit... convert to a number
.396e6d		e9 30		sbc #$30	                    SBC #'0'
.396e6f		48		pha		                    PHA                         ; Save it
.396e70		a6 20		ldx $0340	                    LDX #S_ANSI_VARS.ARGC,D
.396e72		16 21		asl $0341,x	                    ASL #S_ANSI_VARS.ARG0,D,X   ; arg := arg * 2
.396e74		b5 21		lda $0341,x	                    LDA #S_ANSI_VARS.ARG0,D,X
.396e76		0a		asl a		                    ASL A                       ; A := arg * 4
.396e77		0a		asl a		                    ASL A                       ; A := arg * 8
.396e78		18		clc		                    CLC
.396e79		75 21		adc $0341,x	                    ADC #S_ANSI_VARS.ARG0,D,X   ; A := arg * 10
.396e7b		95 21		sta $0341,x	                    STA #S_ANSI_VARS.ARG0,D,X   ; arg := A
.396e7d		18		clc		                    CLC
.396e7e		68		pla		                    PLA                         ; Get the digit back
.396e7f		75 21		adc $0341,x	                    ADC #S_ANSI_VARS.ARG0,D,X   ; A := arg * 10 + digit
.396e81		95 21		sta $0341,x	                    STA #S_ANSI_VARS.ARG0,D,X   ; arg := arg * 10 + digit
.396e83		80 31		bra $396eb6	                    BRA done                    ; And we're done with this particular character
.396e85		c9 3b		cmp #$3b	csi_not_digit       CMP #';'                    ; Is it an argument separator?
.396e87		d0 0e		bne $396e97	                    BNE csi_not_sep
.396e89		a5 20		lda $0340	                    LDA #S_ANSI_VARS.ARGC,D     ; Get the argument count
.396e8b		c9 02		cmp #$02	                    CMP #ANSI_MAX_ARG           ; Are we at the maximum argument count?
.396e8d		d0 03		bne $396e92	                    BNE csi_next_arg            ; No: move to the next argument
.396e8f		82 93 ff	brl $396e25	                    BRL pr_and_reset            ; Yes: print and reset state
.396e92		1a		inc a		csi_next_arg        INC A
.396e93		85 20		sta $0340	                    STA #S_ANSI_VARS.ARGC,D     ; Set the new argument count
.396e95		80 1f		bra $396eb6	                    BRA done                    ; And we're done with this character
.396e97		c9 40		cmp #$40	csi_not_sep         CMP #'@'
.396e99		90 0a		bcc $396ea5	                    BLT csi_not_upper
.396e9b		c9 5b		cmp #$5b	                    CMP #'Z'+1
.396e9d		b0 06		bcs $396ea5	                    BGE csi_not_upper
.396e9f		22 c6 6e 39	jsl $396ec6	                    JSL ANSI_ANSI_UPPER         ; Process an ANSI upper case code
.396ea3		80 11		bra $396eb6	                    BRA done
.396ea5		c9 61		cmp #$61	csi_not_upper       CMP #'a'
.396ea7		90 0a		bcc $396eb3	                    BLT csi_not_lower
.396ea9		c9 7b		cmp #$7b	                    CMP #'z'+1
.396eab		b0 06		bcs $396eb3	                    BGE csi_not_lower
.396ead		22 0b 6f 39	jsl $396f0b	                    JSL ANSI_ANSI_LOWER         ; Process an ANSI lower case code
.396eb1		80 03		bra $396eb6	                    BRA done
.396eb3		82 6f ff	brl $396e25	csi_not_lower       BRL pr_and_reset            ; Invalid sequence: print it and reset
.396eb6		28		plp		done                PLP
.396eb7		2b		pld		                    PLD
.396eb8		7a		ply		                    PLY
.396eb9		fa		plx		                    PLX
.396eba		6b		rtl		                    RTL
.396ebb						ANSI_INVALID
.396ebb		08		php		                    PHP
.396ebc		e2 20		sep #$20	                SEP #$20        ; set A short
.396ebe		64 1e		stz $033e	                    STZ #S_ANSI_VARS.STATE,D    ; If invalid, reset to 0 and print the character
.396ec0		22 97 6f 39	jsl $396f97	                    JSL ANSI_PUTRAWC            ; Print the character
.396ec4		28		plp		                    PLP
.396ec5		6b		rtl		                    RTL
.396ec6						ANSI_ANSI_UPPER
.396ec6		08		php		                    PHP
.396ec7		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396ec9		64 1e		stz $033e	                    STZ #S_ANSI_VARS.STATE,D    ; We'll always reset to the initial state
.396ecb		38		sec		                    SEC
.396ecc		e9 40		sbc #$40	                    SBC #'@'
.396ece		0a		asl a		                    ASL A
.396ecf		aa		tax		                    TAX
.396ed0		fc d5 6e	jsr ($396ed5,x)	                    JSR (ansi_table,X)
.396ed3		28		plp		                    PLP
.396ed4		6b		rtl		                    RTL
>396ed5		2f 72				ansi_table          .word <>ANSI_ICH        ; '@' -- ICH -- Insert Character
>396ed7		b2 6f				                    .word <>ANSI_CUU        ; 'A' -- CUU -- Cursor Up
>396ed9		c6 6f				                    .word <>ANSI_CUD        ; 'B' -- CUD -- Cursor Down
>396edb		da 6f				                    .word <>ANSI_CUF        ; 'C' -- CUF -- Cursor Forward
>396edd		ee 6f				                    .word <>ANSI_CUB        ; 'D' -- CUB -- Cursor Back
>396edf		bb 6e				                    .word <>ANSI_INVALID    ; 'E' -- CNL -- Cursor Next Line
>396ee1		bb 6e				                    .word <>ANSI_INVALID    ; 'F' -- CPL -- Cursor Previous Line
>396ee3		bb 6e				                    .word <>ANSI_INVALID    ; 'G' -- CHA -- Cursor Horizontal Absolute
>396ee5		02 70				                    .word <>ANSI_CUP        ; 'H' -- CUP -- Cursor Position
>396ee7		bb 6e				                    .word <>ANSI_INVALID    ; 'I'
>396ee9		81 71				                    .word <>ANSI_ED         ; 'J' -- ED -- Erase In Display
>396eeb		de 71				                    .word <>ANSI_EL         ; 'K' -- EL -- Erase In Line
>396eed		bb 6e				                    .word <>ANSI_INVALID    ; 'L'
>396eef		bb 6e				                    .word <>ANSI_INVALID    ; 'M'
>396ef1		bb 6e				                    .word <>ANSI_INVALID    ; 'N'
>396ef3		bb 6e				                    .word <>ANSI_INVALID    ; 'O'
>396ef5		73 72				                    .word <>ANSI_DCH        ; 'P' -- DCH -- Delete Character
>396ef7		bb 6e				                    .word <>ANSI_INVALID    ; 'Q'
>396ef9		bb 6e				                    .word <>ANSI_INVALID    ; 'R'
>396efb		bb 6e				                    .word <>ANSI_INVALID    ; 'S' -- SU -- Scroll Up
>396efd		bb 6e				                    .word <>ANSI_INVALID    ; 'T' -- SD -- Scroll Down
>396eff		bb 6e				                    .word <>ANSI_INVALID    ; 'U'
>396f01		bb 6e				                    .word <>ANSI_INVALID    ; 'V'
>396f03		bb 6e				                    .word <>ANSI_INVALID    ; 'W'
>396f05		bb 6e				                    .word <>ANSI_INVALID    ; 'X'
>396f07		bb 6e				                    .word <>ANSI_INVALID    ; 'Y'
>396f09		bb 6e				                    .word <>ANSI_INVALID    ; 'Z'
.396f0b						ANSI_ANSI_LOWER
.396f0b		08		php		                    PHP
.396f0c		e2 30		sep #$30	                SEP #$30        ; set A&X short
.396f0e		64 1e		stz $033e	                    STZ #S_ANSI_VARS.STATE,D    ; We'll always reset to the initial state
.396f10		38		sec		                    SEC
.396f11		e9 61		sbc #$61	                    SBC #'a'
.396f13		0a		asl a		                    ASL A
.396f14		aa		tax		                    TAX
.396f15		fc 1a 6f	jsr ($396f1a,x)	                    JSR (ansi_table,X)
.396f18		28		plp		                    PLP
.396f19		6b		rtl		                    RTL
>396f1a		bb 6e				ansi_table          .word <>ANSI_INVALID    ; 'a'
>396f1c		bb 6e				                    .word <>ANSI_INVALID    ; 'b'
>396f1e		bb 6e				                    .word <>ANSI_INVALID    ; 'c'
>396f20		bb 6e				                    .word <>ANSI_INVALID    ; 'd'
>396f22		bb 6e				                    .word <>ANSI_INVALID    ; 'e'
>396f24		bb 6e				                    .word <>ANSI_INVALID    ; 'f' -- HVP -- Horizontal Vertical Position
>396f26		bb 6e				                    .word <>ANSI_INVALID    ; 'g'
>396f28		1b 70				                    .word <>ANSI_SET_MODE   ; 'h'
>396f2a		bb 6e				                    .word <>ANSI_INVALID    ; 'i'
>396f2c		bb 6e				                    .word <>ANSI_INVALID    ; 'j'
>396f2e		bb 6e				                    .word <>ANSI_INVALID    ; 'k'
>396f30		58 70				                    .word <>ANSI_RESET_MODE ; 'l'
>396f32		95 70				                    .word <>ANSI_SGR        ; 'm' -- SGR -- Select Graphics Rendition
>396f34		bb 6e				                    .word <>ANSI_INVALID    ; 'n'
>396f36		bb 6e				                    .word <>ANSI_INVALID    ; 'o'
>396f38		bb 6e				                    .word <>ANSI_INVALID    ; 'p'
>396f3a		bb 6e				                    .word <>ANSI_INVALID    ; 'q'
>396f3c		bb 6e				                    .word <>ANSI_INVALID    ; 'r'
>396f3e		bb 6e				                    .word <>ANSI_INVALID    ; 's'
>396f40		bb 6e				                    .word <>ANSI_INVALID    ; 't'
>396f42		bb 6e				                    .word <>ANSI_INVALID    ; 'u'
>396f44		bb 6e				                    .word <>ANSI_INVALID    ; 'v'
>396f46		bb 6e				                    .word <>ANSI_INVALID    ; 'w'
>396f48		bb 6e				                    .word <>ANSI_INVALID    ; 'x'
>396f4a		bb 6e				                    .word <>ANSI_INVALID    ; 'y'
>396f4c		bb 6e				                    .word <>ANSI_INVALID    ; 'z'
.396f4e						ANSI_PR_CONTROL
.396f4e		08		php		                    PHP
.396f4f		e2 20		sep #$20	                SEP #$20        ; set A short
.396f51		c2 10		rep #$10	                REP #$10        ; set X long
.396f53		c9 0d		cmp #$0d	                    CMP #CHAR_CR                ; Handle carriage return
.396f55		f0 12		beq $396f69	                    BEQ do_cr
.396f57		c9 0a		cmp #$0a	                    CMP #CHAR_LF                ; Handle line feed
.396f59		f0 1a		beq $396f75	                    BEQ do_lf
.396f5b		c9 08		cmp #$08	                    CMP #CHAR_BS                ; Handle back space
.396f5d		f0 1c		beq $396f7b	                    BEQ do_bs
.396f5f		c9 09		cmp #$09	                    CMP #CHAR_TAB               ; Handle TAB
.396f61		f0 1e		beq $396f81	                    BEQ do_tab
.396f63		22 97 6f 39	jsl $396f97	                    JSL ANSI_PUTRAWC            ; Otherwise, just print it raw and wriggling!
.396f67		80 2c		bra $396f95	                    BRA done
.396f69		a2 00 00	ldx #$0000	do_cr               LDX #0                      ; Move to the beginning of the next line
.396f6c		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D
.396f6e		c8		iny		                    INY
.396f6f		22 4c 73 39	jsl $39734c	                    JSL ANSI_LOCATE
.396f73		80 20		bra $396f95	                    BRA done
.396f75		22 29 73 39	jsl $397329	do_lf               JSL ANSI_CSRDOWN            ; Move the cursor down a line
.396f79		80 1a		bra $396f95	                    BRA done
.396f7b		22 ed 72 39	jsl $3972ed	do_bs               JSL ANSI_CSRLEFT            ; Move the cursor to the left (TODO: delete to the left?)
.396f7f		80 14		bra $396f95	                    BRA done
.396f81						do_tab
.396f81		c2 30		rep #$30	                REP #$30        ; set A&X long
.396f83		a5 0e		lda $032e	                    LDA #S_ANSI_VARS.CURSORX,D  ; Move to the next power 8th column
.396f85		29 f8 ff	and #$fff8	                    AND #$FFF8
.396f88		18		clc		                    CLC
.396f89		69 08 00	adc #$0008	                    ADC #$0008
.396f8c		aa		tax		                    TAX
.396f8d		e2 20		sep #$20	                SEP #$20        ; set A short
.396f8f		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D
.396f91		22 4c 73 39	jsl $39734c	                    JSL ANSI_LOCATE
.396f95		28		plp		done                PLP
.396f96		6b		rtl		                    RTL
.396f97						ANSI_PUTRAWC
.396f97		da		phx		                    PHX
.396f98		5a		phy		                    PHY
.396f99		0b		phd		                    PHD
.396f9a		08		php		                    PHP
.396f9b		e2 20		sep #$20	                SEP #$20        ; set A short
.396f9d		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE              ; Look at the current output channel and point
.396fa1		b0 0a		bcs $396fad	                    BCS done                        ; If invalid, just return
.396fa3		87 0b		sta [$032b]	                    STA [#S_ANSI_VARS.CURSORPOS,D]  ; Save the character on the screen
.396fa5		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D     ; Set the color based on CURCOLOR
.396fa7		87 13		sta [$0333]	                    STA [#S_ANSI_VARS.COLORPOS,D]
.396fa9		22 c2 72 39	jsl $3972c2	                    JSL ANSI_CSRRIGHT              ; And advance the cursor
.396fad		28		plp		done                PLP
.396fae		2b		pld		                    PLD
.396faf		7a		ply		                    PLY
.396fb0		fa		plx		                    PLX
.396fb1		6b		rtl		                    RTL
.396fb2						ANSI_CUU
.396fb2		08		php		                    PHP
.396fb3		e2 20		sep #$20	                SEP #$20        ; set A short
.396fb5		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.396fb7		d0 02		bne $396fbb	                    BNE loop                        ; Move so long as not 0
.396fb9		a9 01		lda #$01	                    LDA #1                          ; If 0, default to 1
.396fbb		48		pha		loop                PHA                             ; Save the count
.396fbc		22 0b 73 39	jsl $39730b	                    JSL ANSI_CSRUP                  ; Cursor Up
.396fc0		68		pla		                    PLA                             ; Restore the count
.396fc1		3a		dec a		                    DEC A                           ; Count down and repeat if not done
.396fc2		d0 f7		bne $396fbb	                    BNE loop
.396fc4		28		plp		                    PLP
.396fc5		60		rts		                    RTS
.396fc6						ANSI_CUD
.396fc6		08		php		                    PHP
.396fc7		e2 20		sep #$20	                SEP #$20        ; set A short
.396fc9		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.396fcb		d0 02		bne $396fcf	                    BNE loop                        ; Move so long as not 0
.396fcd		a9 01		lda #$01	                    LDA #1                          ; If 0, default to 1
.396fcf		48		pha		loop                PHA                             ; Save the count
.396fd0		22 29 73 39	jsl $397329	                    JSL ANSI_CSRDOWN                ; Cursor Down
.396fd4		68		pla		                    PLA                             ; Restore the count
.396fd5		3a		dec a		                    DEC A                           ; Count down and repeat if not done
.396fd6		d0 f7		bne $396fcf	                    BNE loop
.396fd8		28		plp		                    PLP
.396fd9		60		rts		                    RTS
.396fda						ANSI_CUF
.396fda		08		php		                    PHP
.396fdb		e2 20		sep #$20	                SEP #$20        ; set A short
.396fdd		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.396fdf		d0 02		bne $396fe3	                    BNE loop                        ; Move so long as not 0
.396fe1		a9 01		lda #$01	                    LDA #1                          ; If 0, default to 1
.396fe3		48		pha		loop                PHA                             ; Save the count
.396fe4		22 c2 72 39	jsl $3972c2	                    JSL ANSI_CSRRIGHT               ; Cursor right
.396fe8		68		pla		                    PLA                             ; Restore the count
.396fe9		3a		dec a		                    DEC A                           ; Count down and repeat if not done
.396fea		d0 f7		bne $396fe3	                    BNE loop
.396fec		28		plp		                    PLP
.396fed		60		rts		                    RTS
.396fee						ANSI_CUB
.396fee		08		php		                    PHP
.396fef		e2 20		sep #$20	                SEP #$20        ; set A short
.396ff1		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.396ff3		d0 02		bne $396ff7	                    BNE loop                        ; Move so long as not 0
.396ff5		a9 01		lda #$01	                    LDA #1                          ; If 0, default to 1
.396ff7		48		pha		loop                PHA                             ; Save the count
.396ff8		22 ed 72 39	jsl $3972ed	                    JSL ANSI_CSRLEFT                ; Cursor left
.396ffc		68		pla		                    PLA                             ; Restore the count
.396ffd		3a		dec a		                    DEC A                           ; Count down and repeat if not done
.396ffe		d0 f7		bne $396ff7	                    BNE loop
.397000		28		plp		                    PLP
.397001		60		rts		                    RTS
.397002						ANSI_CUP
.397002		08		php		                    PHP
.397003		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397005		a6 21		ldx $0341	                    LDX #S_ANSI_VARS.ARG0,D         ; Get the first argument
.397007		d0 02		bne $39700b	                    BNE get_row
.397009		a2 01		ldx #$01	                    LDX #1                          ; Default to 1
.39700b		a4 22		ldy $0342	get_row             LDY #S_ANSI_VARS.ARG1,D         ; Get the second argument
.39700d		d0 02		bne $397011	                    BNE adjust_coords
.39700f		a0 01		ldy #$01	                    LDY #1                          ; Default to 1
.397011		ca		dex		adjust_coords       DEX                             ; Translate from base 1 to base 0 coordinates
.397012		88		dey		                    DEY
.397013		c2 30		rep #$30	                REP #$30        ; set A&X long
.397015		22 4c 73 39	jsl $39734c	                    JSL ANSI_LOCATE                 ; Set the cursor position
.397019		28		plp		                    PLP
.39701a		60		rts		                    RTS
.39701b						ANSI_SET_MODE
.39701b		08		php		                    PHP
.39701c		e2 30		sep #$30	                SEP #$30        ; set A&X short
.39701e		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.397020		c9 19		cmp #$19	                    CMP #25
.397022		d0 24		bne $397048	                    BNE chk_break
.397024		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                 ; Check to see if we're going to screen 0
.397028		c9 00		cmp #$00	                    CMP #CHAN_CONSOLE
.39702a		d0 0c		bne $397038	                    BNE check_evid
.39702c		af 10 00 af	lda $af0010	                    LDA @l VKY_TXT_CURSOR_CTRL_REG  ; Yes: enable screen 0's cursor
.397030		09 01		ora #$01	                    ORA #Vky_Cursor_Enable
.397032		af 10 00 af	lda $af0010	                    LDA @l VKY_TXT_CURSOR_CTRL_REG
.397036		80 1e		bra $397056	                    BRA done
.397038		c9 04		cmp #$04	check_evid          CMP #CHAN_EVID                  ; Check to see if we're going to screen 1
.39703a		d0 1a		bne $397056	                    BNE done
.39703c		af 10 1e ae	lda $ae1e10	                    LDA @l EVID_TXT_CURSOR_CTRL_REG ; Yes: enable screen 1's cursor
.397040		09 01		ora #$01	                    ORA #EVID_Cursor_Enable
.397042		af 10 1e ae	lda $ae1e10	                    LDA @l EVID_TXT_CURSOR_CTRL_REG
.397046		80 0e		bra $397056	                    BRA done
.397048		c9 1c		cmp #$1c	chk_break           CMP #28
.39704a		d0 0a		bne $397056	                    BNE done
.39704c		22 15 78 39	jsl $397815	                    JSL KBD_GET_CONTROL
.397050		09 80		ora #$80	                    ORA #KBD_CTRL_BREAK
.397052		22 28 78 39	jsl $397828	                    JSL KBD_SET_CONTROL
.397056		28		plp		done                PLP
.397057		60		rts		                    RTS
.397058						ANSI_RESET_MODE
.397058		08		php		                    PHP
.397059		e2 30		sep #$30	                SEP #$30        ; set A&X short
.39705b		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.39705d		c9 19		cmp #$19	                    CMP #25
.39705f		d0 24		bne $397085	                    BNE chk_break
.397061		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                 ; Check to see if we're going to screen 0
.397065		c9 00		cmp #$00	                    CMP #CHAN_CONSOLE
.397067		d0 0c		bne $397075	                    BNE check_evid
.397069		af 10 00 af	lda $af0010	                    LDA @l VKY_TXT_CURSOR_CTRL_REG  ; Yes: enable screen 0's cursor
.39706d		29 fe		and #$fe	                    AND #~Vky_Cursor_Enable
.39706f		af 10 00 af	lda $af0010	                    LDA @l VKY_TXT_CURSOR_CTRL_REG
.397073		80 1e		bra $397093	                    BRA done
.397075		c9 04		cmp #$04	check_evid          CMP #CHAN_EVID                  ; Check to see if we're going to screen 1
.397077		d0 1a		bne $397093	                    BNE done
.397079		af 10 1e ae	lda $ae1e10	                    LDA @l EVID_TXT_CURSOR_CTRL_REG ; Yes: enable screen 1's cursor
.39707d		29 fe		and #$fe	                    AND #~EVID_Cursor_Enable
.39707f		af 10 1e ae	lda $ae1e10	                    LDA @l EVID_TXT_CURSOR_CTRL_REG
.397083		80 0e		bra $397093	                    BRA done
.397085		c9 1c		cmp #$1c	chk_break           CMP #28
.397087		d0 0a		bne $397093	                    BNE done
.397089		22 15 78 39	jsl $397815	                    JSL KBD_GET_CONTROL
.39708d		29 7f		and #$7f	                    AND #~KBD_CTRL_BREAK
.39708f		22 28 78 39	jsl $397828	                    JSL KBD_SET_CONTROL
.397093		28		plp		done                PLP
.397094		60		rts		                    RTS
.397095						ANSI_SGR
.397095		08		php		                    PHP
.397096		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397098		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D         ; Get the first argument
.39709a		d0 0d		bne $3970a9	                    BNE chk_1
.39709c		a9 70		lda #$70	                    LDA #ANSI_DEF_COLOR             ; 0 ==> Return to the default colors
.39709e		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.3970a0		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Switch off inversion
.3970a2		29 3f		and #$3f	                    AND #~(CONTROL_INVERT | CONTROL_BOLD)
.3970a4		85 1f		sta $033f	                    STA #S_ANSI_VARS.CONTROL,D
.3970a6		82 d6 00	brl $39717f	                    BRL done
.3970a9		c9 01		cmp #$01	chk_1               CMP #1
.3970ab		d0 0f		bne $3970bc	                    BNE chk_2
.3970ad		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D     ; Make the current color bold
.3970af		09 80		ora #$80	                    ORA #$80
.3970b1		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.3970b3		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Flag that text should be bold
.3970b5		09 40		ora #$40	                    ORA #CONTROL_BOLD
.3970b7		85 1f		sta $033f	                    STA #S_ANSI_VARS.CONTROL,D
.3970b9		82 c3 00	brl $39717f	                    BRL done
.3970bc		c9 02		cmp #$02	chk_2               CMP #2
.3970be		f0 04		beq $3970c4	                    BEQ normal_intensity
.3970c0		c9 16		cmp #$16	chk_22              CMP #22
.3970c2		d0 0f		bne $3970d3	                    BNE chk_7
.3970c4		a5 12		lda $0332	normal_intensity    LDA #S_ANSI_VARS.CURCOLOR,D     ; 2 ==> Set the foreground to normal intensity
.3970c6		29 7f		and #$7f	                    AND #~$80
.3970c8		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.3970ca		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Flag that text should be normal
.3970cc		29 bf		and #$bf	                    AND #~CONTROL_BOLD
.3970ce		85 1f		sta $033f	                    STA #S_ANSI_VARS.CONTROL,D
.3970d0		82 ac 00	brl $39717f	                    BRL done
.3970d3		c9 07		cmp #$07	chk_7               CMP #7
.3970d5		d0 2c		bne $397103	                    BNE chk_27
.3970d7		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Are the colors already inverted?
.3970d9		89 80		bit #$80	                    BIT #CONTROL_INVERT
.3970db		f0 03		beq $3970e0	                    BEQ invert_on
.3970dd		82 9f 00	brl $39717f	                    BRL done                        ; Yes: just finish
.3970e0		09 80		ora #$80	invert_on           ORA #CONTROL_INVERT             ; No: Mark that the colors are inverted
.3970e2		85 1f		sta $033f	                    STA #S_ANSI_VARS.CONTROL,D
.3970e4		a5 12		lda $0332	swap_colors         LDA #S_ANSI_VARS.CURCOLOR,D     ; Exchange the upper and lower nibbles
.3970e6		0a		asl a		                    ASL  A
.3970e7		69 80		adc #$80	                    ADC  #$80
.3970e9		2a		rol a		                    ROL  A
.3970ea		0a		asl a		                    ASL  A
.3970eb		69 80		adc #$80	                    ADC  #$80
.3970ed		2a		rol a		                    ROL  A
.3970ee		29 f7		and #$f7	                    AND #%11110111                  ; Make sure the background is not bolded
.3970f0		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.3970f2		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Should the color be bold?
.3970f4		89 40		bit #$40	                    BIT #CONTROL_BOLD
.3970f6		d0 03		bne $3970fb	                    BNE bold_on
.3970f8		82 84 00	brl $39717f	                    BRL done                        ; No: we're done
.3970fb		a5 12		lda $0332	bold_on             LDA #S_ANSI_VARS.CURCOLOR,D     ; Yes: make the foreground bold
.3970fd		09 80		ora #$80	                    ORA #$80
.3970ff		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397101		80 7c		bra $39717f	                    BRA done
.397103		c9 1b		cmp #$1b	chk_27              CMP #27
.397105		d0 0c		bne $397113	                    BNE chk_39
.397107		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Are the colors inverted?
.397109		89 80		bit #$80	                    BIT #CONTROL_INVERT
.39710b		f0 72		beq $39717f	                    BEQ done                        ; No: just finish
.39710d		29 7f		and #$7f	                    AND #~CONTROL_INVERT            ; Yes: Mark that the colors are back to normal
.39710f		85 1f		sta $033f	                    STA #S_ANSI_VARS.CONTROL,D
.397111		80 d1		bra $3970e4	                    BRA swap_colors                 ; And go swap the colors
.397113		c9 27		cmp #$27	chk_39              CMP #39
.397115		d0 10		bne $397127	                    BNE chk_49
.397117		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.397119		29 0f		and #$0f	                    AND #$0F
.39711b		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.39711d		a9 70		lda #$70	                    LDA #ANSI_DEF_COLOR
.39711f		29 f0		and #$f0	                    AND #$F0
.397121		05 12		ora $0332	                    ORA #S_ANSI_VARS.CURCOLOR,D
.397123		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397125		80 58		bra $39717f	                    BRA done
.397127		c9 31		cmp #$31	chk_49              CMP #49
.397129		d0 10		bne $39713b	                    BNE chk_foreground
.39712b		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.39712d		29 f0		and #$f0	                    AND #$F0
.39712f		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397131		a9 70		lda #$70	                    LDA #ANSI_DEF_COLOR
.397133		29 0f		and #$0f	                    AND #$0F
.397135		05 12		ora $0332	                    ORA #S_ANSI_VARS.CURCOLOR,D
.397137		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397139		80 44		bra $39717f	                    BRA done
.39713b		c9 1e		cmp #$1e	chk_foreground      CMP #30                         ; If [30..37], set the foreground color
.39713d		90 29		bcc $397168	                    BLT chk_background
.39713f		c9 26		cmp #$26	                    CMP #38
.397141		b0 25		bcs $397168	                    BGE chk_background
.397143		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.397145		29 0f		and #$0f	                    AND #$0F
.397147		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397149		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D
.39714b		38		sec		                    SEC
.39714c		e9 1e		sbc #$1e	                    SBC #30
.39714e		0a		asl a		                    ASL A
.39714f		0a		asl a		                    ASL A
.397150		0a		asl a		                    ASL A
.397151		0a		asl a		                    ASL A
.397152		05 12		ora $0332	                    ORA #S_ANSI_VARS.CURCOLOR,D
.397154		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397156		a5 1f		lda $033f	                    LDA #S_ANSI_VARS.CONTROL,D      ; Should the color be bold?
.397158		89 40		bit #$40	                    BIT #CONTROL_BOLD
.39715a		d0 03		bne $39715f	                    BNE bold_fore                   ; No: we're done
.39715c		82 20 00	brl $39717f	                    BRL done
.39715f		a5 12		lda $0332	bold_fore           LDA #S_ANSI_VARS.CURCOLOR,D     ; Yes: make the foreground bold
.397161		09 80		ora #$80	                    ORA #$80
.397163		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397165		82 17 00	brl $39717f	                    BRL done
.397168		c9 28		cmp #$28	chk_background      CMP #40                         ; If [40..47], set the background color
.39716a		90 13		bcc $39717f	                    BLT done
.39716c		c9 30		cmp #$30	                    CMP #48
.39716e		b0 0f		bcs $39717f	                    BGE done
.397170		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.397172		29 f0		and #$f0	                    AND #$F0
.397174		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.397176		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D
.397178		38		sec		                    SEC
.397179		e9 28		sbc #$28	                    SBC #40
.39717b		05 12		ora $0332	                    ORA #S_ANSI_VARS.CURCOLOR,D
.39717d		85 12		sta $0332	                    STA #S_ANSI_VARS.CURCOLOR,D
.39717f		28		plp		done                PLP
.397180		60		rts		                    RTS
.397181						ANSI_ED
.397181		5a		phy		                    PHY
.397182		08		php		                    PHP
.397183		e2 20		sep #$20	                SEP #$20        ; set A short
.397185		c2 10		rep #$10	                REP #$10        ; set X long
.397187		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D             ; Get the first argument
.397189		d0 1b		bne $3971a6	                    BNE not_0                           ; Is the code 0?
.39718b						code_0
.39718b		c2 20		rep #$20	                REP #$20        ; set A long
.39718d		38		sec		                    SEC                                 ; Calculate min index to erase
.39718e		a5 0b		lda $032b	                    LDA #S_ANSI_VARS.CURSORPOS,D
.397190		e5 00		sbc $0320	                    SBC #S_ANSI_VARS.SCREENBEGIN,D
.397192		a8		tay		                    TAY
.397193		e2 20		sep #$20	                SEP #$20        ; set A short
.397195		a9 20		lda #$20	code_2_loop         LDA #' '
.397197		97 00		sta [$0320],y	                    STA [#S_ANSI_VARS.SCREENBEGIN,D],Y  ; Clear the text cell
.397199		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.39719b		97 16		sta [$0336],y	                    STA [#S_ANSI_VARS.COLORBEGIN,D],Y   ; And set the default color
.39719d		c8		iny		                    INY
.39719e		c0 00 20	cpy #$2000	                    CPY #$2000
.3971a1		d0 f2		bne $397195	                    BNE code_2_loop
.3971a3		82 35 00	brl $3971db	                    BRL done
.3971a6		c9 01		cmp #$01	not_0               CMP #1                              ; Is the code 1?
.3971a8		d0 18		bne $3971c2	                    BNE not_1
.3971aa						code_1
.3971aa		c2 20		rep #$20	                REP #$20        ; set A long
.3971ac		38		sec		                    SEC                                 ; Calculate max index to erase
.3971ad		a5 0b		lda $032b	                    LDA #S_ANSI_VARS.CURSORPOS,D
.3971af		e5 00		sbc $0320	                    SBC #S_ANSI_VARS.SCREENBEGIN,D
.3971b1		a8		tay		                    TAY
.3971b2		e2 20		sep #$20	                SEP #$20        ; set A short
.3971b4		a9 20		lda #$20	code_1_loop         LDA #' '
.3971b6		97 00		sta [$0320],y	                    STA [#S_ANSI_VARS.SCREENBEGIN,D],Y  ; Clear the text cell
.3971b8		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.3971ba		97 16		sta [$0336],y	                    STA [#S_ANSI_VARS.COLORBEGIN,D],Y   ; And set the default color
.3971bc		88		dey		                    DEY                                 ; Move to the previous index
.3971bd		10 f5		bpl $3971b4	                    BPL code_1_loop                     ; And loop until we're done
.3971bf		82 19 00	brl $3971db	                    BRL done
.3971c2		c9 02		cmp #$02	not_1               CMP #2                              ; Is the code 2 or 3?
.3971c4		f0 04		beq $3971ca	                    BEQ cls_all
.3971c6		c9 03		cmp #$03	                    CMP #3
.3971c8		d0 11		bne $3971db	                    BNE done                            ; No: just ignore the sequence
.3971ca		a0 00 00	ldy #$0000	cls_all             LDY #0                              ; Start with the cursor's position
.3971cd		a9 20		lda #$20	cls_all_loop        LDA #' '
.3971cf		97 00		sta [$0320],y	                    STA [#S_ANSI_VARS.SCREENBEGIN,D],Y  ; Clear the text cell
.3971d1		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.3971d3		97 16		sta [$0336],y	                    STA [#S_ANSI_VARS.COLORBEGIN,D],Y   ; And set the default color
.3971d5		c8		iny		                    INY                                 ; Go to the next position
.3971d6		c0 00 20	cpy #$2000	                    CPY #$2000                          ; Have we reached the end?
.3971d9		d0 f2		bne $3971cd	                    BNE cls_all_loop                    ; No: keep going
.3971db		28		plp		done                PLP
.3971dc		7a		ply		                    PLY
.3971dd		60		rts		                    RTS
.3971de						ANSI_EL
.3971de		da		phx		                    PHX
.3971df		5a		phy		                    PHY
.3971e0		08		php		                    PHP
.3971e1		c2 30		rep #$30	                REP #$30        ; set A&X long
.3971e3		38		sec		                    SEC
.3971e4		a5 0b		lda $032b	                    LDA #S_ANSI_VARS.CURSORPOS,D        ; Compute the address of the first character of the line
.3971e6		e5 0e		sbc $032e	                    SBC #S_ANSI_VARS.CURSORX,D
.3971e8		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D
.3971ea		e2 20		sep #$20	                SEP #$20        ; set A short
.3971ec		a5 02		lda $0322	                    LDA #S_ANSI_VARS.SCREENBEGIN+2,D    ; Get the bank of the screen
.3971ee		85 1b		sta $033b	                    STA #S_ANSI_VARS.TMPPTR1+2,D        ; And put it in the TMPPTR1
.3971f0		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D             ; Get the first argument
.3971f2		d0 0e		bne $397202	                    BNE not_0                           ; Is the code 0?
.3971f4						code_0
.3971f4		a9 20		lda #$20	                    LDA #' '
.3971f6		a4 0e		ldy $032e	                    LDY #S_ANSI_VARS.CURSORX,D          ; Start at the cursor position
.3971f8		97 19		sta [$0339],y	code_0_loop         STA [#S_ANSI_VARS.TMPPTR1,D],Y      ; Clear the text cell
.3971fa		c8		iny		                    INY
.3971fb		c4 05		cpy $0325	                    CPY #S_ANSI_VARS.COLS_PER_LINE,D    ; Have we reached the end of the line?
.3971fd		d0 f9		bne $3971f8	                    BNE code_0_loop                     ; No: keep looping
.3971ff		82 29 00	brl $39722b	                    BRL done
.397202		c9 01		cmp #$01	not_0               CMP #1                              ; Is the code 1?
.397204		d0 11		bne $397217	                    BNE not_1
.397206						code_1
.397206		a9 20		lda #$20	                    LDA #' '
.397208		a0 00 00	ldy #$0000	                    LDY #0
.39720b		97 19		sta [$0339],y	code_1_loop         STA [#S_ANSI_VARS.TMPPTR1,D],Y      ; Clear the text cell
.39720d		c8		iny		                    INY
.39720e		c4 0e		cpy $032e	                    CPY #S_ANSI_VARS.CURSORX,D          ; Have we reached the cursor?
.397210		d0 f9		bne $39720b	                    BNE code_1_loop                     ; No: keep looping
.397212		97 19		sta [$0339],y	                    STA [#S_ANSI_VARS.TMPPTR1,D],Y      ; And clear under the cursor
.397214		82 14 00	brl $39722b	                    BRL done
.397217		c9 02		cmp #$02	not_1               CMP #2                              ; Is the code 2 or 3?
.397219		f0 04		beq $39721f	                    BEQ code_2_3
.39721b		c9 03		cmp #$03	                    CMP #3
.39721d		d0 0c		bne $39722b	                    BNE done                            ; No: just ignore the sequence
.39721f						code_2_3
.39721f		a9 20		lda #$20	                    LDA #' '
.397221		a0 00 00	ldy #$0000	                    LDY #0
.397224		97 19		sta [$0339],y	code_2_3_loop       STA [#S_ANSI_VARS.TMPPTR1,D],Y      ; Clear the text cell
.397226		c8		iny		                    INY
.397227		c4 05		cpy $0325	                    CPY #S_ANSI_VARS.COLS_PER_LINE,D    ; Have we reached the end of the line?
.397229		d0 f9		bne $397224	                    BNE code_2_3_loop                   ; No: keep looping
.39722b		28		plp		done                PLP
.39722c		7a		ply		                    PLY
.39722d		fa		plx		                    PLX
.39722e		60		rts		                    RTS
.39722f						ANSI_ICH
.39722f		5a		phy		                    PHY
.397230		08		php		                    PHP
.397231		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397233		a5 20		lda $0340	                    LDA #S_ANSI_VARS.ARGC,D             ; Check how many arguments were passed
.397235		f0 04		beq $39723b	                    BEQ default_1                       ; If 0, default to 1
.397237		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D             ; Check the argument
.397239		d0 04		bne $39723f	                    BNE calc_src_dest                   ; If not 0, start calculating the indexes
.39723b		a9 01		lda #$01	default_1           LDA #1                              ; Default the insert count to 1
.39723d		85 21		sta $0341	                    STA #S_ANSI_VARS.ARG0,D
.39723f		38		sec		calc_src_dest       SEC
.397240		a5 03		lda $0323	                    LDA #S_ANSI_VARS.COLS_VISIBLE,D     ; TMPPTR1 := COLS_VISIBLE - CURSORX (destination index)
.397242		e5 0e		sbc $032e	                    SBC #S_ANSI_VARS.CURSORX,D
.397244		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D
.397246		38		sec		                    SEC
.397247		e5 21		sbc $0341	                    SBC #S_ANSI_VARS.ARG0,D             ; TMPPTR1+1 := TMPPTR1 - n (source index)
.397249		85 1a		sta $033a	                    STA #S_ANSI_VARS.TMPPTR1+1,D
.39724b		a4 1a		ldy $033a	insert_loop         LDY #S_ANSI_VARS.TMPPTR1+1,D        ; text[dest] := text[source]
.39724d		b7 0b		lda [$032b],y	                    LDA [#S_ANSI_VARS.CURSORPOS,D],Y
.39724f		a4 19		ldy $0339	                    LDY #S_ANSI_VARS.TMPPTR1,D
.397251		97 0b		sta [$032b],y	                    STA [#S_ANSI_VARS.CURSORPOS,D],Y
.397253		a4 1a		ldy $033a	                    LDY #S_ANSI_VARS.TMPPTR1+1,D        ; color[dest] := color[source]
.397255		b7 13		lda [$0333],y	                    LDA [#S_ANSI_VARS.COLORPOS,D],Y
.397257		a4 19		ldy $0339	                    LDY #S_ANSI_VARS.TMPPTR1,D
.397259		97 13		sta [$0333],y	                    STA [#S_ANSI_VARS.COLORPOS,D],Y
.39725b		c6 19		dec $0339	                    DEC #S_ANSI_VARS.TMPPTR1,D          ; Move to the previous position
.39725d		c6 1a		dec $033a	                    DEC #S_ANSI_VARS.TMPPTR1+1,D
.39725f		10 ea		bpl $39724b	                    BPL insert_loop                     ; Keep looping until we reach the end
.397261		a0 00		ldy #$00	                    LDY #0
.397263		a9 20		lda #$20	fill_loop           LDA #CHAR_SP                        ; Replace the character with a space
.397265		97 0b		sta [$032b],y	                    STA [#S_ANSI_VARS.CURSORPOS,D],Y
.397267		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.397269		97 13		sta [$0333],y	                    STA [#S_ANSI_VARS.COLORPOS,D],Y     ; In the default color
.39726b		c8		iny		                    INY                                 ; Move to the next byte
.39726c		c4 21		cpy $0341	                    CPY #S_ANSI_VARS.ARG0,D             ; Until we reach the end
.39726e		d0 f3		bne $397263	                    BNE fill_loop
.397270		28		plp		                    PLP
.397271		7a		ply		                    PLY
.397272		60		rts		                    RTS
.397273						ANSI_DCH
.397273		5a		phy		                    PHY
.397274		08		php		                    PHP
.397275		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397277		a5 20		lda $0340	                    LDA #S_ANSI_VARS.ARGC,D             ; Check how many arguments were passed
.397279		f0 04		beq $39727f	                    BEQ default_1                       ; If 0, default to 1
.39727b		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D             ; Check the argument
.39727d		d0 04		bne $397283	                    BNE calc_src_dest                   ; If not 0, start calculating the indexes
.39727f		a9 01		lda #$01	default_1           LDA #1                              ; Default the insert count to 1
.397281		85 21		sta $0341	                    STA #S_ANSI_VARS.ARG0,D
.397283		a9 00		lda #$00	calc_src_dest       LDA #0
.397285		85 1a		sta $033a	                    STA #S_ANSI_VARS.TMPPTR1+1,D        ; TMPPTR+1 := 0 (destination)
.397287		a5 21		lda $0341	                    LDA #S_ANSI_VARS.ARG0,D
.397289		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D          ; TMPPTR+1 := n (source)
.39728b		38		sec		                    SEC                                 ; Calculate end offset
.39728c		a5 03		lda $0323	                    LDA #S_ANSI_VARS.COLS_VISIBLE,D
.39728e		e5 0e		sbc $032e	                    SBC #S_ANSI_VARS.CURSORX,D
.397290		85 22		sta $0342	                    STA #S_ANSI_VARS.ARG1,D
.397292		a4 19		ldy $0339	del_loop            LDY #S_ANSI_VARS.TMPPTR1,D          ; text[dest] := text[source]
.397294		b7 0b		lda [$032b],y	                    LDA [#S_ANSI_VARS.CURSORPOS,D],Y
.397296		a4 1a		ldy $033a	                    LDY #S_ANSI_VARS.TMPPTR1+1,D
.397298		97 0b		sta [$032b],y	                    STA [#S_ANSI_VARS.CURSORPOS,D],Y
.39729a		a4 19		ldy $0339	                    LDY #S_ANSI_VARS.TMPPTR1,D          ; color[dest] := color[source]
.39729c		b7 13		lda [$0333],y	                    LDA [#S_ANSI_VARS.COLORPOS,D],Y
.39729e		a4 1a		ldy $033a	                    LDY #S_ANSI_VARS.TMPPTR1+1,D
.3972a0		97 13		sta [$0333],y	                    STA [#S_ANSI_VARS.COLORPOS,D],Y
.3972a2		e6 19		inc $0339	                    INC #S_ANSI_VARS.TMPPTR1,D          ; Move to the next position
.3972a4		e6 1a		inc $033a	                    INC #S_ANSI_VARS.TMPPTR1+1,D
.3972a6		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.3972a8		c5 22		cmp $0342	                    CMP #S_ANSI_VARS.ARG1,D
.3972aa		90 e6		bcc $397292	                    BLT del_loop                        ; Keep looping until we reach the end
.3972ac		38		sec		                    SEC                                 ; Calculate the starting point to fill with blanks
.3972ad		a5 1a		lda $033a	                    LDA #S_ANSI_VARS.TMPPTR1+1,D
.3972af		e5 21		sbc $0341	                    SBC #S_ANSI_VARS.ARG0,D
.3972b1		a8		tay		                    TAY
.3972b2		a9 20		lda #$20	fill_loop           LDA #CHAR_SP                        ; Replace the character with a space
.3972b4		97 0b		sta [$032b],y	                    STA [#S_ANSI_VARS.CURSORPOS,D],Y
.3972b6		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.3972b8		97 13		sta [$0333],y	                    STA [#S_ANSI_VARS.COLORPOS,D],Y     ; In the default color
.3972ba		c8		iny		                    INY                                 ; Move to the next byte
.3972bb		c4 22		cpy $0342	                    CPY #S_ANSI_VARS.ARG1,D             ; Until we reach the end
.3972bd		90 f3		bcc $3972b2	                    BLT fill_loop
.3972bf		28		plp		                    PLP
.3972c0		7a		ply		                    PLY
.3972c1		60		rts		                    RTS
.3972c2						ANSI_CSRRIGHT
.3972c2		da		phx		                    PHX
.3972c3		5a		phy		                    PHY
.3972c4		0b		phd		                    PHD
.3972c5		08		php		                    PHP
.3972c6		c2 30		rep #$30	                REP #$30        ; set A&X long
.3972c8		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE                  ; Look at the current output channel and point
.3972cc		b0 1a		bcs $3972e8	                    BCS done                            ; If invalid, just return
.3972ce		a6 0e		ldx $032e	                    LDX #S_ANSI_VARS.CURSORX,D          ; Get the new column
.3972d0		e8		inx		                    INX
.3972d1		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D          ; Get the current row
.3972d3		e4 03		cpx $0323	                    CPX #S_ANSI_VARS.COLS_VISIBLE,D     ; Are we off screen?
.3972d5		90 0d		bcc $3972e4	                    BCC nowrap                          ; No: just set the position
.3972d7		a2 00 00	ldx #$0000	                    LDX #0                              ; Yes: move to the first column
.3972da		c8		iny		                    INY                                 ; And move to the next row
.3972db		c4 07		cpy $0327	                    CPY #S_ANSI_VARS.LINES_VISIBLE,D    ; Are we still off screen?
.3972dd		90 05		bcc $3972e4	                    BCC nowrap                          ; No: just set the position
.3972df		88		dey		                    DEY                                 ; Yes: lock to the last row
.3972e0		22 b0 73 39	jsl $3973b0	                    JSL ANSI_SCROLLUP                   ; But scroll the screen up
.3972e4		22 4c 73 39	jsl $39734c	nowrap              JSL ANSI_LOCATE                     ; Set the cursor position
.3972e8		28		plp		done                PLP
.3972e9		2b		pld		                    PLD
.3972ea		7a		ply		                    PLY
.3972eb		fa		plx		                    PLX
.3972ec		6b		rtl		                    RTL
.3972ed						ANSI_CSRLEFT
.3972ed		da		phx		                    PHX
.3972ee		5a		phy		                    PHY
.3972ef		0b		phd		                    PHD
.3972f0		08		php		                    PHP
.3972f1		c2 30		rep #$30	                REP #$30        ; set A&X long
.3972f3		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE          ; Look at the current output channel and point
.3972f7		b0 0d		bcs $397306	                    BCS done                    ; If invalid, just return
.3972f9		a6 0e		ldx $032e	                    LDX #S_ANSI_VARS.CURSORX,D  ; Check that we are not already @ Zero
.3972fb		f0 09		beq $397306	                    BEQ done                    ; If so, just ignore this call
.3972fd		ca		dex		                    DEX
.3972fe		86 0e		stx $032e	                    STX #S_ANSI_VARS.CURSORX,D
.397300		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D
.397302		22 4c 73 39	jsl $39734c	                    JSL ANSI_LOCATE
.397306		28		plp		done                PLP
.397307		2b		pld		                    PLD
.397308		7a		ply		                    PLY
.397309		fa		plx		                    PLX
.39730a		6b		rtl		                    RTL
.39730b						ANSI_CSRUP
.39730b		da		phx		                    PHX
.39730c		5a		phy		                    PHY
.39730d		0b		phd		                    PHD
.39730e		08		php		                    PHP
.39730f		c2 30		rep #$30	                REP #$30        ; set A&X long
.397311		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE          ; Look at the current output channel and point
.397315		b0 0d		bcs $397324	                    BCS done                    ; If invalid, just return
.397317		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D  ; Check if we are not already @ Zero
.397319		f0 09		beq $397324	                    BEQ done                    ; If we are, just ignore the call
.39731b		88		dey		                    DEY
.39731c		84 10		sty $0330	                    STY #S_ANSI_VARS.CURSORY,D
.39731e		a6 0e		ldx $032e	                    LDX #S_ANSI_VARS.CURSORX,D
.397320		22 4c 73 39	jsl $39734c	                    JSL ANSI_LOCATE
.397324		28		plp		done                PLP
.397325		2b		pld		                    PLD
.397326		7a		ply		                    PLY
.397327		fa		plx		                    PLX
.397328		6b		rtl		                    RTL
.397329						ANSI_CSRDOWN
.397329		da		phx		                    PHX
.39732a		5a		phy		                    PHY
.39732b		0b		phd		                    PHD
.39732c		08		php		                    PHP
.39732d		c2 30		rep #$30	                REP #$30        ; set A&X long
.39732f		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE                  ; Look at the current output channel and point
.397333		b0 12		bcs $397347	                    BCS done                            ; If invalid, just return
.397335		a6 0e		ldx $032e	                    LDX #S_ANSI_VARS.CURSORX,D          ; Get the current column
.397337		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D          ; Get the new row
.397339		c8		iny		                    INY
.39733a		c4 07		cpy $0327	                    CPY #S_ANSI_VARS.LINES_VISIBLE,D    ; Check to see if we're off screen
.39733c		90 05		bcc $397343	                    BCC noscroll                        ; No: go ahead and set the position
.39733e		88		dey		                    DEY                                 ; Yes: go back to the last row
.39733f		22 b0 73 39	jsl $3973b0	                    JSL ANSI_SCROLLUP                   ; But scroll the screen up
.397343		22 4c 73 39	jsl $39734c	noscroll            JSL ANSI_LOCATE                     ; And set the cursor position
.397347		28		plp		done                PLP
.397348		2b		pld		                    PLD
.397349		7a		ply		                    PLY
.39734a		fa		plx		                    PLX
.39734b		6b		rtl		                    RTL
.39734c						ANSI_LOCATE
.39734c		da		phx		                    PHX
.39734d		5a		phy		                    PHY
.39734e		0b		phd		                    PHD
.39734f		08		php		                    PHP
.397350		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE          ; Look at the current output channel and point
.397354		b0 55		bcs $3973ab	                    BCS done                    ; If invalid, just return
.397356		c2 30		rep #$30	                REP #$30        ; set A&X long
.397358						locate_scroll
.397358		c4 07		cpy $0327	                    CPY #S_ANSI_VARS.LINES_VISIBLE,D
.39735a		90 07		bcc $397363	                    BCC locate_scrolldone
.39735c		22 b0 73 39	jsl $3973b0	                    JSL ANSI_SCROLLUP
.397360		88		dey		                    DEY
.397361		80 f5		bra $397358	                    BRA locate_scroll
.397363						locate_scrolldone
.397363		86 0e		stx $032e	                    STX #S_ANSI_VARS.CURSORX,D
.397365		84 10		sty $0330	                    STY #S_ANSI_VARS.CURSORY,D
.397367		a5 00		lda $0320	                    LDA #S_ANSI_VARS.SCREENBEGIN,D
.397369						locate_row
.397369		c0 00 00	cpy #$0000	                    CPY #$0
.39736c		f0 08		beq $397376	                    BEQ locate_right
.39736e		18		clc		locate_down         CLC
.39736f		65 05		adc $0325	                    ADC #S_ANSI_VARS.COLS_PER_LINE,D
.397371		88		dey		                    DEY
.397372		f0 02		beq $397376	                    BEQ locate_right
.397374		80 f8		bra $39736e	                    BRA locate_down
.397376		18		clc		locate_right        CLC
.397377		65 0e		adc $032e	                    ADC #S_ANSI_VARS.CURSORX,D      ; move the cursor right X columns
.397379		85 0b		sta $032b	                    STA #S_ANSI_VARS.CURSORPOS,D
.39737b		a4 10		ldy $0330	                    LDY #S_ANSI_VARS.CURSORY,D
.39737d		e2 20		sep #$20	                SEP #$20        ; set A short
.39737f		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT
.397383		c9 04		cmp #$04	                    CMP #CHAN_EVID
.397385		f0 0e		beq $397395	                    beq locate_evid
.397387		c2 20		rep #$20	                REP #$20        ; set A long
.397389		98		tya		                    TYA
.39738a		8f 16 00 af	sta $af0016	                    STA @l VKY_TXT_CURSOR_Y_REG_L
.39738e		8a		txa		                    TXA
.39738f		8f 14 00 af	sta $af0014	                    STA @l VKY_TXT_CURSOR_X_REG_L
.397393		80 0c		bra $3973a1	                    BRA update_colorpos
.397395						locate_evid
.397395		c2 20		rep #$20	                REP #$20        ; set A long
.397397		98		tya		                    TYA
.397398		8f 16 1e ae	sta $ae1e16	                    STA @l EVID_TXT_CURSOR_Y_REG_L
.39739c		8a		txa		                    TXA
.39739d		8f 14 1e ae	sta $ae1e14	                    STA @l EVID_TXT_CURSOR_X_REG_L
.3973a1						update_colorpos
.3973a1		c2 20		rep #$20	                REP #$20        ; set A long
.3973a3		18		clc		                    CLC
.3973a4		a5 0b		lda $032b	                    LDA #S_ANSI_VARS.CURSORPOS,D
.3973a6		69 00 20	adc #$2000	                    ADC #<>(CS_COLOR_MEM_PTR - CS_TEXT_MEM_PTR)
.3973a9		85 13		sta $0333	                    STA #S_ANSI_VARS.COLORPOS,D
.3973ab		28		plp		done                PLP
.3973ac		2b		pld		                    PLD
.3973ad		7a		ply		                    PLY
.3973ae		fa		plx		                    PLX
.3973af		6b		rtl		                    RTL
.3973b0						ANSI_SCROLLUP
.3973b0		da		phx		                    PHX
.3973b1		5a		phy		                    PHY
.3973b2		8b		phb		                    PHB
.3973b3		0b		phd		                    PHD
.3973b4		08		php		                    PHP
.3973b5		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE          ; Look at the current output channel and point
.3973b9		90 03		bcc $3973be	                    BCC calc_size
.3973bb		82 81 00	brl $39743f	                    BRL done                    ; If invalid, just return
.3973be						calc_size
.3973be		c2 30		rep #$30	                REP #$30        ; set A&X long
.3973c0		a5 05		lda $0325	                    LDA #S_ANSI_VARS.COLS_PER_LINE,D
.3973c2		8f 00 01 00	sta $000100	                    STA @l UNSIGNED_MULT_A_LO
.3973c6		a5 07		lda $0327	                    LDA #S_ANSI_VARS.LINES_VISIBLE,D
.3973c8		8f 02 01 00	sta $000102	                    STA @l UNSIGNED_MULT_B_LO
.3973cc		af 04 01 00	lda $000104	                    LDA @l UNSIGNED_MULT_AL_LO
.3973d0		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D
.3973d2		18		clc		                    CLC
.3973d3		a5 00		lda $0320	                    LDA #S_ANSI_VARS.SCREENBEGIN,D
.3973d5		a8		tay		                    TAY
.3973d6		65 05		adc $0325	                    ADC #S_ANSI_VARS.COLS_PER_LINE,D
.3973d8		aa		tax		                    TAX
.3973d9		e2 20		sep #$20	                SEP #$20        ; set A short
.3973db		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                             ; Are we scrolling the EVID
.3973df		c9 04		cmp #$04	                    CMP #CHAN_EVID
.3973e1		f0 09		beq $3973ec	                    BEQ move_text_1                             ; Yes: do the move on the EVID memory
.3973e3						move_text_0
.3973e3		c2 20		rep #$20	                REP #$20        ; set A long
.3973e5		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.3973e7		54 af af	mvn $af,$af	                    MVN `CS_TEXT_MEM_PTR,`CS_TEXT_MEM_PTR       ; Move the data on the main screen
.3973ea		80 07		bra $3973f3	                    BRA scroll_color
.3973ec						move_text_1
.3973ec		c2 20		rep #$20	                REP #$20        ; set A long
.3973ee		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.3973f0		54 ae ae	mvn $ae,$ae	                    MVN `EVID_TEXT_MEM,`EVID_TEXT_MEM           ; Move the data on the EVID screen
.3973f3						scroll_color
.3973f3		c2 30		rep #$30	                REP #$30        ; set A&X long
.3973f5		18		clc		                    CLC
.3973f6		a5 16		lda $0336	                    LDA #S_ANSI_VARS.COLORBEGIN,D
.3973f8		a8		tay		                    TAY
.3973f9		65 05		adc $0325	                    ADC #S_ANSI_VARS.COLS_PER_LINE,D
.3973fb		aa		tax		                    TAX
.3973fc		e2 20		sep #$20	                SEP #$20        ; set A short
.3973fe		af 03 07 00	lda $000703	                    LDA @l CHAN_OUT                             ; Are we scrolling the EVID?
.397402		c9 04		cmp #$04	                    CMP #CHAN_EVID
.397404		f0 09		beq $39740f	                    BEQ move_color_1                            ; Yes: scroll the EVID color matrix
.397406						move_color_0
.397406		c2 20		rep #$20	                REP #$20        ; set A long
.397408		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.39740a		54 af af	mvn $af,$af	                    MVN `CS_COLOR_MEM_PTR,`CS_COLOR_MEM_PTR     ; Move the data on the main screen
.39740d		80 07		bra $397416	                    BRA vicky_lastline
.39740f						move_color_1
.39740f		c2 20		rep #$20	                REP #$20        ; set A long
.397411		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.397413		54 ae ae	mvn $ae,$ae	                    MVN `EVID_COLOR_MEM,`EVID_COLOR_MEM         ; Move the data on the EVID screen
.397416						vicky_lastline
.397416		c2 20		rep #$20	                REP #$20        ; set A long
.397418		a5 19		lda $0339	                    LDA #S_ANSI_VARS.TMPPTR1,D
.39741a		48		pha		                    PHA
.39741b		18		clc		                    CLC
.39741c		65 00		adc $0320	                    ADC #S_ANSI_VARS.SCREENBEGIN,D
.39741e		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D
.397420		a0 00 00	ldy #$0000	start_clear         LDY #0
.397423		a9 20 00	lda #$0020	                    LDA #' '
.397426		97 19		sta [$0339],y	clr_text            STA [#S_ANSI_VARS.TMPPTR1,D],Y
.397428		c8		iny		                    INY
.397429		c4 0f		cpy $032f	                    CPY #COLS_VISIBLE,D
.39742b		d0 f9		bne $397426	                    BNE clr_text
.39742d		68		pla		vicky_lastcolor     PLA
.39742e		18		clc		                    CLC
.39742f		65 16		adc $0336	                    ADC #S_ANSI_VARS.COLORBEGIN,D
.397431		85 19		sta $0339	                    STA #S_ANSI_VARS.TMPPTR1,D
.397433		a0 00 00	ldy #$0000	start_color         LDY #0
.397436		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D
.397438		97 19		sta [$0339],y	clr_color           STA [#S_ANSI_VARS.TMPPTR1,D],Y
.39743a		c8		iny		                    INY
.39743b		c4 05		cpy $0325	                    CPY #S_ANSI_VARS.COLS_PER_LINE,D
.39743d		d0 f9		bne $397438	                    BNE clr_color
.39743f		28		plp		done                PLP
.397440		2b		pld		                    PLD
.397441		ab		plb		                    PLB
.397442		7a		ply		                    PLY
.397443		fa		plx		                    PLX
.397444		6b		rtl		                    RTL
.397445						ANSI_CLRSCREEN
.397445		da		phx		                    PHX
.397446		5a		phy		                    PHY
.397447		0b		phd		                    PHD
.397448		08		php		                    PHP
.397449		22 dd 6d 39	jsl $396ddd	                    JSL ANSI_SETDEVICE                  ; Look at the current output channel and point
.39744d		b0 1e		bcs $39746d	                    BCS done                            ; If invalid, just return
.39744f		e2 20		sep #$20	                SEP #$20        ; set A short
.397451		c2 10		rep #$10	                REP #$10        ; set X long
.397453		a0 00 00	ldy #$0000	                    LDY #0
.397456		a9 20		lda #$20	                    LDA #$20		                    ; Fill the Entire Screen with Space
.397458		97 00		sta [$0320],y	iclearloop0	        STA [#S_ANSI_VARS.SCREENBEGIN,D],Y
.39745a		c8		iny		                    INY
.39745b		c0 00 20	cpy #$2000	                    CPY #$2000
.39745e		d0 f8		bne $397458	                    BNE iclearloop0
.397460		a0 00 00	ldy #$0000	                    LDY	#0
.397463		a5 12		lda $0332	                    LDA #S_ANSI_VARS.CURCOLOR,D         ; Fill the current color
.397465		97 16		sta [$0336],y	evid_clearloop1     STA [#S_ANSI_VARS.COLORBEGIN,D],Y
.397467		c8		iny		                    INY
.397468		c0 00 20	cpy #$2000	                    CPY #$2000
.39746b		d0 f8		bne $397465	                    BNE evid_clearloop1
.39746d		28		plp		done                PLP
.39746e		2b		pld		                    PLD
.39746f		7a		ply		                    PLY
.397470		fa		plx		                    PLX
.397471		6b		rtl		                    RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\drivers/kbd_driver.asm

=16						KBD_INBUF_SIZE = 16         ; Number of scan codes that can be buffered
=0						KBD_STATE_IDLE = 0          ; Keyboard is IDLE
=1						KBD_STATE_E0 = 1            ; Keyboard has sent E0
=2						KBD_STATE_E02A = 2          ; Keybaord has sent E0 2A (leading to Print Screen E02AE037)
=3						KBD_STATE_E02AE0 = 3
=4						KBD_STATE_E1 = 4            ; Keyboard has sent E1 (leading to Pause/Break)
=5						KBD_STATE_E11D = 5
=6						KBD_STATE_E11D45 = 6
=7						KBD_STATE_E11D45E1 = 7
=8						KBD_STATE_E11D45E19D = 8
=9						KBD_STATE_E0B7 = 9          ; Keyboard has sent E0 B7 (leading to break of Print Screen E0 B7 E0 AA)
=10						KBD_STATE_E0B7E0 = 10
=0						KBD_ACTION_IGNORE = 0       ; State machine action: do nothing with the current byte
=1						KBD_ACTION_EMIT_BASE = 1    ; State machine action: translate scancode from base table and emit it
=2						KBD_ACTION_EMIT_E0 = 2      ; State machine action: translate scancode from E0 prefix table and emit it
=$01						KBD_STAT_OBF = $01          ; Keyboard status: Output Buffer is Full
=$02						KBD_STAT_IBF = $02          ; Keyboard status: Input Buffer is Full
=$a7						KBD_CTRL_CMD_DISABLE2 = $A7 ; Keybaord controller command: disable output device #2
=$a9						KBD_CTRL_CMD_ENABLE2 = $A9  ; Keybaord controller command: enable output device #2
=$aa						KBD_CTRL_CMD_SELFTEST = $AA ; Keyboard controller command: start self test
=$ab						KBD_CTRL_CMD_KBDTEST = $AB  ; Keyboard controller command: start keyboard test
=$ad						KBD_CTRL_CMD_DISABLE1 = $AD ; Keybaord controller command: disable output device #1
=$ae						KBD_CTRL_CMD_ENABLE1 = $AE  ; Keybaord controller command: enable output device #1
=$60						KBD_CTRL_CMD_WRITECMD = $60 ; Keyboard controller command: write to the command register
=$ff						KBD_CMD_RESET = $FF         ; Keyboard command: reset the keyboard
=$f4						KBD_CMD_ENABLE = $F4        ; Keyboard command: enable to keyboard
=$ed						KBD_CMD_SET_LED = $ED       ; Keyboard command: set the LEDs
=$55						KBD_RESP_OK = $55           ; Keyboard response: Command was OK
=$fa						KBD_RESP_ACK = $FA          ; Keyboard response: command acknowledged
=$01						KBD_LOCK_SCROLL = $01       ; LED/lock mask for Scroll Lock key
=$02						KBD_LOCK_NUMBER = $02       ; LED/lock mask for Num Lock key
=$04						KBD_LOCK_CAPS = $04         ; LED/lock mask for Caps Lock key
=$01						KBD_MOD_LSHIFT  = %00000001     ; Left shift is pressed
=$02						KBD_MOD_RSHIFT  = %00000010     ; Right shift is pressed
=$04						KBD_MOD_LCTRL   = %00000100     ; Left CTRL is pressed
=$08						KBD_MOD_RCTRL   = %00001000     ; Right CTRL is pressed
=$10						KBD_MOD_LALT    = %00010000     ; Left ALT is pressed
=$20						KBD_MOD_RALT    = %00100000     ; Right ALT is pressed
=$40						KBD_MOD_OS      = %01000000     ; OS key (e.g. Windows Key) is pressed
=$80						KBD_MOD_MENU    = %10000000     ; Menu key is pressed
=$80						KBD_CTRL_BREAK      = %10000000 ; CONTROL Flag to indicate if keyboard should capture BREAK
=$40						KBD_CTRL_MONITOR    = %01000000 ; CONTROL Flag to indicate if keyboard should trap ALT-BREAK to go to the monitor
=$80						KBD_STAT_BREAK  = %10000000     ; STATUS flag, BREAK has been pressed recently
=$01						KBD_STAT_SCAN   = %00000001     ; STATUS flag to indicate if there are scan codes in the queue
=$02						KBD_STAT_CHAR   = %00000010     ; STATUS flag to indicate if there are characters in the queue
=$61						KBD_SC_BREAK = $61              ; Scan code for the PAUSE/BREAK key
=$3a						KBD_SC_CAPSLOCK = $3A           ; Scan code for the CAPS lock key
=$45						KBD_SC_NUMLOCK = $45            ; Scan code for the NUM lock key
=$46						KBD_SC_SCROLL = $46             ; Scan code for the SCROLL lock key
=$2a						KBD_SC_LSHIFT = $2A             ; Scan code for the left SHIFT key
=$1d						KBD_SC_LCTRL = $1D              ; Scan code for the left CTLR key
=$38						KBD_SC_LALT = $38               ; Scan code for the left ALT key
=$36						KBD_SC_RSHIFT = $36             ; Scan code for the right SHIFT key
=$5e						KBD_SC_RCTRL = $5E              ; Scan code for the right CTRL key
=$5c						KBD_SC_RALT = $5C               ; Scan code for the right ALT key
=$38						KBD_SC_PIVOT = $38              ; Scan code we will use as a pivot for checking NUM lock
.0000						S_KBD_CONTROL
>0000						STATE               .byte ?                     ; The state of the keyboard controller state machine
>0001						CONTROL             .byte ?                     ; Control register
>0002						STATUS              .byte ?                     ; Status register
>0003						SC_BUF              .fill KBD_INBUF_SIZE        ; Buffer for keyboard scancodes read
>0013						SC_HEAD             .byte ?                     ; Index of the first scancode cell to write to
>0014						CHAR_BUF            .fill KBD_INBUF_SIZE        ; Character buffer
>0024						CHAR_HEAD           .byte ?                     ; Number of characters in the character buffer
>0025						MODIFIERS           .byte ?                     ; State of the modifier keys
>0026						LOCKS               .byte ?                     ; State of the lock keys: Caps, Num, Scroll
>0027						TBL_UNMOD           .dword ?                    ; Pointer to the scan code translation table for unmodified keys
>002b						TBL_SHIFT           .dword ?                    ; Pointer to the scan code translation table for shifted keys
>002f						TBL_CTRL            .dword ?                    ; Pointer to the scan code translation table for keys modified by CTRL
>0033						TBL_LOCK            .dword ?                    ; Pointer to the scan code translation table for keys modified by CAPSLOCK or NUMLOCK
>0037						TBL_LOCK_SHIFT      .dword ?                    ; Pointer to the scan code translation table for keys modified by CAPSLOCK and SHIFT
>003b						TBL_CTRL_SHIFT      .dword ?                    ; Pointer to the scan code translation table for keys modified by CTRL and SHIFT
.397472						IINITKEYBOARD
.397472		da		phx		                    PHX
.397473		5a		phy		                    PHY
.397474		0b		phd		                    PHD
.397475		08		php		                    PHP
.397476		48		pha		                PHA             ; begin setdp macro
.397477		08		php		                PHP
.397478		c2 20		rep #$20	                REP #$20        ; set A long
.39747a		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.39747d		5b		tcd		                TCD
.39747e		28		plp		                PLP
.39747f		68		pla		                PLA             ; end setdp macro
.397480		e2 20		sep #$20	                SEP #$20        ; set A short
.397482		c2 10		rep #$10	                REP #$10        ; set X long
.397484		af 4d 01 00	lda $00014d	                    LDA @l INT_MASK_REG1                        ; Disable the keyboard interrupts while we get things started
.397488		09 01		ora #$01	                    ORA #FNX1_INT00_KBD
.39748a		af 4d 01 00	lda $00014d	                    LDA @l INT_MASK_REG1
.39748e		a9 00		lda #$00	                    LDA #KBD_STATE_IDLE                         ; Set the state machine to the starting IDLE state
.397490		85 00		sta $0f00	                    STA #S_KBD_CONTROL.STATE,D
.397492		64 13		stz $0f13	                    STZ #S_KBD_CONTROL.SC_HEAD,D                ; Mark the scancode buffer as empty
.397494		64 24		stz $0f24	                    STZ #S_KBD_CONTROL.CHAR_HEAD,D              ; Mark the character buffer as empty
.397496		64 25		stz $0f25	                    STZ #S_KBD_CONTROL.MODIFIERS,D              ; Default to modifiers being off
.397498		64 02		stz $0f02	                    STZ #S_KBD_CONTROL.STATUS,D                 ; Clear the status register
.39749a		a9 80		lda #$80	                    LDA #KBD_CTRL_BREAK                         ; Enable BREAK processing
.39749c		85 01		sta $0f01	                    STA #S_KBD_CONTROL.CONTROL,D
.39749e		c2 20		rep #$20	                REP #$20        ; set A long
.3974a0		a9 00 7d	lda #$7d00	                    LDA #<>SC_US_UNMOD
.3974a3		85 27		sta $0f27	                    STA #S_KBD_CONTROL.TBL_UNMOD,D
.3974a5		a9 80 7d	lda #$7d80	                    LDA #<>SC_US_SHFT
.3974a8		85 2b		sta $0f2b	                    STA #S_KBD_CONTROL.TBL_SHIFT,D
.3974aa		a9 00 7e	lda #$7e00	                    LDA #<>SC_US_CTRL
.3974ad		85 2f		sta $0f2f	                    STA #S_KBD_CONTROL.TBL_CTRL,D
.3974af		a9 80 7e	lda #$7e80	                    LDA #<>SC_US_LOCK
.3974b2		85 33		sta $0f33	                    STA #S_KBD_CONTROL.TBL_LOCK,D
.3974b4		a9 00 7f	lda #$7f00	                    LDA #<>SC_US_LOCK_SHFT
.3974b7		85 37		sta $0f37	                    STA #S_KBD_CONTROL.TBL_LOCK_SHIFT,D
.3974b9		a9 80 7f	lda #$7f80	                    LDA #<>SC_US_CTRL_SHFT
.3974bc		85 3b		sta $0f3b	                    STA #S_KBD_CONTROL.TBL_CTRL_SHIFT,D
.3974be		e2 20		sep #$20	                SEP #$20        ; set A short
.3974c0		a9 39		lda #$39	                    LDA #`SC_US_UNMOD
.3974c2		85 29		sta $0f29	                    STA #S_KBD_CONTROL.TBL_UNMOD+2,D
.3974c4		a9 39		lda #$39	                    LDA #`SC_US_SHFT
.3974c6		85 2d		sta $0f2d	                    STA #S_KBD_CONTROL.TBL_SHIFT+2,D
.3974c8		a9 39		lda #$39	                    LDA #`SC_US_CTRL
.3974ca		85 31		sta $0f31	                    STA #S_KBD_CONTROL.TBL_CTRL+2,D
.3974cc		a9 39		lda #$39	                    LDA #`SC_US_LOCK
.3974ce		85 35		sta $0f35	                    STA #S_KBD_CONTROL.TBL_LOCK+2,D
.3974d0		a9 39		lda #$39	                    LDA #`SC_US_LOCK_SHFT
.3974d2		85 39		sta $0f39	                    STA #S_KBD_CONTROL.TBL_LOCK_SHIFT+2,D
.3974d4		a9 39		lda #$39	                    LDA #`SC_US_CTRL_SHFT
.3974d6		85 3b		sta $0f3b	                    STA #S_KBD_CONTROL.TBL_CTRL_SHIFT,D
.3974d8		a9 ad		lda #$ad	                    LDA #KBD_CTRL_CMD_DISABLE1  ; Disable the keyboard sending data
.3974da		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN             ; Send the command to the controller
.3974de		8f 64 10 af	sta $af1064	                    STA @l KBD_CMD_BUF
.3974e2		af 60 10 af	lda $af1060	flush_output        LDA @l KBD_DATA_BUF         ; We just throw that away
.3974e6		a9 aa		lda #$aa	                    LDA #KBD_CTRL_CMD_SELFTEST  ; Send the self test command
.3974e8		22 74 75 39	jsl $397574	                    JSL KBD_CTRL_SND_CMD
.3974ec		c9 55		cmp #$55	                    CMP #KBD_RESP_OK            ; Did we get an OK?
.3974ee		f0 05		beq $3974f5	                    BEQ test_AB
.3974f0		a9 02		lda #$02	                    LDA #2                      ; Return error #2
.3974f2		82 64 00	brl $397559	                    BRL done
.3974f5		a9 ab		lda #$ab	test_AB             LDA #KBD_CTRL_CMD_KBDTEST   ; Send the keyboard test command
.3974f7		22 74 75 39	jsl $397574	                    JSL KBD_CTRL_SND_CMD
.3974fb		c9 00		cmp #$00	                    CMP #0                      ; Did we get a good response?
.3974fd		f0 05		beq $397504	                    BEQ write_command
.3974ff		a9 03		lda #$03	                    LDA #3                      ; Return error #3
.397501		82 55 00	brl $397559	                    BRL done
.397504		a9 60		lda #$60	write_command       LDA #KBD_CTRL_CMD_WRITECMD
.397506		a2 43 00	ldx #$0043	                    LDX #%01000011              ; Translate to set 1, no interrupts
.397509		22 ce 75 39	jsl $3975ce	                    JSL KBD_CTRL_SND_CMD_P
.39750d		a9 ae		lda #$ae	enable_dev1         LDA #KBD_CTRL_CMD_ENABLE1   ; Re-enable the keyboard sending data
.39750f		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN             ; Send the command to the controller
.397513		8f 64 10 af	sta $af1064	                    STA @l KBD_CMD_BUF
.397517		a9 ff		lda #$ff	reset_kbd           LDA #KBD_CMD_RESET          ; Send a reset command to the keyboard
.397519		a2 ff ff	ldx #$ffff	                    LDX #$FFFF                  ; And wait a while for it to complete the reset
.39751c		22 85 75 39	jsl $397585	                    JSL KBD_SND_CMD
.397520		a0 80 00	ldy #$0080	                    LDY #128                    ; Attemp enabling the keyboard 128 times
.397523		a9 f4		lda #$f4	enable_loop         LDA #KBD_CMD_ENABLE         ; Try to enable the keyboard
.397525		a2 00 00	ldx #$0000	                    LDX #0
.397528		22 85 75 39	jsl $397585	                    JSL KBD_SND_CMD
.39752c		c9 fa		cmp #$fa	                    CMP #KBD_RESP_ACK           ; Did the keyboard acknowledge the command?
.39752e		f0 07		beq $397537	                    BEQ set_led                 ; Yes: try to set the LEDs
.397530		88		dey		                    DEY                         ; No: try again... counting down
.397531		d0 f0		bne $397523	                    BNE enable_loop             ; If we are out of attempts...
.397533		a9 05		lda #$05	                    LDA #5                      ; Return error #5
.397535		80 22		bra $397559	                    BRA done
.397537		a9 36		lda #$36	set_led             LDA #"6"
.397539		22 18 10 00	jsl $001018	                    JSL PUTC
.39753d		a9 00		lda #$00	                    LDA #0                      ; Set the state of the locks
.39753f		22 fb 77 39	jsl $3977fb	                    JSL KBD_SETLOCKS
.397543		af 41 01 00	lda $000141	                    LDA @l INT_PENDING_REG1     ; Read the Pending Register &
.397547		29 01		and #$01	                    AND #FNX1_INT00_KBD
.397549		8f 41 01 00	sta $000141	                    STA @l INT_PENDING_REG1     ; Writing it back will clear the Active Bit
.39754d		af 4d 01 00	lda $00014d	                    LDA @l INT_MASK_REG1
.397551		29 fe		and #$fe	                    AND #~FNX1_INT00_KBD
.397553		8f 4d 01 00	sta $00014d	                    STA @l INT_MASK_REG1
.397557		a9 00		lda #$00	return_0            LDA #0                      ; Return status code for success
.397559		28		plp		done                PLP
.39755a		2b		pld		                    PLD
.39755b		7a		ply		                    PLY
.39755c		fa		plx		                    PLX
.39755d		6b		rtl		                    RTL
.39755e						KBD_WAIT_OUT
.39755e		48		pha		                    PHA
.39755f		af 64 10 af	lda $af1064	wait                LDA @l KBD_STATUS       ; Get the keyboard status
.397563		89 01		bit #$01	                    BIT #KBD_STAT_OBF       ; Check to see if the output buffer is full
.397565		f0 f8		beq $39755f	                    BEQ wait                ; If it isn't, keep waiting
.397567		68		pla		                    PLA
.397568		6b		rtl		                    RTL
.397569						KBD_WAIT_IN
.397569		48		pha		                    PHA
.39756a		af 64 10 af	lda $af1064	wait                LDA @l KBD_STATUS       ; Get the keyboard status
.39756e		89 02		bit #$02	                    BIT #KBD_STAT_IBF       ; Check to see if the input buffer has data
.397570		d0 f8		bne $39756a	                    BNE wait                ; If not, wait for it to have something
.397572		68		pla		                    PLA
.397573		6b		rtl		                    RTL
.397574						KBD_CTRL_SND_CMD
.397574		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN         ; Send the command to the controller
.397578		8f 64 10 af	sta $af1064	                    STA @l KBD_CMD_BUF
.39757c		22 5e 75 39	jsl $39755e	                    JSL KBD_WAIT_OUT        ; Wait for and read the response byte
.397580		af 60 10 af	lda $af1060	                    LDA @l KBD_DATA_BUF
.397584		6b		rtl		                    RTL
.397585						KBD_SND_CMD
.397585		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN         ; Send the command to the keyboard
.397589		8f 60 10 af	sta $af1060	                    STA @l KBD_DATA_BUF
.39758d		c2 10		rep #$10	                REP #$10        ; set X long
.39758f		e0 00 00	cpx #$0000	delay               CPX #0                  ; Check how many delay loops are left to do
.397592		f0 0b		beq $39759f	                    BEQ get_response        ; If 0, check for a response
.397594		ca		dex		                    DEX                     ; Count down
.397595		ea		nop		                    NOP                     ; And do a delay
.397596		ea		nop		                    NOP
.397597		ea		nop		                    NOP
.397598		ea		nop		                    NOP
.397599		ea		nop		                    NOP
.39759a		ea		nop		                    NOP
.39759b		ea		nop		                    NOP
.39759c		ea		nop		                    NOP
.39759d		80 f0		bra $39758f	                    BRA delay
.39759f		22 5e 75 39	jsl $39755e	get_response        JSL KBD_WAIT_OUT        ; Wait for and read the response byte
.3975a3		af 60 10 af	lda $af1060	                    LDA @l KBD_DATA_BUF
.3975a7		6b		rtl		                    RTL
.3975a8						KBD_SND_CMD_P
.3975a8		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN         ; Send the command to the keyboard
.3975ac		8f 60 10 af	sta $af1060	                    STA @l KBD_DATA_BUF
.3975b0		8a		txa		                    TXA                     ; Send the parameter to the keyboard
.3975b1		c2 10		rep #$10	                REP #$10        ; set X long
.3975b3		a2 e8 03	ldx #$03e8	                    LDX #1000
.3975b6		e0 00 00	cpx #$0000	delay               CPX #0                  ; Check how many delay loops are left to do
.3975b9		f0 0a		beq $3975c5	                    BEQ send_data           ; If 0, check for a response
.3975bb		ca		dex		                    DEX                     ; Count down
.3975bc		ea		nop		                    NOP                     ; And do a delay
.3975bd		ea		nop		                    NOP
.3975be		ea		nop		                    NOP
.3975bf		ea		nop		                    NOP
.3975c0		ea		nop		                    NOP
.3975c1		ea		nop		                    NOP
.3975c2		ea		nop		                    NOP
.3975c3		80 f1		bra $3975b6	                    BRA delay
.3975c5		22 69 75 39	jsl $397569	send_data           JSL KBD_WAIT_IN
.3975c9		8f 60 10 af	sta $af1060	                    STA @l KBD_DATA_BUF
.3975cd						get_response
.3975cd		6b		rtl		                    RTL
.3975ce						KBD_CTRL_SND_CMD_P
.3975ce		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN         ; Send the command to the controller
.3975d2		8f 64 10 af	sta $af1064	                    STA @l KBD_CMD_BUF
.3975d6		8a		txa		                    TXA
.3975d7		22 69 75 39	jsl $397569	                    JSL KBD_WAIT_IN         ; Send the parameter to the controller
.3975db		8f 60 10 af	sta $af1060	                    STA @l KBD_DATA_BUF
.3975df		6b		rtl		                    RTL
.3975e0						KBD_PROCESS_BYTE
.3975e0		8b		phb		                    PHB
.3975e1		0b		phd		                    PHD
.3975e2		08		php		                    PHP
.3975e3		48		pha		                PHA             ; begin setdbr macro
.3975e4		08		php		                PHP
.3975e5		e2 20		sep #$20	                SEP #$20        ; set A short
.3975e7		a9 39		lda #$39	                LDA #`KBD_STATE_MACH
.3975e9		48		pha		                PHA
.3975ea		ab		plb		                PLB
.3975eb		28		plp		                PLP
.3975ec		68		pla		                PLA             ; end setdbr macro
.3975ed		48		pha		                PHA             ; begin setdp macro
.3975ee		08		php		                PHP
.3975ef		c2 20		rep #$20	                REP #$20        ; set A long
.3975f1		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.3975f4		5b		tcd		                TCD
.3975f5		28		plp		                PLP
.3975f6		68		pla		                PLA             ; end setdp macro
.3975f7		e2 30		sep #$30	                SEP #$30        ; set A&X short
.3975f9		a9 00		lda #$00	                    LDA #0
.3975fb		8f e0 00 00	sta $0000e0	                    STA @l MOUSE_IDX                    ; A bit of a hack to try to stabilize the mouse
.3975ff		af 60 10 af	lda $af1060	                    LDA @l KBD_DATA_BUF                 ; Get the current scancode byte
.397603		d0 03		bne $397608	                    BNE save_scancode
.397605		82 67 00	brl $39766f	                    BRL done                            ; If it's 0, just ignore it
.397608						LOCALS
>0001						l_break             .byte ?                             ; The make/break bit of the scancode
>0002						l_code              .byte ?                             ; The scancode
.397608		48		pha		save_scancode       PHA
.397609		48		pha		                    PHA
.39760a		29 80		and #$80	                    AND #$80
.39760c		83 01		sta $01,s	                    STA l_break                         ; Save the make/break bit
.39760e		a2 00		ldx #$00	                    LDX #0                              ; Start from the beginning
.397610		bf 00 7c 39	lda $397c00,x	chk_transition      LDA @l KBD_STATE_MACH,X             ; Get the tranition's start state
.397614		c9 ff		cmp #$ff	                    CMP #$FF
.397616		d0 03		bne $39761b	                    BNE compare_state
.397618		82 54 00	brl $39766f	                    BRL done                            ; If $FF: we've reached the end... this is an error... just ignore it?
.39761b		c5 00		cmp $0f00	compare_state       CMP #S_KBD_CONTROL.STATE,D          ; Compare it to the current state
.39761d		d0 0e		bne $39762d	                    BNE next_transition                 ; If they don't match, go to the next transition
.39761f		bf 01 7c 39	lda $397c01,x	                    LDA @l KBD_STATE_MACH+1,X           ; Get the tranition's test byte
.397623		f0 0e		beq $397633	                    BEQ apply                           ; Is it 0? Yes: the default applies
.397625		a3 02		lda $02,s	                    LDA l_code                          ; Otherwise: get the scan code back
.397627		df 01 7c 39	cmp $397c01,x	                    CMP @l KBD_STATE_MACH+1,X           ; Compare it to the transition's test byte
.39762b		f0 06		beq $397633	                    BEQ apply                           ; If equal: this matches, apply the transition
.39762d		e8		inx		next_transition     INX                                 ; Move to the next transition
.39762e		e8		inx		                    INX
.39762f		e8		inx		                    INX
.397630		e8		inx		                    INX
.397631		80 dd		bra $397610	                    BRA chk_transition                  ; Check to see if the next transition applies
.397633		bf 02 7c 39	lda $397c02,x	apply               LDA @l KBD_STATE_MACH+2,X           ; Get the tranition's destination state
.397637		85 00		sta $0f00	                    STA #S_KBD_CONTROL.STATE,D          ; And save it as our new state
.397639		bf 03 7c 39	lda $397c03,x	                    LDA @l KBD_STATE_MACH+3,X           ; Get the tranition's action
.39763d		c9 00		cmp #$00	                    CMP #KBD_ACTION_IGNORE              ; Is it IGNORE?
.39763f		f0 2e		beq $39766f	                    BEQ done                            ; Yes: we're done for now
.397641		c9 01		cmp #$01	                    CMP #KBD_ACTION_EMIT_BASE           ; Is it EMIT_BASE?
.397643		f0 06		beq $39764b	                    BEQ emit_base                       ; Yes: emit the translation of the base byte
.397645		c9 02		cmp #$02	                    CMP #KBD_ACTION_EMIT_E0             ; Is it EMIT_E0?
.397647		f0 0f		beq $397658	                    BEQ emit_e0                         ; Yes: emit the translation of the E0 prefixed byte
.397649		80 18		bra $397663	                    BRA emit_A                          ; Otherwise: just emit the action byte as the new scan code
.39764b		a3 02		lda $02,s	emit_base           LDA l_code
.39764d		29 7f		and #$7f	                    AND #$7F                            ; Strip off the make/break bit
.39764f		aa		tax		                    TAX
.397650		bf 00 7b 39	lda $397b00,x	                    LDA @l TBL_SET1,X                   ; Get the translation of the base scan code
.397654		03 01		ora $01,s	                    ORA l_break                         ; Add the make/break bit back
.397656		80 0b		bra $397663	                    BRA emit_A                          ; Emit the translation
.397658		a3 02		lda $02,s	emit_e0             LDA l_code
.39765a		29 7f		and #$7f	                    AND #$7F                            ; Strip off any make/break bit
.39765c		aa		tax		                    TAX
.39765d		bf 80 7b 39	lda $397b80,x	                    LDA @l TBL_SET1_E0,X                ; Get the translation of the E0 prefixed scan code
.397661		03 01		ora $01,s	                    ORA l_break                         ; Add in the make/break flag
.397663		c9 00		cmp #$00	emit_A              CMP #0                              ; Is the code NUL?
.397665		f0 08		beq $39766f	                    BEQ done                            ; If so, skip enqueuing it
.397667		22 77 76 39	jsl $397677	enqueue             JSL KBD_SC_ENQUEUE                  ; Enqueue the scancode
.39766b		a9 00		lda #$00	                    LDA #KBD_STATE_IDLE                 ; Set the state machine to the initial state
.39766d		85 00		sta $0f00	                    STA #S_KBD_CONTROL.STATE,D
.39766f						done
.39766f		e2 20		sep #$20	                SEP #$20        ; set A short
.397671		68		pla		                    PLA                                 ; Clean the scan code byte from the stack
.397672		68		pla		                    PLA
.397673		28		plp		                    PLP
.397674		2b		pld		                    PLD
.397675		ab		plb		                    PLB
.397676		6b		rtl		                    RTL
.397677						KBD_SC_ENQUEUE
.397677		0b		phd		                    PHD
.397678		08		php		                    PHP
.397679		78		sei		                    SEI                             ; Disable IRQs for the duration of this routine to avoid race conditions
.39767a		48		pha		                PHA             ; begin setdp macro
.39767b		08		php		                PHP
.39767c		c2 20		rep #$20	                REP #$20        ; set A long
.39767e		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397681		5b		tcd		                TCD
.397682		28		plp		                PLP
.397683		68		pla		                PLA             ; end setdp macro
.397684		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397686		c9 00		cmp #$00	                    CMP #0                          ; Is the scan code a NUL?
.397688		f0 2f		beq $3976b9	                    BEQ done                        ; Yes: just ignore
.39768a		c9 61		cmp #$61	                    CMP #KBD_SC_BREAK               ; Is it the BREAK key?
.39768c		d0 10		bne $39769e	                    BNE chk_locks                   ; No: check the various lock keys
.39768e		a5 01		lda $0f01	                    LDA #S_KBD_CONTROL.CONTROL,D
.397690		89 80		bit #$80	                    BIT #KBD_CTRL_BREAK                 ; Are we processing BREAK?
.397692		f0 08		beq $39769c	                    BEQ enqueue_break                   ; No: enqueue it as normal
.397694		a9 80		lda #$80	                    LDA #KBD_STAT_BREAK                 ; Yes: turn on the BREAK bit
.397696		05 02		ora $0f02	                    ORA #S_KBD_CONTROL.STATUS,D
.397698		85 02		sta $0f02	                    STA #S_KBD_CONTROL.STATUS,D
.39769a		80 1d		bra $3976b9	                    BRA done                            ; And we're done
.39769c		a9 61		lda #$61	enqueue_break       LDA #KBD_SC_BREAK
.39769e		c9 3a		cmp #$3a	chk_locks           CMP #KBD_SC_CAPSLOCK            ; Is it the CAPS lock?
.3976a0		f0 1a		beq $3976bc	                    BEQ toggle_caps                 ; Yes: toggle the CAPS lock bits
.3976a2		c9 45		cmp #$45	                    CMP #KBD_SC_NUMLOCK             ; Is it the NUM lock?
.3976a4		f0 20		beq $3976c6	                    BEQ toggle_num                  ; Yes: toggle the NUM lock bits
.3976a6		c9 46		cmp #$46	                    CMP #KBD_SC_SCROLL              ; Is it the SCROLL lock?
.3976a8		f0 22		beq $3976cc	                    BEQ toggle_scroll               ; Yes: toggle the SCROLL lock bits
.3976aa		a6 13		ldx $0f13	                    LDX #S_KBD_CONTROL.SC_HEAD,D    ; Get the index of the next free spot
.3976ac		e0 10		cpx #$10	                    CPX #KBD_INBUF_SIZE             ; Is it at the end?
.3976ae		f0 09		beq $3976b9	                    BEQ done                        ; Yes: we're full... ignore the scancode
.3976b0		95 03		sta $0f03,x	                    STA #S_KBD_CONTROL.SC_BUF,D,X   ; No: we have room, write the scan code to the buffer
.3976b2		e8		inx		                    INX                             ; Advance to the next location
.3976b3		86 13		stx $0f13	                    STX #S_KBD_CONTROL.SC_HEAD,D
.3976b5		a9 01		lda #$01	                    LDA #KBD_STAT_SCAN              ; Set the KBD_STAT_SCAN bit
.3976b7		04 02		tsb $0f02	                    TSB #S_KBD_CONTROL.STATUS,D
.3976b9		28		plp		done                PLP
.3976ba		2b		pld		                    PLD
.3976bb		6b		rtl		                    RTL
.3976bc		a5 26		lda $0f26	toggle_caps         LDA #S_KBD_CONTROL.LOCKS,D
.3976be		49 04		eor #$04	                    EOR #KBD_LOCK_CAPS              ; Toggle the CAPS lock
.3976c0		22 fb 77 39	jsl $3977fb	save_locks          JSL KBD_SETLOCKS                ; Set the locks
.3976c4		80 f3		bra $3976b9	                    BRA done
.3976c6		a5 26		lda $0f26	toggle_num          LDA #S_KBD_CONTROL.LOCKS,D
.3976c8		49 02		eor #$02	                    EOR #KBD_LOCK_NUMBER            ; Toggle the NUM lock
.3976ca		80 f4		bra $3976c0	                    BRA save_locks
.3976cc		a5 26		lda $0f26	toggle_scroll       LDA #S_KBD_CONTROL.LOCKS,D
.3976ce		49 01		eor #$01	                    EOR #KBD_LOCK_SCROLL            ; Toggle the SCROLL lock
.3976d0		80 ee		bra $3976c0	                    BRA save_locks
.3976d2						KBD_CHAR_ENQUEUE
.3976d2		0b		phd		                    PHD
.3976d3		08		php		                    PHP
.3976d4		78		sei		                    SEI                             ; Disable IRQs for the duration of this routine to avoid race conditions
.3976d5		48		pha		                PHA             ; begin setdp macro
.3976d6		08		php		                PHP
.3976d7		c2 20		rep #$20	                REP #$20        ; set A long
.3976d9		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.3976dc		5b		tcd		                TCD
.3976dd		28		plp		                PLP
.3976de		68		pla		                PLA             ; end setdp macro
.3976df		e2 30		sep #$30	                SEP #$30        ; set A&X short
.3976e1		c9 00		cmp #$00	                    CMP #0                          ; Is the character a NUL?
.3976e3		f0 0f		beq $3976f4	                    BEQ done                        ; Yes: just ignore
.3976e5		a6 24		ldx $0f24	                    LDX #S_KBD_CONTROL.CHAR_HEAD,D  ; Get the index of the next free spot
.3976e7		e0 10		cpx #$10	                    CPX #KBD_INBUF_SIZE             ; Is it at the end?
.3976e9		f0 09		beq $3976f4	                    BEQ done                        ; Yes: we're full... ignore the scancode
.3976eb		95 14		sta $0f14,x	                    STA #S_KBD_CONTROL.CHAR_BUF,D,X ; No: we have room, write the scan code to the buffer
.3976ed		e8		inx		                    INX                             ; Advance to the next location
.3976ee		86 24		stx $0f24	                    STX #S_KBD_CONTROL.CHAR_HEAD,D
.3976f0		a9 02		lda #$02	                    LDA #KBD_STAT_CHAR              ; Set the KBD_STAT_CHAR bit
.3976f2		04 02		tsb $0f02	                    TSB #S_KBD_CONTROL.STATUS,D
.3976f4		28		plp		done                PLP
.3976f5		2b		pld		                    PLD
.3976f6		6b		rtl		                    RTL
.3976f7						KBD_CHAR_DEQUEUE
.3976f7		da		phx		                    PHX
.3976f8		0b		phd		                    PHD
.3976f9		08		php		                    PHP
.3976fa		48		pha		                PHA             ; begin setdp macro
.3976fb		08		php		                PHP
.3976fc		c2 20		rep #$20	                REP #$20        ; set A long
.3976fe		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397701		5b		tcd		                TCD
.397702		28		plp		                PLP
.397703		68		pla		                PLA             ; end setdp macro
.397704		78		sei		                    SEI                                 ; Disable IRQ for the duration of this routine to avoid race conditions
.397705		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397707		a6 24		ldx $0f24	                    LDX #S_KBD_CONTROL.CHAR_HEAD,D      ; Get the index of the next free spot
.397709		f0 21		beq $39772c	                    BEQ return_empty                    ; If it's 0, we have no data
.39770b		a5 14		lda $0f14	                    LDA #S_KBD_CONTROL.CHAR_BUF,D       ; Get the character at the head of the queue
.39770d		48		pha		                    PHA                                 ; Save it
.39770e		a6 24		ldx $0f24	                    LDX #S_KBD_CONTROL.CHAR_HEAD,D      ; How many bytes were there?
.397710		e0 01		cpx #$01	                    CPX #1                              ; Is it one?
.397712		d0 08		bne $39771c	                    BNE copy_down                       ; No: we need to copy down the remaining bytes
.397714		64 24		stz $0f24	                    STZ #S_KBD_CONTROL.CHAR_HEAD,D      ; Yes: mark that we have no data in the queue now
.397716		a9 02		lda #$02	                    LDA #KBD_STAT_CHAR                  ; Clear the KBD_STAT_CHAR bit
.397718		14 02		trb $0f02	                    TRB #S_KBD_CONTROL.STATUS,D
.39771a		80 0d		bra $397729	                    BRA return_head                     ; And return the character we found
.39771c		a2 00		ldx #$00	copy_down           LDX #0                              ; Starting at the beginning of the buffer...
.39771e		b5 15		lda $0f15,x	loop                LDA #S_KBD_CONTROL.CHAR_BUF+1,D,X   ; Get the next byte
.397720		95 14		sta $0f14,x	                    STA #S_KBD_CONTROL.CHAR_BUF,D,X     ; Move it down
.397722		e8		inx		                    INX                                 ; And move to the next byte
.397723		e4 24		cpx $0f24	                    CPX #S_KBD_CONTROL.CHAR_HEAD,D      ; Have we reached the end?
.397725		d0 f7		bne $39771e	                    BNE loop                            ; No: keep copying bytes
.397727		c6 24		dec $0f24	                    DEC #S_KBD_CONTROL.CHAR_HEAD,D      ; Decrement the index
.397729		68		pla		return_head         PLA                                 ; Get the character back
.39772a		80 02		bra $39772e	                    BRA done                            ; And return it
.39772c		a9 00		lda #$00	return_empty        LDA #0                              ; Return: 0 for no character
.39772e		28		plp		done                PLP
.39772f		2b		pld		                    PLD
.397730		fa		plx		                    PLX
.397731		6b		rtl		                    RTL
.397732						KBD_GET_SCANCODE
.397732		da		phx		                    PHX
.397733		0b		phd		                    PHD
.397734		08		php		                    PHP
.397735		48		pha		                PHA             ; begin setdp macro
.397736		08		php		                PHP
.397737		c2 20		rep #$20	                REP #$20        ; set A long
.397739		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.39773c		5b		tcd		                TCD
.39773d		28		plp		                PLP
.39773e		68		pla		                PLA             ; end setdp macro
.39773f		78		sei		                    SEI                             ; Disable IRQ for the duration of this routine to avoid race conditions
.397740		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397742		a6 13		ldx $0f13	                    LDX #S_KBD_CONTROL.SC_HEAD,D    ; Get the index of the next free spot
.397744		f0 21		beq $397767	                    BEQ return_empty                ; If it's 0, we have no data
.397746		a5 03		lda $0f03	                    LDA #S_KBD_CONTROL.SC_BUF,D     ; Get the scan code at the head of the queue
.397748		48		pha		                    PHA                             ; Save it
.397749		a6 13		ldx $0f13	                    LDX #S_KBD_CONTROL.SC_HEAD,D    ; How many bytes were there?
.39774b		e0 01		cpx #$01	                    CPX #1                          ; Is it one?
.39774d		d0 08		bne $397757	                    BNE copy_down                   ; No: we need to copy down the remaining bytes
.39774f		64 13		stz $0f13	                    STZ #S_KBD_CONTROL.SC_HEAD,D    ; Yes: mark that we have no data in the queue now
.397751		a9 01		lda #$01	                    LDA #KBD_STAT_SCAN              ; Clear the KBD_STAT_SCAN bit
.397753		14 02		trb $0f02	                    TRB #S_KBD_CONTROL.STATUS,D
.397755		80 0d		bra $397764	                    BRA return_head                 ; And return the scan code we found
.397757		a2 00		ldx #$00	copy_down           LDX #0                          ; Starting at the beginning of the buffer...
.397759		b5 04		lda $0f04,x	loop                LDA #S_KBD_CONTROL.SC_BUF+1,D,X ; Get the next byte
.39775b		85 03		sta $0f03	                    STA #S_KBD_CONTROL.SC_BUF,D     ; Move it down
.39775d		e8		inx		                    INX                             ; And move to the next byte
.39775e		e4 13		cpx $0f13	                    CPX #S_KBD_CONTROL.SC_HEAD,D    ; Have we reached the end?
.397760		d0 f7		bne $397759	                    BNE loop                        ; No: keep copying bytes
.397762		c6 13		dec $0f13	                    DEC #S_KBD_CONTROL.SC_HEAD,D    ; Reduce the index to the next free byte
.397764		68		pla		return_head         PLA                             ; Get the scan code back
.397765		80 02		bra $397769	                    BRA done                        ; And return it
.397767		a9 00		lda #$00	return_empty        LDA #0                          ; Return: 0 for no scan code
.397769		28		plp		done                PLP
.39776a		2b		pld		                    PLD
.39776b		fa		plx		                    PLX
.39776c		6b		rtl		                    RTL
.39776d						KBD_GETMODS
.39776d		0b		phd		                PHD
.39776e		08		php		                PHP
.39776f		48		pha		                PHA             ; begin setdp macro
.397770		08		php		                PHP
.397771		c2 20		rep #$20	                REP #$20        ; set A long
.397773		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397776		5b		tcd		                TCD
.397777		28		plp		                PLP
.397778		68		pla		                PLA             ; end setdp macro
.397779		e2 20		sep #$20	                SEP #$20        ; set A short
.39777b		a5 25		lda $0f25	                LDA #S_KBD_CONTROL.MODIFIERS,D
.39777d		28		plp		                PLP
.39777e		2b		pld		                PLD
.39777f		6b		rtl		                RTL
.397780						KBD_GET_STAT
.397780		0b		phd		                PHD
.397781		08		php		                PHP
.397782		48		pha		                PHA             ; begin setdp macro
.397783		08		php		                PHP
.397784		c2 20		rep #$20	                REP #$20        ; set A long
.397786		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397789		5b		tcd		                TCD
.39778a		28		plp		                PLP
.39778b		68		pla		                PLA             ; end setdp macro
.39778c		e2 20		sep #$20	                SEP #$20        ; set A short
.39778e		a5 02		lda $0f02	                LDA #S_KBD_CONTROL.STATUS,D
.397790		28		plp		                PLP
.397791		2b		pld		                PLD
.397792		6b		rtl		                RTL
.397793						KBD_TEST_BREAK
.397793		0b		phd		                PHD
.397794		08		php		                PHP
.397795		48		pha		                PHA             ; begin setdp macro
.397796		08		php		                PHP
.397797		c2 20		rep #$20	                REP #$20        ; set A long
.397799		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.39779c		5b		tcd		                TCD
.39779d		28		plp		                PLP
.39779e		68		pla		                PLA             ; end setdp macro
.39779f		e2 20		sep #$20	                SEP #$20        ; set A short
.3977a1		a9 80		lda #$80	                LDA #KBD_STAT_BREAK             ; Check the BREAK bit in STATUS
.3977a3		14 02		trb $0f02	                TRB #S_KBD_CONTROL.STATUS,D     ; ... and clear it
.3977a5		d0 04		bne $3977ab	                BNE ret_true                    ; If it was set, return TRUE
.3977a7		28		plp		ret_false       PLP                             ; Otherwise, return false
.3977a8		2b		pld		                PLD
.3977a9		18		clc		                CLC
.3977aa		6b		rtl		                RTL
.3977ab		28		plp		ret_true        PLP
.3977ac		2b		pld		                PLD
.3977ad		38		sec		                SEC
.3977ae		6b		rtl		                RTL
.3977af						KBD_GETMODS_ANSI
.3977af		0b		phd		                    PHD
.3977b0		08		php		                    PHP
.3977b1		48		pha		                PHA             ; begin setdp macro
.3977b2		08		php		                PHP
.3977b3		c2 20		rep #$20	                REP #$20        ; set A long
.3977b5		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.3977b8		5b		tcd		                TCD
.3977b9		28		plp		                PLP
.3977ba		68		pla		                PLA             ; end setdp macro
.3977bb		e2 30		sep #$30	                SEP #$30        ; set A&X short
.3977bd		a9 00		lda #$00	                    LDA #0                      ; Make space for the result code
.3977bf		48		pha		                    PHA
>0001						l_result            .byte ?
.3977c0		a5 25		lda $0f25	                    LDA #S_KBD_CONTROL.MODIFIERS,D
.3977c2		89 03		bit #$03	                    BIT #KBD_MOD_LSHIFT | KBD_MOD_RSHIFT
.3977c4		f0 06		beq $3977cc	                    BEQ check_alt
.3977c6		a3 01		lda $01,s	                    LDA l_result
.3977c8		09 02		ora #$02	                    ORA #%00000010
.3977ca		83 01		sta $01,s	                    STA l_result
.3977cc		a5 25		lda $0f25	check_alt           LDA #S_KBD_CONTROL.MODIFIERS,D
.3977ce		89 30		bit #$30	                    BIT #KBD_MOD_LALT | KBD_MOD_RALT
.3977d0		f0 06		beq $3977d8	                    BEQ check_ctrl
.3977d2		a3 01		lda $01,s	                    LDA l_result
.3977d4		09 04		ora #$04	                    ORA #%00000100
.3977d6		83 01		sta $01,s	                    STA l_result
.3977d8		a5 25		lda $0f25	check_ctrl          LDA #S_KBD_CONTROL.MODIFIERS,D
.3977da		89 0c		bit #$0c	                    BIT #KBD_MOD_LCTRL | KBD_MOD_RCTRL
.3977dc		f0 06		beq $3977e4	                    BEQ return_result
.3977de		a3 01		lda $01,s	                    LDA l_result
.3977e0		09 08		ora #$08	                    ORA #%00001000
.3977e2		83 01		sta $01,s	                    STA l_result
.3977e4		68		pla		return_result       PLA
.3977e5		28		plp		                    PLP
.3977e6		2b		pld		                    PLD
.3977e7		6b		rtl		                    RTL
.3977e8						KBD_GETLOCKS
.3977e8		0b		phd		                PHD
.3977e9		08		php		                PHP
.3977ea		48		pha		                PHA             ; begin setdp macro
.3977eb		08		php		                PHP
.3977ec		c2 20		rep #$20	                REP #$20        ; set A long
.3977ee		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.3977f1		5b		tcd		                TCD
.3977f2		28		plp		                PLP
.3977f3		68		pla		                PLA             ; end setdp macro
.3977f4		e2 20		sep #$20	                SEP #$20        ; set A short
.3977f6		a5 26		lda $0f26	                LDA #S_KBD_CONTROL.LOCKS,D
.3977f8		28		plp		                PLP
.3977f9		2b		pld		                PLD
.3977fa		6b		rtl		                RTL
.3977fb						KBD_SETLOCKS
.3977fb		0b		phd		                PHD
.3977fc		08		php		                PHP
.3977fd		48		pha		                PHA             ; begin setdp macro
.3977fe		08		php		                PHP
.3977ff		c2 20		rep #$20	                REP #$20        ; set A long
.397801		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397804		5b		tcd		                TCD
.397805		28		plp		                PLP
.397806		68		pla		                PLA             ; end setdp macro
.397807		e2 20		sep #$20	                SEP #$20        ; set A short
.397809		85 26		sta $0f26	                STA #S_KBD_CONTROL.LOCKS,D
.39780b		aa		tax		                TAX                         ; Move the new status to X...
.39780c		a9 ed		lda #$ed	                LDA #KBD_CMD_SET_LED        ; Set the LEDs...
.39780e		22 a8 75 39	jsl $3975a8	                JSL KBD_SND_CMD_P
.397812		28		plp		                PLP
.397813		2b		pld		                PLD
.397814		6b		rtl		                RTL
.397815						KBD_GET_CONTROL
.397815		0b		phd		                PHD
.397816		08		php		                PHP
.397817		48		pha		                PHA             ; begin setdp macro
.397818		08		php		                PHP
.397819		c2 20		rep #$20	                REP #$20        ; set A long
.39781b		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.39781e		5b		tcd		                TCD
.39781f		28		plp		                PLP
.397820		68		pla		                PLA             ; end setdp macro
.397821		e2 20		sep #$20	                SEP #$20        ; set A short
.397823		a5 01		lda $0f01	                LDA #S_KBD_CONTROL.CONTROL,D
.397825		28		plp		                PLP
.397826		2b		pld		                PLD
.397827		6b		rtl		                RTL
.397828						KBD_SET_CONTROL
.397828		0b		phd		                PHD
.397829		08		php		                PHP
.39782a		48		pha		                PHA             ; begin setdp macro
.39782b		08		php		                PHP
.39782c		c2 20		rep #$20	                REP #$20        ; set A long
.39782e		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397831		5b		tcd		                TCD
.397832		28		plp		                PLP
.397833		68		pla		                PLA             ; end setdp macro
.397834		e2 20		sep #$20	                SEP #$20        ; set A short
.397836		85 01		sta $0f01	                STA #S_KBD_CONTROL.CONTROL,D
.397838		28		plp		                PLP
.397839		2b		pld		                PLD
.39783a		6b		rtl		                RTL
.39783b						KBD_GETCW
.39783b		22 47 78 39	jsl $397847	                JSL KBD_GETC
.39783f		c9 00		cmp #$00	                CMP #0
.397841		f0 01		beq $397844	                BEQ wait
.397843		6b		rtl		                RTL
.397844		cb		wai		wait            WAI
.397845		80 f4		bra $39783b	                BRA KBD_GETCW
.397847						KBD_GETC
.397847		0b		phd		                PHD
.397848		08		php		                PHP
.397849		48		pha		                PHA             ; begin setdp macro
.39784a		08		php		                PHP
.39784b		c2 20		rep #$20	                REP #$20        ; set A long
.39784d		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.397850		5b		tcd		                TCD
.397851		28		plp		                PLP
.397852		68		pla		                PLA             ; end setdp macro
.397853		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397855		22 f7 76 39	jsl $3976f7	                JSL KBD_CHAR_DEQUEUE        ; Try to fetch a character from the character queue
.397859		c9 00		cmp #$00	                CMP #0                      ; Did we get anything back?
.39785b		f0 03		beq $397860	                BEQ get_scancode            ; No: try to get a scan code
.39785d		82 cb 00	brl $39792b	                BRL done                    ; Yes: return the character we had queued
.397860		22 32 77 39	jsl $397732	get_scancode    JSL KBD_GET_SCANCODE        ; Fetch the next scancode
.397864		c9 00		cmp #$00	                CMP #0                      ; Is it NUL?
.397866		d0 04		bne $39786c	                BNE chk_make_break
.397868		28		plp		                PLP                         ; Yes: return 0... we got nothin
.397869		38		sec		                SEC
.39786a		2b		pld		                PLD
.39786b		6b		rtl		                RTL
.39786c		89 80		bit #$80	chk_make_break  BIT #$80                    ; Is it a break scan code?
.39786e		d0 08		bne $397878	                BNE handle_break            ; Yes: process the break
.397870		c9 2a		cmp #$2a	handle_make     CMP #KBD_SC_LSHIFT          ; Is it a make LSHIFT?
.397872		d0 0c		bne $397880	                BNE not_make_ls
.397874		a9 01		lda #$01	                LDA #KBD_MOD_LSHIFT
.397876		80 4e		bra $3978c6	                BRA set_modifier
.397878		c9 aa		cmp #$aa	handle_break    CMP #KBD_SC_LSHIFT | $80    ; Is it a break LSHIFT?
.39787a		d0 0c		bne $397888	                BNE not_break_ls
.39787c		a9 01		lda #$01	                LDA #KBD_MOD_LSHIFT
.39787e		80 50		bra $3978d0	                BRA clr_modifier
.397880		c9 1d		cmp #$1d	not_make_ls     CMP #KBD_SC_LCTRL           ; Is it a make LCTRL?
.397882		d0 0c		bne $397890	                BNE not_make_lc
.397884		a9 04		lda #$04	                LDA #KBD_MOD_LCTRL
.397886		80 3e		bra $3978c6	                BRA set_modifier
.397888		c9 9d		cmp #$9d	not_break_ls    CMP #KBD_SC_LCTRL | $80     ; Is it a break LCTRL?
.39788a		d0 0c		bne $397898	                BNE not_break_lc
.39788c		a9 04		lda #$04	                LDA #KBD_MOD_LCTRL
.39788e		80 40		bra $3978d0	                BRA clr_modifier
.397890		c9 38		cmp #$38	not_make_lc     CMP #KBD_SC_LALT            ; Is it a make LALT?
.397892		d0 0c		bne $3978a0	                BNE not_make_la
.397894		a9 10		lda #$10	                LDA #KBD_MOD_LALT
.397896		80 2e		bra $3978c6	                BRA set_modifier
.397898		c9 b8		cmp #$b8	not_break_lc    CMP #KBD_SC_LALT | $80      ; Is it a break LALT?
.39789a		d0 0c		bne $3978a8	                BNE not_break_la
.39789c		a9 10		lda #$10	                LDA #KBD_MOD_LALT
.39789e		80 30		bra $3978d0	                BRA clr_modifier
.3978a0		c9 36		cmp #$36	not_make_la     CMP #KBD_SC_RSHIFT          ; Is it a make RSHIFT?
.3978a2		d0 0c		bne $3978b0	                BNE not_make_rs
.3978a4		a9 02		lda #$02	                LDA #KBD_MOD_RSHIFT
.3978a6		80 1e		bra $3978c6	                BRA set_modifier
.3978a8		c9 b6		cmp #$b6	not_break_la    CMP #KBD_SC_RSHIFT | $80    ; Is it a break RSHIFT?
.3978aa		d0 0c		bne $3978b8	                BNE not_break_rs
.3978ac		a9 02		lda #$02	                LDA #KBD_MOD_RSHIFT
.3978ae		80 20		bra $3978d0	                BRA clr_modifier
.3978b0		c9 5e		cmp #$5e	not_make_rs     CMP #KBD_SC_RCTRL           ; Is it a make RCTRL?
.3978b2		d0 0c		bne $3978c0	                BNE not_make_rc
.3978b4		a9 08		lda #$08	                LDA #KBD_MOD_RCTRL
.3978b6		80 0e		bra $3978c6	                BRA set_modifier
.3978b8		c9 de		cmp #$de	not_break_rs    CMP #KBD_SC_RCTRL | $80     ; Is it a break RCTRL?
.3978ba		d0 0e		bne $3978ca	                BNE not_break_rc
.3978bc		a9 08		lda #$08	                LDA #KBD_MOD_RCTRL
.3978be		80 10		bra $3978d0	                BRA clr_modifier
.3978c0		c9 5c		cmp #$5c	not_make_rc     CMP #KBD_SC_RALT            ; Is it a make RALT?
.3978c2		d0 12		bne $3978d6	                BNE not_make_ra
.3978c4		a9 20		lda #$20	                LDA #KBD_MOD_RALT
.3978c6		04 25		tsb $0f25	set_modifier    TSB #S_KBD_CONTROL.MODIFIERS,D  ; Set the indicated modifier bit
.3978c8		80 08		bra $3978d2	                BRA return_null
.3978ca		c9 dc		cmp #$dc	not_break_rc    CMP #KBD_SC_RALT | $80          ; Is it a break RALT?
.3978cc		d0 04		bne $3978d2	                BNE return_null                 ; No: we don't use any other break scan codes
.3978ce		a9 20		lda #$20	                LDA #KBD_MOD_RALT
.3978d0		14 25		trb $0f25	clr_modifier    TRB #S_KBD_CONTROL.MODIFIERS,D  ; Clear the indicated modifier bit
.3978d2		a9 00		lda #$00	return_null     LDA #0
.3978d4		80 55		bra $39792b	                BRA done
.3978d6		a8		tay		not_make_ra     TAY                                     ; Use the scan code as an index...
.3978d7		c9 38		cmp #$38	                CMP #KBD_SC_PIVOT
.3978d9		90 0e		bcc $3978e9	                BLT below_38
.3978db		a5 26		lda $0f26	                LDA #S_KBD_CONTROL.LOCKS,D              ; Check the NUM lock
.3978dd		89 02		bit #$02	                BIT #KBD_LOCK_NUMBER
.3978df		f0 2a		beq $39790b	                BEQ fetch_unmod                         ; No: translate the keys as unmodified
.3978e1		a5 25		lda $0f25	chk_num_shift   LDA #S_KBD_CONTROL.MODIFIERS,D
.3978e3		89 03		bit #$03	                BIT #KBD_MOD_LSHIFT | KBD_MOD_RSHIFT    ; Check for a shift key being pressed
.3978e5		d0 24		bne $39790b	                BNE fetch_unmod                         ; If so: translate the keys as modified
.3978e7		80 30		bra $397919	                BRA fetch_caps                          ; No: translate the key using the lock table
.3978e9		a5 25		lda $0f25	below_38        LDA #S_KBD_CONTROL.MODIFIERS,D
.3978eb		89 0c		bit #$0c	                BIT #KBD_MOD_LCTRL | KBD_MOD_RCTRL      ; Is either control key pressed?
.3978ed		f0 0c		beq $3978fb	                BEQ chk_capslock                        ; No: check for capslock
.3978ef		89 03		bit #$03	                BIT #KBD_MOD_LSHIFT | KBD_MOD_RSHIFT    ; Is either shift key pressed?
.3978f1		f0 04		beq $3978f7	                BEQ fetch_control                       ; No: translate just based off of control
.3978f3		b7 3b		lda [$0f3b],y	                LDA [#S_KBD_CONTROL.TBL_CTRL_SHIFT,D],Y ; Look up the key modfified by CTRL and SHIFT
.3978f5		80 26		bra $39791d	                BRA chk_ansi
.3978f7		b7 2f		lda [$0f2f],y	fetch_control   LDA [#S_KBD_CONTROL.TBL_CTRL,D],Y       ; Look up the key modified by CONTROL
.3978f9		80 22		bra $39791d	                BRA chk_ansi
.3978fb		a5 26		lda $0f26	chk_capslock    LDA #S_KBD_CONTROL.LOCKS,D              ; Check the CAPS lock
.3978fd		89 04		bit #$04	                BIT #KBD_LOCK_CAPS
.3978ff		d0 0e		bne $39790f	                BNE chk_caps_shift                      ; Yes: check the state of the SHIFT key
.397901		a5 25		lda $0f25	                LDA #S_KBD_CONTROL.MODIFIERS,D
.397903		89 03		bit #$03	                BIT #KBD_MOD_LSHIFT | KBD_MOD_RSHIFT    ; Is either shift key pressed?
.397905		f0 04		beq $39790b	                BEQ fetch_unmod                         ; No: translate just based off of control
.397907		b7 2b		lda [$0f2b],y	fetch_shifted   LDA [#S_KBD_CONTROL.TBL_SHIFT,D],Y      ; Look up the key modified by SHIFT
.397909		80 12		bra $39791d	                BRA chk_ansi
.39790b		b7 27		lda [$0f27],y	fetch_unmod     LDA [#S_KBD_CONTROL.TBL_UNMOD,D],Y      ; Look up the unmodified key
.39790d		80 0e		bra $39791d	                BRA chk_ansi
.39790f		a5 25		lda $0f25	chk_caps_shift  LDA #S_KBD_CONTROL.MODIFIERS,D
.397911		89 03		bit #$03	                BIT #KBD_MOD_LSHIFT | KBD_MOD_RSHIFT    ; Is either shift key pressed?
.397913		f0 04		beq $397919	                BEQ fetch_caps                          ; No: translate just based off of control
.397915		b7 37		lda [$0f37],y	                LDA [#S_KBD_CONTROL.TBL_LOCK_SHIFT,D],Y ; Look up the key modified by CAPS and SHIFT
.397917		80 04		bra $39791d	                BRA chk_ansi
.397919		b7 33		lda [$0f33],y	fetch_caps      LDA [#S_KBD_CONTROL.TBL_LOCK,D],Y       ; Look up the key modified by CAPSLOCK
.39791b		80 00		bra $39791d	                BRA chk_ansi
.39791d		c9 80		cmp #$80	chk_ansi        CMP #$80                                ; Check to see if we have an ANSI escape sequence to send
.39791f		90 0a		bcc $39792b	                BLT done                                ; If not, just return the character
.397921		c9 96		cmp #$96	                CMP #$96
.397923		b0 06		bcs $39792b	                BGE done
.397925		22 67 79 39	jsl $397967	                JSL KBD_ENQ_ANSI                        ; Expand and enqueue the ANSI sequence
.397929		a9 1b		lda #$1b	                LDA #CHAR_ESC                           ; And return the ESC key to start the sequence
.39792b		28		plp		done            PLP
.39792c		2b		pld		                PLD
.39792d		18		clc		                CLC
.39792e		6b		rtl		                RTL
.39792f						KBD_ENQUEUE_BCD
.39792f		08		php		                PHP
.397930		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397932		48		pha		                PHA                     ; Save the value
.397933		4a		lsr a		                LSR A                   ; Get the 10s digit
.397934		4a		lsr a		                LSR A
.397935		4a		lsr a		                LSR A
.397936		4a		lsr a		                LSR A
.397937		c9 00		cmp #$00	                CMP #0                  ; If it's 0, move to the 1s digit
.397939		f0 0b		beq $397946	                BEQ enqueue_1
.39793b		c9 0a		cmp #$0a	                CMP #$0A                ; If it's out of range, ignore this whole call
.39793d		b0 13		bcs $397952	                BGE done_A
.39793f		18		clc		                CLC                     ; Enqueue the tens digit
.397940		69 30		adc #$30	                ADC #'0'
.397942		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE
.397946		68		pla		enqueue_1       PLA                     ; Enqueue the ones digit
.397947		29 0f		and #$0f	                AND #$0F
.397949		18		clc		                CLC
.39794a		69 30		adc #$30	                ADC #'0'
.39794c		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE
.397950		28		plp		done            PLP
.397951		6b		rtl		                RTL
.397952		68		pla		done_A          PLA
.397953		80 fb		bra $397950	                BRA done
.397955						KBD_BIN_TO_BCD
.397955		da		phx		                PHX
.397956		08		php		                PHP
.397957		e2 30		sep #$30	                SEP #$30        ; set A&X short
.397959		aa		tax		                TAX
.39795a		a9 99		lda #$99	                LDA #$99                ; Start with -1 in BCD form
.39795c		f8		sed		                SED                     ; Switch to Decimal arithmetic
.39795d		18		clc		loop            CLC
.39795e		69 01		adc #$01	                ADC #1                  ; Add 1 with BCD arithmetic
.397960		ca		dex		                DEX                     ; Decrement input value in X
.397961		10 fa		bpl $39795d	                BPL loop                ; loop until input value < 0
.397963		d8		cld		                CLD                     ; Switch back to Binary arithmetic
.397964		28		plp		                PLP
.397965		fa		plx		                PLX
.397966		6b		rtl		                RTL
.397967						KBD_ENQ_ANSI
.397967		08		php		                PHP
.397968		e2 30		sep #$30	                SEP #$30        ; set A&X short
.39796a		c9 80		cmp #$80	                CMP #$80                        ; check to make sure the code is within range
.39796c		b0 03		bcs $397971	                BGE chk_high_end
.39796e		82 4a 00	brl $3979bb	                BRL done                        ; Out of range, just ignore it
.397971		c9 96		cmp #$96	chk_high_end    CMP #$96
.397973		90 03		bcc $397978	                BLT save_value
.397975		82 43 00	brl $3979bb	                BRL done                        ; Out of range, just ignore it
.397978		48		pha		save_value      PHA
.397979		a9 5b		lda #$5b	                LDA #'['
.39797b		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE
.39797f		68		pla		                PLA
.397980		38		sec		                SEC
.397981		e9 80		sbc #$80	                SBC #$80                ; Convert to an offset
.397983		aa		tax		                TAX                     ; And use it as an index to...
.397984		bf bd 79 39	lda $3979bd,x	                LDA @l ENCODE_CODE,X    ; Get the number
.397988		10 0b		bpl $397995	                BPL send_number         ; If MSB is not set, send the number as-is
.39798a		29 7f		and #$7f	                AND #$7F                ; Remove the MSB
.39798c		18		clc		                CLC
.39798d		69 41		adc #$41	                ADC #'A'                ; Convert to 'A' .. 'D'
.39798f		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE    ; Enqueue the code
.397993		80 26		bra $3979bb	                BRA done
.397995		22 55 79 39	jsl $397955	send_number     JSL KBD_BIN_TO_BCD      ; Convert A to BCD
.397999		22 2f 79 39	jsl $39792f	                JSL KBD_ENQUEUE_BCD     ; Enqueue the BCD value
.39799d		22 af 77 39	jsl $3977af	chk_modifier    JSL KBD_GETMODS_ANSI    ; Get the modifiers
.3979a1		c9 00		cmp #$00	                CMP #0                  ; Are there any?
.3979a3		f0 10		beq $3979b5	                BEQ close               ; No: close the sequence
.3979a5		48		pha		                PHA
.3979a6		a9 3b		lda #$3b	                LDA #';'                ; Enqueue the separator
.3979a8		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE
.3979ac		68		pla		                PLA
.3979ad		22 55 79 39	jsl $397955	                JSL KBD_BIN_TO_BCD      ; Convert A to BCD
.3979b1		22 2f 79 39	jsl $39792f	                JSL KBD_ENQUEUE_BCD     ; Enqueue the BCD value
.3979b5		a9 7e		lda #$7e	close           LDA #'~'                ; Enqueue closing code
.3979b7		22 d2 76 39	jsl $3976d2	                JSL KBD_CHAR_ENQUEUE
.3979bb		28		plp		done            PLP
.3979bc		6b		rtl		                RTL
>3979bd		01 02 03 04 05 06		ENCODE_CODE     .byte 1, 2, 3, 4, 5, 6      ; Insert, etc...
>3979c3		80 81 82 83			                .byte $80, $81, $82, $83    ; Cursor keys
>3979c7		0b 0c 0d 0e 0f			                .byte 11, 12, 13, 14, 15    ; F1 - F5
>3979cc		11 12 13 14 15			                .byte 17, 18, 19, 20, 21    ; F6 - F10
>3979d1		17 18				                .byte 23, 24                ; F11 - F12
.3979d3						KBD_SETTABLE
.3979d3		48		pha		                PHA
.3979d4		8b		phb		                PHB
.3979d5		0b		phd		                PHD
.3979d6		08		php		                PHP
.3979d7		48		pha		                PHA             ; begin setdp macro
.3979d8		08		php		                PHP
.3979d9		c2 20		rep #$20	                REP #$20        ; set A long
.3979db		a9 00 0f	lda #$0f00	                LDA #<>KBD_VARS         ; set DP to page 0
.3979de		5b		tcd		                TCD
.3979df		28		plp		                PLP
.3979e0		68		pla		                PLA             ; end setdp macro
.3979e1		e2 20		sep #$20	                SEP #$20        ; set A short
.3979e3		8b		phb		                PHB                 ; Get the data bank into A
.3979e4		68		pla		                PLA
.3979e5		c2 20		rep #$20	                REP #$20        ; set A long
.3979e7		29 ff 00	and #$00ff	                AND #$00FF
.3979ea		85 29		sta $0f29	                STA #S_KBD_CONTROL.TBL_UNMOD+2,D
.3979ec		85 2d		sta $0f2d	                STA #S_KBD_CONTROL.TBL_SHIFT+2,D
.3979ee		85 31		sta $0f31	                STA #S_KBD_CONTROL.TBL_CTRL+2,D
.3979f0		85 35		sta $0f35	                STA #S_KBD_CONTROL.TBL_LOCK+2,D
.3979f2		85 39		sta $0f39	                STA #S_KBD_CONTROL.TBL_LOCK_SHIFT+2,D
.3979f4		85 3d		sta $0f3d	                STA #S_KBD_CONTROL.TBL_CTRL_SHIFT+2,D
.3979f6		86 27		stx $0f27	                STX #S_KBD_CONTROL.TBL_UNMOD,D
.3979f8		86 2b		stx $0f2b	                STX #S_KBD_CONTROL.TBL_SHIFT,D
.3979fa		86 2f		stx $0f2f	                STX #S_KBD_CONTROL.TBL_CTRL,D
.3979fc		86 33		stx $0f33	                STX #S_KBD_CONTROL.TBL_LOCK,D
.3979fe		86 37		stx $0f37	                STX #S_KBD_CONTROL.TBL_LOCK_SHIFT,D
.397a00		86 3b		stx $0f3b	                STX #S_KBD_CONTROL.TBL_CTRL_SHIFT,D
.397a02		28		plp		                PLP
.397a03		2b		pld		                PLD
.397a04		ab		plb		                PLB
.397a05		68		pla		                PLA
.397a06		6b		rtl		                RTL
>397a07						.align 256
>397b00		00 01 02 03 04 05 06 07		TBL_SET1        .byte $00, $01, $02, $03, $04, $05, $06, $07    ; $00 - $07
>397b08		08 09 0a 0b 0c 0d 0e 0f		                .byte $08, $09, $0A, $0B, $0C, $0D, $0E, $0F    ; $08 - $0F
>397b10		10 11 12 13 14 15 16 17		                .byte $10, $11, $12, $13, $14, $15, $16, $17    ; $10 - $17
>397b18		18 19 1a 1b 1c 1d 1e 1f		                .byte $18, $19, $1A, $1B, $1C, $1D, $1E, $1F    ; $18 - $1F
>397b20		20 21 22 23 24 25 26 27		                .byte $20, $21, $22, $23, $24, $25, $26, $27    ; $20 - $27
>397b28		28 29 2a 2b 2c 2d 2e 2f		                .byte $28, $29, $2A, $2B, $2C, $2D, $2E, $2F    ; $28 - $2F
>397b30		30 31 32 33 34 35 36 37		                .byte $30, $31, $32, $33, $34, $35, $36, $37    ; $30 - $37
>397b38		38 39 3a 3b 3c 3d 3e 3f		                .byte $38, $39, $3A, $3B, $3C, $3D, $3E, $3F    ; $38 - $3F
>397b40		40 41 42 43 44 45 46 47		                .byte $40, $41, $42, $43, $44, $45, $46, $47    ; $40 - $47
>397b48		48 49 4a 4b 4c 4d 4e 4f		                .byte $48, $49, $4A, $4B, $4C, $4D, $4E, $4F    ; $48 - $4F
>397b50		50 51 52 53 54 55 56 57		                .byte $50, $51, $52, $53, $54, $55, $56, $57    ; $50 - $57
>397b58		58 00 00 00 00 00 00 00		                .byte $58, $00, $00, $00, $00, $00, $00, $00    ; $58 - $5F
>397b60		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $60 - $67
>397b68		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $68 - $6F
>397b70		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $70 - $77
>397b78		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $78 - $7F
>397b80		00 00 00 00 00 00 00 00		TBL_SET1_E0     .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $00 - $07
>397b88		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $08 - $0F
>397b90		70 00 00 00 00 00 00 00		                .byte $70, $00, $00, $00, $00, $00, $00, $00    ; $10 - $17
>397b98		00 71 00 00 6d 5e 00 00		                .byte $00, $71, $00, $00, $6D, $5E, $00, $00    ; $18 - $1F
>397ba0		72 00 6e 00 6f 00 00 00		                .byte $72, $00, $6E, $00, $6F, $00, $00, $00    ; $20 - $27
>397ba8		00 00 00 00 00 00 73 00		                .byte $00, $00, $00, $00, $00, $00, $73, $00    ; $28 - $2F
>397bb0		74 00 00 00 00 6c 00 00		                .byte $74, $00, $00, $00, $00, $6C, $00, $00    ; $30 - $37
>397bb8		5c 00 00 00 00 00 00 00		                .byte $5C, $00, $00, $00, $00, $00, $00, $00    ; $38 - $3F
>397bc0		00 00 00 00 00 00 61 63		                .byte $00, $00, $00, $00, $00, $00, $61, $63    ; $40 - $47
>397bc8		68 64 00 69 00 6b 00 66		                .byte $68, $64, $00, $69, $00, $6B, $00, $66    ; $48 - $4F
>397bd0		6a 67 62 65 00 00 00 00		                .byte $6A, $67, $62, $65, $00, $00, $00, $00    ; $50 - $57
>397bd8		00 00 00 00 00 5d 00 00		                .byte $00, $00, $00, $00, $00, $5D, $00, $00    ; $58 - $5F
>397be0		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $60 - $67
>397be8		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $68 - $6F
>397bf0		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $70 - $77
>397bf8		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00    ; $78 - $7F
.397c00						KBD_STATE_MACH
>397c00		00 e0 01 00			                .byte KBD_STATE_IDLE, $E0, KBD_STATE_E0, 0                          ; IDLE =[E0]=> STATE_E0
>397c04		00 e1 04 00			                .byte KBD_STATE_IDLE, $E1, KBD_STATE_E1, 0                          ; IDLE =[E1]=> STATE_E1
>397c08		00 00 00 01			                .byte KBD_STATE_IDLE, 0, KBD_STATE_IDLE, KBD_ACTION_EMIT_BASE       ; IDLE =[default]=> IDLE / emit(TBL_SET1[x])
>397c0c		01 2a 02 00			                .byte KBD_STATE_E0, $2A, KBD_STATE_E02A, 0                          ; STATE_E0 =[2A]=> STATE_E02A
>397c10		01 b7 09 00			                .byte KBD_STATE_E0, $B7, KBD_STATE_E0B7, 0                          ; STATE_E0 =[B7]=> STATE_E0B7
>397c14		01 00 00 02			                .byte KBD_STATE_E0, 0, KBD_STATE_IDLE, KBD_ACTION_EMIT_E0           ; STATE_E0 =[default]=> IDLE, emit(TBL_SET1_E0[x])
>397c18		02 e0 03 00			                .byte KBD_STATE_E02A, $E0, KBD_STATE_E02AE0, 0                      ; STATE_E02A =[E0]=> STATE_E02AE0
>397c1c		02 00 00 00			                .byte KBD_STATE_E02A, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE          ; STATE_E02A =[default]=> IDLE, ignore(x)
>397c20		03 37 00 60			                .byte KBD_STATE_E02AE0, $37, KBD_STATE_IDLE, $60                    ; STATE_E02AE0 =[37]=> IDLE, emit(make{PrintScreen})
>397c24		03 00 00 00			                .byte KBD_STATE_E02AE0, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE        ; STATE_E02AE0 =[default]=> IDLE, ignore(x)
>397c28		09 e0 0a 00			                .byte KBD_STATE_E0B7, $E0, KBD_STATE_E0B7E0, 0                      ; STATE_E0B7 =[E0]=> STATE_E0B7E0
>397c2c		09 00 00 00			                .byte KBD_STATE_E0B7, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE          ; STATE_E0B7 =[default]=> IDLE, ignore(x)
>397c30		0a aa 00 e0			                .byte KBD_STATE_E0B7E0, $AA, KBD_STATE_IDLE, $E0                    ; STATE_E0B7E0 =[AA]=> IDLE, emit(break{PrintScreen})
>397c34		0a 00 00 00			                .byte KBD_STATE_E0B7E0, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE        ; STATE_E0B7E0 =[default]=> IDLE, ignore(x)
>397c38		04 1d 05 00			                .byte KBD_STATE_E1, $1D, KBD_STATE_E11D, 0                          ; STATE_E1 =[1D]=> STATE_E11D
>397c3c		04 00 00 00			                .byte KBD_STATE_E1, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE            ; STATE_E1 =[default]=> IDLE, ignore(x)
>397c40		05 45 06 00			                .byte KBD_STATE_E11D, $45, KBD_STATE_E11D45, 0                      ; STATE_E11D =[45]=> STATE_E11D45
>397c44		05 00 00 00			                .byte KBD_STATE_E11D, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE          ; STATE_E11D =[default]=> IDLE, ignore(x)
>397c48		06 e1 07 00			                .byte KBD_STATE_E11D45, $E1, KBD_STATE_E11D45E1, 0                  ; STATE_E11D45 =[E1]=> STATE_E11D45E1
>397c4c		06 00 00 00			                .byte KBD_STATE_E11D45, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE        ; STATE_E11D45 =[default]=> IDLE, ignore(x)
>397c50		07 9d 08 00			                .byte KBD_STATE_E11D45E1, $9D, KBD_STATE_E11D45E19D, 0              ; STATE_E11D45E1 =[9D]=> STATE_E11D45E19D
>397c54		07 00 00 00			                .byte KBD_STATE_E11D45E1, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE      ; STATE_E11D45E1 =[default]=> IDLE, ignore(x)
>397c58		08 c5 00 61			                .byte KBD_STATE_E11D45E19D, $C5, KBD_STATE_IDLE, $61                ; STATE_E11D45E19D =[C5]=> IDLE, emit(make{Pause})
>397c5c		08 00 00 00			                .byte KBD_STATE_E11D45E19D, 0, KBD_STATE_IDLE, KBD_ACTION_IGNORE    ; STATE_E11D45E19D =[default]=> IDLE, ignore(x)
>397c60		ff ff ff ff			                .byte $FF, $FF, $FF, $FF                                            ; End of state machine
>397c64						.align 256
>397d00		00 1b 31 32 33 34 35 36		SC_US_UNMOD     .byte $00, $1B, '1', '2', '3', '4', '5', '6'                        ; $00 - $07
>397d08		37 38 39 30 2d 3d 08 09		                .byte '7', '8', '9', '0', '-', '=', $08, $09                        ; $08 - $0F
>397d10		71 77 65 72 74 79 75 69		                .byte 'q', 'w', 'e', 'r', 't', 'y', 'u', 'i'                        ; $10 - $17
>397d18		6f 70 5b 5d 0d 00 61 73		                .byte 'o', 'p', '[', ']', $0D, $00, 'a', 's'                        ; $18 - $1F
>397d20		64 66 67 68 6a 6b 6c 3b		                .byte 'd', 'f', 'g', 'h', 'j', 'k', 'l', ';'                        ; $20 - $27
>397d28		27 60 00 5c 7a 78 63 76		                .byte $27, '`', $00, '\', 'z', 'x', 'c', 'v'                        ; $28 - $2F
>397d30		62 6e 6d 2c 2e 2f 00 2a		                .byte 'b', 'n', 'm', ',', '.', '/', $00, '*'                        ; $30 - $37
>397d38		00 20 00 8a 8b 8c 8d 8e		                .byte $00, ' ', $00, $8A, $8B, $8C, $8D, $8E                        ; $38 - $3F
>397d40		8f 90 91 92 93 00 00 80		                .byte $8F, $90, $91, $92, $93, $00, $00, $80                        ; $40 - $47
>397d48		86 84 2d 89 35 88 2b 83		                .byte $86, $84, '-', $89, '5', $88, '+', $83                        ; $48 - $4F
>397d50		87 85 81 82 00 00 00 94		                .byte $87, $85, $81, $82, $00, $00, $00, $94                        ; $50 - $57
>397d58		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397d60		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397d68		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397d70		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397d78		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F
>397d80		00 1b 21 40 23 24 25 5e		SC_US_SHFT      .byte $00, $1B, '!', '@', '#', '$', '%', '^'                        ; $00 - $07
>397d88		26 2a 28 29 5f 2b 08 09		                .byte '&', '*', '(', ')', '_', '+', $08, $09                        ; $08 - $0F
>397d90		51 57 45 52 54 59 55 49		                .byte 'Q', 'W', 'E', 'R', 'T', 'Y', 'U', 'I'                        ; $10 - $17
>397d98		4f 50 7b 7d 0a 00 41 53		                .byte 'O', 'P', '{', '}', $0A, $00, 'A', 'S'                        ; $18 - $1F
>397da0		44 46 47 48 4a 4b 4c 3a		                .byte 'D', 'F', 'G', 'H', 'J', 'K', 'L', ':'                        ; $20 - $27
>397da8		22 7e 00 7c 5a 58 43 56		                .byte $22, '~', $00, '|', 'Z', 'X', 'C', 'V'                        ; $28 - $2F
>397db0		42 4e 4d 3c 3e 3f 00 00		                .byte 'B', 'N', 'M', '<', '>', '?', $00, $00                        ; $30 - $37
>397db8		00 20 00 8a 8b 8c 8d 8e		                .byte $00, ' ', $00, $8A, $8B, $8C, $8D, $8E                        ; $38 - $3F
>397dc0		8f 90 91 92 93 00 00 80		                .byte $8F, $90, $91, $92, $93, $00, $00, $80                        ; $40 - $47
>397dc8		86 84 2d 89 35 88 2b 83		                .byte $86, $84, '-', $89, '5', $88, '+', $83                        ; $48 - $4F
>397dd0		87 85 81 82 00 00 00 94		                .byte $87, $85, $81, $82, $00, $00, $00, $94                        ; $50 - $57
>397dd8		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397de0		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397de8		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397df0		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397df8		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F
>397e00		00 1b 31 32 33 34 35 1e		SC_US_CTRL      .byte $00, $1B, '1', '2', '3', '4', '5', $1E                        ; $00 - $07
>397e08		37 38 39 30 1f 3d 08 09		                .byte '7', '8', '9', '0', $1F, '=', $08, $09                        ; $08 - $0F
>397e10		11 17 05 12 14 19 15 09		                .byte $11, $17, $05, $12, $14, $19, $15, $09                        ; $10 - $17
>397e18		0f 10 1b 1d 0a 00 01 13		                .byte $0F, $10, $1B, $1D, $0A, $00, $01, $13                        ; $18 - $1F
>397e20		04 06 07 08 0a 0b 0c 3b		                .byte $04, $06, $07, $08, $0A, $0B, $0C, ';'                        ; $20 - $27
>397e28		22 60 00 5c 1a 18 03 16		                .byte $22, '`', $00, '\', $1A, $18, $03, $16                        ; $28 - $2F
>397e30		02 0e 0d 2c 2e 1c 00 00		                .byte $02, $0E, $0D, ',', '.', $1C, $00, $00                        ; $30 - $37
>397e38		00 20 00 8a 8b 8c 8d 8e		                .byte $00, ' ', $00, $8A, $8B, $8C, $8D, $8E                        ; $38 - $3F
>397e40		8f 90 91 92 93 00 00 80		                .byte $8F, $90, $91, $92, $93, $00, $00, $80                        ; $40 - $47
>397e48		86 84 2d 89 35 88 2b 83		                .byte $86, $84, '-', $89, '5', $88, '+', $83                        ; $48 - $4F
>397e50		87 85 81 82 00 00 00 94		                .byte $87, $85, $81, $82, $00, $00, $00, $94                        ; $50 - $57
>397e58		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397e60		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397e68		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397e70		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397e78		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F
>397e80		00 1b 31 32 33 34 35 36		SC_US_LOCK      .byte $00, $1B, '1', '2', '3', '4', '5', '6'                        ; $00 - $07
>397e88		37 38 39 30 2d 3d 08 09		                .byte '7', '8', '9', '0', '-', '=', $08, $09                        ; $08 - $0F
>397e90		51 57 45 52 54 59 55 49		                .byte 'Q', 'W', 'E', 'R', 'T', 'Y', 'U', 'I'                        ; $10 - $17
>397e98		4f 50 5b 5d 0d 00 41 53		                .byte 'O', 'P', '[', ']', $0D, $00, 'A', 'S'                        ; $18 - $1F
>397ea0		44 46 47 48 4a 4b 4c 3b		                .byte 'D', 'F', 'G', 'H', 'J', 'K', 'L', ';'                        ; $20 - $27
>397ea8		27 60 00 5c 5a 58 43 56		                .byte $27, '`', $00, '\', 'Z', 'X', 'C', 'V'                        ; $28 - $2F
>397eb0		42 4e 4d 2c 2e 2f 00 00		                .byte 'B', 'N', 'M', ',', '.', '/', $00, $00                        ; $30 - $37
>397eb8		00 20 00 8a 8b 8c 8d 8e		                .byte $00, ' ', $00, $8A, $8B, $8C, $8D, $8E                        ; $38 - $3F
>397ec0		8f 90 91 92 93 00 00 37		                .byte $8F, $90, $91, $92, $93, $00, $00, '7'                        ; $40 - $47
>397ec8		38 39 2d 34 35 36 2b 31		                .byte '8', '9', '-', '4', '5', '6', '+', '1'                        ; $48 - $4F
>397ed0		32 33 30 2e 00 00 00 94		                .byte '2', '3', '0', '.', $00, $00, $00, $94                        ; $50 - $57
>397ed8		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397ee0		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397ee8		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397ef0		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397ef8		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F
>397f00		00 1b 21 40 23 24 25 5e		SC_US_LOCK_SHFT .byte $00, $1B, '!', '@', '#', '$', '%', '^'                        ; $00 - $07
>397f08		26 2a 28 29 5f 2b 08 09		                .byte '&', '*', '(', ')', '_', '+', $08, $09                        ; $08 - $0F
>397f10		71 77 65 72 74 79 75 69		                .byte 'q', 'w', 'e', 'r', 't', 'y', 'u', 'i'                        ; $10 - $17
>397f18		6f 70 7b 7d 0a 00 61 73		                .byte 'o', 'p', '{', '}', $0A, $00, 'a', 's'                        ; $18 - $1F
>397f20		64 66 67 68 6a 6b 6c 3a		                .byte 'd', 'f', 'g', 'h', 'j', 'k', 'l', ':'                        ; $20 - $27
>397f28		22 7e 00 7c 7a 78 63 76		                .byte $22, '~', $00, '|', 'z', 'x', 'c', 'v'                        ; $28 - $2F
>397f30		62 6e 6d 3c 3e 3f 00 00		                .byte 'b', 'n', 'm', '<', '>', '?', $00, $00                        ; $30 - $37
>397f38		00 20 00 00 00 00 00 00		                .byte $00, ' ', $00, $00, $00, $00, $00, $00                        ; $38 - $3F
>397f40		8f 90 91 92 93 00 00 37		                .byte $8F, $90, $91, $92, $93, $00, $00, '7'                        ; $40 - $47
>397f48		38 39 2d 34 35 36 2b 31		                .byte '8', '9', '-', '4', '5', '6', '+', '1'                        ; $48 - $4F
>397f50		32 33 30 2e 00 00 00 94		                .byte '2', '3', '0', '.', $00, $00, $00, $94                        ; $50 - $57
>397f58		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397f60		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397f68		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397f70		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397f78		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F
>397f80		00 1b 21 40 23 24 25 5e		SC_US_CTRL_SHFT .byte $00, $1B, '!', '@', '#', '$', '%', '^'                        ; $00 - $07
>397f88		26 2a 28 29 5f 2b 08 09		                .byte '&', '*', '(', ')', '_', '+', $08, $09                        ; $08 - $0F
>397f90		11 17 05 12 14 19 15 09		                .byte $11, $17, $05, $12, $14, $19, $15, $09                        ; $10 - $17
>397f98		0f 10 1b 1d 0a 00 01 13		                .byte $0F, $10, $1B, $1D, $0A, $00, $01, $13                        ; $18 - $1F
>397fa0		04 06 07 08 0a 0b 0c 3b		                .byte $04, $06, $07, $08, $0A, $0B, $0C, ';'                        ; $20 - $27
>397fa8		22 60 00 5c 1a 18 03 16		                .byte $22, '`', $00, '\', $1A, $18, $03, $16                        ; $28 - $2F
>397fb0		02 0e 0d 2c 2e 1c 00 00		                .byte $02, $0E, $0D, ',', '.', $1C, $00, $00                        ; $30 - $37
>397fb8		00 20 00 8a 8b 8c 8d 8e		                .byte $00, ' ', $00, $8A, $8B, $8C, $8D, $8E                        ; $38 - $3F
>397fc0		8f 90 91 92 93 00 00 80		                .byte $8F, $90, $91, $92, $93, $00, $00, $80                        ; $40 - $47
>397fc8		86 84 2d 89 35 88 2b 83		                .byte $86, $84, '-', $89, '5', $88, '+', $83                        ; $48 - $4F
>397fd0		87 85 81 82 00 00 00 94		                .byte $87, $85, $81, $82, $00, $00, $00, $94                        ; $50 - $57
>397fd8		95 00 00 00 00 00 00 00		                .byte $95, $00, $00, $00, $00, $00, $00, $00                        ; $58 - $5F
>397fe0		00 00 81 80 84 82 83 85		                .byte $00, $00, $81, $80, $84, $82, $83, $85                        ; $60 - $67
>397fe8		86 89 87 88 2f 0d 00 00		                .byte $86, $89, $87, $88, '/', $0D, $00, $00                        ; $68 - $6F
>397ff0		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $70 - $77
>397ff8		00 00 00 00 00 00 00 00		                .byte $00, $00, $00, $00, $00, $00, $00, $00                        ; $78 - $7F

;******  Return to file: src\kernel.asm


;******  Processing file: src\drivers/mouse_driver.asm

.398000						IINITMOUSE
.398000		48		pha		                PHA
.398001		da		phx		                PHX
.398002		8b		phb		                PHB
.398003		0b		phd		                PHD
.398004		08		php		                PHP
.398005		48		pha		                PHA             ; begin setdbr macro
.398006		08		php		                PHP
.398007		e2 20		sep #$20	                SEP #$20        ; set A short
.398009		a9 00		lda #$00	                LDA #0
.39800b		48		pha		                PHA
.39800c		ab		plb		                PLB
.39800d		28		plp		                PLP
.39800e		68		pla		                PLA             ; end setdbr macro
.39800f		48		pha		                PHA             ; begin setdp macro
.398010		08		php		                PHP
.398011		c2 20		rep #$20	                REP #$20        ; set A long
.398013		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.398016		5b		tcd		                TCD
.398017		28		plp		                PLP
.398018		68		pla		                PLA             ; end setdp macro
.398019		78		sei		                SEI
.39801a		e2 20		sep #$20	                SEP #$20        ; set A short
.39801c		c2 10		rep #$10	                REP #$10        ; set X long
.39801e		18		clc		                CLC
.39801f		a2 ff ff	ldx #$ffff	                LDX #$FFFF
.398022		20 0d 81	jsr $39810d	DO_CMD_A9_AGAIN JSR Poll_Inbuf_Mouse_TimeOut
.398025		b0 0b		bcs $398032	                BCS mouse_init_fail
.398027		a9 a9		lda #$a9	                LDA #$A9                        ; Tests second PS2 Channel
.398029		8f 64 10 af	sta $af1064	                STA @l KBD_CMD_BUF
.39802d		20 e5 80	jsr $3980e5	                JSR Poll_Outbuf_Mouse_TimeOut
.398030		90 2b		bcc $39805d	                BCC mouse_found
.398032		a9 00		lda #$00	mouse_init_fail LDA #0                          ; Disable the mouse pointer
.398034		8f 00 07 af	sta $af0700	                STA @l MOUSE_PTR_CTRL_REG_L
.398038		af 4c 01 00	lda $00014c	                LDA @lINT_MASK_REG0             ; Make sure the mouse interrupt is disabled
.39803c		09 80		ora #$80	                ORA #FNX0_INT07_MOUSE
.39803e		8f 4c 01 00	sta $00014c	                STA @lINT_MASK_REG0
.398042		af 41 01 00	lda $000141	                LDA @l INT_PENDING_REG1         ; Read the Pending Register &
.398046		29 01		and #$01	                AND #FNX1_INT00_KBD
.398048		8f 41 01 00	sta $000141	                STA @l INT_PENDING_REG1         ; Writing it back will clear the Active Bit
.39804c		af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0          ; Read the Pending Register &
.398050		29 80		and #$80	                AND #FNX0_INT07_MOUSE
.398052		8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0          ; Writing it back will clear the Active Bit
.398056		28		plp		                PLP                             ; Return failure
.398057		2b		pld		                PLD
.398058		ab		plb		                PLB
.398059		fa		plx		                PLX
.39805a		68		pla		                PLA
.39805b		38		sec		                SEC
.39805c		6b		rtl		                RTL
.39805d		af 60 10 af	lda $af1060	mouse_found     LDA @l KBD_OUT_BUF              ; Clear the Output buffer
.398061		c9 00		cmp #$00	                CMP #$00
.398063		d0 bd		bne $398022	                BNE DO_CMD_A9_AGAIN
.398065		a9 f5		lda #$f5	                LDA #$F5                        ; Disable the mouse
.398067		20 b7 80	jsr $3980b7	                JSR MOUSE_WRITE
.39806a		20 cc 80	jsr $3980cc	                JSR MOUSE_READ
.39806d		b0 c3		bcs $398032	                BCS mouse_init_fail
.39806f		a9 f6		lda #$f6	                LDA #$F6                        ;Tell the mouse to use default settings
.398071		20 b7 80	jsr $3980b7	                JSR MOUSE_WRITE
.398074		20 cc 80	jsr $3980cc	                JSR MOUSE_READ
.398077		b0 b9		bcs $398032	                BCS mouse_init_fail
.398079		a9 e8		lda #$e8	                LDA #$E8
.39807b		20 b7 80	jsr $3980b7	                JSR MOUSE_WRITE
.39807e		20 cc 80	jsr $3980cc	                JSR MOUSE_READ
.398081		b0 af		bcs $398032	                BCS mouse_init_fail
.398083		a9 00		lda #$00	                LDA #$00
.398085		20 b7 80	jsr $3980b7	                JSR MOUSE_WRITE
.398088		20 cc 80	jsr $3980cc	                JSR MOUSE_READ
.39808b		b0 a5		bcs $398032	                BCS mouse_init_fail
.39808d		a9 f4		lda #$f4	                LDA #$F4                        ; Enable the Mouse
.39808f		20 b7 80	jsr $3980b7	                JSR MOUSE_WRITE
.398092		20 cc 80	jsr $3980cc	                JSR MOUSE_READ
.398095		b0 9b		bcs $398032	                BCS mouse_init_fail
.398097		a9 00		lda #$00	                LDA #$00
.398099		8d e0 00	sta $00e0	                STA @w MOUSE_IDX
.39809c		af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0          ; Read the Pending Register &
.3980a0		29 80		and #$80	                AND #FNX0_INT07_MOUSE
.3980a2		8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0          ; Writing it back will clear the Active Bit
.3980a6		af 4c 01 00	lda $00014c	                LDA @lINT_MASK_REG0             ; Enable the mouse interrupt
.3980aa		29 7f		and #$7f	                AND #~FNX0_INT07_MOUSE
.3980ac		8f 4c 01 00	sta $00014c	                STA @lINT_MASK_REG0
.3980b0		28		plp		mouse_init_ok   PLP
.3980b1		2b		pld		                PLD
.3980b2		ab		plb		                PLB
.3980b3		fa		plx		                PLX
.3980b4		68		pla		                PLA
.3980b5		18		clc		                CLC
.3980b6		6b		rtl		                RTL
.3980b7						MOUSE_WRITE
.3980b7		e2 20		sep #$20	                SEP #$20        ; set A short
.3980b9		48		pha		                PHA
.3980ba		20 00 81	jsr $398100	                JSR Poll_Inbuf          ; Test bit $01 (if 2, Full)
.3980bd		a9 d4		lda #$d4	                LDA #$D4
.3980bf		8f 64 10 af	sta $af1064	                STA KBD_CMD_BUF         ; KBD_CMD_BUF		= $AF1064
.3980c3		20 00 81	jsr $398100	                JSR Poll_Inbuf
.3980c6		68		pla		                PLA
.3980c7		8f 60 10 af	sta $af1060	                STA KBD_DATA_BUF        ; KBD_DATA_BUF	= $AF1060
.3980cb		60		rts		                RTS
.3980cc						MOUSE_READ
.3980cc		e2 20		sep #$20	                SEP #$20        ; set A short
.3980ce		20 e5 80	jsr $3980e5	                JSR Poll_Outbuf_Mouse_TimeOut   ; Test bit $01 (if 1, Full)
.3980d1		b0 04		bcs $3980d7	                BCS done
.3980d3		af 60 10 af	lda $af1060	                LDA KBD_INPT_BUF        ; KBD_INPT_BUF	= $AF1060
.3980d7		60		rts		done            RTS
.3980d8						Poll_Outbuf_Mouse
.3980d8		e2 20		sep #$20	                SEP #$20        ; set A short
.3980da		af 64 10 af	lda $af1064	wait            LDA STATUS_PORT
.3980de		29 01		and #$01	                AND #OUT_BUF_FULL       ; Test bit $01 (if 1, Full)
.3980e0		c9 01		cmp #$01	                CMP #OUT_BUF_FULL
.3980e2		d0 f6		bne $3980da	                BNE wait
.3980e4		60		rts		                RTS
.3980e5						Poll_Outbuf_Mouse_TimeOut
.3980e5		e2 20		sep #$20	                SEP #$20        ; set A short
.3980e7		c2 10		rep #$10	                REP #$10        ; set X long
.3980e9		a2 ff ff	ldx #$ffff	                LDX #$FFFF
.3980ec		af 64 10 af	lda $af1064	wait            LDA STATUS_PORT
.3980f0		29 01		and #$01	                AND #OUT_BUF_FULL       ; Test bit $01 (if 1, Full)
.3980f2		c9 01		cmp #$01	                CMP #OUT_BUF_FULL
.3980f4		f0 08		beq $3980fe	                BEQ ret_success
.3980f6		ca		dex		                DEX
.3980f7		e0 00 00	cpx #$0000	                CPX #$0000
.3980fa		d0 f0		bne $3980ec	                BNE wait
.3980fc		38		sec		                SEC                     ; Return timeout error
.3980fd		60		rts		                RTS
.3980fe		18		clc		ret_success     CLC                     ; Return success
.3980ff		60		rts		                RTS
.398100						Poll_Inbuf
.398100		e2 20		sep #$20	                SEP #$20        ; set A short
.398102		af 64 10 af	lda $af1064	wait            LDA STATUS_PORT         ; Load Status Byte
.398106		29 02		and #$02	                AND	#<INPT_BUF_FULL     ; Test bit $02 (if 0, Empty)
.398108		c9 02		cmp #$02	                CMP #<INPT_BUF_FULL
.39810a		f0 f6		beq $398102	                BEQ wait
.39810c		60		rts		                RTS
.39810d						Poll_Inbuf_Mouse_TimeOut
.39810d		e2 20		sep #$20	                SEP #$20        ; set A short
.39810f		c2 10		rep #$10	                REP #$10        ; set X long
.398111		a2 ff ff	ldx #$ffff	                LDX #$FFFF
.398114		af 64 10 af	lda $af1064	wait            LDA STATUS_PORT
.398118		29 02		and #$02	                AND	#<INPT_BUF_FULL     ; Test bit $02 (if 0, Empty)
.39811a		c9 02		cmp #$02	                CMP #<INPT_BUF_FULL
.39811c		d0 08		bne $398126	                BNE ret_success
.39811e		ca		dex		                DEX
.39811f		e0 00 00	cpx #$0000	                CPX #$0000
.398122		d0 f0		bne $398114	                BNE wait
.398124		38		sec		                SEC                     ; Return timeout error
.398125		60		rts		                RTS
.398126		18		clc		ret_success     CLC                     ; Return success
.398127		60		rts		                RTS
.398128						MOUSE_INTERRUPT
.398128		8b		phb		                PHB
.398129		0b		phd		                PHD
.39812a		08		php		                PHP
.39812b						                setasx
.39812b		78		sei		                SEI
.39812c		48		pha		                PHA             ; begin setdbr macro
.39812d		08		php		                PHP
.39812e		e2 20		sep #$20	                SEP #$20        ; set A short
.398130		a9 00		lda #$00	                LDA #0
.398132		48		pha		                PHA
.398133		ab		plb		                PLB
.398134		28		plp		                PLP
.398135		68		pla		                PLA             ; end setdbr macro
.398136		48		pha		                PHA             ; begin setdp macro
.398137		08		php		                PHP
.398138		c2 20		rep #$20	                REP #$20        ; set A long
.39813a		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.39813d		5b		tcd		                TCD
.39813e		28		plp		                PLP
.39813f		68		pla		                PLA             ; end setdp macro
.398140		ae e0 00	ldx $00e0	                LDX @w MOUSE_IDX                ; Get the # of the mouse byte to write
.398143		af 60 10 af	lda $af1060	                LDA @l KBD_INPT_BUF             ; Get the byte from the PS/2 interface
.398147		9f 06 07 af	sta $af0706,x	                STA @l MOUSE_PTR_BYTE0,X        ; Store it into the correct Vicky register
.39814b		e8		inx		next_byte       INX                             ; Move to the next byte
.39814c		e0 03 00	cpx #$0003	                CPX #$03                        ; Have we written 3 bytes?
.39814f		d0 1b		bne $39816c	                BNE save_ptr                    ; No: return and wait for the next mouse interrupt
.398151		af 02 07 af	lda $af0702	                LDA @l MOUSE_PTR_X_POS_L
.398155		85 e1		sta $e1		                STA @b MOUSE_POS_X_LO
.398157		af 03 07 af	lda $af0703	                LDA @l MOUSE_PTR_X_POS_H
.39815b		85 e2		sta $e2		                STA @b MOUSE_POS_X_HI
.39815d		af 04 07 af	lda $af0704	                LDA @l MOUSE_PTR_Y_POS_L
.398161		85 e3		sta $e3		                STA @b MOUSE_POS_Y_LO
.398163		af 05 07 af	lda $af0705	                LDA @l MOUSE_PTR_Y_POS_H
.398167		85 e4		sta $e4		                STA @b MOUSE_POS_Y_HI
.398169		a2 00 00	ldx #$0000	                LDX #0                          ; Reset our state machine to the beginning
.39816c		8e e0 00	stx $00e0	save_ptr        STX @w MOUSE_IDX                ; Save our next byte position (state)
.39816f		28		plp		                PLP
.398170		2b		pld		                PLD
.398171		ab		plb		                PLB
.398172		6b		rtl		                RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\SplashScreenCode/boot_sound.asm

.398173						BOOT_SOUND
.398173		48		pha		                PHA
.398174		da		phx		                PHX
.398175		08		php		                PHP
.398176		e2 20		sep #$20	                SEP #$20        ; set A short
.398178		a9 00		lda #$00	                LDA #0
.39817a		a2 00 00	ldx #$0000	                LDX #0
.39817d		9f 00 e4 af	sta $afe400,x	clr_loop        STA @l SID0_V1_FREQ_LO,X        ; Clear the SID register
.398181		e8		inx		                INX                             ; Move to the next SID register
.398182		e0 18 00	cpx #$0018	                CPX #24
.398185		d0 f6		bne $39817d	                BNE clr_loop                    ; Loop until we've cleared all the main ones
.398187		a9 29		lda #$29	                LDA #$29                        ; Attack = 2, Decay = 9
.398189		8f 05 e4 af	sta $afe405	                STA @l SID0_V1_ATCK_DECY
.39818d		8f 0c e4 af	sta $afe40c	                STA @l SID0_V2_ATCK_DECY
.398191		8f 13 e4 af	sta $afe413	                STA @l SID0_V3_ATCK_DECY
.398195		a9 1f		lda #$1f	                LDA #$1F                        ; Sustain = 1, Release = 5
.398197		8f 06 e4 af	sta $afe406	                STA @l SID0_V1_SSTN_RLSE
.39819b		8f 0d e4 af	sta $afe40d	                STA @l SID0_V2_SSTN_RLSE
.39819f		8f 14 e4 af	sta $afe414	                STA @l SID0_V3_SSTN_RLSE
.3981a3		a9 0f		lda #$0f	                LDA #15                         ; Set the volume to max
.3981a5		8f 18 e4 af	sta $afe418	                STA @l SID0_MODE_VOL
.3981a9		a9 60		lda #$60	                LDA #96                         ; Set voice 1 to F-3
.3981ab		8f 00 e4 af	sta $afe400	                STA @l SID0_V1_FREQ_LO
.3981af		a9 16		lda #$16	                LDA #22
.3981b1		8f 01 e4 af	sta $afe401	                STA @l SID0_V1_FREQ_HI
.3981b5		a9 11		lda #$11	                LDA #$11                        ; Turn on triangle wave
.3981b7		8f 04 e4 af	sta $afe404	                STA @l SID0_V1_CTRL
.3981bb		a2 20 03	ldx #$0320	                LDX #800                        ; Wait to press the next key
.3981be		22 e7 0f 39	jsl $390fe7	                JSL ILOOP_MS
.3981c2		a9 31		lda #$31	                LDA #49                         ; Set voice 2 to A-3
.3981c4		8f 07 e4 af	sta $afe407	                STA @l SID0_V2_FREQ_LO
.3981c8		a9 08		lda #$08	                LDA #8
.3981ca		8f 08 e4 af	sta $afe408	                STA @l SID0_V2_FREQ_HI
.3981ce		a9 11		lda #$11	                LDA #$11                        ; Turn on triangle wave
.3981d0		8f 0b e4 af	sta $afe40b	                STA @l SID0_V2_CTRL
.3981d4		a2 20 03	ldx #$0320	                LDX #800                        ; Wait to press the next key
.3981d7		22 e7 0f 39	jsl $390fe7	                JSL ILOOP_MS
.3981db		a9 87		lda #$87	                LDA #135                        ; Set voice 3 to C-3
.3981dd		8f 0e e4 af	sta $afe40e	                STA @l SID0_V3_FREQ_LO
.3981e1		a9 21		lda #$21	                LDA #33
.3981e3		8f 0f e4 af	sta $afe40f	                STA @l SID0_V3_FREQ_HI
.3981e7		a9 11		lda #$11	                LDA #$11                        ; Turn on triangle wave
.3981e9		8f 12 e4 af	sta $afe412	                STA @l SID0_V3_CTRL
.3981ed		a2 20 4e	ldx #$4e20	                LDX #20000                      ; Hold down the keys, so to speak... for a while
.3981f0		22 e7 0f 39	jsl $390fe7	                JSL ILOOP_MS
.3981f4		a9 10		lda #$10	                LDA #$10                        ; Release the keys...
.3981f6		8f 04 e4 af	sta $afe404	                STA @l SID0_V1_CTRL
.3981fa		8f 0b e4 af	sta $afe40b	                STA @l SID0_V2_CTRL
.3981fe		8f 12 e4 af	sta $afe412	                STA @l SID0_V3_CTRL
.398202		a9 0e		lda #$0e	                LDA #14
.398204		8f 18 e4 af	sta $afe418	dampen          STA @l SID0_MODE_VOL
.398208		a2 64 00	ldx #$0064	                LDX #100
.39820b		22 e7 0f 39	jsl $390fe7	                JSL ILOOP_MS
.39820f		3a		dec a		                DEC A
.398210		d0 f2		bne $398204	                BNE dampen
.398212		28		plp		                PLP
.398213		fa		plx		                PLX
.398214		68		pla		                PLA
.398215		6b		rtl		                RTL
.398216						BOOT_SOUND_OFF
.398216		48		pha		                PHA
.398217		da		phx		                PHX
.398218		08		php		                PHP
.398219		a2 00 00	ldx #$0000	                LDX #0
.39821c		9f 00 e4 af	sta $afe400,x	clr_loop        STA @l SID0_V1_FREQ_LO,X        ; Clear the SID register
.398220		e8		inx		                INX                             ; Move to the next SID register
.398221		e0 18 00	cpx #$0018	                CPX #24
.398224		d0 f6		bne $39821c	                BNE clr_loop                    ; Loop until we've cleared all the main ones
.398226		28		plp		                PLP
.398227		fa		plx		                PLX
.398228		68		pla		                PLA
.398229		6b		rtl		                RTL

;******  Return to file: src\kernel.asm

.39822a						KERNEL_DATA
>39822a		20 20 20 20 0b 0c 0b 0c		greet_msg       .text $20, $20, $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, " FFFFFFF MMMMMMMM XX    XXX " ,$0D
>398232		0b 0c 0b 0c 0b 0c 20 46 46 46 46 46 46 46 20 4d
>398242		4d 4d 4d 4d 4d 4d 4d 20 58 58 20 20 20 20 58 58
>398252		58 20 0d
>398255		20 20 20 0b 0c 0b 0c 0b		                .text $20, $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM   XX XXX   ",$0D
>39825d		0c 0b 0c 0b 0c 20 46 46 20 20 20 20 20 20 4d 4d
>39826d		20 4d 4d 20 4d 4d 20 20 20 58 58 20 58 58 58 20
>39827d		20 20 0d
>398280		20 20 0b 0c 0b 0c 0b 0c		                .text $20, $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FFFFF   MM MM MM    XXX      ",$0D
>398288		0b 0c 0b 0c 20 46 46 46 46 46 20 20 20 4d 4d 20
>398298		4d 4d 20 4d 4d 20 20 20 20 58 58 58 20 20 20 20
>3982a8		20 20 0d
>3982ab		20 0b 0c 0b 0c 0b 0c 0b		                .text $20, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM  XXX  XX     ",$0D
>3982b3		0c 0b 0c 20 46 46 20 20 20 20 20 20 4d 4d 20 4d
>3982c3		4d 20 4d 4d 20 20 58 58 58 20 20 58 58 20 20 20
>3982d3		20 20 0d
>3982d6		0b 0c 0b 0c 0b 0c 0b 0c		                .text $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $0B, $0C, $20, "FF      MM MM MM XXX     XX    ",$0D
>3982de		0b 0c 20 46 46 20 20 20 20 20 20 4d 4d 20 4d 4d
>3982ee		20 4d 4d 20 58 58 58 20 20 20 20 20 58 58 20 20
>3982fe		20 20 0d
>398301		0d 43 32 35 36 20 46 4f		                .text $0D, "C256 FOENIX FMX -- 3,670,016 Bytes Free", $0D
>398309		45 4e 49 58 20 46 4d 58 20 2d 2d 20 33 2c 36 37
>398319		30 2c 30 31 36 20 42 79 74 65 73 20 46 72 65 65
>398329		0d
>39832a		77 77 77 2e 63 32 35 36		                .text "www.c256foenix.com -- Kernel: "
>398332		66 6f 65 6e 69 78 2e 63 6f 6d 20 2d 2d 20 4b 65
>398342		72 6e 65 6c 3a 20

;******  Processing file: src\version.asm

>398348		76 30 2e 34 2e 30 2d 61		.text "v0.4.0-alpha+302 (2021-05-17)"
>398350		6c 70 68 61 2b 33 30 32 20 28 32 30 32 31 2d 30
>398360		35 2d 31 37 29

;******  Return to file: src\kernel.asm

>398365		0d 00				                .text $0D,$00
>398367		90 90 90 90 90 90 d0 d0		  greet_clr_line1 .text $90, $90, $90, $90, $90, $90, $D0, $D0, $B0, $B0, $A0, $A0, $E0, $E0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0
>39836f		b0 b0 a0 a0 e0 e0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>39837f		f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>39838f		f0 f0
>398391		90 90 90 90 90 d0 d0 b0		  greet_clr_line2 .text $90, $90, $90, $90, $90, $D0, $D0, $B0, $B0, $A0, $A0, $E0, $E0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0
>398399		b0 a0 a0 e0 e0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>3983a9		f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>3983b9		f0 f0
>3983bb		90 90 90 90 d0 d0 b0 b0		  greet_clr_line3 .text $90, $90, $90, $90, $D0, $D0, $B0, $B0, $A0, $A0, $E0, $E0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0
>3983c3		a0 a0 e0 e0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>3983d3		f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>3983e3		f0 f0
>3983e5		90 90 90 d0 d0 b0 b0 a0		  greet_clr_line4 .text $90, $90, $90, $D0, $D0, $B0, $B0, $A0, $A0, $E0, $E0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0
>3983ed		a0 e0 e0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>3983fd		f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>39840d		f0 f0
>39840f		90 90 d0 d0 b0 b0 a0 a0		  greet_clr_line5 .text $90, $90, $D0, $D0, $B0, $B0, $A0, $A0, $E0, $E0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0, $F0
>398417		e0 e0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>398427		f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0 f0
>398437		f0 f0
>398439		00 00 00 ff			fg_color_lut	  .text $00, $00, $00, $FF
>39843d		00 00 80 ff			                .text $00, $00, $80, $FF
>398441		00 80 00 ff			                .text $00, $80, $00, $FF
>398445		80 00 00 ff			                .text $80, $00, $00, $FF
>398449		00 80 80 ff			                .text $00, $80, $80, $FF
>39844d		80 80 00 ff			                .text $80, $80, $00, $FF
>398451		80 00 80 ff			                .text $80, $00, $80, $FF
>398455		80 80 80 ff			                .text $80, $80, $80, $FF
>398459		00 45 ff ff			                .text $00, $45, $FF, $FF
>39845d		13 45 8b ff			                .text $13, $45, $8B, $FF
>398461		00 00 20 ff			                .text $00, $00, $20, $FF
>398465		00 20 00 ff			                .text $00, $20, $00, $FF
>398469		20 00 00 ff			                .text $20, $00, $00, $FF
>39846d		20 20 20 ff			                .text $20, $20, $20, $FF
>398471		40 40 40 ff			                .text $40, $40, $40, $FF
>398475		ff ff ff ff			                .text $FF, $FF, $FF, $FF
>398479		00 00 00 ff			bg_color_lut	  .text $00, $00, $00, $FF
>39847d		00 00 80 ff			                .text $00, $00, $80, $FF
>398481		00 80 00 ff			                .text $00, $80, $00, $FF
>398485		80 00 00 ff			                .text $80, $00, $00, $FF
>398489		00 20 20 ff			                .text $00, $20, $20, $FF
>39848d		20 20 00 ff			                .text $20, $20, $00, $FF
>398491		20 00 20 ff			                .text $20, $00, $20, $FF
>398495		20 20 20 ff			                .text $20, $20, $20, $FF
>398499		1e 69 d2 ff			                .text $1E, $69, $D2, $FF
>39849d		13 45 8b ff			                .text $13, $45, $8B, $FF
>3984a1		00 00 20 ff			                .text $00, $00, $20, $FF
>3984a5		00 20 00 ff			                .text $00, $20, $00, $FF
>3984a9		40 00 00 ff			                .text $40, $00, $00, $FF
>3984ad		10 10 10 ff			                .text $10, $10, $10, $FF
>3984b1		40 40 40 ff			                .text $40, $40, $40, $FF
>3984b5		ff ff ff ff			                .text $FF, $FF, $FF, $FF
>3984b9		43 6d 64 20 30 78 41 41		pass_tst0xAAmsg .text "Cmd 0xAA Test passed...", $0D, $00
>3984c1		20 54 65 73 74 20 70 61 73 73 65 64 2e 2e 2e 0d
>3984d1		00
>3984d2		43 6d 64 20 30 78 41 42		pass_tst0xABmsg .text "Cmd 0xAB Test passed...", $0D, $00
>3984da		20 54 65 73 74 20 70 61 73 73 65 64 2e 2e 2e 0d
>3984ea		00
>3984eb		43 6d 64 20 30 78 36 30		pass_cmd0x60msg .text "Cmd 0x60 Executed.", $0D, $00
>3984f3		20 45 78 65 63 75 74 65 64 2e 0d 00
>3984ff		43 6d 64 20 30 78 46 46		pass_cmd0xFFmsg .text "Cmd 0xFF (Reset) Done.", $0D, $00
>398507		20 28 52 65 73 65 74 29 20 44 6f 6e 65 2e 0d 00
>398517		43 6d 64 20 30 78 45 45		pass_cmd0xEEmsg .text "Cmd 0xEE Echo Test passed...", $0D, $00
>39851f		20 45 63 68 6f 20 54 65 73 74 20 70 61 73 73 65
>39852f		64 2e 2e 2e 0d 00
>398535		4b 65 79 62 6f 61 72 64		Success_kb_init .text "Keyboard Present", $0D, $00
>39853d		20 50 72 65 73 65 6e 74 0d 00
>398547		4d 6f 75 73 65 20 50 72		Success_ms_init .text "Mouse Present", $0D, $00
>39854f		65 73 65 6e 74 0d 00
>398556		4e 6f 20 4b 65 79 62 6f		Failed_kb_init  .text "No Keyboard Attached or Failed Init...", $0D, $00
>39855e		61 72 64 20 41 74 74 61 63 68 65 64 20 6f 72 20
>39856e		46 61 69 6c 65 64 20 49 6e 69 74 2e 2e 2e 0d 00
>39857e		4e 6f 20 4d 6f 75 73 65		Failed_ms_init  .text "No Mouse Attached or Failed Init...", $0D, $00
>398586		20 41 74 74 61 63 68 65 64 20 6f 72 20 46 61 69
>398596		6c 65 64 20 49 6e 69 74 2e 2e 2e 0d 00
>3985a3		49 20 61 6d 20 73 74 75		IamStuckHeremsg .text "I am stuck here...", $0D, $00
>3985ab		63 6b 20 68 65 72 65 2e 2e 2e 0d 00
>3985b7		4e 4f 20 53 49 47 4e 41		bmp_parser_err0 .text "NO SIGNATURE FOUND.", $00
>3985bf		54 55 52 45 20 46 4f 55 4e 44 2e 00
>3985cb		42 4d 50 20 4c 4f 41 44		bmp_parser_msg0 .text "BMP LOADED.", $00
>3985d3		45 44 2e 00
>3985d7		45 58 45 43 55 54 49 4e		bmp_parser_msg1 .text "EXECUTING BMP PARSER", $00
>3985df		47 20 42 4d 50 20 50 41 52 53 45 52 00
>3985ec		49 44 45 20 48 44 44 20		IDE_HDD_Present_msg0 .text "IDE HDD Present:", $00
>3985f4		50 72 65 73 65 6e 74 3a 00
>3985fd		42 6f 6f 74 20 44 49 50		boot_invalid    .null "Boot DIP switch settings are invalid."
>398605		20 73 77 69 74 63 68 20 73 65 74 74 69 6e 67 73
>398615		20 61 72 65 20 69 6e 76 61 6c 69 64 2e 00
>398623		50 72 65 73 73 20 52 20		boot_retry      .null "Press R to retry, B to go to BASIC.", 13
>39862b		74 6f 20 72 65 74 72 79 2c 20 42 20 74 6f 20 67
>39863b		6f 20 74 6f 20 42 41 53 49 43 2e 0d 00
>398648		55 6e 61 62 6c 65 20 74		sdc_err_boot    .null "Unable to read the SD card."
>398650		6f 20 72 65 61 64 20 74 68 65 20 53 44 20 63 61
>398660		72 64 2e 00
>398664		55 6e 61 62 6c 65 20 74		ide_err_boot    .null "Unable to read from the IDE drive."
>39866c		6f 20 72 65 61 64 20 66 72 6f 6d 20 74 68 65 20
>39867c		49 44 45 20 64 72 69 76 65 2e 00
>398687		55 6e 61 62 6c 65 20 74		fdc_err_boot    .null "Unable to read from the floppy drive."
>39868f		6f 20 72 65 61 64 20 66 72 6f 6d 20 74 68 65 20
>39869f		66 6c 6f 70 70 79 20 64 72 69 76 65 2e 00
>3986ad		42 6f 6f 74 69 6e 67 20		fdc_boot        .null "Booting from floppy..."
>3986b5		66 72 6f 6d 20 66 6c 6f 70 70 79 2e 2e 2e 00
>3986c4		42 6f 6f 74 69 6e 67 20		sdc_boot        .null "Booting from SDCard..."
>3986cc		66 72 6f 6d 20 53 44 43 61 72 64 2e 2e 2e 00
>3986db		42 6f 6f 74 69 6e 67 20		ide_boot        .null "Booting from Hard Drive..."
>3986e3		66 72 6f 6d 20 48 61 72 64 20 44 72 69 76 65 2e
>3986f3		2e 2e 00
>3986f6		0d 52 45 41 44 59 2e 00		ready_msg       .null $0D,"READY."
>3986fe		41 42 4f 52 54 20 45 52		error_01        .null "ABORT ERROR"
>398706		52 4f 52 00
>39870a		30 31 32 33 34 35 36 37		hex_digits      .text "0123456789ABCDEF",0
>398712		38 39 41 42 43 44 45 46 00
>39871b						.align 256
>398800		00 1b 31 32 33 34 35 36		ScanCode_Press_Set1   .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>398808		37 38 39 30 2d 3d 08 09
>398810		71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>398818		6f 70 5b 5d 0d 00 61 73
>398820		64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>398828		27 60 00 5c 7a 78 63 76
>398830		62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $81, $82, $83, $84, $85    ; $30
>398838		00 20 00 81 82 83 84 85
>398840		86 87 88 89 8a 00 00 00		                      .text $86, $87, $88, $89, $8A, $00, $00, $00, $11, $00, $00, $9D, $00, $1D, $00, $00    ; $40
>398848		11 00 00 9d 00 1d 00 00
>398850		91 00 00 00 00 00 00 8b		                      .text $91, $00, $00, $00, $00, $00, $00, $8B, $8C, $00, $00, $00, $00, $00, $00, $00    ; $50
>398858		8c 00 00 00 00 00 00 00
>398860		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>398868		00 00 00 00 00 00 00 00
>398870		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>398878		00 00 00 00 00 00 00 00
>398880		00 00 21 40 23 24 25 5e		ScanCode_Shift_Set1   .text $00, $00, $21, $40, $23, $24, $25, $5E, $26, $2A, $28, $29, $5F, $2B, $08, $09    ; $00
>398888		26 2a 28 29 5f 2b 08 09
>398890		51 57 45 52 54 59 55 49		                      .text $51, $57, $45, $52, $54, $59, $55, $49, $4F, $50, $7B, $7D, $0D, $00, $41, $53    ; $10
>398898		4f 50 7b 7d 0d 00 41 53
>3988a0		44 46 47 48 4a 4b 4c 3a		                      .text $44, $46, $47, $48, $4A, $4B, $4C, $3A, $22, $7E, $00, $7C, $5A, $58, $43, $56    ; $20
>3988a8		22 7e 00 7c 5a 58 43 56
>3988b0		42 4e 4d 3c 3e 3f 00 00		                      .text $42, $4E, $4D, $3C, $3E, $3F, $00, $00, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>3988b8		00 20 00 00 00 00 00 00
>3988c0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>3988c8		00 00 00 00 00 00 00 00
>3988d0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>3988d8		00 00 00 00 00 00 00 00
>3988e0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>3988e8		00 00 00 00 00 00 00 00
>3988f0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>3988f8		00 00 00 00 00 00 00 00
>398900		00 1b 31 32 33 34 35 36		ScanCode_Ctrl_Set1    .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>398908		37 38 39 30 2d 3d 08 09
>398910		11 17 05 12 14 19 15 09		                      .text $11, $17, $05, $12, $14, $19, $15, $09, $0F, $10, $5B, $5D, $0D, $00, $01, $13    ; $10
>398918		0f 10 5b 5d 0d 00 01 13
>398920		04 06 07 08 0a 0b 0c 3b		                      .text $04, $06, $07, $08, $0A, $0B, $0C, $3B, $27, $00, $00, $5C, $1A, $18, $03, $16    ; $20
>398928		27 00 00 5c 1a 18 03 16
>398930		02 0e 0d 2c 2e 2f 00 2a		                      .text $02, $0E, $0D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>398938		00 20 00 00 00 00 00 00
>398940		00 00 00 00 00 18 00 00		                      .text $00, $00, $00, $00, $00, $18, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>398948		00 00 00 00 00 00 00 00
>398950		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>398958		00 00 00 00 00 00 00 00
>398960		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>398968		00 00 00 00 00 00 00 00
>398970		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>398978		00 00 00 00 00 00 00 00
>398980		00 1b 31 32 33 34 35 36		ScanCode_Alt_Set1     .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>398988		37 38 39 30 2d 3d 08 09
>398990		71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>398998		6f 70 5b 5d 0d 00 61 73
>3989a0		64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>3989a8		27 60 00 5c 7a 78 63 76
>3989b0		62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>3989b8		00 20 00 00 00 00 00 00
>3989c0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>3989c8		00 00 00 00 00 00 00 00
>3989d0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>3989d8		00 00 00 00 00 00 00 00
>3989e0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>3989e8		00 00 00 00 00 00 00 00
>3989f0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>3989f8		00 00 00 00 00 00 00 00
>398a00		00 1b 31 32 33 34 35 36		ScanCode_NumLock_Set1 .text $00, $1B, $31, $32, $33, $34, $35, $36, $37, $38, $39, $30, $2D, $3D, $08, $09    ; $00
>398a08		37 38 39 30 2d 3d 08 09
>398a10		71 77 65 72 74 79 75 69		                      .text $71, $77, $65, $72, $74, $79, $75, $69, $6F, $70, $5B, $5D, $0D, $00, $61, $73    ; $10
>398a18		6f 70 5b 5d 0d 00 61 73
>398a20		64 66 67 68 6a 6b 6c 3b		                      .text $64, $66, $67, $68, $6A, $6B, $6C, $3B, $27, $60, $00, $5C, $7A, $78, $63, $76    ; $20
>398a28		27 60 00 5c 7a 78 63 76
>398a30		62 6e 6d 2c 2e 2f 00 2a		                      .text $62, $6E, $6D, $2C, $2E, $2F, $00, $2A, $00, $20, $00, $00, $00, $00, $00, $00    ; $30
>398a38		00 20 00 00 00 00 00 00
>398a40		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $40
>398a48		00 00 00 00 00 00 00 00
>398a50		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>398a58		00 00 00 00 00 00 00 00
>398a60		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>398a68		00 00 00 00 00 00 00 00
>398a70		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>398a78		00 00 00 00 00 00 00 00
>398a80		00 00 00 00 00 00 00 00		ScanCode_Prefix_Set1  .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $00
>398a88		00 00 00 00 00 00 00 00
>398a90		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $10
>398a98		00 00 00 00 00 00 00 00
>398aa0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $20
>398aa8		00 00 00 00 00 00 00 00
>398ab0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $30
>398ab8		00 00 00 00 00 00 00 00
>398ac0		00 00 00 00 00 00 00 01		                      .text $00, $00, $00, $00, $00, $00, $00, $01, $11, $00, $00, $9D, $00, $1D, $00, $05    ; $40
>398ac8		11 00 00 9d 00 1d 00 05
>398ad0		91 00 0f 7f 00 00 00 00		                      .text $91, $00, $0F, $7F, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $50
>398ad8		00 00 00 00 00 00 00 00
>398ae0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $60
>398ae8		00 00 00 00 00 00 00 00
>398af0		00 00 00 00 00 00 00 00		                      .text $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00    ; $70
>398af8		00 00 00 00 00 00 00 00
>398b00						.align 256
>398b00		00 14 1c 21 26 2a 2e 31		GAMMA_2_2_Tbl         .text  $00, $14, $1c, $21, $26, $2a, $2e, $31, $34, $37, $3a, $3d, $3f, $41, $44, $46
>398b08		34 37 3a 3d 3f 41 44 46
>398b10		48 4a 4c 4e 50 51 53 55		                      .text  $48, $4a, $4c, $4e, $50, $51, $53, $55, $57, $58, $5a, $5b, $5d, $5e, $60, $61
>398b18		57 58 5a 5b 5d 5e 60 61
>398b20		63 64 66 67 68 6a 6b 6c		                      .text  $63, $64, $66, $67, $68, $6a, $6b, $6c, $6d, $6f, $70, $71, $72, $73, $75, $76
>398b28		6d 6f 70 71 72 73 75 76
>398b30		77 78 79 7a 7b 7c 7d 7e		                      .text  $77, $78, $79, $7a, $7b, $7c, $7d, $7e, $80, $81, $82, $83, $84, $85, $86, $87
>398b38		80 81 82 83 84 85 86 87
>398b40		88 88 89 8a 8b 8c 8d 8e		                      .text  $88, $88, $89, $8a, $8b, $8c, $8d, $8e, $8f, $90, $91, $92, $93, $93, $94, $95
>398b48		8f 90 91 92 93 93 94 95
>398b50		96 97 98 99 99 9a 9b 9c		                      .text  $96, $97, $98, $99, $99, $9a, $9b, $9c, $9d, $9e, $9e, $9f, $a0, $a1, $a2, $a2
>398b58		9d 9e 9e 9f a0 a1 a2 a2
>398b60		a3 a4 a5 a5 a6 a7 a8 a8		                      .text  $a3, $a4, $a5, $a5, $a6, $a7, $a8, $a8, $a9, $aa, $ab, $ab, $ac, $ad, $ae, $ae
>398b68		a9 aa ab ab ac ad ae ae
>398b70		af b0 b0 b1 b2 b2 b3 b4		                      .text  $AF, $b0, $b0, $b1, $b2, $b2, $b3, $b4, $b5, $b5, $b6, $b7, $b7, $b8, $b9, $b9
>398b78		b5 b5 b6 b7 b7 b8 b9 b9
>398b80		ba bb bb bc bd bd be be		                      .text  $ba, $bb, $bb, $bc, $bd, $bd, $be, $be, $bf, $c0, $c0, $c1, $c2, $c2, $c3, $c4
>398b88		bf c0 c0 c1 c2 c2 c3 c4
>398b90		c4 c5 c5 c6 c7 c7 c8 c8		                      .text  $c4, $c5, $c5, $c6, $c7, $c7, $c8, $c8, $c9, $ca, $ca, $cb, $cb, $cc, $cd, $cd
>398b98		c9 ca ca cb cb cc cd cd
>398ba0		ce ce cf d0 d0 d1 d1 d2		                      .text  $ce, $ce, $cf, $d0, $d0, $d1, $d1, $d2, $d2, $d3, $d4, $d4, $d5, $d5, $d6, $d6
>398ba8		d2 d3 d4 d4 d5 d5 d6 d6
>398bb0		d7 d8 d8 d9 d9 da da db		                      .text  $d7, $d8, $d8, $d9, $d9, $da, $da, $db, $db, $dc, $dc, $dd, $de, $de, $df, $df
>398bb8		db dc dc dd de de df df
>398bc0		e0 e0 e1 e1 e2 e2 e3 e3		                      .text  $e0, $e0, $e1, $e1, $e2, $e2, $e3, $e3, $e4, $e4, $e5, $e5, $e6, $e6, $e7, $e7
>398bc8		e4 e4 e5 e5 e6 e6 e7 e7
>398bd0		e8 e8 e9 e9 ea ea eb eb		                      .text  $e8, $e8, $e9, $e9, $ea, $ea, $eb, $eb, $ec, $ec, $ed, $ed, $ee, $ee, $ef, $ef
>398bd8		ec ec ed ed ee ee ef ef
>398be0		f0 f0 f1 f1 f2 f2 f3 f3		                      .text  $f0, $f0, $f1, $f1, $f2, $f2, $f3, $f3, $f4, $f4, $f5, $f5, $f6, $f6, $f7, $f7
>398be8		f4 f4 f5 f5 f6 f6 f7 f7
>398bf0		f8 f8 f9 f9 f9 fa fa fb		                      .text  $f8, $f8, $f9, $f9, $f9, $fa, $fa, $fb, $fb, $fc, $fc, $fd, $fd, $fe, $fe, $ff
>398bf8		fb fc fc fd fd fe fe ff
>398c00						.align 256
>398c00		00 0b 11 15 19 1c 1f 22		GAMMA_1_8_Tbl         .text  $00, $0b, $11, $15, $19, $1c, $1f, $22, $25, $27, $2a, $2c, $2e, $30, $32, $34
>398c08		25 27 2a 2c 2e 30 32 34
>398c10		36 38 3a 3c 3d 3f 41 43		                      .text  $36, $38, $3a, $3c, $3d, $3f, $41, $43, $44, $46, $47, $49, $4a, $4c, $4d, $4f
>398c18		44 46 47 49 4a 4c 4d 4f
>398c20		50 51 53 54 55 57 58 59		                      .text  $50, $51, $53, $54, $55, $57, $58, $59, $5b, $5c, $5d, $5e, $60, $61, $62, $63
>398c28		5b 5c 5d 5e 60 61 62 63
>398c30		64 65 67 68 69 6a 6b 6c		                      .text  $64, $65, $67, $68, $69, $6a, $6b, $6c, $6d, $6e, $70, $71, $72, $73, $74, $75
>398c38		6d 6e 70 71 72 73 74 75
>398c40		76 77 78 79 7a 7b 7c 7d		                      .text  $76, $77, $78, $79, $7a, $7b, $7c, $7d, $7e, $7f, $80, $81, $82, $83, $84, $84
>398c48		7e 7f 80 81 82 83 84 84
>398c50		85 86 87 88 89 8a 8b 8c		                      .text  $85, $86, $87, $88, $89, $8a, $8b, $8c, $8d, $8e, $8e, $8f, $90, $91, $92, $93
>398c58		8d 8e 8e 8f 90 91 92 93
>398c60		94 95 95 96 97 98 99 9a		                      .text  $94, $95, $95, $96, $97, $98, $99, $9a, $9a, $9b, $9c, $9d, $9e, $9f, $9f, $a0
>398c68		9a 9b 9c 9d 9e 9f 9f a0
>398c70		a1 a2 a3 a3 a4 a5 a6 a6		                      .text  $a1, $a2, $a3, $a3, $a4, $a5, $a6, $a6, $a7, $a8, $a9, $aa, $aa, $ab, $ac, $ad
>398c78		a7 a8 a9 aa aa ab ac ad
>398c80		ad ae af b0 b0 b1 b2 b3		                      .text  $ad, $ae, $af, $b0, $b0, $b1, $b2, $b3, $b3, $b4, $b5, $b6, $b6, $b7, $b8, $b8
>398c88		b3 b4 b5 b6 b6 b7 b8 b8
>398c90		b9 ba bb bb bc bd bd be		                      .text  $b9, $ba, $bb, $bb, $bc, $bd, $bd, $be, $bf, $bf, $c0, $c1, $c2, $c2, $c3, $c4
>398c98		bf bf c0 c1 c2 c2 c3 c4
>398ca0		c4 c5 c6 c6 c7 c8 c8 c9		                      .text  $c4, $c5, $c6, $c6, $c7, $c8, $c8, $c9, $ca, $ca, $cb, $cc, $cc, $cd, $ce, $ce
>398ca8		ca ca cb cc cc cd ce ce
>398cb0		cf d0 d0 d1 d2 d2 d3 d4		                      .text  $cf, $d0, $d0, $d1, $d2, $d2, $d3, $d4, $d4, $d5, $d6, $d6, $d7, $d7, $d8, $d9
>398cb8		d4 d5 d6 d6 d7 d7 d8 d9
>398cc0		d9 da db db dc dc dd de		                      .text  $d9, $da, $db, $db, $dc, $dc, $dd, $de, $de, $df, $e0, $e0, $e1, $e1, $e2, $e3
>398cc8		de df e0 e0 e1 e1 e2 e3
>398cd0		e3 e4 e4 e5 e6 e6 e7 e7		                      .text  $e3, $e4, $e4, $e5, $e6, $e6, $e7, $e7, $e8, $e9, $e9, $ea, $ea, $eb, $ec, $ec
>398cd8		e8 e9 e9 ea ea eb ec ec
>398ce0		ed ed ee ef ef f0 f0 f1		                      .text  $ed, $ed, $ee, $ef, $ef, $f0, $f0, $f1, $f1, $f2, $f3, $f3, $f4, $f4, $f5, $f5
>398ce8		f1 f2 f3 f3 f4 f4 f5 f5
>398cf0		f6 f7 f7 f8 f8 f9 f9 fa		                      .text  $f6, $f7, $f7, $f8, $f8, $f9, $f9, $fa, $fb, $fb, $fc, $fc, $fd, $fd, $fe, $ff
>398cf8		fb fb fc fc fd fd fe ff
>398d00						.align 256
>398d00		1d c8 a7 ac 10 d6 52 7c		RANDOM_LUT_Tbl		    .text  $1d, $c8, $a7, $ac, $10, $d6, $52, $7c, $83, $dd, $ce, $39, $cd, $c5, $3b, $15
>398d08		83 dd ce 39 cd c5 3b 15
>398d10		22 55 3b 94 e0 33 1f 38						              .text  $22, $55, $3b, $94, $e0, $33, $1f, $38, $87, $12, $31, $65, $89, $27, $88, $42
>398d18		87 12 31 65 89 27 88 42
>398d20		b2 32 72 84 b2 b2 31 52						              .text  $b2, $32, $72, $84, $b2, $b2, $31, $52, $94, $ce, $56, $ec, $fe, $da, $58, $c9
>398d28		94 ce 56 ec fe da 58 c9
>398d30		c8 5b 53 2a 08 3b 19 c1						              .text  $c8, $5b, $53, $2a, $08, $3b, $19, $c1, $d0, $10, $2c, $b2, $4b, $ea, $32, $61
>398d38		d0 10 2c b2 4b ea 32 61
>398d40		da 34 33 8f 2b da 49 89						              .text  $da, $34, $33, $8f, $2b, $da, $49, $89, $a1, $e6, $ca, $2d, $b3, $ce, $b0, $79
>398d48		a1 e6 ca 2d b3 ce b0 79
>398d50		44 aa 32 82 91 e9 29 16						              .text  $44, $aa, $32, $82, $91, $e9, $29, $16, $5f, $e3, $fb, $bd, $15, $2e, $be, $f5
>398d58		5f e3 fb bd 15 2e be f5
>398d60		e9 4a e4 2e 60 24 94 35						              .text  $e9, $4a, $e4, $2e, $60, $24, $94, $35, $8d, $8f, $2c, $80, $0a, $5e, $99, $36
>398d68		8d 8f 2c 80 0a 5e 99 36
>398d70		ac ab 21 26 42 7c 5e bc						              .text  $ac, $ab, $21, $26, $42, $7c, $5e, $bc, $13, $52, $44, $2f, $e3, $ef, $44, $a2
>398d78		13 52 44 2f e3 ef 44 a2
>398d80		86 c1 9c 47 5f 36 6d 02						              .text  $86, $c1, $9c, $47, $5f, $36, $6d, $02, $be, $23, $02, $58, $0a, $52, $5e, $b4
>398d88		be 23 02 58 0a 52 5e b4
>398d90		9f 06 08 c9 97 cb 9e dd						              .text  $9f, $06, $08, $c9, $97, $cb, $9e, $dd, $d5, $cf, $3e, $df, $c4, $9e, $da, $bb
>398d98		d5 cf 3e df c4 9e da bb
>398da0		9b 5d c9 f5 d9 c3 7e 87						              .text  $9b, $5d, $c9, $f5, $d9, $c3, $7e, $87, $77, $7d, $b1, $3b, $4a, $68, $35, $6e
>398da8		77 7d b1 3b 4a 68 35 6e
>398db0		ee 47 ad 8f fd 73 2e 46						              .text  $ee, $47, $ad, $8f, $fd, $73, $2e, $46, $b5, $8f, $44, $63, $55, $6f, $e1, $50
>398db8		b5 8f 44 63 55 6f e1 50
>398dc0		f4 b6 a3 4f 68 c4 a5 a4						              .text  $f4, $b6, $a3, $4f, $68, $c4, $a5, $a4, $57, $74, $b9, $bd, $05, $14, $50, $eb
>398dc8		57 74 b9 bd 05 14 50 eb
>398dd0		a5 5c 57 2f 99 dc 2e 8a						              .text  $a5, $5c, $57, $2f, $99, $dc, $2e, $8a, $44, $bc, $ec, $db, $22, $58, $fc, $be
>398dd8		44 bc ec db 22 58 fc be
>398de0		5f 3f 50 bd 2a 36 ab ae						              .text  $5f, $3f, $50, $bd, $2a, $36, $ab, $ae, $24, $aa, $82, $11, $5c, $9f, $43, $4d
>398de8		24 aa 82 11 5c 9f 43 4d
>398df0		8f 0c 20 00 91 b6 45 9e						              .text  $8f, $0c, $20, $00, $91, $b6, $45, $9e, $3e, $3d, $66, $7e, $0a, $1c, $6b, $74
>398df8		3e 3d 66 7e 0a 1c 6b 74
>398e00						.align 16
>398e00		00 01 01 00 00 00 00 00		MOUSE_POINTER_PTR     .text $00,$01,$01,$00,$00,$00,$00,$00,$01,$01,$01,$00,$00,$00,$00,$00
>398e08		01 01 01 00 00 00 00 00
>398e10		01 ff ff 01 00 00 01 01		                      .text $01,$FF,$FF,$01,$00,$00,$01,$01,$FF,$FF,$FF,$01,$00,$00,$00,$00
>398e18		ff ff ff 01 00 00 00 00
>398e20		01 ff ff ff 01 01 55 ff		                      .text $01,$FF,$FF,$FF,$01,$01,$55,$FF,$01,$55,$FF,$FF,$01,$00,$00,$00
>398e28		01 55 ff ff 01 00 00 00
>398e30		01 55 ff ff ff ff 01 55		                      .text $01,$55,$FF,$FF,$FF,$FF,$01,$55,$FF,$FF,$FF,$FF,$01,$00,$00,$00
>398e38		ff ff ff ff 01 00 00 00
>398e40		00 01 55 ff ff ff ff ff		                      .text $00,$01,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01,$00,$00
>398e48		ff ff 01 ff ff 01 00 00
>398e50		00 00 01 55 ff ff ff ff		                      .text $00,$00,$01,$55,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01,$FF,$01,$00,$00
>398e58		01 ff ff 01 ff 01 00 00
>398e60		00 00 01 01 55 ff ff ff		                      .text $00,$00,$01,$01,$55,$FF,$FF,$FF,$FF,$01,$FF,$FF,$FF,$01,$00,$00
>398e68		ff 01 ff ff ff 01 00 00
>398e70		00 00 01 55 01 55 ff ff		                      .text $00,$00,$01,$55,$01,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01,$01,$00
>398e78		ff ff ff ff ff 01 01 00
>398e80		00 00 01 55 55 55 ff ff		                      .text $00,$00,$01,$55,$55,$55,$FF,$FF,$FF,$FF,$FF,$FF,$01,$FF,$FF,$01
>398e88		ff ff ff ff 01 ff ff 01
>398e90		00 00 00 01 55 55 55 ff		                      .text $00,$00,$00,$01,$55,$55,$55,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$01
>398e98		ff ff ff ff ff ff ff 01
>398ea0		00 00 00 00 01 55 55 55		                      .text $00,$00,$00,$00,$01,$55,$55,$55,$55,$55,$01,$FF,$FF,$55,$01,$00
>398ea8		55 55 01 ff ff 55 01 00
>398eb0		00 00 00 00 00 01 01 01		                      .text $00,$00,$00,$00,$00,$01,$01,$01,$01,$01,$55,$FF,$55,$01,$00,$00
>398eb8		01 01 55 ff 55 01 00 00
>398ec0		00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$01,$55,$55,$55,$01,$00,$00,$00
>398ec8		01 55 55 55 01 00 00 00
>398ed0		00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$01,$55,$55,$01,$00,$00,$00,$00
>398ed8		01 55 55 01 00 00 00 00
>398ee0		00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$00,$01,$01,$00,$00,$00,$00,$00
>398ee8		00 01 01 00 00 00 00 00
>398ef0		00 00 00 00 00 00 00 00		                      .text $00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00,$00
>398ef8		00 00 00 00 00 00 00 00
>3a0000		5c 37 8a 3a 5c 49 70 3a		        .binary "binaries/basic816_3A0000.bin"
>3a0008		5c 3b 27 3a 5c ba 02 3a 5c 58 00 3a 5c b8 00 3a
>3a0018		5c d4 03 3a 5c 5e 02 3a 5c 79 02 3a 5c 80 02 3a
>3a0028		0b 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 85 b5
>3a0038		c2 20 a5 a6 d0 06 e2 20 a5 a8 f0 11 c2 10 a4 ab
>3a0048		c4 a9 f0 09 e2 20 a5 b5 97 a6 c8 84 ab 28 2b 60
>3a0058		08 c2 10 e2 20 a9 01 20 1c 00 a2 00 00 a9 00 9f
>3a0068		00 4c 00 e8 e0 00 01 d0 f6 a2 00 00 20 14 00 c9
>3a0078		0d d0 03 4c b1 00 c9 08 d0 1a e0 00 00 f0 ed da
>3a0088		bf 01 4c 00 9f 00 4c 00 f0 06 e8 e0 ff 00 d0 f0
>3a0098		fa ca 80 0e c9 20 90 d4 9f 00 4c 00 e8 20 18 00
>3a00a8		80 ca a9 08 20 18 00 80 c3 a9 00 20 1c 00 28 60
>3a00b8		da 5a 8b 0b 08 22 4c 10 00 28 2b ab 7a fa 60 08
>3a00c8		e2 30 48 a9 1b 20 18 00 a9 5b 20 18 00 68 20 18
>3a00d8		00 28 60 0b 8b 08 08 e2 20 48 a9 00 48 ab 68 28
>3a00e8		08 c2 20 48 a9 00 08 5b 68 28 c2 20 3b 38 e9 04
>3a00f8		00 1b e2 20 a9 00 83 02 83 03 83 04 20 14 00 c9
>3a0108		00 f0 f9 83 01 a3 02 d0 35 a3 01 c9 08 d0 0a 20
>3a0118		18 00 a9 50 20 c7 00 80 e3 c9 0d f0 0a c9 1b d0
>3a0128		06 a9 01 83 02 80 d5 20 18 00 a3 01 85 0c c2 20
>3a0138		3b 18 69 04 00 1b e2 20 a5 0c 28 2b ab 60 c9 01
>3a0148		d0 10 a3 01 c9 5b f0 03 82 a9 ff a9 02 83 02 82
>3a0158		aa ff c9 02 d0 29 a3 01 c9 41 90 0c c9 45 b0 08
>3a0168		a3 01 20 c7 00 82 8c ff c9 30 90 10 c9 3a b0 0c
>3a0178		38 e9 30 83 03 a9 03 83 02 82 80 ff 82 75 ff c9
>3a0188		03 d0 41 a3 01 c9 30 90 29 c9 3a b0 25 a3 03 8f
>3a0198		00 01 00 a9 00 8f 01 01 00 8f 03 01 00 a9 0a 8f
>3a01a8		02 01 00 a3 01 38 e9 30 18 6f 04 01 00 83 03 82
>3a01b8		4a ff c9 3b d0 07 a9 04 83 02 82 3f ff c9 7e f0
>3a01c8		40 82 30 ff c9 04 f0 03 82 5f ff a3 01 c9 30 90
>3a01d8		29 c9 3a b0 25 a3 04 8f 00 01 00 a9 00 8f 01 01
>3a01e8		00 8f 03 01 00 a9 0a 8f 02 01 00 a3 01 38 e9 30
>3a01f8		18 6f 04 01 00 83 04 82 02 ff c9 7e f0 03 82 f3
>3a0208		fe a3 03 c9 02 f0 0b c9 03 f0 0b c9 18 f0 0f 82
>3a0218		e2 fe a9 40 80 02 a9 50 20 c7 00 82 d6 fe a5 d2
>3a0228		d0 10 a3 04 c9 08 d0 0a a9 1b 20 18 00 a9 5f 20
>3a0238		18 00 82 bf fe 08 e2 20 af 00 00 af 89 3c f0 08
>3a0248		09 03 8f 00 00 af 80 0c 09 01 8f 00 00 af a9 00
>3a0258		22 3c 10 00 28 60 08 e2 20 c9 00 f0 08 af 10 00
>3a0268		af 09 01 80 06 af 10 00 af 29 fe 8f 10 00 af 28
>3a0278		60 08 22 84 10 00 28 60 48 da 5a 0b 08 e2 20 c2
>3a0288		10 a2 00 00 a9 20 9f 00 a0 af af 1e 00 00 9f 00
>3a0298		c0 af e8 e0 00 20 d0 ec 08 c2 20 48 a9 00 00 5b
>3a02a8		68 28 a2 00 00 a0 00 00 22 84 10 00 28 2b 7a fa
>3a02b8		68 60 da 5a 0b 08 08 c2 20 48 a9 00 08 5b 68 28
>3a02c8		c2 30 af 0c 00 00 85 08 e2 20 af 0e 00 00 c2 20
>3a02d8		29 ff 00 85 0a af 11 00 00 8f 08 01 00 af 1c 00
>3a02e8		00 3a 8f 0a 01 00 18 a5 08 6f 0c 01 00 85 08 a5
>3a02f8		0a 69 00 00 85 0a e2 20 af 0f 00 00 85 8f a0 00
>3a0308		00 a2 00 00 b7 08 9f 00 4f 00 e8 c8 c4 8f d0 f4
>3a0318		af 0f 00 00 3a aa bf 00 4f 00 c9 20 d0 09 a9 00
>3a0328		9f 00 4f 00 ca 10 ef 28 2b 7a fa 60 e2 20 a2 00
>3a0338		00 a9 00 9f 18 f0 3a e8 e0 40 00 d0 f6 a9 80 8f
>3a0348		b4 08 00 e2 20 a9 00 8f 89 0f 00 a9 00 8f 00 02
>3a0358		af 8f 0c 02 af 8f 18 02 af 8f 24 02 af 60 08 e2
>3a0368		20 48 48 a9 00 22 3c 10 00 68 22 18 10 00 af 89
>3a0378		0f 00 29 01 d0 f8 68 28 60 08 e2 20 48 48 a9 01
>3a0388		22 3c 10 00 68 22 18 10 00 af 89 0f 00 29 01 d0
>3a0398		f8 68 28 60 08 c2 20 48 e2 20 a9 0d 20 18 00 c2
>3a03a8		20 68 28 60 08 22 78 10 00 28 60 08 0b 08 c2 20
>3a03b8		48 a9 00 08 5b 68 28 e2 20 a5 b6 1a 85 b6 cf 13
>3a03c8		00 00 90 05 20 14 00 64 b6 2b 28 60 da 5a 0b 08
>3a03d8		08 c2 20 48 a9 00 08 5b 68 28 e2 20 c2 10 8f b5
>3a03e8		08 00 af b4 08 00 29 20 f0 07 af b5 08 00 20 28
>3a03f8		00 af b4 08 00 29 80 f0 07 af b5 08 00 20 66 03
>3a0408		af b4 08 00 29 40 f0 14 af b5 08 00 20 81 03 af
>3a0418		b5 08 00 c9 0d d0 05 a9 0a 20 81 03 28 2b 7a fa
>3a0428		60 08 e2 20 bd 00 00 f0 06 20 18 00 e8 80 f5 28
>3a0438		60 08 c2 20 48 48 4a 4a 4a 4a 4a 4a 4a 4a 20 53
>3a0448		04 68 29 ff 00 20 53 04 68 28 60 08 c2 20 48 e2
>3a0458		20 48 4a 4a 4a 4a 20 6a 04 68 20 6a 04 c2 20 68
>3a0468		28 60 08 c2 30 da 29 0f 00 aa bf 00 d0 3a 20 18
>3a0478		00 fa 28 60 08 c2 30 48 da 5a 8b 0b c2 30 a3 0b
>3a0488		18 69 03 00 aa e2 20 a9 3a 48 ab bd 00 00 f0 06
>3a0498		20 66 03 e8 80 f5 c2 30 2b ab 7a fa 68 28 60 08
>3a04a8		e2 20 c9 5b b0 04 c9 41 b0 0b c9 7b b0 04 c9 61
>3a04b8		b0 03 28 18 60 28 38 60 08 e2 20 c9 3a b0 04 c9
>3a04c8		30 b0 03 28 18 60 28 38 60 08 e2 20 c9 3a b0 04
>3a04d8		c9 30 b0 13 c9 67 b0 04 c9 61 b0 0b c9 47 b0 04
>3a04e8		c9 41 b0 03 28 18 60 28 38 60 08 e2 20 c9 3a b0
>3a04f8		04 c9 30 b0 12 c9 67 b0 04 c9 61 b0 0f c9 47 b0
>3a0508		04 c9 41 b0 09 28 60 38 e9 30 80 f9 29 df 38 e9
>3a0518		37 80 f2 08 e2 20 c9 7b b0 06 c9 61 90 02 29 df
>3a0528		28 60 08 e2 20 c2 10 bd 00 00 f0 09 20 1b 05 9d
>3a0538		00 00 e8 80 f2 28 60 08 0b 08 c2 20 48 a9 00 08
>3a0548		5b 68 28 c2 20 48 06 23 26 25 a5 23 85 0c a5 25
>3a0558		85 0e 06 0c 26 0e 06 0c 26 0e 18 a5 23 65 0c 85
>3a0568		23 a5 25 65 0e 85 25 68 2b 28 60 08 0b 08 c2 20
>3a0578		48 a9 00 08 5b 68 28 c2 20 a5 23 8f 1a 01 00 a9
>3a0588		0a 00 8f 18 01 00 af 1c 01 00 85 23 64 25 af 1e
>3a0598		01 00 85 29 64 2b e2 20 a9 00 85 27 85 2d 2b 28
>3a05a8		60 08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 20 a5
>3a05b8		23 8f 1a 01 00 a9 64 00 8f 18 01 00 af 1c 01 00
>3a05c8		85 23 64 25 af 1e 01 00 85 29 64 2b e2 20 a9 00
>3a05d8		85 27 85 2d 2b 28 60 08 c2 20 a5 23 d0 08 a5 25
>3a05e8		d0 04 28 e2 02 60 28 c2 02 60 08 c2 30 a9 ff ff
>3a05f8		85 23 85 25 e2 20 a9 00 85 27 28 60 08 c2 30 a9
>3a0608		00 00 85 23 85 25 e2 20 a9 00 85 27 28 60 08 e2
>3a0618		20 a5 27 c9 00 f0 07 c9 01 d0 05 20 cf 5b 28 60
>3a0628		08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3
>3a0638		08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08
>3a0648		e2 20 a5 2d c9 00 f0 37 c9 01 d0 35 c2 20 a5 25
>3a0658		48 a5 23 48 c2 20 a5 29 85 23 a5 2b 85 25 e2 20
>3a0668		a9 01 85 27 20 cf 5b c2 20 a5 23 85 29 a5 25 85
>3a0678		2b e2 20 a9 00 85 2d c2 20 68 85 23 68 85 25 28
>3a0688		60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f
>3a0698		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a06a8		08 e2 20 a5 27 c9 02 d0 02 28 60 08 c2 20 48 a9
>3a06b8		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a06c8		ff 00 20 23 1e e2 20 dc d4 08 08 e2 20 a5 27 c9
>3a06d8		00 f0 07 c9 01 d0 0b 20 cf 5b c2 20 a5 25 d0 21
>3a06e8		28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04
>3a06f8		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a0708		08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f
>3a0718		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a0728		08 e2 20 a5 27 c9 00 f0 07 c9 01 d0 11 20 cf 5b
>3a0738		a5 26 d0 29 a5 25 d0 25 a5 24 d0 21 28 60 08 c2
>3a0748		20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08 00
>3a0758		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2 20
>3a0768		48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00 c2
>3a0778		20 29 ff 00 20 23 1e e2 20 dc d4 08 08 e2 20 a5
>3a0788		27 c9 01 f0 26 c9 00 f0 1f 08 c2 20 48 a9 00 08
>3a0798		5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00
>3a07a8		20 23 1e e2 20 dc d4 08 20 c9 5b 28 60 08 e2 20
>3a07b8		a5 2d c9 01 f0 26 c9 00 f0 1f 08 c2 20 48 a9 00
>3a07c8		08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff
>3a07d8		00 20 23 1e e2 20 dc d4 08 20 e6 07 28 60 c2 20
>3a07e8		a5 25 48 a5 23 48 c2 20 a5 29 85 23 a5 2b 85 25
>3a07f8		e2 20 a9 00 85 27 20 c9 5b c2 20 a5 23 85 29 a5
>3a0808		25 85 2b e2 20 a9 01 85 2d c2 20 68 85 23 68 85
>3a0818		25 60 08 e2 20 a5 27 c9 00 f0 23 c9 01 f0 2e 08
>3a0828		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08
>3a0838		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 a5 2d
>3a0848		c9 00 f0 16 c9 01 d0 d7 20 c9 5b 80 0d a5 2d c9
>3a0858		01 f0 07 c9 00 d0 c8 20 e6 07 e2 20 a5 27 28 60
>3a0868		08 e2 20 a5 27 c9 02 d0 25 a5 2d c9 02 f0 24 08
>3a0878		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08
>3a0888		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20 1a
>3a0898		08 a5 27 28 60 08 0b 08 c2 20 48 a9 00 08 5b 68
>3a08a8		28 c2 30 64 23 64 25 e2 20 64 27 a7 00 c9 26 f0
>3a08b8		44 e2 20 a7 00 20 c0 04 90 76 20 3f 05 38 e9 30
>3a08c8		c2 20 29 ff 00 18 65 23 85 23 a5 25 69 00 00 85
>3a08d8		25 20 e2 20 80 db 08 c2 20 48 a9 00 08 5b 68 28
>3a08e8		e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a08f8		e2 20 dc d4 08 20 e2 20 a7 00 c9 48 f0 04 c9 68
>3a0908		d0 d4 20 e2 20 e2 20 a7 00 20 d1 04 90 22 20 f2
>3a0918		04 c2 20 06 23 26 25 06 23 26 25 06 23 26 25 06
>3a0928		23 26 25 29 ff 00 18 65 23 85 23 20 e2 20 80 d5
>3a0938		2b 28 60 08 c2 30 a5 04 f0 1c 38 a5 04 e5 1a a8
>3a0948		e2 20 b7 1a f0 10 c9 20 f0 06 c9 09 f0 02 28 60
>3a0958		88 c0 ff ff d0 ec a9 00 60 08 0b 08 c2 20 48 a9
>3a0968		00 08 5b 68 28 c2 30 a5 1a 85 00 e2 20 a5 1c 85
>3a0978		02 20 03 21 a7 00 20 c0 04 90 0c 20 9d 08 c2 20
>3a0988		a5 23 85 d7 20 03 21 c2 20 a5 00 85 1a e2 20 a5
>3a0998		02 85 1c 20 af 09 e2 20 20 20 0a c9 00 f0 05 20
>3a09a8		cb 0b 80 f4 2b 28 60 08 c2 20 a5 1a 85 00 a5 1c
>3a09b8		85 02 a2 00 00 e2 20 a0 00 00 e0 00 00 f0 0d b7
>3a09c8		00 f0 53 c9 3a f0 04 c9 20 d0 33 c8 b7 00 f0 46
>3a09d8		c9 52 f0 10 c9 72 d0 26 b7 00 f0 3a c9 52 f0 04
>3a09e8		c9 72 d0 1a c8 b7 00 f0 2d c9 45 f0 04 c9 65 d0
>3a09f8		0d c8 b7 00 f0 20 c9 4d f0 0a c9 6d f0 06 e8 20
>3a0a08		e2 20 80 b3 a7 00 c9 3a d0 03 20 e2 20 a9 03 85
>3a0a18		1e a9 91 20 cb 0b 28 60 08 0b 08 c2 20 48 a9 00
>3a0a28		08 5b 68 28 e2 20 a9 7f 85 1e c2 10 20 80 0b a5
>3a0a38		1e d0 03 4c c0 0a c2 20 a5 1a 85 00 e2 20 a5 1c
>3a0a48		85 02 c2 20 64 04 64 06 e2 30 a0 00 b7 00 f0 da
>3a0a58		c9 91 f0 d6 c8 c4 1e 90 f3 c2 10 a7 00 c9 22 d0
>3a0a68		05 20 e2 0a 80 28 a5 1e c9 03 90 19 c2 20 a5 00
>3a0a78		c5 1a d0 08 e2 20 a5 02 c5 1c f0 09 e2 20 a7 04
>3a0a88		20 12 51 b0 09 e2 20 20 f2 0a c9 00 d0 11 c2 20
>3a0a98		a5 00 85 04 e2 20 a5 02 85 06 20 e2 20 80 a9 c9
>3a0aa8		81 d0 15 20 3b 09 c9 00 f0 11 89 80 f0 08 c9 90
>3a0ab8		f0 04 a9 af 80 02 a9 81 2b 28 60 08 c2 20 48 a9
>3a0ac8		00 08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29
>3a0ad8		ff 00 20 23 1e e2 20 dc d4 08 08 e2 20 20 e2 20
>3a0ae8		a7 00 f0 04 c9 22 d0 f5 28 60 da 5a 08 0b 08 c2
>3a0af8		20 48 a9 00 08 5b 68 28 c2 20 a5 04 d0 0a e2 20
>3a0b08		a5 04 d0 04 a9 00 80 0a e2 20 a7 04 20 12 51 a9
>3a0b18		00 2a 85 28 c2 30 a9 c0 0c 85 08 e2 20 a9 3a 85
>3a0b28		0a a2 80 00 e2 20 a0 01 00 b7 08 f0 31 c5 1e d0
>3a0b38		32 c2 30 a0 02 00 b7 08 85 0c e2 20 a9 3a 85 0e
>3a0b48		a5 28 f0 07 a7 0c 20 12 51 b0 18 e2 10 a0 00 b7
>3a0b58		00 20 1b 05 d7 0c d0 0b c8 c4 1e 90 f2 8a 2b 28
>3a0b68		7a fa 60 c2 30 18 a5 08 69 08 00 85 08 e2 20 a5
>3a0b78		0a 69 00 85 0a e8 80 ac 08 0b 8b 08 c2 20 48 a9
>3a0b88		00 08 5b 68 28 c2 30 a9 c0 0c 85 08 a9 3a 00 85
>3a0b98		0a 64 0c e2 20 a0 01 00 b7 08 f0 1d c5 1e b0 06
>3a0ba8		c5 0c 90 02 85 0c c2 20 18 a5 08 69 08 00 85 08
>3a0bb8		a5 0a 69 00 00 85 0a 80 da e2 20 a5 0c 85 1e ab
>3a0bc8		2b 28 60 08 0b 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a0bd8		20 87 00 c2 20 18 a5 00 69 01 00 85 08 a5 02 69
>3a0be8		00 00 85 0a e2 10 a4 1e 88 e2 20 b7 08 87 08 f0
>3a0bf8		13 c2 20 18 a5 08 69 01 00 85 08 a5 0a 69 00 00
>3a0c08		85 0a 80 e5 2b 28 60 08 c2 30 29 7f 00 0a 0a 0a
>3a0c18		18 69 c0 0c aa 28 60 08 8b 0b 08 c2 20 48 a9 00
>3a0c28		08 5b 68 28 08 e2 20 48 a9 3a 48 ab 68 28 e2 20
>3a0c38		c2 10 20 0f 0c bd 00 00 c2 20 29 0f 00 2b ab 28
>3a0c48		60 08 8b 0b 08 c2 20 48 a9 00 08 5b 68 28 08 e2
>3a0c58		20 48 a9 3a 48 ab 68 28 c2 30 20 0f 0c bd 04 00
>3a0c68		2b ab 28 60 08 8b 0b 08 c2 20 48 a9 00 08 5b 68
>3a0c78		28 08 e2 20 48 a9 3a 48 ab 68 28 e2 20 c2 10 20
>3a0c88		0f 0c bd 00 00 c2 20 29 f0 00 2b ab 28 60 08 8b
>3a0c98		0b 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20 48 a9
>3a0ca8		3a 48 ab 68 28 e2 20 c2 10 20 0f 0c bd 06 00 c2
>3a0cb8		20 29 ff 00 2b ab 28 60 03 01 10 d0 a8 27 02 00
>3a0cc8		03 01 12 d0 e8 27 02 00 02 01 14 d0 1f 28 02 00
>3a0cd8		02 01 16 d0 56 28 02 00 02 03 18 d0 60 28 02 00
>3a0ce8		00 01 1c d0 73 28 02 00 04 02 1e d0 31 2a 02 00
>3a0cf8		04 02 21 d0 f1 29 02 00 04 02 24 d0 b1 29 02 00
>3a0d08		04 01 27 d0 f1 28 02 00 04 01 29 d0 71 29 02 00
>3a0d18		04 01 2b d0 31 29 02 00 05 03 2d d0 db 28 01 00
>3a0d28		06 03 31 d0 ad 28 02 00 07 02 35 d0 c4 28 02 00
>3a0d38		ff 01 38 d0 00 00 00 00 40 01 3a d0 00 00 00 00
>3a0d48		20 03 3c d0 44 41 00 00 20 05 40 d0 49 45 00 00
>3a0d58		20 03 46 d0 94 44 00 00 20 04 4a d0 34 44 00 00
>3a0d68		20 03 4f d0 2b 44 00 00 20 02 53 d0 c3 43 00 00
>3a0d78		50 04 56 d0 00 00 00 00 50 04 5b d0 00 00 00 00
>3a0d88		20 05 60 d0 06 43 00 00 20 06 66 d0 7f 43 00 00
>3a0d98		20 03 6d d0 5b 41 00 00 50 02 71 d0 00 00 00 00
>3a0da8		50 04 74 d0 00 00 00 00 20 04 79 d0 4f 42 00 00
>3a0db8		20 02 7e d0 55 41 00 00 20 04 81 d0 58 41 00 00
>3a0dc8		50 05 86 d0 00 00 00 00 50 05 8c d0 00 00 00 00
>3a0dd8		20 04 92 d0 52 41 00 00 20 03 97 d0 8a 44 00 00
>3a0de8		20 04 9b d0 25 41 00 00 20 04 a0 d0 b5 40 00 00
>3a0df8		20 05 a5 d0 4b 40 00 00 20 05 ab d0 d8 3f 00 00
>3a0e08		20 03 b1 d0 d4 3f 00 00 20 04 b5 d0 b5 3e 00 00
>3a0e18		20 04 ba d0 c7 3f 00 00 20 07 bf d0 cb 3f 00 00
>3a0e28		20 03 c7 d0 08 3e 00 00 20 04 cb d0 71 3d 00 00
>3a0e38		00 01 d0 d0 71 2a 01 00 30 03 d2 d0 61 4b 00 00
>3a0e48		30 04 d6 d0 b1 4b 00 00 30 05 db d0 7a 4c 00 00
>3a0e58		30 05 e1 d0 07 4c 00 00 30 04 e7 d0 d9 4c 00 00
>3a0e68		30 03 ec d0 2e 4d 00 00 30 03 f0 d0 73 4d 00 00
>3a0e78		30 03 f4 d0 fc 4d 00 00 30 03 f8 d0 85 4e 00 00
>3a0e88		30 03 fc d0 e7 4e 00 00 30 04 00 d1 d3 4a 00 00
>3a0e98		30 03 05 d1 72 4a 00 00 30 04 09 d1 24 4a 00 00
>3a0ea8		30 03 0e d1 ce 49 00 00 30 05 12 d1 05 49 00 00
>3a0eb8		30 06 18 d1 24 48 00 00 30 04 1f d1 6f 47 00 00
>3a0ec8		10 03 24 d1 4e 50 00 00 10 03 28 d1 19 50 00 00
>3a0ed8		10 04 2c d1 22 6c 00 00 10 04 31 d1 65 50 00 00
>3a0ee8		10 03 36 d1 49 69 00 00 20 05 3a d1 f4 6a 00 00
>3a0ef8		10 04 40 d1 cf 6b 00 00 20 05 45 d1 db 6c 00 00
>3a0f08		20 03 4b d1 fa 6d 00 00 10 04 4f d1 67 6d 00 00
>3a0f18		20 06 54 d1 70 6e 00 00 20 04 5b d1 94 6f 00 00
>3a0f28		10 07 60 d1 16 50 00 00 20 03 68 d1 ff 3c 00 00
>3a0f38		20 05 6c d1 0f 3c 00 00 20 09 72 d1 30 2c 00 00
>3a0f48		20 09 7c d1 bd 2b 00 00 20 0a 86 d1 ed 2b 00 00
>3a0f58		20 07 91 d1 2a 2b 00 00 30 08 99 d1 26 46 00 00
>3a0f68		20 07 a2 d1 bf 2a 00 00 30 08 aa d1 90 46 00 00
>3a0f78		20 08 b3 d1 75 2d 00 00 20 08 bc d1 a9 2c 00 00
>3a0f88		20 06 c5 d1 af 2e 00 00 20 09 cc d1 b7 2f 00 00
>3a0f98		20 04 d6 d1 14 31 00 00 20 04 db d1 85 31 00 00
>3a0fa8		20 04 e0 d1 1e 32 00 00 20 06 e5 d1 5a 33 00 00
>3a0fb8		20 08 ec d1 f8 33 00 00 20 0a f5 d1 46 34 00 00
>3a0fc8		20 07 00 d2 7d 35 00 00 20 07 08 d2 fb 35 00 00
>3a0fd8		20 08 10 d2 6d 36 00 00 20 06 19 d2 aa 36 00 00
>3a0fe8		20 07 20 d2 da 39 00 00 50 06 28 d2 00 00 00 00
>3a0ff8		50 04 2f d2 00 00 00 00 20 06 34 d2 ef 3b 00 00
>3a1008		30 03 3b d2 3d 4f 00 00 30 03 3f d2 f5 46 00 00
>3a1018		30 03 43 d2 50 4f 00 00 30 03 47 d2 66 4f 00 00
>3a1028		30 03 4b d2 7c 4f 00 00 30 02 4f d2 92 4f 00 00
>3a1038		30 04 52 d2 a8 4f 00 00 30 04 57 d2 be 4f 00 00
>3a1048		30 04 5c d2 d4 4f 00 00 30 03 61 d2 ea 4f 00 00
>3a1058		30 03 65 d2 00 50 00 00 30 05 69 d2 4b 47 00 00
>3a1068		00 00 00 00 00 00 00 00 08 0b 08 c2 20 48 a9 00
>3a1078		08 5b 68 28 c2 30 a9 ff ff 85 ba e2 20 a9 37 85
>3a1088		bc c2 20 64 b7 64 bd e2 20 64 b9 64 bf 2b 28 60
>3a1098		5a 08 e2 20 85 ea c2 10 86 8f c2 20 a5 0e 48 a5
>3a10a8		0c 48 a5 12 48 a5 10 48 20 48 11 b0 03 20 cc 10
>3a10b8		20 d4 12 c2 20 68 85 10 68 85 12 68 85 0c 68 85
>3a10c8		0e 28 7a 60 08 0b 08 c2 20 48 a9 00 08 5b 68 28
>3a10d8		e2 20 a6 8f ca 86 0c e8 c2 30 38 a5 ba e5 0c 85
>3a10e8		c0 e2 20 a5 bc e9 00 85 c2 20 d4 12 e2 20 a5 ea
>3a10f8		a0 00 00 97 c3 a9 00 a0 01 00 97 c3 a0 02 00 97
>3a1108		c3 c2 20 a9 00 00 97 c3 c2 20 18 a5 ba 69 01 00
>3a1118		a0 05 00 97 c3 e2 20 c8 c8 a5 bc 69 00 97 c3 c2
>3a1128		20 a5 c0 85 b7 e2 20 a5 c2 85 b9 c2 20 38 a5 c3
>3a1138		e9 01 00 85 ba e2 20 a5 c5 e9 00 85 bc 2b 28 60
>3a1148		08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 30 c2 20
>3a1158		a5 bd 85 c9 e2 20 a5 bf 85 cb a5 c9 d0 17 e2 20
>3a1168		a5 cb d0 11 c2 20 a9 00 00 85 cf e2 20 a9 00 85
>3a1178		d1 2b 28 18 60 c2 20 a0 05 00 b7 c9 85 cc e2 20
>3a1188		c8 c8 b7 c9 85 ce c2 20 18 a5 c9 65 8f 85 0c e2
>3a1198		20 a5 cb 69 00 85 0e c2 20 18 a5 0c 69 08 00 85
>3a11a8		0c e2 20 a5 0e 69 00 85 0e c2 20 a5 0c c5 cc d0
>3a11b8		28 e2 20 a5 0e c5 ce d0 20 c2 20 a5 cf d0 5d e2
>3a11c8		20 a5 d1 d0 57 c2 20 a0 02 00 b7 c9 85 bd e2 20
>3a11d8		c8 c8 b7 c9 85 bf 4c 85 12 c2 20 a5 0c 69 08 00
>3a11e8		85 10 e2 20 a5 0e 69 00 85 12 e2 20 a5 c6 c5 10
>3a11f8		b0 3e 90 08 c2 20 a5 c6 c5 10 b0 34 c2 20 a5 c9
>3a1208		85 cf e2 20 a5 cb 85 d1 c2 20 a0 02 00 b7 cf 85
>3a1218		c9 e2 20 c8 c8 b7 cf 85 cb 4c 62 11 c2 20 a0 02
>3a1228		00 b7 c9 97 cf e2 20 c8 c8 b7 c9 97 cf 4c 85 12
>3a1238		c2 20 a0 05 00 b7 c9 97 0c e2 20 c8 c8 b7 c9 97
>3a1248		0c c2 20 a0 02 00 b7 c9 97 0c e2 20 c8 c8 b7 c9
>3a1258		97 0c c2 20 a5 cf d0 14 e2 20 a5 cf d0 0e c2 20
>3a1268		a5 0c 85 bd e2 20 a5 0e 85 bf 80 11 c2 20 a0 02
>3a1278		00 a5 0c 97 cf e2 20 c8 c8 a5 0e 97 cf c2 20 a5
>3a1288		c9 85 c3 e2 20 a5 cb 85 c5 c2 20 a5 c3 85 b7 e2
>3a1298		20 a5 c5 85 b9 c2 20 a0 05 00 a5 0c 97 c3 e2 20
>3a12a8		c8 c8 a5 0e 97 c3 c2 20 a0 02 00 a9 00 00 97 c3
>3a12b8		e2 20 c8 c8 97 c3 e2 20 a5 ea e2 20 a0 00 00 97
>3a12c8		c3 a0 01 00 a9 00 97 c3 2b 28 38 60 08 c2 20 38
>3a12d8		a5 c0 e9 08 00 85 c3 e2 20 a5 c2 e9 00 85 c5 28
>3a12e8		60 08 e2 20 a5 c5 f0 04 c9 38 b0 12 c2 20 a5 c3
>3a12f8		f0 0c e2 20 a0 01 00 b7 c3 1a 97 c3 28 60 00 ea
>3a1308		08 e2 20 a5 c5 f0 04 c9 38 b0 17 c2 20 a5 c3 f0
>3a1318		11 e2 20 a0 01 00 b7 c3 3a 97 c3 d0 03 20 2c 13
>3a1328		28 60 00 ea 08 c2 20 a5 bd d0 21 e2 20 a5 bf d0
>3a1338		1b a5 c5 85 bf c2 20 a5 c3 85 bd a9 00 00 a0 02
>3a1348		00 97 c3 c8 c8 e2 20 97 c3 4c 13 14 e2 20 a5 bf
>3a1358		c5 c5 90 28 c2 20 a5 bd c5 c3 90 20 c2 20 a5 bd
>3a1368		a0 02 00 97 c3 e2 20 c8 c8 a5 bf 97 c3 c2 20 a5
>3a1378		c3 85 bd e2 20 a5 c5 85 bf 4c 13 14 c2 20 a5 bd
>3a1388		85 08 e2 20 a5 bf 85 0a e2 20 a0 04 00 b7 08 c5
>3a1398		c8 90 32 d0 0b c2 20 a0 02 00 b7 08 c5 c6 90 25
>3a13a8		c2 20 a0 02 00 b7 08 97 c3 e2 20 c8 c8 b7 08 97
>3a13b8		c3 c2 20 a5 c3 a0 02 00 97 08 e2 20 a5 c5 c8 c8
>3a13c8		97 08 4c 13 14 c2 20 a0 02 00 b7 08 d0 08 e2 20
>3a13d8		c8 c8 b7 08 f0 19 c2 20 a0 02 00 b7 08 85 0c e2
>3a13e8		20 c8 c8 b7 08 85 0a c2 20 a5 0c 85 08 80 99 c2
>3a13f8		20 a5 c3 a0 02 00 97 08 e2 20 c8 c8 a5 c5 97 08
>3a1408		a9 00 97 c3 c2 20 a0 02 00 97 c3 20 18 14 28 60
>3a1418		08 c2 20 a5 bd 85 c3 e2 20 a5 bf 85 c5 c2 20 a5
>3a1428		c3 d0 09 e2 20 a5 c5 d0 03 4c bb 14 c2 20 a0 02
>3a1438		00 b7 c3 85 0c e2 20 c8 c8 b7 c3 85 0e c2 20 a0
>3a1448		05 00 b7 c3 85 10 e2 20 c8 c8 b7 c3 85 12 c2 20
>3a1458		a5 0c c5 10 d0 08 e2 20 a5 0e c5 12 f0 1f c2 20
>3a1468		a0 02 00 b7 c3 85 0c e2 20 c8 c8 b7 c3 85 0e c2
>3a1478		20 a5 0c 85 c3 e2 20 a5 0e 85 c5 80 a0 c2 20 a0
>3a1488		02 00 b7 c3 85 0c e2 20 c8 c8 b7 c3 85 0e c2 20
>3a1498		a0 02 00 b7 0c 97 c3 e2 20 c8 c8 b7 0c 97 c3 c2
>3a14a8		20 a0 05 00 b7 0c 97 c3 e2 20 c8 c8 b7 0c 97 c3
>3a14b8		4c 34 14 28 60 08 c2 20 64 16 64 18 28 60 08 c2
>3a14c8		30 a5 16 d0 16 a5 18 d0 12 e2 20 64 16 a5 e2 1a
>3a14d8		1a 85 17 a5 e3 85 18 64 19 80 07 c2 20 a5 17 1a
>3a14e8		85 17 c2 20 a5 bb 3a c5 17 f0 02 b0 1f 08 c2 20
>3a14f8		48 a9 00 08 5b 68 28 e2 20 a9 03 8f d3 08 00 c2
>3a1508		20 29 ff 00 20 23 1e e2 20 dc d4 08 28 60 c9 00
>3a1518		d0 05 c0 01 00 f0 05 09 30 97 16 c8 60 08 c2 30
>3a1528		64 0c a5 25 10 1a 18 a5 23 49 ff ff 69 01 00 85
>3a1538		23 a5 25 49 ff ff 69 00 00 85 25 a9 ff ff 85 0c
>3a1548		64 10 64 12 64 14 a2 1f 00 f8 06 23 26 25 a5 10
>3a1558		65 10 85 10 a5 12 65 12 85 12 a5 14 65 14 85 14
>3a1568		ca 10 e7 d8 e2 20 20 c6 14 a0 00 00 a5 0c f0 04
>3a1578		a9 2d 80 02 a9 20 97 16 c8 a2 05 00 b5 10 29 f0
>3a1588		4a 4a 4a 4a 20 16 15 b5 10 29 0f 20 16 15 ca 10
>3a1598		eb c0 01 00 d0 0c a9 20 87 16 a0 01 00 a9 30 97
>3a15a8		16 c8 a9 00 97 16 28 60 00 ea 08 e2 20 c2 10 a0
>3a15b8		00 00 bd 00 00 f0 04 e8 c8 80 f7 28 60 08 0b 08
>3a15c8		c2 20 48 a9 00 08 5b 68 28 e2 20 c2 10 a0 00 00
>3a15d8		b7 23 d0 04 b7 29 f0 25 b7 23 d7 29 90 12 d0 03
>3a15e8		c8 80 ed c2 20 a9 01 00 85 23 e2 20 64 25 80 15
>3a15f8		c2 20 a9 ff ff 85 23 e2 20 85 25 80 08 c2 20 64
>3a1608		23 e2 20 64 25 e2 20 a9 00 85 27 2b 28 60 08 0b
>3a1618		8b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 c2 10 08
>3a1628		c2 20 48 e2 20 a5 25 48 ab c2 20 68 28 a6 23 20
>3a1638		b2 15 84 0c 08 c2 20 48 e2 20 a5 2b 48 ab c2 20
>3a1648		68 28 a6 29 20 b2 15 c2 20 98 38 65 0c aa e2 20
>3a1658		a9 02 20 98 10 c2 20 a5 b7 85 08 e2 20 a5 b9 85
>3a1668		0a a0 00 00 08 c2 20 48 e2 20 a5 25 48 ab c2 20
>3a1678		68 28 a6 23 bd 00 00 f0 06 97 08 e8 c8 80 f5 e2
>3a1688		20 08 c2 20 48 e2 20 a5 2b 48 ab c2 20 68 28 a6
>3a1698		29 bd 00 00 97 08 f0 04 e8 c8 80 f5 c2 20 a5 08
>3a16a8		85 23 e2 20 a5 0a 85 25 a9 02 85 27 ab 2b 28 60
>3a16b8		da 5a 08 0b 8b 08 c2 20 48 a9 00 08 5b 68 28 c2
>3a16c8		20 a5 0a 48 a5 08 48 c2 30 08 c2 20 48 e2 20 a5
>3a16d8		25 48 ab c2 20 68 28 a6 23 20 b2 15 98 aa e8 e2
>3a16e8		20 a9 02 20 98 10 c2 20 a5 c0 85 08 a5 c2 85 0a
>3a16f8		a0 00 00 e2 20 b7 23 97 08 f0 03 c8 80 f7 c2 20
>3a1708		a5 08 85 23 a5 0a 85 25 c2 20 68 85 08 68 85 0a
>3a1718		ab 2b 28 7a fa 60 08 e2 20 c2 10 a0 00 00 b7 23
>3a1728		f0 05 c8 80 f9 84 92 c2 30 c4 29 90 13 f0 11 a5
>3a1738		8f 30 0d f0 0b c4 8f b0 12 a5 29 d0 0e 4c 9c 17
>3a1748		20 c6 14 e2 20 a9 00 87 16 80 39 20 c6 14 c2 30
>3a1758		18 a5 23 65 29 85 23 a5 25 69 00 00 85 25 a0 00
>3a1768		00 e2 20 a7 23 97 16 f0 1b c2 20 18 a5 23 69 01
>3a1778		00 85 23 a5 25 69 00 00 85 25 c8 c4 8f d0 e2 a9
>3a1788		00 00 97 16 c2 20 a5 16 85 23 a5 18 85 25 e2 20
>3a1798		a9 02 85 27 28 60 08 c2 30 20 c5 15 a5 23 c9 ff
>3a17a8		ff d0 05 20 f2 05 80 03 20 04 06 28 60 08 c2 30
>3a17b8		20 c5 15 a5 23 c9 01 00 d0 05 20 f2 05 80 03 20
>3a17c8		04 06 28 60 08 c2 30 20 c5 15 a5 23 c9 00 00 d0
>3a17d8		05 20 f2 05 80 03 20 04 06 28 60 08 c2 30 20 c5
>3a17e8		15 a5 23 c9 00 00 f0 05 20 f2 05 80 03 20 04 06
>3a17f8		28 60 08 c2 30 20 c5 15 a5 23 c9 ff ff f0 05 20
>3a1808		f2 05 80 03 20 04 06 28 60 08 c2 30 20 c5 15 a5
>3a1818		23 c9 01 00 f0 05 20 f2 05 80 03 20 04 06 28 60
>3a1828		08 e2 20 a5 27 c9 02 d0 1d a5 23 d0 19 a5 24 d0
>3a1838		15 a5 25 d0 11 20 c6 14 a9 00 87 16 c2 20 a5 16
>3a1848		85 23 a5 18 85 25 28 60 48 5a 0b 08 08 c2 20 48
>3a1858		a9 00 08 5b 68 28 c2 30 a9 00 00 85 00 85 1a a9
>3a1868		36 00 85 02 85 1c 22 3c 11 00 b0 20 a0 02 00 b7
>3a1878		1a f0 0f c5 55 90 10 c5 59 f0 02 b0 05 20 b3 18
>3a1888		80 e4 28 2b 7a 68 60 20 bf 21 80 da 08 c2 20 48
>3a1898		a9 00 08 5b 68 28 e2 20 a9 01 8f d3 08 00 c2 20
>3a18a8		29 ff 00 20 23 1e e2 20 dc d4 08 08 c2 30 85 23
>3a18b8		64 25 20 25 15 a5 16 1a 85 23 a5 18 85 25 20 c5
>3a18c8		45 18 a5 1a 69 04 00 85 00 a5 1c 69 00 00 85 02
>3a18d8		e2 20 a9 20 20 18 00 c2 20 20 f2 18 90 fb e2 20
>3a18e8		a9 0d 20 18 00 20 bf 21 28 60 08 0b 8b 08 c2 20
>3a18f8		48 a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68
>3a1908		28 e2 20 c2 10 a7 00 f0 3a 30 05 20 18 00 80 29
>3a1918		c2 20 29 7f 00 0a 0a 0a 18 69 c0 0c 85 08 a9 3a
>3a1928		00 69 00 00 85 0a 08 e2 20 48 a9 3a 48 ab 68 28
>3a1938		a0 02 00 b7 08 aa 20 29 04 c2 20 20 e2 20 ab 2b
>3a1948		28 18 60 ab 2b 28 38 60 08 c2 20 a9 ff 6f 85 1f
>3a1958		a9 ff 7f 85 21 a9 ff ff 85 23 85 25 85 29 85 2b
>3a1968		e2 20 85 27 85 2d 28 60 08 0b 8b 08 c2 20 48 a9
>3a1978		00 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68 28 c2
>3a1988		30 5a a4 1f bd 00 00 99 00 00 bd 02 00 99 02 00
>3a1998		e2 20 bd 04 00 99 04 00 c2 20 38 98 e9 05 00 85
>3a19a8		1f 7a ab 2b 28 60 08 0b 8b 08 c2 20 48 a9 00 08
>3a19b8		5b 68 28 08 e2 20 48 a9 00 48 ab 68 28 c2 30 5a
>3a19c8		18 a5 1f 69 05 00 85 1f a8 b9 00 00 9d 00 00 b9
>3a19d8		02 00 9d 02 00 e2 20 b9 04 00 9d 04 00 bd 00 00
>3a19e8		7a ab 2b 28 60 08 0b 8b 08 c2 20 48 a9 00 08 5b
>3a19f8		68 28 08 e2 20 48 a9 00 48 ab 68 28 e2 20 c2 10
>3a1a08		5a a4 21 99 00 00 88 84 21 7a ab 2b 28 60 08 0b
>3a1a18		8b 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20 48 a9
>3a1a28		00 48 ab 68 28 e2 20 c2 10 5a a4 21 c8 84 21 b9
>3a1a38		00 00 c2 20 29 ff 00 7a ab 2b 28 60 08 e2 20 a9
>3a1a48		01 20 ed 19 28 60 5a 08 8b 08 e2 20 48 a9 00 48
>3a1a58		ab 68 28 e2 20 a4 21 b9 01 00 c9 01 d0 08 c2 20
>3a1a68		e6 21 ab 28 7a 60 08 c2 20 48 a9 00 08 5b 68 28
>3a1a78		e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a1a88		e2 20 dc d4 08 48 08 0b 8b 08 c2 20 48 a9 00 08
>3a1a98		5b 68 28 08 e2 20 48 a9 00 48 ab 68 28 e2 20 a4
>3a1aa8		21 c0 ff 7f f0 11 20 1f 0c 85 0c b9 01 00 20 1f
>3a1ab8		0c c5 0c f0 02 90 08 c2 20 ab 2b 28 68 18 60 c2
>3a1ac8		20 ab 2b 28 68 38 60 4c 9d 08 08 e2 20 a9 00 8f
>3a1ad8		00 4d 00 a2 01 00 20 d1 1c 20 16 06 c2 20 a5 23
>3a1ae8		9f 00 4d 00 e2 20 af 00 4d 00 1a 30 3e 8f 00 4d
>3a1af8		00 e8 e8 20 03 21 e2 20 a7 00 c9 90 f0 09 c9 2c
>3a1b08		d0 0a 20 e2 20 80 cf 20 e2 20 28 60 08 c2 20 48
>3a1b18		a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20
>3a1b28		29 ff 00 20 23 1e e2 20 dc d4 08 08 c2 20 48 a9
>3a1b38		00 08 5b 68 28 e2 20 a9 0a 8f d3 08 00 c2 20 29
>3a1b48		ff 00 20 23 1e e2 20 dc d4 08 08 20 e5 53 90 47
>3a1b58		e2 20 a5 ea 29 80 d0 06 20 e6 51 4c 9d 1b 20 58
>3a1b68		51 90 53 c2 20 a5 c2 48 a5 c0 48 a0 09 00 b7 08
>3a1b78		85 c0 e2 20 c8 c8 b7 08 85 c2 e2 20 a9 8f 20 ef
>3a1b88		21 20 44 1a 20 d2 1a 20 bc 68 20 4e 1a c2 20 68
>3a1b98		85 c2 68 85 c0 28 60 08 c2 20 48 a9 00 08 5b 68
>3a1ba8		28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23
>3a1bb8		1e e2 20 dc d4 08 08 c2 20 48 a9 00 08 5b 68 28
>3a1bc8		e2 20 a9 05 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a1bd8		e2 20 dc d4 08 08 0b 08 c2 20 48 a9 00 08 5b 68
>3a1be8		28 e2 20 c2 10 20 e2 20 a0 00 00 b7 00 f0 24 c9
>3a1bf8		22 f0 03 c8 80 f5 84 0c e2 20 a9 02 a6 0c e8 20
>3a1c08		c6 14 a0 00 00 c4 0c f0 29 a7 00 97 16 c8 20 e2
>3a1c18		20 80 f2 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a1c28		02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a1c38		d4 08 a9 00 97 16 c2 20 a5 16 85 23 a5 18 85 25
>3a1c48		a9 02 00 85 27 20 e2 20 2b 28 60 08 e2 20 a7 00
>3a1c58		c2 20 29 ff 00 20 49 0c 85 2f 20 44 1a 08 e2 20
>3a1c68		48 a9 00 48 ab 68 28 20 77 1c 20 4e 1a 28 60 20
>3a1c78		e2 20 6c 2f 08 48 08 0b 8b 08 c2 20 48 a9 00 08
>3a1c88		5b 68 28 c2 30 20 16 1a 89 80 00 f0 37 48 20 49
>3a1c98		0c 85 2f 68 20 96 0c c9 01 00 f0 08 c2 30 a2 29
>3a1ca8		08 20 ae 19 c2 30 a2 23 08 20 ae 19 08 e2 20 48
>3a1cb8		a9 00 48 ab 68 28 20 ce 1c a2 23 08 20 70 19 ab
>3a1cc8		2b 28 68 60 00 ea 6c 2f 08 08 08 c2 20 48 a9 00
>3a1cd8		08 5b 68 28 08 e2 20 48 a9 00 48 ab 68 28 c2 10
>3a1ce8		da e2 20 a7 00 d0 03 4c 94 1d 30 33 c9 20 d0 03
>3a1cf8		4c 8e 1d c9 3a b0 04 c9 30 b0 56 c9 26 f0 52 c9
>3a1d08		22 d0 03 4c a7 1d c9 5b b0 07 c9 41 90 03 4c b3
>3a1d18		1d c9 7b b0 07 c9 61 90 03 4c b3 1d 4c 94 1d c9
>3a1d28		8f f0 40 c9 90 f0 41 20 6c 0c c9 30 d0 0c 20 53
>3a1d38		1c a2 23 08 20 70 19 4c e9 1c c9 00 d0 4e a7 00
>3a1d48		a6 21 e0 ff 7f f0 05 20 8d 1a b0 12 20 ed 19 80
>3a1d58		35 c2 20 20 07 5a a2 23 08 20 70 19 80 83 20 7d
>3a1d68		1c 80 dd 20 ed 19 80 1e e2 20 a4 21 c0 ff 7f f0
>3a1d78		46 a4 21 b9 01 00 c9 01 f0 3d c9 8f f0 05 20 7d
>3a1d88		1c 80 ee 20 16 1a 20 e2 20 4c e9 1c a6 21 e0 ff
>3a1d98		7f b0 24 bd 01 00 c9 01 f0 1d 20 7d 1c 80 ed 20
>3a1da8		dd 1b a2 23 08 20 70 19 4c e9 1c 20 52 1b a2 23
>3a1db8		08 20 70 19 4c e9 1c a2 23 08 20 ae 19 fa 28 60
>3a1dc8		08 0b 8b 08 e2 20 48 a9 00 48 ab 68 28 08 c2 20
>3a1dd8		48 a9 00 08 5b 68 28 c2 30 a9 fd 5f 85 33 ab 2b
>3a1de8		28 60 08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 30
>3a1df8		92 33 c6 33 c6 33 2b 28 60 08 c2 30 29 ff 00 20
>3a1e08		ea 1d 28 60 08 0b 08 c2 20 48 a9 00 08 5b 68 28
>3a1e18		c2 30 e6 33 e6 33 b2 33 2b 28 60 8b 0b 08 08 c2
>3a1e28		20 48 a9 00 08 5b 68 28 08 e2 20 48 a9 00 48 ab
>3a1e38		68 28 c2 20 85 23 a9 00 00 85 25 e2 20 a9 00 85
>3a1e48		27 85 ea a9 3a 85 e9 c2 20 a9 7d 1e 85 e7 20 48
>3a1e58		53 c2 20 a5 d7 85 23 a5 d9 85 25 e2 20 a9 00 85
>3a1e68		27 85 ea a9 3a 85 e9 c2 20 a9 81 1e 85 e7 20 48
>3a1e78		53 28 2b ab 60 45 52 52 00 45 52 4c 00 e2 20 c2
>3a1e88		10 20 9c 03 af d3 08 00 0a c2 20 29 ff 00 a8 08
>3a1e98		e2 20 48 a9 3a 48 ab 68 28 be d7 1e 20 29 04 c2
>3a1ea8		20 a5 d7 f0 27 a2 07 1f 20 29 04 08 e2 20 48 a9
>3a1eb8		00 48 ab 68 28 c2 20 af d7 08 00 8f 23 08 00 a9
>3a1ec8		00 00 8f 25 08 00 20 e3 45 20 9c 03 4c 85 27 0b
>3a1ed8		1f 0e 1f 14 1f 21 1f 2f 1f 3d 1f 50 1f 66 1f 76
>3a1ee8		1f 85 1f 92 1f a3 1f b2 1f bf 1f cd 1f dc 1f ed
>3a1ef8		1f 06 20 1a 20 2e 20 44 20 58 20 73 20 8b 20 20
>3a1f08		61 74 00 4f 4b 00 42 72 65 61 6b 00 53 79 6e 74
>3a1f18		61 78 20 65 72 72 6f 72 00 4f 75 74 20 6f 66 20
>3a1f28		6d 65 6d 6f 72 79 00 54 79 70 65 20 6d 69 73 6d
>3a1f38		61 74 63 68 00 56 61 72 69 61 62 6c 65 20 6e 6f
>3a1f48		74 20 66 6f 75 6e 64 00 4c 69 6e 65 20 6e 75 6d
>3a1f58		62 65 72 20 6e 6f 74 20 66 6f 75 6e 64 00 53 74
>3a1f68		61 63 6b 20 75 6e 64 65 72 66 6c 6f 77 00 53 74
>3a1f78		61 63 6b 20 6f 76 65 72 66 6c 6f 77 00 4f 75 74
>3a1f88		20 6f 66 20 72 61 6e 67 65 00 49 6c 6c 65 67 61
>3a1f98		6c 20 61 72 67 75 6d 65 6e 74 00 46 69 6c 65 20
>3a1fa8		6e 6f 74 20 66 6f 75 6e 64 00 4e 6f 74 20 61 20
>3a1fb8		6e 75 6d 62 65 72 00 4d 61 74 68 20 6f 76 65 72
>3a1fc8		66 6c 6f 77 00 4d 61 74 68 20 75 6e 64 65 72 66
>3a1fd8		6c 6f 77 00 44 69 76 69 73 69 6f 6e 20 62 79 20
>3a1fe8		7a 65 72 6f 00 55 6e 61 62 6c 65 20 74 6f 20 72
>3a1ff8		65 61 64 20 64 69 72 65 63 74 6f 72 79 00 55 6e
>3a2008		61 62 6c 65 20 74 6f 20 6c 6f 61 64 20 66 69 6c
>3a2018		65 00 55 6e 61 62 6c 65 20 74 6f 20 73 61 76 65
>3a2028		20 66 69 6c 65 00 55 6e 61 62 6c 65 20 74 6f 20
>3a2038		64 65 6c 65 74 65 20 66 69 6c 65 00 43 6f 75 6c
>3a2048		64 20 6e 6f 74 20 66 69 6e 64 20 66 69 6c 65 00
>3a2058		43 6f 75 6c 64 20 6e 6f 74 20 75 70 64 61 74 65
>3a2068		20 64 69 72 65 63 74 6f 72 79 00 43 6f 75 6c 64
>3a2078		20 6e 6f 74 20 63 6f 70 79 20 74 68 65 20 66 69
>3a2088		6c 65 00 41 72 67 75 6d 65 6e 74 20 6f 75 74 73
>3a2098		69 64 65 20 64 6f 6d 61 69 6e 00 08 0b 08 c2 20
>3a20a8		48 a9 00 08 5b 68 28 e2 20 a9 00 85 d2 2b 28 60
>3a20b8		0b 08 08 c2 20 48 a9 00 08 5b 68 28 08 c2 20 a9
>3a20c8		85 1e 8f d4 08 00 e2 20 a9 3a 8f d6 08 00 28 20
>3a20d8		8a 44 20 cb 3f 64 31 28 2b 60 08 0b 08 c2 20 48
>3a20e8		a9 00 08 5b 68 28 c2 20 18 a5 00 69 01 00 85 00
>3a20f8		e2 20 a5 02 69 00 85 02 2b 28 60 08 0b 08 c2 20
>3a2108		48 a9 00 08 5b 68 28 e2 20 a7 00 f0 0f c9 20 f0
>3a2118		06 c9 09 f0 02 80 05 20 e2 20 80 ed 2b 28 60 08
>3a2128		e2 20 a7 00 f0 09 c9 3a f0 05 20 e2 20 80 f3 28
>3a2138		60 08 e2 20 64 36 a7 00 f0 19 c5 37 f0 2c c9 9b
>3a2148		f0 1e c9 9f f0 1a c9 9e f0 1a c9 a0 f0 16 20 e2
>3a2158		20 80 e3 20 bf 21 c2 20 a5 d7 f0 1d e2 20 80 d6
>3a2168		e6 36 80 ea c6 36 30 30 80 e4 a5 35 30 06 a5 36
>3a2178		f0 02 80 da 20 e2 20 28 60 08 c2 20 48 a9 00 08
>3a2188		5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00
>3a2198		20 23 1e e2 20 dc d4 08 08 c2 20 48 a9 00 08 5b
>3a21a8		68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20
>3a21b8		23 1e e2 20 dc d4 08 08 c2 30 a0 00 00 b7 1a 85
>3a21c8		0c 18 a5 1a 65 0c 85 1a a5 1c 69 00 00 85 1c a0
>3a21d8		02 00 b7 1a 85 d7 18 a5 1a 69 04 00 85 00 a5 1c
>3a21e8		69 00 00 85 02 28 60 08 e2 20 48 20 03 21 68 e2
>3a21f8		20 c7 00 d0 08 20 e2 20 20 03 21 28 60 08 c2 20
>3a2208		48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2
>3a2218		20 29 ff 00 20 23 1e e2 20 dc d4 08 08 e2 20 20
>3a2228		03 21 e2 20 a7 00 f0 10 c9 3a f0 0c c5 37 f0 05
>3a2238		20 e2 20 80 ef 28 38 60 28 18 60 5a 08 e2 20 a0
>3a2248		00 00 b7 00 f0 0d c9 3a f0 07 c9 20 d0 05 c8 80
>3a2258		f1 a9 00 28 7a 60 08 0b 8b 08 c2 20 48 a9 00 08
>3a2268		5b 68 28 20 bd 14 20 50 19 e2 20 a9 00 85 dc 22
>3a2278		3c 11 00 b0 4b a7 00 c9 3a d0 03 20 e2 20 20 03
>3a2288		21 a7 00 d0 03 4c 12 23 20 a7 04 b0 52 a7 00 10
>3a2298		10 20 6c 0c 85 0c c9 20 d0 03 4c 00 23 a5 d2 f0
>3a22a8		51 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f
>3a22b8		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a22c8		08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 01 8f d3
>3a22d8		08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20
>3a22e8		94 44 4c 12 23 08 e2 20 48 a9 00 48 ab 68 28 6c
>3a22f8		2f 08 a5 0c c9 10 d0 a9 a7 00 20 49 0c c2 20 85
>3a2308		2f 20 50 19 20 e2 20 20 ed 22 ab 2b 28 60 08 58
>3a2318		20 a3 20 20 c8 1d e2 20 9c 8a 0f c2 20 a5 1a 85
>3a2328		00 a5 1c 85 02 4c 54 23 08 c2 20 a0 02 00 b7 1a
>3a2338		85 d7 e2 20 a5 dc c9 03 f0 12 c2 20 18 a5 1a 69
>3a2348		04 00 85 00 e2 20 a5 1c 69 00 85 02 c2 20 20 5e
>3a2358		22 e2 20 a5 dc c9 03 f0 f3 c9 00 d0 31 e2 20 20
>3a2368		03 21 a7 00 f0 28 c9 3a f0 1f 08 c2 20 48 a9 00
>3a2378		08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff
>3a2388		00 20 23 1e e2 20 dc d4 08 20 e2 20 80 be 28 60
>3a2398		08 58 e2 20 a9 80 85 d2 9c 8a 0f 20 c8 1d c2 30
>3a23a8		64 31 a0 02 00 b7 1a f0 29 20 30 23 e2 20 a5 dc
>3a23b8		c9 01 f0 1e c9 02 f0 ea c9 03 f0 e6 c2 20 a0 00
>3a23c8		00 18 a5 1a 77 1a 85 1a e2 20 a5 1c 69 00 85 1c
>3a23d8		80 d0 e2 20 a9 00 85 d2 28 60 08 c2 30 c2 20 a9
>3a23e8		00 00 85 08 a9 36 00 85 0a c2 20 a0 02 00 b7 08
>3a23f8		f0 31 c5 23 f0 1e b0 2b c2 20 a0 00 00 18 a5 08
>3a2408		77 08 85 0c e2 20 a5 0a 69 00 85 0a c2 20 a5 0c
>3a2418		85 08 80 d7 c2 20 a5 08 85 1a e2 20 a5 0a 85 1c
>3a2428		28 38 60 28 18 60 08 e2 20 a7 0c 87 08 c2 20 a5
>3a2438		0c c5 00 d0 08 e2 20 a5 0e c5 02 f0 26 c2 20 18
>3a2448		a5 0c 69 01 00 85 0c e2 20 a5 0e 69 00 85 0e c2
>3a2458		20 18 a5 08 69 01 00 85 08 e2 20 a5 0a 69 00 85
>3a2468		0a 80 c4 28 60 08 e2 20 a7 0c 87 08 c2 20 a5 0c
>3a2478		c5 00 d0 06 a5 0e c5 02 f0 26 c2 20 38 a5 0c e9
>3a2488		01 00 85 0c e2 20 a5 0e e9 00 85 0e c2 20 38 a5
>3a2498		08 e9 01 00 85 08 e2 20 a5 0a e9 00 85 0a 80 c6
>3a24a8		28 60 08 a0 00 00 c2 20 18 a5 08 77 08 85 0c e2
>3a24b8		20 a5 0a 69 00 85 0e c2 20 18 a5 d9 69 04 00 85
>3a24c8		00 e2 20 a5 db 69 00 85 02 a0 00 00 c2 20 38 a5
>3a24d8		d9 f7 08 85 d9 e2 20 a5 db e9 00 85 db 20 2e 24
>3a24e8		20 8a 44 28 60 08 08 c2 20 48 a9 00 08 5b 68 28
>3a24f8		c2 30 a0 02 00 97 d9 18 a5 d9 69 04 00 85 08 e2
>3a2508		20 a5 db 69 00 85 0a e2 20 a0 00 00 b7 1a 97 08
>3a2518		f0 03 c8 80 f7 c2 20 98 18 69 05 00 85 0c c2 20
>3a2528		a0 00 00 a5 0c 97 d9 c2 20 18 a5 d9 65 0c 85 0c
>3a2538		e2 20 a5 db 69 00 85 db c2 20 a5 0c 85 d9 c2 20
>3a2548		a0 00 00 a9 00 00 97 d9 c8 c0 05 00 d0 f8 20 8a
>3a2558		44 28 60 0b 08 08 c2 20 48 a9 00 08 5b 68 28 c2
>3a2568		30 a9 00 00 85 08 a9 36 00 85 0a a0 02 00 b7 08
>3a2578		f0 1d c5 d7 f0 25 b0 1d a0 00 00 18 a5 08 77 08
>3a2588		85 0c a5 0a 69 00 00 85 0a a5 0c 85 08 80 dc a9
>3a2598		00 00 28 2b 60 a9 01 00 28 2b 60 a9 02 00 28 2b
>3a25a8		60 08 c2 30 a9 05 00 85 10 a0 00 00 e2 20 b7 1a
>3a25b8		f0 07 c2 20 e6 10 c8 80 f3 c2 20 a5 08 85 00 a5
>3a25c8		0a 85 02 18 a5 d9 69 04 00 85 0c a5 db 69 00 00
>3a25d8		85 0e 18 a5 d9 65 10 85 d9 a5 db 69 00 00 85 db
>3a25e8		18 a5 d9 69 04 00 85 08 a5 db 69 00 00 85 0a 20
>3a25f8		6d 24 c2 20 a5 10 a0 00 00 97 00 a5 d7 a0 02 00
>3a2608		97 00 18 a5 00 69 04 00 85 00 a5 02 69 00 00 85
>3a2618		02 a0 00 00 e2 20 b7 1a 97 00 f0 03 c8 80 f7 20
>3a2628		8a 44 28 60 08 c2 30 85 d7 20 5b 25 c9 00 00 f0
>3a2638		2c c9 01 00 f0 22 c2 20 a5 08 48 a5 0a 48 20 aa
>3a2648		24 68 85 0a 68 85 08 a5 1a 85 00 a5 1c 85 02 20
>3a2658		03 21 e2 20 a7 00 f0 0a 20 a9 25 80 05 a5 d7 20
>3a2668		ed 24 28 60 0b 08 08 c2 20 48 a9 00 08 5b 68 28
>3a2678		e2 20 c2 10 a2 00 00 bd 00 4f f0 03 e8 80 f8 86
>3a2688		0c c2 30 8a c9 02 00 90 12 3a 18 69 00 4f aa 18
>3a2698		65 8f a8 a5 0c 3a 8b 44 00 00 ab c2 20 a6 55 a0
>3a26a8		00 4f a5 8f 8b 54 00 3a ab e2 20 a5 0c c9 02 90
>3a26b8		18 a6 8f a9 22 9d 00 4f e8 bd 00 4f d0 fa a9 22
>3a26c8		9d 00 4f a9 00 e8 9d 00 4f 28 2b 60 da 5a 8b 0b
>3a26d8		08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 c2 10 ad
>3a26e8		00 4f c9 23 f0 0a c9 7c f0 17 28 2b ab 7a fa 60
>3a26f8		c2 20 a9 03 00 85 8f a9 1a 27 85 55 20 6c 26 80
>3a2708		e9 c2 20 a9 04 00 85 8f a9 1e 27 85 55 20 6c 26
>3a2718		80 d8 44 49 52 00 42 52 55 4e 00 8b 08 20 3d 02
>3a2728		08 e2 20 48 a9 3a 48 ab 68 28 a2 6f d2 20 29 04
>3a2738		28 ab 60 08 e2 30 a9 01 20 1c 00 20 db 00 c9 00
>3a2748		f0 f9 c9 0d f0 02 80 f3 28 60 0b 08 08 c2 20 48
>3a2758		a9 00 08 5b 68 28 c2 30 64 d7 a9 00 4f 85 1a a9
>3a2768		00 00 85 1c 20 61 09 c2 20 a5 d7 d0 05 20 16 23
>3a2778		80 07 20 2c 26 28 2b 38 60 28 2b 18 60 c2 30 a2
>3a2788		ff fe 9a 20 23 27 20 08 00 20 0c 00 22 3c 11 00
>3a2798		a9 00 00 20 1c 00 20 d4 26 20 52 27 b0 e8 80 e3
>3a27a8		08 e2 20 20 68 08 c9 00 f0 2c c9 01 f0 2d c9 02
>3a27b8		f0 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04
>3a27c8		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a27d8		08 20 16 16 80 08 20 37 54 80 03 20 a6 56 28 60
>3a27e8		08 e2 20 20 1a 08 c9 00 f0 23 c9 01 f0 24 08 c2
>3a27f8		20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08 00
>3a2808		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20 49 54
>3a2818		80 03 20 9b 56 28 60 08 e2 20 20 1a 08 c9 00 f0
>3a2828		23 c9 01 f0 24 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a2838		20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a2848		20 dc d4 08 20 5b 54 80 03 20 3c 57 28 60 20 84
>3a2858		07 20 b5 07 20 f1 56 60 a5 23 8f 1a 01 00 a5 29
>3a2868		8f 18 01 00 af 1e 01 00 85 23 60 08 c2 30 48 20
>3a2878		84 07 a5 2d c9 00 00 d0 0d a5 2b d0 09 da a6 29
>3a2888		20 0f 64 fa 80 1c 20 b5 07 c2 20 a5 2b 48 a5 29
>3a2898		48 20 9a 62 c2 20 68 85 29 68 85 2b 20 3c 57 20
>3a28a8		79 64 68 28 60 08 20 16 06 20 47 06 c2 20 a5 23
>3a28b8		25 29 85 23 a5 25 25 2b 85 25 28 60 08 20 16 06
>3a28c8		20 47 06 c2 20 a5 23 05 29 85 23 a5 25 05 2b 85
>3a28d8		25 28 60 08 20 16 06 c2 20 a5 23 49 ff ff 85 23
>3a28e8		a5 25 49 ff ff 85 25 28 60 08 e2 20 20 68 08 c9
>3a28f8		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a2908		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a2918		ff 00 20 23 1e e2 20 dc d4 08 20 9e 17 80 08 20
>3a2928		5c 55 80 03 20 d1 5c 28 60 08 e2 20 20 68 08 c9
>3a2938		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a2948		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a2958		ff 00 20 23 1e e2 20 dc d4 08 20 b5 17 80 08 20
>3a2968		7d 55 80 03 20 e6 5c 28 60 08 e2 20 20 68 08 c9
>3a2978		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a2988		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a2998		ff 00 20 23 1e e2 20 dc d4 08 20 cc 17 80 08 20
>3a29a8		aa 55 80 03 20 fb 5c 28 60 08 e2 20 20 68 08 c9
>3a29b8		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a29c8		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a29d8		ff 00 20 23 1e e2 20 dc d4 08 20 e3 17 80 08 20
>3a29e8		c8 55 80 03 20 3a 5d 28 60 08 e2 20 20 68 08 c9
>3a29f8		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a2a08		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a2a18		ff 00 20 23 1e e2 20 dc d4 08 20 fa 17 80 08 20
>3a2a28		e6 55 80 03 20 25 5d 28 60 08 e2 20 20 68 08 c9
>3a2a38		00 f0 2c c9 01 f0 2d c9 02 f0 1f 08 c2 20 48 a9
>3a2a48		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a2a58		ff 00 20 23 1e e2 20 dc d4 08 20 11 18 80 08 20
>3a2a68		13 56 80 03 20 10 5d 28 60 08 e2 20 a5 27 c9 00
>3a2a78		f0 2d c9 01 f0 1f 08 c2 20 48 a9 00 08 5b 68 28
>3a2a88		e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a2a98		e2 20 dc d4 08 e2 20 a5 26 49 80 85 26 80 16 c2
>3a2aa8		20 a5 23 49 ff ff 85 23 a5 25 49 ff ff 85 25 e6
>3a2ab8		23 d0 02 e6 25 28 60 08 e2 20 20 d1 1c 20 28 07
>3a2ac8		20 73 05 a5 23 0a 0a 0a 0a 05 29 48 a9 2c 20 ef
>3a2ad8		21 20 d1 1c 20 28 07 20 73 05 a5 23 0a 0a 0a 0a
>3a2ae8		05 29 48 a9 2c 20 ef 21 20 d1 1c 20 28 07 20 73
>3a2af8		05 a5 23 0a 0a 0a 0a 05 29 48 af 0e 08 af 09 0c
>3a2b08		8f 0e 08 af 68 8f 00 08 af 68 8f 02 08 af 68 8f
>3a2b18		04 08 af af 0e 08 af 29 f7 8f 0e 08 af 20 27 21
>3a2b28		28 60 08 e2 20 20 d1 1c 20 28 07 20 73 05 a5 23
>3a2b38		0a 0a 0a 0a 05 29 48 a9 2c 20 ef 21 20 d1 1c 20
>3a2b48		28 07 20 73 05 a5 23 0a 0a 0a 0a 05 29 48 a9 2c
>3a2b58		20 ef 21 20 d1 1c 20 16 06 20 a9 05 c2 20 a5 23
>3a2b68		85 92 a5 29 85 23 20 73 05 e2 20 a5 23 0a 0a 0a
>3a2b78		0a 05 29 48 c2 20 a5 92 85 23 20 73 05 e2 20 a5
>3a2b88		23 0a 0a 0a 0a 05 29 48 af 0e 08 af 09 0c 8f 0e
>3a2b98		08 af 68 8f 0f 08 af 68 8f 0a 08 af 68 8f 09 08
>3a2ba8		af 68 8f 06 08 af af 0e 08 af 29 f7 8f 0e 08 af
>3a2bb8		20 27 21 28 60 08 e2 20 48 20 d1 1c 20 28 07 e2
>3a2bc8		20 a5 23 29 0f 0a 0a 0a 0a 83 01 a9 2c 20 ef 21
>3a2bd8		20 d1 1c 20 28 07 a5 23 29 0f 03 01 8f 1e 00 00
>3a2be8		e2 20 68 28 60 08 c2 20 f4 00 00 e2 20 20 d1 1c
>3a2bf8		20 28 07 a5 23 83 01 a9 2c 20 ef 21 20 d1 1c 20
>3a2c08		28 07 a5 23 83 02 a9 2c 20 ef 21 20 d1 1c 20 28
>3a2c18		07 a5 23 8f 0d 00 af a3 02 8f 0e 00 af a3 01 8f
>3a2c28		0f 00 af c2 20 68 28 60 08 c2 20 f4 00 00 e2 20
>3a2c38		20 d1 1c 20 16 06 a5 23 f0 16 a9 01 8f 04 00 af
>3a2c48		a9 20 8f 08 00 af 8f 09 00 af 22 2c 11 00 80 0a
>3a2c58		a9 00 8f 04 00 af 22 2c 11 00 a9 2c 85 37 20 24
>3a2c68		22 90 39 20 e2 20 20 d1 1c 20 28 07 a5 23 83 01
>3a2c78		a9 2c 20 ef 21 20 d1 1c 20 28 07 a5 23 83 02 a9
>3a2c88		2c 20 ef 21 20 d1 1c 20 28 07 a5 23 8f 05 00 af
>3a2c98		a3 02 8f 06 00 af a3 01 8f 07 00 af c2 20 68 28
>3a2ca8		60 08 c2 20 3b 38 e9 05 00 1b e2 20 20 d1 1c 20
>3a2cb8		28 07 a5 23 c9 0a 90 1f 08 c2 20 48 a9 00 08 5b
>3a2cc8		68 28 e2 20 a9 0a 8f d3 08 00 c2 20 29 ff 00 20
>3a2cd8		23 1e e2 20 dc d4 08 83 01 a9 2c 20 ef 21 20 d1
>3a2ce8		1c 20 28 07 a5 23 83 02 a9 2c 20 ef 21 20 d1 1c
>3a2cf8		20 28 07 a5 23 83 03 a9 2c 20 ef 21 20 d1 1c 20
>3a2d08		28 07 a5 23 83 04 a9 2c 20 ef 21 20 d1 1c 20 28
>3a2d18		07 a5 23 83 05 a9 af 85 a0 a3 01 0a c2 20 29 ff
>3a2d28		00 aa bf 61 2d 3a 85 9e e2 20 a3 02 c2 20 29 ff
>3a2d38		00 0a 0a 18 65 9e 85 9e e2 20 a0 02 00 a3 03 97
>3a2d48		9e a0 01 00 a3 04 97 9e a0 00 00 a3 05 97 9e c2
>3a2d58		20 3b 18 69 05 00 1b 28 60 00 20 00 24 00 28 00
>3a2d68		2c 00 30 00 34 00 38 00 3c 40 1f 80 1f da 5a 08
>3a2d78		20 d1 1c 20 16 06 c2 20 a5 23 89 00 01 d0 17 af
>3a2d88		00 00 af 89 00 01 f0 0e e2 20 a9 00 8f 01 00 af
>3a2d98		a9 01 8f 01 00 af c2 20 a5 23 8f 00 00 af e2 20
>3a2da8		a5 24 c2 20 29 03 00 0a aa c2 20 bf fc 2d 3a 8f
>3a2db8		10 f0 3a bf 04 2e 3a 8f 12 f0 3a af 10 f0 3a 8f
>3a2dc8		08 01 00 af 12 f0 3a 8f 0a 01 00 af 0c 01 00 8f
>3a2dd8		14 f0 3a e2 20 af 0e 01 00 8f 16 f0 3a 22 2c 11
>3a2de8		00 c2 20 af 1a 00 00 aa af 1c 00 00 a8 20 20 00
>3a2df8		28 7a fa 60 80 02 20 03 40 01 90 01 e0 01 58 02
>3a2e08		f0 00 2c 01 50 00 64 00 28 00 32 00 3c 00 4b 00
>3a2e18		1e 00 32 00 48 00 5c 00 20 00 2a 00 34 00 43 00
>3a2e28		16 00 34 00 da 08 c2 30 c9 02 00 b0 1c 0a 0a aa
>3a2e38		bf 00 f0 3a 85 9e bf 02 f0 3a 85 a0 c9 f0 00 b0
>3a2e48		08 c9 b0 00 90 03 28 fa 60 08 c2 20 48 a9 00 08
>3a2e58		5b 68 28 e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00
>3a2e68		20 23 1e e2 20 dc d4 08 da 08 c2 30 c9 02 00 b0
>3a2e78		17 0a 0a aa bf 08 f0 3a 85 9e bf 0a f0 3a 85 a0
>3a2e88		c9 40 00 b0 03 28 fa 60 08 c2 20 48 a9 00 08 5b
>3a2e98		68 28 e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20
>3a2ea8		23 1e e2 20 dc d4 08 08 c2 30 3b 38 e9 07 00 1b
>3a2eb8		20 d1 1c 20 28 07 c2 20 a5 23 c9 02 00 b0 59 83
>3a2ec8		01 e2 20 a9 2c 20 ef 21 20 d1 1c 20 28 07 a5 23
>3a2ed8		83 03 a9 2c 20 ef 21 20 d1 1c 20 28 07 a3 01 0a
>3a2ee8		0a 0a aa a3 03 d0 05 a5 23 0a 80 04 a5 23 38 2a
>3a2ef8		9f 00 01 af c2 20 a9 2c 00 85 37 20 24 22 b0 37
>3a2f08		c2 20 08 c2 20 a9 00 00 85 23 a9 b0 00 85 25 e2
>3a2f18		20 a9 00 85 27 28 80 27 08 c2 20 48 a9 00 08 5b
>3a2f28		68 28 e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20
>3a2f38		23 1e e2 20 dc d4 08 c2 20 20 e2 20 20 d1 1c c2
>3a2f48		20 a3 01 0a 0a aa a5 23 9f 00 f0 3a 9f 08 f0 3a
>3a2f58		83 04 a5 25 9f 02 f0 3a 38 e9 b0 00 9f 0a f0 3a
>3a2f68		83 06 a3 01 0a 0a 0a aa e2 20 a3 04 9f 01 01 af
>3a2f78		a3 05 9f 02 01 af a3 06 9f 03 01 af a9 00 9f 04
>3a2f88		01 af 9f 05 01 af c2 30 3b 18 69 07 00 1b 28 60
>3a2f98		08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 0a 8f d3
>3a2fa8		08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08
>3a2fb8		c2 20 20 d1 1c 20 28 07 a5 23 20 70 2e c2 20 a5
>3a2fc8		9e 8f 05 04 af af 14 f0 3a 8f 08 04 af e2 20 a5
>3a2fd8		a0 8f 07 04 af af 16 f0 3a 8f 0a 04 af a9 00 8f
>3a2fe8		01 04 af a9 85 8f 00 04 af af 01 04 af 30 fa a9
>3a2ff8		00 8f 00 04 af 28 60 08 c2 20 a5 59 cf 10 f0 3a
>3a3008		90 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09
>3a3018		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a3028		08 c2 30 a5 5d cf 12 f0 3a b0 d7 8f 08 01 00 af
>3a3038		10 f0 3a 8f 0a 01 00 18 af 0c 01 00 65 59 85 0c
>3a3048		af 0e 01 00 69 00 00 85 0e 18 a5 0c 65 9e 85 0c
>3a3058		a5 0e 65 a0 85 0e e2 20 a5 55 87 0c 28 60 c2 20
>3a3068		a9 01 00 85 dd 38 a5 61 e5 59 85 69 10 0b 49 ff
>3a3078		ff 1a 85 69 a9 ff ff 85 dd a9 01 00 85 df 38 a5
>3a3088		65 e5 5d 85 6d 10 0b 49 ff ff 1a 85 6d a9 ff ff
>3a3098		85 df a5 6d c9 01 00 d0 19 a5 69 c9 01 00 d0 10
>3a30a8		20 ff 2f a5 61 85 59 a5 65 85 5d 20 ff 2f 80 5b
>3a30b8		a5 6d c5 69 b0 04 a5 69 80 06 a5 6d 49 ff ff 1a
>3a30c8		48 0a 68 6a 85 71 20 ff 2f a5 59 c5 61 d0 06 a5
>3a30d8		5d c5 65 f0 36 a5 71 85 75 a5 69 49 ff ff 1a c5
>3a30e8		75 10 10 f0 0e 38 a5 71 e5 6d 85 71 18 a5 59 65
>3a30f8		dd 85 59 a5 75 c5 6d 10 cd f0 cb 18 a5 71 65 69
>3a3108		85 71 18 a5 5d 65 df 85 5d 80 bb 60 08 c2 20 3b
>3a3118		38 e9 06 00 1b 08 c2 20 48 a9 00 08 5b 68 28 08
>3a3128		e2 20 48 a9 00 48 ab 68 28 c2 30 20 d1 1c 20 28
>3a3138		07 83 01 a9 2c 00 20 ef 21 20 d1 1c 20 16 06 a5
>3a3148		23 83 03 a9 2c 00 20 ef 21 20 d1 1c 20 16 06 a5
>3a3158		23 83 05 a9 2c 00 20 ef 21 20 d1 1c 20 28 07 a5
>3a3168		23 85 55 a3 03 85 59 a3 05 85 5d a3 01 20 2c 2e
>3a3178		20 ff 2f c2 20 3b 18 69 06 00 1b 28 60 08 c2 20
>3a3188		3b 38 e9 0a 00 1b 08 c2 20 48 a9 00 08 5b 68 28
>3a3198		08 e2 20 48 a9 00 48 ab 68 28 c2 30 20 d1 1c 20
>3a31a8		28 07 83 01 a9 2c 00 20 ef 21 20 d1 1c 20 16 06
>3a31b8		a5 23 83 03 a9 2c 00 20 ef 21 20 d1 1c 20 16 06
>3a31c8		a5 23 83 05 a9 2c 00 20 ef 21 20 d1 1c 20 16 06
>3a31d8		a5 23 83 07 a9 2c 00 20 ef 21 20 d1 1c 20 16 06
>3a31e8		a5 23 83 09 a9 2c 00 20 ef 21 20 d1 1c 20 28 07
>3a31f8		a5 23 85 55 a3 03 85 59 a3 05 85 5d a3 07 85 61
>3a3208		a3 09 85 65 a3 01 20 2c 2e 20 66 30 c2 20 3b 18
>3a3218		69 0a 00 1b 28 60 08 c2 20 3b 38 e9 0c 00 1b 08
>3a3228		c2 20 48 a9 00 08 5b 68 28 08 e2 20 48 a9 00 48
>3a3238		ab 68 28 c2 30 20 d1 1c 20 28 07 83 01 a9 2c 00
>3a3248		20 ef 21 20 d1 1c 20 16 06 a5 23 83 03 a9 2c 00
>3a3258		20 ef 21 20 d1 1c 20 16 06 a5 23 83 05 a9 2c 00
>3a3268		20 ef 21 20 d1 1c 20 16 06 a5 23 83 07 a9 2c 00
>3a3278		20 ef 21 20 d1 1c 20 16 06 a5 23 83 09 a9 2c 00
>3a3288		20 ef 21 20 d1 1c 20 28 07 a5 23 83 0b a3 01 20
>3a3298		70 2e a9 07 00 8f 00 04 af c2 20 a3 05 8f 00 01
>3a32a8		00 af 10 f0 3a 8f 02 01 00 18 af 04 01 00 63 03
>3a32b8		85 0c e2 20 af 06 01 00 69 00 85 0e c2 20 18 a5
>3a32c8		9e 65 0c 8f 05 04 af e2 20 a5 a0 65 0e 8f 07 04
>3a32d8		af c2 20 38 a3 07 e3 03 85 0c 8f 08 04 af 38 af
>3a32e8		10 f0 3a 8f 0e 04 af 38 a3 09 e3 05 8f 0a 04 af
>3a32f8		e2 20 a3 0b 8f 01 04 af af 00 04 af 09 80 8f 00
>3a3308		04 af af 01 04 af 30 fa a9 00 8f 00 04 af c2 20
>3a3318		3b 18 69 0c 00 1b 28 60 08 c2 20 c9 40 00 b0 13
>3a3328		0a 0a 0a 18 69 00 0c 85 9e a9 af 00 69 00 00 85
>3a3338		a0 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a3348		09 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a3358		d4 08 08 c2 20 3b 38 e9 03 00 1b c2 30 20 d1 1c
>3a3368		20 28 07 a5 23 83 01 a9 2c 00 20 ef 21 e2 20 20
>3a3378		d1 1c 20 28 07 a5 23 c9 08 b0 56 83 03 a9 2c 20
>3a3388		ef 21 20 d1 1c 20 16 06 c2 20 38 a5 23 e9 00 00
>3a3398		85 23 a5 25 e9 b0 00 85 25 30 36 c2 20 a3 01 aa
>3a33a8		20 20 33 a5 23 a0 01 00 97 9e e2 20 a5 25 c8 c8
>3a33b8		97 9e bf 18 f0 3a 29 f1 85 0c a3 03 0a 29 0e 05
>3a33c8		0c 87 9e 9f 18 f0 3a c2 20 3b 18 69 03 00 1b 28
>3a33d8		60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f
>3a33e8		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a33f8		08 c2 20 3b 38 e9 04 00 1b c2 30 20 d1 1c 20 28
>3a3408		07 a5 23 83 01 a9 2c 00 20 ef 21 20 d1 1c 20 16
>3a3418		06 a5 23 83 03 a9 2c 00 20 ef 21 20 d1 1c 20 16
>3a3428		06 a3 01 20 20 33 a3 03 a0 04 00 97 9e a5 23 a0
>3a3438		06 00 97 9e c2 20 3b 18 69 04 00 1b 28 60 08 c2
>3a3448		20 3b 38 e9 03 00 1b c2 30 20 d1 1c 20 28 07 a5
>3a3458		23 83 01 a9 2c 00 20 ef 21 e2 20 20 d1 1c 20 16
>3a3468		06 a5 23 d0 04 83 03 80 04 a9 01 83 03 a9 2c 85
>3a3478		37 20 24 22 b0 20 c2 30 a3 01 aa 20 20 33 e2 20
>3a3488		bf 18 f0 3a 29 fe 85 0c a3 03 29 01 05 0c 9f 18
>3a3498		f0 3a 87 9e 80 36 c2 30 20 e2 20 20 d1 1c 20 28
>3a34a8		07 a5 23 c9 08 00 b0 2e 0a 0a 0a 0a 85 0c a3 01
>3a34b8		aa 20 20 33 e2 20 a3 03 29 01 05 0c 85 0c bf 18
>3a34c8		f0 3a 29 8e 05 0c 87 9e 9f 18 f0 3a c2 20 3b 18
>3a34d8		69 03 00 1b 28 60 08 c2 20 48 a9 00 08 5b 68 28
>3a34e8		e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a34f8		e2 20 dc d4 08 08 c2 20 c9 04 00 b0 19 8d 00 01
>3a3508		a9 04 00 8d 02 01 18 ad 04 01 69 80 02 85 9e a9
>3a3518		af 00 85 a0 28 60 08 c2 20 48 a9 00 08 5b 68 28
>3a3528		e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a3538		e2 20 dc d4 08 08 c2 20 c9 04 00 b0 19 8d 00 01
>3a3548		a9 0c 00 8d 02 01 18 ad 04 01 69 00 02 85 9e a9
>3a3558		af 00 85 a0 28 60 08 c2 20 48 a9 00 08 5b 68 28
>3a3568		e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a3578		e2 20 dc d4 08 08 c2 20 3b 38 e9 06 00 1b c2 20
>3a3588		20 d1 1c 20 28 07 a5 23 83 01 a9 2c 00 20 ef 21
>3a3598		20 d1 1c 20 28 07 a5 23 83 03 a9 2c 00 20 ef 21
>3a35a8		20 d1 1c 20 28 07 a5 23 83 05 a9 2c 00 20 ef 21
>3a35b8		20 d1 1c 20 16 06 a3 01 20 fd 34 a5 23 87 9e e2
>3a35c8		20 38 a5 25 e9 b0 a0 02 00 97 9e a3 05 d0 0d e2
>3a35d8		20 a3 03 29 07 a0 03 00 97 9e 80 0d e2 20 a3 03
>3a35e8		29 07 09 08 a0 03 00 97 9e c2 20 3b 18 69 06 00
>3a35f8		1b 28 60 08 c2 20 3b 38 e9 06 00 1b c2 20 20 d1
>3a3608		1c 20 28 07 a5 23 83 01 a9 2c 00 20 ef 21 20 d1
>3a3618		1c 20 16 06 a5 23 83 03 a9 2c 00 20 ef 21 20 d1
>3a3628		1c 20 16 06 a5 23 83 05 a9 2c 00 20 ef 21 20 d1
>3a3638		1c 20 16 06 a3 01 20 3d 35 a5 23 a0 01 00 97 9e
>3a3648		e2 20 38 a5 25 e9 b0 c8 c8 97 9e c2 20 a3 03 a0
>3a3658		04 00 97 9e a3 05 a0 06 00 97 9e c2 20 3b 18 69
>3a3668		06 00 1b 28 60 08 c2 20 f4 00 00 c2 20 20 d1 1c
>3a3678		20 28 07 a5 23 83 01 a9 2c 00 20 ef 21 20 d1 1c
>3a3688		20 16 06 a3 01 20 3d 35 a5 23 d0 06 e2 20 a9 00
>3a3698		80 04 e2 20 a9 01 e2 20 a0 00 00 97 9e c2 20 68
>3a36a8		28 60 08 c2 20 3b 38 e9 04 00 1b c2 20 20 d1 1c
>3a36b8		20 28 07 a5 23 83 01 a9 2c 00 20 ef 21 20 d1 1c
>3a36c8		20 16 06 a5 23 83 03 a9 2c 00 20 ef 21 20 d1 1c
>3a36d8		20 16 06 a3 01 20 3d 35 a5 23 a0 0a 00 97 9e a3
>3a36e8		03 a0 08 00 97 9e c2 20 3b 18 69 04 00 1b 28 60
>3a36f8		0b 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 00
>3a3708		8f 58 f0 3a af 5c f0 3a c9 b0 b0 1c 8f 24 04 af
>3a3718		af 5b f0 3a 8f 23 04 af af 5a f0 3a 8f 22 04 af
>3a3728		a9 10 8f 58 f0 3a 80 17 38 e9 b0 8f 04 04 af af
>3a3738		5b f0 3a 8f 03 04 af af 5a f0 3a 8f 02 04 af af
>3a3748		59 f0 3a d0 3c af 58 f0 3a f0 1b af 5d f0 3a 8f
>3a3758		28 04 af af 5e f0 3a 8f 29 04 af af 5f f0 3a 8f
>3a3768		2a 04 af 82 8b 00 af 5d f0 3a 8f 08 04 af af 5e
>3a3778		f0 3a 8f 09 04 af af 5f f0 3a 8f 0a 04 af 82 70
>3a3788		00 af 58 f0 3a 09 01 8f 58 f0 3a 89 10 f0 32 af
>3a3798		60 f0 3a 8f 28 04 af af 61 f0 3a 8f 29 04 af af
>3a37a8		62 f0 3a 8f 2a 04 af af 63 f0 3a 8f 2b 04 af af
>3a37b8		64 f0 3a 8f 2c 04 af af 65 f0 3a 8f 2d 04 af 80
>3a37c8		30 af 60 f0 3a 8f 08 04 af af 61 f0 3a 8f 09 04
>3a37d8		af af 62 f0 3a 8f 0a 04 af af 63 f0 3a 8f 0b 04
>3a37e8		af af 64 f0 3a 8f 0c 04 af af 65 f0 3a 8f 0d 04
>3a37f8		af e2 20 af 69 f0 3a c9 b0 b0 20 8f 27 04 af af
>3a3808		68 f0 3a 8f 26 04 af af 67 f0 3a 8f 25 04 af af
>3a3818		58 f0 3a 09 20 8f 58 f0 3a 80 17 38 e9 b0 8f 07
>3a3828		04 af af 68 f0 3a 8f 06 04 af af 67 f0 3a 8f 05
>3a3838		04 af af 66 f0 3a d0 3e af 58 f0 3a 89 20 f0 1b
>3a3848		af 6a f0 3a 8f 28 04 af af 6b f0 3a 8f 29 04 af
>3a3858		af 6c f0 3a 8f 2a 04 af 82 8b 00 af 6a f0 3a 8f
>3a3868		08 04 af af 6b f0 3a 8f 09 04 af af 6c f0 3a 8f
>3a3878		0a 04 af 82 70 00 af 58 f0 3a 09 02 8f 58 f0 3a
>3a3888		89 20 f0 32 af 6d f0 3a 8f 28 04 af af 6e f0 3a
>3a3898		8f 29 04 af af 6f f0 3a 8f 2a 04 af af 70 f0 3a
>3a38a8		8f 2b 04 af af 71 f0 3a 8f 2e 04 af af 72 f0 3a
>3a38b8		8f 2f 04 af 80 30 af 6d f0 3a 8f 08 04 af af 6e
>3a38c8		f0 3a 8f 09 04 af af 6f f0 3a 8f 0a 04 af af 70
>3a38d8		f0 3a 8f 0b 04 af af 71 f0 3a 8f 0e 04 af af 72
>3a38e8		f0 3a 8f 0f 04 af af 58 f0 3a 29 30 f0 43 c9 10
>3a38f8		f0 76 c9 20 d0 03 82 8a 00 af 58 f0 3a 29 03 f0
>3a3908		23 c9 03 f0 23 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a3918		20 a9 0a 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a3928		20 dc d4 08 a9 01 80 02 a9 03 8f 20 04 af 82 7d
>3a3938		00 af 58 f0 3a 29 03 f0 23 c9 03 f0 23 08 c2 20
>3a3948		48 a9 00 08 5b 68 28 e2 20 a9 0a 8f d3 08 00 c2
>3a3958		20 29 ff 00 20 23 1e e2 20 dc d4 08 a9 01 80 02
>3a3968		a9 03 8f 00 04 af 80 34 af 58 f0 3a 29 01 0a 09
>3a3978		11 8f 20 04 af af 58 f0 3a 29 02 09 11 8f 00 04
>3a3988		af 80 19 af 58 f0 3a 29 02 09 21 8f 20 04 af af
>3a3998		58 f0 3a 29 01 0a 09 21 8f 00 04 af af 00 04 af
>3a39a8		09 80 8f 00 04 af af 58 f0 3a 29 30 f0 0f af 20
>3a39b8		04 af 09 80 8f 20 04 af ea ea ea ea ea af 01 04
>3a39c8		af 89 80 d0 f8 a9 00 8f 20 04 af 8f 00 04 af 28
>3a39d8		2b 60 0b 08 e2 20 c2 10 a9 00 a2 00 00 8f 59 f0
>3a39e8		3a e8 e0 1a 00 d0 f6 20 43 22 c9 e6 f0 23 c9 e7
>3a39f8		f0 5e 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02
>3a3a08		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a3a18		08 20 ef 21 20 d1 1c 20 16 06 c2 20 a5 23 8f 5a
>3a3a28		f0 3a e2 20 a5 25 8f 5c f0 3a a9 2c 20 ef 21 20
>3a3a38		d1 1c 20 16 06 c2 20 a5 23 8f 5d f0 3a e2 20 a5
>3a3a48		25 8f 5f f0 3a e2 20 a9 00 8f 59 f0 3a 82 74 00
>3a3a58		20 ef 21 20 d1 1c 20 16 06 c2 20 a5 23 8f 5a f0
>3a3a68		3a e2 20 a5 25 8f 5c f0 3a a9 2c 20 ef 21 20 d1
>3a3a78		1c 20 d2 06 c2 20 a5 23 8f 60 f0 3a 8d 00 01 a9
>3a3a88		2c 00 20 ef 21 20 d1 1c 20 d2 06 c2 20 a5 23 8f
>3a3a98		62 f0 3a 8d 02 01 a9 2c 00 20 ef 21 20 d1 1c 20
>3a3aa8		d2 06 c2 20 a5 23 8f 64 f0 3a c2 20 ad 04 01 8f
>3a3ab8		5d f0 3a e2 20 ad 06 01 8f 5f f0 3a e2 20 a9 01
>3a3ac8		8f 59 f0 3a e2 20 a9 9c 20 ef 21 20 43 22 c9 e6
>3a3ad8		f0 23 c9 e7 f0 5e 08 c2 20 48 a9 00 08 5b 68 28
>3a3ae8		e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a3af8		e2 20 dc d4 08 20 ef 21 20 d1 1c 20 16 06 c2 20
>3a3b08		a5 23 8f 67 f0 3a e2 20 a5 25 8f 69 f0 3a a9 2c
>3a3b18		20 ef 21 20 d1 1c 20 16 06 c2 20 a5 23 8f 6a f0
>3a3b28		3a e2 20 a5 25 8f 6c f0 3a e2 20 a9 00 8f 66 f0
>3a3b38		3a 82 74 00 20 ef 21 20 d1 1c 20 16 06 c2 20 a5
>3a3b48		23 8f 67 f0 3a e2 20 a5 25 8f 69 f0 3a a9 2c 20
>3a3b58		ef 21 20 d1 1c 20 d2 06 c2 20 a5 23 8f 6d f0 3a
>3a3b68		8d 00 01 a9 2c 00 20 ef 21 20 d1 1c 20 d2 06 c2
>3a3b78		20 a5 23 8f 6f f0 3a 8d 02 01 a9 2c 00 20 ef 21
>3a3b88		20 d1 1c 20 d2 06 c2 20 a5 23 8f 71 f0 3a c2 20
>3a3b98		ad 04 01 8f 6a f0 3a e2 20 ad 06 01 8f 6c f0 3a
>3a3ba8		e2 20 a9 01 8f 66 f0 3a c2 20 af 5d f0 3a cf 6a
>3a3bb8		f0 3a d0 14 e2 20 af 5f f0 3a cf 6c f0 3a d0 08
>3a3bc8		c2 20 20 f8 36 28 2b 60 08 c2 20 48 a9 00 08 5b
>3a3bd8		68 28 e2 20 a9 0a 8f d3 08 00 c2 20 29 ff 00 20
>3a3be8		23 1e e2 20 dc d4 08 08 c2 30 20 d1 1c 20 28 07
>3a3bf8		a5 23 48 a9 2c 00 20 ef 21 20 d1 1c 20 28 07 a4
>3a3c08		23 fa 20 20 00 28 60 08 20 03 21 e2 20 a7 00 d0
>3a3c18		03 4c b7 3c c9 3a d0 03 4c b7 3c c9 22 d0 0b 20
>3a3c28		dd 1b 20 c5 45 a9 3b 20 ef 21 20 a7 04 90 44 20
>3a3c38		e5 53 90 3f a9 3f 20 18 00 a9 20 20 18 00 20 10
>3a3c48		00 e2 20 a5 ea c9 02 f0 49 c9 00 d0 03 82 84 00
>3a3c58		c9 01 f0 5d 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a3c68		a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a3c78		dc d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a3c88		02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a3c98		d4 08 c2 20 a9 00 4c 85 23 a9 00 00 85 25 e2 20
>3a3ca8		a9 02 85 27 c2 20 20 48 53 a9 0d 00 20 18 00 28
>3a3cb8		60 c2 20 a5 00 85 40 a5 02 85 42 a9 00 4c 85 00
>3a3cc8		a9 00 00 85 02 20 07 5a c2 20 a5 40 85 00 a5 42
>3a3cd8		85 02 80 d0 c2 20 a5 00 85 40 a5 02 85 42 a9 00
>3a3ce8		4c 85 00 a9 00 00 85 02 20 9d 08 c2 20 a5 40 85
>3a3cf8		00 a5 42 85 02 80 ad 08 20 03 21 e2 20 a7 00 f0
>3a3d08		47 c9 3a f0 43 20 a7 04 90 40 20 e5 53 90 3b 20
>3a3d18		c6 14 20 14 00 e2 20 a0 00 00 97 16 a9 00 c8 97
>3a3d28		16 c2 20 a5 16 85 23 a5 18 85 25 e2 20 a9 02 85
>3a3d38		27 20 48 53 20 03 21 a7 00 f0 0d c9 3a f0 09 c9
>3a3d48		2c d0 07 20 e2 20 80 b0 28 60 08 c2 20 48 a9 00
>3a3d58		08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff
>3a3d68		00 20 23 1e e2 20 dc d4 08 08 20 d1 1c 20 16 06
>3a3d78		e2 20 a9 5c 85 a2 c2 20 a5 23 85 a3 e2 20 a5 25
>3a3d88		85 a5 e2 20 a9 2c 85 37 20 24 22 90 41 20 e2 20
>3a3d98		20 d1 1c 20 d2 06 c2 20 a5 23 85 55 e2 20 a9 2c
>3a3da8		85 37 20 24 22 90 27 20 e2 20 20 d1 1c 20 d2 06
>3a3db8		c2 20 a5 23 85 59 e2 20 a9 2c 85 37 20 24 22 90
>3a3dc8		0d 20 e2 20 20 d1 1c 20 d2 06 c2 20 a4 23 a6 59
>3a3dd8		a5 55 0b 8b 08 22 a2 08 00 28 ab 2b 20 27 21 28
>3a3de8		60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f
>3a3df8		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a3e08		08 e2 20 20 03 21 20 e5 53 90 64 a9 8f 20 ef 21
>3a3e18		a9 01 20 ed 19 a2 01 00 a9 00 8f 00 4d 00 20 d1
>3a3e28		1c 20 16 06 c2 20 a5 23 9f 00 4d 00 e2 20 af 00
>3a3e38		4d 00 1a 8f 00 4d 00 30 55 e8 e8 20 03 21 a7 00
>3a3e48		c9 2c f0 25 c9 90 d0 27 20 e2 20 20 63 66 c2 20
>3a3e58		a5 c0 85 23 e2 20 a5 c2 85 25 64 26 a5 ea 09 80
>3a3e68		85 ea 85 27 20 48 53 28 60 20 e2 20 4c 26 3e 08
>3a3e78		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08
>3a3e88		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2
>3a3e98		20 48 a9 00 08 5b 68 28 e2 20 a9 0a 8f d3 08 00
>3a3ea8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 20 03
>3a3eb8		21 e2 20 a7 00 f0 28 c9 3a f0 24 20 a7 04 90 21
>3a3ec8		20 e5 53 90 1c 20 08 3f 20 48 53 20 03 21 a7 00
>3a3ed8		f0 0d c9 3a f0 09 c9 2c d0 07 20 e2 20 80 cf 28
>3a3ee8		60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f
>3a3ef8		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a3f08		08 a5 02 85 42 a5 00 85 40 a5 1c 85 46 a5 1a 85
>3a3f18		44 c2 20 a5 3a d0 04 a5 38 f0 4e a5 38 85 00 a5
>3a3f28		3a 85 02 a5 3c 85 1a a5 3e 85 1c e2 20 a7 00 f0
>3a3f38		53 c9 3a f0 4f c9 2c d0 03 20 e2 20 20 03 21 a7
>3a3f48		00 c9 22 f0 4e 20 c0 04 b0 4e 08 c2 20 48 a9 00
>3a3f58		08 5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff
>3a3f68		00 20 23 1e e2 20 dc d4 08 c2 20 a9 00 00 85 1a
>3a3f78		a9 36 00 85 1c 18 a5 1a 69 04 00 85 00 a5 1c 69
>3a3f88		00 00 85 02 e2 20 a9 80 85 35 a9 ab 85 37 20 39
>3a3f98		21 80 a9 20 dd 1b 80 03 20 cf 1a c2 20 a5 00 85
>3a3fa8		38 a5 02 85 3a a5 1a 85 3c a5 1c 85 3e a5 44 85
>3a3fb8		1a a5 46 85 1c a5 40 85 00 a5 42 85 02 28 60 20
>3a3fc8		27 21 60 64 38 64 3a 64 3c 64 3e 60 20 24 00 60
>3a3fd8		20 d1 1c c2 20 a5 25 48 a5 23 48 e2 20 a7 00 c9
>3a3fe8		2c d0 22 20 e2 20 20 d1 1c c2 20 a5 26 d0 35 68
>3a3ff8		85 08 68 85 0a c2 20 a5 23 87 08 e2 20 a0 02 00
>3a4008		a5 25 97 08 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a4018		20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a4028		20 dc d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a4038		a9 09 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a4048		dc d4 08 20 d1 1c c2 20 a5 25 48 a5 23 48 e2 20
>3a4058		a7 00 c9 2c d0 19 20 e2 20 20 d1 1c c2 20 a5 25
>3a4068		d0 2c 68 85 08 68 85 0a c2 20 a5 23 87 08 60 08
>3a4078		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08
>3a4088		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2
>3a4098		20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00
>3a40a8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20 d1 1c
>3a40b8		c2 20 a5 25 48 a5 23 48 e2 20 a7 00 c9 2c d0 1f
>3a40c8		20 e2 20 20 d1 1c e2 20 a5 24 d0 32 c2 20 a5 25
>3a40d8		d0 2c 68 85 08 68 85 0a e2 20 a5 23 87 08 60 08
>3a40e8		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08
>3a40f8		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2
>3a4108		20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00
>3a4118		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2 20
>3a4128		48 a9 00 08 5b 68 28 e2 20 a9 01 8f d3 08 00 c2
>3a4138		20 29 ff 00 20 23 1e e2 20 dc d4 08 08 e2 20 a7
>3a4148		00 f0 05 20 e2 20 80 f7 28 60 08 28 60 08 28 60
>3a4158		08 28 60 08 c2 20 a5 1c 20 ea 1d a5 1a 20 ea 1d
>3a4168		a5 02 48 a5 00 48 20 27 21 a5 02 20 ea 1d a5 00
>3a4178		20 ea 1d 68 85 00 68 85 02 20 03 21 20 e5 53 b0
>3a4188		1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 05 8f
>3a4198		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a41a8		e2 20 a5 ea 20 01 1e a5 e9 20 01 1e c2 20 a5 e7
>3a41b8		20 ea 1d 20 03 21 e2 20 a7 00 c9 8a d0 6a a5 ea
>3a41c8		c9 00 f0 04 c9 01 f0 00 20 e2 20 20 d1 1c 20 48
>3a41d8		53 e2 20 a9 9c 20 ef 21 20 d1 1c c2 20 a5 27 20
>3a41e8		ea 1d a5 25 20 ea 1d a5 23 20 ea 1d e2 20 a9 9d
>3a41f8		85 37 20 24 22 90 1b 20 e2 20 20 d1 1c e2 20 a5
>3a4208		27 20 ea 1d c2 20 a5 25 20 ea 1d a5 23 20 ea 1d
>3a4218		80 14 c2 20 a9 00 00 20 ea 1d a9 00 00 20 ea 1d
>3a4228		a9 01 00 20 ea 1d 28 60 08 c2 20 48 a9 00 08 5b
>3a4238		68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20
>3a4248		23 1e e2 20 dc d4 08 08 8b 08 e2 20 48 a9 00 48
>3a4258		ab 68 28 08 c2 20 48 a9 00 08 5b 68 28 c2 30 a4
>3a4268		33 c8 c8 c2 20 b9 0c 00 85 e7 b9 0e 00 e2 20 85
>3a4278		e9 b9 10 00 85 ea c2 20 5a 20 e6 51 7a c2 20 b9
>3a4288		00 00 85 29 b9 02 00 85 2b e2 20 b9 04 00 85 2d
>3a4298		c2 20 5a 20 a8 27 20 48 53 7a c2 20 b9 06 00 85
>3a42a8		29 b9 08 00 85 2b e2 20 b9 0a 00 85 2d c2 20 b9
>3a42b8		02 00 30 0a 20 31 2a 20 df 05 f0 28 80 08 20 f1
>3a42c8		29 20 df 05 f0 1e c2 20 b9 12 00 85 00 b9 14 00
>3a42d8		85 02 b9 16 00 85 1a b9 18 00 85 1c e2 20 a9 03
>3a42e8		85 dc 80 17 a2 23 08 20 ae 19 c2 20 18 a5 33 69
>3a42f8		1a 00 85 33 a5 35 69 00 00 85 35 ab 28 60 08 a5
>3a4308		1a 48 a5 1c 48 20 03 21 20 9d 08 a5 23 f0 26 20
>3a4318		e2 23 90 42 e2 20 a9 02 85 dc 20 27 21 c2 20 68
>3a4328		20 ea 1d 68 20 ea 1d a5 02 20 ea 1d a5 00 20 ea
>3a4338		1d e6 31 28 60 68 68 08 c2 20 48 a9 00 08 5b 68
>3a4348		28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23
>3a4358		1e e2 20 dc d4 08 68 68 08 c2 20 48 a9 00 08 5b
>3a4368		68 28 e2 20 a9 06 8f d3 08 00 c2 20 29 ff 00 20
>3a4378		23 1e e2 20 dc d4 08 08 c2 30 a5 31 f0 1e 20 0c
>3a4388		1e 85 00 20 0c 1e 85 02 20 0c 1e 85 1a 20 0c 1e
>3a4398		85 1c c6 31 e2 20 a9 03 85 dc 28 60 08 c2 20 48
>3a43a8		a9 00 08 5b 68 28 e2 20 a9 07 8f d3 08 00 c2 20
>3a43b8		29 ff 00 20 23 1e e2 20 dc d4 08 08 20 d1 1c 20
>3a43c8		df 05 f0 1c e2 20 a9 97 20 ef 21 20 9d 08 20 df
>3a43d8		05 f0 12 20 e2 23 90 2c e2 20 a9 02 85 dc 80 03
>3a43e8		20 27 21 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a43f8		20 a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a4408		20 dc d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a4418		a9 06 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a4428		dc d4 08 08 e2 20 a9 01 85 dc 28 60 08 20 03 21
>3a4438		20 9d 08 a5 23 f0 0d 20 e2 23 90 27 e2 20 a9 02
>3a4448		85 dc 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a4458		a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a4468		dc d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4478		06 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a4488		d4 08 20 50 19 20 70 10 20 e5 50 60 08 a7 00 10
>3a4498		03 20 e2 20 20 e5 53 b0 03 4c 0b 45 e2 20 a5 ea
>3a44a8		48 a5 e9 48 a5 e8 48 a5 e7 48 20 43 22 c9 8f d0
>3a44b8		0e a9 8f 20 ef 21 a9 00 8f 00 4d 00 20 d2 1a 20
>3a44c8		03 21 e2 20 a7 00 c9 8a f0 03 4c 0b 45 20 e2 20
>3a44d8		20 d1 1c 68 85 e7 68 85 e8 68 85 e9 68 85 ea 29
>3a44e8		80 f0 1b 20 58 51 90 3a c2 20 a0 09 00 b7 08 85
>3a44f8		c0 e2 20 c8 c8 b7 08 85 c2 20 4f 68 80 03 20 48
>3a4508		53 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4518		02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a4528		d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 05
>3a4538		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a4548		08 08 e2 20 20 43 22 c9 00 f0 6d 20 d1 1c e2 20
>3a4558		a5 27 c9 ff f0 1b c9 02 d0 05 20 c5 45 80 12 c9
>3a4568		00 d0 05 20 e3 45 80 09 c9 01 d0 4f 20 f6 45 80
>3a4578		00 20 03 21 a7 00 f0 40 c9 3a f0 3c c9 2c f0 23
>3a4588		c9 3b f0 24 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a4598		a9 02 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a45a8		dc d4 08 a9 09 20 18 00 20 e2 20 20 03 21 a7 00
>3a45b8		f0 09 c9 3a f0 05 80 93 20 9c 03 28 60 08 8b 08
>3a45c8		c2 20 48 a9 00 08 5b 68 28 e2 20 a0 00 00 b7 23
>3a45d8		f0 06 20 18 00 c8 80 f6 ab 28 60 08 c2 20 20 25
>3a45e8		15 a5 16 85 23 a5 18 85 25 20 c5 45 28 60 08 20
>3a45f8		ae 5d c2 20 a5 16 85 23 a5 18 85 25 20 c5 45 28
>3a4608		60 08 e2 20 85 b5 4a 4a 4a 4a 29 0f 18 69 30 97
>3a4618		16 c8 a5 b5 29 0f 18 69 30 97 16 c8 28 60 e2 20
>3a4628		a9 8f 20 ef 21 08 20 d1 1c e2 20 c2 10 af 0e 08
>3a4638		af 09 08 8f 0e 08 af 20 c6 14 a0 00 00 af 06 08
>3a4648		af 20 09 46 a9 2f 97 16 c8 af 09 08 af 20 09 46
>3a4658		a9 2f 97 16 c8 af 0f 08 af 20 09 46 af 0a 08 af
>3a4668		20 09 46 a9 00 97 16 af 0e 08 af 29 f7 8f 0e 08
>3a4678		af c2 20 a5 16 85 23 a5 18 85 25 e2 20 a9 02 85
>3a4688		27 28 e2 20 20 e2 20 60 e2 20 a9 8f 20 ef 21 08
>3a4698		20 d1 1c e2 20 c2 10 af 0e 08 af 09 08 8f 0e 08
>3a46a8		af 20 c6 14 a0 00 00 af 04 08 af 29 7f 20 09 46
>3a46b8		a9 3a 97 16 c8 af 02 08 af 20 09 46 a9 3a 97 16
>3a46c8		c8 af 00 08 af 20 09 46 a9 00 97 16 af 0e 08 af
>3a46d8		29 f7 8f 0e 08 af c2 20 a5 16 85 23 a5 18 85 25
>3a46e8		e2 20 a9 02 85 27 28 e2 20 20 e2 20 60 e2 20 a9
>3a46f8		8f 20 ef 21 08 20 d1 1c e2 20 a9 01 85 27 a9 03
>3a4708		8f 00 e2 af a9 01 8f 01 e2 af c2 30 af 84 e8 af
>3a4718		8f 08 e2 af af 84 e8 af 29 ff 7f 8f 0a e2 af a9
>3a4728		ff ff 8f 0c e2 af a9 ff 7f 8f 0e e2 af ea ea ea
>3a4738		af 08 e2 af 85 23 af 0a e2 af 85 25 28 e2 20 20
>3a4748		e2 20 60 e2 20 a9 8f 20 ef 21 08 20 d1 1c 22 28
>3a4758		10 00 e2 20 85 23 64 24 64 25 64 26 a9 00 85 27
>3a4768		28 e2 20 20 e2 20 60 e2 20 a9 8f 20 ef 21 08 c2
>3a4778		30 20 d1 1c 20 a8 06 c2 20 a5 25 48 a5 23 48 20
>3a4788		03 21 e2 20 a7 00 c9 2c f0 03 4c e6 47 20 e2 20
>3a4798		20 d1 1c 20 d2 06 c2 20 a5 23 48 20 03 21 e2 20
>3a47a8		a7 00 c9 2c f0 03 4c e6 47 20 e2 20 20 d1 1c 20
>3a47b8		d2 06 c2 20 a5 23 85 8f e2 20 a5 25 85 91 c2 20
>3a47c8		68 85 29 a9 00 00 85 2b 68 85 23 68 85 25 e2 20
>3a47d8		a9 02 85 27 20 1e 17 e2 20 20 e2 20 28 60 08 c2
>3a47e8		20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08 00
>3a47f8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2 20
>3a4808		48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00 c2
>3a4818		20 29 ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f
>3a4828		20 ef 21 08 c2 30 20 d1 1c e2 20 a5 27 c9 02 f0
>3a4838		03 4c a8 48 c2 20 a5 25 48 a5 23 48 20 03 21 e2
>3a4848		20 a7 00 c9 2c f0 03 4c c7 48 20 e2 20 20 d1 1c
>3a4858		e2 20 a5 27 c9 00 d0 48 c2 20 a5 23 85 8f c2 20
>3a4868		68 85 23 68 85 25 e2 20 a9 02 85 27 e2 20 a0 00
>3a4878		00 b7 23 f0 03 c8 80 f9 c2 20 98 38 e5 8f 30 09
>3a4888		85 29 a9 00 00 85 2b 80 07 a9 00 00 85 29 85 2b
>3a4898		e2 20 a9 00 85 2d 20 1e 17 e2 20 20 e2 20 28 60
>3a48a8		08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3
>3a48b8		08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08
>3a48c8		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08
>3a48d8		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2
>3a48e8		20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00
>3a48f8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9
>3a4908		8f 20 ef 21 08 c2 30 20 d1 1c e2 20 a5 27 c9 02
>3a4918		f0 03 4c 71 49 c2 20 a5 25 48 a5 23 48 20 03 21
>3a4928		e2 20 a7 00 c9 2c f0 03 4c 90 49 20 e2 20 20 d1
>3a4938		1c e2 20 a5 27 c9 00 d0 30 c2 20 a5 23 85 8f c2
>3a4948		20 a9 00 00 85 29 a9 00 00 85 2b e2 20 a9 00 85
>3a4958		2d c2 20 68 85 23 68 85 25 e2 20 a9 02 85 27 20
>3a4968		1e 17 e2 20 20 e2 20 28 60 08 c2 20 48 a9 00 08
>3a4978		5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00
>3a4988		20 23 1e e2 20 dc d4 08 08 c2 20 48 a9 00 08 5b
>3a4998		68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00 20
>3a49a8		23 1e e2 20 dc d4 08 08 c2 20 48 a9 00 08 5b 68
>3a49b8		28 e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20 23
>3a49c8		1e e2 20 dc d4 08 e2 20 a9 8f 20 ef 21 20 d1 1c
>3a49d8		c2 10 e2 20 a5 27 c9 02 d0 23 c2 20 a5 00 85 40
>3a49e8		a5 02 85 42 a5 23 85 00 a5 25 85 02 20 9d 08 a5
>3a49f8		40 85 00 a5 42 85 02 e2 20 20 e2 20 60 08 c2 20
>3a4a08		48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2
>3a4a18		20 29 ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f
>3a4a28		20 ef 21 08 20 d1 1c c2 10 e2 20 a5 27 c9 00 d0
>3a4a38		1a 20 25 15 c2 20 a5 16 85 23 a5 18 85 25 e2 20
>3a4a48		a9 02 85 27 28 e2 20 20 e2 20 60 08 c2 20 48 a9
>3a4a58		00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29
>3a4a68		ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f 20 ef
>3a4a78		21 08 20 d1 1c 20 a8 06 c2 20 64 0c 64 0e e2 30
>3a4a88		a0 00 b7 23 c9 20 f0 04 c9 24 d0 03 c8 80 f3 b7
>3a4a98		23 20 d1 04 90 1e c2 20 06 0c 26 0e 06 0c 26 0e
>3a4aa8		06 0c 26 0e 06 0c 26 0e e2 20 20 f2 04 05 0c 85
>3a4ab8		0c c8 80 db c2 20 a5 0c 85 23 a5 0e 85 25 e2 20
>3a4ac8		a9 00 85 27 28 e2 20 20 e2 20 60 e2 20 a9 8f 20
>3a4ad8		ef 21 08 20 d1 1c 20 16 06 20 c6 14 e2 30 a0 ff
>3a4ae8		a9 00 97 16 88 a5 23 29 0f aa bf 00 d0 3a 97 16
>3a4af8		88 a5 23 29 f0 4a 4a 4a 4a aa bf 00 d0 3a 97 16
>3a4b08		88 a5 24 85 23 a5 25 85 24 a5 26 85 25 a9 00 85
>3a4b18		26 a5 23 d0 d0 a5 24 d0 cc a5 25 d0 c8 98 38 65
>3a4b28		16 85 23 a5 17 85 24 a5 18 85 25 a5 19 85 26 a9
>3a4b38		02 85 27 28 e2 20 20 e2 20 60 08 c2 20 48 a9 00
>3a4b48		08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff
>3a4b58		00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f 20 ef 21
>3a4b68		20 d1 1c e2 20 a5 27 c9 02 d0 1f 8b a5 25 48 ab
>3a4b78		c2 10 a6 23 20 b2 15 ab 84 23 c2 20 64 25 e2 20
>3a4b88		a9 00 85 27 e2 20 20 e2 20 60 08 c2 20 48 a9 00
>3a4b98		08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff
>3a4ba8		00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f 20 ef 21
>3a4bb8		20 d1 1c 20 16 06 e2 20 a5 25 c9 b0 90 10 c9 f0
>3a4bc8		b0 0c 8b 48 ab a6 23 22 44 11 00 ab 80 04 e2 20
>3a4bd8		a7 23 85 23 64 24 64 25 64 26 e2 20 20 e2 20 60
>3a4be8		08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3
>3a4bf8		08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 e2
>3a4c08		20 a9 8f 20 ef 21 20 d1 1c 20 16 06 e2 20 a5 25
>3a4c18		c9 b0 90 22 c9 f0 b0 1e 8b 48 ab a6 23 da 22 44
>3a4c28		11 00 85 0c fa e8 da 22 44 11 00 85 0d fa e8 22
>3a4c38		44 11 00 ab 80 0d c2 20 a7 23 85 0c e2 20 a0 02
>3a4c48		00 b7 23 85 25 64 26 c2 20 a5 0c 85 23 e2 20 20
>3a4c58		e2 20 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4c68		04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a4c78		d4 08 e2 20 a9 8f 20 ef 21 20 d1 1c 20 16 06 e2
>3a4c88		20 a5 25 c9 b0 90 1d c9 f0 b0 19 8b 48 ab a6 23
>3a4c98		da 22 44 11 00 85 23 fa e8 22 44 11 00 85 24 ab
>3a4ca8		c2 20 80 06 c2 20 a7 23 85 23 64 25 e2 20 20 e2
>3a4cb8		20 60 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04
>3a4cc8		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a4cd8		08 e2 20 a9 8f 20 ef 21 20 d1 1c e2 20 a5 27 c9
>3a4ce8		00 d0 24 20 c6 14 a5 23 87 16 a9 00 a0 01 00 97
>3a4cf8		16 c2 20 a5 16 85 23 a5 18 85 25 e2 20 a9 02 85
>3a4d08		27 e2 20 20 e2 20 60 08 c2 20 48 a9 00 08 5b 68
>3a4d18		28 e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23
>3a4d28		1e e2 20 dc d4 08 e2 20 a9 8f 20 ef 21 20 d1 1c
>3a4d38		e2 20 a5 27 c9 02 d0 14 a7 23 85 23 64 24 64 25
>3a4d48		64 26 a9 00 85 27 e2 20 20 e2 20 60 08 c2 20 48
>3a4d58		a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08 00 c2 20
>3a4d68		29 ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9 8f 20
>3a4d78		ef 21 20 d1 1c e2 20 a5 27 c9 00 d0 39 e2 20 a5
>3a4d88		26 d0 52 a5 25 d0 4e a5 24 d0 4a c2 10 20 c6 14
>3a4d98		a4 23 e2 20 a9 00 97 16 88 30 07 a9 20 97 16 88
>3a4da8		10 fb a9 02 85 27 c2 20 a5 16 85 23 a5 18 85 25
>3a4db8		e2 20 20 e2 20 60 08 c2 20 48 a9 00 08 5b 68 28
>3a4dc8		e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a4dd8		e2 20 dc d4 08 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a4de8		20 a9 09 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a4df8		20 dc d4 08 e2 20 a9 8f 20 ef 21 20 d1 1c e2 20
>3a4e08		a5 27 c9 00 d0 39 e2 20 a5 26 d0 52 a5 25 d0 4e
>3a4e18		a5 24 d0 4a c2 10 20 c6 14 a4 23 e2 20 a9 00 97
>3a4e28		16 88 30 07 a9 09 97 16 88 10 fb a9 02 85 27 c2
>3a4e38		20 a5 16 85 23 a5 18 85 25 e2 20 20 e2 20 60 08
>3a4e48		c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04 8f d3 08
>3a4e58		00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 c2
>3a4e68		20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00
>3a4e78		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 e2 20 a9
>3a4e88		8f 20 ef 21 20 d1 1c e2 20 a5 27 c9 00 f0 23 c9
>3a4e98		01 f0 3e 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a4ea8		04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a4eb8		d4 08 c2 20 a5 25 10 21 49 ff ff 85 25 a5 23 49
>3a4ec8		ff ff 18 69 01 00 85 23 a5 25 69 00 00 85 25 80
>3a4ed8		08 e2 20 a5 26 29 7f 85 26 e2 20 20 e2 20 60 e2
>3a4ee8		20 a9 8f 20 ef 21 20 d1 1c e2 20 a5 27 c9 00 d0
>3a4ef8		25 c2 20 a5 25 30 12 d0 04 a5 23 f0 13 a9 00 00
>3a4f08		85 25 a9 01 00 85 23 80 07 a9 ff ff 85 25 85 23
>3a4f18		e2 20 20 e2 20 60 08 c2 20 48 a9 00 08 5b 68 28
>3a4f28		e2 20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a4f38		e2 20 dc d4 08 e2 20 a9 8f 20 ef 21 20 d1 1c 20
>3a4f48		16 06 e2 20 20 e2 20 60 e2 20 a9 8f 20 ef 21 20
>3a4f58		d1 1c 20 84 07 20 0e 62 e2 20 20 e2 20 60 e2 20
>3a4f68		a9 8f 20 ef 21 20 d1 1c 20 84 07 20 3d 62 e2 20
>3a4f78		20 e2 20 60 e2 20 a9 8f 20 ef 21 20 d1 1c 20 84
>3a4f88		07 20 6c 62 e2 20 20 e2 20 60 e2 20 a9 8f 20 ef
>3a4f98		21 20 d1 1c 20 84 07 20 9a 62 e2 20 20 e2 20 60
>3a4fa8		e2 20 a9 8f 20 ef 21 20 d1 1c 20 84 07 20 c3 63
>3a4fb8		e2 20 20 e2 20 60 e2 20 a9 8f 20 ef 21 20 d1 1c
>3a4fc8		20 84 07 20 99 63 e2 20 20 e2 20 60 e2 20 a9 8f
>3a4fd8		20 ef 21 20 d1 1c 20 84 07 20 e5 63 e2 20 20 e2
>3a4fe8		20 60 e2 20 a9 8f 20 ef 21 20 d1 1c 20 84 07 20
>3a4ff8		79 64 e2 20 20 e2 20 60 e2 20 a9 8f 20 ef 21 20
>3a5008		d1 1c 20 84 07 20 fb 64 e2 20 20 e2 20 60 00 ea
>3a5018		60 08 0b 08 c2 20 48 a9 00 08 5b 68 28 c2 30 c2
>3a5028		20 a9 00 00 85 d9 e2 20 a9 36 85 db c2 30 a9 00
>3a5038		00 a0 00 00 97 d9 a0 02 00 97 d9 a0 04 00 97 d9
>3a5048		20 b8 20 2b 28 60 8b 08 c2 20 a9 00 00 85 1a a9
>3a5058		36 00 85 1c 20 b8 20 20 98 23 28 ab 60 08 c2 20
>3a5068		64 55 a9 ff 7f 85 59 20 9c 03 20 43 22 29 ff 00
>3a5078		c9 00 00 f0 2c c9 81 00 f0 1a 20 03 21 20 9d 08
>3a5088		a5 23 85 55 20 43 22 29 ff 00 c9 00 00 f0 12 c9
>3a5098		81 00 d0 2a 20 ef 21 20 03 21 20 9d 08 a5 23 85
>3a50a8		59 a5 1c 48 a5 1a 48 a5 02 48 a5 00 48 20 50 18
>3a50b8		68 85 00 68 85 02 68 85 1a 68 85 1c 28 60 08 c2
>3a50c8		20 48 a9 00 08 5b 68 28 e2 20 a9 02 8f d3 08 00
>3a50d8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 08 08 c2
>3a50e8		20 48 a9 00 08 5b 68 28 c2 20 64 e4 64 e7 e2 20
>3a50f8		64 e6 64 e9 64 ea c2 20 38 a5 d9 69 04 00 85 e1
>3a5108		e2 20 a5 db 69 00 85 e3 28 60 c9 5f f0 1a c9 3a
>3a5118		b0 04 c9 30 b0 12 c9 5b b0 04 c9 41 b0 0a c9 7b
>3a5128		b0 04 c9 61 b0 02 18 60 38 60 08 e2 20 c2 10 a0
>3a5138		00 00 b7 0c f0 0a d7 e7 d0 13 c8 c0 08 00 d0 f2
>3a5148		b7 e7 20 1b 05 20 12 51 b0 03 28 38 60 28 18 60
>3a5158		08 e2 20 c2 10 a0 00 00 a2 00 00 b7 e7 f0 0b 20
>3a5168		1b 05 9f 00 4e 00 c8 e8 80 f1 a9 00 9f 00 4e 00
>3a5178		c2 20 a9 00 4e 85 e7 e2 20 a9 00 85 e9 c2 20 a5
>3a5188		e4 85 08 d0 06 e2 20 a5 e6 f0 4d e2 20 a5 e6 85
>3a5198		0a a5 ea a0 00 00 d7 08 d0 17 c2 20 18 a5 08 69
>3a51a8		01 00 85 0c e2 20 a5 0a 69 00 85 0e 20 32 51 b0
>3a51b8		2a a0 0d 00 c2 20 b7 08 85 0c c8 c8 e2 20 b7 08
>3a51c8		85 0e d0 06 c2 20 a5 0c f0 0e c2 20 a5 0c 85 08
>3a51d8		e2 20 a5 0e 85 0a 80 b9 28 18 60 28 38 60 08 20
>3a51e8		58 51 b0 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20
>3a51f8		a9 05 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20
>3a5208		dc d4 08 c2 30 a0 09 00 b7 08 85 23 c8 c8 b7 08
>3a5218		85 25 e2 20 a0 00 00 b7 08 85 27 28 60 08 c2 20
>3a5228		18 a5 e1 69 10 00 85 08 e2 20 a5 e3 69 00 85 0a
>3a5238		c5 bc 90 27 c2 20 a5 08 c5 ba 90 1f 08 c2 20 48
>3a5248		a9 00 08 5b 68 28 e2 20 a9 09 8f d3 08 00 c2 20
>3a5258		29 ff 00 20 23 1e e2 20 dc d4 08 c2 20 a5 e1 85
>3a5268		c0 e2 20 a5 e3 85 c2 c2 20 a5 08 85 e1 e2 20 a5
>3a5278		0a 85 e3 28 60 08 e2 20 a5 27 c5 ea f0 33 a5 ea
>3a5288		c9 00 d0 05 20 16 06 80 2f c9 01 d0 05 20 84 07
>3a5298		80 26 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 04
>3a52a8		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a52b8		08 c9 02 d0 03 20 b8 16 c2 10 20 25 52 c2 30 18
>3a52c8		a5 c0 69 01 00 85 08 e2 20 a5 c2 69 00 85 0a a0
>3a52d8		00 00 a9 00 97 08 c8 c0 08 00 d0 f8 a0 00 00 b7
>3a52e8		e7 f0 10 20 1b 05 20 12 51 90 08 97 08 c8 c0 08
>3a52f8		00 d0 ec c2 20 a0 09 00 a5 23 97 c0 a5 25 c8 c8
>3a5308		97 c0 a5 e4 a0 0d 00 97 c0 c8 c8 e2 20 a5 e6 97
>3a5318		c0 c2 20 a5 c0 85 e4 e2 20 a5 c2 85 e6 e2 20 a0
>3a5328		00 00 a5 27 97 c0 c9 02 f0 02 28 60 c2 20 a5 23
>3a5338		85 c0 e2 20 a5 25 85 c2 20 d4 12 20 e9 12 80 ea
>3a5348		08 c2 30 a5 e4 d0 06 e2 20 a5 e6 f0 05 20 58 51
>3a5358		b0 05 20 7d 52 80 4e e2 20 a5 27 c5 ea f0 33 a5
>3a5368		ea c9 00 d0 05 20 16 06 80 2c c9 01 d0 05 20 84
>3a5378		07 80 23 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a5388		04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a5398		d4 08 c9 02 f0 11 c2 30 a0 09 00 a5 23 97 08 c8
>3a53a8		c8 a5 25 97 08 28 60 20 b8 16 a0 09 00 b7 08 85
>3a53b8		c0 c8 c8 e2 20 b7 08 85 c2 20 d4 12 20 08 13 e2
>3a53c8		20 a5 27 c9 02 f0 02 80 cd c2 20 a5 23 85 c0 e2
>3a53d8		20 a5 25 85 c2 20 d4 12 20 e9 12 80 b9 08 20 03
>3a53e8		21 e2 20 a7 00 20 a7 04 90 42 c2 20 a5 00 85 e7
>3a53f8		e2 20 a5 02 85 e9 20 e2 20 a7 00 f0 0d c9 24 f0
>3a5408		14 c9 25 f0 09 20 12 51 b0 ec a9 01 80 0c 20 e2
>3a5418		20 a9 00 80 05 20 e2 20 a9 02 85 ea 20 43 22 c9
>3a5428		8f d0 06 a5 ea 09 80 85 ea 28 38 60 28 18 60 08
>3a5438		c2 20 18 a5 23 65 29 85 23 a5 25 65 2b 85 25 28
>3a5448		60 08 c2 20 38 a5 23 e5 29 85 23 a5 25 e5 2b 85
>3a5458		25 28 60 08 c2 20 3b 38 e9 0a 00 1b c2 30 a9 00
>3a5468		00 83 01 83 03 83 05 83 07 83 09 a5 25 10 18 a9
>3a5478		00 80 83 01 a5 25 49 ff ff 85 25 a5 23 49 ff ff
>3a5488		1a 85 23 d0 02 e6 25 a5 2b 10 1a a3 01 49 00 80
>3a5498		83 01 a5 2b 49 ff ff 85 2b a5 29 49 ff ff 1a 85
>3a54a8		29 d0 02 e6 2b a5 25 f0 04 a5 2b d0 5a a5 23 8f
>3a54b8		00 01 00 a5 29 8f 02 01 00 af 04 01 00 83 03 af
>3a54c8		06 01 00 83 05 a5 25 8f 00 01 00 a5 29 8f 02 01
>3a54d8		00 18 af 04 01 00 63 05 83 05 af 06 01 00 63 07
>3a54e8		83 07 a5 23 8f 00 01 00 a5 2b 8f 02 01 00 18 af
>3a54f8		04 01 00 63 05 83 05 af 06 01 00 63 07 83 07 a3
>3a5508		07 f0 23 a3 09 f0 1f 08 c2 20 48 a9 00 08 5b 68
>3a5518		28 e2 20 a9 0d 8f d3 08 00 c2 20 29 ff 00 20 23
>3a5528		1e e2 20 dc d4 08 c2 30 a3 01 10 16 a3 05 49 ff
>3a5538		ff 83 05 a3 03 49 ff ff 1a 83 03 d0 05 a3 05 1a
>3a5548		83 05 a3 03 85 23 a3 05 85 25 c2 20 3b 18 69 0a
>3a5558		00 1b 28 60 08 c2 20 a5 23 c5 29 a5 25 e5 2b 50
>3a5568		03 49 00 80 30 06 64 23 64 25 80 07 a9 ff ff 85
>3a5578		23 85 25 28 60 08 c2 20 a5 23 c5 29 d0 0c a5 25
>3a5588		c5 2b d0 06 64 23 64 25 80 16 a5 29 c5 23 a5 2b
>3a5598		e5 25 50 03 49 00 80 10 eb a9 ff ff 85 23 85 25
>3a55a8		28 60 08 c2 20 a5 2b c5 25 d0 0f a5 29 c5 23 d0
>3a55b8		09 a9 ff ff 85 23 85 25 80 04 64 23 64 25 28 60
>3a55c8		08 c2 20 a5 2b c5 25 d0 0c a5 29 c5 23 d0 06 64
>3a55d8		23 64 25 80 07 a9 ff ff 85 23 85 25 28 60 08 c2
>3a55e8		20 a5 23 c5 29 d0 0f a5 25 c5 2b d0 09 a9 ff ff
>3a55f8		85 23 85 25 80 13 a5 29 c5 23 a5 2b e5 25 50 03
>3a5608		49 00 80 30 e8 64 23 64 25 28 60 08 c2 20 a5 23
>3a5618		c5 29 d0 0f a5 25 c5 2b d0 09 a9 ff ff 85 23 85
>3a5628		25 80 13 a5 23 c5 29 a5 25 e5 2b 50 03 49 00 80
>3a5638		30 e8 64 23 64 25 28 60 08 c2 20 8f 12 01 00 8a
>3a5648		8f 10 01 00 af 16 01 00 aa af 14 01 00 28 60 08
>3a5658		e2 20 a9 03 8f 00 e2 af a9 00 8f 01 e2 af c2 20
>3a5668		a5 23 8f 08 e2 af a5 25 8f 0a e2 af a9 00 00 8f
>3a5678		0c e2 af a9 00 01 8f 0e e2 af ea ea ea ea ea ea
>3a5688		af 08 e2 af 85 23 af 0a e2 af 85 25 a9 01 00 85
>3a5698		27 28 60 08 e2 20 a9 40 8f 00 e2 af 80 09 08 e2
>3a56a8		20 a9 48 8f 00 e2 af a9 02 8f 01 e2 af c2 20 a5
>3a56b8		23 8f 08 e2 af a5 25 8f 0a e2 af a5 29 8f 0c e2
>3a56c8		af a5 2b 8f 0e e2 af ea ea ea e2 20 af 06 e2 af
>3a56d8		29 07 d0 10 c2 20 af 08 e2 af 85 23 af 0a e2 af
>3a56e8		85 25 28 60 20 87 57 80 f9 08 e2 20 a9 01 8f 01
>3a56f8		e2 af a9 00 8f 00 e2 af c2 20 a5 23 8f 08 e2 af
>3a5708		a5 25 8f 0a e2 af a5 29 8f 0c e2 af a5 2b 8f 0e
>3a5718		e2 af ea ea ea e2 20 af 05 e2 af 29 17 d0 10 c2
>3a5728		20 af 08 e2 af 85 23 af 0a e2 af 85 25 28 60 20
>3a5738		87 57 80 f9 08 e2 20 a9 00 8f 01 e2 af a9 00 8f
>3a5748		00 e2 af c2 20 a5 23 8f 08 e2 af a5 25 8f 0a e2
>3a5758		af a5 29 8f 0c e2 af a5 2b 8f 0e e2 af ea ea ea
>3a5768		e2 20 af 04 e2 af 29 07 d0 10 c2 20 af 08 e2 af
>3a5778		85 23 af 0a e2 af 85 25 28 60 20 87 57 80 f9 e2
>3a5788		20 89 01 f0 20 00 08 c2 20 48 a9 00 08 5b 68 28
>3a5798		e2 20 a9 0c 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a57a8		e2 20 dc d4 08 89 02 f0 1f 08 c2 20 48 a9 00 08
>3a57b8		5b 68 28 e2 20 a9 0d 8f d3 08 00 c2 20 29 ff 00
>3a57c8		20 23 1e e2 20 dc d4 08 89 04 f0 1f 08 c2 20 48
>3a57d8		a9 00 08 5b 68 28 e2 20 a9 0e 8f d3 08 00 c2 20
>3a57e8		29 ff 00 20 23 1e e2 20 dc d4 08 60 08 e2 20 a9
>3a57f8		00 8f 01 e2 af a9 02 8f 00 e2 af c2 20 a9 00 a0
>3a5808		8f 0c e2 af a9 00 00 8f 0e e2 af a5 23 8f 08 e2
>3a5818		af a5 25 8f 0a e2 af ea ea ea e2 20 af 04 e2 af
>3a5828		89 07 f0 01 00 c2 20 af 08 e2 af 85 23 af 0a e2
>3a5838		af 85 25 28 60 08 e2 20 a9 01 8f 01 e2 af a9 02
>3a5848		8f 00 e2 af c2 20 a9 00 a0 8f 0c e2 af a9 00 00
>3a5858		8f 0e e2 af a5 23 8f 08 e2 af a5 25 8f 0a e2 af
>3a5868		ea ea ea af 08 e2 af 85 23 af 0a e2 af 85 25 28
>3a5878		60 08 c2 20 a5 23 d0 0a a5 25 29 ff 7f d0 03 28
>3a5888		38 60 28 18 60 08 e2 20 38 e9 30 20 3f 05 c2 20
>3a5898		29 ff 00 18 65 23 85 23 a5 25 69 00 00 85 25 28
>3a58a8		60 08 e2 20 c9 30 90 04 c9 3a 90 1c c9 61 90 04
>3a58b8		c9 67 90 0a c9 41 90 04 c9 47 90 07 80 31 38 e9
>3a58c8		57 80 08 38 e9 37 80 03 38 e9 30 06 23 26 24 26
>3a58d8		25 26 26 06 23 26 24 26 25 26 26 06 23 26 24 26
>3a58e8		25 26 26 06 23 26 24 26 25 26 26 05 23 85 23 28
>3a58f8		60 08 e2 20 c9 30 f0 06 c9 31 f0 0a 80 0f c2 20
>3a5908		06 23 26 25 80 07 c2 20 38 26 23 26 25 28 60 08
>3a5918		e2 30 a5 61 f0 0d aa a5 69 d0 15 a9 00 8f 01 e2
>3a5928		af 80 15 e2 20 a9 03 8f 01 e2 af ea ea ea 80 62
>3a5938		e2 20 a9 01 8f 01 e2 af e2 20 a9 43 8f 00 e2 af
>3a5948		c2 20 a9 00 10 8f 08 e2 af a9 00 00 8f 0a e2 af
>3a5958		c2 20 a9 00 a0 8f 0c e2 af a9 00 00 8f 0e e2 af
>3a5968		ea ea ea ca f0 2c af 08 e2 af 8f 0c 08 00 af 0a
>3a5978		e2 af 8f 0e 08 00 e2 20 a9 42 8f 00 e2 af c2 20
>3a5988		af 0c 08 00 8f 08 e2 af af 0e 08 00 8f 0a e2 af
>3a5998		80 be c2 20 af 08 e2 af 85 23 af 0a e2 af 85 25
>3a59a8		e2 20 a9 01 85 27 28 60 08 c2 20 a5 5d 85 23 a5
>3a59b8		5f 85 25 20 c9 5b c2 20 a5 23 85 29 a5 25 85 2b
>3a59c8		c2 20 a5 59 85 23 a5 5b 85 25 20 f1 56 c2 20 a5
>3a59d8		55 85 29 a5 57 85 2b 20 a6 56 c2 20 a5 23 85 29
>3a59e8		a5 25 85 2b 20 17 59 20 3c 57 c2 20 a5 65 f0 07
>3a59f8		a5 25 09 00 80 85 25 e2 20 a9 01 85 27 28 60 5a
>3a5a08		08 c2 30 64 23 64 25 64 55 64 57 64 65 64 59 64
>3a5a18		5b a9 01 00 85 5d 64 5f 64 61 64 63 64 69 e2 20
>3a5a28		a0 00 00 b7 00 c9 2b f0 33 c9 2d f0 2b c9 26 f0
>3a5a38		3a 20 c0 04 90 03 82 ac 00 08 c2 20 48 a9 00 08
>3a5a48		5b 68 28 e2 20 a9 02 8f d3 08 00 c2 20 29 ff 00
>3a5a58		20 23 1e e2 20 dc d4 08 a9 01 85 65 c8 b7 00 c9
>3a5a68		26 f0 08 20 c0 04 90 d1 82 7a 00 c8 b7 00 c9 68
>3a5a78		f0 0e c9 48 f0 0a c9 62 f0 4c c9 42 f0 48 80 b9
>3a5a88		c8 b7 00 20 d1 04 b0 02 80 af 20 a9 58 c8 b7 00
>3a5a98		20 d1 04 b0 f5 e2 20 a5 65 f0 11 c2 20 38 a9 00
>3a5aa8		00 e5 23 85 23 a9 00 00 e5 25 85 25 e2 20 a9 00
>3a5ab8		85 27 c2 20 18 98 65 00 85 00 a5 02 69 00 00 85
>3a5ac8		02 e2 20 28 7a 60 c8 b7 00 c9 30 f0 07 c9 31 f0
>3a5ad8		03 82 65 ff 20 f9 58 c8 b7 00 c9 30 f0 f6 c9 31
>3a5ae8		f0 f2 82 b0 ff 20 8d 58 c8 b7 00 c9 2e f0 08 20
>3a5af8		c0 04 b0 f1 82 9e ff c2 20 20 c9 5b c2 20 a5 23
>3a5b08		85 55 a5 25 85 57 64 23 64 25 e2 20 80 36 20 8d
>3a5b18		58 c2 20 a5 5f 8f 00 01 00 a9 0a 00 8f 02 01 00
>3a5b28		af 04 01 00 85 5f a5 5d 8f 00 01 00 a9 0a 00 8f
>3a5b38		02 01 00 af 04 01 00 85 5d af 06 01 00 18 65 5f
>3a5b48		85 5f e2 20 c8 b7 00 c9 65 f0 24 c9 45 f0 20 20
>3a5b58		c0 04 b0 ba c2 20 20 c9 5b c2 20 a5 23 85 59 a5
>3a5b68		25 85 5b 64 23 64 25 20 b0 59 e2 20 82 43 ff c2
>3a5b78		20 20 c9 5b c2 20 a5 23 85 59 a5 25 85 5b 64 23
>3a5b88		64 25 e2 20 c8 b7 00 c9 2b f0 10 c9 2d f0 08 20
>3a5b98		c0 04 b0 12 82 a2 fe a9 01 85 69 c8 b7 00 20 c0
>3a5ba8		04 b0 03 82 93 fe 20 8d 58 c8 b7 00 20 c0 04 b0
>3a5bb8		f5 c2 20 a5 23 85 61 a5 25 85 63 20 b0 59 82 f1
>3a5bc8		fe 08 20 57 56 28 60 08 c2 20 a9 c6 5e 85 29 a9
>3a5bd8		3a 00 85 2b e2 20 a9 01 85 2d c2 20 20 a2 5c c9
>3a5be8		ff ff d0 0c a9 00 00 8d 23 08 8d 25 08 82 a1 00
>3a5bf8		f4 00 00 f4 00 00 f4 00 00 e2 20 ad 26 08 29 80
>3a5c08		83 01 ad 25 08 2a ad 26 08 2a 83 02 a9 00 83 06
>3a5c18		ad 25 08 09 80 83 05 ad 24 08 83 04 ad 23 08 83
>3a5c28		03 a3 02 c9 96 f0 3a 90 1f 08 c2 20 48 a9 00 08
>3a5c38		5b 68 28 e2 20 a9 0d 8f d3 08 00 c2 20 29 ff 00
>3a5c48		20 23 1e e2 20 dc d4 08 c2 20 a3 05 4a 83 05 a3
>3a5c58		03 6a 83 03 e2 20 a3 02 1a 83 02 c9 96 f0 02 80
>3a5c68		e7 a3 01 f0 1b c2 20 a3 03 49 ff ff 18 69 01 00
>3a5c78		8d 23 08 a3 05 49 ff ff 69 00 00 8d 25 08 80 0c
>3a5c88		c2 20 a3 03 8d 23 08 a3 05 8d 25 08 c2 20 68 68
>3a5c98		68 e2 20 a9 00 8d 27 08 28 60 da 08 c2 20 a5 25
>3a5ca8		48 a5 23 48 20 9b 56 20 79 58 b0 11 a5 25 89 00
>3a5cb8		80 d0 05 a9 01 00 80 08 a9 ff ff 80 03 a9 00 00
>3a5cc8		fa 86 23 fa 86 25 28 fa 60 08 c2 30 20 a2 5c c9
>3a5cd8		ff ff d0 05 20 f2 05 80 03 20 04 06 28 60 08 c2
>3a5ce8		30 20 a2 5c c9 01 00 d0 05 20 f2 05 80 03 20 04
>3a5cf8		06 28 60 08 c2 30 20 a2 5c c9 00 00 d0 05 20 f2
>3a5d08		05 80 03 20 04 06 28 60 08 c2 30 20 a2 5c c9 01
>3a5d18		00 f0 05 20 f2 05 80 03 20 04 06 28 60 08 c2 30
>3a5d28		20 a2 5c c9 ff ff f0 05 20 f2 05 80 03 20 04 06
>3a5d38		28 60 08 c2 30 20 a2 5c c9 00 00 f0 05 20 f2 05
>3a5d48		80 03 20 04 06 28 60 08 e2 20 97 23 c8 a9 00 97
>3a5d58		23 28 60 da 08 e2 20 c9 80 90 0a 48 a9 2d 20 4f
>3a5d68		5d 68 49 ff 1a c2 30 29 ff 00 c9 64 00 90 0e a2
>3a5d78		64 00 20 40 56 18 69 30 00 20 4f 5d 8a a2 0a 00
>3a5d88		20 40 56 18 69 30 00 20 4f 5d 8a 18 69 30 00 20
>3a5d98		4f 5d 28 fa 60 08 e2 20 c2 10 a0 00 00 b7 23 f0
>3a5da8		03 c8 80 f9 28 60 08 e2 20 c2 10 f4 00 00 f4 00
>3a5db8		00 f4 00 00 20 79 58 90 19 20 c6 14 e2 20 a0 00
>3a5dc8		00 a9 20 97 16 c8 a9 30 97 16 c8 a9 00 97 16 82
>3a5dd8		ce 00 e2 20 a5 26 10 08 29 7f 85 26 a9 01 83 01
>3a5de8		c2 20 a9 00 00 83 03 c2 20 af c2 5e 3a 85 29 af
>3a5df8		c4 5e 3a 85 2b 20 a2 5c 89 00 80 d0 12 20 3d 58
>3a5e08		a3 03 1a 83 03 20 a2 5c c9 ff ff f0 12 80 ee 20
>3a5e18		f4 57 a3 03 3a 83 03 20 a2 5c c9 ff ff f0 f0 e2
>3a5e28		30 a5 25 0a a5 26 2a 83 05 38 a9 96 e3 05 aa f0
>3a5e38		0f a5 25 09 80 85 25 46 25 66 24 66 23 ca d0 f7
>3a5e48		c2 10 e2 20 64 26 a9 00 85 27 a3 01 f0 11 c2 20
>3a5e58		38 a9 00 00 e5 23 85 23 a9 00 00 e5 25 85 25 20
>3a5e68		25 15 c2 20 a5 16 85 23 a5 18 85 25 20 9d 5d e2
>3a5e78		20 c8 a9 00 97 23 88 88 b7 23 c8 97 23 c0 02 00
>3a5e88		d0 f4 a9 2e 97 23 e2 20 18 a3 03 69 05 83 06 f0
>3a5e98		19 20 9d 5d a9 45 20 4f 5d a3 06 20 5b 5d 80 0a
>3a5ea8		c2 20 a5 16 85 23 a5 18 85 25 e2 20 a9 02 85 27
>3a5eb8		c2 20 3b 18 69 06 00 1b 28 60 00 50 c3 47 00 00
>3a5ec8		80 3f f3 04 b5 3f f3 04 35 3f e2 20 a9 48 8f 00
>3a5ed8		e2 af c2 20 bd 00 00 8f 08 e2 af bd 02 00 8f 0a
>3a5ee8		e2 af 88 e8 e8 e8 e8 e2 20 a9 00 8f 01 e2 af c2
>3a5ef8		20 af 23 08 00 8f 0c e2 af af 25 08 00 8f 0e e2
>3a5f08		af ea ea ea af 08 e2 af 48 af 0a e2 af 8f 0a e2
>3a5f18		af 68 8f 08 e2 af e2 20 a9 02 8f 01 e2 af c2 20
>3a5f28		bd 00 00 8f 0c e2 af bd 02 00 8f 0e e2 af ea ea
>3a5f38		ea 88 f0 14 af 08 e2 af 48 af 0a e2 af 8f 0a e2
>3a5f48		af 68 8f 08 e2 af 80 9b af 08 e2 af 8f 23 08 00
>3a5f58		af 0a e2 af 8f 25 08 00 60 e2 20 a9 00 8f 00 e2
>3a5f68		af a9 00 8f 01 e2 af c2 20 a5 23 8f 08 e2 af 8f
>3a5f78		0c e2 af af 25 08 00 8f 0a e2 af 8f 0e e2 af ea
>3a5f88		ea ea af 08 e2 af 85 23 af 0a e2 af 85 25 60 e2
>3a5f98		20 a9 00 8f 00 e2 af a9 01 8f 01 e2 af c2 20 a5
>3a5fa8		23 8f 0c e2 af af 25 08 00 8f 0e e2 af af eb 65
>3a5fb8		3a 8f 08 e2 af af ed 65 3a 8f 0a e2 af ea ea ea
>3a5fc8		af 08 e2 af 85 23 af 0a e2 af 85 25 60 a2 00 00
>3a5fd8		a5 23 c5 29 a5 25 e5 2b 90 1e a5 23 8f 08 e2 af
>3a5fe8		a5 25 8f 0a e2 af ea ea ea af 08 e2 af 85 23 af
>3a5ff8		0a e2 af 85 25 e8 80 d8 60 e2 20 a5 26 10 09 29
>3a6008		7f 85 26 a9 01 48 80 03 a9 00 48 a9 40 8f 00 e2
>3a6018		af a9 02 8f 01 e2 af c2 30 af 53 66 3a 85 29 8f
>3a6028		0c e2 af af 55 66 3a 85 2b 8f 0e e2 af 20 d5 5f
>3a6038		e2 20 68 c2 20 f0 1e a5 23 8f 08 e2 af a5 25 8f
>3a6048		0a e2 af ea ea ea af 08 e2 af 85 23 af 0a e2 af
>3a6058		29 ff 7f 85 25 60 5a a2 00 00 a0 00 00 a5 23 df
>3a6068		57 66 3a a5 25 ff 59 66 3a 90 2c bf 53 66 3a 8f
>3a6078		08 e2 af bf 55 66 3a 8f 0a e2 af a5 23 8f 0c e2
>3a6088		af a5 25 8f 0e e2 af ea ea ea af 08 e2 af 85 23
>3a6098		af 0a e2 af 85 25 38 98 2a a8 e8 e8 e8 e8 e0 0c
>3a60a8		00 d0 ba 98 aa 7a 60 08 c2 30 48 da 20 61 5f 8b
>3a60b8		e2 20 a9 3a 48 ab c2 20 a2 93 65 5a a0 05 00 20
>3a60c8		d2 5e 7a a9 01 00 8f 27 08 00 ab fa 68 28 60 08
>3a60d8		c2 30 48 da a5 23 85 29 a5 25 85 2b 20 61 5f 8b
>3a60e8		e2 20 a9 3a 48 ab c2 20 a2 a7 65 5a a0 05 00 20
>3a60f8		d2 5e 7a ab 20 3c 57 fa 68 28 60 08 c2 30 48 da
>3a6108		a5 23 85 29 a5 25 85 2b 20 61 5f 8b e2 20 a9 3a
>3a6118		48 ab c2 20 a2 bb 65 5a a0 05 00 20 d2 5e 7a ab
>3a6128		20 3c 57 fa 68 28 60 08 c2 30 48 da e2 20 a9 40
>3a6138		8f 00 e2 af a9 02 8f 01 e2 af c2 20 a5 23 8f 08
>3a6148		e2 af a5 25 8f 0a e2 af af eb 65 3a 8f 0c e2 af
>3a6158		af ed 65 3a 8f 0e e2 af ea ea ea af 08 e2 af 85
>3a6168		0c af 0a e2 af 85 0e e2 20 a9 48 8f 00 e2 af c2
>3a6178		20 ea ea ea af 08 e2 af 85 10 af 0a e2 af 85 12
>3a6188		e2 20 a9 01 8f 01 e2 af c2 20 a5 0c 8f 08 e2 af
>3a6198		a5 0e 8f 0a e2 af a5 10 8f 0c e2 af a5 12 8f 0e
>3a61a8		e2 af ea ea ea af 08 e2 af 85 23 af 0a e2 af 85
>3a61b8		25 e2 20 a9 08 8f 00 e2 af a9 02 8f 01 e2 af c2
>3a61c8		20 a5 23 8f 08 e2 af a5 25 8f 0a e2 af ea ea ea
>3a61d8		af 08 e2 af 85 29 af 0a e2 af 85 2b 20 61 5f 8b
>3a61e8		e2 20 a9 3a 48 ab c2 20 a2 cf 65 5a a0 08 00 20
>3a61f8		d2 5e 7a a9 01 00 8f 27 08 00 8f 2d 08 00 20 3c
>3a6208		57 ab fa 68 28 60 08 c2 30 48 da 20 01 60 20 5e
>3a6218		60 da 8a 29 01 00 d0 05 20 d7 60 80 03 20 af 60
>3a6228		fa 8a 29 04 00 f0 0a e2 20 a5 26 09 80 85 26 c2
>3a6238		20 fa 68 28 60 08 c2 30 48 da 20 01 60 20 5e 60
>3a6248		da 8a 29 01 00 d0 05 20 af 60 80 03 20 d7 60 fa
>3a6258		8a 29 02 00 f0 0a e2 20 a5 26 09 80 85 26 c2 20
>3a6268		fa 68 28 60 08 c2 30 48 da 20 01 60 20 5e 60 20
>3a6278		03 61 8a 29 01 00 f0 03 20 97 5f 8a e2 20 4a 4a
>3a6288		69 00 29 01 f0 06 a5 26 09 80 85 26 c2 20 fa 68
>3a6298		28 60 08 c2 30 48 da 5a a5 25 10 1f 08 c2 20 48
>3a62a8		a9 00 08 5b 68 28 e2 20 a9 17 8f d3 08 00 c2 20
>3a62b8		29 ff 00 20 23 1e e2 20 dc d4 08 c2 30 a5 23 cf
>3a62c8		eb 65 3a a5 25 cf ed 65 3a b0 04 20 97 5f 18 a9
>3a62d8		00 00 a8 2a 48 e2 20 a9 00 8f 00 e2 af a9 01 8f
>3a62e8		01 e2 af c2 20 af 43 66 3a 85 29 8f 0c e2 af af
>3a62f8		45 66 3a 85 2b 8f 0e e2 af 20 d5 5f 8a f0 07 0a
>3a6308		0a 0a 0a 0a 0a a8 af 47 66 3a 85 29 8f 0c e2 af
>3a6318		af 49 66 3a 85 2b 8f 0e e2 af 20 d5 5f 8a f0 0b
>3a6328		0a 0a 0a 0a 85 29 18 98 65 29 a8 af 4b 66 3a 85
>3a6338		29 8f 0c e2 af af 4d 66 3a 85 2b 8f 0e e2 af 20
>3a6348		d5 5f 8a f0 09 0a 0a 85 29 18 98 65 29 a8 af 4f
>3a6358		66 3a 85 29 8f 0c e2 af af 51 66 3a 85 2b 8f 0e
>3a6368		e2 af 20 d5 5f 86 29 18 98 65 29 a8 20 2f 61 a5
>3a6378		23 85 29 a5 25 85 2b 98 85 23 64 25 20 c9 5b 20
>3a6388		a6 56 68 d0 07 a5 25 09 00 80 85 25 7a fa 68 28
>3a6398		60 08 c2 30 48 da a5 23 85 29 a5 25 85 2b 20 61
>3a63a8		5f 8b e2 20 a9 3a 48 ab c2 20 a2 f3 65 a0 05 00
>3a63b8		20 d2 5e ab 20 3c 57 fa 68 28 60 08 c2 30 48 da
>3a63c8		20 99 63 af 5b 66 3a 85 29 af 5d 66 3a 85 2b 20
>3a63d8		9b 56 a5 25 49 00 80 85 25 fa 68 28 60 08 c2 30
>3a63e8		48 da a5 23 85 29 a5 25 85 2b 20 61 5f 8b e2 20
>3a63f8		a9 3a 48 ab c2 20 a2 07 66 a0 05 00 20 d2 5e ab
>3a6408		20 3c 57 fa 68 28 60 c2 20 a5 23 85 29 a5 25 85
>3a6418		2b c2 20 af eb 65 3a 85 23 af ed 65 3a 85 25 8a
>3a6428		f0 30 4a aa 90 03 20 3c 57 c2 20 a5 25 48 a5 23
>3a6438		48 c2 20 a5 29 85 23 a5 2b 85 25 20 61 5f c2 20
>3a6448		a5 23 85 29 a5 25 85 2b c2 20 68 85 23 68 85 25
>3a6458		80 cd 60 08 c2 30 48 da 8b e2 20 a9 3a 48 ab c2
>3a6468		20 a2 1b 66 5a a0 0a 00 20 d2 5e 7a ab fa 68 28
>3a6478		60 08 c2 30 48 da 5a a5 23 05 25 d0 10 c2 20 af
>3a6488		eb 65 3a 85 23 af ed 65 3a 85 25 80 61 a5 25 29
>3a6498		00 80 a8 f0 07 a5 25 29 ff 7f 85 25 c2 20 a5 25
>3a64a8		48 a5 23 48 20 16 06 a6 23 20 84 07 c2 20 a5 23
>3a64b8		85 29 a5 25 85 2b c2 20 68 85 23 68 85 25 20 9b
>3a64c8		56 20 5b 64 c2 20 a5 25 48 a5 23 48 c2 20 af 4f
>3a64d8		66 3a 85 23 af 51 66 3a 85 25 20 0f 64 c2 20 68
>3a64e8		85 29 68 85 2b 20 3c 57 98 f0 03 20 97 5f 7a fa
>3a64f8		68 28 60 08 c2 30 48 a5 25 10 1f 08 c2 20 48 a9
>3a6508		00 08 5b 68 28 e2 20 a9 17 8f d3 08 00 c2 20 29
>3a6518		ff 00 20 23 1e e2 20 dc d4 08 c2 30 05 23 f0 68
>3a6528		c2 20 af ef 65 3a 85 29 af f1 65 3a 85 2b e2 20
>3a6538		a9 01 85 2d c2 20 c2 20 a5 25 48 a5 23 48 20 f1
>3a6548		56 a5 25 c5 2b d0 09 a5 23 45 29 29 f8 ff f0 30
>3a6558		20 a6 56 c2 20 af ef 65 3a 85 29 af f1 65 3a 85
>3a6568		2b 20 f1 56 c2 20 a5 23 85 29 a5 25 85 2b c2 20
>3a6578		68 85 23 68 85 25 c2 20 a5 25 48 a5 23 48 80 be
>3a6588		c2 20 68 85 29 68 85 2b 68 28 60 01 0d d0 37 61
>3a6598		0b b6 ba ab aa 2a 3d 00 00 00 bf 00 00 80 3f 1d
>3a65a8		ef 38 36 01 0d 50 b9 89 88 08 3c ab aa 2a be 00
>3a65b8		00 80 3f a4 27 b3 3c d1 0d 5d 3d 89 88 08 3e ab
>3a65c8		aa aa 3e 00 00 80 3f 89 88 88 3d d9 89 9d 3d 8c
>3a65d8		2e ba 3d 39 8e e3 3d 25 49 12 3e cd cc 4c 3e ab
>3a65e8		aa aa 3e 00 00 80 3f 00 00 00 40 8e e3 f8 3c 6e
>3a65f8		db 36 3d 9a 99 99 3d ab aa 2a 3e 00 00 80 3f 39
>3a6608		8e e3 3d 25 49 12 be cd cc 4c 3e ab aa aa be 00
>3a6618		00 80 3f 1d ef 38 36 01 0d d0 37 01 0d 50 39 61
>3a6628		0b b6 3a 89 88 08 3c ab aa 2a 3d ab aa 2a 3e 00
>3a6638		00 00 3f 00 00 80 3f 00 00 80 3f c1 2c a1 6d 5f
>3a6648		97 07 4b 81 64 5a 42 54 f8 2d 40 db 0f c9 40 db
>3a6658		0f 49 40 db 0f c9 3f db 0f 49 3f 08 20 d4 12 c2
>3a6668		20 a9 01 00 85 23 a9 00 00 85 25 e2 20 af 00 4d
>3a6678		00 c2 20 29 ff 00 85 8f a8 a2 01 00 c2 20 bf 00
>3a6688		4d 00 85 29 a9 00 00 85 2b e2 20 a9 00 85 2d c2
>3a6698		20 20 1f 28 e8 e8 88 d0 e3 c2 20 a9 04 00 85 29
>3a66a8		a9 00 00 85 2b 20 1f 28 e2 20 af 00 4d 00 85 0c
>3a66b8		a9 00 85 0d c2 20 06 0c 38 a5 23 65 0c 85 23 a5
>3a66c8		25 69 00 00 85 25 d0 29 e2 20 a5 ea 09 80 a6 23
>3a66d8		20 98 10 e2 20 af 00 4d 00 87 c0 a0 01 00 a2 00
>3a66e8		00 e2 20 bf 01 4d 00 97 c0 e4 8f f0 23 e8 c8 80
>3a66f8		f0 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 09 8f
>3a6708		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a6718		e2 20 38 a5 c0 67 c0 85 08 a5 c1 69 00 85 09 a5
>3a6728		c2 69 00 85 0a 64 0b c2 20 a0 05 00 b7 c3 85 0c
>3a6738		e2 20 c8 c8 b7 c3 85 0e 64 0f e2 20 a9 00 87 08
>3a6748		c2 20 18 a5 08 69 01 00 85 08 a5 0a 69 00 00 85
>3a6758		0a c5 0e d0 e5 a5 08 c5 0c d0 df 28 60 08 c2 20
>3a6768		64 08 64 0a e2 20 af 00 4d 00 85 8f 64 90 a2 01
>3a6778		00 e2 20 a7 c0 c5 8f f0 22 a6 8f 00 08 c2 20 48
>3a6788		a9 00 08 5b 68 28 e2 20 a9 0a 8f d3 08 00 c2 20
>3a6798		29 ff 00 20 23 1e e2 20 dc d4 08 c9 01 f0 3a a0
>3a67a8		01 00 e2 20 bf 00 4d 00 85 23 64 24 64 25 64 26
>3a67b8		b7 c0 85 29 64 2a 64 2b 64 2c a5 23 c5 29 b0 68
>3a67c8		20 1f 28 c2 20 18 a5 08 65 23 85 08 a5 0a 65 25
>3a67d8		85 0a e8 e8 c8 c4 8f d0 c9 e2 20 18 bf 00 4d 00
>3a67e8		85 90 65 08 85 08 a5 09 69 00 85 09 c2 20 a5 0a
>3a67f8		69 00 00 85 0a c2 20 06 08 26 0a 06 08 26 0a e2
>3a6808		20 38 a5 08 65 8f 85 08 a5 09 69 00 85 09 c2 20
>3a6818		a5 0a 69 00 00 85 0a 18 a5 08 65 c0 85 08 e2 20
>3a6828		a5 0a 65 c2 85 0a 28 60 08 c2 20 48 a9 00 08 5b
>3a6838		68 28 e2 20 a9 09 8f d3 08 00 c2 20 29 ff 00 20
>3a6848		23 1e e2 20 dc d4 08 08 20 d4 12 e2 20 a0 00 00
>3a6858		b7 c3 29 7f c9 02 d0 05 20 a8 06 80 10 c9 00 d0
>3a6868		05 20 16 06 80 07 c9 01 d0 2b 20 84 07 a5 27 48
>3a6878		c2 20 a5 25 48 a5 23 48 20 65 67 68 85 23 68 85
>3a6888		25 e2 20 68 85 27 c2 20 a5 23 87 08 a0 02 00 a5
>3a6898		25 97 08 28 60 08 c2 20 48 a9 00 08 5b 68 28 e2
>3a68a8		20 a9 04 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2
>3a68b8		20 dc d4 08 08 20 d4 12 f4 00 00 f4 00 00 e2 20
>3a68c8		48 20 65 67 e2 20 68 c2 20 68 68 c2 20 a7 08 85
>3a68d8		23 a0 02 00 b7 08 85 25 e2 20 a0 00 00 b7 c3 29
>3a68e8		7f 85 27 20 28 18 28 60 da 0b 08 08 c2 20 48 a9
>3a68f8		00 08 5b 68 28 c2 30 a5 25 89 f0 ff d0 29 89 0f
>3a6908		00 d0 0c a5 23 89 00 fc d0 05 20 e3 45 80 2e a2
>3a6918		0a 00 46 25 66 23 ca d0 f9 20 e3 45 e2 20 a9 4b
>3a6928		20 18 00 c2 20 80 16 a2 14 00 46 25 66 23 ca d0
>3a6938		f9 20 e3 45 e2 20 a9 4d 20 18 00 c2 20 28 2b fa
>3a6948		60 0b 08 c2 30 a9 00 00 8f b6 08 00 8f b8 08 00
>3a6958		e2 20 20 43 22 c9 00 f0 08 20 d1 1c 20 a8 06 80
>3a6968		11 c2 20 a9 00 00 85 23 85 25 e2 20 a9 02 85 27
>3a6978		c2 20 20 aa 6a 22 08 11 00 b0 22 20 5b 6b 08 c2
>3a6988		20 48 a9 00 08 5b 68 28 e2 20 a9 10 8f d3 08 00
>3a6998		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20 9c 03
>3a69a8		08 c2 20 48 a9 20 03 5b 68 28 e2 20 a0 00 00 b7
>3a69b8		18 d0 03 82 a9 00 c9 e5 d0 03 82 96 00 a0 0b 00
>3a69c8		b7 18 89 08 f0 03 82 a9 00 89 02 f0 03 82 83 00
>3a69d8		29 0f c9 0f d0 03 82 7a 00 a0 00 00 b7 18 20 18
>3a69e8		00 c8 c0 08 00 d0 f5 a9 20 20 18 00 a0 08 00 b7
>3a69f8		18 20 18 00 c8 c0 0b 00 d0 f5 a9 09 20 18 00 a0
>3a6a08		0b 00 b7 18 89 10 d0 1e c2 20 a0 1c 00 b7 18 8f
>3a6a18		23 08 00 c8 c8 b7 18 8f 25 08 00 e2 20 a9 00 8f
>3a6a28		27 08 00 20 f0 68 a9 09 20 18 00 a0 0b 00 b7 18
>3a6a38		89 08 d0 1c 89 01 f0 05 a9 52 20 18 00 89 04 f0
>3a6a48		05 a9 53 20 18 00 89 10 f0 05 a9 44 20 18 00 ea
>3a6a58		20 9c 03 20 b3 03 22 0c 11 00 90 03 82 41 ff 20
>3a6a68		5b 6b 08 c2 20 48 a9 00 08 5b 68 28 20 27 21 28
>3a6a78		2b 60 08 c2 20 48 a9 20 03 5b 68 28 e2 20 29 0f
>3a6a88		c9 0f f0 cf a9 5b 20 18 00 a0 00 00 b7 18 c9 20
>3a6a98		f0 09 20 18 00 c8 c0 08 00 d0 f1 a9 5d 20 18 00
>3a6aa8		80 ae 0b 08 08 c2 20 48 a9 20 03 5b 68 28 c2 30
>3a6ab8		a9 73 f2 85 20 a9 3a 00 85 22 a0 00 00 e2 20 a9
>3a6ac8		00 97 20 c8 c0 1e 00 d0 f8 c2 20 a9 73 f0 8f 81
>3a6ad8		f2 3a a9 3a 00 8f 83 f2 3a af 23 08 00 8f 75 f2
>3a6ae8		3a af 25 08 00 8f 77 f2 3a 28 2b 60 08 c2 30 20
>3a6af8		03 21 20 d1 1c 20 a8 06 20 aa 6a e2 20 a9 2c 85
>3a6b08		37 20 24 22 b0 0f c2 20 a9 ff ff 8f 54 03 00 8f
>3a6b18		56 03 00 80 17 20 e2 20 20 d1 1c 20 16 06 c2 20
>3a6b28		a5 23 8f 54 03 00 a5 25 8f 56 03 00 22 18 11 00
>3a6b38		b0 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 11
>3a6b48		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a6b58		08 28 60 8b 0b 08 08 c2 20 48 a9 00 08 5b 68 28
>3a6b68		08 e2 20 48 a9 00 48 ab 68 28 e2 20 af 2e 03 00
>3a6b78		85 23 a9 00 85 24 85 25 85 26 a9 00 85 27 85 ea
>3a6b88		a9 3a 85 e9 c2 20 a9 be 6b 85 e7 20 48 53 e2 20
>3a6b98		af 20 03 00 85 23 a9 00 85 24 85 25 85 26 a9 00
>3a6ba8		85 27 85 ea a9 3a 85 e9 c2 20 a9 c6 6b 85 e7 20
>3a6bb8		48 53 28 2b ab 60 44 4f 53 53 54 41 54 00 42 49
>3a6bc8		4f 53 53 54 41 54 00 08 c2 30 20 03 21 20 d1 1c
>3a6bd8		20 a8 06 a5 23 8f 60 03 00 a5 25 8f 62 03 00 a9
>3a6be8		ff ff 8f 54 03 00 8f 56 03 00 22 24 11 00 b0 25
>3a6bf8		20 23 1e 20 5b 6b 08 c2 20 48 a9 00 08 5b 68 28
>3a6c08		e2 20 a9 11 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a6c18		e2 20 dc d4 08 20 23 1e 28 60 08 c2 30 20 03 21
>3a6c28		20 d1 1c 20 a8 06 20 aa 6a a9 00 00 8f 54 03 00
>3a6c38		a9 01 00 8f 56 03 00 20 19 50 22 18 11 00 b0 22
>3a6c48		20 5b 6b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9
>3a6c58		11 8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc
>3a6c68		d4 08 20 5b 6b c2 20 a2 12 00 18 bf 73 f2 3a 69
>3a6c78		00 00 85 92 bf 75 f2 3a 69 01 00 85 94 e2 20 a9
>3a6c88		00 87 92 c2 20 a9 00 00 85 7a a9 01 00 85 7c a2
>3a6c98		00 00 e2 20 a7 7a f0 2a c9 0d f0 12 c9 0a f0 04
>3a6ca8		9d 00 4f e8 c2 20 e6 7a d0 e8 e6 7c 80 e4 e2 20
>3a6cb8		a9 00 9d 00 4f 20 52 27 c2 20 e6 7a d0 d1 e6 7c
>3a6cc8		80 cd e0 00 00 f0 0a e2 20 a9 00 9d 00 4f 20 52
>3a6cd8		27 28 60 08 c2 30 20 03 21 20 d1 1c 20 a8 06 20
>3a6ce8		aa 6a e2 20 a9 2c 20 ef 21 c2 20 20 d1 1c 20 16
>3a6cf8		06 a5 23 8f 50 03 00 a5 25 8f 52 03 00 e2 20 a9
>3a6d08		2c c2 20 20 ef 21 20 d1 1c 20 16 06 a5 23 8f 58
>3a6d18		03 00 a5 25 8f 5a 03 00 22 1c 11 00 b0 22 20 5b
>3a6d28		6b 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 12 8f
>3a6d38		d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4 08
>3a6d48		20 5b 6b 28 60 da 5a 08 a2 00 00 a0 00 00 e2 20
>3a6d58		b7 23 9d 00 04 f0 04 e8 c8 80 f5 28 7a fa 60 08
>3a6d68		c2 30 20 03 21 20 d1 1c 20 a8 06 20 aa 6a a9 00
>3a6d78		00 85 a6 e2 20 a9 01 85 a8 a9 20 85 b4 c2 20 a9
>3a6d88		00 00 85 ab a9 ff ff 85 a9 c2 20 a9 00 00 85 55
>3a6d98		85 57 a9 ff ff 85 59 a9 ff 7f 85 5b 20 50 18 e2
>3a6da8		20 a9 80 85 b4 c2 20 c6 ab 18 a9 00 00 8f 50 03
>3a6db8		00 65 ab 8f 58 03 00 a9 01 00 8f 52 03 00 69 00
>3a6dc8		00 8f 5a 03 00 22 1c 11 00 b0 22 20 5b 6b 08 c2
>3a6dd8		20 48 a9 00 08 5b 68 28 e2 20 a9 12 8f d3 08 00
>3a6de8		c2 20 29 ff 00 20 23 1e e2 20 dc d4 08 20 5b 6b
>3a6df8		28 60 08 c2 30 20 03 21 20 d1 1c 20 a8 06 20 4d
>3a6e08		6d 22 04 11 00 b0 22 20 5b 6b 08 c2 20 48 a9 00
>3a6e18		08 5b 68 28 e2 20 a9 13 8f d3 08 00 c2 20 29 ff
>3a6e28		00 20 23 1e e2 20 dc d4 08 20 5b 6b 28 60 da 08
>3a6e38		e2 20 c9 61 90 08 c9 7b b0 04 29 df 80 13 c9 20
>3a6e48		90 13 a2 00 00 df 61 6e 3a f0 0a e8 e0 0f 00 d0
>3a6e58		f4 28 38 fa 6b 28 18 fa 6b 2a 2b 2c 2f 3a 3b 3c
>3a6e68		3d 3e 3f 5c 5b 5d 7c 22 08 08 c2 20 48 a9 00 08
>3a6e78		5b 68 28 c2 30 20 d1 1c 20 a8 06 20 4d 6d 22 10
>3a6e88		11 00 b0 22 20 5b 6b 08 c2 20 48 a9 00 08 5b 68
>3a6e98		28 e2 20 a9 14 8f d3 08 00 c2 20 29 ff 00 20 23
>3a6ea8		1e e2 20 dc d4 08 e2 20 a9 2c 20 ef 21 c2 20 20
>3a6eb8		d1 1c 20 a8 06 ad 38 03 85 08 ad 3a 03 85 0a e2
>3a6ec8		20 a2 00 00 a9 20 95 7e e8 e0 0b 00 d0 f8 a2 00
>3a6ed8		00 a0 00 00 b7 23 f0 76 c9 2e f0 39 22 36 6e 3a
>3a6ee8		b0 1f 08 c2 20 48 a9 00 08 5b 68 28 e2 20 a9 0a
>3a6ef8		8f d3 08 00 c2 20 29 ff 00 20 23 1e e2 20 dc d4
>3a6f08		08 95 7e c8 e8 c0 08 00 d0 ca b7 23 f0 40 c9 2e
>3a6f18		f0 03 c8 80 f5 c8 a2 08 00 b7 23 f0 31 22 36 6e
>3a6f28		3a b0 22 20 5b 6b 08 c2 20 48 a9 00 08 5b 68 28
>3a6f38		e2 20 a9 0a 8f d3 08 00 c2 20 29 ff 00 20 23 1e
>3a6f48		e2 20 dc d4 08 95 7e c8 e8 c0 0c 00 d0 cb a2 00
>3a6f58		00 a0 00 00 b5 7e 97 08 e8 c8 c0 0b 00 d0 f5 22
>3a6f68		14 11 00 b0 22 20 5b 6b 08 c2 20 48 a9 00 08 5b
>3a6f78		68 28 e2 20 a9 15 8f d3 08 00 c2 20 29 ff 00 20
>3a6f88		23 1e e2 20 dc d4 08 20 5b 6b 28 60 08 08 c2 20
>3a6f98		48 a9 00 08 5b 68 28 c2 30 20 d1 1c 20 a8 06 a5
>3a6fa8		23 8f 64 03 00 a5 25 8f 66 03 00 e2 20 a9 2c 20
>3a6fb8		ef 21 c2 20 20 d1 1c 20 a8 06 a5 23 8f 68 03 00
>3a6fc8		a5 25 8f 6a 03 00 22 30 11 00 b0 1f 08 c2 20 48
>3a6fd8		a9 00 08 5b 68 28 e2 20 a9 16 8f d3 08 00 c2 20
>3a6fe8		29 ff 00 20 23 1e e2 20 dc d4 08 28 60 5c b2 89
>3a6ff8		3a 5c 03 88 3a 5c b3 89 3a 5c 2f 79 3a 5c 8c 79
>3a7008		3a 5c bf 78 3a 5c 45 78 3a 5c c2 7d 3a 5c b0 74
>3a7018		3a 5c dd 77 3a 5c 98 77 3a 5c 22 77 3a 5c c1 88
>3a7028		3a 5c be 75 3a 5c 0e 74 3a 5c 3c 89 3a 5c ec 74
>3a7038		3a 5c b5 89 3a 5c ae 89 3a 5c db 76 3a 5c b6 89
>3a7048		3a 18 fb 58 5c 50 70 3a c2 30 22 0e 74 3a 20 08
>3a7058		00 20 0c 00 8b e2 20 a9 00 48 ab a2 00 4f 20 2a
>3a7068		05 ab 22 f9 6f 3a 22 01 70 3a 80 e2 08 8b e2 20
>3a7078		a9 3a 48 ab c2 10 a2 87 70 20 29 04 ab 28 6b 41
>3a7088		20 3c 73 74 61 72 74 3e 20 3c 61 73 73 65 6d 62
>3a7098		6c 79 3e 0d 20 20 41 73 73 65 6d 62 6c 65 20 61
>3a70a8		20 70 72 6f 67 72 61 6d 0d 0d 43 20 3c 73 74 61
>3a70b8		72 74 31 3e 20 3c 73 74 61 72 74 32 3e 20 5b 6c
>3a70c8		65 6e 20 28 31 20 69 66 20 62 6c 61 6e 6b 29 5d
>3a70d8		0d 20 20 43 6f 6d 70 61 72 65 20 74 6f 20 73 65
>3a70e8		63 74 69 6f 6e 73 20 6f 66 20 6d 65 6d 6f 72 79
>3a70f8		0d 0d 44 20 3c 73 74 61 72 74 3e 20 5b 65 6e 64
>3a7108		5d 0d 20 20 44 69 73 61 73 73 65 6d 62 6c 65 20
>3a7118		61 20 70 72 6f 67 72 61 6d 0d 0d 46 20 3c 73 74
>3a7128		61 72 74 3e 20 3c 65 6e 64 3e 20 3c 62 79 74 65
>3a7138		3e 0d 20 20 46 69 6c 6c 20 61 20 62 6c 6f 63 6b
>3a7148		20 6f 66 20 6d 65 6d 6f 72 79 20 77 69 74 68 20
>3a7158		61 20 62 79 74 65 0d 0d 47 20 5b 61 64 64 72 65
>3a7168		73 73 5d 0d 20 20 53 74 61 72 74 20 65 78 65 63
>3a7178		75 74 69 6f 6e 20 61 74 20 61 20 6c 6f 63 61 74
>3a7188		69 6f 6e 0d 0d 4a 20 5b 61 64 64 72 65 73 73 5d
>3a7198		20 2d 20 4a 75 6d 70 20 74 6f 20 61 20 6c 6f 63
>3a71a8		61 74 69 6f 6e 20 69 6e 20 6d 65 6d 6f 72 79 0d
>3a71b8		20 20 4a 75 6d 70 20 74 6f 20 61 20 6c 6f 63 61
>3a71c8		74 69 6f 6e 20 69 6e 20 6d 65 6d 6f 72 79 0d 0d
>3a71d8		48 20 3c 73 74 61 72 74 3e 20 3c 65 6e 64 3e 20
>3a71e8		3c 62 79 74 65 3e 20 5b 62 79 74 65 5d 2e 2e 0d
>3a71f8		20 20 48 75 6e 74 20 66 6f 72 20 76 61 6c 75 65
>3a7208		73 20 69 6e 20 6d 65 6d 6f 72 79 0d 0d 4c 20 20
>3a7218		20 20 20 4c 4f 41 44 20 20 20 20 20 20 20 20 20
>3a7228		22 46 69 6c 65 22 20 5b 64 65 73 74 69 6e 61 74
>3a7238		69 6f 6e 5d 0d 4d 20 3c 73 74 61 72 74 3e 20 5b
>3a7248		65 6e 64 5d 0d 20 20 44 75 6d 70 20 74 68 65 20
>3a7258		76 61 6c 75 65 20 69 6e 20 6d 65 6d 6f 72 79 0d
>3a7268		0d 52 20 2d 20 44 69 73 70 6c 61 79 20 74 68 65
>3a7278		20 76 61 6c 75 65 73 20 6f 66 20 74 68 65 20 72
>3a7288		65 67 69 73 74 65 72 73 0d 0d 3b 20 3c 50 43 3e
>3a7298		20 3c 41 3e 20 3c 58 3e 20 3c 59 3e 20 3c 53 50
>3a72a8		3e 20 3c 44 42 52 3e 20 3c 44 50 3e 20 3c 4e 56
>3a72b8		4d 58 44 49 5a 43 3e 0d 20 20 43 68 61 6e 67 65
>3a72c8		20 74 68 65 20 63 6f 6e 74 65 6e 74 73 20 6f 66
>3a72d8		20 74 68 65 20 72 65 67 69 73 74 65 72 73 0d 0d
>3a72e8		53 20 20 20 20 20 53 41 56 45 20 20 20 20 20 20
>3a72f8		20 20 20 22 46 69 6c 65 22 20 3c 73 74 61 72 74
>3a7308		3e 20 3c 65 6e 64 3e 0d 54 20 3c 73 74 61 72 74
>3a7318		3e 20 3c 65 6e 64 3e 20 3c 64 65 73 74 69 6e 61
>3a7328		74 69 6f 6e 3e 0d 20 20 54 72 61 6e 73 66 65 72
>3a7338		20 28 63 6f 70 79 29 20 64 61 74 61 20 77 69 74
>3a7348		68 69 6e 20 6d 65 6d 6f 72 79 0d 0d 57 20 3c 62
>3a7358		79 74 65 3e 0d 20 20 53 65 74 20 74 68 65 20 72
>3a7368		65 67 69 73 74 65 72 20 77 69 64 74 68 20 66 6c
>3a7378		61 67 73 20 66 6f 72 20 74 68 65 20 64 69 73 61
>3a7388		73 73 65 6d 62 6c 65 72 0d 0d 58 20 2d 20 52 65
>3a7398		74 75 72 6e 20 74 6f 20 42 41 53 49 43 0d 0d 3e
>3a73a8		20 3c 73 74 61 72 74 3e 20 3c 62 79 74 65 3e 20
>3a73b8		5b 62 79 74 65 5d 2e 2e 2e 0d 20 20 45 64 69 74
>3a73c8		20 64 61 74 61 20 69 6e 20 6d 65 6d 6f 72 79 0d
>3a73d8		0d 3f 20 2d 20 44 69 73 70 6c 61 79 20 61 20 73
>3a73e8		68 6f 72 74 20 68 65 6c 70 20 73 63 72 65 65 6e
>3a73f8		0d 0d 00 08 08 c2 20 48 a9 48 08 5b 68 28 e2 20
>3a7408		a5 0d 85 4e 28 6b 20 3d 02 08 e2 20 48 a9 3a 48
>3a7418		ab 68 28 a2 f3 89 20 29 04 e2 20 a9 3b 20 18 00
>3a7428		a9 20 20 18 00 c2 30 08 e2 20 48 a9 00 48 ab 68
>3a7438		28 a0 03 00 a2 42 02 20 ac 03 c2 20 a9 20 00 20
>3a7448		18 00 af 44 02 00 20 39 04 a9 20 00 20 18 00 af
>3a7458		46 02 00 20 39 04 a9 20 00 20 18 00 af 48 02 00
>3a7468		20 39 04 a9 20 00 20 18 00 af 4a 02 00 20 39 04
>3a7478		a9 20 00 20 18 00 af 4e 02 00 20 53 04 a9 20 00
>3a7488		20 18 00 a9 20 00 20 18 00 af 4c 02 00 20 39 04
>3a7498		a9 20 00 20 18 00 08 e2 20 ad 4f 02 22 0c 87 3a
>3a74a8		28 20 9c 03 20 9c 03 6b 08 0b 08 c2 20 48 a9 48
>3a74b8		08 5b 68 28 e2 20 a5 15 87 0d e2 20 a5 0f c5 13
>3a74c8		d0 0e c2 20 a5 0d c5 11 d0 06 20 9c 03 2b 28 6b
>3a74d8		c2 20 18 a5 0d 69 01 00 85 0d e2 20 a5 0e 69 00
>3a74e8		85 0e 80 d0 08 0b 08 c2 20 48 a9 48 08 5b 68 28
>3a74f8		e2 20 a5 0f c5 17 90 45 c2 20 a5 0d c5 15 90 3d
>3a7508		e2 20 a7 0d 87 15 a5 0f c5 13 d0 0b c2 20 a5 0d
>3a7518		c5 11 d0 03 4c a3 75 c2 20 18 a5 0d 69 01 00 85
>3a7528		0d e2 20 a5 0e 69 00 85 0e c2 20 18 a5 15 69 01
>3a7538		00 85 15 e2 20 a5 16 69 00 85 16 80 c3 c2 20 38
>3a7548		a5 11 e5 0d 85 19 e2 20 a5 13 e5 0f 85 1b c2 20
>3a7558		18 a5 19 65 15 85 15 e2 20 a5 1b 65 17 85 17 e2
>3a7568		20 a7 11 87 15 a5 13 c5 0f d0 0a c2 20 a5 11 c5
>3a7578		0d d0 02 80 26 c2 20 38 a5 11 e9 01 00 85 11 e2
>3a7588		20 a5 12 e9 00 85 12 c2 20 38 a5 15 e9 01 00 85
>3a7598		15 e2 20 a5 16 e9 00 85 16 80 c4 20 9c 03 2b 28
>3a75a8		6b 08 e2 20 c9 21 90 0b c9 7f 90 04 c9 a0 90 03
>3a75b8		28 38 6b 28 18 6b 08 8b 0b 08 c2 20 48 a9 48 08
>3a75c8		5b 68 28 e2 20 a9 00 8f b6 08 00 a5 31 c9 02 b0
>3a75d8		16 c9 01 90 20 c2 20 18 a5 0d 69 00 01 85 11 e2
>3a75e8		20 a5 0f 69 00 85 13 c2 20 a5 0d 85 32 e2 20 a5
>3a75f8		0f 85 34 80 12 c2 20 18 a5 32 69 00 01 85 11 e2
>3a7608		20 a5 34 69 00 85 13 e2 20 a0 00 00 c2 20 a5 32
>3a7618		85 19 e2 20 a5 34 85 1b e2 20 a7 19 22 a9 75 3a
>3a7628		b0 02 a9 3f 99 7e 08 c2 20 18 a5 19 69 01 00 85
>3a7638		19 e2 20 a5 1b 69 00 85 1b c8 c0 08 00 90 db a9
>3a7648		00 99 7e 08 a9 3e 20 18 00 a9 20 20 18 00 e2 20
>3a7658		a5 34 20 53 04 a9 3a 20 18 00 c2 20 a5 32 20 39
>3a7668		04 c2 20 a9 08 00 85 47 e2 20 a9 20 20 18 00 a7
>3a7678		32 20 53 04 22 eb 86 3a e2 20 c6 47 d0 ea a9 20
>3a7688		20 18 00 a9 20 20 18 00 08 e2 20 48 a9 00 48 ab
>3a7698		68 28 a2 7e 08 20 29 04 20 9c 03 20 b3 03 a5 34
>3a76a8		c5 13 90 0f c2 20 a5 32 c5 11 90 07 20 9c 03 2b
>3a76b8		ab 28 6b 4c 0f 76 08 8d 92 08 e2 20 bd 00 00 99
>3a76c8		00 00 ad 92 08 f0 0a c8 e8 e8 e8 e8 ce 92 08 80
>3a76d8		eb 28 6b 08 0b 8b 08 c2 20 48 a9 48 08 5b 68 28
>3a76e8		08 e2 20 48 a9 00 48 ab 68 28 c2 30 a5 0d 85 32
>3a76f8		a5 0f 85 34 e2 20 a5 31 3a 85 47 a2 59 08 a0 7e
>3a7708		08 22 be 76 3a a0 00 00 b9 7e 08 87 32 22 eb 86
>3a7718		3a c8 c4 47 d0 f2 ab 2b 28 6b 08 0b 8b 08 c2 20
>3a7728		48 a9 48 08 5b 68 28 08 e2 20 48 a9 00 48 ab 68
>3a7738		28 e2 20 c2 10 a5 31 3a 3a 85 47 a2 5d 08 a0 7e
>3a7748		08 22 be 76 3a c2 20 a5 0d 85 32 a5 0f 85 34 c2
>3a7758		20 a5 34 c5 13 d0 06 a5 32 c5 11 f0 2c e2 20 a0
>3a7768		00 00 b7 32 d9 7e 08 d0 1a c8 c4 47 d0 f4 c2 20
>3a7778		a5 32 85 4a a5 34 85 4c 22 95 81 3a e2 20 a9 20
>3a7788		20 18 00 22 eb 86 3a 80 c6 20 9c 03 ab 2b 28 6b
>3a7798		08 c2 20 48 a9 48 08 5b 68 28 e2 20 a5 31 f0 0e
>3a77a8		c2 30 a5 0d 8f 40 02 00 a5 0f 8f 42 02 00 af 46
>3a77b8		02 00 aa af 48 02 00 a8 af 4a 02 00 1b af 4c 02
>3a77c8		00 5b e2 20 a9 3a 48 a9 77 48 a9 d8 48 4c 0f 78
>3a77d8		ea 5c 04 00 3a 08 c2 20 48 a9 48 08 5b 68 28 e2
>3a77e8		20 a5 31 f0 c9 c2 30 a5 0d 8f 40 02 00 a5 0f 8f
>3a77f8		42 02 00 af 46 02 00 aa af 48 02 00 a8 af 4a 02
>3a7808		00 1b af 4c 02 00 5b e2 20 af 4e 02 00 48 ab a9
>3a7818		5c 8f a2 08 00 af 42 02 00 8f a5 08 00 af 41 02
>3a7828		00 8f a4 08 00 af 40 02 00 8f a3 08 00 af 4f 02
>3a7838		00 48 c2 20 af 44 02 00 28 5c a2 08 00 08 0b 8b
>3a7848		08 e2 20 48 a9 3a 48 ab 68 28 08 c2 20 48 a9 48
>3a7858		08 5b 68 28 c2 10 e2 20 a5 31 c9 02 f0 0c c9 03
>3a7868		d0 11 c2 20 a5 15 85 47 80 11 c2 20 a9 01 00 85
>3a7878		47 80 08 a2 b7 89 20 29 04 80 35 a5 0d 85 4a a5
>3a7888		0f 85 4c a0 00 00 e2 20 a7 4a d7 11 f0 09 22 95
>3a7898		81 3a a9 20 20 18 00 c2 20 18 a5 4a 69 01 00 85
>3a78a8		4a a5 4c 69 00 00 85 4c c8 c4 47 d0 d9 20 9c 03
>3a78b8		20 9c 03 ab 2b 28 6b 08 0b 8b 08 e2 20 48 a9 00
>3a78c8		48 ab 68 28 08 c2 20 48 a9 48 08 5b 68 28 e2 20
>3a78d8		a5 31 f0 4f a6 0d 8e 40 02 a6 0f 8e 42 02 c9 01
>3a78e8		f0 41 a6 11 8e 44 02 c9 02 f0 38 a6 15 8e 46 02
>3a78f8		c9 03 f0 2f a6 19 8e 48 02 c9 04 f0 26 a6 1d 8e
>3a7908		4a 02 c9 05 f0 1d e2 10 a6 21 8e 4e 02 c9 06 f0
>3a7918		12 c2 10 a6 25 8e 4c 02 c9 07 f0 07 e2 10 a6 29
>3a7928		8e 4f 02 ab 2b 28 6b 08 0b 8b 08 c2 20 48 a9 48
>3a7938		08 5b 68 28 e2 20 c2 10 a2 00 00 bf 24 8a 3a f0
>3a7948		18 c7 08 f0 03 e8 80 f3 c2 20 8a 0a aa bf 65 79
>3a7958		3a 8f 2f 08 00 22 89 79 3a ab 2b 28 6b 05 70 0d
>3a7968		70 11 70 15 70 19 70 1d 70 21 70 25 70 29 70 2d
>3a7978		70 09 70 31 70 35 70 39 70 fb 73 3d 70 41 70 74
>3a7988		70 6c 2f 08 08 8b 0b 08 c2 20 48 a9 48 08 5b 68
>3a7998		28 e2 20 a5 31 c9 02 b0 03 4c 32 7b c2 20 a5 0d
>3a79a8		85 32 a5 0f 85 34 c2 20 22 34 7d 3a c9 ff ff f0
>3a79b8		10 85 54 e2 20 a5 31 c9 03 f0 36 a9 13 85 4f 80
>3a79c8		4c 20 9c 03 08 e2 20 48 a9 3a 48 ab 68 28 c2 10
>3a79d8		a2 69 7b 20 29 04 4c 32 7b 20 9c 03 08 e2 20 48
>3a79e8		a9 3a 48 ab 68 28 c2 10 a2 78 7b 20 29 04 4c 32
>3a79f8		7b e2 20 22 6a 7d 3a c9 ff f0 de 85 4f c9 03 f0
>3a7a08		62 c9 0b f0 5e c9 13 f0 04 c9 08 f0 00 22 62 7c
>3a7a18		3a b0 03 4c fb 7a 87 32 22 eb 86 3a 08 e2 20 48
>3a7a28		a9 00 48 ab 68 28 c2 20 a5 32 85 56 a5 34 85 58
>3a7a38		e2 20 a5 4f c9 12 f0 6c c9 16 f0 68 c9 14 f0 7c
>3a7a48		29 3f c9 02 d0 03 4c 29 7b c2 20 29 ff 00 aa e2
>3a7a58		20 bf 31 86 3a c9 03 f0 57 c9 02 f0 5f c9 01 f0
>3a7a68		67 80 71 c2 20 a5 54 c9 a9 82 f0 26 c9 0d 83 f0
>3a7a78		2a c9 8d 82 f0 1c c9 91 82 f0 17 c9 99 82 f0 12
>3a7a88		c9 81 82 f0 0d c9 95 82 f0 08 c9 7d 82 f0 03 4c
>3a7a98		15 7a e2 20 a9 12 85 4f 4c 15 7a e2 20 a9 16 85
>3a7aa8		4f 4c 15 7a 22 a5 7b 3a 90 60 c9 02 f0 0e 80 18
>3a7ab8		a0 02 00 b9 98 08 97 56 22 eb 86 3a a0 01 00 b9
>3a7ac8		98 08 97 56 22 eb 86 3a a0 00 00 b9 98 08 97 56
>3a7ad8		22 eb 86 3a e2 20 a9 41 20 18 00 a9 20 20 18 00
>3a7ae8		a6 32 86 4a a6 34 86 4c 22 95 81 3a a9 20 20 18
>3a7af8		00 80 37 20 9c 03 08 e2 20 48 a9 3a 48 ab 68 28
>3a7b08		c2 10 a2 36 7b 20 29 04 80 20 20 9c 03 08 e2 20
>3a7b18		48 a9 3a 48 ab 68 28 c2 10 a2 86 7b 20 29 04 80
>3a7b28		09 a5 4f 29 c0 d0 95 4c d0 7a 2b ab 28 6b 41 64
>3a7b38		64 72 65 73 73 69 6e 67 20 6d 6f 64 65 20 6e 6f
>3a7b48		74 20 64 65 66 69 6e 65 64 20 66 6f 72 20 74 68
>3a7b58		61 74 20 69 6e 73 74 72 75 63 74 69 6f 6e 2e 0d
>3a7b68		00 42 61 64 20 6d 6e 65 6d 6f 6e 69 63 2e 0d 00
>3a7b78		42 61 64 20 6f 70 65 72 61 6e 64 2e 0d 00 52 65
>3a7b88		6c 61 74 69 76 65 20 6f 66 66 73 65 74 20 69 73
>3a7b98		20 74 6f 6f 20 6c 61 72 67 65 2e 0d 00 08 0b 08
>3a7ba8		c2 20 48 a9 48 08 5b 68 28 e2 20 a5 4f c9 12 f0
>3a7bb8		0a c2 20 18 a5 32 69 02 00 80 08 c2 20 18 a5 32
>3a7bc8		69 01 00 85 4a a5 34 69 00 00 85 4c 38 a5 50 e5
>3a7bd8		4a 85 50 a5 52 e5 4c 85 52 e2 20 a5 4f c9 16 f0
>3a7be8		1e a5 50 30 0c a5 51 d0 2a a5 52 d0 26 a9 01 80
>3a7bf8		26 a5 51 c9 ff d0 1c a5 52 c9 ff d0 16 80 18 a5
>3a7c08		51 30 06 a5 52 d0 0c 80 0e a5 52 c9 ff d0 04 a9
>3a7c18		02 80 04 2b 28 18 6b 2b 28 38 6b 08 0b c2 10 da
>3a7c28		08 c2 20 48 a9 48 08 5b 68 28 e2 20 a2 00 00 df
>3a7c38		00 d0 3a f0 08 e8 e0 10 00 f0 1b 80 f2 c2 20 06
>3a7c48		50 26 52 06 50 26 52 06 50 26 52 06 50 26 52 e2
>3a7c58		20 8a 05 50 85 50 fa 2b 28 6b 0b 8b 08 c2 20 48
>3a7c68		a9 48 08 5b 68 28 08 e2 20 48 a9 3a 48 ab 68 28
>3a7c78		e2 20 a5 4f 29 3f 85 4a c2 30 a2 00 00 a0 00 00
>3a7c88		bd 2f 83 f0 1b c5 54 d0 0d e2 20 b9 31 85 29 3f
>3a7c98		c5 4a f0 07 c2 20 e8 e8 c8 80 e5 98 38 ab 2b 6b
>3a7ca8		18 ab 2b 6b 08 0b 08 c2 20 48 a9 48 08 5b 68 28
>3a7cb8		e2 20 c2 10 a0 00 00 64 50 64 52 b7 03 f0 11 c9
>3a7cc8		64 f0 19 48 b7 36 85 4a 68 c5 4a d0 0b c8 80 eb
>3a7cd8		b7 36 d0 04 2b 28 38 6b 2b 28 18 6b e2 20 b7 36
>3a7ce8		c9 3a b0 04 c9 30 b0 14 c9 47 b0 04 c9 41 b0 0c
>3a7cf8		c9 67 b0 e4 c9 61 b0 02 80 de 29 df 22 23 7c 3a
>3a7d08		80 cb 0b 08 c2 20 48 a9 48 08 5b 68 28 a0 00 00
>3a7d18		e2 20 b7 03 f0 03 c8 80 f9 c2 20 c8 5a 68 18 65
>3a7d28		03 85 03 a5 05 69 00 00 85 05 2b 6b 0b 08 c2 20
>3a7d38		48 a9 48 08 5b 68 28 c2 20 a5 11 85 36 a5 13 85
>3a7d48		38 a9 bd 81 85 03 a9 3a 00 85 05 22 ac 7c 3a b0
>3a7d58		0d 22 0a 7d 3a a7 03 d0 f2 a9 ff ff 80 02 a5 03
>3a7d68		2b 6b 08 0b 08 c2 20 48 a9 48 08 5b 68 28 c2 30
>3a7d78		a5 15 85 36 a5 17 85 38 a9 49 86 85 03 a9 3a 00
>3a7d88		85 05 22 ac 7c 3a b0 22 22 0a 7d 3a c2 20 18 a5
>3a7d98		03 69 01 00 85 03 a5 05 69 00 00 85 05 e2 20 a7
>3a7da8		03 d0 df c2 20 a9 ff ff 80 0d 22 0a 7d 3a e2 20
>3a7db8		a7 03 c2 20 29 ff 00 2b 28 6b 08 8b 0b 08 c2 20
>3a7dc8		48 a9 48 08 5b 68 28 e2 20 a9 00 8f b6 08 00 a5
>3a7dd8		31 c9 02 b0 16 c9 01 90 20 c2 20 18 a5 0d 69 00
>3a7de8		01 85 11 e2 20 a5 0f 69 00 85 13 c2 20 a5 0d 85
>3a7df8		32 e2 20 a5 0f 85 34 80 12 c2 20 18 a5 32 69 00
>3a7e08		01 85 11 e2 20 a5 34 69 00 85 13 22 2e 7e 3a e2
>3a7e18		20 a5 34 c5 13 90 f4 c2 20 a5 32 c5 11 90 ec 20
>3a7e28		9c 03 2b ab 28 6b 08 0b e2 20 a9 41 20 18 00 a9
>3a7e38		20 20 18 00 08 c2 20 48 a9 7a 08 5b 68 28 c2 20
>3a7e48		a5 00 85 18 e2 20 a5 02 85 1a 22 95 81 3a a9 20
>3a7e58		20 18 00 c2 20 18 a5 00 69 01 00 85 18 e2 20 a5
>3a7e68		02 69 00 85 1a e2 20 c2 10 a7 00 c9 c2 d0 0b 48
>3a7e78		a7 18 49 ff 2f 96 08 00 80 0b c9 e2 d0 0c 48 a7
>3a7e88		18 0f 96 08 00 8f 96 08 00 68 c2 20 29 ff 00 0a
>3a7e98		aa bf 2f 83 3a aa 22 0f 81 3a e2 20 a7 00 aa bf
>3a7ea8		31 85 3a 22 eb 86 3a 22 bc 7e 3a 20 9c 03 20 b3
>3a7eb8		03 2b 28 6b 08 e2 20 48 29 3f 0a c2 10 aa 68 7c
>3a7ec8		ca 7e fa 7e 15 7f 1c 7f 41 7f 48 7f 63 7f 85 7f
>3a7ed8		96 7f d3 7f db 7f ec 7f fd 7f 04 80 29 80 56 80
>3a7ee8		c2 7f a7 7f 74 7f 49 80 53 80 67 80 96 80 44 80
>3a7ef8		a7 80 a9 28 20 18 00 22 be 80 3a a9 2c 20 18 00
>3a7f08		a9 58 20 18 00 a9 29 20 18 00 4c b8 80 22 be 80
>3a7f18		3a 4c b8 80 e2 20 48 a9 23 20 18 00 68 29 c0 c9
>3a7f28		00 f0 0f 4a 4a 2f 96 08 00 d0 07 22 c8 80 3a 4c
>3a7f38		b8 80 22 be 80 3a 4c b8 80 22 c8 80 3a 4c b8 80
>3a7f48		a9 28 20 18 00 22 be 80 3a a9 29 20 18 00 a9 2c
>3a7f58		20 18 00 a9 59 20 18 00 4c b8 80 22 be 80 3a a9
>3a7f68		2c 20 18 00 a9 58 20 18 00 4c b8 80 22 be 80 3a
>3a7f78		a9 2c 20 18 00 a9 59 20 18 00 4c b8 80 22 c8 80
>3a7f88		3a a9 2c 20 18 00 a9 59 20 18 00 4c b8 80 22 c8
>3a7f98		80 3a a9 2c 20 18 00 a9 58 20 18 00 4c b8 80 a9
>3a7fa8		28 20 18 00 22 c8 80 3a a9 2c 20 18 00 a9 58 20
>3a7fb8		18 00 a9 29 20 18 00 4c b8 80 a9 28 20 18 00 22
>3a7fc8		be 80 3a a9 29 20 18 00 4c b8 80 a9 41 20 18 00
>3a7fd8		4c bc 80 22 be 80 3a a9 2c 20 18 00 a9 53 20 18
>3a7fe8		00 4c b8 80 a9 5b 20 18 00 22 be 80 3a a9 5d 20
>3a7ff8		18 00 4c b8 80 22 d6 80 3a 4c bc 80 a9 28 20 18
>3a8008		00 22 be 80 3a a9 2c 20 18 00 a9 53 20 18 00 a9
>3a8018		29 20 18 00 a9 2c 20 18 00 a9 59 20 18 00 4c b8
>3a8028		80 a9 5b 20 18 00 22 be 80 3a a9 5d 20 18 00 a9
>3a8038		2c 20 18 00 a9 59 20 18 00 4c b8 80 a0 02 00 80
>3a8048		03 a0 01 00 22 3c 81 3a 4c bc 80 4c bc 80 22 d6
>3a8058		80 3a a9 2c 20 18 00 a9 58 20 18 00 4c bc 80 a9
>3a8068		23 20 18 00 8b a5 02 48 ab a6 00 e8 a0 01 00 22
>3a8078		ac 03 3a a9 2c 20 18 00 a9 23 20 18 00 a6 00 a0
>3a8088		01 00 22 ac 03 3a ab 22 eb 86 3a 4c b8 80 a9 28
>3a8098		20 18 00 22 c8 80 3a a9 29 20 18 00 4c b8 80 a9
>3a80a8		5b 20 18 00 22 c8 80 3a a9 5d 20 18 00 4c b8 80
>3a80b8		22 eb 86 3a 28 6b 08 e2 20 a7 00 20 53 04 28 6b
>3a80c8		08 c2 30 a7 00 20 39 04 22 eb 86 3a 28 6b 08 8b
>3a80d8		0b c2 30 5a 08 c2 20 48 a9 7a 08 5b 68 28 08 e2
>3a80e8		20 48 a9 00 48 ab 68 28 e2 20 a0 00 00 a7 00 99
>3a80f8		92 08 22 eb 86 3a c8 c0 03 00 d0 f1 22 95 81 3a
>3a8108		c2 30 7a 2b ab 28 6b 08 8b e2 20 c2 10 08 e2 20
>3a8118		48 a9 3a 48 ab 68 28 bd 00 00 20 18 00 e8 bd 00
>3a8128		00 20 18 00 e8 bd 00 00 20 18 00 e8 a9 20 20 18
>3a8138		00 ab 28 6b 08 0b 08 c2 20 48 a9 7a 08 5b 68 28
>3a8148		e2 20 c0 02 00 f0 14 a7 00 85 18 30 06 64 19 64
>3a8158		1a 80 1e a9 ff 85 19 85 1a 80 16 a7 00 85 18 22
>3a8168		eb 86 3a a7 00 85 19 30 04 64 1a 80 04 a9 ff 85
>3a8178		1a c2 20 38 a5 00 65 18 85 18 e2 20 a5 02 65 1a
>3a8188		85 1a 22 95 81 3a 22 eb 86 3a 2b 28 6b 08 0b c2
>3a8198		20 48 08 c2 20 48 a9 48 08 5b 68 28 e2 20 a5 4c
>3a81a8		20 53 04 e2 20 a9 3a 20 18 00 c2 20 a5 4a 20 39
>3a81b8		04 68 2b 28 6b 4f 52 41 00 41 4e 44 00 45 4f 52
>3a81c8		00 41 44 43 00 53 54 41 00 4c 44 41 00 43 4d 50
>3a81d8		00 53 42 43 00 41 53 4c 00 52 4f 4c 00 4c 53 52
>3a81e8		00 52 4f 52 00 53 54 58 00 4c 44 58 00 44 45 43
>3a81f8		00 49 4e 43 00 42 49 54 00 4a 4d 50 00 53 54 59
>3a8208		00 4c 44 59 00 43 50 59 00 43 50 58 00 42 52 4b
>3a8218		00 4a 53 52 00 52 54 49 00 52 54 53 00 50 48 50
>3a8228		00 50 4c 50 00 50 48 41 00 50 4c 41 00 44 45 59
>3a8238		00 54 41 59 00 49 4e 59 00 49 4e 58 00 43 4c 43
>3a8248		00 53 45 43 00 43 4c 49 00 53 45 49 00 54 59 41
>3a8258		00 43 4c 56 00 43 4c 44 00 53 45 44 00 54 58 41
>3a8268		00 54 58 53 00 54 41 58 00 54 53 58 00 44 45 58
>3a8278		00 4e 4f 50 00 42 50 4c 00 42 4d 49 00 42 56 43
>3a8288		00 42 56 53 00 42 43 43 00 42 43 53 00 42 4e 45
>3a8298		00 42 45 51 00 54 53 42 00 54 52 42 00 53 54 5a
>3a82a8		00 42 52 41 00 50 48 59 00 50 4c 59 00 50 48 58
>3a82b8		00 50 4c 58 00 50 48 44 00 50 4c 44 00 50 48 4b
>3a82c8		00 52 54 4c 00 50 48 42 00 50 4c 42 00 57 41 49
>3a82d8		00 58 42 41 00 54 43 53 00 54 53 43 00 54 43 44
>3a82e8		00 54 44 43 00 54 58 59 00 54 59 58 00 53 54 50
>3a82f8		00 58 43 45 00 43 4f 50 00 4a 53 4c 00 57 44 4d
>3a8308		00 50 45 52 00 42 52 4c 00 52 45 50 00 53 45 50
>3a8318		00 4d 56 50 00 4d 56 4e 00 50 45 49 00 50 45 41
>3a8328		00 4a 4d 4c 00 00 00 15 82 bd 81 fd 82 bd 81 9d
>3a8338		82 bd 81 dd 81 bd 81 25 82 bd 81 dd 81 bd 82 9d
>3a8348		82 bd 81 dd 81 bd 81 7d 82 bd 81 bd 81 bd 81 a1
>3a8358		82 bd 81 dd 81 bd 81 45 82 bd 81 f9 81 dd 82 a1
>3a8368		82 bd 81 dd 81 bd 81 19 82 c1 81 01 83 c1 81 fd
>3a8378		81 c1 81 e1 81 c1 81 29 82 c1 81 e1 81 c1 82 fd
>3a8388		81 c1 81 e1 81 c1 81 81 82 c1 81 c1 81 c1 81 fd
>3a8398		81 c1 81 e1 81 c1 81 49 82 c1 81 f5 81 e1 82 fd
>3a83a8		81 c1 81 e1 81 c1 81 1d 82 c5 81 05 83 c5 81 19
>3a83b8		83 c5 81 e5 81 c5 81 2d 82 c5 81 e5 81 c5 82 01
>3a83c8		82 c5 81 e5 81 c5 81 85 82 c5 81 c5 81 c5 81 1d
>3a83d8		83 c5 81 e5 81 c5 81 4d 82 c5 81 ad 82 e5 82 29
>3a83e8		83 c5 81 e5 81 c5 81 21 82 c9 81 09 83 c9 81 a5
>3a83f8		82 c9 81 e9 81 c9 81 31 82 c9 81 e9 81 c9 82 01
>3a8408		82 c9 81 e9 81 c9 81 89 82 c9 81 c9 81 c9 81 a5
>3a8418		82 c9 81 e9 81 c9 81 51 82 c9 81 b1 82 e9 82 01
>3a8428		82 c9 81 e9 81 c9 81 a9 82 cd 81 0d 83 cd 81 05
>3a8438		82 cd 81 ed 81 cd 81 35 82 fd 81 65 82 cd 82 05
>3a8448		82 cd 81 ed 81 cd 81 8d 82 cd 81 cd 81 cd 81 05
>3a8458		82 cd 81 ed 81 cd 81 55 82 cd 81 69 82 ed 82 a5
>3a8468		82 cd 81 a5 82 cd 81 09 82 d1 81 f1 81 d1 81 09
>3a8478		82 d1 81 f1 81 d1 81 39 82 d1 81 6d 82 d1 82 09
>3a8488		82 d1 81 f1 81 d1 81 91 82 d1 81 d1 81 d1 81 09
>3a8498		82 d1 81 f1 81 d1 81 59 82 d1 81 71 82 f1 82 09
>3a84a8		82 d1 81 f1 81 d1 81 0d 82 d5 81 11 83 d5 81 0d
>3a84b8		82 d5 81 f5 81 d5 81 3d 82 d5 81 75 82 d5 82 0d
>3a84c8		82 d5 81 f5 81 d5 81 95 82 d5 81 d5 81 d5 81 21
>3a84d8		83 d5 81 f5 81 d5 81 5d 82 d5 81 b5 82 f5 82 29
>3a84e8		83 d5 81 f5 81 d5 81 11 82 d9 81 15 83 d9 81 11
>3a84f8		82 d9 81 f9 81 d9 81 41 82 d9 81 79 82 d9 82 11
>3a8508		82 d9 81 f9 81 d9 81 99 82 d9 81 d9 81 d9 81 25
>3a8518		83 d9 81 f9 81 d9 81 61 82 d9 81 b9 82 f9 82 19
>3a8528		82 d9 81 f9 81 d9 81 00 00 13 00 02 09 01 01 01
>3a8538		0a 13 82 08 13 03 03 03 0b 12 04 0f 0c 01 05 05
>3a8548		0d 13 06 08 13 03 07 07 0e 03 00 0b 09 01 01 01
>3a8558		0a 13 82 08 13 03 03 03 0b 12 04 0f 0c 05 05 05
>3a8568		0d 13 06 08 13 07 07 07 0e 13 00 13 09 14 01 01
>3a8578		0a 13 82 08 13 03 03 03 0b 12 04 0f 0c 14 05 05
>3a8588		0d 13 06 13 13 0b 07 07 0b 13 00 16 09 01 01 01
>3a8598		0a 13 82 08 13 15 03 03 0b 12 04 0f 0c 05 05 05
>3a85a8		0d 13 06 13 13 10 07 07 0e 12 00 16 09 01 01 01
>3a85b8		0a 13 82 13 13 03 03 03 0b 12 04 0f 0c 05 05 11
>3a85c8		0d 13 06 13 13 03 07 07 0e 82 00 42 09 01 01 01
>3a85d8		0a 13 82 13 13 03 03 03 0b 12 04 0f 0c 05 05 11
>3a85e8		0d 13 06 13 13 07 07 06 0e 42 00 02 09 01 01 01
>3a85f8		0a 13 82 13 13 03 03 03 0b 12 04 0f 0c 01 05 05
>3a8608		0d 13 06 13 13 17 07 07 0e 42 00 02 09 01 01 01
>3a8618		0f 13 82 13 13 03 03 03 0b 12 04 0f 0c 03 05 05
>3a8628		0d 13 06 13 13 10 07 07 0e 01 01 01 02 01 01 02
>3a8638		02 00 01 01 03 01 01 03 01 02 01 01 00 02 02 02
>3a8648		02 41 00 08 64 64 3a 64 64 64 64 2c 58 00 0e 64
>3a8658		64 3a 64 64 64 64 00 0b 64 64 64 64 2c 58 00 07
>3a8668		64 64 64 64 2c 59 00 06 64 64 64 64 00 03 64 64
>3a8678		2c 58 00 05 64 64 2c 59 00 11 64 64 2c 53 00 09
>3a8688		64 64 00 01 23 64 64 64 64 00 c2 23 64 64 2c 23
>3a8698		64 64 00 14 23 64 64 00 02 28 64 64 2c 53 29 2c
>3a86a8		59 00 0c 28 64 64 64 64 2c 58 29 00 10 28 64 64
>3a86b8		64 64 29 00 10 28 64 64 2c 58 29 00 00 28 64 64
>3a86c8		29 2c 59 00 04 28 64 64 29 00 0f 5b 64 64 64 64
>3a86d8		5d 00 17 5b 64 64 5d 2c 59 00 0d 5b 64 64 5d 00
>3a86e8		0a 00 00 08 c2 20 48 18 af 7a 08 00 69 01 00 8f
>3a86f8		7a 08 00 e2 20 af 7c 08 00 69 00 8f 7c 08 00 c2
>3a8708		20 68 28 6b 08 c2 10 e2 20 da a2 08 00 0a b0 08
>3a8718		48 a9 30 20 18 00 80 06 48 a9 31 20 18 00 68 ca
>3a8728		d0 eb fa 28 6b 08 c2 20 48 a9 48 08 5b 68 28 e2
>3a8738		20 a7 32 f0 0a c9 20 d0 06 22 eb 86 3a 80 f2 6b
>3a8748		08 08 c2 20 48 a9 48 08 5b 68 28 22 eb 86 3a 22
>3a8758		2d 87 3a c2 30 a5 31 c2 20 29 ff 00 0a 0a aa a5
>3a8768		32 95 0d a5 34 95 0f e2 20 a7 32 f0 14 c9 22 f0
>3a8778		06 22 eb 86 3a 80 f2 a9 00 87 32 22 eb 86 3a e6
>3a8788		31 28 6b 08 c2 20 48 a9 48 08 5b 68 28 e2 20 64
>3a8798		4a c2 20 64 50 64 52 e2 20 a7 32 c9 3a f0 0d 20
>3a87a8		d1 04 90 0e 22 23 7c 3a a9 01 85 4a 22 eb 86 3a
>3a87b8		80 e5 a5 4a f0 16 a5 31 c2 20 29 ff 00 0a 0a aa
>3a87c8		a5 50 95 0d a5 52 95 0f e2 20 e6 31 6b e2 20 64
>3a87d8		31 22 2d 87 3a a7 32 f0 21 c9 22 d0 06 22 48 87
>3a87e8		3a 80 0a 22 8b 87 3a a5 31 c9 09 b0 0d a7 32 f0
>3a87f8		09 c9 20 f0 dc 20 d1 04 b0 d7 6b 08 0b 08 c2 20
>3a8808		48 a9 48 08 5b 68 28 c2 10 e2 20 a2 31 00 74 00
>3a8818		ca d0 fb a9 00 85 02 85 34 c2 20 a9 00 4f 85 00
>3a8828		85 32 e2 20 22 2d 87 3a c9 00 f0 38 c2 20 a5 32
>3a8838		85 08 e2 20 a5 34 85 0a a2 01 00 22 eb 86 3a a7
>3a8848		32 d0 06 86 0b 64 31 80 1b c9 20 f0 03 e8 80 eb
>3a8858		86 0b a9 00 87 32 22 eb 86 3a a7 08 c9 41 f0 07
>3a8868		22 d5 87 3a 2b 28 6b 22 2d 87 3a a7 32 f0 f5 22
>3a8878		8b 87 3a 22 2d 87 3a a7 32 f0 e9 c2 20 a5 32 85
>3a8888		11 e2 20 a5 34 85 13 22 eb 86 3a a7 32 f0 26 c9
>3a8898		20 d0 f4 a9 00 87 32 e6 31 22 eb 86 3a 22 2d 87
>3a88a8		3a a7 32 f0 bf c2 20 a5 32 85 15 e2 20 a5 34 85
>3a88b8		17 e6 31 80 af e6 31 80 ab 08 c2 10 e2 20 a5 31
>3a88c8		d0 0f a2 b7 89 a9 3a 48 ab 20 29 04 20 9c 03 80
>3a88d8		61 c2 20 a5 0d 8f 23 08 00 a5 0f 8f 25 08 00 20
>3a88e8		aa 6a e2 20 a5 31 c9 01 d0 0f c2 20 a9 ff ff 8f
>3a88f8		54 03 00 8f 56 03 00 80 0e c2 20 a5 11 8f 54 03
>3a8908		00 a5 13 8f 56 03 00 22 18 11 00 b0 25 e2 20 a2
>3a8918		dd 89 a9 3a 48 ab 20 29 04 af 2e 03 00 20 53 04
>3a8928		a9 20 20 18 00 af 20 03 00 20 53 04 20 9c 03 20
>3a8938		9c 03 28 6b 8b 08 c2 10 e2 20 a5 31 c9 03 f0 0f
>3a8948		a2 b7 89 a9 3a 48 ab 20 29 04 20 9c 03 80 54 c2
>3a8958		20 a5 0d 8f 23 08 00 a5 0f 8f 25 08 00 20 aa 6a
>3a8968		a5 11 8f 50 03 00 a5 13 8f 52 03 00 a5 15 8f 58
>3a8978		03 00 a5 17 8f 5a 03 00 22 1c 11 00 b0 25 e2 20
>3a8988		a2 c7 89 a9 3a 48 ab 20 29 04 af 2e 03 00 20 53
>3a8998		04 a9 20 20 18 00 af 20 03 00 20 53 04 20 9c 03
>3a89a8		20 9c 03 28 ab 6b 5c 85 27 3a 6b 00 00 00 00 42
>3a89b8		61 64 20 61 72 67 75 6d 65 6e 74 73 0d 0d 00 55
>3a89c8		6e 61 62 6c 65 20 74 6f 20 73 61 76 65 20 66 69
>3a89d8		6c 65 3a 20 00 55 6e 61 62 6c 65 20 74 6f 20 6c
>3a89e8		6f 61 64 20 66 69 6c 65 3a 20 00 0d 20 20 50 43
>3a89f8		20 20 20 20 20 41 20 20 20 20 58 20 20 20 20 59
>3a8a08		20 20 20 20 53 50 20 20 20 44 42 52 20 44 50 20
>3a8a18		20 20 4e 56 4d 58 44 49 5a 43 0d 00 41 43 44 46
>3a8a28		47 4a 48 4c 4d 52 3b 53 54 56 57 58 3e 3f 00 18
>3a8a38		fb 08 c2 20 48 a9 00 08 5b 68 28 08 e2 20 48 a9
>3a8a48		00 48 ab 68 28 c2 30 20 76 8a a9 ff fe 1b 08 e2
>3a8a58		20 48 a9 3a 48 ab 68 28 a2 77 d2 20 29 04 08 e2
>3a8a68		20 48 a9 00 48 ab 68 28 4c 85 27 4c 73 8a 08 20
>3a8a78		34 03 20 19 50 28 60 00 00 00 00 00 00 00 00 00
>3a8a88		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 1110 times (17760 bytes)...
>3acff8		00 00 00 00 00 00 00 00 30 31 32 33 34 35 36 37
>3ad008		38 39 41 42 43 44 45 46 2b 00 2d 00 2a 00 2f 00
>3ad018		4d 4f 44 00 5e 00 3c 3d 00 3e 3d 00 3c 3e 00 3c
>3ad028		00 3d 00 3e 00 4e 4f 54 00 41 4e 44 00 4f 52 00
>3ad038		28 00 29 00 52 45 4d 00 50 52 49 4e 54 00 4c 45
>3ad048		54 00 47 4f 54 4f 00 45 4e 44 00 49 46 00 54 48
>3ad058		45 4e 00 45 4c 53 45 00 47 4f 53 55 42 00 52 45
>3ad068		54 55 52 4e 00 46 4f 52 00 54 4f 00 53 54 45 50
>3ad078		00 4e 45 58 54 00 44 4f 00 4c 4f 4f 50 00 57 48
>3ad088		49 4c 45 00 55 4e 54 49 4c 00 45 58 49 54 00 43
>3ad098		4c 52 00 53 54 4f 50 00 50 4f 4b 45 00 50 4f 4b
>3ad0a8		45 57 00 50 4f 4b 45 4c 00 43 4c 53 00 52 45 41
>3ad0b8		44 00 44 41 54 41 00 52 45 53 54 4f 52 45 00 44
>3ad0c8		49 4d 00 43 41 4c 4c 00 2d 00 4c 45 4e 00 50 45
>3ad0d8		45 4b 00 50 45 45 4b 57 00 50 45 45 4b 4c 00 43
>3ad0e8		48 52 24 00 41 53 43 00 53 50 43 00 54 41 42 00
>3ad0f8		41 42 53 00 53 47 4e 00 48 45 58 24 00 44 45 43
>3ad108		00 53 54 52 24 00 56 41 4c 00 4c 45 46 54 24 00
>3ad118		52 49 47 48 54 24 00 4d 49 44 24 00 52 55 4e 00
>3ad128		4e 45 57 00 4c 4f 41 44 00 4c 49 53 54 00 44 49
>3ad138		52 00 42 4c 4f 41 44 00 42 52 55 4e 00 42 53 41
>3ad148		56 45 00 44 45 4c 00 53 41 56 45 00 52 45 4e 41
>3ad158		4d 45 00 43 4f 50 59 00 4d 4f 4e 49 54 4f 52 00
>3ad168		47 45 54 00 49 4e 50 55 54 00 53 45 54 42 4f 52
>3ad178		44 45 52 00 54 45 58 54 43 4f 4c 4f 52 00 53 45
>3ad188		54 42 47 43 4f 4c 4f 52 00 53 45 54 44 41 54 45
>3ad198		00 47 45 54 44 41 54 45 24 00 53 45 54 54 49 4d
>3ad1a8		45 00 47 45 54 54 49 4d 45 24 00 47 52 41 50 48
>3ad1b8		49 43 53 00 53 45 54 43 4f 4c 4f 52 00 42 49 54
>3ad1c8		4d 41 50 00 43 4c 52 42 49 54 4d 41 50 00 50 4c
>3ad1d8		4f 54 00 4c 49 4e 45 00 46 49 4c 4c 00 53 50 52
>3ad1e8		49 54 45 00 53 50 52 49 54 45 41 54 00 53 50 52
>3ad1f8		49 54 45 53 48 4f 57 00 54 49 4c 45 53 45 54 00
>3ad208		54 49 4c 45 4d 41 50 00 54 49 4c 45 53 48 4f 57
>3ad218		00 54 49 4c 45 41 54 00 4d 45 4d 43 4f 50 59 00
>3ad228		4c 49 4e 45 41 52 00 52 45 43 54 00 4c 4f 43 41
>3ad238		54 45 00 49 4e 54 00 52 4e 44 00 53 49 4e 00 43
>3ad248		4f 53 00 54 41 4e 00 4c 4e 00 41 43 4f 53 00 41
>3ad258		53 49 4e 00 41 54 41 4e 00 45 58 50 00 53 51 52
>3ad268		00 49 4e 4b 45 59 00 0d 52 45 41 44 59 0d 00 43
>3ad278		32 35 36 20 46 6f 65 6e 69 78 20 42 41 53 49 43
>3ad288		38 31 36 20 76 30 2e 32 2e 30 2d 61 6c 70 68 61
>3ad298		2b 34 30 36 0d 00
>3b0000						.align 256
.3b0000						CREDITS_TEXT
>3b0000		20 20 20 20 20 20 20 20		                .text "                              CREDITS                                  "
>3b0008		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0018		20 20 20 20 20 20 43 52 45 44 49 54 53 20 20 20
>3b0028		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0038		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0047		20 20 20 20 20 20 20 20		                .fill 80 - len("                              CREDITS                                  "), $20
>3b004f		20
>3b0050		20 20 20 20 20 20 20 20		                .text "                       The C256 Foenix Project                         "
>3b0058		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 54
>3b0068		68 65 20 43 32 35 36 20 46 6f 65 6e 69 78 20 50
>3b0078		72 6f 6a 65 63 74 20 20 20 20 20 20 20 20 20 20
>3b0088		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0097		20 20 20 20 20 20 20 20		                .fill 80 - len("                       The C256 Foenix Project                         "), $20
>3b009f		20
>3b00a0		20 20 20 20 20 20 20 20		                .text "                                                                       "
>3b00a8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b00d8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b00e7		20 20 20 20 20 20 20 20		                .fill 80 - len("                                                                       "), $20
>3b00ef		20
>3b00f0		20 20 20 20 20 20 20 20		                .text "                                                                       "
>3b00f8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0128		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0137		20 20 20 20 20 20 20 20		                .fill 80 - len("                                                                       "), $20
>3b013f		20
>3b0140		50 72 6f 6a 65 63 74 20		                .text "Project Creator & Hardware Design: Stefany Allaire"
>3b0148		43 72 65 61 74 6f 72 20 26 20 48 61 72 64 77 61
>3b0158		72 65 20 44 65 73 69 67 6e 3a 20 53 74 65 66 61
>3b0168		6e 79 20 41 6c 6c 61 69 72 65
>3b0172		20 20 20 20 20 20 20 20		                .fill 80 - len("Project Creator & Hardware Design: Stefany Allaire"), $20
>3b017a		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b018a		20 20 20 20 20 20
>3b0190		77 77 77 2e 63 32 35 36		                .text "www.c256foenix.com"
>3b0198		66 6f 65 6e 69 78 2e 63 6f 6d
>3b01a2		20 20 20 20 20 20 20 20		                .fill 80 - len("www.c256foenix.com"), $20
>3b01aa		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b01da		20 20 20 20 20 20
>3b01e0		20				                .text " "
>3b01e1		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b01e9		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b0229		20 20 20 20 20 20 20
>3b0230		20				                .text " "
>3b0231		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b0239		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b0279		20 20 20 20 20 20 20
>3b0280		45 41 52 4c 59 20 41 4c		                .text "EARLY ALPHA & KEY PLAYERS:"
>3b0288		50 48 41 20 26 20 4b 45 59 20 50 4c 41 59 45 52
>3b0298		53 3a
>3b029a		20 20 20 20 20 20 20 20		                .fill 80 - len("EARLY ALPHA & KEY PLAYERS:"), $20
>3b02a2		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b02b2		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b02c2		20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b02d0		20 20 46 6f 65 6e 69 78		                .text "  Foenix IDE Design : Daniel Tremblay"
>3b02d8		20 49 44 45 20 44 65 73 69 67 6e 20 3a 20 44 61
>3b02e8		6e 69 65 6c 20 54 72 65 6d 62 6c 61 79
>3b02f5		20 20 20 20 20 20 20 20		                .fill 80 - len("  Foenix IDE Design : Daniel Tremblay"), $20
>3b02fd		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b030d		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b031d		20 20 20
>3b0320		20 20 4b 65 72 6e 65 6c		                .text "  Kernel Design, BASIC816 Creator: Peter J. Weingartner "
>3b0328		20 44 65 73 69 67 6e 2c 20 42 41 53 49 43 38 31
>3b0338		36 20 43 72 65 61 74 6f 72 3a 20 50 65 74 65 72
>3b0348		20 4a 2e 20 57 65 69 6e 67 61 72 74 6e 65 72 20
>3b0358		20 20 20 20 20 20 20 20		                .fill 80 - len("  Kernel Design, BASIC816 Creator: Peter J. Weingartner "), $20
>3b0360		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0370		20 20 46 58 2f 4f 53 20		                .text "  FX/OS (GUI Environment) Design: Mike Bush"
>3b0378		28 47 55 49 20 45 6e 76 69 72 6f 6e 6d 65 6e 74
>3b0388		29 20 44 65 73 69 67 6e 3a 20 4d 69 6b 65 20 42
>3b0398		75 73 68
>3b039b		20 20 20 20 20 20 20 20		                .fill 80 - len("  FX/OS (GUI Environment) Design: Mike Bush"), $20
>3b03a3		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b03b3		20 20 20 20 20 20 20 20 20 20 20 20 20
>3b03c0		53 70 65 63 69 61 6c 20		                .text "Special Thanks:"
>3b03c8		54 68 61 6e 6b 73 3a
>3b03cf		20 20 20 20 20 20 20 20		                .fill 80 - len("Special Thanks:"), $20
>3b03d7		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0407		20 20 20 20 20 20 20 20 20
>3b0410		20 20 45 61 72 6c 79 20		                .text "  Early Creator for the Foenix IDE & Kernel: Tom Wilson"
>3b0418		43 72 65 61 74 6f 72 20 66 6f 72 20 74 68 65 20
>3b0428		46 6f 65 6e 69 78 20 49 44 45 20 26 20 4b 65 72
>3b0438		6e 65 6c 3a 20 54 6f 6d 20 57 69 6c 73 6f 6e
>3b0447		20 20 20 20 20 20 20 20		                .fill 80 - len("  Early Creator for the Foenix IDE & Kernel: Tom Wilson"), $20
>3b044f		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b045f		20
>3b0460		20				                .text " "
>3b0461		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b0469		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b04a9		20 20 20 20 20 20 20
>3b04b0		20				                .text " "
>3b04b1		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b04b9		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b04f9		20 20 20 20 20 20 20
>3b0500		46 50 47 41 20 43 4f 52		                .text "FPGA CORES AUTHORS:"
>3b0508		45 53 20 41 55 54 48 4f 52 53 3a
>3b0513		20 20 20 20 20 20 20 20		                .fill 80 - len("FPGA CORES AUTHORS:"), $20
>3b051b		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b054b		20 20 20 20 20
>3b0550		20 20 4c 50 43 20 43 6f		                .text "  LPC Core: Howard M. Harte, hharte@opencores.org"
>3b0558		72 65 3a 20 48 6f 77 61 72 64 20 4d 2e 20 48 61
>3b0568		72 74 65 2c 20 68 68 61 72 74 65 40 6f 70 65 6e
>3b0578		63 6f 72 65 73 2e 6f 72 67
>3b0581		20 20 20 20 20 20 20 20		                .fill 80 - len("  LPC Core: Howard M. Harte, hharte@opencores.org"), $20
>3b0589		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0599		20 20 20 20 20 20 20
>3b05a0		20 20 53 44 43 61 72 64		                .text "  SDCard Core: Steve Fielding, sfielding@base2designs.com"
>3b05a8		20 43 6f 72 65 3a 20 53 74 65 76 65 20 46 69 65
>3b05b8		6c 64 69 6e 67 2c 20 73 66 69 65 6c 64 69 6e 67
>3b05c8		40 62 61 73 65 32 64 65 73 69 67 6e 73 2e 63 6f
>3b05d8		6d
>3b05d9		20 20 20 20 20 20 20 20		                .fill 80 - len("  SDCard Core: Steve Fielding, sfielding@base2designs.com"), $20
>3b05e1		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b05f0		20 20 50 53 32 20 43 6f		                .text "  PS2 Controller (C256 Foenix U): Miha Dolenc, mihad@opencores.org "
>3b05f8		6e 74 72 6f 6c 6c 65 72 20 28 43 32 35 36 20 46
>3b0608		6f 65 6e 69 78 20 55 29 3a 20 4d 69 68 61 20 44
>3b0618		6f 6c 65 6e 63 2c 20 6d 69 68 61 64 40 6f 70 65
>3b0628		6e 63 6f 72 65 73 2e 6f 72 67 20
>3b0633		20 20 20 20 20 20 20 20		                .fill 80 - len("  PS2 Controller (C256 Foenix U): Miha Dolenc, mihad@opencores.org "), $20
>3b063b		20 20 20 20 20
>3b0640		20 20 53 4e 37 36 34 38		                .text "  SN76489 (JT89) (C256 Foenix U): Jose Tejada Gomez"
>3b0648		39 20 28 4a 54 38 39 29 20 28 43 32 35 36 20 46
>3b0658		6f 65 6e 69 78 20 55 29 3a 20 4a 6f 73 65 20 54
>3b0668		65 6a 61 64 61 20 47 6f 6d 65 7a
>3b0673		20 20 20 20 20 20 20 20		                .fill 80 - len("  SN76489 (JT89) (C256 Foenix U): Jose Tejada Gomez"), $20
>3b067b		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b068b		20 20 20 20 20
>3b0690		20 20 59 4d 32 36 31 32		                .text "  YM2612 (JT12): Jose Tejada Gomez"
>3b0698		20 28 4a 54 31 32 29 3a 20 4a 6f 73 65 20 54 65
>3b06a8		6a 61 64 61 20 47 6f 6d 65 7a
>3b06b2		20 20 20 20 20 20 20 20		                .fill 80 - len("  YM2612 (JT12): Jose Tejada Gomez"), $20
>3b06ba		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b06ca		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b06da		20 20 20 20 20 20
>3b06e0		20 20 59 4d 32 31 35 31		                .text "  YM2151 (JT51) (C256 Foenix U): Jose Tejada Gomez"
>3b06e8		20 28 4a 54 35 31 29 20 28 43 32 35 36 20 46 6f
>3b06f8		65 6e 69 78 20 55 29 3a 20 4a 6f 73 65 20 54 65
>3b0708		6a 61 64 61 20 47 6f 6d 65 7a
>3b0712		20 20 20 20 20 20 20 20		                .fill 80 - len("  YM2151 (JT51) (C256 Foenix U): Jose Tejada Gomez"), $20
>3b071a		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b072a		20 20 20 20 20 20
>3b0730		20 20 53 49 44 20 28 36		                .text "  SID (6581): Gideon Zweijtzer, gideon.zweijtzer@gmail.com"
>3b0738		35 38 31 29 3a 20 47 69 64 65 6f 6e 20 5a 77 65
>3b0748		69 6a 74 7a 65 72 2c 20 67 69 64 65 6f 6e 2e 7a
>3b0758		77 65 69 6a 74 7a 65 72 40 67 6d 61 69 6c 2e 63
>3b0768		6f 6d
>3b076a		20 20 20 20 20 20 20 20		                .fill 80 - len("  SID (6581): Gideon Zweijtzer, gideon.zweijtzer@gmail.com"), $20
>3b0772		20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0780		20 20 55 41 52 54 20 28		                .text "  UART (16550) (C256 Foenix U): TBD"
>3b0788		31 36 35 35 30 29 20 28 43 32 35 36 20 46 6f 65
>3b0798		6e 69 78 20 55 29 3a 20 54 42 44
>3b07a3		20 20 20 20 20 20 20 20		                .fill 80 - len("  UART (16550) (C256 Foenix U): TBD"), $20
>3b07ab		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b07bb		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b07cb		20 20 20 20 20
>3b07d0		20				                .text " "
>3b07d1		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b07d9		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b0819		20 20 20 20 20 20 20
>3b0820		20				                .text " "
>3b0821		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b0829		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b0869		20 20 20 20 20 20 20
>3b0870		53 50 45 43 49 41 4c 20		                .text "SPECIAL THANKS:"
>3b0878		54 48 41 4e 4b 53 3a
>3b087f		20 20 20 20 20 20 20 20		                .fill 80 - len("SPECIAL THANKS:"), $20
>3b0887		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b08b7		20 20 20 20 20 20 20 20 20
>3b08c0		20 20 4a 6f 65 72 69 20		                .text "  Joeri Vanharen"
>3b08c8		56 61 6e 68 61 72 65 6e
>3b08d0		20 20 20 20 20 20 20 20		                .fill 80 - len("  Joeri Vanharen"), $20
>3b08d8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0908		20 20 20 20 20 20 20 20
>3b0910		20 20 4a 69 6d 20 44 72		                .text "  Jim Drew"
>3b0918		65 77
>3b091a		20 20 20 20 20 20 20 20		                .fill 80 - len("  Jim Drew"), $20
>3b0922		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0952		20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0960		20 20 41 69 64 61 6e 20		                .text "  Aidan Lawrence (Sound Chip Schematic references)"
>3b0968		4c 61 77 72 65 6e 63 65 20 28 53 6f 75 6e 64 20
>3b0978		43 68 69 70 20 53 63 68 65 6d 61 74 69 63 20 72
>3b0988		65 66 65 72 65 6e 63 65 73 29
>3b0992		20 20 20 20 20 20 20 20		                .fill 80 - len("  Aidan Lawrence (Sound Chip Schematic references)"), $20
>3b099a		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b09aa		20 20 20 20 20 20
>3b09b0		20				                .text " "
>3b09b1		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b09b9		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b09f9		20 20 20 20 20 20 20
>3b0a00		20				                .text " "
>3b0a01		20 20 20 20 20 20 20 20		                .fill 80 - len(" "), $20
>3b0a09		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 3 times (48 bytes)...
>3b0a49		20 20 20 20 20 20 20
>3b0a50		20 20 20 20 20 20 20 20		                .text "                                                                       "
>3b0a58		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0a88		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0a97		20 20 20 20 20 20 20 20		                .fill 80 - len("                                                                       "), $20
>3b0a9f		20
>3b0aa0		20 20 20 20 20 20 20 20		                .text "                     I would like to say a big thanks               "
>3b0aa8		20 20 20 20 20 20 20 20 20 20 20 20 20 49 20 77
>3b0ab8		6f 75 6c 64 20 6c 69 6b 65 20 74 6f 20 73 61 79
>3b0ac8		20 61 20 62 69 67 20 74 68 61 6e 6b 73 20 20 20
>3b0ad8		20 20 20 20 20 20 20 20 20 20 20 20
>3b0ae4		20 20 20 20 20 20 20 20		                .fill 80 - len("                     I would like to say a big thanks               "), $20
>3b0aec		20 20 20 20
>3b0af0		20 20 20 20 20 20 20 20		                .text "                  from the bottom of my heart for all of            "
>3b0af8		20 20 20 20 20 20 20 20 20 20 66 72 6f 6d 20 74
>3b0b08		68 65 20 62 6f 74 74 6f 6d 20 6f 66 20 6d 79 20
>3b0b18		68 65 61 72 74 20 66 6f 72 20 61 6c 6c 20 6f 66
>3b0b28		20 20 20 20 20 20 20 20 20 20 20 20
>3b0b34		20 20 20 20 20 20 20 20		                .fill 80 - len("                  from the bottom of my heart for all of            "), $20
>3b0b3c		20 20 20 20
>3b0b40		20 20 20 20 20 20 20 20		                .text "              those who have believed in this project since          "
>3b0b48		20 20 20 20 20 20 74 68 6f 73 65 20 77 68 6f 20
>3b0b58		68 61 76 65 20 62 65 6c 69 65 76 65 64 20 69 6e
>3b0b68		20 74 68 69 73 20 70 72 6f 6a 65 63 74 20 73 69
>3b0b78		6e 63 65 20 20 20 20 20 20 20 20 20 20
>3b0b85		20 20 20 20 20 20 20 20		                .fill 80 - len("              those who have believed in this project since          "), $20
>3b0b8d		20 20 20
>3b0b90		20 20 20 20 20 20 20 20		                .text "                the very beginning and have been there to            "
>3b0b98		20 20 20 20 20 20 20 20 74 68 65 20 76 65 72 79
>3b0ba8		20 62 65 67 69 6e 6e 69 6e 67 20 61 6e 64 20 68
>3b0bb8		61 76 65 20 62 65 65 6e 20 74 68 65 72 65 20 74
>3b0bc8		6f 20 20 20 20 20 20 20 20 20 20 20 20
>3b0bd5		20 20 20 20 20 20 20 20		                .fill 80 - len("                the very beginning and have been there to            "), $20
>3b0bdd		20 20 20
>3b0be0		20 20 20 20 20 20 20 20		                .text "                        make it what it is today!!!                  "
>3b0be8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0bf8		6d 61 6b 65 20 69 74 20 77 68 61 74 20 69 74 20
>3b0c08		69 73 20 74 6f 64 61 79 21 21 21 20 20 20 20 20
>3b0c18		20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0c25		20 20 20 20 20 20 20 20		                .fill 80 - len("                        make it what it is today!!!                  "), $20
>3b0c2d		20 20 20
>3b0c30		20 20 20 20 20 20 20 20		                .text "                                                                       "
>3b0c38		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 2 times (32 bytes)...
>3b0c68		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0c77		20 20 20 20 20 20 20 20		                .fill 80 - len("                                                                       "), $20
>3b0c7f		20
>3b0c80		20 20 20 20 20 20 20 20		                .text "                        Stefany"
>3b0c88		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0c98		53 74 65 66 61 6e 79
>3b0c9f		20 20 20 20 20 20 20 20		                .fill 80 - len("                        Stefany"), $20
>3b0ca7		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0cb7		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
>3b0cc7		20 20 20 20 20 20 20 20 20
>3b0cd0		20 20 20 20 20 20 20 20		                .fill 80 * (60 - 26),$20
>3b0cd8		20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20
;		...repeated 168 times (2688 bytes)...
>3b1768		20 20 20 20 20 20 20 20
>3b1770						.align 256
>3b1800		f4 f4 f4 f4 f4 f4 f4 f4		CREDITS_COLOR   .fill 80 * 60, $F4
>3b1808		f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4 f4
;		...repeated 298 times (4768 bytes)...
>3b2ab8		f4 f4 f4 f4 f4 f4 f4 f4
.3e0000						BOOT_MENU
.3e0000						SplashScreenMain:
.3e0000		48		pha		                PHA             ; begin setdp macro
.3e0001		08		php		                PHP
.3e0002		c2 20		rep #$20	                REP #$20        ; set A long
.3e0004		a9 00 00	lda #$0000	                LDA #0         ; set DP to page 0
.3e0007		5b		tcd		                TCD
.3e0008		28		plp		                PLP
.3e0009		68		pla		                PLA             ; end setdp macro
.3e000a		c2 10		rep #$10	                REP #$10        ; set X long
.3e000c		e2 20		sep #$20	                SEP #$20        ; set A short
.3e000e		22 ac 10 00	jsl $0010ac	                JSL INITCHLUT ; The Software does change one of the CH LUT, so, let's Init again
.3e0012		a9 00		lda #$00	                LDA #$00
.3e0014		85 f0		sta $f0		                STA INTERRUPT_STATE
.3e0016		85 f1		sta $f1		                STA INTERRUPT_COUNT
.3e0018		85 f2		sta $f2		                STA IRQ_COLOR_CHOICE
.3e001a		af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0  ; Read the Pending Register &
.3e001e		29 04		and #$04	                AND #FNX0_INT02_TMR0
.3e0020		8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0  ; Writing it back will clear the Active Bit
.3e0024		20 ee 00	jsr $3e00ee	                JSR Splash_Get_Machine_ID
.3e0027		20 21 01	jsr $3e0121	                JSR Splash_Clear_Screen
.3e002a		20 0b 01	jsr $3e010b	                JSR Splash_Load_FontSet
.3e002d		22 08 03 3e	jsl $3e0308	                JSL Splashscreen_BitMapSetup
.3e0031		20 1b 06	jsr $3e061b	                JSR Model_Update_Info_Field
.3e0034		20 fc 05	jsr $3e05fc	                JSR Set_Text_Color
.3e0037		a9 00		lda #$00	                LDA #$00
.3e0039		85 a6		sta $a6		                STA LINE_INDEX  ; Point to the first line to be displayed
.3e003b		85 a7		sta $a7		                STA LINE_INDEX + 1
.3e003d		20 a3 08	jsr $3e08a3	                JSR Line_Setup_Before_Display   ; Assign and Compute the Pointer
.3e0040						HAVE_FUN:
.3e0040		22 16 82 39	jsl $398216	                JSL BOOT_SOUND_OFF
.3e0044		22 3b 01 3e	jsl $3e013b	                JSL Splash_Moniker_Color_Rolling  ; Go Move The Colors on the Logo
.3e0048		a6 a6		ldx $a6		                LDX LINE_INDEX
.3e004a		e0 17 00	cpx #$0017	                CPX #NumberOfEntry
.3e004d		f0 08		beq $3e0057	                BEQ ByPassCharDisplay           ; If Equal all Lines have been displayed
.3e004f		20 e0 08	jsr $3e08e0	                JSR Line_Display_1_Character    ; Go move the cursor one stop
.3e0052		90 21		bcc $3e0075	                BCC Still_Displaying_Char
.3e0054		20 a3 08	jsr $3e08a3	                JSR Line_Setup_Before_Display   ; Assign and Compute the Pointer
.3e0057						ByPassCharDisplay:
.3e0057		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0059		22 48 10 00	jsl $001048	                JSL GETCH               ; Try to get a character
.3e005d		c9 00		cmp #$00	                CMP #0                  ; Did we get anything
.3e005f		f0 14		beq $3e0075	                BEQ Still_Displaying_Char            ; No: keep waiting until timeout
.3e0061		c9 81		cmp #$81	                CMP #CHAR_F1            ; Did the user press F1?
.3e0063		f0 1f		beq $3e0084	                BEQ return              ; Yes: return it
.3e0065		c9 82		cmp #$82	                CMP #CHAR_F2            ; Did the user press F2?
.3e0067		f0 1b		beq $3e0084	                BEQ return              ; Yes: return it
.3e0069		c9 83		cmp #$83	                CMP #CHAR_F3            ; Did the user press F3?
.3e006b		f0 17		beq $3e0084	                BEQ return              ; Yes: return it
.3e006d		c9 0d		cmp #$0d	                CMP #CHAR_CR            ; Did the user press CR?
.3e006f		f0 13		beq $3e0084	                BEQ return              ; Yes: return it
.3e0071		c9 20		cmp #$20	                CMP #CHAR_SP            ; Did the user press SPACE?
.3e0073		f0 0d		beq $3e0082	                BEQ exitshere
.3e0075						Still_Displaying_Char:
.3e0075						WaitForNextSOF:
.3e0075		af 40 01 00	lda $000140	                LDA @l INT_PENDING_REG0
.3e0079		29 01		and #$01	                AND #FNX0_INT00_SOF
.3e007b		c9 01		cmp #$01	                CMP #FNX0_INT00_SOF
.3e007d		d0 f6		bne $3e0075	                BNE WaitForNextSOF;
.3e007f		4c 40 00	jmp $3e0040	                JMP HAVE_FUN
.3e0082						exitshere:
.3e0082						timeout
.3e0082		a9 00		lda #$00	                LDA #0                  ; Return 0 for a timeout / SPACE
.3e0084						return
.3e0084		8f 08 00 00	sta $000008	                STA @l KRNL_BOOT_MENU_K          ; Store ther Keyboard Value
.3e0088		a9 00		lda #$00	                LDA #$00
.3e008a		8f 00 00 af	sta $af0000	                STA @l MASTER_CTRL_REG_L         ; Disable Everything
.3e008e		22 3c 05 3e	jsl $3e053c	                JSL SS_VDMA_CLEAR_MEMORY_640_480 ; Clear the Bitmap Screen
.3e0092		20 a7 00	jsr $3e00a7	                JSR VickyII_Registers_Clear      ; Reset All Vicky Registers
.3e0095		22 c0 10 00	jsl $0010c0	                JSL INITFONTSET ; Reload the Official FONT set
.3e0099		22 bc 10 00	jsl $0010bc	                JSL INITCURSOR ; Reset the Cursor to its origin
.3e009d		22 ac 10 00	jsl $0010ac	                JSL INITCHLUT ; The Software does change one of the CH LUT, so, let's Init again
.3e00a1		22 cc 10 00	jsl $0010cc	                JSL INITVKYTXTMODE  ; Init VICKY TextMode now contains Hi-Res Dipswitch read and Automatic Text Size Parameter adjust
.3e00a5		ea		nop		                NOP
.3e00a6		6b		rtl		                RTL
.3e00a7						VickyII_Registers_Clear:
.3e00a7		e2 20		sep #$20	                SEP #$20        ; set A short
.3e00a9		c2 10		rep #$10	                REP #$10        ; set X long
.3e00ab		a2 00 00	ldx #$0000	                LDX #$0000
.3e00ae		a9 00		lda #$00	                LDA #$00
.3e00b0						ClearSpriteRegisters:
.3e00b0		9f 00 0c af	sta $af0c00,x	                STA @l SP00_CONTROL_REG, X
.3e00b4		e8		inx		                INX
.3e00b5		e0 00 02	cpx #$0200	                CPX #$0200
.3e00b8		d0 f6		bne $3e00b0	                BNE ClearSpriteRegisters
.3e00ba		a2 00 00	ldx #$0000	                LDX #$0000
.3e00bd		a9 00		lda #$00	                LDA #$00
.3e00bf						ClearTiles0Registers:
.3e00bf		9f 00 02 af	sta $af0200,x	                STA @l TL0_CONTROL_REG, X
.3e00c3		e8		inx		                INX
.3e00c4		e0 30 00	cpx #$0030	                CPX #$0030
.3e00c7		d0 f6		bne $3e00bf	                BNE ClearTiles0Registers
.3e00c9		ea		nop		                NOP
.3e00ca		a2 00 00	ldx #$0000	                LDX #$0000
.3e00cd		a9 00		lda #$00	                LDA #$00
.3e00cf						ClearTiles1Registers:
.3e00cf		9f 80 02 af	sta $af0280,x	                STA @l TILESET0_ADDY_L, X
.3e00d3		e8		inx		                INX
.3e00d4		e0 20 00	cpx #$0020	                CPX #$0020
.3e00d7		d0 f6		bne $3e00cf	                BNE ClearTiles1Registers
.3e00d9		ea		nop		                NOP
.3e00da		a2 00 00	ldx #$0000	                LDX #$0000
.3e00dd		a9 00		lda #$00	                LDA #$00
.3e00df						ClearBitmapRegisters:
.3e00df		9f 00 01 af	sta $af0100,x	                STA @l BM0_CONTROL_REG, X
.3e00e3		9f 08 01 af	sta $af0108,x	                STA @l BM1_CONTROL_REG, X
.3e00e7		e8		inx		                INX
.3e00e8		e0 10 00	cpx #$0010	                CPX #$0010
.3e00eb		d0 f2		bne $3e00df	                BNE ClearBitmapRegisters
.3e00ed		60		rts		                RTS
.3e00ee						Splash_Get_Machine_ID
.3e00ee		e2 20		sep #$20	                SEP #$20        ; set A short
.3e00f0		af 87 e8 af	lda $afe887	                LDA @lGABE_SYS_STAT
.3e00f4		29 03		and #$03	                AND #$03        ; Isolate the first 2 bits to know if it is a U or FMX
.3e00f6		85 b0		sta $b0		                STA MODEL
.3e00f8		c9 00		cmp #$00	                CMP #$00
.3e00fa		f0 0e		beq $3e010a	                BEQ DONE
.3e00fc		af 87 e8 af	lda $afe887	                LDA @lGABE_SYS_STAT
.3e0100		29 04		and #$04	                AND #GABE_SYS_STAT_MID2 ; High 4Meg, Low - 2Megs
.3e0102		c9 04		cmp #$04	                CMP #GABE_SYS_STAT_MID2
.3e0104		f0 04		beq $3e010a	                BEQ DONE
.3e0106		a9 02		lda #$02	                LDA #$02
.3e0108		85 b0		sta $b0		                STA MODEL       ; In this Scheme 00 - FMX, 01 - U+, 02 - U
.3e010a						DONE:
.3e010a		60		rts		                RTS
.3e010b						Splash_Load_FontSet
.3e010b		e2 20		sep #$20	                SEP #$20        ; set A short
.3e010d		c2 10		rep #$10	                REP #$10        ; set X long
.3e010f		a2 00 00	ldx #$0000	                LDX #$0000
.3e0112						DONE_LOADING_FONT:
.3e0112		bf 00 08 3f	lda $3f0800,x	                LDA @l FONT_4_SPLASH, X
.3e0116		9f 00 80 af	sta $af8000,x	                STA @l FONT_MEMORY_BANK0, X
.3e011a		e8		inx		                INX
.3e011b		e0 00 08	cpx #$0800	                CPX #2048
.3e011e		d0 f2		bne $3e0112	                BNE DONE_LOADING_FONT
.3e0120		60		rts		                RTS
.3e0121						Splash_Clear_Screen
.3e0121		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0123		c2 10		rep #$10	                REP #$10        ; set X long
.3e0125		a2 00 00	ldx #$0000	                LDX #$0000
.3e0128						Branch_Clear:
.3e0128		a9 20		lda #$20	                LDA #$20
.3e012a		9f 00 a0 af	sta $afa000,x	                STA @l CS_TEXT_MEM_PTR,X
.3e012e		a9 f0		lda #$f0	                LDA #$F0
.3e0130		9f 00 c0 af	sta $afc000,x	                STA @l CS_COLOR_MEM_PTR,X
.3e0134		e8		inx		                INX
.3e0135		e0 00 20	cpx #$2000	                CPX #$2000
.3e0138		d0 ee		bne $3e0128	                BNE Branch_Clear
.3e013a		60		rts		                RTS
=$00						IRQ_SOF_ST0 = $00
=$01						IRQ_SOF_ST1 = $01
=$02						IRQ_SOF_ST2 = $02
.3e013b						Splash_Moniker_Color_Rolling
.3e013b		e2 20		sep #$20	                SEP #$20        ; set A short
.3e013d		af 40 01 00	lda $000140	                LDA @lINT_PENDING_REG0
.3e0141		29 01		and #$01	                AND #FNX0_INT00_SOF
.3e0143		8f 40 01 00	sta $000140	                STA @lINT_PENDING_REG0
.3e0147		a5 f0		lda $f0		                LDA INTERRUPT_STATE
.3e0149		c9 00		cmp #$00	                CMP #IRQ_SOF_ST0
.3e014b		f0 0c		beq $3e0159	                BEQ SERVE_STATE0
.3e014d		c9 01		cmp #$01	                CMP #IRQ_SOF_ST1
.3e014f		f0 1a		beq $3e016b	                BEQ SERVE_STATE1
.3e0151		c9 02		cmp #$02	                CMP #IRQ_SOF_ST2
.3e0153		d0 03		bne $3e0158	                BNE NOT_SERVE_STATE2
.3e0155		82 39 01	brl $3e0291	                BRL SERVE_STATE2
.3e0158						NOT_SERVE_STATE2
.3e0158		6b		rtl		                RTL
.3e0159						SERVE_STATE0
.3e0159		a5 f1		lda $f1		                LDA INTERRUPT_COUNT
.3e015b		c9 04		cmp #$04	                CMP #$04
.3e015d		f0 03		beq $3e0162	                BEQ SERVE_NEXT_STATE
.3e015f		e6 f1		inc $f1		                INC INTERRUPT_COUNT
.3e0161		6b		rtl		                RTL
.3e0162						SERVE_NEXT_STATE
.3e0162		a9 00		lda #$00	                LDA #$00
.3e0164		85 f1		sta $f1		                STA INTERRUPT_COUNT
.3e0166		a9 01		lda #$01	                LDA #IRQ_SOF_ST1
.3e0168		85 f0		sta $f0		                STA INTERRUPT_STATE
.3e016a		6b		rtl		                RTL
.3e016b						SERVE_STATE1
.3e016b		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e016d		a9 00 00	lda #$0000	                LDA #$0000
.3e0170		a2 00 00	ldx #$0000	                LDX #$0000
.3e0173		e2 30		sep #$30	                SEP #$30        ; set A&X short
.3e0175		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e0177		bf c0 02 3e	lda $3e02c0,x	                LDA @lCOLOR_POINTER+0, X
.3e017b		aa		tax		                TAX
.3e017c		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e0180		8f e0 3f af	sta $af3fe0	                STA @lGRPH_LUT7_PTR+992
.3e0184		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e0188		8f e1 3f af	sta $af3fe1	                STA @lGRPH_LUT7_PTR+993
.3e018c		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e0190		8f e2 3f af	sta $af3fe2	                STA @lGRPH_LUT7_PTR+994
.3e0194		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e0196		bf c1 02 3e	lda $3e02c1,x	                LDA @lCOLOR_POINTER+1, X
.3e019a		aa		tax		                TAX
.3e019b		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e019f		8f e4 3f af	sta $af3fe4	                STA @lGRPH_LUT7_PTR+996
.3e01a3		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e01a7		8f e5 3f af	sta $af3fe5	                STA @lGRPH_LUT7_PTR+997
.3e01ab		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e01af		8f e6 3f af	sta $af3fe6	                STA @lGRPH_LUT7_PTR+998
.3e01b3		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e01b5		bf c2 02 3e	lda $3e02c2,x	                LDA @lCOLOR_POINTER+2, X
.3e01b9		aa		tax		                TAX
.3e01ba		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e01be		8f e8 3f af	sta $af3fe8	                STA @lGRPH_LUT7_PTR+1000
.3e01c2		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e01c6		8f e9 3f af	sta $af3fe9	                STA @lGRPH_LUT7_PTR+1001
.3e01ca		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e01ce		8f ea 3f af	sta $af3fea	                STA @lGRPH_LUT7_PTR+1002
.3e01d2		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e01d4		bf c3 02 3e	lda $3e02c3,x	                LDA @lCOLOR_POINTER+3, X
.3e01d8		aa		tax		                TAX
.3e01d9		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e01dd		8f ec 3f af	sta $af3fec	                STA @lGRPH_LUT7_PTR+1004
.3e01e1		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e01e5		8f ed 3f af	sta $af3fed	                STA @lGRPH_LUT7_PTR+1005
.3e01e9		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e01ed		8f ee 3f af	sta $af3fee	                STA @lGRPH_LUT7_PTR+1006
.3e01f1		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e01f3		bf c4 02 3e	lda $3e02c4,x	                LDA @lCOLOR_POINTER+4, X
.3e01f7		aa		tax		                TAX
.3e01f8		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e01fc		8f f0 3f af	sta $af3ff0	                STA @lGRPH_LUT7_PTR+1008
.3e0200		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e0204		8f f1 3f af	sta $af3ff1	                STA @lGRPH_LUT7_PTR+1009
.3e0208		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e020c		8f f2 3f af	sta $af3ff2	                STA @lGRPH_LUT7_PTR+1010
.3e0210		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e0212		bf c5 02 3e	lda $3e02c5,x	                LDA @lCOLOR_POINTER+5, X
.3e0216		aa		tax		                TAX
.3e0217		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e021b		8f f4 3f af	sta $af3ff4	                STA @lGRPH_LUT7_PTR+1012
.3e021f		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e0223		8f f5 3f af	sta $af3ff5	                STA @lGRPH_LUT7_PTR+1013
.3e0227		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e022b		8f f6 3f af	sta $af3ff6	                STA @lGRPH_LUT7_PTR+1014
.3e022f		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e0231		bf c6 02 3e	lda $3e02c6,x	                LDA @lCOLOR_POINTER+6, X
.3e0235		aa		tax		                TAX
.3e0236		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e023a		8f f8 3f af	sta $af3ff8	                STA @lGRPH_LUT7_PTR+1016
.3e023e		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e0242		8f f9 3f af	sta $af3ff9	                STA @lGRPH_LUT7_PTR+1017
.3e0246		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e024a		8f fa 3f af	sta $af3ffa	                STA @lGRPH_LUT7_PTR+1018
.3e024e		a6 f2		ldx $f2		                LDX IRQ_COLOR_CHOICE
.3e0250		bf c7 02 3e	lda $3e02c7,x	                LDA @lCOLOR_POINTER+7, X
.3e0254		aa		tax		                TAX
.3e0255		bf a0 02 3e	lda $3e02a0,x	                LDA @lCOLOR_CHART, X
.3e0259		8f fc 3f af	sta $af3ffc	                STA @lGRPH_LUT7_PTR+1020
.3e025d		8f 50 1f af	sta $af1f50	                STA @lFG_CHAR_LUT_PTR + $10           ;
.3e0261		bf a1 02 3e	lda $3e02a1,x	                LDA @lCOLOR_CHART+1, X
.3e0265		8f fd 3f af	sta $af3ffd	                STA @lGRPH_LUT7_PTR+1021
.3e0269		8f 51 1f af	sta $af1f51	                STA @lFG_CHAR_LUT_PTR + $11            ;
.3e026d		bf a2 02 3e	lda $3e02a2,x	                LDA @lCOLOR_CHART+2, X
.3e0271		8f fe 3f af	sta $af3ffe	                STA @lGRPH_LUT7_PTR+1022
.3e0275		8f 52 1f af	sta $af1f52	                STA @lFG_CHAR_LUT_PTR + $12            ;
.3e0279						HERE
.3e0279		18		clc		                CLC
.3e027a		a5 f2		lda $f2		                LDA IRQ_COLOR_CHOICE
.3e027c		69 09		adc #$09	                ADC #$09
.3e027e		85 f2		sta $f2		                STA IRQ_COLOR_CHOICE
.3e0280		a5 f2		lda $f2		                LDA IRQ_COLOR_CHOICE
.3e0282		c9 48		cmp #$48	                CMP #$48
.3e0284		d0 04		bne $3e028a	                BNE EXIT_COLOR_CHANGE
.3e0286		a9 00		lda #$00	                LDA #$00
.3e0288		85 f2		sta $f2		                STA IRQ_COLOR_CHOICE
.3e028a						EXIT_COLOR_CHANGE
.3e028a		c2 10		rep #$10	                REP #$10        ; set X long
.3e028c		a9 00		lda #$00	                LDA #IRQ_SOF_ST0
.3e028e		85 f0		sta $f0		                STA INTERRUPT_STATE
.3e0290		6b		rtl		                RTL
.3e0291						SERVE_STATE2
.3e0291		a9 00		lda #$00	                LDA #IRQ_SOF_ST0
.3e0293		85 f0		sta $f0		                STA INTERRUPT_STATE
.3e0295		6b		rtl		                RTL
>3e0296						.align 16
>3e02a0		2e 2e a4 00			COLOR_CHART     .text 46, 46, 164, 00     ;248
>3e02a4		25 67 c1 00			                .text 37, 103, 193, 00    ;249
>3e02a8		20 9d a4 00			                .text 32, 157, 164, 00    ;250
>3e02ac		2c 9c 37 00			                .text 44, 156 , 55, 00    ;251
>3e02b0		94 8e 2c 00			                .text 148, 142, 44, 00    ;252
>3e02b4		91 4b 2b 00			                .text 145, 75, 43, 00     ;253
>3e02b8		8e 2f 61 00			                .text 142, 47, 97, 00     ;254
>3e02bc		21 50 7f 00			                .text 33, 80, 127, 00     ;255
>3e02c0		00 04 08 0c 10 14 18 1c		COLOR_POINTER   .text 0,4,8,12,16,20,24,28,0
>3e02c8		00
>3e02c9		04 08 0c 10 14 18 1c 00		                .text 4,8,12,16,20,24,28,0,0
>3e02d1		00
>3e02d2		08 0c 10 14 18 1c 00 04		                .text 8,12,16,20,24,28,0,4,0
>3e02da		00
>3e02db		0c 10 14 18 1c 00 04 08		                .text 12,16,20,24,28,0,4,8,0
>3e02e3		00
>3e02e4		10 14 18 1c 00 04 08 0c		                .text 16,20,24,28,0,4,8,12,0
>3e02ec		00
>3e02ed		14 18 1c 00 04 08 0c 10		                .text 20,24,28,0,4,8,12,16,0
>3e02f5		00
>3e02f6		18 1c 00 04 08 0c 10 14		                .text 24,28,0,4,8,12,16,20,0
>3e02fe		00
>3e02ff		1c 00 04 08 0c 10 14 18		                .text 28,0,4,8,12,16,20,24,0
>3e0307		00

;******  Processing file: src\SplashScreenCode/Splashscreen_Bitmap_Setup.asm

=320						C256Moniker_SizeX = 320
=64						C256Moniker_SizeY = 64
=160						C256Moniker_PosX = 160
=48						C256Moniker_PosY = 48
=160						FMXMoniker_SizeX = 160
=80						FMXMoniker_SizeY = 80
=240						FMXMoniker_PosX = 240
=110						FMXMoniker_PosY = 110
=96						UPlusMoniker_SizeX = 96
=64						UPlusMoniker_SizeY = 64
=272						UPlusMoniker_PosX = 272
=110						UPlusMoniker_PosY = 110
=64						UMoniker_SizeX = 64
=64						UMoniker_SizeY = 64
=288						UMoniker_PosX = 288
=110						UMoniker_PosY = 110
=640						Bitmap_X_Size  = 640
=480						Bitmap_Y_Size  = 480
.3e0308						Splashscreen_BitMapSetup
.3e0308		e2 20		sep #$20	                SEP #$20        ; set A short
.3e030a		c2 10		rep #$10	                REP #$10        ; set X long
.3e030c		a9 0f		lda #$0f	        LDA #( Mstr_Ctrl_Graph_Mode_En | Mstr_Ctrl_Bitmap_En | Mstr_Ctrl_Text_Mode_En | Mstr_Ctrl_Text_Overlay );
.3e030e		8f 00 00 af	sta $af0000	        STA @l MASTER_CTRL_REG_L
.3e0312		a9 00		lda #$00	        LDA #$00
.3e0314		8f 01 00 af	sta $af0001	        STA @l MASTER_CTRL_REG_H
.3e0318		a9 00		lda #$00	        LDA #$00
.3e031a		8f 00 01 af	sta $af0100	        STA @l BM0_CONTROL_REG
.3e031e		a9 0f		lda #$0f	        LDA #( BM_Enable | BM_LUT7)
.3e0320		8f 08 01 af	sta $af0108	        STA @l BM1_CONTROL_REG
.3e0324		a9 00		lda #$00	        LDA #$00
.3e0326		8f 09 01 af	sta $af0109	        STA @l BM1_START_ADDY_L
.3e032a		a9 00		lda #$00	        LDA #$00
.3e032c		8f 0a 01 af	sta $af010a	        STA @l BM1_START_ADDY_M
.3e0330		8f 0b 01 af	sta $af010b	        STA @l BM1_START_ADDY_H
.3e0334		a9 01		lda #$01	        LDA #$01
.3e0336		8f 04 00 af	sta $af0004	        STA BORDER_CTRL_REG
.3e033a		a9 08		lda #$08	        LDA #$08
.3e033c		8f 08 00 af	sta $af0008	        STA BORDER_X_SIZE
.3e0340		8f 09 00 af	sta $af0009	        STA BORDER_Y_SIZE
.3e0344		a9 80		lda #$80	        LDA #$80
.3e0346		8f 06 00 af	sta $af0006	        STA BORDER_COLOR_G
.3e034a		a9 00		lda #$00	        LDA #$00
.3e034c		8f 05 00 af	sta $af0005	        STA BORDER_COLOR_B
.3e0350		8f 07 00 af	sta $af0007	        STA BORDER_COLOR_R
.3e0354		a9 a0		lda #$a0	        LDA #$A0
.3e0356		8f 12 00 af	sta $af0012	        STA @l VKY_TXT_CURSOR_CHAR_REG
.3e035a		a9 10		lda #$10	        LDA #$10
.3e035c		8f 0e 00 af	sta $af000e	        STA @l BACKGROUND_COLOR_G
.3e0360		a9 10		lda #$10	        LDA #$10
.3e0362		8f 0f 00 af	sta $af000f	        STA @l BACKGROUND_COLOR_R
.3e0366		8f 0d 00 af	sta $af000d	        STA @l BACKGROUND_COLOR_B
.3e036a		e2 20		sep #$20	                SEP #$20        ; set A short
.3e036c		c2 10		rep #$10	                REP #$10        ; set X long
.3e036e		a2 00 00	ldx #$0000	        LDX #$0000
.3e0371						SS_LUT_BRANCH:
.3e0371		bf 00 0e 3e	lda $3e0e00,x	        LDA @l SS_MONIKER_LUT, X
.3e0375		ea		nop		        NOP
.3e0376		9f 00 3c af	sta $af3c00,x	        STA @l GRPH_LUT7_PTR, X
.3e037a		e8		inx		        INX
.3e037b		e0 00 04	cpx #$0400	        CPX #1024
.3e037e		d0 f1		bne $3e0371	        BNE SS_LUT_BRANCH
.3e0380		a9 00		lda #$00	        LDA #$00
.3e0382		8f 04 3c af	sta $af3c04	        STA @l GRPH_LUT7_PTR + 4
.3e0386		8f 05 3c af	sta $af3c05	        STA @l GRPH_LUT7_PTR + 5
.3e038a		8f 06 3c af	sta $af3c06	        STA @l GRPH_LUT7_PTR + 6
.3e038e		22 3c 05 3e	jsl $3e053c	        JSL SS_VDMA_CLEAR_MEMORY_640_480;
.3e0392		c2 20		rep #$20	                REP #$20        ; set A long
.3e0394		a9 00 12	lda #$1200	        LDA #<>SS_MONIKER      ; Set up the Source
.3e0397		8f 22 04 af	sta $af0422	        STA @l SDMA_SRC_ADDY_L
.3e039b		a9 00 50	lda #$5000	        LDA #<>( C256Moniker_SizeX * C256Moniker_SizeY )
.3e039e		8f 28 04 af	sta $af0428	        STA @l SDMA_SIZE_L
.3e03a2		a9 00 00	lda #$0000	        LDA #$0000
.3e03a5		8f 2c 04 af	sta $af042c	        STA @l SDMA_SRC_STRIDE_L  ; Set the Source Stride in SDMA
.3e03a9		a9 a0 78	lda #$78a0	        LDA #<>( C256Moniker_PosY * Bitmap_X_Size + C256Moniker_PosX)    ; Set up the Source
.3e03ac		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e03b0		a9 40 01	lda #$0140	        LDA #C256Moniker_SizeX
.3e03b3		8f 08 04 af	sta $af0408	        STA @l VDMA_X_SIZE_L
.3e03b7		a9 40 00	lda #$0040	        LDA #C256Moniker_SizeY
.3e03ba		8f 0a 04 af	sta $af040a	        STA @l VDMA_Y_SIZE_L
.3e03be		a9 80 02	lda #$0280	        LDA #Bitmap_X_Size
.3e03c1		8f 0e 04 af	sta $af040e	        STA @l VDMA_DST_STRIDE_L  ; Set the Destination Stride in the VDMA
.3e03c5		e2 20		sep #$20	                SEP #$20        ; set A short
.3e03c7		a9 3e		lda #$3e	        LDA #`SS_MONIKER
.3e03c9		8f 24 04 af	sta $af0424	        STA @l SDMA_SRC_ADDY_H
.3e03cd		a9 00		lda #$00	        LDA #`( C256Moniker_SizeX * C256Moniker_SizeY )
.3e03cf		8f 2a 04 af	sta $af042a	        STA @l SDMA_SIZE_H
.3e03d3		a9 00		lda #$00	        LDA #$00
.3e03d5		8f 2b 04 af	sta $af042b	        STA @l SDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e03d9		a9 00		lda #$00	        LDA #`( C256Moniker_PosY * Bitmap_X_Size + C256Moniker_PosX)
.3e03db		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e03df		22 f7 04 3e	jsl $3e04f7	        JSL SS_VDMA_SETUP_2_TRANSFER_IMAGE  ;VDMA Transfer from SRAM To VRAM to Transfer the Moniker 320x64
.3e03e3		e2 20		sep #$20	                SEP #$20        ; set A short
.3e03e5		af b0 00 00	lda $0000b0	        LDA @lMODEL
.3e03e9		29 03		and #$03	        AND #$03
.3e03eb		c9 00		cmp #$00	        CMP #$00
.3e03ed		f0 0b		beq $3e03fa	        BEQ DMA_FMX_Moniker
.3e03ef		c9 01		cmp #$01	        CMP #$01
.3e03f1		f0 5b		beq $3e044e	        BEQ DMA_UPlus_Moniker
.3e03f3		c9 02		cmp #$02	        CMP #$02
.3e03f5		d0 03		bne $3e03fa	        BNE BAD_MODEL_NUMBER
.3e03f7		82 a8 00	brl $3e04a2	        BRL DMA_U_Moniker
.3e03fa						 BAD_MODEL_NUMBER:
.3e03fa						DMA_FMX_Moniker:
.3e03fa		c2 20		rep #$20	                REP #$20        ; set A long
.3e03fc		a9 00 62	lda #$6200	        LDA #<>SS_FMX_TXT      ; Set up the Source
.3e03ff		8f 22 04 af	sta $af0422	        STA @l SDMA_SRC_ADDY_L
.3e0403		a9 00 32	lda #$3200	        LDA #<>( FMXMoniker_SizeX * FMXMoniker_SizeY )
.3e0406		8f 28 04 af	sta $af0428	        STA @l SDMA_SIZE_L
.3e040a		a9 00 00	lda #$0000	        LDA #$0000
.3e040d		8f 2c 04 af	sta $af042c	        STA @l SDMA_SRC_STRIDE_L  ; Set the Source Stride in SDMA
.3e0411		a9 f0 13	lda #$13f0	        LDA #<>( FMXMoniker_PosY * Bitmap_X_Size + FMXMoniker_PosX)    ; Set up the Source
.3e0414		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e0418		a9 a0 00	lda #$00a0	        LDA #FMXMoniker_SizeX
.3e041b		8f 08 04 af	sta $af0408	        STA @l VDMA_X_SIZE_L
.3e041f		a9 50 00	lda #$0050	        LDA #FMXMoniker_SizeY
.3e0422		8f 0a 04 af	sta $af040a	        STA @l VDMA_Y_SIZE_L
.3e0426		a9 80 02	lda #$0280	        LDA #Bitmap_X_Size
.3e0429		8f 0e 04 af	sta $af040e	        STA @l VDMA_DST_STRIDE_L  ; Set the Destination Stride in the VDMA
.3e042d		e2 20		sep #$20	                SEP #$20        ; set A short
.3e042f		a9 3e		lda #$3e	        LDA #`SS_FMX_TXT
.3e0431		8f 24 04 af	sta $af0424	        STA @l SDMA_SRC_ADDY_H
.3e0435		a9 00		lda #$00	        LDA #`( FMXMoniker_SizeX * FMXMoniker_SizeY )
.3e0437		8f 2a 04 af	sta $af042a	        STA @l SDMA_SIZE_H
.3e043b		a9 00		lda #$00	        LDA #$00
.3e043d		8f 2b 04 af	sta $af042b	        STA @l SDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e0441		a9 01		lda #$01	        LDA #`( FMXMoniker_PosY * Bitmap_X_Size + FMXMoniker_PosX)
.3e0443		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e0447		22 f7 04 3e	jsl $3e04f7	        JSL SS_VDMA_SETUP_2_TRANSFER_IMAGE  ;VDMA Transfer from SRAM To VRAM to Transfer the Moniker 320x64
.3e044b		4c f6 04	jmp $3e04f6	        JMP Done_DMA_Model_Moniker
.3e044e						DMA_UPlus_Moniker:
.3e044e		c2 20		rep #$20	                REP #$20        ; set A long
.3e0450		a9 00 94	lda #$9400	        LDA #<>SS_UPlus_TXT      ; Set up the Source
.3e0453		8f 22 04 af	sta $af0422	        STA @l SDMA_SRC_ADDY_L
.3e0457		a9 00 18	lda #$1800	        LDA #<>( UPlusMoniker_SizeX * UPlusMoniker_SizeY )
.3e045a		8f 28 04 af	sta $af0428	        STA @l SDMA_SIZE_L
.3e045e		a9 00 00	lda #$0000	        LDA #$0000
.3e0461		8f 2c 04 af	sta $af042c	        STA @l SDMA_SRC_STRIDE_L  ; Set the Source Stride in SDMA
.3e0465		a9 10 14	lda #$1410	        LDA #<>( UPlusMoniker_PosY * Bitmap_X_Size + UPlusMoniker_PosX)    ; Set up the Source
.3e0468		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e046c		a9 60 00	lda #$0060	        LDA #UPlusMoniker_SizeX
.3e046f		8f 08 04 af	sta $af0408	        STA @l VDMA_X_SIZE_L
.3e0473		a9 40 00	lda #$0040	        LDA #UPlusMoniker_SizeY
.3e0476		8f 0a 04 af	sta $af040a	        STA @l VDMA_Y_SIZE_L
.3e047a		a9 80 02	lda #$0280	        LDA #Bitmap_X_Size
.3e047d		8f 0e 04 af	sta $af040e	        STA @l VDMA_DST_STRIDE_L  ; Set the Destination Stride in the VDMA
.3e0481		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0483		a9 3e		lda #$3e	        LDA #`SS_UPlus_TXT
.3e0485		8f 24 04 af	sta $af0424	        STA @l SDMA_SRC_ADDY_H
.3e0489		a9 00		lda #$00	        LDA #`( UPlusMoniker_SizeX * UPlusMoniker_SizeY )
.3e048b		8f 2a 04 af	sta $af042a	        STA @l SDMA_SIZE_H
.3e048f		a9 00		lda #$00	        LDA #$00
.3e0491		8f 2b 04 af	sta $af042b	        STA @l SDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e0495		a9 01		lda #$01	        LDA #`( UPlusMoniker_PosY * Bitmap_X_Size + UPlusMoniker_PosX)
.3e0497		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e049b		22 f7 04 3e	jsl $3e04f7	        JSL SS_VDMA_SETUP_2_TRANSFER_IMAGE  ;VDMA Transfer from SRAM To VRAM to Transfer the Moniker 320x64
.3e049f		4c f6 04	jmp $3e04f6	        JMP Done_DMA_Model_Moniker
.3e04a2						DMA_U_Moniker:
.3e04a2		c2 20		rep #$20	                REP #$20        ; set A long
.3e04a4		a9 00 ac	lda #$ac00	        LDA #<>SS_U_TXT      ; Set up the Source
.3e04a7		8f 22 04 af	sta $af0422	        STA @l SDMA_SRC_ADDY_L
.3e04ab		a9 00 10	lda #$1000	        LDA #<>( UMoniker_SizeX *UMoniker_SizeY )
.3e04ae		8f 28 04 af	sta $af0428	        STA @l SDMA_SIZE_L
.3e04b2		a9 00 00	lda #$0000	        LDA #$0000
.3e04b5		8f 2c 04 af	sta $af042c	        STA @l SDMA_SRC_STRIDE_L  ; Set the Source Stride in SDMA
.3e04b9		a9 20 14	lda #$1420	        LDA #<>( UMoniker_PosY * Bitmap_X_Size + UMoniker_PosX)    ; Set up the Source
.3e04bc		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e04c0		a9 40 00	lda #$0040	        LDA #UMoniker_SizeX
.3e04c3		8f 08 04 af	sta $af0408	        STA @l VDMA_X_SIZE_L
.3e04c7		a9 40 00	lda #$0040	        LDA #UMoniker_SizeY
.3e04ca		8f 0a 04 af	sta $af040a	        STA @l VDMA_Y_SIZE_L
.3e04ce		a9 80 02	lda #$0280	        LDA #Bitmap_X_Size
.3e04d1		8f 0e 04 af	sta $af040e	        STA @l VDMA_DST_STRIDE_L  ; Set the Destination Stride in the VDMA
.3e04d5		e2 20		sep #$20	                SEP #$20        ; set A short
.3e04d7		a9 3e		lda #$3e	        LDA #`SS_U_TXT
.3e04d9		8f 24 04 af	sta $af0424	        STA @l SDMA_SRC_ADDY_H
.3e04dd		a9 00		lda #$00	        LDA #`( UMoniker_SizeX * UMoniker_SizeY )
.3e04df		8f 2a 04 af	sta $af042a	        STA @l SDMA_SIZE_H
.3e04e3		a9 00		lda #$00	        LDA #$00
.3e04e5		8f 2b 04 af	sta $af042b	        STA @l SDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e04e9		a9 01		lda #$01	        LDA #`( UMoniker_PosY * Bitmap_X_Size + UMoniker_PosX)
.3e04eb		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e04ef		22 f7 04 3e	jsl $3e04f7	        JSL SS_VDMA_SETUP_2_TRANSFER_IMAGE  ;VDMA Transfer from SRAM To VRAM to Transfer the Moniker 320x64
.3e04f3		4c f6 04	jmp $3e04f6	        JMP Done_DMA_Model_Moniker
.3e04f6						Done_DMA_Model_Moniker
.3e04f6		6b		rtl		        RTL
.3e04f7						SS_VDMA_SETUP_2_TRANSFER_IMAGE
.3e04f7		e2 20		sep #$20	                SEP #$20        ; set A short
.3e04f9		a9 11		lda #$11	        LDA #( SDMA_CTRL0_Enable | SDMA_CTRL0_SysRAM_Src )
.3e04fb		8f 20 04 af	sta $af0420	        STA @l SDMA_CTRL_REG0
.3e04ff		a9 13		lda #$13	        LDA #( VDMA_CTRL_Enable |  VDMA_CTRL_SysRAM_Src | VDMA_CTRL_1D_2D )
.3e0501		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e0505		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0507		af 00 04 af	lda $af0400	        LDA @l VDMA_CONTROL_REG
.3e050b		09 80		ora #$80	        ORA #VDMA_CTRL_Start_TRF
.3e050d		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e0511		af 20 04 af	lda $af0420	        LDA @l SDMA_CTRL_REG0
.3e0515		09 80		ora #$80	        ORA #SDMA_CTRL0_Start_TRF
.3e0517		8f 20 04 af	sta $af0420	        STA @l SDMA_CTRL_REG0
.3e051b		ea		nop		        NOP ; When the transfer is started the CPU will be put on Hold (RDYn)...
.3e051c		ea		nop		        NOP ; Before it actually gets to stop it will execute a couple more instructions
.3e051d		ea		nop		        NOP ; From that point on, the CPU is halted (keep that in mind) No IRQ will be processed either during that time
.3e051e		ea		nop		        NOP
.3e051f		ea		nop		        NOP
.3e0520		ea		nop		        NOP
.3e0521		ea		nop		        NOP
.3e0522		ea		nop		        NOP
.3e0523		ea		nop		        NOP
.3e0524		ea		nop		        NOP
.3e0525		a9 00		lda #$00	        LDA #$00
.3e0527		8f 20 04 af	sta $af0420	        STA @l SDMA_CTRL_REG0
.3e052b						NOTFINISHED:
.3e052b		af 01 04 af	lda $af0401	        LDA @l VDMA_STATUS_REG
.3e052f		29 80		and #$80	        AND #$80
.3e0531		c9 80		cmp #$80	        CMP #$80
.3e0533		f0 f6		beq $3e052b	        BEQ NOTFINISHED
.3e0535		a9 00		lda #$00	        LDA #$00
.3e0537		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e053b		6b		rtl		        RTL
.3e053c						SS_VDMA_CLEAR_MEMORY_640_480
.3e053c		e2 20		sep #$20	                SEP #$20        ; set A short
.3e053e		a9 05		lda #$05	        LDA #( VDMA_CTRL_Enable | VDMA_CTRL_TRF_Fill )
.3e0540		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e0544		a9 00		lda #$00	        LDA #$00
.3e0546		8f 01 04 af	sta $af0401	        STA @l VDMA_BYTE_2_WRITE
.3e054a		c2 20		rep #$20	                REP #$20        ; set A long
.3e054c		a9 00 00	lda #$0000	        LDA #$0000      ; Set up the Source
.3e054f		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e0553		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0555		a9 00		lda #$00	        LDA #$00
.3e0557		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e055b		c2 20		rep #$20	                REP #$20        ; set A long
.3e055d		a9 00 b0	lda #$b000	        LDA #<>(640*480)
.3e0560		8f 08 04 af	sta $af0408	        STA @l VDMA_SIZE_L
.3e0564		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0566		a9 04		lda #$04	        LDA #`(640*480)
.3e0568		8f 0a 04 af	sta $af040a	        STA @l VDMA_SIZE_H
.3e056c		a9 00		lda #$00	        LDA #$00
.3e056e		8f 0b 04 af	sta $af040b	        STA @l VDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e0572		af 00 04 af	lda $af0400	        LDA VDMA_CONTROL_REG
.3e0576		09 80		ora #$80	        ORA #VDMA_CTRL_Start_TRF
.3e0578		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e057c		ea		nop		         NOP ; When the transfer is started the CPU will be put on Hold (RDYn)...
.3e057d		ea		nop		        NOP ; Before it actually gets to stop it will execute a couple more instructions
.3e057e		ea		nop		        NOP ; From that point on, the CPU is halted (keep that in mind) No IRQ will be processed either during that time
.3e057f		ea		nop		        NOP
.3e0580		ea		nop		        NOP
.3e0581		ea		nop		        NOP
.3e0582		ea		nop		        NOP
.3e0583		ea		nop		        NOP
.3e0584						SS_VDMA_CLR_LOOPA:
.3e0584		af 01 04 af	lda $af0401	        LDA @l VDMA_STATUS_REG
.3e0588		29 80		and #$80	        AND #$80
.3e058a		c9 80		cmp #$80	        CMP #$80  ; Check if bit $80 is cleared to indicate that the VDMA is done.
.3e058c		f0 f6		beq $3e0584	        BEQ SS_VDMA_CLR_LOOPA
.3e058e		ea		nop		        NOP
.3e058f		a9 00		lda #$00	        LDA #$00
.3e0591		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e0595		6b		rtl		        RTL
.3e0596						SS_VDMA_TRANSFER_VRAM_2_VRAM
.3e0596		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0598		a9 01		lda #$01	        LDA #( VDMA_CTRL_Enable )
.3e059a		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e059e		a9 00		lda #$00	        LDA #$00
.3e05a0		8f 01 04 af	sta $af0401	        STA @l VDMA_BYTE_2_WRITE
.3e05a4		c2 20		rep #$20	                REP #$20        ; set A long
.3e05a6		a9 00 96	lda #$9600	        LDA #$9600      ; Set up the Source
.3e05a9		8f 02 04 af	sta $af0402	        STA @l VDMA_SRC_ADDY_L
.3e05ad		e2 20		sep #$20	                SEP #$20        ; set A short
.3e05af		a9 00		lda #$00	        LDA #$00
.3e05b1		8f 04 04 af	sta $af0404	        STA @l VDMA_SRC_ADDY_H
.3e05b5		c2 20		rep #$20	                REP #$20        ; set A long
.3e05b7		a9 00 00	lda #$0000	        LDA #$0000      ; Set up the Source
.3e05ba		8f 05 04 af	sta $af0405	        STA @l VDMA_DST_ADDY_L
.3e05be		e2 20		sep #$20	                SEP #$20        ; set A short
.3e05c0		a9 00		lda #$00	        LDA #$00
.3e05c2		8f 07 04 af	sta $af0407	        STA @l VDMA_DST_ADDY_H
.3e05c6		c2 20		rep #$20	                REP #$20        ; set A long
.3e05c8		a9 00 14	lda #$1400	        LDA #<>(320*16)
.3e05cb		8f 08 04 af	sta $af0408	        STA @l VDMA_SIZE_L
.3e05cf		e2 20		sep #$20	                SEP #$20        ; set A short
.3e05d1		a9 00		lda #$00	        LDA #`(320*16)
.3e05d3		8f 0a 04 af	sta $af040a	        STA @l VDMA_SIZE_H
.3e05d7		a9 00		lda #$00	        LDA #$00
.3e05d9		8f 0b 04 af	sta $af040b	        STA @l VDMA_SIZE_H+1 ; Just making sure there is no spurious data in the next register
.3e05dd		af 00 04 af	lda $af0400	        LDA VDMA_CONTROL_REG
.3e05e1		09 80		ora #$80	        ORA #VDMA_CTRL_Start_TRF
.3e05e3		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e05e7		ea		nop		        NOP
.3e05e8		ea		nop		        NOP
.3e05e9		ea		nop		        NOP
.3e05ea						SS_VDMA_CLR_LOOPB:
.3e05ea		af 01 04 af	lda $af0401	        LDA @l VDMA_STATUS_REG
.3e05ee		29 80		and #$80	        AND #$80
.3e05f0		c9 80		cmp #$80	        CMP #$80  ; Check if bit $80 is cleared to indicate that the VDMA is done.
.3e05f2		f0 f6		beq $3e05ea	        BEQ SS_VDMA_CLR_LOOPB
.3e05f4		ea		nop		        NOP
.3e05f5		a9 00		lda #$00	        LDA #$00
.3e05f7		8f 00 04 af	sta $af0400	        STA @l VDMA_CONTROL_REG
.3e05fb		6b		rtl		        RTL

;******  Return to file: src\kernel.asm


;******  Processing file: src\SplashScreenCode/Splashscreen_Text_Display.asm

=23						NumberOfEntry = size( TEXT_POSX ) / 2; (1 more then the actual number)
.3e05fc						Set_Text_Color:
.3e05fc		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e05fe		a9 00 00	lda #$0000	            LDA #00
.3e0601		85 a2		sta $a2		            STA TEXT_CURSOR_X
.3e0603		a9 30 00	lda #$0030	            LDA #48
.3e0606		85 a4		sta $a4		            STA TEXT_CURSOR_Y
.3e0608		20 fc 08	jsr $3e08fc	            JSR Line_Display_Compute_Pointer
.3e060b		a0 00 00	ldy #$0000	            LDY #$0000
.3e060e		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0610		a9 40		lda #$40	            LDA #$40
.3e0612						SetColorBranch:
.3e0612		97 a8		sta [$a8],y	            STA [COLOR_DST_PTR_L],Y
.3e0614		c8		iny		            INY
.3e0615		c0 50 00	cpy #$0050	            CPY #80
.3e0618		d0 f8		bne $3e0612	            BNE SetColorBranch
.3e061a		60		rts		            RTS
.3e061b						Model_Update_Info_Field:
.3e061b		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e061d		a9 00 00	lda #$0000	            LDA #$0000
.3e0620		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0622		a5 b0		lda $b0		            LDA MODEL
.3e0624		0a		asl a		            ASL
.3e0625		0a		asl a		            ASL
.3e0626		aa		tax		            TAX
.3e0627		c2 20		rep #$20	                REP #$20        ; set A long
.3e0629		bf af 0c 3e	lda $3e0caf,x	            LDA MODEL_TABLE, X
.3e062d		85 a0		sta $a0		            STA MOD_SELECT_L
.3e062f		bf b1 0c 3e	lda $3e0cb1,x	            LDA MODEL_TABLE + 2, X
.3e0633		85 a2		sta $a2		            STA MOD_SELECT_H
.3e0635		a0 00 00	ldy #$0000	            LDY #$0000
.3e0638		84 a6		sty $a6		            STY LINE_INDEX
.3e063a						Next_Change_Here:
.3e063a		c2 20		rep #$20	                REP #$20        ; set A long
.3e063c		a4 a6		ldy $a6		            LDY LINE_INDEX
.3e063e		bb		tyx		            TYX
.3e063f		b7 a0		lda [$a0],y	            LDA [MOD_SELECT_L], Y
.3e0641		85 98		sta $98		            STA TEXT_SRC_PTR_L
.3e0643		bf ff 0c 3e	lda $3e0cff,x	            LDA LINE_MOD, X
.3e0647		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e0649		c8		iny		            INY
.3e064a		c8		iny		            INY
.3e064b		bb		tyx		            TYX
.3e064c		b7 a0		lda [$a0],y	            LDA [MOD_SELECT_L], Y
.3e064e		85 9a		sta $9a		            STA TEXT_SRC_PTR_H
.3e0650		bf ff 0c 3e	lda $3e0cff,x	            LDA LINE_MOD, X
.3e0654		85 9e		sta $9e		            STA TEXT_DST_PTR_H
.3e0656		c8		iny		            INY
.3e0657		c8		iny		            INY
.3e0658		84 a6		sty $a6		            STY LINE_INDEX
.3e065a		c0 10 00	cpy #$0010	            CPY #16
.3e065d		f0 10		beq $3e066f	            BEQ LetsMoveOn
.3e065f		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0661		a0 00 00	ldy #$0000	            LDY #$0000
.3e0664						nextchar:
.3e0664		b7 98		lda [$98],y	            LDA [TEXT_SRC_PTR_L], Y
.3e0666		c9 00		cmp #$00	            CMP #$00
.3e0668		f0 d0		beq $3e063a	            BEQ Next_Change_Here
.3e066a		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e066c		c8		iny		            INY
.3e066d		80 f5		bra $3e0664	            BRA nextchar
.3e066f						LetsMoveOn:
.3e066f		af 0b 0d 3e	lda $3e0d0b	            LDA LINE_MOD + 12
.3e0673		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e0675		a0 00 00	ldy #$0000	            LDY #$0000
.3e0678		e2 20		sep #$20	                SEP #$20        ; set A short
.3e067a		af 05 e8 af	lda $afe805	            LDA @lREVOFPCB_C
.3e067e		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0680		c8		iny		            INY
.3e0681		af 06 e8 af	lda $afe806	            LDA @lREVOFPCB_4
.3e0685		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0687		c8		iny		            INY
.3e0688		af 07 e8 af	lda $afe807	            LDA @lREVOFPCB_A
.3e068c		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e068e		18		clc		            CLC
.3e068f		af 0d 07 af	lda $af070d	            LDA @lFPGA_DOR   ; it is in BCD
.3e0693		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e0696		8f da 0a 3e	sta $3e0ada	            STA @lLINE8 + 56    ; FAT VICKY in U/U+ Model
.3e069a		8f 13 0b 3e	sta $3e0b13	            STA @lLINE9 + 47    ; GABE in FMX
.3e069e		8f 59 0b 3e	sta $3e0b59	            STA @lLINE10 + 51   ; VICKY II in FMX
.3e06a2		af 0d 07 af	lda $af070d	            LDA @lFPGA_DOR
.3e06a6		29 0f		and #$0f	            AND #$0F
.3e06a8		69 30		adc #$30	            ADC #$30
.3e06aa		8f db 0a 3e	sta $3e0adb	            STA @lLINE8 + 57    ; FAT VICKY in U/U+ Model
.3e06ae		8f 14 0b 3e	sta $3e0b14	            STA @lLINE9 + 48    ; GABE in FMX
.3e06b2		8f 5a 0b 3e	sta $3e0b5a	            STA @lLINE10 + 52   ; VICKY II in FMX
.3e06b6		af 0e 07 af	lda $af070e	            LDA @lFPGA_MOR   ; it is in BCD
.3e06ba		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e06bd		8f dd 0a 3e	sta $3e0add	            STA @lLINE8 + 59    ; FAT VICKY in U/U+ Model
.3e06c1		8f 16 0b 3e	sta $3e0b16	            STA @lLINE9 + 50    ; GABE in FMX
.3e06c5		8f 5c 0b 3e	sta $3e0b5c	            STA @lLINE10 + 54   ; VICKY II in FMX
.3e06c9		af 0e 07 af	lda $af070e	            LDA @lFPGA_MOR
.3e06cd		29 0f		and #$0f	            AND #$0F
.3e06cf		69 30		adc #$30	            ADC #$30
.3e06d1		8f de 0a 3e	sta $3e0ade	            STA @lLINE8 + 60    ; FAT VICKY in U/U+ Model
.3e06d5		8f 17 0b 3e	sta $3e0b17	            STA @lLINE9 + 51    ; GABE in FMX
.3e06d9		8f 5d 0b 3e	sta $3e0b5d	            STA @lLINE10 + 55   ; VICKY II in FMX
.3e06dd		af 0f 07 af	lda $af070f	            LDA @lFPGA_YOR   ; it is in BCD
.3e06e1		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e06e4		8f e0 0a 3e	sta $3e0ae0	            STA @lLINE8 + 62    ; FAT VICKY in U/U+ Model
.3e06e8		8f 19 0b 3e	sta $3e0b19	            STA @lLINE9 + 53    ; GABE in FMX
.3e06ec		8f 5f 0b 3e	sta $3e0b5f	            STA @lLINE10 + 57   ; VICKY II in FMX
.3e06f0		af 0f 07 af	lda $af070f	            LDA @lFPGA_YOR
.3e06f4		29 0f		and #$0f	            AND #$0F
.3e06f6		69 30		adc #$30	            ADC #$30
.3e06f8		8f e1 0a 3e	sta $3e0ae1	            STA @lLINE8 + 63    ; FAT VICKY in U/U+ Model
.3e06fc		8f 1a 0b 3e	sta $3e0b1a	            STA @lLINE9 + 54    ; GABE in FMX
.3e0700		8f 60 0b 3e	sta $3e0b60	            STA @lLINE10 + 58   ; VICKY II in FMX
.3e0704		af 8b e8 af	lda $afe88b	            LDA @l GABE_SUBVERSION_HI
.3e0708		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e070b		8f d0 0a 3e	sta $3e0ad0	            STA @lLINE8 + 46    ; U/U+
.3e070f		8f 09 0b 3e	sta $3e0b09	            STA @lLINE9 + 37    ; When FMX, this is the Info for GABE
.3e0713		af 8b e8 af	lda $afe88b	            LDA @l GABE_SUBVERSION_HI
.3e0717		29 0f		and #$0f	            AND #$0F
.3e0719		69 30		adc #$30	            ADC #$30
.3e071b		8f d1 0a 3e	sta $3e0ad1	            STA @lLINE8 + 47
.3e071f		8f 0a 0b 3e	sta $3e0b0a	            STA @lLINE9 + 38    ; When FMX, this is the Info for GABE
.3e0723		af 1f 00 af	lda $af001f	            LDA @l VKY_INFO_CHIP_VER_H
.3e0727		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e072a		8f 4f 0b 3e	sta $3e0b4f	            STA @lLINE10 + 41    ; When FMX, this is the Info for GABE
.3e072e		af 1f 00 af	lda $af001f	            LDA @l VKY_INFO_CHIP_VER_H
.3e0732		29 0f		and #$0f	            AND #$0F
.3e0734		69 30		adc #$30	            ADC #$30
.3e0736		8f 50 0b 3e	sta $3e0b50	            STA @lLINE10 + 42    ; When FMX, this is the Info for GABE
.3e073a		af 8a e8 af	lda $afe88a	            LDA @l GABE_SUBVERSION_LO
.3e073e		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e0741		8f d2 0a 3e	sta $3e0ad2	            STA @lLINE8 + 48
.3e0745		8f 0b 0b 3e	sta $3e0b0b	            STA @lLINE9 + 39    ; When FMX, this is the Info for GABE
.3e0749		af 8a e8 af	lda $afe88a	            LDA @l GABE_SUBVERSION_LO
.3e074d		29 0f		and #$0f	            AND #$0F
.3e074f		69 30		adc #$30	            ADC #$30
.3e0751		8f d3 0a 3e	sta $3e0ad3	            STA @lLINE8 + 49
.3e0755		8f 0c 0b 3e	sta $3e0b0c	            STA @lLINE9 + 40    ; When FMX, this is the Info for GABE
.3e0759		af 1e 00 af	lda $af001e	            LDA @l VKY_INFO_CHIP_VER_L
.3e075d		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e0760		8f 51 0b 3e	sta $3e0b51	            STA @lLINE10 + 43    ; When FMX, this is the Info for GABE
.3e0764		af 1e 00 af	lda $af001e	            LDA @l VKY_INFO_CHIP_VER_L
.3e0768		29 0f		and #$0f	            AND #$0F
.3e076a		69 30		adc #$30	            ADC #$30
.3e076c		8f 52 0b 3e	sta $3e0b52	            STA @lLINE10 + 44    ; When FMX, this is the Info for GABE
.3e0770		af 8d e8 af	lda $afe88d	            LDA @l GABE_VERSION_HI
.3e0774		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e0777		8f c4 0a 3e	sta $3e0ac4	            STA @lLINE8 + 34
.3e077b		8f fd 0a 3e	sta $3e0afd	            STA @lLINE9 + 25    ; When FMX, this is the Info for GABE
.3e077f		af 8d e8 af	lda $afe88d	            LDA @l GABE_VERSION_HI
.3e0783		29 0f		and #$0f	            AND #$0F
.3e0785		69 30		adc #$30	            ADC #$30
.3e0787		8f c5 0a 3e	sta $3e0ac5	            STA @lLINE8 + 35
.3e078b		8f fe 0a 3e	sta $3e0afe	            STA @lLINE9 + 26    ; When FMX, this is the Info for GABE
.3e078f		af 1d 00 af	lda $af001d	            LDA @l VKY_INFO_CHIP_NUM_H
.3e0793		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e0796		8f 44 0b 3e	sta $3e0b44	            STA @lLINE10 + 30    ; When FMX, this is the Info for GABE
.3e079a		af 1d 00 af	lda $af001d	            LDA @l VKY_INFO_CHIP_NUM_H
.3e079e		29 0f		and #$0f	            AND #$0F
.3e07a0		69 30		adc #$30	            ADC #$30
.3e07a2		8f 45 0b 3e	sta $3e0b45	            STA @lLINE10 + 31    ; When FMX, this is the Info for GABE
.3e07a6		af 8c e8 af	lda $afe88c	            LDA @l GABE_VERSION_LO
.3e07aa		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e07ad		8f c6 0a 3e	sta $3e0ac6	            STA @lLINE8 + 36
.3e07b1		8f ff 0a 3e	sta $3e0aff	            STA @lLINE9 + 27    ; When FMX, this is the Info for GABE
.3e07b5		af 8c e8 af	lda $afe88c	            LDA @l GABE_VERSION_LO
.3e07b9		29 0f		and #$0f	            AND #$0F
.3e07bb		69 30		adc #$30	            ADC #$30
.3e07bd		8f c7 0a 3e	sta $3e0ac7	            STA @lLINE8 + 37
.3e07c1		8f 00 0b 3e	sta $3e0b00	            STA @lLINE9 + 28    ; When FMX, this is the Info for GABE
.3e07c5		af 1c 00 af	lda $af001c	            LDA @l VKY_INFO_CHIP_NUM_L
.3e07c9		20 f6 07	jsr $3e07f6	            JSR HighNibblerBCD
.3e07cc		8f 46 0b 3e	sta $3e0b46	            STA @lLINE10 + 32    ; When FMX, this is the Info for GABE
.3e07d0		af 1c 00 af	lda $af001c	            LDA @l VKY_INFO_CHIP_NUM_L
.3e07d4		29 0f		and #$0f	            AND #$0F
.3e07d6		69 30		adc #$30	            ADC #$30
.3e07d8		8f 46 0b 3e	sta $3e0b46	            STA @lLINE10 + 32    ; When FMX, this is the Info for GABE
.3e07dc		20 4f 08	jsr $3e084f	            JSR GODETECTHIRES ; Dip-Switch and Change Text
.3e07df		20 70 08	jsr $3e0870	            JSR GODETECTHDD   ; Dip-Switch and Change Text
.3e07e2		20 71 08	jsr $3e0871	            JSR GODETECTEXP   ; Go Check if there is a Card Change Text
.3e07e5		a5 b0		lda $b0		            LDA MODEL
.3e07e7		29 03		and #$03	            AND #$03
.3e07e9		c9 00		cmp #$00	            CMP #$00
.3e07eb		f0 12		beq $3e07ff	            BEQ Erase_FATVicky_Line;
.3e07ed		c9 01		cmp #$01	            CMP #$01
.3e07ef		f0 29		beq $3e081a	            BEQ Erase_2Lines;
.3e07f1		c9 02		cmp #$02	            CMP #$02
.3e07f3		f0 25		beq $3e081a	            BEQ Erase_2Lines;
.3e07f5		60		rts		            RTS
.3e07f6						HighNibblerBCD:
.3e07f6		29 f0		and #$f0	            AND #$F0
.3e07f8		4a		lsr a		            LSR A
.3e07f9		4a		lsr a		            LSR A
.3e07fa		4a		lsr a		            LSR A
.3e07fb		4a		lsr a		            LSR A
.3e07fc		69 30		adc #$30	            ADC #$30
.3e07fe		60		rts		            RTS
.3e07ff						Erase_FATVicky_Line:
.3e07ff		c2 20		rep #$20	                REP #$20        ; set A long
.3e0801		a9 a2 0a	lda #$0aa2	            LDA #<>LINE8
.3e0804		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e0806		a9 3e 00	lda #$003e	            LDA #`LINE8
.3e0809		85 9e		sta $9e		            STA TEXT_DST_PTR_H
.3e080b		e2 20		sep #$20	                SEP #$20        ; set A short
.3e080d		a0 00 00	ldy #$0000	            LDY #$0000
.3e0810		a9 20		lda #$20	            LDA #$20    ; Put One Space
.3e0812		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0814		c8		iny		            INY
.3e0815		a9 00		lda #$00	            LDA #$00    ; Terminate the Line
.3e0817		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0819		60		rts		            RTS
.3e081a						Erase_2Lines
.3e081a		c2 20		rep #$20	                REP #$20        ; set A long
.3e081c		a9 e4 0a	lda #$0ae4	            LDA #<>LINE9
.3e081f		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e0821		a9 3e 00	lda #$003e	            LDA #`LINE9
.3e0824		85 9e		sta $9e		            STA TEXT_DST_PTR_H
.3e0826		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0828		a0 00 00	ldy #$0000	            LDY #$0000
.3e082b		a9 20		lda #$20	            LDA #$20    ; Put One Space
.3e082d		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e082f		c8		iny		            INY
.3e0830		a9 00		lda #$00	            LDA #$00    ; Terminate the Line
.3e0832		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0834		c2 20		rep #$20	                REP #$20        ; set A long
.3e0836		a9 26 0b	lda #$0b26	            LDA #<>LINE10
.3e0839		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e083b		a9 3e 00	lda #$003e	            LDA #`LINE10
.3e083e		85 9e		sta $9e		            STA TEXT_DST_PTR_H
.3e0840		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0842		a0 00 00	ldy #$0000	            LDY #$0000
.3e0845		a9 20		lda #$20	            LDA #$20    ; Put One Space
.3e0847		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e0849		c8		iny		            INY
.3e084a		a9 00		lda #$00	            LDA #$00    ; Terminate the Line
.3e084c		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e084e		60		rts		            RTS
.3e084f						GODETECTHIRES
.3e084f		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0851		af 02 00 af	lda $af0002	            LDA @l GAMMA_CTRL_REG   ; Go Read the Hi-Res DIP Switch Value
.3e0855		29 10		and #$10	            AND #HIRES_DP_SW_VAL    ; Isolate the Hi-Res Bit ($10) when 1 = 640x480, 0 = 800x600
.3e0857		c9 10		cmp #$10	            CMP #HIRES_DP_SW_VAL    ; When the Switch is off, the Returned value is 1 (The Pullup is there)
.3e0859		f0 14		beq $3e086f	            BEQ WeAreDone
.3e085b		c2 10		rep #$10	                REP #$10        ; set X long
.3e085d		a2 00 00	ldx #$0000	            LDX #$0000
.3e0860						ChangeNextChar
.3e0860		bf 5f 0d 3e	lda $3e0d5f,x	            LDA @l ON_TEXT, X
.3e0864		c9 00		cmp #$00	            CMP #$00
.3e0866		f0 07		beq $3e086f	            BEQ WeAreDone
.3e0868		9f 53 0c 3e	sta $3e0c53,x	            STA @l LINE17 +13, X
.3e086c		e8		inx		            INX
.3e086d		d0 f1		bne $3e0860	            BNE ChangeNextChar
.3e086f						WeAreDone
.3e086f						NoExpansionCardPresent
.3e086f		60		rts		            RTS
.3e0870						GODETECTHDD
.3e0870		60		rts		            RTS
.3e0871						GODETECTEXP
.3e0871		e2 20		sep #$20	                SEP #$20        ; set A short
.3e0873		af 87 e8 af	lda $afe887	            LDA @L GABE_SYS_STAT      ; Let's check the Presence of an Expansion Card here
.3e0877		29 10		and #$10	            AND #GABE_SYS_STAT_EXP    ; When there is a Card the Value is 1
.3e0879		c9 10		cmp #$10	            CMP #GABE_SYS_STAT_EXP
.3e087b		d0 25		bne $3e08a2	            BNE NoExpansionCardPresent
.3e087d		c2 10		rep #$10	                REP #$10        ; set X long
.3e087f		a2 00 00	ldx #$0000	            LDX #$0000
.3e0882						ChangeNextChar
.3e0882		bf 63 0d 3e	lda $3e0d63,x	            LDA @l YES_TEXT, X
.3e0886		c9 00		cmp #$00	            CMP #$00
.3e0888		f0 07		beq $3e0891	            BEQ WeAreDone
.3e088a		9f 85 0c 3e	sta $3e0c85,x	            STA @l LINE19 +26, X
.3e088e		e8		inx		            INX
.3e088f		d0 f1		bne $3e0882	            BNE ChangeNextChar
.3e0891						WeAreDone
.3e0891		a2 00 00	ldx #$0000	            LDX #$0000
.3e0894						AddCardName
.3e0894		bf 00 00 ae	lda $ae0000,x	            LDA @l EVID_ID_NAME_ASCII, X
.3e0898		9f 89 0c 3e	sta $3e0c89,x	            STA @l LINE20, X
.3e089c		e8		inx		            INX
.3e089d		e0 10 00	cpx #$0010	            CPX #$10
.3e08a0		d0 f2		bne $3e0894	            BNE AddCardName
.3e08a2						NoExpansionCardPresent
.3e08a2		60		rts		            RTS
.3e08a3						Line_Setup_Before_Display
.3e08a3		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e08a5		a5 a6		lda $a6		            LDA LINE_INDEX
.3e08a7		c9 17 00	cmp #$0017	            CMP #NumberOfEntry
.3e08aa		f0 33		beq $3e08df	            BEQ DONE
.3e08ac		a5 a6		lda $a6		            LDA LINE_INDEX
.3e08ae		0a		asl a		            ASL A
.3e08af		0a		asl a		            ASL A
.3e08b0		aa		tax		            TAX
.3e08b1		bf 24 09 3e	lda $3e0924,x	            LDA TEXT_TABLE, X
.3e08b5		85 98		sta $98		            STA TEXT_SRC_PTR_L
.3e08b7		bf 26 09 3e	lda $3e0926,x	            LDA TEXT_TABLE + 2, X
.3e08bb		85 9a		sta $9a		            STA TEXT_SRC_PTR_H
.3e08bd		a5 a6		lda $a6		            LDA LINE_INDEX
.3e08bf		0a		asl a		            ASL A
.3e08c0		aa		tax		            TAX
.3e08c1		bf 80 09 3e	lda $3e0980,x	            LDA TEXT_POSX, X
.3e08c5		85 a2		sta $a2		            STA TEXT_CURSOR_X
.3e08c7		8f 14 00 af	sta $af0014	            STA @l VKY_TXT_CURSOR_X_REG_L
.3e08cb		bf ae 09 3e	lda $3e09ae,x	            LDA TEXT_POSY, X
.3e08cf		85 a4		sta $a4		            STA TEXT_CURSOR_Y
.3e08d1		8f 16 00 af	sta $af0016	            STA @l VKY_TXT_CURSOR_Y_REG_L
.3e08d5		20 fc 08	jsr $3e08fc	            JSR Line_Display_Compute_Pointer
.3e08d8		a9 00 00	lda #$0000	            LDA #$0000
.3e08db		85 a0		sta $a0		            STA TEXT_INDEX
.3e08dd		e6 a6		inc $a6		            INC LINE_INDEX
.3e08df						DONE:
.3e08df		60		rts		            RTS
.3e08e0						Line_Display_1_Character
.3e08e0		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e08e2		e6 a2		inc $a2		            INC TEXT_CURSOR_X       ; Always put the Cursor In Front of the "To be displayed Char"
.3e08e4		a5 a2		lda $a2		            LDA TEXT_CURSOR_X
.3e08e6		8f 14 00 af	sta $af0014	            STA @l VKY_TXT_CURSOR_X_REG_L
.3e08ea		e2 20		sep #$20	                SEP #$20        ; set A short
.3e08ec		38		sec		            SEC
.3e08ed		a4 a0		ldy $a0		            LDY TEXT_INDEX
.3e08ef		b7 98		lda [$98],y	            LDA [TEXT_SRC_PTR_L], Y
.3e08f1		c9 00		cmp #$00	            CMP #$00
.3e08f3		f0 06		beq $3e08fb	            BEQ WE_ARE_DONE;
.3e08f5		18		clc		            CLC
.3e08f6		97 9c		sta [$9c],y	            STA [TEXT_DST_PTR_L], Y
.3e08f8		c8		iny		            INY
.3e08f9		84 a0		sty $a0		            STY TEXT_INDEX
.3e08fb						WE_ARE_DONE:
.3e08fb		60		rts		            RTS
.3e08fc						Line_Display_Compute_Pointer
.3e08fc		c2 30		rep #$30	                REP #$30        ; set A&X long
.3e08fe		a5 a4		lda $a4		            LDA TEXT_CURSOR_Y
.3e0900		8f 00 01 00	sta $000100	            STA @lUNSIGNED_MULT_A_LO
.3e0904		a9 50 00	lda #$0050	            LDA #80
.3e0907		8f 02 01 00	sta $000102	            STA @lUNSIGNED_MULT_B_LO
.3e090b		18		clc		            CLC
.3e090c		af 04 01 00	lda $000104	            LDA @lUNSIGNED_MULT_AL_LO
.3e0910		65 a2		adc $a2		            ADC TEXT_CURSOR_X
.3e0912		69 00 a0	adc #$a000	            ADC #$A000
.3e0915		85 9c		sta $9c		            STA TEXT_DST_PTR_L
.3e0917		69 00 20	adc #$2000	            ADC #$2000
.3e091a		85 a8		sta $a8		            STA COLOR_DST_PTR_L
.3e091c		a9 af 00	lda #$00af	            LDA #$00AF
.3e091f		85 9e		sta $9e		            STA TEXT_DST_PTR_H
.3e0921		85 aa		sta $aa		            STA COLOR_DST_PTR_H
.3e0923		60		rts		            RTS
>3e0924		dc 09 3e 00 fd 09 3e 00		TEXT_TABLE  .dword LINE0, LINE1, LINE2, LINE3, LINE4, LINE5, LINE6, LINE7
>3e092c		13 0a 3e 00 21 0a 3e 00 39 0a 3e 00 5c 0a 3e 00
>3e093c		80 0a 3e 00 95 0a 3e 00
>3e0944		a2 0a 3e 00 e4 0a 3e 00		            .dword LINE8, LINE9, LINE10, LINE11, LINE12, LINE13, LINE14, LINE15
>3e094c		26 0b 3e 00 68 0b 3e 00 72 0b 3e 00 9b 0b 3e 00
>3e095c		d2 0b 3e 00 f5 0b 3e 00
>3e0964		07 0c 3e 00 46 0c 3e 00		            .dword LINE16, LINE17, LINE18, LINE19, LINE20, LINE21, LINE22
>3e096c		58 0c 3e 00 6b 0c 3e 00 89 0c 3e 00 9a 0c 3e 00
>3e097c		ad 0c 3e 00
>3e0980		06 00 06 00 06 00 06 00		TEXT_POSX  .word  leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, leftAlign, 31, leftAlign, 5, 25, 45, 45, 30, 72                     ;
>3e0988		06 00 06 00 06 00 06 00 06 00 06 00 06 00 06 00
>3e0998		06 00 06 00 06 00 1f 00 06 00 05 00 19 00 2d 00
>3e09a8		2d 00 1e 00 48 00
>3e09ae		19 00 1a 00 1b 00 1c 00		TEXT_POSY  .word  25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 38, 39, 40, 46, 48, 52, 52, 52, 53, 57, 57
>3e09b6		1d 00 1e 00 1f 00 20 00 21 00 22 00 23 00 25 00
>3e09c6		26 00 27 00 28 00 2e 00 30 00 34 00 34 00 34 00
>3e09d6		35 00 39 00 39 00
=6						leftAlign = 6
>3e09dc		43 4f 4d 50 55 54 45 52		LINE0  .text "COMPUTER MODEL:                 ", $00 ; Offset $10
>3e09e4		20 4d 4f 44 45 4c 3a 20 20 20 20 20 20 20 20 20
>3e09f4		20 20 20 20 20 20 20 20 00
>3e09fd		20 20 20 20 20 20 20 20		LINE1  .text "                     ", $00
>3e0a05		20 20 20 20 20 20 20 20 20 20 20 20 20 00
>3e0a13		53 59 53 54 45 4d 20 49		LINE2  .text "SYSTEM INFO: ", $00
>3e0a1b		4e 46 4f 3a 20 00
>3e0a21		43 50 55 3a 20 57 44 43		LINE3  .text "CPU: WDC65C816 @ 14MHZ ", $00
>3e0a29		36 35 43 38 31 36 20 40 20 31 34 4d 48 5a 20 00
>3e0a39		43 4f 44 45 20 4d 45 4d		LINE4  .text "CODE MEMORY SIZE:                 ", $00 ; Offset 17
>3e0a41		4f 52 59 20 53 49 5a 45 3a 20 20 20 20 20 20 20
>3e0a51		20 20 20 20 20 20 20 20 20 20 00
>3e0a5c		56 49 44 45 4f 20 4d 45		LINE5  .text "VIDEO MEMORY SIZE:                 ", $00 ; Offset
>3e0a64		4d 4f 52 59 20 53 49 5a 45 3a 20 20 20 20 20 20
>3e0a74		20 20 20 20 20 20 20 20 20 20 20 00
>3e0a80		50 43 42 20 52 45 56 49		LINE6  .text "PCB REVISION:       ", $00
>3e0a88		53 49 4f 4e 3a 20 20 20 20 20 20 20 00
>3e0a95		43 48 49 50 53 45 54 28		LINE7  .text "CHIPSET(S): ", $00
>3e0a9d		53 29 3a 20 00
>3e0aa2		50 4e 3a 20 43 46 50 39		LINE8  .text "PN: CFP95169 - FAT VICKY II - REV:0000 SUBREV:0000 DATE:00/00/00 ", $00
>3e0aaa		35 31 36 39 20 2d 20 46 41 54 20 56 49 43 4b 59
>3e0aba		20 49 49 20 2d 20 52 45 56 3a 30 30 30 30 20 53
>3e0aca		55 42 52 45 56 3a 30 30 30 30 20 44 41 54 45 3a
>3e0ada		30 30 2f 30 30 2f 30 30 20 00
>3e0ae4		50 4e 3a 20 43 46 50 39		LINE9  .text "PN: CFP9533 - GABE - REV:0000 SUBREV:0000 DATE:00/00/00          ", $00
>3e0aec		35 33 33 20 2d 20 47 41 42 45 20 2d 20 52 45 56
>3e0afc		3a 30 30 30 30 20 53 55 42 52 45 56 3a 30 30 30
>3e0b0c		30 20 44 41 54 45 3a 30 30 2f 30 30 2f 30 30 20
>3e0b1c		20 20 20 20 20 20 20 20 20 00
>3e0b26		50 4e 3a 20 43 46 50 39		LINE10 .text "PN: CFP9551 - VICKY II - REV:0000 SUBREV:0000 DATE:00/00/00      ", $00
>3e0b2e		35 35 31 20 2d 20 56 49 43 4b 59 20 49 49 20 2d
>3e0b3e		20 52 45 56 3a 30 30 30 30 20 53 55 42 52 45 56
>3e0b4e		3a 30 30 30 30 20 44 41 54 45 3a 30 30 2f 30 30
>3e0b5e		2f 30 30 20 20 20 20 20 20 00
>3e0b68		43 52 45 44 49 54 53 3a		LINE11 .text "CREDITS: ", $00
>3e0b70		20 00
>3e0b72		43 4f 4e 43 45 50 54 20		LINE12 .text "CONCEPT & SYSTEM DESIGN: STEFANY ALLAIRE", $00
>3e0b7a		26 20 53 59 53 54 45 4d 20 44 45 53 49 47 4e 3a
>3e0b8a		20 53 54 45 46 41 4e 59 20 41 4c 4c 41 49 52 45
>3e0b9a		00
>3e0b9b		4b 45 52 4e 45 4c 20 44		LINE13 .text "KERNEL DESIGN / BASIC816 CREATOR: PETER J. WEINGARTNER", $00
>3e0ba3		45 53 49 47 4e 20 2f 20 42 41 53 49 43 38 31 36
>3e0bb3		20 43 52 45 41 54 4f 52 3a 20 50 45 54 45 52 20
>3e0bc3		4a 2e 20 57 45 49 4e 47 41 52 54 4e 45 52 00
>3e0bd2		46 4f 45 4e 49 58 20 49		LINE14 .text "FOENIX IDE DESIGN: DANIEL TREMBLAY", $00
>3e0bda		44 45 20 44 45 53 49 47 4e 3a 20 44 41 4e 49 45
>3e0bea		4c 20 54 52 45 4d 42 4c 41 59 00
>3e0bf5		2d 2d 2d 2d 42 4f 4f 54		LINE15 .text "----BOOT MENU----", $00
>3e0bfd		20 4d 45 4e 55 2d 2d 2d 2d 00
>3e0c07		20 50 52 45 53 53 20 46		LINE16 .text " PRESS F2 = SDCARD, F3 = HDD, RETURN = BASIC, SPACE = DEFAULT ", $00
>3e0c0f		32 20 3d 20 53 44 43 41 52 44 2c 20 46 33 20 3d
>3e0c1f		20 48 44 44 2c 20 52 45 54 55 52 4e 20 3d 20 42
>3e0c2f		41 53 49 43 2c 20 53 50 41 43 45 20 3d 20 44 45
>3e0c3f		46 41 55 4c 54 20 00
>3e0c46		48 49 2d 52 45 53 20 4d		LINE17 .text "HI-RES MODE: OFF ", $00
>3e0c4e		4f 44 45 3a 20 4f 46 46 20 00
>3e0c58		48 44 44 20 49 4e 53 54		LINE18 .text "HDD INSTALLED: -- ", $00
>3e0c60		41 4c 4c 45 44 3a 20 2d 2d 20 00
>3e0c6b		45 58 50 41 4e 53 49 4f		LINE19 .text "EXPANSION CARD INSTALLED: NO ", $00
>3e0c73		4e 20 43 41 52 44 20 49 4e 53 54 41 4c 4c 45 44
>3e0c83		3a 20 4e 4f 20 00
>3e0c89		20 20 20 20 00 00 00 00		LINE20 .text $20, $20, $20, $20, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00, $00
>3e0c91		00 00 00 00 00 00 00 00 00
>3e0c9a		57 57 57 2e 43 32 35 36		LINE21 .text "WWW.C256FOENIX.COM", $00
>3e0ca2		46 4f 45 4e 49 58 2e 43 4f 4d 00
>3e0cad		20 00				LINE22 .text " ", $00
>3e0caf		bf 0c 3e 00 cf 0c 3e 00		MODEL_TABLE .dword MODEL_00, MODEL_01, MODEL_02, MODEL_03
>3e0cb7		df 0c 3e 00 ef 0c 3e 00
>3e0cbf		0f 0d 3e 00 4f 0d 3e 00		MODEL_00   .dword FIELD_MOD0, FIELD_MEM1, FIELD_MEM1, $00000000 ; FMX
>3e0cc7		4f 0d 3e 00 00 00 00 00
>3e0ccf		1f 0d 3e 00 4f 0d 3e 00		MODEL_01   .dword FIELD_MOD1, FIELD_MEM1, FIELD_MEM0, $00000000 ; U+
>3e0cd7		3f 0d 3e 00 00 00 00 00
>3e0cdf		2f 0d 3e 00 3f 0d 3e 00		MODEL_02   .dword FIELD_MOD2, FIELD_MEM0, FIELD_MEM0, $00000000 ; U
>3e0ce7		3f 0d 3e 00 00 00 00 00
>3e0cef		00 00 00 00 00 00 00 00		MODEL_03   .dword  $00000000,  $00000000, $00000000, $00000000  ; TBD
>3e0cf7		00 00 00 00 00 00 00 00
>3e0cff		ec 09 3e 00 4b 0a 3e 00		LINE_MOD   .dword LINE0 + $10, LINE4 + $12, LINE5 + $13, LINE6 + $0E
>3e0d07		6f 0a 3e 00 8e 0a 3e 00
>3e0d0f		43 32 35 36 20 46 4f 45		FIELD_MOD0 .text "C256 FOENIX FMX", $00 ; 15 Characters
>3e0d17		4e 49 58 20 46 4d 58 00
>3e0d1f		43 32 35 36 20 46 4f 45		FIELD_MOD1 .text "C256 FOENIX U+ ", $00
>3e0d27		4e 49 58 20 55 2b 20 00
>3e0d2f		43 32 35 36 20 46 4f 45		FIELD_MOD2 .text "C256 FOENIX U  ", $00
>3e0d37		4e 49 58 20 55 20 20 00
>3e0d3f		32 2c 30 39 37 2c 31 35		FIELD_MEM0 .text "2,097,152 BYTES", $00
>3e0d47		32 20 42 59 54 45 53 00
>3e0d4f		34 2c 31 39 34 2c 33 30		FIELD_MEM1 .text "4,194,304 BYTES", $00
>3e0d57		34 20 42 59 54 45 53 00
>3e0d5f		4f 4e 20 00			ON_TEXT    .text "ON ", $00
>3e0d63		59 45 53 00			YES_TEXT   .text "YES", $00

;******  Return to file: src\kernel.asm

>3e0d67						.align 256
.3e0e00						SS_MONIKER_LUT
>3e0e00		00 00 00 00 aa aa 00 00		.binary "SplashScreenCode/Graphics Assets/Graphic_C256Foenix.data.pal"
>3e0e08		00 aa 00 00 aa aa 00 00 00 00 aa 00 aa 00 aa 00
>3e0e18		00 55 aa 00 aa aa aa 00 55 55 55 00 ff 55 55 00
>3e0e28		55 ff 55 00 ff ff 55 00 55 55 ff 00 ff 55 ff 00
>3e0e38		55 ff ff 00 ff ff ff 00 00 00 00 00 10 10 10 00
>3e0e48		20 20 20 00 35 35 35 00 45 45 45 00 55 55 55 00
>3e0e58		65 65 65 00 75 75 75 00 8a 8a 8a 00 9a 9a 9a 00
>3e0e68		aa aa aa 00 ba ba ba 00 ca ca ca 00 df df df 00
>3e0e78		ef ef ef 00 ff ff ff 00 ff 00 00 00 ff 00 41 00
>3e0e88		ff 00 82 00 ff 00 be 00 ff 00 ff 00 be 00 ff 00
>3e0e98		82 00 ff 00 41 00 ff 00 00 00 ff 00 00 41 ff 00
>3e0ea8		00 82 ff 00 00 be ff 00 00 ff ff 00 00 ff be 00
>3e0eb8		00 ff 82 00 00 ff 41 00 00 ff 00 00 41 ff 00 00
>3e0ec8		82 ff 00 00 be ff 00 00 ff ff 00 00 ff be 00 00
>3e0ed8		ff 82 00 00 ff 41 00 00 ff 82 82 00 ff 82 9e 00
>3e0ee8		ff 82 be 00 ff 82 df 00 ff 82 ff 00 df 82 ff 00
>3e0ef8		be 82 ff 00 9e 82 ff 00 82 82 ff 00 82 9e ff 00
>3e0f08		82 be ff 00 82 df ff 00 82 ff ff 00 82 ff df 00
>3e0f18		82 ff be 00 82 ff 9e 00 82 ff 82 00 9e ff 82 00
>3e0f28		be ff 82 00 df ff 82 00 ff ff 82 00 ff df 82 00
>3e0f38		ff be 82 00 ff 9e 82 00 ff ba ba 00 ff ba ca 00
>3e0f48		ff ba df 00 ff ba ef 00 ff ba ff 00 ef ba ff 00
>3e0f58		df ba ff 00 ca ba ff 00 ba ba ff 00 ba ca ff 00
>3e0f68		ba df ff 00 ba ef ff 00 ba ff ff 00 ba ff ef 00
>3e0f78		ba ff df 00 ba ff ca 00 ba ff ba 00 ca ff ba 00
>3e0f88		df ff ba 00 ef ff ba 00 ff ff ba 00 ff ef ba 00
>3e0f98		ff df ba 00 ff ca ba 00 71 00 00 00 71 00 1c 00
>3e0fa8		71 00 39 00 71 00 55 00 71 00 71 00 55 00 71 00
>3e0fb8		39 00 71 00 1c 00 71 00 00 00 71 00 00 1c 71 00
>3e0fc8		00 39 71 00 00 55 71 00 00 71 71 00 00 71 55 00
>3e0fd8		00 71 39 00 00 71 1c 00 00 71 00 00 1c 71 00 00
>3e0fe8		39 71 00 00 55 71 00 00 71 71 00 00 71 55 00 00
>3e0ff8		71 39 00 00 71 1c 00 00 71 39 39 00 71 39 45 00
>3e1008		71 39 55 00 71 39 61 00 71 39 71 00 61 39 71 00
>3e1018		55 39 71 00 45 39 71 00 39 39 71 00 39 45 71 00
>3e1028		39 55 71 00 39 61 71 00 39 71 71 00 39 71 61 00
>3e1038		39 71 55 00 39 71 45 00 39 71 39 00 45 71 39 00
>3e1048		55 71 39 00 61 71 39 00 71 71 39 00 71 61 39 00
>3e1058		71 55 39 00 71 45 39 00 71 51 51 00 71 51 59 00
>3e1068		71 51 61 00 71 51 69 00 71 51 71 00 69 51 71 00
>3e1078		61 51 71 00 59 51 71 00 51 51 71 00 51 59 71 00
>3e1088		51 61 71 00 51 69 71 00 51 71 71 00 51 71 69 00
>3e1098		51 71 61 00 51 71 59 00 51 71 51 00 59 71 51 00
>3e10a8		61 71 51 00 69 71 51 00 71 71 51 00 71 69 51 00
>3e10b8		71 61 51 00 71 59 51 00 41 00 00 00 41 00 10 00
>3e10c8		41 00 20 00 41 00 31 00 41 00 41 00 31 00 41 00
>3e10d8		20 00 41 00 10 00 41 00 00 00 41 00 00 10 41 00
>3e10e8		00 20 41 00 00 31 41 00 00 41 41 00 00 41 31 00
>3e10f8		00 41 20 00 00 41 10 00 00 41 00 00 10 41 00 00
>3e1108		20 41 00 00 31 41 00 00 41 41 00 00 41 31 00 00
>3e1118		41 20 00 00 41 10 00 00 41 20 20 00 41 20 28 00
>3e1128		41 20 31 00 41 20 39 00 41 20 41 00 39 20 41 00
>3e1138		31 20 41 00 28 20 41 00 20 20 41 00 20 28 41 00
>3e1148		20 31 41 00 20 39 41 00 20 41 41 00 20 41 39 00
>3e1158		20 41 31 00 20 41 28 00 20 41 20 00 28 41 20 00
>3e1168		31 41 20 00 39 41 20 00 41 41 20 00 41 39 20 00
>3e1178		41 31 20 00 41 28 20 00 41 2d 2d 00 41 2d 31 00
>3e1188		41 2d 35 00 41 2d 3d 00 41 2d 41 00 3d 2d 41 00
>3e1198		35 2d 41 00 31 2d 41 00 2d 2d 41 00 2d 31 41 00
>3e11a8		2d 35 41 00 2d 3d 41 00 2d 41 41 00 2d 41 3d 00
>3e11b8		2d 41 35 00 2d 41 31 00 2d 41 2d 00 31 41 2d 00
>3e11c8		35 41 2d 00 3d 41 2d 00 41 41 2d 00 41 3d 2d 00
>3e11d8		41 35 2d 00 41 31 2d 00 18 18 e7 00 00 ff ff 00
>3e11e8		00 ff 00 00 ff 00 00 00 ff 00 ff 00 ff ff 00 00
>3e11f8		ff ff ff 00 e5 80 80 00
.3e1200						SS_MONIKER
>3e1200		00 00 00 00 00 00 00 00		.binary "SplashScreenCode/Graphics Assets/Graphic_C256Foenix.data"
>3e1208		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 95 times (1520 bytes)...
>3e1808		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e1818		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e1828		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1948		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 ff
>3e1958		ff 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e1968		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1a88		00 00 00 00 00 00 00 00 00 00 00 00 00 01 ff ff
>3e1a98		ff ff ff ff 01 01 00 00 00 00 00 00 00 00 00 00
>3e1aa8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1bc8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 ff ff
>3e1bd8		ff ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00
>3e1be8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1d08		00 00 00 00 00 00 00 00 00 00 00 00 01 ff ff ff
>3e1d18		ff ff ff ff ff ff ff 01 00 00 00 00 00 00 00 00
>3e1d28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1e48		00 00 00 00 00 00 00 00 00 00 00 00 01 ff ff ff
>3e1e58		ff ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00
>3e1e68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e1f88		00 00 00 00 00 00 00 00 00 00 00 01 ff ff ff ff
>3e1f98		ff ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00
>3e1fa8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3e20c8		00 00 00 00 00 00 00 00 00 00 00 01 ff ff ff ff
>3e20d8		ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00 00
>3e20e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e2128		00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00
>3e2138		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 12 times (192 bytes)...
>3e2208		00 01 00 00 00 00 00 00 00 00 00 00 01 01 ff ff
>3e2218		ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00 00
>3e2228		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e2268		00 00 00 01 01 01 00 00 00 00 00 00 00 00 00 00
>3e2278		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 12 times (192 bytes)...
>3e2348		01 01 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e2358		01 01 fe fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e2368		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e23a8		00 00 01 fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e23b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 11 times (176 bytes)...
>3e2478		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e2488		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2498		00 01 fe fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e24a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e24e8		00 01 fe 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e24f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 11 times (176 bytes)...
>3e25b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e25c8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e25d8		00 00 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e25e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e2628		01 fe fe 01 00 01 00 00 00 00 00 00 00 00 00 00
>3e2638		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2648		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2658		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e2668		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2678		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 7 times (112 bytes)...
>3e26f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fe
>3e2708		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2718		00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2728		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e2738		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2748		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2758		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e2768		fe fe fe fe 01 01 00 00 00 00 00 00 00 00 00 00
>3e2778		00 01 01 01 01 01 01 01 00 00 00 00 00 00 00 00
>3e2788		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2798		00 00 00 00 00 00 00 00 00 01 01 01 01 01 01 01
>3e27a8		01 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01
>3e27b8		00 00 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e27c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e27d8		00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00
>3e27e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e2838		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fe fe
>3e2848		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2858		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2868		00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 01
>3e2878		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2888		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2898		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fe
>3e28a8		fe fe fe fe fe 01 00 00 00 00 00 00 00 00 01 01
>3e28b8		01 fe fe fe fe fe fe fe 01 01 00 00 00 00 00 00
>3e28c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e28d8		00 00 01 01 01 01 01 01 01 fe 01 01 01 00 00 00
>3e28e8		00 00 00 00 00 00 00 00 00 00 00 01 fe 01 fe 01
>3e28f8		01 01 fe fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e2908		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2918		00 00 00 00 00 01 01 00 00 00 00 00 00 00 00 01
>3e2928		01 01 01 01 01 01 01 01 01 01 00 00 00 00 00 00
>3e2938		00 00 00 01 01 01 01 01 01 00 00 00 00 00 00 00
>3e2948		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2958		00 00 00 00 01 01 01 01 01 01 01 01 01 01 00 00
>3e2968		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2978		00 00 00 00 00 00 00 00 00 00 00 00 01 fe fe 01
>3e2988		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2998		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e29a8		00 00 00 00 00 00 00 00 00 00 00 01 01 fe 01 00
>3e29b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e29c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e29d8		00 00 00 00 00 00 00 00 01 01 01 01 01 01 fd fd
>3e29e8		fd fd fd fd 01 00 00 00 00 00 00 00 01 01 fd fd
>3e29f8		fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00 00
>3e2a08		00 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01
>3e2a18		01 01 fd fd fd fd fd fd fd 01 00 00 00 00 00 00
>3e2a28		00 00 00 00 00 00 00 00 00 01 01 fd fd fd 01 fd
>3e2a38		fd fd fd fd 01 00 00 00 00 00 00 00 00 00 00 00
>3e2a48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2a58		00 00 01 01 01 fd fd 01 01 01 01 01 01 01 01 fd
>3e2a68		fd fd fd fd fd fd fd fd 01 01 01 01 00 00 00 01
>3e2a78		01 01 01 fd fd fd fd fd fd 01 01 01 01 00 00 00
>3e2a88		00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 01
>3e2a98		01 01 01 01 fd fd fd fd fd fd fd fd fd fd 01 01
>3e2aa8		01 01 01 01 00 00 00 00 00 00 00 00 01 01 01 01
>3e2ab8		00 00 00 00 00 00 00 00 00 00 00 00 01 fd fd 01
>3e2ac8		00 00 00 00 00 00 00 00 00 00 01 01 01 01 01 01
>3e2ad8		01 00 00 00 00 00 01 01 01 00 00 00 00 00 00 00
>3e2ae8		00 00 00 00 00 00 00 00 00 00 01 fd fd 01 00 00
>3e2af8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2b08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2b18		00 00 00 01 01 01 01 01 fd fd fd fd fd fd fd fd
>3e2b28		fd fd fd 01 00 00 00 00 00 00 01 01 fd fd fd fd
>3e2b38		fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00
>3e2b48		00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e2b58		fd fd fd fd fd fd fd fd 01 00 00 00 00 00 00 00
>3e2b68		00 00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e2b78		fd fd fd 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e2b88		00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 01
>3e2b98		01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2ba8		fd fd fd fd fd fd fd 01 00 00 00 01 01 01 01 fd
>3e2bb8		fd fd fd fd fd fd fd fd fd fd fd fd fd 01 01 00
>3e2bc8		00 00 00 00 00 00 00 01 01 01 01 01 01 fd fd fd
>3e2bd8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2be8		fd fd fd fd 01 01 00 00 00 00 00 01 fd fd fd fd
>3e2bf8		01 00 00 00 00 00 00 00 00 00 00 01 fd fd fd fd
>3e2c08		01 01 00 00 00 00 00 00 00 01 fd fd fd fd fd fd
>3e2c18		01 00 00 00 01 01 fd fd 01 00 00 00 00 00 00 00
>3e2c28		00 00 00 00 00 00 00 00 01 01 fd fd 01 00 01 01
>3e2c38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2c48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2c58		00 01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2c68		fd fd fd 01 00 00 00 00 00 01 fd fd fd fd fd fd
>3e2c78		fd fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3e2c88		00 00 00 00 01 01 fd fd fd fd fd fd fd fd fd fd
>3e2c98		fd fd fd fd fd fd fd 01 00 00 00 00 00 00 00 00
>3e2ca8		00 00 00 00 00 00 01 01 fd fd fd fd fd fd fd fd
>3e2cb8		fd fd fd 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e2cc8		00 00 00 00 00 00 01 01 01 01 01 01 01 fd fd fd
>3e2cd8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2ce8		fd fd fd fd fd fd 01 00 01 01 01 fd fd fd fd fd
>3e2cf8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd 01
>3e2d08		00 00 01 01 01 01 01 fd fd fd fd fd fd fd fd fd
>3e2d18		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2d28		fd fd 01 01 01 00 00 00 00 01 01 fd fd fd fd fd
>3e2d38		fd 01 00 00 00 00 00 00 00 00 00 01 fd fd fd fd
>3e2d48		fd 01 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e2d58		01 00 00 01 fd fd fd fd fd 01 01 00 00 00 00 00
>3e2d68		00 00 00 00 00 00 01 01 fd fd fd fd fd 01 01 00
>3e2d78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2d88		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e2d98		01 fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2da8		fd fd 01 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e2db8		fd fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3e2dc8		00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e2dd8		fd fd fd fd fd fd 01 00 00 00 00 00 00 00 00 00
>3e2de8		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e2df8		fd fd 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e2e08		01 01 01 01 01 01 fd fd fd fd fd fd fd fd fd fd
>3e2e18		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2e28		fd fd fd fd fd fd fd 01 fd fd fd fd fd fd fd fd
>3e2e38		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2e48		01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2e58		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2e68		fd 01 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e2e78		fd fd 01 00 00 00 00 00 00 00 01 fd fd fd fd fd
>3e2e88		01 00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e2e98		01 00 00 01 fd fd fd fd fd fd fd 01 00 00 00 00
>3e2ea8		00 00 00 00 00 01 fd fd fd fd fd fd fd 01 00 00
>3e2eb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2ec8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fd
>3e2ed8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2ee8		fd 01 00 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e2ef8		fd fd fd fd fd fd fd fd fd fd fd fd fd 01 00 00
>3e2f08		00 01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2f18		fd fd fd fd fd fd fd 01 00 01 01 00 00 00 00 00
>3e2f28		00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd
>3e2f38		fd 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e2f48		00 01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2f58		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
;		...repeated 2 times (32 bytes)...
>3e2f88		fd fd 01 01 01 fd fd fd fd fd fd fd fd fd fd fd
>3e2f98		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e2fa8		fd fd 01 01 01 01 01 01 fd fd fd fd fd fd fd fd
>3e2fb8		fd fd 01 00 00 00 00 00 00 01 01 fd fd fd fd fd
>3e2fc8		fd 01 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e2fd8		01 00 00 01 fd fd fd fd fd fd fd 01 00 00 00 00
>3e2fe8		00 00 00 00 01 fd fd fd fd fd fd fd fd 01 00 00
>3e2ff8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3008		00 00 00 00 00 00 00 00 00 00 00 00 01 01 fd fd
>3e3018		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e3028		fd 01 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e3038		fd fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3e3048		00 01 01 fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e3058		fd fd fd fd fd 01 01 01 01 00 00 00 00 00 00 00
>3e3068		00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd 01
>3e3078		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3088		00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e3098		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e30a8		fd fd fd fd fd fd 01 01 01 01 01 fd fd fd fd fd
>3e30b8		fd fd fd fd fd fd 01 01 fd fd fd fd fd fd fd fd
>3e30c8		fd 01 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e30d8		fd fd fd fd fd fd fd fd fd fd fd fd 01 01 01 01
>3e30e8		01 01 01 01 01 00 00 01 fd fd fd fd fd fd fd fd
>3e30f8		fd fd 01 00 00 00 00 00 00 01 fd fd fd fd fd fd
>3e3108		fd 01 00 00 00 00 01 fd fd fd fd fd fd fd fd 01
>3e3118		00 00 00 00 01 fd fd fd fd fd fd 01 00 00 00 00
>3e3128		00 00 01 01 fd fd fd fd fd fd fd fd fd 01 00 00
>3e3138		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3148		00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc
>3e3158		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e3168		fc 01 00 00 00 01 fc fc fc fc fc fc fc fc fc 01
>3e3178		01 01 fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e3188		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc
>3e3198		fc fc 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e31a8		00 01 01 fc fc fc fc fc fc fc fc fc fc 01 01 00
>3e31b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e31c8		00 00 00 01 01 01 fc fc fc fc fc fc fc fc fc fc
>3e31d8		fc fc fc fc fc fc fc fc fc fc fc fc fc 01 01 01
>3e31e8		01 01 01 01 01 01 00 00 00 00 00 01 fc fc fc fc
>3e31f8		fc fc fc fc fc 01 00 00 01 01 fc fc fc fc fc fc
>3e3208		fc 01 00 00 00 01 01 fc fc fc fc fc fc fc fc fc
>3e3218		fc fc fc fc fc fc 01 01 01 01 01 01 00 00 00 00
>3e3228		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e3238		fc fc 01 00 00 00 00 00 01 fc fc fc fc fc fc fc
>3e3248		fc 01 00 00 00 01 fc fc fc fc fc fc fc fc fc 01
>3e3258		00 00 00 00 01 fc fc fc fc fc fc 01 00 00 00 00
>3e3268		00 01 fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e3278		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3288		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e3298		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e32a8		01 00 00 00 01 fc fc fc fc fc fc fc fc fc 01 00
>3e32b8		00 00 01 fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e32c8		00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 01
>3e32d8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e32e8		01 fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e32f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3308		00 00 00 00 00 00 01 01 01 01 fc 01 01 01 fc fc
>3e3318		fc fc fc fc fc fc fc fc fc 01 01 01 01 00 00 00
>3e3328		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e3338		fc fc fc fc 01 00 00 00 00 00 01 fc fc fc fc fc
>3e3348		fc 01 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e3358		fc 01 01 01 01 01 00 00 00 00 00 00 00 00 00 00
>3e3368		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e3378		fc fc 01 00 00 00 00 00 01 fc fc fc fc fc fc fc
>3e3388		01 00 00 00 00 01 fc fc fc fc fc fc fc fc 01 00
>3e3398		00 00 00 00 01 fc fc fc fc fc fc fc 01 00 00 01
>3e33a8		01 fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00
>3e33b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e33c8		00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc
>3e33d8		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e33e8		01 00 00 00 01 fc fc fc fc fc fc 01 01 01 00 00
>3e33f8		00 01 fc fc fc fc fc fc fc fc fc 01 00 00 00 00
>3e3408		00 00 01 fc fc fc fc fc fc fc 01 01 01 01 00 00
>3e3418		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3428		01 fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00
>3e3438		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3448		00 00 00 00 00 00 00 00 00 00 01 00 00 00 01 fc
>3e3458		fc fc fc fc fc fc fc 01 01 00 00 00 00 00 00 00
>3e3468		00 00 00 00 00 00 00 00 01 01 fc fc fc fc fc fc
>3e3478		fc fc fc 01 01 00 00 00 00 00 00 01 fc fc fc fc
>3e3488		fc 01 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e3498		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e34a8		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e34b8		fc fc 01 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e34c8		01 00 00 00 01 fc fc fc fc fc fc fc fc fc 01 00
>3e34d8		00 00 00 00 01 fc fc fc fc fc fc fc 01 00 01 fc
>3e34e8		fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00
>3e34f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3508		00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc
>3e3518		fc fc fc fc fc fc 01 01 fc fc fc fc fc fc fc 01
>3e3528		00 00 00 01 fc fc fc fc fc 01 01 00 00 00 00 00
>3e3538		01 fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00
>3e3548		00 01 fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3e3558		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e3568		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e3578		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3588		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3e3598		fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00
>3e35a8		00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e35b8		fc 01 01 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e35c8		fc fc 01 00 00 00 01 fc fc fc fc fc fc fc fc 01
>3e35d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e35e8		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e35f8		fc fc 01 00 00 00 00 01 fc fc fc fc fc fc fc 01
>3e3608		00 00 00 00 01 fc fc fc fc fc fc fc fc fc 01 00
>3e3618		00 00 00 00 01 fc fc fc fc fc fc fc fc 01 fc fc
>3e3628		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e3638		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3648		00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e3658		fc fc fc fc 01 01 00 00 01 fc fc fc fc fc fc 01
>3e3668		00 00 00 01 fc fc fc 01 01 00 00 00 00 00 00 01
>3e3678		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e3688		00 01 fc fc fc fc fc fc fc fc 01 01 01 01 01 01
>3e3698		01 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc
>3e36a8		fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3e36b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e36c8		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3e36d8		fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00 00
>3e36e8		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e36f8		01 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e3708		fc fc 01 00 00 00 01 fc fc fc fc fc fc fc 01 00
>3e3718		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3728		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc
>3e3738		fc fc 01 00 00 00 01 fc fc fc fc fc fc fc fc 01
>3e3748		00 00 00 01 fc fc fc fc fc fc fc fc fc 01 00 00
>3e3758		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc
>3e3768		fc fc fc fc fc fc fc fc 01 01 00 00 00 00 00 00
>3e3778		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3788		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e3798		fc fc fc 01 00 00 00 00 01 fc fc fc fc fc 01 00
>3e37a8		00 00 00 01 fc 01 01 00 00 00 00 00 00 00 01 fc
>3e37b8		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e37c8		01 fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e37d8		fc 01 01 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3e37e8		fc fc fc fc fc fc fc fc fc fc 01 01 00 00 00 00
>3e37f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3808		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3e3818		fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00 00
>3e3828		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc 01
>3e3838		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e3848		fc 01 00 00 00 01 fc fc fc fc fc fc fc fc fc 01
>3e3858		01 01 01 01 01 01 01 01 01 00 00 00 00 00 00 00
>3e3868		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc
>3e3878		fc fc 01 00 00 00 01 fc fc fc fc fc fc fc 01 00
>3e3888		00 00 00 01 fc fc fc fc fc fc fc fc fc 01 00 00
>3e3898		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e38a8		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3e38b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e38c8		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3e38d8		fb 01 01 00 00 00 00 00 01 01 fb fb 01 01 00 00
>3e38e8		00 00 01 fb 01 00 00 00 00 00 00 00 00 01 fb fb
>3e38f8		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e3908		01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3918		fb fb fb 01 00 00 00 00 00 00 00 00 01 fb fb fb
>3e3928		fb fb fb fb fb fb fb fb fb fb fb fb 01 01 01 01
>3e3938		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3948		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e3958		fb fb fb fb fb fb 01 01 01 01 01 01 01 00 00 00
>3e3968		00 00 00 00 00 01 fb fb fb fb fb fb fb fb 01 00
>3e3978		00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb
>3e3988		fb 01 00 01 01 fb fb fb fb fb fb fb fb fb fb fb
>3e3998		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e39a8		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb
>3e39b8		fb fb 01 00 00 01 fb fb fb fb fb fb fb 01 00 00
>3e39c8		00 00 00 01 fb fb fb fb fb fb fb fb 01 00 00 00
>3e39d8		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3e39e8		fb fb fb fb fb 01 01 00 00 00 00 00 00 00 00 00
>3e39f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3a08		00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb
>3e3a18		01 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00
>3e3a28		00 00 01 01 00 00 00 00 00 00 00 00 01 fb fb fb
>3e3a38		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 01
>3e3a48		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3a58		fb fb fb fb 01 00 00 00 00 00 00 00 01 fb fb fb
>3e3a68		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3a78		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3a88		00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb fb
>3e3a98		fb fb fb fb fb fb fb fb fb fb fb fb fb 01 01 00
>3e3aa8		00 00 00 01 01 fb fb fb fb fb fb fb fb 01 00 00
>3e3ab8		00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb
>3e3ac8		fb fb 01 fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3ad8		fb fb fb fb fb fb fb fb 01 01 01 01 01 01 00 00
>3e3ae8		00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3af8		fb fb 01 00 01 fb fb fb fb fb fb fb fb 01 00 00
>3e3b08		00 00 01 fb fb fb fb fb fb fb fb fb 01 00 00 00
>3e3b18		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3e3b28		fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00
>3e3b38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3b48		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb 01
>3e3b58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3b68		00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb fb
>3e3b78		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 01
>3e3b88		01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3b98		fb fb fb fb 01 00 00 00 00 00 00 01 fb fb fb fb
>3e3ba8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3bb8		fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3bc8		00 00 00 00 00 00 00 01 01 01 01 fb fb fb fb fb
>3e3bd8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb 01 00
>3e3be8		00 00 00 01 fb fb fb fb fb fb fb fb 01 00 00 00
>3e3bf8		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e3c08		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3c18		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e3c28		00 00 01 fb fb fb fb fb fb fb fb 01 fb fb fb fb
>3e3c38		fb fb 01 00 01 fb fb fb fb fb fb fb 01 01 00 00
>3e3c48		00 00 01 fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e3c58		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3e3c68		fb fb fb 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e3c78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3c88		00 00 00 01 fb fb fb fb fb fb fb fb fb fb 01 00
>3e3c98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3ca8		00 00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb
>3e3cb8		fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00
>3e3cc8		00 01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3cd8		fb fb fb fb fb 01 00 00 00 00 01 fb fb fb fb fb
>3e3ce8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3cf8		fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3d08		00 00 00 01 01 01 01 fb fb fb fb fb fb fb fb fb
>3e3d18		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb 01
>3e3d28		01 01 01 fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e3d38		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e3d48		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3d58		fb fb fb fb fb fb fb fb 01 01 01 01 00 00 00 00
>3e3d68		00 01 fb fb fb fb fb fb fb fb 01 00 01 fb fb fb
>3e3d78		fb fb 01 00 01 fb fb fb fb fb fb 01 00 00 00 00
>3e3d88		00 01 fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e3d98		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3e3da8		fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3db8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3dc8		00 00 01 fb fb fb fb fb fb fb fb fb 01 01 00 00
>3e3dd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3de8		00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb
>3e3df8		fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00
>3e3e08		00 01 01 fb fb fb 01 01 01 01 01 fb fb fb fb fb
>3e3e18		fb fb fb fb fb 01 00 00 00 00 01 fb fb fb fb fb
>3e3e28		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3e38		fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e3e48		01 01 01 fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3e58		fb fb fb fb fb fb fb fb fb fb fb fb fb 01 01 01
>3e3e68		01 fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e3e78		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3e3e88		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3e98		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e3ea8		01 fb fb fb fb fb fb fb fb fb 01 00 01 fb fb fb
>3e3eb8		fb fb fb 01 fb fb fb fb fb fb fb fb 01 00 00 00
>3e3ec8		00 01 fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e3ed8		00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb
>3e3ee8		fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3ef8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3f08		00 00 01 fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e3f18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e3f28		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e3f38		fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00
>3e3f48		00 00 00 01 01 01 00 00 00 00 00 01 fb fb fb fb
>3e3f58		fb fb fb fb fb 01 00 00 00 01 fb fb fb fb fb fb
>3e3f68		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3f78		fb fb fb 01 00 00 00 00 00 00 00 00 01 01 01 01
>3e3f88		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3f98		fb fb fb fb fb fb fb fb fb fb 01 01 01 00 00 00
>3e3fa8		00 01 fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e3fb8		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3e3fc8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e3fd8		fb fb fb fb 01 01 01 00 00 00 00 00 00 00 00 00
>3e3fe8		01 fb fb fb fb fb fb fb fb 01 00 00 01 fb fb fb
>3e3ff8		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e4008		01 fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e4018		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb
>3e4028		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4038		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4048		00 01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3e4058		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4068		00 00 00 00 00 00 00 01 fa fa fa fa fa fa fa fa
>3e4078		fa fa fa 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e4088		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3e4098		fa fa fa fa fa 01 00 00 01 fa fa fa fa fa fa fa
>3e40a8		fa fa fa 01 01 01 01 01 01 01 01 fa fa fa fa fa
>3e40b8		fa fa fa 01 00 00 00 00 00 00 01 01 01 00 00 01
>3e40c8		01 01 01 01 fa fa fa fa fa fa fa fa fa fa fa fa
>3e40d8		fa fa fa 01 01 01 01 01 01 01 00 00 00 00 00 00
>3e40e8		01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e40f8		00 00 00 00 00 00 01 fa fa fa fa fa fa fa fa 01
>3e4108		01 fa fa fa fa fa fa fa fa fa fa fa 01 01 01 01
>3e4118		01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e4128		01 fa fa fa fa fa fa fa fa 01 00 00 01 fa fa fa
>3e4138		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3e4148		01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e4158		00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa 01
>3e4168		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4178		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4188		00 01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3e4198		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e41a8		00 00 00 01 01 00 01 fa fa fa fa fa fa fa fa fa
>3e41b8		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e41c8		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e41d8		fa fa fa fa fa fa 01 01 fa fa fa fa fa fa fa fa
>3e41e8		fa 01 01 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e41f8		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4208		00 00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa
>3e4218		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4228		01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4238		00 00 00 00 00 01 fa fa fa fa fa fa fa fa 01 00
>3e4248		00 01 fa fa fa fa fa fa fa fa 01 01 00 00 00 00
>3e4258		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4268		fa fa fa fa fa fa fa fa 01 00 00 01 fa fa fa fa
>3e4278		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 01
>3e4288		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4298		00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e42a8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e42b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e42c8		01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e42d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e42e8		00 01 01 00 00 01 fa fa fa fa fa fa fa fa fa fa
>3e42f8		fa 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4308		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e4318		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e4328		01 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e4338		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4348		00 01 01 01 fa fa fa fa fa fa fa fa fa fa fa fa
>3e4358		fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4368		01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4378		00 00 00 01 01 fa fa fa fa fa fa fa fa 01 00 00
>3e4388		00 01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e4398		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa
>3e43a8		fa fa fa fa fa fa fa 01 00 00 00 01 fa fa fa fa
>3e43b8		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 01
>3e43c8		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e43d8		01 fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e43e8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e43f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4408		01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e4418		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e4428		01 01 00 00 01 fa fa fa fa fa fa fa fa fa fa fa
>3e4438		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4448		00 00 00 00 00 00 00 00 00 01 01 fa fa fa fa fa
>3e4458		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa 01
>3e4468		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e4478		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e4488		01 01 01 01 01 01 fa fa fa fa fa fa fa fa fa fa
>3e4498		fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e44a8		01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e44b8		00 00 01 fa fa fa fa fa fa fa fa fa 01 00 00 00
>3e44c8		01 fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e44d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa
>3e44e8		fa fa fa fa fa fa fa 01 00 00 00 01 fa fa fa fa
>3e44f8		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 01
>3e4508		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 01
>3e4518		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e4528		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4538		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4548		01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4558		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3e4568		fa fa 01 01 fa fa fa fa fa fa fa fa fa fa fa 01
>3e4578		00 00 00 00 00 00 00 01 01 01 01 01 01 01 01 01
>3e4588		01 01 01 01 00 00 00 00 01 fa fa fa fa fa fa fa
>3e4598		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa 01
>3e45a8		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e45b8		fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e45c8		00 00 00 00 00 00 01 fa fa fa fa fa fa fa fa fa
>3e45d8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e45e8		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00
>3e45f8		01 01 fa fa fa fa fa fa fa fa fa fa 01 00 00 00
>3e4608		01 fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4618		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3e4628		fa fa fa fa fa fa 01 00 00 00 00 00 01 fa fa fa
>3e4638		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 01 fa
>3e4648		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 01 fa
>3e4658		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e4668		fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4678		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4688		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e4698		00 00 00 00 00 00 00 00 00 00 00 01 01 fa fa fa
>3e46a8		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e46b8		01 01 01 01 01 01 01 fa fa fa fa 01 01 01 01 01
>3e46c8		01 01 00 00 00 00 00 01 fa fa fa fa fa fa fa fa
>3e46d8		fa fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00
>3e46e8		00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa fa
>3e46f8		fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4708		00 00 00 00 00 00 01 fa fa fa fa fa fa fa fa fa
>3e4718		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4728		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 01 01
>3e4738		fa fa fa fa fa fa fa fa fa fa fa 01 00 00 00 01
>3e4748		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 01
>3e4758		01 01 01 01 01 01 01 01 00 00 00 00 00 01 fa fa
>3e4768		fa fa fa fa fa fa 01 00 00 00 00 00 01 fa fa fa
>3e4778		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 01 fa
>3e4788		fa fa fa fa fa fa fa 01 00 00 00 00 00 01 fa fa
>3e4798		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3e47a8		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e47b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e47c8		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3e47d8		00 00 00 00 00 00 00 00 01 01 01 f9 f9 f9 f9 f9
>3e47e8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e47f8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00
>3e4808		00 00 00 00 00 01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4818		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00
>3e4828		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e4838		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4848		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e4858		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4868		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 01 01 f9 f9
>3e4878		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 01 f9
>3e4888		f9 f9 f9 f9 f9 f9 f9 01 00 00 01 01 01 01 01 f9
>3e4898		f9 f9 f9 f9 f9 f9 f9 f9 01 01 00 00 00 01 f9 f9
>3e48a8		f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9 f9 f9
>3e48b8		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 01 f9 f9
>3e48c8		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9 f9
>3e48d8		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 f9 f9 f9 f9 f9 f9
>3e48e8		f9 f9 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e48f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4908		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3e4918		00 00 00 00 00 00 01 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e4928		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4938		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00
>3e4948		00 00 01 01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4958		f9 f9 01 f9 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00
>3e4968		00 00 00 00 00 01 01 f9 f9 f9 f9 f9 f9 f9 01 01
>3e4978		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4988		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e4998		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e49a8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 f9 f9 f9 f9
>3e49b8		f9 f9 f9 f9 f9 f9 f9 f9 01 01 00 00 00 00 01 f9
>3e49c8		f9 f9 f9 f9 f9 f9 f9 f9 01 01 f9 f9 f9 f9 f9 f9
>3e49d8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 01 f9 f9 f9
>3e49e8		f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9 f9 f9
>3e49f8		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9
>3e4a08		f9 f9 f9 f9 f9 f9 01 00 00 00 00 01 f9 f9 f9 f9
>3e4a18		f9 f9 f9 f9 f9 f9 f9 f9 01 00 01 f9 f9 f9 f9 f9
>3e4a28		f9 f9 f9 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e4a38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4a48		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3e4a58		00 00 00 01 01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4a68		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4a78		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 01
>3e4a88		01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4a98		f9 01 00 01 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e4aa8		00 00 01 01 01 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3e4ab8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4ac8		00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01 00
>3e4ad8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4ae8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4af8		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9
>3e4b08		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4b18		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4b28		f9 f9 f9 f9 01 00 00 00 00 00 00 00 01 f9 f9 f9
>3e4b38		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9
>3e4b48		f9 f9 f9 f9 f9 f9 01 00 00 00 01 f9 f9 f9 f9 f9
>3e4b58		f9 f9 f9 f9 f9 f9 01 01 00 00 01 f9 f9 f9 f9 f9
>3e4b68		f9 f9 f9 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e4b78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4b88		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3e4b98		00 01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4ba8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
;		...repeated 2 times (32 bytes)...
>3e4bd8		01 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4be8		01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00
>3e4bf8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4c08		00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3e4c18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4c28		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4c38		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 01 f9
>3e4c48		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4c58		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4c68		f9 f9 f9 f9 01 00 00 00 00 00 00 00 01 f9 f9 f9
>3e4c78		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9 f9
>3e4c88		f9 f9 f9 f9 f9 01 00 00 00 01 f9 f9 f9 f9 f9 f9
>3e4c98		f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9 f9 f9
>3e4ca8		f9 01 f9 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e4cb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4cc8		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 01 01
>3e4cd8		01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4ce8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4cf8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4d08		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e4d18		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4d28		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3e4d38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4d48		00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3e4d58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4d68		01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4d78		f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 01 f9 f9
>3e4d88		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4d98		f9 f9 f9 f9 f9 f9 f9 01 01 01 f9 f9 f9 f9 f9 f9
>3e4da8		f9 f9 f9 01 00 00 00 00 00 00 00 00 00 01 f9 f9
>3e4db8		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9 f9
>3e4dc8		f9 f9 f9 f9 01 00 00 00 01 f9 f9 f9 f9 f9 f9 f9
>3e4dd8		f9 f9 f9 f9 01 01 00 00 00 00 00 01 f9 f9 f9 f9
>3e4de8		01 00 01 f9 01 00 00 00 00 00 00 00 00 00 00 00
>3e4df8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4e08		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 01 01 f9 f9
>3e4e18		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 f9 f9 f9 f9
>3e4e28		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4e38		f9 f9 f9 01 f9 01 01 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4e48		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 00
>3e4e58		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4e68		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 01 00 00 00
>3e4e78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4e88		00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 01 00 00 00
>3e4e98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4ea8		00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4eb8		f9 f9 f9 01 01 00 00 00 00 00 00 00 00 01 f9 f9
>3e4ec8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3e4ed8		f9 f9 f9 01 01 01 01 00 00 00 01 f9 f9 f9 f9 f9
>3e4ee8		f9 f9 f9 01 00 00 00 00 00 00 00 00 00 01 f9 f9
>3e4ef8		f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9 f9 f9
>3e4f08		f9 f9 f9 01 01 00 00 00 01 f9 f9 f9 f9 f9 f9 f9
>3e4f18		f9 f9 f9 01 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3e4f28		f9 01 00 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e4f38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e4f48		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e4f58		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01 00 01 f8 f8 f8
>3e4f68		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e4f78		f8 f8 01 00 01 00 00 01 f8 f8 f8 f8 f8 f8 f8 f8
>3e4f88		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01 01 01 00 00 00
>3e4f98		00 00 00 00 00 00 00 01 f8 f8 f8 f8 f8 f8 f8 f8
>3e4fa8		f8 f8 f8 f8 f8 f8 f8 f8 f8 01 01 00 00 00 00 00
>3e4fb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4fc8		00 00 00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00 00
>3e4fd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e4fe8		00 01 01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e4ff8		f8 01 01 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3e5008		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01
>3e5018		01 01 01 00 00 00 00 00 00 00 01 f8 f8 f8 f8 f8
>3e5028		01 01 01 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3e5038		f8 f8 f8 f8 f8 01 00 00 00 00 00 01 f8 f8 f8 f8
>3e5048		f8 f8 01 00 01 00 00 01 f8 f8 f8 f8 f8 f8 f8 f8
>3e5058		f8 f8 01 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3e5068		f8 01 00 00 01 00 00 00 00 00 00 00 00 00 00 00
>3e5078		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5088		01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e5098		f8 f8 f8 f8 f8 f8 f8 f8 01 01 00 01 01 f8 f8 f8
>3e50a8		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01 01 01
>3e50b8		01 f8 f8 01 f8 01 01 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e50c8		f8 f8 f8 f8 f8 01 f8 f8 01 01 00 00 00 00 00 00
>3e50d8		00 00 00 00 00 00 00 01 f8 f8 f8 f8 f8 f8 f8 f8
>3e50e8		f8 f8 f8 f8 f8 f8 f8 01 01 00 00 00 00 00 00 00
>3e50f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5108		00 00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00 00 00
>3e5118		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5128		00 00 00 01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01
>3e5138		01 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3e5148		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01 01 01 01 00
>3e5158		00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8 f8 01
>3e5168		00 00 01 00 00 00 00 00 00 00 00 00 00 01 01 f8
>3e5178		f8 f8 f8 f8 01 00 00 00 00 00 00 01 f8 01 f8 01
>3e5188		01 01 00 00 00 00 00 01 f8 f8 01 f8 f8 01 f8 f8
>3e5198		f8 01 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3e51a8		f8 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e51b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e51c8		01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e51d8		f8 f8 f8 f8 f8 f8 f8 01 00 00 00 00 00 01 f8 f8
>3e51e8		f8 f8 f8 f8 f8 f8 f8 f8 01 01 01 01 01 00 00 00
>3e51f8		00 01 01 01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e5208		f8 f8 f8 f8 01 00 01 01 00 00 00 00 00 00 00 00
>3e5218		00 00 00 00 00 00 00 00 01 01 f8 f8 f8 f8 f8 f8
>3e5228		f8 f8 f8 01 01 01 01 00 00 00 00 00 00 00 00 00
>3e5238		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5248		00 00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00 00 00
>3e5258		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5268		00 00 00 00 01 01 01 01 f8 f8 01 01 01 01 01 00
>3e5278		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3e5288		f8 f8 f8 f8 f8 f8 f8 01 01 01 01 00 00 00 00 00
>3e5298		00 00 00 00 00 00 00 00 00 01 f8 f8 f8 f8 f8 01
>3e52a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e52b8		f8 f8 f8 f8 01 00 00 00 00 00 01 f8 01 00 01 00
>3e52c8		00 00 00 00 00 00 01 f8 f8 01 00 01 01 00 01 f8
>3e52d8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8
>3e52e8		f8 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e52f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5308		01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e5318		f8 f8 f8 f8 01 01 01 00 00 00 00 00 00 00 01 01
>3e5328		01 f8 f8 f8 f8 01 01 01 00 00 00 00 00 00 00 00
>3e5338		00 00 00 00 01 01 01 01 01 01 01 01 01 01 01 01
>3e5348		01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e5358		00 00 00 00 00 00 00 00 00 00 01 01 01 01 f8 01
>3e5368		01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5378		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5388		00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00 00 00 00
>3e5398		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e53a8		00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 00
>3e53b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e53c8		f8 f8 f8 01 01 01 01 00 00 00 00 00 00 00 00 00
>3e53d8		00 00 00 00 00 00 00 00 00 01 f8 f8 01 f8 01 00
>3e53e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e53f8		01 01 01 01 00 00 00 00 00 00 01 01 00 00 01 00
>3e5408		00 00 00 00 00 00 01 f8 01 00 00 00 00 00 01 01
>3e5418		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8
>3e5428		01 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5438		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5448		00 01 01 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3e5458		f8 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e5468		00 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e5478		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5488		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5498		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00
>3e54a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e54b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e54c8		00 00 01 f8 f8 f8 f8 f8 01 00 00 00 00 00 00 00
>3e54d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e5508		01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5518		00 00 00 00 00 00 00 00 00 01 f8 01 00 01 00 00
>3e5528		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5538		00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00
>3e5548		00 00 00 00 00 00 01 01 00 00 00 00 00 00 00 00
>3e5558		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e5568		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5578		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5588		00 00 00 01 01 01 f8 f8 f8 f8 f8 f8 f8 f8 01 01
>3e5598		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e55a8		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e55b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e5608		00 00 01 f8 f8 01 f8 01 00 00 00 00 00 00 00 00
>3e5618		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e5658		00 00 00 00 00 00 00 00 01 f8 01 00 00 01 00 00
>3e5668		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5678		00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00
>3e5688		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5698		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e56a8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e56b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e56c8		00 00 00 00 00 01 01 01 01 01 01 01 01 01 00 00
>3e56d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 6 times (96 bytes)...
>3e5748		00 01 f8 f8 01 00 01 01 00 00 00 00 00 00 00 00
>3e5758		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e5798		00 00 00 00 00 00 00 00 01 01 00 00 00 00 00 00
>3e57a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e57b8		00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00
>3e57c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e57d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e57e8		00 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e57f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e5888		00 01 f8 01 01 00 01 00 00 00 00 00 00 00 00 00
>3e5898		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e58d8		00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00
>3e58e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e5928		00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5938		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e59c8		00 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e59d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e5a18		00 00 00 00 00 00 00 01 01 00 00 00 00 00 00 00
>3e5a28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 13 times (208 bytes)...
>3e5b08		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5b18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 18 times (288 bytes)...
>3e5c48		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e5c58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 89 times (1424 bytes)...
>3e61f8		00 00 00 00 00 00 00 00
.3e6200						SS_FMX_TXT
>3e6200		00 00 00 00 00 00 00 00		.binary "SplashScreenCode/Graphics Assets/Graphic_FMX.data"
>3e6208		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 42 times (672 bytes)...
>3e64b8		00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00
>3e64c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e6558		00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00
>3e6568		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e65f8		00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00
>3e6608		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e6698		00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00
>3e66a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e66f8		00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00
>3e6708		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6738		00 00 00 00 00 00 00 00 00 01 01 00 00 00 00 00
>3e6748		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e6798		00 00 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e67a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e67d8		00 00 00 00 00 00 00 00 00 00 01 01 00 01 01 00
>3e67e8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e67f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6828		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e6838		01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6848		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6878		00 00 00 00 00 00 00 00 00 00 01 01 00 01 01 00
>3e6888		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6898		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e68c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 ff
>3e68d8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e68e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6918		00 00 00 00 00 00 00 00 00 00 01 ff 01 ff ff 01
>3e6928		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6938		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6968		00 00 00 00 00 00 00 00 00 00 00 00 01 01 ff 01
>3e6978		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e69b8		00 00 00 00 00 00 00 00 00 00 01 ff ff ff ff ff
>3e69c8		01 ff 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e69d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6a08		00 00 00 00 00 00 00 00 00 00 01 01 ff ff ff 01
>3e6a18		00 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6a28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6a38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6a48		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6a58		00 00 00 00 00 00 00 00 00 00 01 ff ff ff ff ff
>3e6a68		ff ff 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6a78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e6aa8		00 00 00 00 00 00 00 00 00 01 ff ff ff ff ff ff
>3e6ab8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6ac8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6ad8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6ae8		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6af8		00 00 00 00 00 00 00 00 00 00 01 ff ff ff ff ff
>3e6b08		ff ff 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b28		01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b48		00 00 00 00 00 00 00 00 01 ff ff ff ff ff ff ff
>3e6b58		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b88		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6b98		00 00 01 01 01 01 01 01 01 01 00 01 ff ff ff ff
>3e6ba8		ff ff ff 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e6bb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e6bc8		ff ff 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6bd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6be8		00 00 00 00 00 00 01 01 ff ff ff ff ff ff ff 01
>3e6bf8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6c08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6c18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e6c28		ff ff 01 01 01 01 01 01 01 00 00 01 01 01 01 01
>3e6c38		01 01 ff ff ff ff ff ff ff ff 01 ff ff ff ff ff
>3e6c48		ff ff ff ff 01 00 00 00 00 00 00 00 00 00 00 00
>3e6c58		00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 ff
>3e6c68		ff ff 01 00 00 00 00 00 00 00 00 00 01 00 00 00
>3e6c78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6c88		00 00 00 00 00 01 ff ff ff ff ff ff ff ff ff 01
>3e6c98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6ca8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6cb8		00 00 00 00 00 00 00 00 00 00 01 01 01 01 ff ff
>3e6cc8		ff ff ff ff ff ff ff ff ff 01 01 ff ff ff ff ff
>3e6cd8		ff ff ff ff ff ff ff ff 01 01 01 ff ff ff ff ff
>3e6ce8		ff ff ff ff ff 01 00 00 00 00 00 00 00 00 00 00
>3e6cf8		00 00 00 00 00 00 00 00 00 00 00 00 01 ff ff ff
>3e6d08		ff ff ff 01 00 00 00 00 00 00 01 01 01 01 00 00
>3e6d18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6d28		00 00 00 01 01 ff ff ff ff ff ff ff ff ff ff 01
>3e6d38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6d48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6d58		00 00 00 01 01 01 01 01 01 01 fe fe fe fe fe fe
>3e6d68		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6d78		fe fe fe fe fe fe fe 01 00 00 00 01 fe fe fe fe
>3e6d88		fe fe fe fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e6d98		00 00 00 00 00 00 00 00 00 00 00 00 01 fe fe fe
>3e6da8		fe fe fe fe 01 00 00 01 01 01 fe fe fe 01 00 00
>3e6db8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6dc8		00 00 01 fe fe fe fe fe fe fe fe fe fe fe 01 00
>3e6dd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6de8		00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01
>3e6df8		01 01 01 fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6e08		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6e18		fe fe fe fe fe fe fe 01 00 00 00 01 fe fe fe fe
>3e6e28		fe fe fe fe 01 00 00 00 00 00 00 00 00 00 00 00
>3e6e38		00 00 00 00 00 00 00 00 00 00 01 01 fe fe fe fe
>3e6e48		fe fe fe fe 01 00 00 01 fe fe fe fe fe fe 01 01
>3e6e58		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6e68		01 01 fe fe fe fe fe fe fe fe fe fe fe 01 00 00
>3e6e78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6e88		00 00 00 00 00 01 01 01 01 01 01 01 fe fe fe fe
>3e6e98		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6ea8		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6eb8		fe fe fe fe fe fe 01 00 00 00 00 00 01 fe fe fe
>3e6ec8		fe fe fe fe fe 01 00 00 00 00 00 00 00 00 00 00
>3e6ed8		00 00 00 00 00 00 00 00 00 01 fe fe fe fe fe fe
>3e6ee8		fe fe fe fe fe 01 00 01 fe fe fe fe fe fe fe fe
>3e6ef8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e6f08		fe fe fe fe fe fe fe fe fe fe fe fe fe 01 00 00
>3e6f18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6f28		00 00 00 01 01 fe fe fe fe fe fe fe fe fe fe fe
>3e6f38		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6f48		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6f58		fe fe fe fe fe fe fe 01 01 01 01 01 fe fe fe fe
>3e6f68		fe fe fe fe fe 01 00 00 00 00 00 00 00 00 00 00
>3e6f78		00 00 00 00 00 00 00 00 01 fe fe fe fe fe fe fe
>3e6f88		fe fe fe fe fe 01 00 01 fe fe fe fe fe fe fe fe
>3e6f98		01 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fe
>3e6fa8		fe fe fe fe fe fe fe fe fe fe fe fe 01 00 00 00
>3e6fb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e6fc8		00 00 00 00 01 01 01 fe fe fe fe fe fe fe fe fe
>3e6fd8		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6fe8		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e6ff8		fe fe fe fe fe fe fe fe 01 01 01 fe fe fe fe fe
>3e7008		fe fe fe fe fe fe 01 00 00 00 00 00 00 00 00 00
>3e7018		00 00 00 00 00 00 00 01 fe fe fe fe fe fe fe fe
>3e7028		fe fe fe fe fe 01 00 01 fe fe fe fe fe fe fe fe
>3e7038		fe 01 00 00 00 00 00 00 00 00 00 00 00 01 fe fe
>3e7048		fe fe fe fe fe fe fe fe fe fe 01 01 00 00 00 00
>3e7058		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7068		00 00 00 00 00 00 00 01 01 01 01 fe fe fe fe fe
>3e7078		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e7088		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e7098		fe fe fe fe fe fe 01 01 00 00 01 fe fe fe fe fe
>3e70a8		fe fe fe fe fe fe 01 00 00 00 00 00 00 00 00 00
>3e70b8		00 00 00 00 00 00 01 fe fe fe fe fe fe fe fe fe
>3e70c8		fe fe fe fe 01 00 00 01 fe fe fe fe fe fe fe fe
>3e70d8		fe 01 00 00 00 00 00 00 00 00 00 01 01 fe fe fe
>3e70e8		fe fe fe fe fe fe fe fe fe 01 00 00 00 00 00 00
>3e70f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7108		00 00 00 00 00 00 00 00 00 00 01 fe fe fe fe fe
>3e7118		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e7128		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe 01
>3e7138		01 01 01 01 01 01 00 00 00 01 fe fe fe fe fe fe
>3e7148		fe fe fe fe fe fe fe 01 00 00 00 00 00 00 00 00
>3e7158		00 00 00 00 00 01 fe fe fe fe fe fe fe fe fe fe
>3e7168		fe fe fe fe 01 00 00 01 fe fe fe fe fe fe fe fe
>3e7178		fe 01 00 00 00 00 00 00 00 01 01 fe fe fe fe fe
>3e7188		fe fe fe fe fe fe fe fe 01 00 00 00 00 00 00 00
>3e7198		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e71a8		00 00 00 00 00 00 00 01 01 01 01 01 fe fe fe fe
>3e71b8		fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe fe
>3e71c8		fe fe fe fe fe fe fe fe 01 01 01 01 01 01 01 00
>3e71d8		00 00 00 00 00 00 00 00 00 01 fe fe fe fe fe fe
>3e71e8		fe fe fe fe fe fe fe 01 00 00 00 00 00 00 00 00
>3e71f8		00 00 00 00 01 fe fe fe fe fe fe fe fe fe fe fe
>3e7208		fe fe fe 01 00 00 00 01 fe fe fe fe fe fe fe fe
>3e7218		fe fe 01 00 00 00 00 00 01 fe fe fe fe fe fe fe
>3e7228		fe fe fe fe fe fe fe 01 00 00 00 00 00 00 00 00
>3e7238		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7248		00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01
>3e7258		fd fd fd 01 01 01 fd fd fd fd fd fd fd fd fd fd
>3e7268		fd fd fd fd fd 01 01 01 00 00 00 00 00 00 00 00
>3e7278		00 00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e7288		fd fd fd fd fd fd fd fd 01 00 00 00 00 00 00 00
>3e7298		00 00 01 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e72a8		fd fd fd 01 00 00 00 01 fd fd fd fd fd fd fd fd
>3e72b8		fd fd 01 00 00 00 01 01 fd fd fd fd fd fd fd fd
>3e72c8		fd fd fd fd fd fd 01 00 00 00 00 00 00 00 00 00
>3e72d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e72e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e72f8		01 01 01 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e7308		fd fd 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e7318		00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e7328		fd fd fd fd fd fd fd fd 01 00 00 00 00 00 00 00
>3e7338		00 01 fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e7348		fd fd 01 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e7358		fd fd 01 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e7368		fd fd fd fd fd fd 01 00 00 00 00 00 00 00 00 00
>3e7378		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7388		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7398		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e73a8		fd 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e73b8		00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e73c8		fd fd fd fd fd fd fd fd 01 00 00 00 00 00 00 00
>3e73d8		01 fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e73e8		fd fd 01 00 00 00 00 01 fd fd fd fd fd fd fd fd
>3e73f8		fd fd 01 00 01 fd fd fd fd fd fd fd fd fd fd fd
>3e7408		fd fd fd fd fd 01 00 00 00 00 00 00 00 00 00 00
>3e7418		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7428		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7438		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e7448		fd 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7458		00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e7468		fd fd fd fd fd fd fd fd 01 00 00 00 00 00 01 01
>3e7478		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e7488		fd 01 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e7498		fd fd fd 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e74a8		fd fd fd fd 01 00 00 00 00 00 00 00 00 00 00 00
>3e74b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e74c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e74d8		00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd
>3e74e8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e74f8		00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e7508		fd fd fd fd fd fd fd fd 01 01 00 00 00 01 fd fd
>3e7518		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e7528		fd 01 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e7538		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e7548		fd fd 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e7558		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7568		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7578		00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd 01
>3e7588		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7598		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e75a8		fd fd fd fd fd fd fd 01 00 01 01 01 01 fd fd fd
>3e75b8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e75c8		01 00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e75d8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e75e8		fd 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e75f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7608		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7618		00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e7628		01 01 01 01 01 01 01 01 00 00 00 00 00 00 00 00
>3e7638		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd
>3e7648		fd fd fd fd fd fd fd fd 01 fd fd fd fd fd fd fd
>3e7658		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd 01
>3e7668		00 00 00 00 00 00 00 00 01 fd fd fd fd fd fd fd
>3e7678		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e7688		fd 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7698		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e76a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e76b8		00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd fd
>3e76c8		fd fd fd fd fd fd fd fd 01 01 01 01 00 00 00 00
>3e76d8		00 00 00 00 01 fd fd fd fd fd fd fd fd fd fd fd
>3e76e8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd
>3e76f8		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd 01
>3e7708		00 00 00 00 00 00 00 00 00 01 fd fd fd fd fd fd
>3e7718		fd fd fd fd fd fd fd fd fd fd fd fd fd fd fd 01
>3e7728		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7738		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7748		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7758		00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7768		fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e7778		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc
>3e7788		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7798		fc fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e77a8		00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc
>3e77b8		fc fc fc fc fc fc fc fc fc fc fc fc fc 01 01 00
>3e77c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e77d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e77e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e77f8		01 01 fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7808		fc fc fc fc fc fc fc fc fc fc fc 01 01 00 00 00
>3e7818		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc
>3e7828		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7838		fc fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e7848		00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc
>3e7858		fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e7868		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7878		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7888		00 00 00 00 00 00 00 00 00 00 01 01 01 01 fc fc
>3e7898		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e78a8		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e78b8		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc
>3e78c8		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e78d8		fc fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e78e8		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3e78f8		fc fc fc fc fc fc fc fc fc fc fc 01 01 00 00 00
>3e7908		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7918		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7928		00 00 00 00 00 00 01 01 01 01 fc fc fc fc fc fc
>3e7938		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7948		fc fc fc fc fc fc fc fc fc fc fc 01 01 01 01 01
>3e7958		01 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 fc
>3e7968		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7978		fc fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e7988		00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc
>3e7998		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e79a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e79b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e79c8		00 00 00 01 01 01 fc fc fc fc fc fc fc fc fc fc
>3e79d8		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e79e8		fc fc fc fc fc fc fc fc fc fc fc 01 01 00 00 00
>3e79f8		00 00 01 fc fc fc fc fc fc fc fc fc fc 01 00 01
>3e7a08		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7a18		fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00
>3e7a28		00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc
>3e7a38		fc fc fc fc fc fc fc fc 01 01 00 00 00 00 00 00
>3e7a48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7a58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e7a68		01 01 01 fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7a78		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7a88		fc fc fc fc fc fc fc fc 01 01 01 00 00 00 00 00
>3e7a98		00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00 01
>3e7aa8		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7ab8		fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00
>3e7ac8		00 00 00 00 00 00 01 01 fc fc fc fc fc fc fc fc
>3e7ad8		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3e7ae8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7af8		00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01
>3e7b08		01 00 00 01 fc fc fc fc fc fc fc fc fc fc fc fc
>3e7b18		fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc fc
>3e7b28		fc fc 01 01 01 01 01 01 00 00 00 00 00 00 00 00
>3e7b38		00 01 fc fc fc fc fc fc fc fc fc fc 01 00 00 01
>3e7b48		fc fc fc fc fc fc fc fc fc fc fc fc fc fc 01 fc
>3e7b58		fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e7b68		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e7b78		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3e7b88		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7b98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7ba8		00 00 00 01 01 01 01 01 fc fc fc fc fc fc fc fc
>3e7bb8		fc fc fc fc fc fc fc fc fc fc fc fc 01 01 01 01
>3e7bc8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7bd8		01 fc fc fc fc fc fc fc fc fc fc fc 01 00 00 01
>3e7be8		fc fc fc fc fc fc fc fc fc fc fc fc fc 01 00 01
>3e7bf8		fc fc fc fc fc fc fc fc fc fc fc fc 01 00 00 00
>3e7c08		00 00 00 00 00 01 01 fc fc fc fc fc fc fc fc fc
>3e7c18		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3e7c28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7c38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7c48		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e7c58		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7c68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e7c78		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7c88		01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00 01
>3e7c98		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7ca8		00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb
>3e7cb8		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e7cc8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7cd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7ce8		00 00 00 00 00 01 01 01 fb fb fb fb fb fb fb fb
>3e7cf8		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7d08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e7d18		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7d28		01 fb fb fb fb fb fb fb fb fb fb 01 00 00 00 01
>3e7d38		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e7d48		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb
>3e7d58		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e7d68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7d78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7d88		00 00 00 01 01 fb fb 01 01 01 01 fb fb fb fb fb
>3e7d98		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7da8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e7db8		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7dc8		00 01 fb fb fb fb fb fb fb 01 01 00 00 00 01 fb
>3e7dd8		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7de8		00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e7df8		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e7e08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7e18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7e28		00 01 01 00 01 01 01 00 00 00 00 01 fb fb fb fb
>3e7e38		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e7e48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb
>3e7e58		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7e68		00 01 01 fb fb fb fb fb 01 00 00 00 00 00 01 fb
>3e7e78		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7e88		00 01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e7e98		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e7ea8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7eb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7ec8		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e7ed8		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e7ee8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb
>3e7ef8		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3e7f08		00 00 00 01 01 01 01 01 00 00 00 00 00 01 fb fb
>3e7f18		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 01
>3e7f28		01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e7f38		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7f48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7f58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7f68		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e7f78		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e7f88		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb
>3e7f98		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e7fa8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb
>3e7fb8		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 01
>3e7fc8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e7fd8		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e7fe8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e7ff8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8008		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e8018		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e8028		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb
>3e8038		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e8048		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e8058		fb fb fb fb fb fb fb fb 01 00 00 00 00 01 01 fb
>3e8068		fb fb fb fb fb fb fb fb fb fb fb 01 fb fb fb fb
>3e8078		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3e8088		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8098		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e80a8		00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb fb
>3e80b8		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e80c8		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e80d8		fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00
>3e80e8		00 00 00 00 00 00 00 00 00 00 00 00 01 fb fb fb
>3e80f8		fb fb fb fb fb fb fb 01 00 00 00 00 01 fb fb fb
>3e8108		fb fb fb fb fb fb fb fb fb fb 01 00 01 01 01 fb
>3e8118		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3e8128		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8138		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8148		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e8158		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00
>3e8168		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3e8178		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00
>3e8188		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3e8198		fa fa fa fa fa fa fa 01 00 00 00 01 fa fa fa fa
>3e81a8		fa fa fa fa fa fa fa fa fa fa fa 01 01 00 00 01
>3e81b8		fa fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00
>3e81c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e81d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e81e8		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e81f8		fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00
>3e8208		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e8218		fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00
>3e8228		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e8238		fa fa fa fa fa fa 01 00 00 00 01 fa fa fa fa fa
>3e8248		fa fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00
>3e8258		01 fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00
>3e8268		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8278		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8288		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e8298		fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00
>3e82a8		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e82b8		fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00
>3e82c8		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3e82d8		fa fa fa fa fa fa 01 00 00 00 01 fa fa fa fa fa
>3e82e8		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3e82f8		01 fa fa fa fa fa fa fa fa fa fa fa 01 00 00 00
>3e8308		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8318		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8328		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e8338		fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00 00
>3e8348		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e8358		fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00 00
>3e8368		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e8378		fa fa fa fa fa fa 01 00 00 01 fa fa fa fa fa fa
>3e8388		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3e8398		00 01 fa fa fa fa fa fa fa fa fa fa fa 01 00 00
>3e83a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e83b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e83c8		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e83d8		fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00 00
>3e83e8		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e83f8		fa fa fa fa 01 00 00 00 00 00 00 00 00 00 00 00
>3e8408		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e8418		fa fa fa fa fa 01 00 00 01 fa fa fa fa fa fa fa
>3e8428		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3e8438		00 01 fa fa fa fa fa fa fa fa fa fa fa 01 00 00
>3e8448		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8458		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8468		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e8478		fa fa fa 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e8488		00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa
>3e8498		fa fa fa 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e84a8		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e84b8		fa fa fa fa 01 00 00 01 fa fa fa fa fa fa fa fa
>3e84c8		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00
>3e84d8		00 00 01 fa fa fa fa fa fa fa fa fa fa fa 01 00
>3e84e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e84f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8508		00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa fa
>3e8518		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8528		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e8538		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8548		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e8558		fa fa fa fa 01 00 00 01 fa fa fa fa fa fa fa fa
>3e8568		fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00
>3e8578		00 00 01 fa fa fa fa fa fa fa fa fa fa fa 01 00
>3e8588		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8598		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e85a8		00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa fa
>3e85b8		fa fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e85c8		00 00 00 00 00 00 00 00 00 01 01 fa fa fa fa fa
>3e85d8		01 fa 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e85e8		00 00 00 00 00 00 00 00 00 01 fa fa fa fa fa fa
>3e85f8		fa fa fa 01 00 00 01 fa fa fa fa fa fa fa fa fa
>3e8608		fa fa fa fa fa 01 00 00 00 00 00 00 00 00 00 00
>3e8618		00 00 00 01 fa fa fa fa fa fa fa fa fa fa 01 00
>3e8628		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8638		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8648		00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9
>3e8658		f9 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8668		00 00 00 00 00 00 00 00 00 01 00 01 f9 f9 f9 01
>3e8678		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8688		00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9
>3e8698		f9 f9 f9 01 00 01 f9 f9 f9 f9 01 01 f9 01 01 01
>3e86a8		f9 f9 f9 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e86b8		00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e86c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e86d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e86e8		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e86f8		f9 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8708		00 00 00 00 00 00 00 00 01 01 00 01 01 01 01 00
>3e8718		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8728		00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9
>3e8738		f9 f9 01 00 00 01 01 01 01 01 00 00 01 00 00 00
>3e8748		01 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8758		00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e8768		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8778		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8788		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e8798		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e87a8		00 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00
>3e87b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e87c8		00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9
>3e87d8		f9 01 00 00 00 00 01 01 01 00 00 00 00 00 00 01
>3e87e8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e87f8		00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 01 f9 f9
>3e8808		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8818		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8828		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e8838		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8848		00 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00
>3e8858		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8868		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e8878		f9 01 00 00 00 01 01 01 00 00 00 00 00 00 00 01
>3e8888		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8898		00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 01 00 01 f9
>3e88a8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e88b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e88c8		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 01 00
>3e88d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e88e8		00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00
>3e88f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8908		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9
>3e8918		01 00 00 00 00 01 01 00 00 00 00 00 00 00 00 00
>3e8928		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8938		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 01 01 f9
>3e8948		f9 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8958		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8968		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 01 00 00
>3e8978		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e89a8		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e89b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e89c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e89d8		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 01 00 01
>3e89e8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e89f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8a08		00 00 00 00 00 01 f9 f9 f9 f9 01 00 01 01 00 00
>3e8a18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8a48		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 f9 f9 01
>3e8a58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8a68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8a78		00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 01 00 00
>3e8a88		00 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8a98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8aa8		00 00 00 00 00 01 f9 f9 f9 01 00 01 01 00 00 00
>3e8ab8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8ae8		00 00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 01 01 00
>3e8af8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8b08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8b18		00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 01 00 00
>3e8b28		00 01 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8b38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8b48		00 00 00 00 00 01 f8 01 01 00 00 01 00 00 00 00
>3e8b58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8b88		00 00 00 00 00 01 f9 f9 f9 f9 f9 f9 01 00 00 00
>3e8b98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8ba8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8bb8		00 00 00 00 00 00 00 00 01 f9 f9 f9 f9 f9 01 00
>3e8bc8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8bd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8be8		00 00 00 00 01 f8 01 00 00 00 00 01 00 00 00 00
>3e8bf8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8c28		00 00 00 00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00
>3e8c38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8c48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8c58		00 00 00 00 00 00 00 00 00 01 f8 f8 f8 f8 01 00
>3e8c68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8c78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8c88		00 00 00 00 01 f8 01 00 00 00 01 00 00 00 00 00
>3e8c98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8cc8		00 00 00 00 00 01 f8 f8 f8 f8 f8 01 00 00 00 00
>3e8cd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8ce8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8cf8		00 00 00 00 00 00 00 00 00 00 01 f8 f8 01 01 01
>3e8d08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8d18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8d28		00 00 00 00 01 01 00 00 00 00 00 00 00 00 00 00
>3e8d38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8d68		00 00 00 00 01 f8 f8 f8 f8 f8 f8 01 00 00 00 00
>3e8d78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8d88		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8d98		00 00 00 00 00 00 00 00 00 00 01 f8 01 00 00 01
>3e8da8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8db8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8dc8		00 00 00 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e8dd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e8e08		00 00 00 00 01 f8 f8 f8 f8 f8 01 00 00 00 00 00
>3e8e18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8e28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8e38		00 00 00 00 00 00 00 00 00 00 00 01 f8 01 00 00
>3e8e48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 5 times (80 bytes)...
>3e8ea8		00 00 00 00 01 f8 f8 f8 01 01 00 00 00 00 00 00
>3e8eb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8ec8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8ed8		00 00 00 00 00 00 00 00 00 00 00 00 01 01 00 00
>3e8ee8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 5 times (80 bytes)...
>3e8f48		00 00 00 00 01 f8 f8 01 00 01 00 00 00 00 00 00
>3e8f58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8f68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e8f78		00 00 00 00 00 00 00 00 00 00 00 00 00 01 01 00
>3e8f88		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 5 times (80 bytes)...
>3e8fe8		00 00 00 01 f8 f8 01 01 00 00 00 00 00 00 00 00
>3e8ff8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9008		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9018		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3e9028		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 5 times (80 bytes)...
>3e9088		00 00 00 01 f8 01 00 00 00 00 00 00 00 00 00 00
>3e9098		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e90a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e90b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e90c8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e90d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e9128		00 00 00 01 01 00 00 00 00 00 00 00 00 00 00 00
>3e9138		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e91c8		00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e91d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 8 times (128 bytes)...
>3e9268		00 00 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e9278		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 23 times (368 bytes)...
>3e93f8		00 00 00 00 00 00 00 00
.3e9400						SS_UPlus_TXT
>3e9400		00 00 00 00 00 00 00 00		.binary "SplashScreenCode/Graphics Assets/Graphic_UPlus.data"
>3e9408		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 14 times (224 bytes)...
>3e94f8		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9508		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e9558		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9568		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e95b8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e95c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e9608		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e9618		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9628		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e9668		00 00 00 00 00 00 01 01 00 00 00 00 00 00 00 01
>3e9678		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9688		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 3 times (48 bytes)...
>3e96c8		00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 01
>3e96d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e9728		00 00 00 00 00 01 01 00 00 00 01 01 01 01 fe 01
>3e9738		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e9788		00 00 00 00 01 fe 01 00 00 00 01 fe fe fe fe 01
>3e9798		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e97e8		00 00 00 00 01 fe 01 00 00 01 fe fe fe fe 01 00
>3e97f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e9848		00 00 00 01 fd fd 01 00 01 fd fd fd fd fd 01 00
>3e9858		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 4 times (64 bytes)...
>3e98a8		00 00 01 fd fd fd fd 01 fd fd fd fd fd fd 01 00
>3e98b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e98e8		00 00 00 00 00 00 00 00 00 00 00 01 01 01 00 00
>3e98f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9908		00 00 01 fd fd fd fd fd fd fd fd fd fd 01 00 00
>3e9918		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e9948		00 00 00 00 00 00 00 00 00 00 01 fd fd fd 01 00
>3e9958		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9968		00 01 fd fd fd fd fd fd fd fd fd fd fd 01 00 00
>3e9978		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3e99a8		00 00 00 00 00 00 00 00 00 01 fd fd fd fd fd 01
>3e99b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e99c8		00 01 fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3e99d8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00
>3e99e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e99f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9a08		00 00 00 00 00 00 00 01 01 fd fd fd fd fd fd fd
>3e9a18		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9a28		01 fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3e9a38		00 00 00 00 00 00 00 00 00 00 00 00 01 01 00 00
>3e9a48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9a58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9a68		00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e9a78		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e9a88		fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00
>3e9a98		00 00 00 00 00 00 00 00 00 00 00 01 fd 01 00 00
>3e9aa8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9ab8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9ac8		00 00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd
>3e9ad8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3e9ae8		fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00
>3e9af8		00 00 00 00 00 00 00 00 00 00 01 fd fd fd 01 01
>3e9b08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9b18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9b28		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e9b38		01 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc
>3e9b48		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e9b58		00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc
>3e9b68		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9b78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9b88		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e9b98		01 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc
>3e9ba8		fc fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00
>3e9bb8		00 00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc
>3e9bc8		fc 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9bd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9be8		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc
>3e9bf8		01 00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3e9c08		fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3e9c18		00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e9c28		fc 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9c38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9c48		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc 01
>3e9c58		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3e9c68		fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3e9c78		00 00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc
>3e9c88		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9c98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9ca8		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01
>3e9cb8		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3e9cc8		fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00
>3e9cd8		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc 01
>3e9ce8		00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9cf8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9d08		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01
>3e9d18		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3e9d28		fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00
>3e9d38		00 00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc
>3e9d48		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9d58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9d68		00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e9d78		00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc
>3e9d88		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3e9d98		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e9da8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9db8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9dc8		00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00
>3e9dd8		00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc
>3e9de8		fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00
>3e9df8		00 00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc
>3e9e08		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9e18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9e28		00 01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00
>3e9e38		00 00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb
>3e9e48		fb fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00
>3e9e58		00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb 01
>3e9e68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9e78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9e88		00 01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00
>3e9e98		00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb
>3e9ea8		fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00
>3e9eb8		00 00 00 00 01 fb fb fb fb fb fb fb fb fb 01 00
>3e9ec8		00 00 00 00 00 00 01 01 01 01 00 00 00 00 00 00
>3e9ed8		00 00 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e9ee8		00 01 fb fb fb fb fb fb fb fb fb fb 01 00 00 00
>3e9ef8		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e9f08		fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00
>3e9f18		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb 01
>3e9f28		01 01 01 01 01 01 01 fb fb fb 01 01 01 01 01 01
>3e9f38		01 01 01 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e9f48		01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00
>3e9f58		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3e9f68		fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00
>3e9f78		00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb
>3e9f88		fb fb fb fb fb fb fb fb fb 01 01 01 01 01 00 00
>3e9f98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3e9fa8		01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00
>3e9fb8		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3e9fc8		fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00
>3e9fd8		00 00 01 fb fb fb fb fb fb fb fb fb fb fb fb fb
>3e9fe8		fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00 00
>3e9ff8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3ea008		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3ea018		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3ea028		fb fb fb 01 00 00 00 00 00 00 00 00 00 01 01 01
>3ea038		01 01 fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3ea048		fb fb fb fb fb fb fb fb fb 01 01 01 01 01 01 01
>3ea058		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3ea068		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3ea078		00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb
>3ea088		fb fb 01 00 00 00 00 00 00 01 01 01 01 fb fb fb
>3ea098		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3ea0a8		fb fb fb fb fb fb fb fb fb fb 01 01 00 00 00 00
>3ea0b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3ea0c8		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3ea0d8		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3ea0e8		fb fb 01 00 00 00 01 01 01 fb fb fb fb fb fb fb
>3ea0f8		fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb fb
>3ea108		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3ea118		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa
>3ea128		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3ea138		00 00 00 00 00 01 fa fa fa fa fa fa fa fa fa fa
>3ea148		fa 01 00 00 01 01 fa fa fa fa fa fa fa fa fa fa
>3ea158		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea168		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3ea178		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa
>3ea188		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3ea198		00 00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa
>3ea1a8		01 00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa
>3ea1b8		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea1c8		fa fa fa fa fa fa fa fa 01 01 00 00 00 00 00 00
>3ea1d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa
>3ea1e8		fa fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00
>3ea1f8		00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa
>3ea208		01 00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea218		fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea228		fa fa fa fa fa 01 01 01 00 00 00 00 00 00 00 00
>3ea238		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3ea248		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3ea258		00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa
>3ea268		01 00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea278		fa fa fa fa fa fa fa fa fa fa fa fa fa fa 01 01
>3ea288		01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3ea298		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3ea2a8		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3ea2b8		00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa
>3ea2c8		01 00 00 01 01 01 fa fa fa fa fa fa fa fa fa fa
>3ea2d8		fa fa fa fa fa fa fa fa fa fa fa fa 01 01 00 01
>3ea2e8		01 01 01 01 01 00 00 00 00 00 00 00 00 00 00 00
>3ea2f8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3ea308		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3ea318		00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa 01
>3ea328		00 00 00 00 00 00 01 01 fa fa fa fa fa fa fa fa
>3ea338		fa fa fa fa fa fa fa fa fa fa 01 01 00 00 00 00
>3ea348		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea358		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3ea368		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3ea378		01 fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00
>3ea388		00 00 00 00 00 00 00 00 01 01 01 01 01 fa fa fa
>3ea398		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3ea3a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea3b8		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3ea3c8		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 01
>3ea3d8		fa fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00
>3ea3e8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3ea3f8		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3ea408		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea418		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea428		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9
>3ea438		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3ea448		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9
>3ea458		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00
>3ea468		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea478		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea488		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9
>3ea498		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00
>3ea4a8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9
>3ea4b8		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00
>3ea4c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea4d8		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea4e8		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 01 01 f9 f9
>3ea4f8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00
>3ea508		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea518		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00
>3ea528		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea538		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea548		f9 f9 f9 f9 f9 f9 f9 f9 01 00 01 01 f9 f9 f9 f9
>3ea558		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00
>3ea568		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea578		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00 00
>3ea588		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea598		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea5a8		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 f9 f9 f9 f9 f9 f9
>3ea5b8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00
>3ea5c8		00 00 00 00 00 00 00 00 00 00 00 00 01 01 01 01
>3ea5d8		01 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00 00
>3ea5e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea5f8		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea608		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3ea618		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00
>3ea628		00 00 00 00 00 00 00 00 00 00 00 01 01 01 01 01
>3ea638		00 01 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00 00
>3ea648		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea658		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea668		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3ea678		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3ea688		00 00 00 00 00 00 00 00 00 00 00 01 01 01 01 01
>3ea698		00 01 f9 f9 f9 01 00 00 00 00 00 00 00 00 00 00
>3ea6a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea6b8		00 00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9
>3ea6c8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3ea6d8		f9 f9 f9 f9 f9 f9 01 01 00 00 00 00 00 00 00 00
>3ea6e8		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 01 00
>3ea6f8		01 f9 01 f9 f9 01 00 00 00 00 00 00 00 00 00 00
>3ea708		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea718		00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3ea728		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea738		f8 f8 f8 f8 f8 01 00 00 00 00 00 00 00 00 00 00
>3ea748		00 00 00 00 00 00 00 00 00 00 01 f8 f8 01 00 00
>3ea758		01 01 00 01 01 00 00 00 00 00 00 00 00 00 00 00
>3ea768		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea778		00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3ea788		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea798		f8 f8 f8 f8 01 00 00 00 00 00 00 00 00 00 00 00
>3ea7a8		00 00 00 00 00 00 00 00 00 00 01 f8 f8 01 00 00
>3ea7b8		01 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea7c8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea7d8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3ea7e8		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea7f8		f8 f8 f8 01 00 00 00 00 00 00 00 00 00 00 00 00
>3ea808		00 00 00 00 00 00 00 00 00 00 01 f8 f8 01 00 00
>3ea818		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea828		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea838		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3ea848		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea858		f8 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea868		00 00 00 00 00 00 00 00 00 00 01 f8 01 00 00 01
>3ea878		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea888		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea898		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8
>3ea8a8		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea8b8		f8 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea8c8		00 00 00 00 00 00 00 00 00 00 01 01 00 00 00 01
>3ea8d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea8e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea8f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3ea908		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3ea918		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea928		00 00 00 00 00 00 00 00 00 00 01 01 00 00 00 00
>3ea938		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3ea968		01 f8 f8 f8 f8 f8 f8 f8 f8 f8 01 f8 f8 01 01 01
>3ea978		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea988		00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00
>3ea998		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3ea9c8		00 01 01 01 f8 f8 f8 01 01 01 00 01 01 00 00 00
>3ea9d8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ea9e8		00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00
>3ea9f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eaa28		00 00 00 00 01 01 01 00 00 00 00 00 00 00 00 00
>3eaa38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 27 times (432 bytes)...
>3eabf8		00 00 00 00 00 00 00 00
.3eac00						SS_U_TXT
>3eac00		00 00 00 00 00 00 00 00		.binary "SplashScreenCode/Graphics Assets/Graphic_U.data"
>3eac08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 10 times (160 bytes)...
>3eacb8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eacc8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eacf8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead08		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3ead38		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead48		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3ead68		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 01
>3ead78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eada8		00 00 00 00 00 01 01 00 00 00 00 00 00 00 01 01
>3eadb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eade8		00 00 00 00 00 01 00 00 00 00 00 00 00 01 01 00
>3eadf8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eae28		00 00 00 00 01 01 00 00 00 01 01 01 01 fe 01 00
>3eae38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eae68		00 00 00 01 fe 01 00 00 00 01 fe fe fe fe 01 00
>3eae78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eaea8		00 00 00 01 fe 01 00 00 01 fe fe fe fe 01 00 00
>3eaeb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eaee8		00 00 01 fd fd 01 00 01 fd fd fd fd fd 01 00 00
>3eaef8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eaf28		00 01 fd fd fd fd 01 fd fd fd fd fd fd 01 00 00
>3eaf38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eaf48		00 00 00 00 00 00 00 00 00 00 01 01 01 00 00 00
>3eaf58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eaf68		00 01 fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3eaf78		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eaf88		00 00 00 00 00 00 00 00 00 01 fd fd fd 01 00 00
>3eaf98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eafa8		01 fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00
>3eafb8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eafc8		00 00 00 00 00 00 00 00 01 fd fd fd fd fd 01 00
>3eafd8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eafe8		01 fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00
>3eaff8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb008		00 00 00 00 00 00 01 01 fd fd fd fd fd fd fd 01
>3eb018		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3eb028		fd fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00
>3eb038		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb048		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd 01
>3eb058		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fd
>3eb068		fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00 00
>3eb078		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb088		00 00 00 00 00 01 fd fd fd fd fd fd fd fd fd 01
>3eb098		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fd
>3eb0a8		fd fd fd fd fd fd fd fd fd fd 01 00 00 00 00 00
>3eb0b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb0c8		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc 01
>3eb0d8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3eb0e8		fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3eb0f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb108		00 00 00 00 01 fc fc fc fc fc fc fc fc fc fc 01
>3eb118		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc
>3eb128		fc fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00
>3eb138		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb148		00 00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01
>3eb158		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3eb168		fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00
>3eb178		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb188		00 00 00 01 fc fc fc fc fc fc fc fc fc fc 01 00
>3eb198		00 00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc
>3eb1a8		fc fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00
>3eb1b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb1c8		00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00
>3eb1d8		00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc
>3eb1e8		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3eb1f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb208		00 00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00
>3eb218		00 00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc
>3eb228		fc fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00
>3eb238		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb248		00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00 00
>3eb258		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3eb268		fc fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00
>3eb278		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb288		00 01 fc fc fc fc fc fc fc fc fc fc fc 01 00 00
>3eb298		00 00 00 00 00 00 00 00 00 00 01 fc fc fc fc fc
>3eb2a8		fc fc fc fc fc 01 00 00 00 00 00 00 00 00 00 00
>3eb2b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb2c8		01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00
>3eb2d8		00 00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb
>3eb2e8		fb fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00
>3eb2f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb308		01 fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00
>3eb318		00 00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb
>3eb328		fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00
>3eb338		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb348		01 fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3eb358		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3eb368		fb fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00
>3eb378		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3eb388		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3eb398		00 00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb
>3eb3a8		fb fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00
>3eb3b8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3eb3c8		fb fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00
>3eb3d8		00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb
>3eb3e8		fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb3f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb
>3eb408		fb fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00
>3eb418		00 00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb
>3eb428		fb fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb438		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb
>3eb448		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3eb458		00 00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb
>3eb468		fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb478		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 fb
>3eb488		fb fb fb fb fb fb fb fb fb 01 00 00 00 00 00 00
>3eb498		00 00 00 00 01 fb fb fb fb fb fb fb fb fb fb fb
>3eb4a8		fb 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb4b8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3eb4c8		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3eb4d8		00 00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa
>3eb4e8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb4f8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3eb508		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3eb518		00 00 00 01 fa fa fa fa fa fa fa fa fa fa fa 01
>3eb528		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb538		00 00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa
>3eb548		fa fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00
>3eb558		00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa 01
>3eb568		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb578		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3eb588		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3eb598		00 00 01 fa fa fa fa fa fa fa fa fa fa fa fa 01
>3eb5a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb5b8		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3eb5c8		fa fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00
>3eb5d8		00 01 fa fa fa fa fa fa fa fa fa fa fa fa fa 01
>3eb5e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb5f8		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3eb608		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 00
>3eb618		01 fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00
>3eb628		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb638		00 00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa
>3eb648		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 00 01
>3eb658		fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00 00
>3eb668		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb678		00 00 00 00 00 00 00 00 00 00 00 01 fa fa fa fa
>3eb688		fa fa fa fa fa fa fa 01 00 00 00 00 00 00 01 fa
>3eb698		fa fa fa fa fa fa fa fa fa fa fa fa fa 01 00 00
>3eb6a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb6b8		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb6c8		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 01 f9 f9
>3eb6d8		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00
>3eb6e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb6f8		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb708		f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 01 f9 f9
>3eb718		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00
>3eb728		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb738		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb748		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 01 01 f9 f9 f9
>3eb758		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00
>3eb768		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb778		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb788		f9 f9 f9 f9 f9 f9 f9 01 00 01 01 f9 f9 f9 f9 f9
>3eb798		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00
>3eb7a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb7b8		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb7c8		f9 f9 f9 f9 f9 f9 f9 f9 01 f9 f9 f9 f9 f9 f9 f9
>3eb7d8		f9 f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00
>3eb7e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb7f8		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb808		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3eb818		f9 f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00
>3eb828		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb838		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb848		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3eb858		f9 f9 f9 f9 f9 f9 f9 01 00 00 00 00 00 00 00 00
>3eb868		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb878		00 00 00 00 00 00 00 00 00 00 00 01 f9 f9 f9 f9
>3eb888		f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9 f9
>3eb898		f9 f9 f9 f9 f9 01 01 00 00 00 00 00 00 00 00 00
>3eb8a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb8b8		00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8 f8
>3eb8c8		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3eb8d8		f8 f8 f8 f8 01 00 00 00 00 00 00 00 00 00 00 00
>3eb8e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb8f8		00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8 f8
>3eb908		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3eb918		f8 f8 f8 01 00 00 00 00 00 00 00 00 00 00 00 00
>3eb928		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb938		00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3eb948		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3eb958		f8 f8 01 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb968		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb978		00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8 f8
>3eb988		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3eb998		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb9a8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb9b8		00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8 f8
>3eb9c8		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8
>3eb9d8		01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb9e8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eb9f8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 f8
>3eba08		f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 f8 01
>3eba18		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eba28		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
>3eba38		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
>3eba48		f8 f8 f8 f8 f8 f8 f8 f8 f8 01 f8 f8 01 01 01 00
>3eba58		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3eba88		01 01 01 f8 f8 f8 01 01 01 00 01 01 00 00 00 00
>3eba98		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 2 times (32 bytes)...
>3ebac8		00 00 00 01 01 01 00 00 00 00 00 00 00 00 00 00
>3ebad8		00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
;		...repeated 17 times (272 bytes)...
>3ebbf8		00 00 00 00 00 00 00 00
.3f0000						FONT_4_BANK0
>3f0000		00 00 00 00 00 00 00 00		.binary "FONT/Bm437_PhoenixEGA_8x8.bin", 0, 2048
>3f0008		7e 81 a5 81 bd 99 81 7e 3c 7e db ff c3 7e 3c 00
>3f0018		00 ee fe fe 7c 38 10 00 10 38 7c fe 7c 38 10 00
>3f0028		00 3c 18 ff ff 08 18 00 10 38 7c fe fe 10 38 00
>3f0038		00 00 18 3c 18 00 00 00 ff ff e7 c3 e7 ff ff ff
>3f0048		00 3c 42 81 81 42 3c 00 ff c3 bd 7e 7e bd c3 ff
>3f0058		01 03 07 0f 1f 3f 7f ff ff fe fc f8 f0 e0 c0 80
>3f0068		04 06 07 04 04 fc f8 00 0c 0a 0d 0b f9 f9 1f 1f
>3f0078		00 92 7c 44 c6 7c 92 00 00 00 60 78 7e 78 60 00
>3f0088		00 00 06 1e 7e 1e 06 00 18 7e 18 18 18 18 7e 18
>3f0098		66 66 66 66 66 00 66 00 ff b6 76 36 36 36 36 00
>3f00a8		7e c1 dc 22 22 1f 83 7e 00 00 00 7e 7e 00 00 00
>3f00b8		18 7e 18 18 7e 18 00 ff 18 7e 18 18 18 18 18 00
>3f00c8		18 18 18 18 18 7e 18 00 00 04 06 ff 06 04 00 00
>3f00d8		00 20 60 ff 60 20 00 00 00 00 00 c0 c0 c0 ff 00
>3f00e8		00 24 66 ff 66 24 00 00 00 00 10 38 7c fe 00 00
>3f00f8		00 00 00 fe 7c 38 10 00 00 00 00 00 00 00 00 00
>3f0108		30 30 30 30 30 00 30 00 66 66 00 00 00 00 00 00
>3f0118		6c 6c fe 6c fe 6c 6c 00 10 7c d2 7c 86 7c 10 00
>3f0128		f0 96 fc 18 3e 72 de 00 30 48 30 78 ce cc 78 00
>3f0138		0c 0c 18 00 00 00 00 00 10 60 c0 c0 c0 60 10 00
>3f0148		10 0c 06 06 06 0c 10 00 00 54 38 fe 38 54 00 00
>3f0158		00 18 18 7e 18 18 00 00 00 00 00 00 00 00 18 70
>3f0168		00 00 00 7e 00 00 00 00 00 00 00 00 00 00 18 00
>3f0178		02 06 0c 18 30 60 c0 00 7c ce de f6 e6 e6 7c 00
>3f0188		18 38 78 18 18 18 3c 00 7c c6 06 0c 30 60 fe 00
>3f0198		7c c6 06 3c 06 c6 7c 00 0e 1e 36 66 fe 06 06 00
>3f01a8		fe c0 c0 fc 06 06 fc 00 7c c6 c0 fc c6 c6 7c 00
>3f01b8		fe 06 0c 18 30 60 60 00 7c c6 c6 7c c6 c6 7c 00
>3f01c8		7c c6 c6 7e 06 c6 7c 00 00 30 00 00 00 30 00 00
>3f01d8		00 30 00 00 00 30 20 00 00 1c 30 60 30 1c 00 00
>3f01e8		00 00 7e 00 7e 00 00 00 00 70 18 0c 18 70 00 00
>3f01f8		7c c6 0c 18 30 00 30 00 7c 82 9a aa aa 9e 7c 00
>3f0208		7c c6 c6 fe c6 c6 c6 00 fc 66 66 7c 66 66 fc 00
>3f0218		7c c6 c0 c0 c0 c6 7c 00 fc 66 66 66 66 66 fc 00
>3f0228		fe 62 68 78 68 62 fe 00 fe 62 68 78 68 60 f0 00
>3f0238		7c c6 c6 c0 de c6 7c 00 c6 c6 c6 fe c6 c6 c6 00
>3f0248		3c 18 18 18 18 18 3c 00 1e 0c 0c 0c 0c cc 78 00
>3f0258		c6 cc d8 f0 d8 cc c6 00 f0 60 60 60 60 62 fe 00
>3f0268		c6 ee fe d6 c6 c6 c6 00 c6 e6 f6 de ce c6 c6 00
>3f0278		7c c6 c6 c6 c6 c6 7c 00 fc 66 66 7c 60 60 f0 00
>3f0288		7c c6 c6 c6 c6 c6 7c 0c fc 66 66 7c 66 66 e6 00
>3f0298		7c c6 c0 7c 06 c6 7c 00 7e 5a 18 18 18 18 3c 00
>3f02a8		c6 c6 c6 c6 c6 c6 7c 00 c6 c6 c6 c6 c6 6c 38 00
>3f02b8		c6 c6 c6 c6 d6 ee c6 00 c6 6c 38 38 38 6c c6 00
>3f02c8		66 66 66 3c 18 18 3c 00 fe c6 0c 18 30 66 fe 00
>3f02d8		1c 18 18 18 18 18 1c 00 c0 60 30 18 0c 06 02 00
>3f02e8		70 30 30 30 30 30 70 00 00 00 10 38 6c c6 00 00
>3f02f8		00 00 00 00 00 00 00 ff 30 30 18 00 00 00 00 00
>3f0308		00 00 7c 06 7e c6 7e 00 c0 c0 fc c6 c6 c6 fc 00
>3f0318		00 00 7c c6 c0 c6 7c 00 06 06 7e c6 c6 c6 7e 00
>3f0328		00 00 7c c6 fe c0 7c 00 3c 66 60 f0 60 60 60 00
>3f0338		00 00 7e c6 c6 7e 06 7c c0 c0 fc c6 c6 c6 c6 00
>3f0348		18 00 38 18 18 18 3c 00 00 0c 00 1c 0c 0c cc 78
>3f0358		c0 c0 c6 d8 f0 d8 c6 00 38 18 18 18 18 18 3c 00
>3f0368		00 00 ee fe d6 c6 c6 00 00 00 fc c6 c6 c6 c6 00
>3f0378		00 00 7c c6 c6 c6 7c 00 00 00 fc c6 c6 fc c0 c0
>3f0388		00 00 7e c6 c6 7e 06 06 00 00 de 76 60 60 60 00
>3f0398		00 00 7c c0 7c 06 7c 00 18 18 7e 18 18 18 1e 00
>3f03a8		00 00 c6 c6 c6 c6 7e 00 00 00 c6 c6 c6 6c 38 00
>3f03b8		00 00 c6 c6 d6 fe c6 00 00 00 c6 6c 38 6c c6 00
>3f03c8		00 00 c6 c6 c6 7e 06 7c 00 00 fe 0c 18 60 fe 00
>3f03d8		0e 18 18 70 18 18 0e 00 18 18 18 00 18 18 18 00
>3f03e8		e0 30 30 1c 30 30 e0 00 00 00 70 9a 0e 00 00 00
>3f03f8		00 00 18 3c 66 ff 00 00 7c c6 c0 c0 c6 7c 18 70
>3f0408		66 00 c6 c6 c6 c6 7e 00 0e 18 7c c6 fe c0 7c 00
>3f0418		18 24 7c 06 7e c6 7e 00 66 00 7c 06 7e c6 7e 00
>3f0428		38 0c 7c 06 7e c6 7e 00 18 00 7c 06 7e c6 7e 00
>3f0438		00 00 7c c0 c0 7c 18 70 18 24 7c c6 fe c0 7c 00
>3f0448		66 00 7c c6 fe c0 7c 00 70 18 7c c6 fe c0 7c 00
>3f0458		66 00 38 18 18 18 3c 00 18 24 38 18 18 18 3c 00
>3f0468		38 0c 38 18 18 18 3c 00 66 00 7c c6 fe c6 c6 00
>3f0478		18 00 7c c6 fe c6 c6 00 0e 18 fe 60 78 60 fe 00
>3f0488		00 00 7c 1a 7e d8 7e 00 7e d8 d8 de f8 d8 de 00
>3f0498		18 24 7c c6 c6 c6 7c 00 66 00 7c c6 c6 c6 7c 00
>3f04a8		38 0c 7c c6 c6 c6 7c 00 18 24 c6 c6 c6 c6 7e 00
>3f04b8		38 0c c6 c6 c6 c6 7e 00 66 00 c6 c6 c6 7e 06 7c
>3f04c8		66 7c c6 c6 c6 c6 7c 00 c6 00 c6 c6 c6 c6 7c 00
>3f04d8		18 7c c6 c0 c6 7c 18 00 1e 32 30 78 30 70 fe 00
>3f04e8		66 3c 18 7e 18 3c 18 00 fc c6 fc c0 cc de cc 0e
>3f04f8		00 1c 32 30 fc 30 f0 00 0e 18 7c 06 7e c6 7e 00
>3f0508		1a 30 38 18 18 18 3c 00 0e 18 7c c6 c6 c6 7c 00
>3f0518		0e 18 c6 c6 c6 c6 7e 00 66 98 fc c6 c6 c6 c6 00
>3f0528		66 98 e6 f6 de ce c6 00 7c 06 7e c6 7e 00 fe 00
>3f0538		7c c6 c6 c6 7c 00 fe 00 18 00 18 30 60 c6 7c 00
>3f0548		00 00 fe c0 c0 c0 c0 00 00 00 fe 06 06 06 06 00
>3f0558		c0 c0 c0 de 06 0c 1e 00 c0 c0 c0 cc 1c 3e 0c 00
>3f0568		30 00 30 30 30 30 30 00 00 36 6c d8 6c 36 00 00
>3f0578		00 d8 6c 36 6c d8 00 00 aa aa aa aa aa aa aa aa
>3f0588		aa 55 aa 55 aa 55 aa 55 44 22 44 22 44 22 44 22
>3f0598		18 18 18 18 18 18 18 18 18 18 18 f8 18 18 18 18
>3f05a8		18 18 18 f8 18 f8 18 18 36 36 36 f6 36 36 36 36
>3f05b8		00 00 00 fe 36 36 36 36 00 00 00 f8 18 f8 18 18
>3f05c8		36 36 36 f6 06 f6 36 36 36 36 36 36 36 36 36 36
>3f05d8		00 00 00 fe 06 f6 36 36 36 36 36 f6 06 fe 00 00
>3f05e8		36 36 36 fe 00 00 00 00 18 18 18 f8 18 f8 00 00
>3f05f8		00 00 00 f8 18 18 18 18 18 18 18 1f 00 00 00 00
>3f0608		18 18 18 ff 00 00 00 00 00 00 00 ff 18 18 18 18
>3f0618		18 18 18 1f 18 18 18 18 00 00 00 ff 00 00 00 00
>3f0628		18 18 18 ff 18 18 18 18 18 18 18 1f 18 1f 18 18
>3f0638		36 36 36 37 36 36 36 36 36 36 36 37 30 3f 00 00
>3f0648		00 00 00 3f 30 37 36 36 36 36 36 f7 00 ff 00 00
>3f0658		00 00 00 ff 00 f7 36 36 36 36 36 37 30 37 36 36
>3f0668		00 00 00 ff 00 ff 00 00 36 36 36 f7 00 f7 36 36
>3f0678		18 18 18 ff 00 ff 00 00 36 36 36 ff 00 00 00 00
>3f0688		00 00 00 ff 00 ff 18 18 00 00 00 ff 36 36 36 36
>3f0698		36 36 36 3f 00 00 00 00 18 18 18 1f 18 1f 00 00
>3f06a8		00 00 00 1f 18 1f 18 18 00 00 00 3f 36 36 36 36
>3f06b8		36 36 36 ff 36 36 36 36 18 18 18 ff 18 ff 18 18
>3f06c8		18 18 18 f8 00 00 00 00 00 00 00 1f 18 18 18 18
>3f06d8		ff ff ff ff ff ff ff ff 00 00 00 00 ff ff ff ff
>3f06e8		f0 f0 f0 f0 f0 f0 f0 f0 0f 0f 0f 0f 0f 0f 0f 0f
>3f06f8		ff ff ff ff 00 00 00 00 00 00 77 98 98 77 00 00
>3f0708		1c 36 66 fc c6 c6 fc c0 fe 62 60 60 60 60 60 00
>3f0718		00 00 ff 66 66 66 66 00 fe 62 30 18 30 62 fe 00
>3f0728		00 00 3f 66 c6 cc 78 00 00 00 33 33 33 3e 30 f0
>3f0738		00 00 ff 18 18 18 18 00 3c 18 3c 66 66 3c 18 3c
>3f0748		00 7c c6 fe c6 7c 00 00 00 7e c3 c3 c3 66 e7 00
>3f0758		1e 19 3c 66 c6 cc 78 00 00 00 66 99 99 66 00 00
>3f0768		00 03 7c ce e6 7c c0 00 00 3e c0 fe c0 3e 00 00
>3f0778		00 7e c3 c3 c3 c3 00 00 00 fe 00 fe 00 fe 00 00
>3f0788		18 18 7e 18 18 7e 00 00 70 18 0c 18 70 00 fe 00
>3f0798		1c 30 60 30 1c 00 fe 00 00 0e 1b 18 18 18 18 18
>3f07a8		18 18 18 18 18 d8 70 00 00 18 00 7e 00 18 00 00
>3f07b8		00 76 dc 00 76 dc 00 00 3c 66 3c 00 00 00 00 00
>3f07c8		00 18 3c 18 00 00 00 00 00 00 00 00 18 00 00 00
>3f07d8		0f 0c 0c 0c ec 6c 38 00 d8 ec cc cc 00 00 00 00
>3f07e8		f0 30 c0 f0 00 00 00 00 00 00 00 3c 3c 3c 3c 00
>3f07f8		00 00 00 00 00 00 00 00
.3f0800						FONT_4_SPLASH
>3f0800		7e 42 5a 52 5e 40 7e 00		.binary "FONT/quadrotextFONT.bin"
>3f0808		00 00 7e 02 7e 42 7e 00 40 40 7e 42 42 42 7e 00
>3f0818		00 00 7e 40 40 40 7e 00 02 02 7e 42 42 42 7e 00
>3f0828		00 00 7e 42 7e 40 7e 00 1c 10 10 7c 10 10 10 00
>3f0838		00 00 7e 42 42 7e 02 7e 40 40 7e 42 42 42 42 00
>3f0848		08 00 18 08 08 08 08 00 04 00 04 04 04 04 44 7c
>3f0858		40 40 44 48 50 68 44 00 18 08 08 08 08 08 08 00
>3f0868		00 00 7f 49 49 49 49 00 00 00 7e 42 42 42 42 00
>3f0878		00 00 7e 42 42 42 7e 00 00 00 7e 42 42 7e 40 40
>3f0888		00 00 7e 42 42 7e 02 02 00 00 7e 42 40 40 40 00
>3f0898		00 00 7e 40 7e 02 7e 00 10 10 7c 10 10 10 1c 00
>3f08a8		00 00 42 42 42 42 7e 00 00 00 42 42 42 24 18 00
>3f08b8		00 00 41 49 49 49 7f 00 00 00 42 24 18 24 42 00
>3f08c8		00 00 42 42 42 7e 02 7e 00 00 7e 04 18 20 7e 00
>3f08d8		24 00 7e 02 7e 42 7e 00 24 00 7e 42 42 42 7e 00
>3f08e8		24 00 42 42 42 42 7e 00 7c 44 44 4c 44 44 5c 40
>3f08f8		18 18 7e 02 7e 42 7e 00 00 00 00 00 00 00 00 00
>3f0908		08 08 08 08 00 00 08 00 24 24 24 00 00 00 00 00
>3f0918		24 24 7e 24 7e 24 24 00 08 3e 28 3e 0a 3e 08 00
>3f0928		00 62 64 08 10 26 46 00 78 48 48 30 4a 44 7a 00
>3f0938		04 08 10 00 00 00 00 00 04 08 10 10 10 08 04 00
>3f0948		20 10 08 08 08 10 20 00 08 2a 1c 3e 1c 2a 08 00
>3f0958		00 08 08 3e 08 08 00 00 00 00 00 00 00 08 08 10
>3f0968		00 00 00 7e 00 00 00 00 00 00 00 00 00 18 18 00
>3f0978		00 02 04 08 10 20 40 00 3e 22 22 22 22 22 3e 00
>3f0988		04 0c 14 04 04 04 04 00 3e 02 02 3e 20 20 3e 00
>3f0998		3e 02 02 3e 02 02 3e 00 22 22 22 3e 02 02 02 00
>3f09a8		3e 20 20 3e 02 02 3e 00 3e 20 20 3e 22 22 3e 00
>3f09b8		3e 02 02 04 08 08 08 00 3e 22 22 3e 22 22 3e 00
>3f09c8		3e 22 22 3e 02 02 3e 00 00 00 08 00 00 08 00 00
>3f09d8		00 00 08 00 00 08 08 10 0e 18 30 60 30 18 0e 00
>3f09e8		00 00 7e 00 7e 00 00 00 70 18 0c 06 0c 18 70 00
>3f09f8		7e 42 02 1e 10 00 10 00 00 00 00 00 ff 00 00 00
>3f0a08		7e 42 42 7e 42 42 42 00 7c 42 42 7c 42 42 7c 00
>3f0a18		7e 42 40 40 40 42 7e 00 78 44 42 42 42 44 78 00
>3f0a28		7e 40 40 78 40 40 7e 00 7e 40 40 78 40 40 40 00
>3f0a38		7e 42 40 4e 42 42 7e 00 42 42 42 7e 42 42 42 00
>3f0a48		1c 08 08 08 08 08 1c 00 0e 04 04 04 04 44 7c 00
>3f0a58		42 44 48 70 48 44 42 00 40 40 40 40 40 40 7e 00
>3f0a68		42 66 5a 5a 42 42 42 00 42 62 52 4a 46 42 42 00
>3f0a78		7e 42 42 42 42 42 7e 00 7e 42 42 7e 40 40 40 00
>3f0a88		7e 42 42 42 4a 46 7e 00 7e 42 42 7e 48 44 42 00
>3f0a98		7e 42 40 7e 02 42 7e 00 3e 08 08 08 08 08 08 00
>3f0aa8		42 42 42 42 42 42 7e 00 42 42 42 42 42 24 18 00
>3f0ab8		42 42 42 5a 5a 66 42 00 42 42 24 18 24 42 42 00
>3f0ac8		22 22 22 14 08 08 08 00 7e 02 04 18 20 40 7e 00
>3f0ad8		24 7e 42 42 7e 42 42 00 24 7e 42 42 42 42 7e 00
>3f0ae8		24 42 42 42 42 42 7e 00 00 00 00 7f 54 14 14 00
>3f0af8		40 c0 40 40 40 00 00 00 00 00 00 00 00 00 00 00
>3f0b08		08 08 08 08 08 08 08 08 e0 a0 a0 a0 e0 00 00 00
>3f0b18		ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ff
>3f0b28		80 80 80 80 80 80 80 80 00 00 44 44 44 44 7a 40
>3f0b38		01 01 01 01 01 01 01 01 7e 42 20 10 20 42 7e 00
>3f0b48		1e 12 10 10 10 10 90 f0 3e 22 38 24 24 1c 44 7c
>3f0b58		01 03 05 09 11 21 7f 00 00 00 00 00 0f 0f 0f 0f
>3f0b68		00 00 7a 44 44 44 7a 00 00 00 41 22 14 08 14 1c
>3f0b78		e0 20 e0 80 e0 00 00 00 00 00 00 e0 a0 a0 a0 e0
>3f0b88		00 00 00 40 c0 40 40 40 00 00 00 e0 20 e0 80 e0
>3f0b98		00 00 00 e0 20 e0 20 e0 00 00 00 a0 a0 e0 20 20
>3f0ba8		00 00 00 e0 80 e0 20 e0 00 00 00 e0 80 e0 a0 e0
>3f0bb8		00 00 00 e0 20 40 40 40 00 00 00 e0 a0 e0 a0 e0
>3f0bc8		00 00 00 e0 a0 e0 20 e0 e0 20 e0 20 e0 00 00 00
>3f0bd8		00 00 00 00 f0 f0 f0 f0 08 10 20 00 00 00 00 00
>3f0be8		1e 12 10 78 10 12 7e 00 10 08 04 00 00 00 00 00
>3f0bf8		f0 f0 f0 f0 0f 0f 0f 0f 81 bd a5 ad a1 bf 81 ff
>3f0c08		ff ff 81 fd 81 bd 81 ff bf bf 81 bd bd bd 81 ff
>3f0c18		ff ff 81 bf bf bf 81 ff fd fd 81 bd bd bd 81 ff
>3f0c28		ff ff 81 bd 81 bf 81 ff e3 ef ef 83 ef ef ef ff
>3f0c38		ff ff 81 bd bd 81 fd 81 bf bf 81 bd bd bd bd ff
>3f0c48		f7 ff e7 f7 f7 f7 f7 ff fb ff fb fb fb fb bb 83
>3f0c58		bf bf bb b7 af 97 bb ff e7 f7 f7 f7 f7 f7 f7 ff
>3f0c68		ff ff 80 b6 b6 b6 b6 ff ff ff 81 bd bd bd bd ff
>3f0c78		ff ff 81 bd bd bd 81 ff ff ff 81 bd bd 81 bf bf
>3f0c88		ff ff 81 bd bd 81 fd fd ff ff 81 bd bf bf bf ff
>3f0c98		ff ff 81 bf 81 fd 81 ff ef ef 83 ef ef ef e3 ff
>3f0ca8		ff ff bd bd bd bd 81 ff ff ff bd bd bd db e7 ff
>3f0cb8		ff ff be b6 b6 b6 80 ff ff ff bd db e7 db bd ff
>3f0cc8		ff ff bd bd bd 81 fd 81 ff ff 81 fb e7 df 81 ff
>3f0cd8		db ff 81 fd 81 bd 81 ff db ff 81 bd bd bd 81 ff
>3f0ce8		db ff bd bd bd bd 81 ff 83 bb bb b3 bb bb a3 bf
>3f0cf8		e7 e7 81 fd 81 bd 81 ff ff ff ff ff ff ff ff ff
>3f0d08		f7 f7 f7 f7 ff ff f7 ff db db db ff ff ff ff ff
>3f0d18		db db 81 db 81 db db ff f7 c1 d7 c1 f5 c1 f7 ff
>3f0d28		ff 9d 9b f7 ef d9 b9 ff 87 b7 b7 cf b5 bb 85 ff
>3f0d38		fb f7 ef ff ff ff ff ff fb f7 ef ef ef f7 fb ff
>3f0d48		df ef f7 f7 f7 ef df ff f7 d5 e3 c1 e3 d5 f7 ff
>3f0d58		ff f7 f7 c1 f7 f7 ff ff ff ff ff ff ff f7 f7 ef
>3f0d68		ff ff ff 81 ff ff ff ff ff ff ff ff ff e7 e7 ff
>3f0d78		ff fd fb f7 ef df bf ff c1 dd dd dd dd dd c1 ff
>3f0d88		fb f3 eb fb fb fb fb ff c1 fd fd c1 df df c1 ff
>3f0d98		c1 fd fd c1 fd fd c1 ff dd dd dd c1 fd fd fd ff
>3f0da8		c1 df df c1 fd fd c1 ff c1 df df c1 dd dd c1 ff
>3f0db8		c1 fd fd fb f7 f7 f7 ff c1 dd dd c1 dd dd c1 ff
>3f0dc8		c1 dd dd c1 fd fd c1 ff ff ff f7 ff ff f7 ff ff
>3f0dd8		ff ff f7 ff ff f7 f7 ef f1 e7 cf 9f cf e7 f1 ff
>3f0de8		ff ff 81 ff 81 ff ff ff 8f e7 f3 f9 f3 e7 8f ff
>3f0df8		81 bd fd e1 ef ff ef ff ff ff ff ff 00 ff ff ff
>3f0e08		81 bd bd 81 bd bd bd ff 83 bd bd 83 bd bd 83 ff
>3f0e18		81 bd bf bf bf bd 81 ff 87 bb bd bd bd bb 87 ff
>3f0e28		81 bf bf 87 bf bf 81 ff 81 bf bf 87 bf bf bf ff
>3f0e38		81 bd bf b1 bd bd 81 ff bd bd bd 81 bd bd bd ff
>3f0e48		e3 f7 f7 f7 f7 f7 e3 ff f1 fb fb fb fb bb 83 ff
>3f0e58		bd bb b7 8f b7 bb bd ff bf bf bf bf bf bf 81 ff
>3f0e68		bd 99 a5 a5 bd bd bd ff bd 9d ad b5 b9 bd bd ff
>3f0e78		81 bd bd bd bd bd 81 ff 81 bd bd 81 bf bf bf ff
>3f0e88		81 bd bd bd b5 b9 81 ff 81 bd bd 81 b7 bb bd ff
>3f0e98		81 bd bf 81 fd bd 81 ff c1 f7 f7 f7 f7 f7 f7 ff
>3f0ea8		bd bd bd bd bd bd 81 ff bd bd bd bd bd db e7 ff
>3f0eb8		bd bd bd a5 a5 99 bd ff bd bd db e7 db bd bd ff
>3f0ec8		dd dd dd eb f7 f7 f7 ff 81 fd fb e7 df bf 81 ff
>3f0ed8		db 81 bd bd 81 bd bd ff db 81 bd bd bd bd 81 ff
>3f0ee8		db bd bd bd bd bd 81 ff ff ff ff 80 ab eb eb ff
>3f0ef8		bf 3f bf bf bf ff ff ff ff ff ff ff ff ff ff ff
>3f0f08		f7 f7 f7 f7 f7 f7 f7 f7 1f 5f 5f 5f 1f ff ff ff
>3f0f18		00 ff ff ff ff ff ff ff ff ff ff ff ff ff ff 00
>3f0f28		7f 7f 7f 7f 7f 7f 7f 7f ff ff bb bb bb bb 85 bf
>3f0f38		fe fe fe fe fe fe fe fe 81 bd df ef df bd 81 ff
>3f0f48		e1 ed ef ef ef ef 6f 0f c1 dd c7 db db e3 bb 83
>3f0f58		fe fc fa f6 ee de 80 ff ff ff ff ff f0 f0 f0 f0
>3f0f68		ff ff 85 bb bb bb 85 ff ff ff be dd eb f7 eb e3
>3f0f78		1f df 1f 7f 1f ff ff ff ff ff ff 1f 5f 5f 5f 1f
>3f0f88		ff ff ff bf 3f bf bf bf ff ff ff 1f df 1f 7f 1f
>3f0f98		ff ff ff 1f df 1f df 1f ff ff ff 5f 5f 1f df df
>3f0fa8		ff ff ff 1f 7f 1f df 1f ff ff ff 1f 7f 1f 5f 1f
>3f0fb8		ff ff ff 1f df bf bf bf ff ff ff 1f 5f 1f 5f 1f
>3f0fc8		ff ff ff 1f 5f 1f df 1f 1f df 1f df 1f ff ff ff
>3f0fd8		ff ff ff ff 0f 0f 0f 0f f7 ef df ff ff ff ff ff
>3f0fe8		e1 ed ef 87 ef ed 81 ff ef f7 fb ff ff ff ff ff
>3f0ff8		0f 0f 0f 0f f0 f0 f0 00
>3fffff		ff				                .byte $FF               ; Last byte of flash data

;******  End of listing
