

####   Resource Utilization Report   ####

    Top level module name: digit8_7seg

    Resource usage:
      13 Logic 6-LUT CLBs
           45 CLB LUTs utilized (up to 4 per CLB)
                 3 of which are 6-input LUTs
                15 of which are dual 5-input LUTs
                60 LUTs total
           29 CLB FFs utilized (up to 4 pairs per CLB)
                28 of which are LUT-FF combination
                 4 of which are dual-FFs
                 3 of which are dual-LUT-dual-FF combination
                33 FFs total
       6 I/O CLBs
           11 Output pins
            3 Output FFs utilized
       1 Clock
           Clock 0: net    37, clk, Fanout: 14 CLBs
           Total 1 unique clocks
    need 0 DSP and 1 Logic-Memory FPGA 1K Tiles.

 
####   Resource Utilization Complete   ####

TILE-REQ:		0		0		0		1

### Total FPGA resources from current floorplan: ###
                       184 IOBs
                       140 Logic 6-LUT CLBs
                              40 CLBs support RAM/SR

Usage of Logic CLBs is 9.3%.
    Logic-Memory CLB for RAM/Shift-Register is 0.0%.
Usage of LUTs is 8.0%.
    dual-LUTs is 2.7%.
Usage of FF is 5.2%.
    dual-FF is 0.7%.
Usage of IO CLB is 3.3%.
