/*
 * Copyright 2014444 Christian Hemp, Phytec Messtechnik GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include "imx6q.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Phytec phyCARD-i.MX6 Quad";
	compatible = "phytec,imx6q-pcaaxl3", "fsl,imx6q";

	memory {
		reg = <0x0 0x0>; /* will be filled by bootloader */
	};

	aliases {
		ipu0 = &ipu1;
		ipu1 = &ipu2;
		rtc1 = &pmic;
		rtc2 = &snvs_rtc;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 15 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 0 0>;
			enable-active-high;
		};
	};

	gpio_leds: leds {
		compatible = "gpio-leds";

		green {
			label = "phycard:green";
			gpios = <&gpio1 7 0>;
			linux,default-trigger = "nand-disk";
		};

		red {
			label = "phycard:red";
			gpios = <&gpio3 20 0>;
			linux,default-trigger = "heartbeat";
		};
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 =  <&pinctrl_audmux>;
	status = "disabled";
};

&cpu0 {
	fsl,tol = <5000>;
	arm-supply = <&vddcore_reg>;
	soc-supply = <&vddsoc_reg>;
};

&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;

	eeprom: m24c32@50 {
		compatible = "st,24c32", "at24";
		reg = <0x50>;
	};

	pmic: pmic@58 {
		compatible = "dialog,da9063";
		reg = <0x58>;
		interrupt-parent = <&gpio2>;
		interrupts = <9 0x8>;

		regulators {
			vddcore_reg: bcore1 {
				regulator-min-microvolt = <730000>;
				regulator-max-microvolt = <1380000>;
				regulator-always-on;
			};

			vddsoc_reg: bcore2 {
				regulator-min-microvolt = <730000>;
				regulator-max-microvolt = <1380000>;
				regulator-always-on;
			};

			vdd_ddr3_reg: bpro {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1500000>;
				regulator-always-on;
			};

			vdd_ddr3_term_reg: bio {
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				regulator-always-on;
			};

			vdd_mx6_snvs_reg: ldo5 {
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vdd_mx6_high_reg: ldo11 {
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};				
		};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	clock-frequency = <100000>;
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6q-phytec-pcaaxl3 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09		0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x80000000
				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x80000000
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT16__AUD5_TXC	0x130b0
				MX6QDL_PAD_DISP0_DAT17__AUD5_TXD	0x110b0
				MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS	0x130b0
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD	0x130b0
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x80000000
			>;
		};

		pinctrl_cam0data: cam0datagrp {
                        fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x0001B0B0
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x0001B0B0
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC   0x0001B0B0
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x4001B0B0
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC  0x0001B0B0
                        >;              
                };

		pinctrl_cam0clk: cam0clkgrp {
			fsl,pins = <MX6QDL_PAD_GPIO_5__CCM_CLKO1        0x000000B9>;
		};

		pinctrl_cam0switch: cam0switchgrp {
			fsl,pins = <
                                MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x0001B050
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x0001B0B0
			>;
		};

		pinctrl_edt_ft5x06: edt_ft5x06grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3	0x1b0b0
				MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3	0x1b0b0
				MX6QDL_PAD_KEY_ROW1__ENET_COL		0x1b0b0
				MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2	0x1b0b0
				MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2	0x1b0b0
				MX6QDL_PAD_KEY_COL3__ENET_CRS		0x1b0b0
				MX6QDL_PAD_GPIO_18__ENET_RX_CLK		0x1b0b0
				MX6QDL_PAD_GPIO_19__ENET_TX_ER		0x1b0b0
			>;
		};

		pinctrl_gpmi_nand: gpmigrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS		0x00b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_EIM_D16__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_usbh1: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__GPIO1_IO00		0x80000000
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
				MX6QDL_PAD_KEY_COL4__USB_OTG_OC		0x1b0b0
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x80000000
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	0x80000000 /* CD */
			>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "mii";
	status = "disabled";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	nand-on-flash-bbt;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <1>;

	partition@0 {
		label = "barebox";
		reg = <0x0 0x400000>;
	};

	partition@1 {
		label = "barebox-environment";
		reg = <0x400000 0x20000>;
	};

	partition@2 {
		label = "oftree";
		reg = <0x420000 0x20000>;
	};

	partition@3 {
		label = "kernel";
		reg = <0x440000 0x800000>;
	};

	partition@4 {
		label = "root";
		reg = <0xC40000 0x0>;
	};

};

&reg_arm {
	regulator-allow-bypass;
};

&reg_pu {
	regulator-allow-bypass;
};

&reg_soc {
	regulator-allow-bypass;
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "disabled";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	status = "disabled";
};

&usbotg {
        vbus-supply = <&reg_usb_otg_vbus>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usbotg>;
        disable-over-current;
        status = "disabled";
};


&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        cd-gpios = <&gpio5 22 0>;
        status = "disabled";
};
