<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/ARM64EAssembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (C) 2018-2019 Apple Inc. All rights reserved.
  3  *
  4  * Redistribution and use in source and binary forms, with or without
  5  * modification, are permitted provided that the following conditions
  6  * are met:
  7  * 1. Redistributions of source code must retain the above copyright
  8  *    notice, this list of conditions and the following disclaimer.
  9  * 2. Redistributions in binary form must reproduce the above copyright
 10  *    notice, this list of conditions and the following disclaimer in the
 11  *    documentation and/or other materials provided with the distribution.
 12  *
 13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
 14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
 17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 24  */
 25 
 26 #pragma once
 27 
 28 #if ENABLE(ASSEMBLER) &amp;&amp; CPU(ARM64E)
 29 
 30 #include &quot;ARM64Assembler.h&quot;
 31 
 32 namespace JSC {
 33 
 34 class ARM64EAssembler : public ARM64Assembler {
 35 protected:
 36     static constexpr RegisterID unusedID = static_cast&lt;RegisterID&gt;(0b11111);
 37 
 38     // Group 1 instructions from section 3.2.3.1.1.
 39     enum class Group1Op {
 40         PACIA1716 = 0b0001 &lt;&lt; 8 | 0b000 &lt;&lt; 5,
 41         PACIB1716 = 0b0001 &lt;&lt; 8 | 0b010 &lt;&lt; 5,
 42         AUTIA1716 = 0b0001 &lt;&lt; 8 | 0b100 &lt;&lt; 5,
 43         AUTIB1716 = 0b0001 &lt;&lt; 8 | 0b110 &lt;&lt; 5,
 44         PACIAZ    = 0b0011 &lt;&lt; 8 | 0b000 &lt;&lt; 5,
 45         PACIASP   = 0b0011 &lt;&lt; 8 | 0b001 &lt;&lt; 5,
 46         PACIBZ    = 0b0011 &lt;&lt; 8 | 0b010 &lt;&lt; 5,
 47         PACIBSP   = 0b0011 &lt;&lt; 8 | 0b011 &lt;&lt; 5,
 48         AUTIAZ    = 0b0011 &lt;&lt; 8 | 0b100 &lt;&lt; 5,
 49         AUTIASP   = 0b0011 &lt;&lt; 8 | 0b101 &lt;&lt; 5,
 50         AUTIBZ    = 0b0011 &lt;&lt; 8 | 0b110 &lt;&lt; 5,
 51         AUTIBSP   = 0b0011 &lt;&lt; 8 | 0b111 &lt;&lt; 5,
 52         XPACLRI   = 0b0000 &lt;&lt; 8 | 0b111 &lt;&lt; 5,
 53     };
 54 
 55     ALWAYS_INLINE static int encodeGroup1(Group1Op op)
 56     {
 57         return static_cast&lt;int&gt;(op) | 0b1101 &lt;&lt; 28 | 0b0101 &lt;&lt; 24 | 0b011 &lt;&lt; 16 | 0b0010 &lt;&lt; 12 | 0b11111;
 58     }
 59 
 60     // Group 2 instructions from section 3.2.3.1.1.
 61     enum class Group2Op {
 62         PACIA  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00000 &lt;&lt; 10,
 63         PACIB  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00001 &lt;&lt; 10,
 64         PACDA  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00010 &lt;&lt; 10,
 65         PACDB  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00011 &lt;&lt; 10,
 66         AUTIA  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00100 &lt;&lt; 10,
 67         AUTIB  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00101 &lt;&lt; 10,
 68         AUTDA  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00110 &lt;&lt; 10,
 69         AUTDB  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b00111 &lt;&lt; 10,
 70         PACIZA = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01000 &lt;&lt; 10,
 71         PACIZB = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01001 &lt;&lt; 10,
 72         PACDZA = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01010 &lt;&lt; 10,
 73         PACDZB = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01011 &lt;&lt; 10,
 74         AUTIZA = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01100 &lt;&lt; 10,
 75         AUTIZB = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01101 &lt;&lt; 10,
 76         AUTDZA = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01110 &lt;&lt; 10,
 77         AUTDZB = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b01111 &lt;&lt; 10,
 78         XPACI  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b10000 &lt;&lt; 10,
 79         XPACD  = 1 &lt;&lt; 30 | 0b00001 &lt;&lt; 16 | 0b10001 &lt;&lt; 10,
 80 
 81         PACGA  = 0 &lt;&lt; 30 | 0b01100,
 82     };
 83 
 84     ALWAYS_INLINE static int encodeGroup2(Group2Op op, RegisterID rn, RegisterID rd, RegisterID rm)
 85     {
 86         ASSERT((rn &amp; 0b11111) == rn);
 87         ASSERT((rd &amp; 0b11111) == rd);
 88         ASSERT((rm &amp; 0b11111) == rm);
 89         return static_cast&lt;int&gt;(op) | 1 &lt;&lt; 31 | 0b11010110 &lt;&lt; 21 | rm &lt;&lt; 16 | rn &lt;&lt; 5 | rd;
 90     }
 91 
 92     ALWAYS_INLINE static int encodeGroup2(Group2Op op, RegisterID rn, RegisterID rd)
 93     {
 94         return encodeGroup2(op, rn, rd, static_cast&lt;RegisterID&gt;(0));
 95     }
 96 
 97     ALWAYS_INLINE static int encodeGroup2(Group2Op op, RegisterID rd)
 98     {
 99         return encodeGroup2(op, unusedID, rd);
100     }
101 
102     // Group 4 instructions from section 3.2.3.2.1.
103     enum class Group4Op {
104         BRAA   = 0b1000 &lt;&lt; 21 | 0 &lt;&lt; 10,
105         BRAB   = 0b1000 &lt;&lt; 21 | 1 &lt;&lt; 10,
106         BLRAA  = 0b1001 &lt;&lt; 21 | 0 &lt;&lt; 10,
107         BLRAB  = 0b1001 &lt;&lt; 21 | 1 &lt;&lt; 10,
108 
109         BRAAZ  = 0b0000 &lt;&lt; 21 | 0 &lt;&lt; 10,
110         BRABZ  = 0b0000 &lt;&lt; 21 | 1 &lt;&lt; 10,
111         BLRAAZ = 0b0001 &lt;&lt; 21 | 0 &lt;&lt; 10,
112         BLRABZ = 0b0001 &lt;&lt; 21 | 1 &lt;&lt; 10,
113         RETAA  = 0b0010 &lt;&lt; 21 | 0 &lt;&lt; 10 | 0b11111 &lt;&lt; 5,
114         RETAB  = 0b0010 &lt;&lt; 21 | 1 &lt;&lt; 10 | 0b11111 &lt;&lt; 5,
115         ERETAA = 0b0100 &lt;&lt; 21 | 0 &lt;&lt; 10 | 0b11111 &lt;&lt; 5,
116         ERETAB = 0b0100 &lt;&lt; 21 | 1 &lt;&lt; 10 | 0b11111 &lt;&lt; 5,
117     };
118 
119     ALWAYS_INLINE static int encodeGroup4(Group4Op op, RegisterID rn = unusedID, RegisterID rm = unusedID)
120     {
121         ASSERT((rn &amp; 0b11111) == rn);
122         ASSERT((rm &amp; 0b11111) == rm);
123         return (0b1101011 &lt;&lt; 25 | static_cast&lt;int&gt;(op) | 0b11111 &lt;&lt; 16 | 0b00001 &lt;&lt; 11 | rn &lt;&lt; 5 | rm);
124     }
125 
126 public:
127     ALWAYS_INLINE void pacia1716() { insn(encodeGroup1(Group1Op::PACIA1716)); }
128     ALWAYS_INLINE void pacib1716() { insn(encodeGroup1(Group1Op::PACIB1716)); }
129     ALWAYS_INLINE void autia1716() { insn(encodeGroup1(Group1Op::AUTIA1716)); }
130     ALWAYS_INLINE void autib1716() { insn(encodeGroup1(Group1Op::AUTIB1716)); }
131     ALWAYS_INLINE void paciaz() { insn(encodeGroup1(Group1Op::PACIAZ)); }
132     ALWAYS_INLINE void paciasp() { insn(encodeGroup1(Group1Op::PACIASP)); }
133     ALWAYS_INLINE void pacibz() { insn(encodeGroup1(Group1Op::PACIBZ)); }
134     ALWAYS_INLINE void pacibsp() { insn(encodeGroup1(Group1Op::PACIBSP)); }
135     ALWAYS_INLINE void autiaz() { insn(encodeGroup1(Group1Op::AUTIAZ)); }
136     ALWAYS_INLINE void autiasp() { insn(encodeGroup1(Group1Op::AUTIASP)); }
137     ALWAYS_INLINE void autibz() { insn(encodeGroup1(Group1Op::AUTIBZ)); }
138     ALWAYS_INLINE void autibsp() { insn(encodeGroup1(Group1Op::AUTIBSP)); }
139     ALWAYS_INLINE void xpaclri() { insn(encodeGroup1(Group1Op::XPACLRI)); }
140 
141     ALWAYS_INLINE void pacia(RegisterID rd, RegisterID rn)
142     {
143         insn(encodeGroup2(Group2Op::PACIA, rn, rd));
144     }
145 
146     ALWAYS_INLINE void pacib(RegisterID rd, RegisterID rn)
147     {
148         insn(encodeGroup2(Group2Op::PACIB, rn, rd));
149     }
150 
151     ALWAYS_INLINE void pacda(RegisterID rd, RegisterID rn)
152     {
153         insn(encodeGroup2(Group2Op::PACDA, rn, rd));
154     }
155 
156     ALWAYS_INLINE void pacdb(RegisterID rd, RegisterID rn)
157     {
158         insn(encodeGroup2(Group2Op::PACDB, rn, rd));
159     }
160 
161     ALWAYS_INLINE void autia(RegisterID rd, RegisterID rn)
162     {
163         insn(encodeGroup2(Group2Op::AUTIA, rn, rd));
164     }
165 
166     ALWAYS_INLINE void autib(RegisterID rd, RegisterID rn)
167     {
168         insn(encodeGroup2(Group2Op::AUTIB, rn, rd));
169     }
170 
171     ALWAYS_INLINE void autda(RegisterID rd, RegisterID rn)
172     {
173         insn(encodeGroup2(Group2Op::AUTDA, rn, rd));
174     }
175 
176     ALWAYS_INLINE void autdb(RegisterID rd, RegisterID rn)
177     {
178         insn(encodeGroup2(Group2Op::AUTDB, rn, rd));
179     }
180 
181     ALWAYS_INLINE void paciza(RegisterID rd)
182     {
183         insn(encodeGroup2(Group2Op::PACIZA, rd));
184     }
185 
186     ALWAYS_INLINE void pacizb(RegisterID rd)
187     {
188         insn(encodeGroup2(Group2Op::PACIZB, rd));
189     }
190 
191     ALWAYS_INLINE void pacdza(RegisterID rd)
192     {
193         insn(encodeGroup2(Group2Op::PACDZA, rd));
194     }
195 
196     ALWAYS_INLINE void pacdzb(RegisterID rd)
197     {
198         insn(encodeGroup2(Group2Op::PACDZB, rd));
199     }
200 
201     ALWAYS_INLINE void autiza(RegisterID rd)
202     {
203         insn(encodeGroup2(Group2Op::AUTIZA, rd));
204     }
205 
206     ALWAYS_INLINE void autizb(RegisterID rd)
207     {
208         insn(encodeGroup2(Group2Op::AUTIZB, rd));
209     }
210 
211     ALWAYS_INLINE void autdza(RegisterID rd)
212     {
213         insn(encodeGroup2(Group2Op::AUTDZA, rd));
214     }
215 
216     ALWAYS_INLINE void autdzb(RegisterID rd)
217     {
218         insn(encodeGroup2(Group2Op::AUTDZB, rd));
219     }
220 
221     ALWAYS_INLINE void xpaci(RegisterID rd)
222     {
223         insn(encodeGroup2(Group2Op::XPACI, rd));
224     }
225 
226     ALWAYS_INLINE void xpacd(RegisterID rd)
227     {
228         insn(encodeGroup2(Group2Op::XPACD, rd));
229     }
230 
231     ALWAYS_INLINE void pacga(RegisterID rd, RegisterID rn, RegisterID rm)
232     {
233         insn(encodeGroup2(Group2Op::PACGA, rn, rd, rm));
234     }
235 
236     // Group 4 instructions from section 3.2.3.2.1.
237     ALWAYS_INLINE void braa(RegisterID dest, RegisterID diversity)
238     {
239         insn(encodeGroup4(Group4Op::BRAA, dest, diversity));
240     }
241 
242     ALWAYS_INLINE void brab(RegisterID dest, RegisterID diversity)
243     {
244         insn(encodeGroup4(Group4Op::BRAB, dest, diversity));
245     }
246 
247     ALWAYS_INLINE void blraa(RegisterID dest, RegisterID diversity)
248     {
249         insn(encodeGroup4(Group4Op::BLRAA, dest, diversity));
250     }
251 
252     ALWAYS_INLINE void blrab(RegisterID dest, RegisterID diversity)
253     {
254         insn(encodeGroup4(Group4Op::BLRAB, dest, diversity));
255     }
256 
257     ALWAYS_INLINE void braaz(RegisterID dest)
258     {
259         insn(encodeGroup4(Group4Op::BLRAAZ, dest));
260     }
261 
262     ALWAYS_INLINE void brabz(RegisterID dest)
263     {
264         insn(encodeGroup4(Group4Op::BLRABZ, dest));
265     }
266 
267     ALWAYS_INLINE void blraaz(RegisterID dest)
268     {
269         insn(encodeGroup4(Group4Op::BLRAAZ, dest));
270     }
271 
272     ALWAYS_INLINE void blrabz(RegisterID dest)
273     {
274         insn(encodeGroup4(Group4Op::BLRABZ, dest));
275     }
276 
277     ALWAYS_INLINE void retaa() { insn(encodeGroup4(Group4Op::RETAA)); }
278     ALWAYS_INLINE void retab() { insn(encodeGroup4(Group4Op::RETAB)); }
279     ALWAYS_INLINE void eretaa() { insn(encodeGroup4(Group4Op::ERETAA)); }
280     ALWAYS_INLINE void eretab() { insn(encodeGroup4(Group4Op::ERETAB)); }
281 
282     // Overload of the ARM64 equivalents.
283 
284     // Needed because we need to call our overloaded linkPointer below.
285     static void linkPointer(void* code, AssemblerLabel where, void* valuePtr)
286     {
287         linkPointer(addressOf(code, where), valuePtr);
288     }
289 
290     // Needed because we need to add the assert for address[3], and because we need to
291     // call our own version of setPointer() below.
292     static void linkPointer(int* address, void* valuePtr, bool flush = false)
293     {
294         Datasize sf;
295         MoveWideOp opc;
296         int hw;
297         uint16_t imm16;
298         RegisterID rd;
299         bool expected = disassembleMoveWideImediate(address, sf, opc, hw, imm16, rd);
300         ASSERT_UNUSED(expected, expected &amp;&amp; sf &amp;&amp; opc == MoveWideOp_Z &amp;&amp; !hw);
301         ASSERT(checkMovk&lt;Datasize_64&gt;(address[1], 1, rd));
302         ASSERT(checkMovk&lt;Datasize_64&gt;(address[2], 2, rd));
303         if (NUMBER_OF_ADDRESS_ENCODING_INSTRUCTIONS &gt; 3)
304             ASSERT(checkMovk&lt;Datasize_64&gt;(address[3], 3, rd));
305 
306         setPointer(address, valuePtr, rd, flush);
307     }
308 
309     // Needed because we need to call our overloaded linkPointer above.
310     static void repatchPointer(void* where, void* valuePtr)
311     {
312         linkPointer(static_cast&lt;int*&gt;(where), valuePtr, true);
313     }
314 
315     // Needed because we need to set buffer[3]: signed pointers take up more than 48 bits.
316     static void setPointer(int* address, void* valuePtr, RegisterID rd, bool flush)
317     {
318         uintptr_t value = reinterpret_cast&lt;uintptr_t&gt;(valuePtr);
319         int buffer[4];
320         buffer[0] = moveWideImediate(Datasize_64, MoveWideOp_Z, 0, getHalfword(value, 0), rd);
321         buffer[1] = moveWideImediate(Datasize_64, MoveWideOp_K, 1, getHalfword(value, 1), rd);
322         buffer[2] = moveWideImediate(Datasize_64, MoveWideOp_K, 2, getHalfword(value, 2), rd);
323         if (NUMBER_OF_ADDRESS_ENCODING_INSTRUCTIONS &gt; 3)
324             buffer[3] = moveWideImediate(Datasize_64, MoveWideOp_K, 3, getHalfword(value, 3), rd);
325         RELEASE_ASSERT(roundUpToMultipleOf&lt;instructionSize&gt;(address) == address);
326         performJITMemcpy(address, buffer, sizeof(int) * 4);
327 
328         if (flush)
329             cacheFlush(address, sizeof(int) * 4);
330     }
331 
332     static void* readPointer(void* where)
333     {
334         int* address = static_cast&lt;int*&gt;(where);
335 
336         Datasize sf;
337         MoveWideOp opc;
338         int hw;
339         uint16_t imm16;
340         RegisterID rdFirst, rd;
341 
342         bool expected = disassembleMoveWideImediate(address, sf, opc, hw, imm16, rdFirst);
343         ASSERT_UNUSED(expected, expected &amp;&amp; sf &amp;&amp; opc == MoveWideOp_Z &amp;&amp; !hw);
344         uintptr_t result = imm16;
345 
346         expected = disassembleMoveWideImediate(address + 1, sf, opc, hw, imm16, rd);
347         ASSERT_UNUSED(expected, expected &amp;&amp; sf &amp;&amp; opc == MoveWideOp_K &amp;&amp; hw == 1 &amp;&amp; rd == rdFirst);
348         result |= static_cast&lt;uintptr_t&gt;(imm16) &lt;&lt; 16;
349 
350         expected = disassembleMoveWideImediate(address + 2, sf, opc, hw, imm16, rd);
351         ASSERT_UNUSED(expected, expected &amp;&amp; sf &amp;&amp; opc == MoveWideOp_K &amp;&amp; hw == 2 &amp;&amp; rd == rdFirst);
352         result |= static_cast&lt;uintptr_t&gt;(imm16) &lt;&lt; 32;
353 
354         if (NUMBER_OF_ADDRESS_ENCODING_INSTRUCTIONS &gt; 3) {
355             expected = disassembleMoveWideImediate(address + 3, sf, opc, hw, imm16, rd);
356             ASSERT_UNUSED(expected, expected &amp;&amp; sf &amp;&amp; opc == MoveWideOp_K &amp;&amp; hw == 3 &amp;&amp; rd == rdFirst);
357             result |= static_cast&lt;uintptr_t&gt;(imm16) &lt;&lt; 48;
358         }
359 
360         return reinterpret_cast&lt;void*&gt;(result);
361     }
362 
363     static void* readCallTarget(void* from)
364     {
365         constexpr ptrdiff_t callInstruction = 1;
366         return readPointer(reinterpret_cast&lt;int*&gt;(from) - callInstruction - NUMBER_OF_ADDRESS_ENCODING_INSTRUCTIONS);
367     }
368 
369     static constexpr ptrdiff_t MAX_POINTER_BITS = 64;
370     static constexpr ptrdiff_t BITS_ENCODEABLE_PER_INSTRUCTION = 16;
371     static constexpr ptrdiff_t NUMBER_OF_ADDRESS_ENCODING_INSTRUCTIONS = MAX_POINTER_BITS / BITS_ENCODEABLE_PER_INSTRUCTION;
372 };
373 
374 } // namespace JSC
375 
376 #endif // ENABLE(ASSEMBLER) &amp;&amp; CPU(ARM64E)
    </pre>
  </body>
</html>