INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_changed/assert_changed.srcs/sources_1/new/assert_changed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assert_changed
