
*** Running vivado
    with args -log jpeg_preprocess.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jpeg_preprocess.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 22 02:14:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source jpeg_preprocess.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/edit_jpeg_preprocess_v1_0.cache/ip 
Command: read_checkpoint -auto_incremental -incremental c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/edit_jpeg_preprocess_v1_0.srcs/utils_1/imports/synth_1/jpeg_preprocess.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/edit_jpeg_preprocess_v1_0.srcs/utils_1/imports/synth_1/jpeg_preprocess.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top jpeg_preprocess -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 35060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1139.863 ; gain = 466.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg0' is not allowed [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg1' is not allowed [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:111]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg2' is not allowed [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:112]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg3' is not allowed [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:113]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'slv_reg0' is not permitted [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:313]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'slv_reg1' is not permitted [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:314]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'slv_reg2' is not permitted [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:315]
ERROR: [Synth 8-9315] concurrent assignment to a non-net 'slv_reg3' is not permitted [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:316]
INFO: [Synth 8-10285] module 'jpeg_preprocess_slave_lite_v1_0_S00_AXI' is ignored due to previous errors [c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v:318]
INFO: [Synth 8-9084] Verilog file 'c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'c:/users/wuche/desktop/code/dat096/c2_image_compressing/ip_repo/jpeg_preprocess_1_0/hdl/jpeg_preprocess_slave_lite_v1_0_S00_AXI.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.789 ; gain = 566.754
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 02:14:23 2025...
