`timescale 1ns / 1ps

module Ycounter(
    input ini_clk,     // æ‰“æ‹ä¸“ç”¨æ—¶é’Ÿ
    input clk,
    input[1:0] btns,    //é–¹ç?¿î˜µéî…¢æ•çè—‰î£é–¸æˆç¹’éã‚‰å¦´éŒæ¬‘å®‰å¨‘æ“ƒäºç€µæ»ˆæŸ¨é?•å—™ç¤‰é–¼å´‡æ™«éã‚‰å´šéµî†½ç•±é–¸æ¬˜äºå©€ä½¹ç¨‰æ¿ ä½ºç‘“å¨‘æ’±å€“é–²æ»ˆå¦´?
    input btn_ena,      //é–¹ç?¿î˜µéî…Ÿæ‹…é‘³îˆšå´å¨´ï½…ç§??éŒæ¶™ç•?é–¸å??ç²ˆç»¨ï¿ å¹å®¥å å´é å¬?å•?å¦å‚æ¢»å¨£???
    input arstn,
    input ena,
    input load,
    input[15:0] data,
    output c_Y, 
    output[13:0] year_out
    );

    reg [13:0] state; //2^5=32>31
    wire [13:0] year;
    assign year = state + 1'b1; //æ¥ ç‚µç¹éã‚…â–½éˆ©å†©ç®?0é–???

    wire up,down;
    assign up = btn_ena & btns[1];
    assign down = btn_ena & btns[0];

    // æ‰“æ‹ï¼Œè¾¹æ²¿æ?€æµ‹ã€?
    reg up_d0, up_d1;
    always @ (posedge ini_clk or negedge arstn) begin
        if (~arstn) begin
            up_d0 <= 1'b0;
            up_d1 <= 1'b0;
        end
        else begin 
            up_d0 <= up;
            up_d1 <= up_d0;
        end
    end

    reg down_d0,down_d1;
    always @ (posedge ini_clk or negedge arstn) begin
        if (!arstn) begin
            down_d0 <= 1'b0;
            down_d1 <= 1'b0;
        end
        else begin 
            down_d0 <= down;
            down_d1 <= down_d0;
        end
    end

    reg clk_d0,clk_d1;
    always @(posedge ini_clk or negedge arstn) begin
        if (~arstn) begin 
            clk_d0 <= 0;
            clk_d1 <= 0;
        end
        else begin 
            clk_d0 <= clk;
            clk_d1 <= clk_d0;
        end
    end


    always @ (posedge ini_clk or negedge arstn or posedge load) begin
        if (~arstn) begin
            state <= 14'd1948;      //å©¢è·ºç§³ç¼å‘?ç´??1949é–ºå‚î•¦é‘µæˆ¦å´¶é‘ºãƒ¥ç‡ç¼æ–¿îƒƒ??
        end
        else if (load) begin
            state <= 1000*data[15:12]+100*data[11:8]+10*data[7:4]+data[3:0]-1;
        end
        else if (ena&clk_d0&(~clk_d1)) begin
            if (state>=14'd9999)
                state <= 14'd0;
            else
                state <= state + 1'b1;
        end
        else if (up_d0&(~up_d1)) begin
            if (state >= 14'd9999)
                state <= 14'b0;
            else
                state <= state + 1'b1;
        end
        else if (down&(~down_d1)) begin
            if (state == 14'd0000)
                state <= 14'd0;
            else 
                state <= state - 1'b1;
        end
        else 
            state <= state;
    end

    //é–ºä½¹å£†é–æ»„æ½é¾å†²æ¯?
    assign year_out = year;

    //é‰â•‚ç¨ç¼å‘?æ½é¾å†²æ¯‰
    assign c_Y = (year==14'd9999);
    
endmodule