
ubuntu-preinstalled/dbus-send:     file format elf32-littlearm


Disassembly of section .init:

0000103c <.init>:
    103c:	push	{r3, lr}
    1040:	bl	1c04 <close@plt+0x848>
    1044:	pop	{r3, pc}

Disassembly of section .plt:

00001048 <raise@plt-0x14>:
    1048:	push	{lr}		; (str lr, [sp, #-4]!)
    104c:	ldr	lr, [pc, #4]	; 1058 <raise@plt-0x4>
    1050:	add	lr, pc, lr
    1054:	ldr	pc, [lr, #8]!
    1058:	andeq	r2, r1, r0, asr lr

0000105c <raise@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #73728	; 0x12000
    1064:	ldr	pc, [ip, #3664]!	; 0xe50

00001068 <dbus_bus_get@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #73728	; 0x12000
    1070:	ldr	pc, [ip, #3656]!	; 0xe48

00001074 <dbus_message_iter_get_basic@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #73728	; 0x12000
    107c:	ldr	pc, [ip, #3648]!	; 0xe40

00001080 <dbus_connection_unref@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #73728	; 0x12000
    1088:	ldr	pc, [ip, #3640]!	; 0xe38

0000108c <dbus_message_iter_init_append@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #73728	; 0x12000
    1094:	ldr	pc, [ip, #3632]!	; 0xe30

00001098 <strcmp@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #73728	; 0x12000
    10a0:	ldr	pc, [ip, #3624]!	; 0xe28

000010a4 <__cxa_finalize@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #73728	; 0x12000
    10ac:	ldr	pc, [ip, #3616]!	; 0xe20

000010b0 <strtol@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #73728	; 0x12000
    10b8:	ldr	pc, [ip, #3608]!	; 0xe18

000010bc <dbus_message_get_sender@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #73728	; 0x12000
    10c4:	ldr	pc, [ip, #3600]!	; 0xe10

000010c8 <dbus_message_iter_append_basic@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #73728	; 0x12000
    10d0:	ldr	pc, [ip, #3592]!	; 0xe08

000010d4 <dbus_connection_flush@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #73728	; 0x12000
    10dc:	ldr	pc, [ip, #3584]!	; 0xe00

000010e0 <dbus_message_get_path@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #73728	; 0x12000
    10e8:	ldr	pc, [ip, #3576]!	; 0xdf8

000010ec <fflush@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #73728	; 0x12000
    10f4:	ldr	pc, [ip, #3568]!	; 0xdf0

000010f8 <free@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #73728	; 0x12000
    1100:	ldr	pc, [ip, #3560]!	; 0xde8

00001104 <dbus_message_get_destination@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #73728	; 0x12000
    110c:	ldr	pc, [ip, #3552]!	; 0xde0

00001110 <memcpy@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #73728	; 0x12000
    1118:	ldr	pc, [ip, #3544]!	; 0xdd8

0000111c <dbus_message_get_reply_serial@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #73728	; 0x12000
    1124:	ldr	pc, [ip, #3536]!	; 0xdd0

00001128 <strdup@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #73728	; 0x12000
    1130:	ldr	pc, [ip, #3528]!	; 0xdc8

00001134 <__stack_chk_fail@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #73728	; 0x12000
    113c:	ldr	pc, [ip, #3520]!	; 0xdc0

00001140 <dbus_message_get_serial@plt>:
    1140:	add	ip, pc, #0, 12
    1144:	add	ip, ip, #73728	; 0x12000
    1148:	ldr	pc, [ip, #3512]!	; 0xdb8

0000114c <dbus_message_unref@plt>:
    114c:	add	ip, pc, #0, 12
    1150:	add	ip, ip, #73728	; 0x12000
    1154:	ldr	pc, [ip, #3504]!	; 0xdb0

00001158 <dbus_message_iter_close_container@plt>:
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #73728	; 0x12000
    1160:	ldr	pc, [ip, #3496]!	; 0xda8

00001164 <dbus_error_free@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #73728	; 0x12000
    116c:	ldr	pc, [ip, #3488]!	; 0xda0

00001170 <dbus_message_get_error_name@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #73728	; 0x12000
    1178:	ldr	pc, [ip, #3480]!	; 0xd98

0000117c <__fxstat64@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #73728	; 0x12000
    1184:	ldr	pc, [ip, #3472]!	; 0xd90

00001188 <fwrite@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #73728	; 0x12000
    1190:	ldr	pc, [ip, #3464]!	; 0xd88

00001194 <strtoll@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #73728	; 0x12000
    119c:	ldr	pc, [ip, #3456]!	; 0xd80

000011a0 <dbus_connection_send_with_reply_and_block@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #73728	; 0x12000
    11a8:	ldr	pc, [ip, #3448]!	; 0xd78

000011ac <dbus_malloc@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #73728	; 0x12000
    11b4:	ldr	pc, [ip, #3440]!	; 0xd70

000011b8 <puts@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #73728	; 0x12000
    11c0:	ldr	pc, [ip, #3432]!	; 0xd68

000011c4 <__libc_start_main@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #73728	; 0x12000
    11cc:	ldr	pc, [ip, #3424]!	; 0xd60

000011d0 <_dbus_get_real_time@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #73728	; 0x12000
    11d8:	ldr	pc, [ip, #3416]!	; 0xd58

000011dc <__gmon_start__@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #73728	; 0x12000
    11e4:	ldr	pc, [ip, #3408]!	; 0xd50

000011e8 <exit@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #73728	; 0x12000
    11f0:	ldr	pc, [ip, #3400]!	; 0xd48

000011f4 <dbus_message_new_signal@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #73728	; 0x12000
    11fc:	ldr	pc, [ip, #3392]!	; 0xd40

00001200 <strtoul@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #73728	; 0x12000
    1208:	ldr	pc, [ip, #3384]!	; 0xd38

0000120c <dbus_message_new_method_call@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #73728	; 0x12000
    1214:	ldr	pc, [ip, #3376]!	; 0xd30

00001218 <strchr@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #73728	; 0x12000
    1220:	ldr	pc, [ip, #3368]!	; 0xd28

00001224 <dbus_message_iter_get_fixed_array@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #73728	; 0x12000
    122c:	ldr	pc, [ip, #3360]!	; 0xd20

00001230 <dbus_message_iter_next@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #73728	; 0x12000
    1238:	ldr	pc, [ip, #3352]!	; 0xd18

0000123c <dbus_message_iter_open_container@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #73728	; 0x12000
    1244:	ldr	pc, [ip, #3344]!	; 0xd10

00001248 <__errno_location@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #73728	; 0x12000
    1250:	ldr	pc, [ip, #3336]!	; 0xd08

00001254 <dbus_message_set_auto_start@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #73728	; 0x12000
    125c:	ldr	pc, [ip, #3328]!	; 0xd00

00001260 <memset@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #73728	; 0x12000
    1268:	ldr	pc, [ip, #3320]!	; 0xcf8

0000126c <putchar@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #73728	; 0x12000
    1274:	ldr	pc, [ip, #3312]!	; 0xcf0

00001278 <strtoull@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #73728	; 0x12000
    1280:	ldr	pc, [ip, #3304]!	; 0xce8

00001284 <__printf_chk@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #73728	; 0x12000
    128c:	ldr	pc, [ip, #3296]!	; 0xce0

00001290 <dbus_message_type_from_string@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #73728	; 0x12000
    1298:	ldr	pc, [ip, #3288]!	; 0xcd8

0000129c <strtod@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #73728	; 0x12000
    12a4:	ldr	pc, [ip, #3280]!	; 0xcd0

000012a8 <write@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #73728	; 0x12000
    12b0:	ldr	pc, [ip, #3272]!	; 0xcc8

000012b4 <__fprintf_chk@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #73728	; 0x12000
    12bc:	ldr	pc, [ip, #3264]!	; 0xcc0

000012c0 <dbus_message_get_member@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #73728	; 0x12000
    12c8:	ldr	pc, [ip, #3256]!	; 0xcb8

000012cc <dbus_error_init@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #73728	; 0x12000
    12d4:	ldr	pc, [ip, #3248]!	; 0xcb0

000012d8 <dbus_message_set_destination@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #73728	; 0x12000
    12e0:	ldr	pc, [ip, #3240]!	; 0xca8

000012e4 <strtok@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #73728	; 0x12000
    12ec:	ldr	pc, [ip, #3232]!	; 0xca0

000012f0 <dbus_message_iter_get_arg_type@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #73728	; 0x12000
    12f8:	ldr	pc, [ip, #3224]!	; 0xc98

000012fc <dbus_bus_register@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #73728	; 0x12000
    1304:	ldr	pc, [ip, #3216]!	; 0xc90

00001308 <dbus_error_is_set@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #73728	; 0x12000
    1310:	ldr	pc, [ip, #3208]!	; 0xc88

00001314 <strrchr@plt>:
    1314:	add	ip, pc, #0, 12
    1318:	add	ip, ip, #73728	; 0x12000
    131c:	ldr	pc, [ip, #3200]!	; 0xc80

00001320 <dbus_connection_open@plt>:
    1320:	add	ip, pc, #0, 12
    1324:	add	ip, ip, #73728	; 0x12000
    1328:	ldr	pc, [ip, #3192]!	; 0xc78

0000132c <dbus_validate_bus_name@plt>:
    132c:	add	ip, pc, #0, 12
    1330:	add	ip, ip, #73728	; 0x12000
    1334:	ldr	pc, [ip, #3184]!	; 0xc70

00001338 <dbus_message_iter_recurse@plt>:
    1338:	add	ip, pc, #0, 12
    133c:	add	ip, ip, #73728	; 0x12000
    1340:	ldr	pc, [ip, #3176]!	; 0xc68

00001344 <dbus_connection_send@plt>:
    1344:	add	ip, pc, #0, 12
    1348:	add	ip, ip, #73728	; 0x12000
    134c:	ldr	pc, [ip, #3168]!	; 0xc60

00001350 <getsockname@plt>:
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #73728	; 0x12000
    1358:	ldr	pc, [ip, #3160]!	; 0xc58

0000135c <dbus_message_get_interface@plt>:
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #73728	; 0x12000
    1364:	ldr	pc, [ip, #3152]!	; 0xc50

00001368 <getpeername@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #73728	; 0x12000
    1370:	ldr	pc, [ip, #3144]!	; 0xc48

00001374 <dbus_message_iter_init@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #73728	; 0x12000
    137c:	ldr	pc, [ip, #3136]!	; 0xc40

00001380 <inet_ntop@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #73728	; 0x12000
    1388:	ldr	pc, [ip, #3128]!	; 0xc38

0000138c <dbus_free@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #73728	; 0x12000
    1394:	ldr	pc, [ip, #3120]!	; 0xc30

00001398 <dbus_message_get_type@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #73728	; 0x12000
    13a0:	ldr	pc, [ip, #3112]!	; 0xc28

000013a4 <strncmp@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #73728	; 0x12000
    13ac:	ldr	pc, [ip, #3104]!	; 0xc20

000013b0 <abort@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #73728	; 0x12000
    13b8:	ldr	pc, [ip, #3096]!	; 0xc18

000013bc <close@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #73728	; 0x12000
    13c4:	ldr	pc, [ip, #3088]!	; 0xc10

Disassembly of section .text:

000013c8 <.text>:
    13c8:	svcmi	0x00f0e92d
    13cc:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    13d0:	svccs	0x00028b02
    13d4:			; <UNDEFINED> instruction: 0x0734f8df
    13d8:			; <UNDEFINED> instruction: 0x3734f8df
    13dc:	adcslt	r4, pc, r8, ror r4	; <UNPREDICTABLE>
    13e0:	ldrbtmi	r6, [fp], #-2058	; 0xfffff7f6
    13e4:			; <UNDEFINED> instruction: 0xf8df9104
    13e8:	stmdapl	r1, {r2, r3, r5, r8, r9, sl, ip}^
    13ec:	teqls	sp, r9, lsl #16
    13f0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    13f4:			; <UNDEFINED> instruction: 0x1720f8df
    13f8:	ldrbtmi	r6, [r9], #-26	; 0xffffffe6
    13fc:	stflep	f1, [r3, #-24]!	; 0xffffffe8
    1400:			; <UNDEFINED> instruction: 0x8718f8df
    1404:	movwcs	r2, #17920	; 0x4600
    1408:	movwls	r9, #15620	; 0x3d04
    140c:			; <UNDEFINED> instruction: 0xf04f44f8
    1410:			; <UNDEFINED> instruction: 0x46b233ff
    1414:	strcs	r4, [r1], #-1713	; 0xfffff94f
    1418:	stmib	sp, {r1, r9, sl, ip, pc}^
    141c:	strls	r6, [r8], -r9, lsl #12
    1420:	strls	r9, [r5], -r7, lsl #12
    1424:	sub	r9, r2, fp, lsl #6
    1428:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    142c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1430:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    1434:	suble	r2, sl, r0, lsl #16
    1438:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    143c:	ldrbmi	r2, [r8], -r6, lsl #4
    1440:			; <UNDEFINED> instruction: 0xf7ff4479
    1444:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1448:			; <UNDEFINED> instruction: 0xf8dfd044
    144c:	andcs	r1, r7, #220, 12	; 0xdc00000
    1450:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1454:	svc	0x00a6f7ff
    1458:	eorsle	r2, fp, r0, lsl #16
    145c:			; <UNDEFINED> instruction: 0x16ccf8df
    1460:	ldrbmi	r2, [r8], -sl, lsl #4
    1464:			; <UNDEFINED> instruction: 0xf7ff4479
    1468:	orrslt	lr, r8, #632	; 0x278
    146c:			; <UNDEFINED> instruction: 0x16c0f8df
    1470:	ldrbmi	r2, [r8], -sp, lsl #4
    1474:			; <UNDEFINED> instruction: 0xf7ff4479
    1478:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    147c:			; <UNDEFINED> instruction: 0xf10bd148
    1480:			; <UNDEFINED> instruction: 0xf8df020d
    1484:	andls	r1, r3, #176, 12	; 0xb000000
    1488:			; <UNDEFINED> instruction: 0x46104479
    148c:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1490:			; <UNDEFINED> instruction: 0xf0002800
    1494:			; <UNDEFINED> instruction: 0xf89b808a
    1498:	bls	cd4d4 <close@plt+0xcc118>
    149c:			; <UNDEFINED> instruction: 0xf0402b00
    14a0:	movwcs	r8, #4812	; 0x12cc
    14a4:	movwls	r9, #21251	; 0x5303
    14a8:	adcmi	r3, r7, #16777216	; 0x1000000
    14ac:			; <UNDEFINED> instruction: 0xf855d00c
    14b0:	strbmi	fp, [r1], -r4, lsl #30
    14b4:			; <UNDEFINED> instruction: 0xf7ff4658
    14b8:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    14bc:	strcc	sp, [r1], #-436	; 0xfffffe4c
    14c0:	adcmi	r2, r7, #1048576	; 0x100000
    14c4:	ldrhle	r4, [r2, #97]!	; 0x61
    14c8:			; <UNDEFINED> instruction: 0xf0012001
    14cc:	strmi	pc, [r1], r9, asr #21
    14d0:	strb	r2, [r9, r1, lsl #12]!
    14d4:	teqcs	sp, r8, asr r6
    14d8:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    14dc:	mulge	r2, fp, r8
    14e0:	beq	18bdb90 <close@plt+0x18bc7d4>
    14e4:	blx	fe2bffd4 <close@plt+0xfe2bec18>
    14e8:	bne	16bbe2c <close@plt+0x16baa70>
    14ec:	movwls	r1, #11331	; 0x2c43
    14f0:	blcs	1f604 <close@plt+0x1e248>
    14f4:	stflsd	f5, [r6], {216}	; 0xd8
    14f8:			; <UNDEFINED> instruction: 0xf8df222a
    14fc:	tstcs	r1, ip, lsr r6
    1500:			; <UNDEFINED> instruction: 0x0638f8df
    1504:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    1508:			; <UNDEFINED> instruction: 0xf7ff681b
    150c:			; <UNDEFINED> instruction: 0xe7dbee3e
    1510:			; <UNDEFINED> instruction: 0x162cf8df
    1514:			; <UNDEFINED> instruction: 0x46582210
    1518:			; <UNDEFINED> instruction: 0xf7ff4479
    151c:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    1520:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    1524:			; <UNDEFINED> instruction: 0x161cf8df
    1528:	ldrbmi	r2, [r8], -r7, lsl #4
    152c:			; <UNDEFINED> instruction: 0xf7ff4479
    1530:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    1534:	msrhi	SPSR_sxc, r0
    1538:			; <UNDEFINED> instruction: 0x160cf8df
    153c:	ldrbmi	r2, [r8], -r7, lsl #4
    1540:			; <UNDEFINED> instruction: 0xf7ff4479
    1544:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    1548:	msrhi	SPSR_f, r0
    154c:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1550:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1554:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1558:	adcsle	r2, r6, r0, lsl #16
    155c:	mulcs	r0, fp, r8
    1560:	adcsle	r2, r1, sp, lsr #20
    1564:	blcs	28190 <close@plt+0x26dd4>
    1568:	msrhi	SPSR_fx, r0
    156c:	strcc	r9, [r1], #-2818	; 0xfffff4fe
    1570:	mcrcs	1, 0, fp, cr0, cr3, {0}
    1574:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    1578:	bicslt	r9, sp, sl, lsl #26
    157c:			; <UNDEFINED> instruction: 0xf7ff4628
    1580:	stmdacs	r1, {r3, r7, r9, sl, fp, sp, lr, pc}
    1584:	andsle	r9, r5, r3
    1588:	andsle	r2, r3, r4, lsl #16
    158c:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    1590:			; <UNDEFINED> instruction: 0xf8df462b
    1594:	ldrbtmi	r0, [sl], #-1444	; 0xfffffa5c
    1598:	tstcs	r1, r6, lsl #24
    159c:	stmdavs	r0, {r5, fp, ip, lr}
    15a0:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    15a4:			; <UNDEFINED> instruction: 0xf7ff2001
    15a8:	movwcs	lr, #7712	; 0x1e20
    15ac:	movwls	r9, #29443	; 0x7303
    15b0:	ldrb	r9, [r9, -r5, lsl #6]!
    15b4:	ldrmi	sl, [r8], -ip, lsl #22
    15b8:	bcc	43cde0 <close@plt+0x43ba24>
    15bc:			; <UNDEFINED> instruction: 0xf7ff461d
    15c0:	bls	23cfe0 <close@plt+0x23bc24>
    15c4:			; <UNDEFINED> instruction: 0x4629b132
    15c8:			; <UNDEFINED> instruction: 0xf7ff4610
    15cc:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    15d0:	bicshi	pc, pc, r0
    15d4:	vnmls.f64	d9, d8, d2
    15d8:	blcs	7e20 <close@plt+0x6a64>
    15dc:	teqhi	r3, r0	; <UNPREDICTABLE>
    15e0:			; <UNDEFINED> instruction: 0xf7ff4618
    15e4:	mulls	sl, lr, lr
    15e8:			; <UNDEFINED> instruction: 0xf0002800
    15ec:			; <UNDEFINED> instruction: 0xf1ba81cd
    15f0:			; <UNDEFINED> instruction: 0xf0400f00
    15f4:	blls	e1b00 <close@plt+0xe0744>
    15f8:			; <UNDEFINED> instruction: 0xf0002b01
    15fc:	blls	e1cc0 <close@plt+0xe0904>
    1600:			; <UNDEFINED> instruction: 0xf0402b04
    1604:			; <UNDEFINED> instruction: 0x212e8153
    1608:			; <UNDEFINED> instruction: 0xf7ff4658
    160c:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    1610:	bichi	pc, ip, r0
    1614:	movwcs	r4, #1538	; 0x602
    1618:	ldrbmi	r9, [r9], -r9, lsl #16
    161c:	blcc	7f62c <close@plt+0x7e270>
    1620:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    1624:	beq	fe43ce4c <close@plt+0xfe43ba90>
    1628:			; <UNDEFINED> instruction: 0xf0002800
    162c:	blls	221f94 <close@plt+0x220bd8>
    1630:	mrc	1, 0, fp, cr8, cr11, {1}
    1634:	stmdbls	r8, {r4, r7, r9, fp}
    1638:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    163c:			; <UNDEFINED> instruction: 0xf0002800
    1640:			; <UNDEFINED> instruction: 0x46a281ba
    1644:	strmi	pc, [ip, #-2271]	; 0xfffff721
    1648:	strvs	pc, [ip, #-2271]	; 0xfffff721
    164c:	bleq	103da88 <close@plt+0x103c6cc>
    1650:	mrc	4, 0, r4, cr8, cr12, {3}
    1654:	ldrbtmi	r0, [lr], #-2704	; 0xfffff570
    1658:	ssatmi	r4, #2, r9, asr #12
    165c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1660:	blls	227288 <close@plt+0x225ecc>
    1664:	vqrshl.u8	q10, <illegal reg q1.5>, q0
    1668:	blls	121d58 <close@plt+0x12099c>
    166c:			; <UNDEFINED> instruction: 0xf853213a
    1670:	strtmi	r4, [r0], -sl, lsr #32
    1674:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    1678:	stmdacs	r0, {r0, r2, r9, sl, lr}
    167c:	mvnhi	pc, r0
    1680:	movwcs	r4, #1543	; 0x607
    1684:	strtmi	r4, [r0], -r9, asr #12
    1688:	blcc	7f6ac <close@plt+0x7e2f0>
    168c:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1690:			; <UNDEFINED> instruction: 0xf0002800
    1694:			; <UNDEFINED> instruction: 0xf8df8118
    1698:	strtmi	r1, [r0], -r4, asr #9
    169c:			; <UNDEFINED> instruction: 0xf7ff4479
    16a0:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    16a4:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    16a8:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    16ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16b0:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    16b4:			; <UNDEFINED> instruction: 0xf0402800
    16b8:			; <UNDEFINED> instruction: 0xf04f8144
    16bc:	teqcs	sl, r5, ror #16
    16c0:			; <UNDEFINED> instruction: 0xf7ff4638
    16c4:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    16c8:	bicshi	pc, r3, r0
    16cc:	movwcs	r4, #1540	; 0x604
    16d0:	blcc	7f6e8 <close@plt+0x7e32c>
    16d4:	blcs	1f888 <close@plt+0x1e4cc>
    16d8:	rscshi	pc, r8, r0, asr #32
    16dc:	svceq	0x0065f1b8
    16e0:	ldrbeq	pc, [r3, -pc, asr #32]!	; <UNPREDICTABLE>
    16e4:	rscshi	pc, sl, r0, asr #32
    16e8:			; <UNDEFINED> instruction: 0x4620213a
    16ec:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    16f0:			; <UNDEFINED> instruction: 0xf0002800
    16f4:	strmi	r8, [r0], fp, ror #3
    16f8:			; <UNDEFINED> instruction: 0xf04f4620
    16fc:			; <UNDEFINED> instruction: 0xf8080400
    1700:			; <UNDEFINED> instruction: 0xf0014b01
    1704:	vldrge.16	s30, [lr, #-398]	; 0xfffffe72	; <UNPREDICTABLE>
    1708:	cmncs	r1, fp, lsr sl
    170c:			; <UNDEFINED> instruction: 0xf88d462b
    1710:	andls	r7, r3, sp, ror #1
    1714:	stcls	6, cr4, [r3], {88}	; 0x58
    1718:	rscmi	pc, lr, sp, lsl #17
    171c:	streq	pc, [r0], #-79	; 0xffffffb1
    1720:	rscsmi	pc, r0, sp, lsl #17
    1724:			; <UNDEFINED> instruction: 0xf88d247b
    1728:	ldrbtcs	r4, [sp], #-236	; 0xffffff14
    172c:	rscmi	pc, pc, sp, lsl #17
    1730:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1734:			; <UNDEFINED> instruction: 0xf0002800
    1738:			; <UNDEFINED> instruction: 0x464081d2
    173c:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1740:	stmdacs	r0, {r7, r9, sl, lr}
    1744:	bichi	pc, fp, r0
    1748:	ldrne	pc, [r8], #-2271	; 0xfffff721
    174c:			; <UNDEFINED> instruction: 0xf7ff4479
    1750:	andls	lr, r2, sl, asr #27
    1754:	stcge	3, cr11, [ip], #-256	; 0xffffff00
    1758:	andcs	r4, r0, #36700160	; 0x2300000
    175c:	strtmi	r2, [r8], -r5, ror #2
    1760:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1764:			; <UNDEFINED> instruction: 0xf0002800
    1768:	bls	a1e58 <close@plt+0xa0a9c>
    176c:			; <UNDEFINED> instruction: 0x46204639
    1770:	blx	e3d77c <close@plt+0xe3c3c0>
    1774:	andcs	r4, r0, r1, lsr r6
    1778:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    177c:	stmdacs	r0, {r1, r9, sl, lr}
    1780:			; <UNDEFINED> instruction: 0x81aff000
    1784:	strtmi	r9, [r0], -r3, lsl #18
    1788:	blx	b3d794 <close@plt+0xb3c3d8>
    178c:	strtmi	r4, [r8], -r1, lsr #12
    1790:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1794:			; <UNDEFINED> instruction: 0xf0002800
    1798:	ldrtmi	r8, [r1], -r2, lsr #3
    179c:			; <UNDEFINED> instruction: 0xf7ff2000
    17a0:	andls	lr, r2, r2, lsr #27
    17a4:	bicsle	r2, r7, r0, lsl #16
    17a8:			; <UNDEFINED> instruction: 0xf7ff4640
    17ac:	strtmi	lr, [r9], -r6, lsr #25
    17b0:			; <UNDEFINED> instruction: 0xf7ff4658
    17b4:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    17b8:	orrshi	pc, r1, r0
    17bc:	beq	7dbec <close@plt+0x7c830>
    17c0:	teqcs	sp, pc, asr #14
    17c4:	ldrbmi	r9, [r8], -fp
    17c8:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    17cc:	stmdavc	r1, {r0, r1, r3, r9, fp, ip, pc}^
    17d0:			; <UNDEFINED> instruction: 0xf0002900
    17d4:			; <UNDEFINED> instruction: 0x46118139
    17d8:	andcs	r3, sl, #1
    17dc:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    17e0:	movwls	r1, #48643	; 0xbe03
    17e4:	mcrge	7, 3, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    17e8:			; <UNDEFINED> instruction: 0x4658213d
    17ec:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    17f0:	vldmiami	r1, {s9-s229}
    17f4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    17f8:	stmdals	r6, {r0, r1, r6, sl, fp, ip}
    17fc:	stmdavs	r0, {r8, fp, ip, lr}
    1800:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1804:	ldrbmi	lr, [r8], -r0, ror #12
    1808:			; <UNDEFINED> instruction: 0xf7ff213d
    180c:	stmdavc	r3, {r1, r2, r8, sl, fp, sp, lr, pc}^
    1810:			; <UNDEFINED> instruction: 0xf0002b00
    1814:	stfnep	f0, [r3], {65}	; 0x41
    1818:	strb	r9, [r5], -r8, lsl #6
    181c:	teqcs	sp, r8, asr r6
    1820:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1824:	movwls	r1, #44099	; 0xac43
    1828:	ldmmi	r0, {r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}^
    182c:	blmi	ff08a144 <close@plt+0xff088d88>
    1830:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1834:	stmiapl	r3!, {r1, r2, sl, fp, ip, pc}^
    1838:			; <UNDEFINED> instruction: 0xf7ff681b
    183c:	strb	lr, [r3], -r6, lsr #25
    1840:	eorlt	pc, r4, sp, asr #17
    1844:			; <UNDEFINED> instruction: 0x4648e630
    1848:	stc	7, cr15, [lr], {255}	; 0xff
    184c:	stmdacs	r0, {r1, r3, ip, pc}
    1850:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    1854:	bls	19473c <close@plt+0x193380>
    1858:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    185c:	svceq	0x0000f1b9
    1860:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    1864:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    1868:	stcls	3, cr9, [sp], {2}
    186c:	bmi	ff049c78 <close@plt+0xff0488bc>
    1870:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    1874:	ands	r9, r0, r0, lsl #8
    1878:	bne	43d0e0 <close@plt+0x43bd24>
    187c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1880:			; <UNDEFINED> instruction: 0xf47f2800
    1884:	bmi	feb2d36c <close@plt+0xfeb2bfb0>
    1888:	stmdals	r6, {r0, r8, sp}
    188c:	blls	a88c8 <close@plt+0xa750c>
    1890:	bmi	fee57a98 <close@plt+0xfee566dc>
    1894:	stmdavs	r0, {sl, ip, pc}
    1898:			; <UNDEFINED> instruction: 0xf7ff447a
    189c:	cdp	13, 1, cr14, cr8, cr12, {0}
    18a0:			; <UNDEFINED> instruction: 0xf7ff0a10
    18a4:	andcs	lr, r1, r0, ror #24
    18a8:	ldc	7, cr15, [lr], {255}	; 0xff
    18ac:	eorcs	r4, r5, #11730944	; 0xb30000
    18b0:	smlatbcs	r1, r1, fp, r4
    18b4:	cfstrsls	mvf4, [r6], {120}	; 0x78
    18b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    18bc:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    18c0:			; <UNDEFINED> instruction: 0xf7ff2001
    18c4:			; <UNDEFINED> instruction: 0xf04fec92
    18c8:	uxtah	r0, r8, r6, ror #16
    18cc:			; <UNDEFINED> instruction: 0xf0014638
    18d0:			; <UNDEFINED> instruction: 0xf1b8f8e1
    18d4:	strmi	r0, [r7], -r5, ror #30
    18d8:	svcge	0x0006f43f
    18dc:	bge	eacd5c <close@plt+0xeab9a0>
    18e0:	ldrbmi	r4, [r8], -r1, asr #12
    18e4:			; <UNDEFINED> instruction: 0xf04f462b
    18e8:			; <UNDEFINED> instruction: 0xf88d0c00
    18ec:			; <UNDEFINED> instruction: 0xf88d70e8
    18f0:			; <UNDEFINED> instruction: 0xf7ffc0e9
    18f4:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    18f8:	rscshi	pc, r1, r0
    18fc:	svceq	0x0061f1b8
    1900:	rscshi	pc, lr, r0, asr #32
    1904:			; <UNDEFINED> instruction: 0xf7ff4620
    1908:	pkhbtmi	lr, r0, r0, lsl #24
    190c:			; <UNDEFINED> instruction: 0xf0002800
    1910:	ldcmi	0, cr8, [fp], {230}	; 0xe6
    1914:			; <UNDEFINED> instruction: 0x4621447c
    1918:	stcl	7, cr15, [r4], #1020	; 0x3fc
    191c:	stmdacs	r0, {r1, r9, sl, lr}
    1920:	svcge	0x0042f43f
    1924:			; <UNDEFINED> instruction: 0x46284639
    1928:			; <UNDEFINED> instruction: 0xf95cf001
    192c:	andcs	r4, r0, r1, lsr #12
    1930:	ldcl	7, cr15, [r8], {255}	; 0xff
    1934:	stmdacs	r0, {r1, r9, sl, lr}
    1938:			; <UNDEFINED> instruction: 0xe735d1f4
    193c:	stmdaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1940:	stmdavc	r3!, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    1944:	cmncs	r3, fp, lsr #18
    1948:			; <UNDEFINED> instruction: 0x4658463a
    194c:			; <UNDEFINED> instruction: 0xf94af001
    1950:			; <UNDEFINED> instruction: 0x4620e734
    1954:			; <UNDEFINED> instruction: 0xf89ef001
    1958:	ldrb	r4, [r5, r1, lsl #12]!
    195c:	ldrbmi	r2, [r8], -lr, lsr #2
    1960:	ldcl	7, cr15, [r8], {255}	; 0xff
    1964:	strmi	fp, [r3], -r8, ror #6
    1968:	andcs	r9, r0, r9, lsl #18
    196c:			; <UNDEFINED> instruction: 0xf803465a
    1970:			; <UNDEFINED> instruction: 0xf7ff0b01
    1974:	cdp	12, 0, cr14, cr8, cr12, {2}
    1978:	stmdacs	r0, {r4, r7, r9, fp}
    197c:	adchi	pc, pc, r0
    1980:			; <UNDEFINED> instruction: 0xf7ff9903
    1984:	ldrb	lr, [r2], -r8, ror #24
    1988:	bls	19473c <close@plt+0x193380>
    198c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1990:	stcls	7, cr14, [r6], {107}	; 0x6b
    1994:	stmdami	r8!, {r0, r8, sp}^
    1998:	blls	214388 <close@plt+0x212fcc>
    199c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    19a0:			; <UNDEFINED> instruction: 0xf7ff6800
    19a4:	andcs	lr, r1, r8, lsl #25
    19a8:			; <UNDEFINED> instruction: 0xf85af001
    19ac:			; <UNDEFINED> instruction: 0x465b4a76
    19b0:	ldrbtmi	r4, [sl], #-2145	; 0xfffff79f
    19b4:	ldmdami	r5!, {r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    19b8:	blmi	17ca208 <close@plt+0x17c8e4c>
    19bc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    19c0:	stcls	7, cr14, [r6], {121}	; 0x79
    19c4:	ldmdami	ip, {r0, r1, r3, r4, r6, r9, sl, lr}^
    19c8:	bmi	1c68ddc <close@plt+0x1c67a20>
    19cc:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    19d0:	stmdavs	r0, {r0, r3, r5, r9, sl, lr}
    19d4:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    19d8:			; <UNDEFINED> instruction: 0xf7ff4628
    19dc:	blls	17c9fc <close@plt+0x17b640>
    19e0:	subsle	r2, pc, r0, lsl #22
    19e4:	beq	43d24c <close@plt+0x43be90>
    19e8:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    19ec:	bcc	43d254 <close@plt+0x43be98>
    19f0:	bne	fe43d258 <close@plt+0xfe43be9c>
    19f4:	stmdals	sl, {r0, r1, r3, r9, fp, ip, pc}
    19f8:	bl	ff4bf9fc <close@plt+0xff4be640>
    19fc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
    1a00:			; <UNDEFINED> instruction: 0xf7ff0a10
    1a04:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    1a08:	cmnlt	r4, r7, asr r1
    1a0c:	ldmdage	lr, {r2, r3, r5, r8, fp, sp, pc}
    1a10:	bl	ff7bfa14 <close@plt+0xff7be658>
    1a14:	stmdbls	r7, {r5, r9, sl, lr}
    1a18:	bls	7a86d0 <close@plt+0x7a7314>
    1a1c:			; <UNDEFINED> instruction: 0xff02f000
    1a20:			; <UNDEFINED> instruction: 0xf7ff4620
    1a24:	vmov.32	lr, d24[0]
    1a28:			; <UNDEFINED> instruction: 0xf7ff0a90
    1a2c:	stmdals	sl, {r4, r7, r8, r9, fp, sp, lr, pc}
    1a30:	bl	9bfa34 <close@plt+0x9be678>
    1a34:			; <UNDEFINED> instruction: 0xf7ff2000
    1a38:			; <UNDEFINED> instruction: 0x4613ebd8
    1a3c:	ldmdami	lr!, {r0, r2, r4, r6, r9, fp, lr}
    1a40:	stflss	f2, [r6], {1}
    1a44:			; <UNDEFINED> instruction: 0xe6d9447a
    1a48:	eorcs	r4, r4, #5439488	; 0x530000
    1a4c:	tstcs	r1, sl, lsr fp
    1a50:	uxtb	r4, r8, ror #8
    1a54:	tstcs	r1, r8, lsr r8
    1a58:	vstrls	d9, [r6, #-16]
    1a5c:	ldmdavs	fp, {r0, r1, r2, r3, r6, r9, fp, lr}
    1a60:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    1a64:	stmdavs	r0, {sl, ip, pc}
    1a68:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1a6c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a70:			; <UNDEFINED> instruction: 0x9c06ebbc
    1a74:	ldmdami	r0!, {r0, r8, sp}
    1a78:	bmi	1268690 <close@plt+0x12672d4>
    1a7c:	ldmdavs	fp, {r5, fp, ip, lr}
    1a80:	smlsdxls	r0, sl, r4, r4
    1a84:			; <UNDEFINED> instruction: 0xf7ff6800
    1a88:	andcs	lr, r1, r6, lsl ip
    1a8c:	bl	feb3fa90 <close@plt+0xfeb3e6d4>
    1a90:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    1a94:	strbt	r9, [r8], r2, lsl #6
    1a98:	andscs	r4, fp, #4390912	; 0x430000
    1a9c:	tstcs	r1, r6, lsr #22
    1aa0:	uxtab16	r4, r7, r8, ror #8
    1aa4:	cdp	12, 1, cr9, cr8, cr10, {0}
    1aa8:	bls	1484f0 <close@plt+0x147134>
    1aac:			; <UNDEFINED> instruction: 0xf7ff4620
    1ab0:	strtmi	lr, [r0], -sl, asr #24
    1ab4:	bl	3bfab8 <close@plt+0x3be6fc>
    1ab8:	bmi	7fb994 <close@plt+0x7fa5d8>
    1abc:	stmdals	r6, {r0, r8, sp}
    1ac0:	strcc	lr, [ip], #-2525	; 0xfffff623
    1ac4:	bmi	e57ccc <close@plt+0xe56910>
    1ac8:			; <UNDEFINED> instruction: 0xe7cb447a
    1acc:	tstcs	r1, sl, lsl r8
    1ad0:	vstrls	d9, [r6, #-16]
    1ad4:	ldmdavs	fp, {r1, r2, r4, r5, r9, fp, lr}
    1ad8:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    1adc:			; <UNDEFINED> instruction: 0xf001e7c2
    1ae0:	stcls	8, cr15, [r6], {103}	; 0x67
    1ae4:	ldmdami	r4, {r0, r8, sp}
    1ae8:	bmi	cd47b8 <close@plt+0xcd33fc>
    1aec:	ldrbtmi	r5, [fp], #-2080	; 0xfffff7e0
    1af0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    1af4:			; <UNDEFINED> instruction: 0xf7ff6800
    1af8:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    1afc:	bl	1d3fb00 <close@plt+0x1d3e744>
    1b00:	ldrtmi	r4, [r9], -r2, lsr #12
    1b04:			; <UNDEFINED> instruction: 0xf0014628
    1b08:	ldrb	pc, [r0], -sp, ror #16	; <UNPREDICTABLE>
    1b0c:	andeq	r2, r1, r8, asr #21
    1b10:	andeq	r2, r1, r2, lsr #24
    1b14:	andeq	r0, r0, ip, lsr r1
    1b18:	andeq	r2, r1, sl, lsr #21
    1b1c:	andeq	r2, r0, r8, ror #4
    1b20:	andeq	r2, r0, r2, asr r2
    1b24:	andeq	r2, r0, ip, asr #4
    1b28:	andeq	r2, r0, r2, asr #4
    1b2c:	andeq	r2, r0, r8, lsr r2
    1b30:	andeq	r2, r0, r0, ror #4
    1b34:	andeq	r2, r0, ip, asr r2
    1b38:	andeq	r0, r0, r0, asr #2
    1b3c:	andeq	r2, r0, r2, lsr #3
    1b40:	andeq	r2, r0, r0, lsl #4
    1b44:	andeq	r2, r0, r4, asr r2
    1b48:	andeq	r2, r0, r4, ror #4
    1b4c:	andeq	r2, r0, sl, asr r2
    1b50:	andeq	r2, r0, r6, ror #4
    1b54:	andeq	r2, r0, r8, asr #6
    1b58:	andeq	r2, r0, sl, asr r3
    1b5c:	andeq	r2, r0, r4, lsl #6
    1b60:	strdeq	r2, [r0], -sl
    1b64:	andeq	r2, r0, r4, ror #4
    1b68:	andeq	r1, r0, lr, asr pc
    1b6c:	andeq	r1, r0, r2, lsl #31
    1b70:	andeq	r1, r0, r6, lsl #28
    1b74:	andeq	r1, r0, lr, asr #31
    1b78:	ldrdeq	r1, [r0], -ip
    1b7c:	andeq	r2, r0, r4, lsl #1
    1b80:	muleq	r0, ip, r0
    1b84:	andeq	r1, r0, r2, lsl #29
    1b88:	andeq	r1, r0, r2, asr #30
    1b8c:	andeq	r1, r0, r2, lsr #31
    1b90:	andeq	r1, r0, r2, ror #29
    1b94:	andeq	r1, r0, ip, lsr #25
    1b98:	ldrdeq	r1, [r0], -ip
    1b9c:	andeq	r1, r0, r2, lsl pc
    1ba0:	strdeq	r1, [r0], -r4
    1ba4:	ldrdeq	r1, [r0], -r2
    1ba8:	andeq	r1, r0, r8, ror #25
    1bac:	andeq	r1, r0, r8, lsl #30
    1bb0:	muleq	r0, sl, lr
    1bb4:	andeq	r2, r1, r6, lsl r5
    1bb8:	andeq	r1, r0, r4, asr #29
    1bbc:	bleq	3dd00 <close@plt+0x3c944>
    1bc0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1bc4:	strbtmi	fp, [sl], -r2, lsl #24
    1bc8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1bcc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1bd0:	ldrmi	sl, [sl], #776	; 0x308
    1bd4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1bd8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1bdc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1be0:			; <UNDEFINED> instruction: 0xf85a4b06
    1be4:	stmdami	r6, {r0, r1, ip, sp}
    1be8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1bec:	b	ffabfbf0 <close@plt+0xffabe834>
    1bf0:	bl	ff7bfbf4 <close@plt+0xff7be838>
    1bf4:			; <UNDEFINED> instruction: 0x000122b4
    1bf8:	andeq	r0, r0, r0, lsr r1
    1bfc:	andeq	r0, r0, r8, asr #2
    1c00:	andeq	r0, r0, r0, asr r1
    1c04:	ldr	r3, [pc, #20]	; 1c20 <close@plt+0x864>
    1c08:	ldr	r2, [pc, #20]	; 1c24 <close@plt+0x868>
    1c0c:	add	r3, pc, r3
    1c10:	ldr	r2, [r3, r2]
    1c14:	cmp	r2, #0
    1c18:	bxeq	lr
    1c1c:	b	11dc <__gmon_start__@plt>
    1c20:	muleq	r1, r4, r2
    1c24:	andeq	r0, r0, r4, asr #2
    1c28:	blmi	1d3c48 <close@plt+0x1d288c>
    1c2c:	bmi	1d2e14 <close@plt+0x1d1a58>
    1c30:	addmi	r4, r3, #2063597568	; 0x7b000000
    1c34:	andle	r4, r3, sl, ror r4
    1c38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1c3c:	ldrmi	fp, [r8, -r3, lsl #2]
    1c40:	svclt	0x00004770
    1c44:	ldrdeq	r2, [r1], -r4
    1c48:	ldrdeq	r2, [r1], -r0
    1c4c:	andeq	r2, r1, r0, ror r2
    1c50:	andeq	r0, r0, r8, lsr r1
    1c54:	stmdbmi	r9, {r3, fp, lr}
    1c58:	bmi	252e40 <close@plt+0x251a84>
    1c5c:	bne	252e48 <close@plt+0x251a8c>
    1c60:	svceq	0x00cb447a
    1c64:			; <UNDEFINED> instruction: 0x01a1eb03
    1c68:	andle	r1, r3, r9, asr #32
    1c6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1c70:	ldrmi	fp, [r8, -r3, lsl #2]
    1c74:	svclt	0x00004770
    1c78:	andeq	r2, r1, r8, lsr #7
    1c7c:	andeq	r2, r1, r4, lsr #7
    1c80:	andeq	r2, r1, r4, asr #4
    1c84:	andeq	r0, r0, r4, asr r1
    1c88:	blmi	2af0b0 <close@plt+0x2adcf4>
    1c8c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1c90:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1c94:	blmi	270248 <close@plt+0x26ee8c>
    1c98:	ldrdlt	r5, [r3, -r3]!
    1c9c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1ca0:			; <UNDEFINED> instruction: 0xf7ff6818
    1ca4:			; <UNDEFINED> instruction: 0xf7ffea00
    1ca8:	blmi	1c1bac <close@plt+0x1c07f0>
    1cac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1cb0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1cb4:	andeq	r2, r1, r2, ror r3
    1cb8:	andeq	r2, r1, r4, lsl r2
    1cbc:	andeq	r0, r0, r4, lsr r1
    1cc0:	andeq	r2, r1, lr, asr r3
    1cc4:	andeq	r2, r1, r2, asr r3
    1cc8:	svclt	0x0000e7c4
    1ccc:	svcmi	0x00f0e92d
    1cd0:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
    1cd4:	vmin.s8	d20, d21, d3
    1cd8:	bl	fea16a38 <close@plt+0xfea1567c>
    1cdc:	vsubl.s8	q8, d21, d8
    1ce0:	subscc	r5, r0, #1409286145	; 0x54000001
    1ce4:	blhi	13d1a0 <close@plt+0x13bde4>
    1ce8:			; <UNDEFINED> instruction: 0xf8df4682
    1cec:			; <UNDEFINED> instruction: 0xf8df09f0
    1cf0:			; <UNDEFINED> instruction: 0x464799f0
    1cf4:	bne	43d51c <close@plt+0x43c160>
    1cf8:	blx	fe0d2ee2 <close@plt+0xfe0d1b26>
    1cfc:			; <UNDEFINED> instruction: 0xf8df1302
    1d00:	rscslt	r1, r3, r4, ror #19
    1d04:	bl	fe8d30f0 <close@plt+0xfe8d1d34>
    1d08:	stmdapl	r1, {r1, r5, r6, r7, r8, r9, ip, sp, lr}^
    1d0c:	stmdavs	r9, {r3, r8, r9, fp, sp}
    1d10:			; <UNDEFINED> instruction: 0xf04f9171
    1d14:			; <UNDEFINED> instruction: 0xf8df0100
    1d18:	svclt	0x003819d0
    1d1c:	movwls	r2, #776	; 0x308
    1d20:	mcr	4, 0, r4, cr8, cr9, {3}
    1d24:			; <UNDEFINED> instruction: 0x46501a90
    1d28:	b	ff8bfd2c <close@plt+0xff8be970>
    1d2c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1d30:			; <UNDEFINED> instruction: 0xf10bd038
    1d34:			; <UNDEFINED> instruction: 0xf1bb34ff
    1d38:	svclt	0x00c80f00
    1d3c:	stcle	6, cr4, [r6, #-152]	; 0xffffff68
    1d40:	strbmi	r3, [r9], -r1, lsl #28
    1d44:			; <UNDEFINED> instruction: 0xf7ff2001
    1d48:			; <UNDEFINED> instruction: 0x1c73ea9e
    1d4c:			; <UNDEFINED> instruction: 0xf1a5d1f8
    1d50:	blcs	602adc <close@plt+0x601720>
    1d54:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1d58:	eoreq	pc, r7, #19
    1d5c:	andseq	r0, r9, r4, lsl r2
    1d60:	bicseq	r0, r8, r6, lsl #4
    1d64:	biceq	r0, r6, r9, lsl r0
    1d68:	ldrshteq	r0, [r2], #15
    1d6c:	andseq	r0, r9, r9, lsl r0
    1d70:	andseq	r0, r9, r9, lsl r0
    1d74:	sbcseq	r0, r2, r4, ror #1
    1d78:	sbceq	r0, r5, r9, lsl r0
    1d7c:	rsbseq	r0, fp, sp, lsl #1
    1d80:	rsbeq	r0, r1, lr, rrx
    1d84:	andseq	r0, r9, pc, asr #32
    1d88:	eorseq	r0, r5, r2, asr #32
    1d8c:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d90:	andcs	r4, r1, sl, lsr #12
    1d94:			; <UNDEFINED> instruction: 0xf7ff4479
    1d98:			; <UNDEFINED> instruction: 0x4650ea76
    1d9c:	b	123fda0 <close@plt+0x123e9e4>
    1da0:	bicle	r2, r0, r0, lsl #16
    1da4:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1da8:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1db0:	blls	1c5be20 <close@plt+0x1c5aa64>
    1db4:			; <UNDEFINED> instruction: 0xf040405a
    1db8:	rsbslt	r8, r3, lr, lsl #9
    1dbc:	blhi	13d0b8 <close@plt+0x13bcfc>
    1dc0:	svchi	0x00f0e8bd
    1dc4:	ldrbmi	sl, [r0], -sl, lsl #24
    1dc8:			; <UNDEFINED> instruction: 0xf7ff4621
    1dcc:			; <UNDEFINED> instruction: 0xf8dfe954
    1dd0:	stmdavc	r2!, {r2, r5, r8, fp, ip}
    1dd4:	ldrbtmi	r2, [r9], #-1
    1dd8:	b	153fddc <close@plt+0x153ea20>
    1ddc:	stmdbge	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1de0:			; <UNDEFINED> instruction: 0xf7ff4650
    1de4:			; <UNDEFINED> instruction: 0xf8dfe948
    1de8:	ldmib	sp, {r4, r8, fp, ip}^
    1dec:	andcs	r2, r1, sl, lsl #6
    1df0:			; <UNDEFINED> instruction: 0xf7ff4479
    1df4:	ldrb	lr, [r0, r8, asr #20]
    1df8:	ldrbmi	sl, [r0], -sl, lsl #24
    1dfc:			; <UNDEFINED> instruction: 0xf7ff4621
    1e00:			; <UNDEFINED> instruction: 0xf8dfea9c
    1e04:	strdcs	r1, [r1], -r8
    1e08:			; <UNDEFINED> instruction: 0xf7ff4479
    1e0c:			; <UNDEFINED> instruction: 0xee18ea3c
    1e10:			; <UNDEFINED> instruction: 0x463a1a10
    1e14:			; <UNDEFINED> instruction: 0xf7ff4620
    1e18:	sbfx	pc, r9, #30, #31
    1e1c:	ldrbmi	sl, [r0], -sl, lsl #24
    1e20:			; <UNDEFINED> instruction: 0xf7ff4621
    1e24:			; <UNDEFINED> instruction: 0xf8dfe928
    1e28:	stmdavs	r2!, {r3, r4, r6, r7, fp, ip}
    1e2c:	ldrbtmi	r2, [r9], #-1
    1e30:	b	a3fe34 <close@plt+0xa3ea78>
    1e34:	stmdbge	sl, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1e38:			; <UNDEFINED> instruction: 0xf7ff4650
    1e3c:			; <UNDEFINED> instruction: 0xf8dfe91c
    1e40:	ldmib	sp, {r2, r6, r7, fp, ip}^
    1e44:	andcs	r2, r1, sl, lsl #6
    1e48:			; <UNDEFINED> instruction: 0xf7ff4479
    1e4c:			; <UNDEFINED> instruction: 0xe7a4ea1c
    1e50:	ldrbmi	sl, [r0], -sl, lsl #24
    1e54:			; <UNDEFINED> instruction: 0xf7ff4621
    1e58:	vnmls.f16	s28, s16, s28
    1e5c:	blcs	106a4 <close@plt+0xf2e8>
    1e60:	rsbshi	pc, sp, #0
    1e64:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e68:	stmdavs	r2!, {r0, sp}
    1e6c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e70:	ldr	lr, [r2, sl, lsl #20]
    1e74:	ldrbmi	sl, [r0], -sl, lsl #26
    1e78:	bvs	43d6e0 <close@plt+0x43c324>
    1e7c:			; <UNDEFINED> instruction: 0xf7ff4629
    1e80:			; <UNDEFINED> instruction: 0xf8dfea5c
    1e84:	ldrbtmi	r0, [r8], #-2184	; 0xfffff778
    1e88:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e8c:			; <UNDEFINED> instruction: 0xf7ff4628
    1e90:	lsrlt	lr, r0, sl
    1e94:			; <UNDEFINED> instruction: 0x4631463a
    1e98:			; <UNDEFINED> instruction: 0xf7ff4628
    1e9c:	qadd16mi	pc, r8, r7	; <UNPREDICTABLE>
    1ea0:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ea4:			; <UNDEFINED> instruction: 0xf7ff4628
    1ea8:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
    1eac:	eorcs	sp, ip, lr, ror #1
    1eb0:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eb4:			; <UNDEFINED> instruction: 0xf7ff4628
    1eb8:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    1ebc:			; <UNDEFINED> instruction: 0xf1bbd1ea
    1ec0:	stcle	15, cr0, [r9, #-0]
    1ec4:	stmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ec8:	cfstrscc	mvf4, [r1], {125}	; 0x7d
    1ecc:	andcs	r4, r1, r9, lsr #12
    1ed0:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed4:	mvnsle	r1, r2, ror #24
    1ed8:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1edc:			; <UNDEFINED> instruction: 0xf7ff4478
    1ee0:	ldrb	lr, [sl, -ip, ror #18]
    1ee4:	ldrbmi	sl, [r0], -sl, lsl #24
    1ee8:			; <UNDEFINED> instruction: 0xf7ff4621
    1eec:			; <UNDEFINED> instruction: 0xf8dfe8c4
    1ef0:	stmdahi	r2!, {r3, r5, fp, ip}
    1ef4:	ldrbtmi	r2, [r9], #-1
    1ef8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1efc:	stcge	7, cr14, [sl], {77}	; 0x4d
    1f00:			; <UNDEFINED> instruction: 0x46214650
    1f04:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f08:	bcc	43d770 <close@plt+0x43c3b4>
    1f0c:			; <UNDEFINED> instruction: 0xf0002b00
    1f10:			; <UNDEFINED> instruction: 0xf8df8200
    1f14:	andcs	r1, r1, r8, lsl #16
    1f18:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    1f1c:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f20:	stcge	7, cr14, [sl], {59}	; 0x3b
    1f24:			; <UNDEFINED> instruction: 0x46214650
    1f28:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f2c:	ubfxne	pc, pc, #17, #17
    1f30:			; <UNDEFINED> instruction: 0x2000f9b4
    1f34:	ldrbtmi	r2, [r9], #-1
    1f38:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f3c:	stcge	7, cr14, [sl], {45}	; 0x2d
    1f40:			; <UNDEFINED> instruction: 0x46214650
    1f44:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f48:			; <UNDEFINED> instruction: 0x17d8f8df
    1f4c:	andcs	r6, r1, r2, lsr #16
    1f50:			; <UNDEFINED> instruction: 0xf7ff4479
    1f54:			; <UNDEFINED> instruction: 0xe720e998
    1f58:	ldrbmi	sl, [r0], -r7, lsl #22
    1f5c:	cdpge	3, 0, cr9, cr9, cr2, {0}
    1f60:			; <UNDEFINED> instruction: 0x4619461c
    1f64:	strls	sl, [r1], -sl, lsl #26
    1f68:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f6c:	tstcs	r0, r4, lsr #16
    1f70:	strtmi	r2, [r8], -r8, ror #4
    1f74:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1f78:			; <UNDEFINED> instruction: 0xf7ff9404
    1f7c:			; <UNDEFINED> instruction: 0xf8dfe972
    1f80:	orrcs	r0, r0, #168, 14	; 0x2a00000
    1f84:	andcc	pc, r0, r8, asr #17
    1f88:	eorsvs	r4, r3, r8, ror r4
    1f8c:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f90:	strcc	r4, [r1], #-1569	; 0xfffff9df
    1f94:			; <UNDEFINED> instruction: 0x81b4f000
    1f98:	andcs	r4, r3, sl, lsr #12
    1f9c:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fa0:			; <UNDEFINED> instruction: 0xf0003001
    1fa4:			; <UNDEFINED> instruction: 0xf10b81ad
    1fa8:	strls	r0, [r5, -r2, lsl #6]
    1fac:	movwls	r2, #15104	; 0x3b00
    1fb0:	msrhi	SPSR_fxc, #64, 6
    1fb4:			; <UNDEFINED> instruction: 0x4774f8df
    1fb8:	ldrbtmi	r4, [ip], #-1598	; 0xfffff9c2
    1fbc:	strtmi	r3, [r1], -r1, lsl #28
    1fc0:			; <UNDEFINED> instruction: 0xf7ff2001
    1fc4:			; <UNDEFINED> instruction: 0x1c73e960
    1fc8:			; <UNDEFINED> instruction: 0xf8dfd1f8
    1fcc:	andcs	r1, r1, r4, ror #14
    1fd0:	ldrtmi	r6, [lr], -sl, lsr #28
    1fd4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fd8:			; <UNDEFINED> instruction: 0x3e01e956
    1fdc:	andcs	r4, r1, r1, lsr #12
    1fe0:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fe4:	mvnsle	r1, r0, ror ip
    1fe8:			; <UNDEFINED> instruction: 0x1748f8df
    1fec:	ldrbtmi	r2, [r9], #-1
    1ff0:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff4:	vst2.8	{d6,d8}, [r3 :128], fp
    1ff8:			; <UNDEFINED> instruction: 0xf5b34370
    1ffc:			; <UNDEFINED> instruction: 0xf0004f00
    2000:			; <UNDEFINED> instruction: 0xf5b38334
    2004:			; <UNDEFINED> instruction: 0xf0004f80
    2008:			; <UNDEFINED> instruction: 0xf5b38328
    200c:			; <UNDEFINED> instruction: 0xf0005f00
    2010:			; <UNDEFINED> instruction: 0xf5b3831c
    2014:			; <UNDEFINED> instruction: 0xf0004fc0
    2018:			; <UNDEFINED> instruction: 0xf5b38310
    201c:			; <UNDEFINED> instruction: 0xf0005f80
    2020:			; <UNDEFINED> instruction: 0xf5b38304
    2024:			; <UNDEFINED> instruction: 0xf0004f20
    2028:			; <UNDEFINED> instruction: 0xf5b382f8
    202c:			; <UNDEFINED> instruction: 0xf0004f40
    2030:	sfmge	f0, 1, [r5, #-956]!	; 0xfffffc44
    2034:	addcs	sl, r0, #17664	; 0x4500
    2038:	strtmi	r2, [r8], -r0, lsl #2
    203c:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2040:	smlabbcs	r0, r0, r2, r2
    2044:			; <UNDEFINED> instruction: 0xf7ff4620
    2048:	vmlals.f16	s28, s8, s24	; <UNPREDICTABLE>
    204c:	strtmi	r4, [r9], -r2, asr #12
    2050:			; <UNDEFINED> instruction: 0xf7ff4630
    2054:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    2058:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    205c:	bls	53924 <close@plt+0x52568>
    2060:			; <UNDEFINED> instruction: 0xf7ff4621
    2064:	blls	fc674 <close@plt+0xfb2b8>
    2068:	strmi	r2, [r6], -r0, lsl #22
    206c:			; <UNDEFINED> instruction: 0xf8dfdd0f
    2070:	ldrtmi	r1, [ip], -r8, asr #13
    2074:	strtmi	r9, [pc], -r1, lsl #14
    2078:			; <UNDEFINED> instruction: 0x460d4479
    207c:	stccc	6, cr4, [r1], {41}	; 0x29
    2080:			; <UNDEFINED> instruction: 0xf7ff2001
    2084:			; <UNDEFINED> instruction: 0x1c61e900
    2088:			; <UNDEFINED> instruction: 0x463dd1f8
    208c:			; <UNDEFINED> instruction: 0xf8df9f01
    2090:	andcs	r1, r1, ip, lsr #13
    2094:			; <UNDEFINED> instruction: 0xf7ff4479
    2098:	stmdahi	sl!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    209c:	blcs	7899f0 <close@plt+0x788634>
    20a0:	bichi	pc, r0, r0, lsl #4
    20a4:			; <UNDEFINED> instruction: 0xf013e8df
    20a8:	andseq	r0, r2, #-1342177275	; 0xb0000005
    20ac:			; <UNDEFINED> instruction: 0x01be01be
    20b0:			; <UNDEFINED> instruction: 0x01be01be
    20b4:			; <UNDEFINED> instruction: 0x01be01be
    20b8:	strheq	r0, [r9, #30]
    20bc:			; <UNDEFINED> instruction: 0x01be01be
    20c0:			; <UNDEFINED> instruction: 0x01be01be
    20c4:			; <UNDEFINED> instruction: 0x01be01be
    20c8:			; <UNDEFINED> instruction: 0x01be01be
    20cc:			; <UNDEFINED> instruction: 0x01be01be
    20d0:			; <UNDEFINED> instruction: 0x01be01be
    20d4:			; <UNDEFINED> instruction: 0x01be01be
    20d8:			; <UNDEFINED> instruction: 0x01be01be
    20dc:			; <UNDEFINED> instruction: 0x01be01be
    20e0:			; <UNDEFINED> instruction: 0x01be01be
    20e4:	stfges	f0, [sl], {196}	; 0xc4
    20e8:			; <UNDEFINED> instruction: 0x46214650
    20ec:	svc	0x00c2f7fe
    20f0:	bcc	43d958 <close@plt+0x43c59c>
    20f4:			; <UNDEFINED> instruction: 0xf0002b00
    20f8:			; <UNDEFINED> instruction: 0xf8df811f
    20fc:	andcs	r1, r1, r4, asr #12
    2100:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    2104:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2108:	stcge	6, cr14, [sl, #-284]	; 0xfffffee4
    210c:	mrc	6, 0, r4, cr8, cr0, {2}
    2110:			; <UNDEFINED> instruction: 0x46296a10
    2114:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2118:			; <UNDEFINED> instruction: 0x0628f8df
    211c:			; <UNDEFINED> instruction: 0xf7ff4478
    2120:	cdp	8, 1, cr14, cr8, cr12, {2}
    2124:			; <UNDEFINED> instruction: 0x463a1a10
    2128:			; <UNDEFINED> instruction: 0xf7ff4628
    212c:	strtmi	pc, [r8], -pc, asr #27
    2130:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2134:	bne	43d99c <close@plt+0x43c5e0>
    2138:			; <UNDEFINED> instruction: 0x4628463a
    213c:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    2140:	svceq	0x0000f1bb
    2144:			; <UNDEFINED> instruction: 0xf8dfdd09
    2148:	ldrbtmi	r5, [sp], #-1536	; 0xfffffa00
    214c:	stccc	6, cr4, [r1], {41}	; 0x29
    2150:			; <UNDEFINED> instruction: 0xf7ff2001
    2154:	stclne	8, cr14, [r1], #-608	; 0xfffffda0
    2158:			; <UNDEFINED> instruction: 0xf8dfd1f8
    215c:	ldrbtmi	r0, [r8], #-1520	; 0xfffffa10
    2160:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2164:	stcge	6, cr14, [sl], {25}
    2168:			; <UNDEFINED> instruction: 0x46214650
    216c:	svc	0x0082f7fe
    2170:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2174:	movwcs	lr, #2516	; 0x9d4
    2178:	ldrbtmi	r2, [r9], #-1
    217c:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2180:	stcge	6, cr14, [sl], {11}
    2184:			; <UNDEFINED> instruction: 0x46214650
    2188:	svc	0x0074f7fe
    218c:	blcs	1c220 <close@plt+0x1ae64>
    2190:	adcshi	pc, fp, r0, asr #32
    2194:	ldrcs	pc, [ip, #2271]!	; 0x8df
    2198:			; <UNDEFINED> instruction: 0xf8df447a
    219c:			; <UNDEFINED> instruction: 0x200115bc
    21a0:			; <UNDEFINED> instruction: 0xf7ff4479
    21a4:	ldrb	lr, [r8, #2160]!	; 0x870
    21a8:	ldrbmi	sl, [r0], -sl, lsl #26
    21ac:			; <UNDEFINED> instruction: 0xf7ff4629
    21b0:	strtmi	lr, [r8], -r4, asr #17
    21b4:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21b8:			; <UNDEFINED> instruction: 0x46062879
    21bc:	mvnshi	pc, r0, asr #32
    21c0:			; <UNDEFINED> instruction: 0xf10dab09
    21c4:	strtmi	r0, [r8], -r0, lsr #16
    21c8:	ldrmi	r9, [sp], -r1, lsl #6
    21cc:			; <UNDEFINED> instruction: 0x4641461a
    21d0:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d4:	stmdacs	r0, {r3, r5, fp, sp, lr}
    21d8:	tsthi	sl, r0, asr #6	; <UNPREDICTABLE>
    21dc:	ldrdcs	pc, [r0], -r8
    21e0:	ldfccp	f7, [pc]	; 21e8 <close@plt+0xe2c>
    21e4:	bl	89b44 <close@plt+0x88788>
    21e8:			; <UNDEFINED> instruction: 0xf10e0e00
    21ec:			; <UNDEFINED> instruction: 0xf8cd35ff
    21f0:	ldrtmi	lr, [r3], -ip
    21f4:	andls	r4, r2, #190840832	; 0xb600000
    21f8:	strbtmi	r4, [r0], -r6, lsl #12
    21fc:	mul	r2, r4, r6
    2200:			; <UNDEFINED> instruction: 0xf000429d
    2204:			; <UNDEFINED> instruction: 0xf81380ed
    2208:			; <UNDEFINED> instruction: 0xf1a22f01
    220c:	ldmdbcs	lr, {r5, r8}^
    2210:	bl	fe8f89f0 <close@plt+0xfe8f7634>
    2214:	addmi	r0, r8, #12, 2
    2218:	bcs	32180 <close@plt+0x30dc4>
    221c:			; <UNDEFINED> instruction: 0xf8dfd0f0
    2220:			; <UNDEFINED> instruction: 0x4676053c
    2224:			; <UNDEFINED> instruction: 0xf7fe4478
    2228:	svccs	0x0000efc8
    222c:			; <UNDEFINED> instruction: 0xf8dfdd13
    2230:			; <UNDEFINED> instruction: 0x46d81530
    2234:	strtmi	r9, [pc], -r1, lsl #14
    2238:			; <UNDEFINED> instruction: 0x46254479
    223c:			; <UNDEFINED> instruction: 0xf108460c
    2240:			; <UNDEFINED> instruction: 0x462138ff
    2244:			; <UNDEFINED> instruction: 0xf7ff2001
    2248:			; <UNDEFINED> instruction: 0xf1b8e81e
    224c:	ldrshle	r3, [r6, #255]!	; 0xff
    2250:	ldrtmi	r4, [sp], -ip, lsr #12
    2254:	blls	a9e60 <close@plt+0xa8aa4>
    2258:	bls	fe43da84 <close@plt+0xfe43c6c8>
    225c:	movweq	pc, #4547	; 0x11c3	; <UNPREDICTABLE>
    2260:			; <UNDEFINED> instruction: 0xf8df9301
    2264:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    2268:	bcc	43da94 <close@plt+0x43c6d8>
    226c:			; <UNDEFINED> instruction: 0x4627463b
    2270:			; <UNDEFINED> instruction: 0x469b465c
    2274:	svccs	0x0001f816
    2278:	cdp	0, 1, cr2, cr9, cr1, {0}
    227c:			; <UNDEFINED> instruction: 0xf7ff1a10
    2280:	blls	7c290 <close@plt+0x7aed4>
    2284:	bl	d2d60 <close@plt+0xd19a4>
    2288:	rsbsle	r0, fp, r6
    228c:			; <UNDEFINED> instruction: 0xf0009900
    2290:	stmdbcs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    2294:	addshi	pc, r0, r0
    2298:			; <UNDEFINED> instruction: 0xf7fe2020
    229c:	strb	lr, [r9, r8, ror #31]!
    22a0:	blcs	28eb4 <close@plt+0x27af8>
    22a4:	mvnshi	pc, r0, asr #6
    22a8:	ldrtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    22ac:	ldrbtmi	r4, [ip], #-1597	; 0xfffff9c3
    22b0:	strtmi	r3, [r1], -r1, lsl #26
    22b4:			; <UNDEFINED> instruction: 0xf7fe2001
    22b8:	stclne	15, cr14, [sl], #-920	; 0xfffffc68
    22bc:			; <UNDEFINED> instruction: 0xf8d8d1f8
    22c0:			; <UNDEFINED> instruction: 0xf10d2000
    22c4:			; <UNDEFINED> instruction: 0xf8df0397
    22c8:	andcs	r1, r1, r4, lsr #9
    22cc:	movwls	r3, #6659	; 0x1a03
    22d0:			; <UNDEFINED> instruction: 0xf7fe4479
    22d4:	ldmiblt	lr, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    22d8:	vstrls	d9, [r5, #-4]
    22dc:	stccc	6, cr4, [r1, #-120]	; 0xffffff88
    22e0:	andcs	r4, r1, r1, lsr #12
    22e4:	svc	0x00cef7fe
    22e8:	mvnsle	r1, fp, ror #24
    22ec:			; <UNDEFINED> instruction: 0xf8d84633
    22f0:	andcs	r2, r1, r0
    22f4:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22f8:	ldrbtmi	r3, [r9], #-2563	; 0xfffff5fd
    22fc:	svc	0x00c2f7fe
    2300:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    2304:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2308:			; <UNDEFINED> instruction: 0xf8dfe547
    230c:	ldrbtmi	r2, [sl], #-1128	; 0xfffffb98
    2310:			; <UNDEFINED> instruction: 0xf8dfe743
    2314:	andcs	r1, r1, r4, ror #8
    2318:			; <UNDEFINED> instruction: 0xf7fe4479
    231c:			; <UNDEFINED> instruction: 0xf8dfefb4
    2320:	stmdavs	r2!, {r2, r3, r4, r6, sl, ip}
    2324:	ldrbtmi	r2, [r9], #-1
    2328:	svc	0x00acf7fe
    232c:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2330:			; <UNDEFINED> instruction: 0xf7fe4478
    2334:	ldr	lr, [r0, #-3906]!	; 0xfffff0be
    2338:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    233c:	ldrbtmi	r2, [r9], #-1
    2340:	svc	0x00a0f7fe
    2344:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2348:	andcs	r6, r1, r2, lsr #16
    234c:			; <UNDEFINED> instruction: 0xf7fe4479
    2350:			; <UNDEFINED> instruction: 0xf8dfef9a
    2354:	ldrbtmi	r0, [r8], #-1080	; 0xfffffbc8
    2358:	svc	0x002ef7fe
    235c:			; <UNDEFINED> instruction: 0xf8dfe51d
    2360:	andcs	r1, r1, r0, lsr r4
    2364:			; <UNDEFINED> instruction: 0xf7fe4479
    2368:			; <UNDEFINED> instruction: 0xf8dfef8e
    236c:	stmdavs	r2!, {r3, r5, sl, ip}
    2370:	ldrbtmi	r2, [r9], #-1
    2374:	svc	0x0086f7fe
    2378:	ldreq	pc, [ip], #-2271	; 0xfffff721
    237c:			; <UNDEFINED> instruction: 0xf7fe4478
    2380:	str	lr, [sl, #-3868]	; 0xfffff0e4
    2384:	andcs	r4, sl, fp, asr r6
    2388:	ldrtmi	r4, [ip], -r3, lsr #13
    238c:			; <UNDEFINED> instruction: 0xf7fe461f
    2390:			; <UNDEFINED> instruction: 0xf1bbef6e
    2394:	cdp	15, 1, cr0, cr9, cr0, {0}
    2398:	vstrle	s18, [r8, #-576]	; 0xfffffdc0
    239c:	ldrbtmi	r4, [sp], #-3583	; 0xfffff201
    23a0:	strtmi	r3, [r9], -r1, lsl #24
    23a4:			; <UNDEFINED> instruction: 0xf7fe2001
    23a8:	stclne	15, cr14, [r6], #-440	; 0xfffffe48
    23ac:	ldmmi	ip!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    23b0:			; <UNDEFINED> instruction: 0xf7fe4478
    23b4:	ldrbt	lr, [r0], #3842	; 0xf02
    23b8:			; <UNDEFINED> instruction: 0xf7fe200a
    23bc:			; <UNDEFINED> instruction: 0xf1bbef58
    23c0:			; <UNDEFINED> instruction: 0xf77f0f00
    23c4:	mrc	15, 0, sl, cr8, cr7, {2}
    23c8:	ssatmi	r8, #2, r0, lsl #21
    23cc:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    23d0:	andcs	r4, r1, r1, asr #12
    23d4:	svc	0x0056f7fe
    23d8:	svccc	0x00fff1b9
    23dc:			; <UNDEFINED> instruction: 0xe749d1f6
    23e0:	ldrd	pc, [ip], -sp
    23e4:			; <UNDEFINED> instruction: 0xf81e4630
    23e8:	blcs	113f4 <close@plt+0x10038>
    23ec:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    23f0:			; <UNDEFINED> instruction: 0xf7fe3001
    23f4:			; <UNDEFINED> instruction: 0x4604eedc
    23f8:			; <UNDEFINED> instruction: 0xf0002800
    23fc:	blls	629a4 <close@plt+0x615e8>
    2400:	ldrdne	pc, [r0], -r8
    2404:			; <UNDEFINED> instruction: 0x462a681d
    2408:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    240c:	movwcs	r4, #2533	; 0x9e5
    2410:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2414:	andcs	r5, r1, r3, ror #10
    2418:	svc	0x0034f7fe
    241c:			; <UNDEFINED> instruction: 0xf7fe4620
    2420:	ldrt	lr, [sl], #4022	; 0xfb6
    2424:	andcs	r4, r1, r0, ror #19
    2428:			; <UNDEFINED> instruction: 0xf7fe4479
    242c:	strb	lr, [r7, -ip, lsr #30]!
    2430:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    2434:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2438:	ldmmi	sp, {r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    243c:	ldrbtmi	sl, [r8], #-3173	; 0xfffff39b
    2440:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    2444:			; <UNDEFINED> instruction: 0x232ea927
    2448:	andcs	r4, sl, r2, lsr #12
    244c:	svc	0x0098f7fe
    2450:	blls	eeb58 <close@plt+0xed79c>
    2454:	vstrle	d2, [ip, #-0]
    2458:	ssatmi	r4, #25, r6, asr #19
    245c:			; <UNDEFINED> instruction: 0xf1084479
    2460:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    2464:			; <UNDEFINED> instruction: 0xf7fe9101
    2468:			; <UNDEFINED> instruction: 0xf1b8ef0e
    246c:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    2470:	stmdahi	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2474:	ldmibmi	r0, {r1, r5, r9, sl, lr}^
    2478:	blt	16ca484 <close@plt+0x16c90c8>
    247c:	addslt	r4, fp, #2030043136	; 0x79000000
    2480:	svc	0x0000f7fe
    2484:			; <UNDEFINED> instruction: 0xf47f2e00
    2488:	stmdbge	r7, {r0, r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    248c:	strtmi	r2, [r2], -lr, lsr #6
    2490:			; <UNDEFINED> instruction: 0xf7fe200a
    2494:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2498:	svcge	0x0032f43f
    249c:	blcs	290b0 <close@plt+0x27cf4>
    24a0:	stclmi	13, cr13, [r6, #36]	; 0x24
    24a4:	ldrbtmi	r9, [sp], #-3589	; 0xfffff1fb
    24a8:	strtmi	r3, [r9], -r1, lsl #28
    24ac:			; <UNDEFINED> instruction: 0xf7fe2001
    24b0:	ldclne	14, cr14, [r3], #-936	; 0xfffffc58
    24b4:			; <UNDEFINED> instruction: 0xf8bdd1f8
    24b8:			; <UNDEFINED> instruction: 0x46223116
    24bc:	andcs	r4, r1, r0, asr #19
    24c0:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    24c4:			; <UNDEFINED> instruction: 0xf7feb29b
    24c8:			; <UNDEFINED> instruction: 0xe719eede
    24cc:	stclge	8, cr4, [r5], #-756	; 0xfffffd0c
    24d0:			; <UNDEFINED> instruction: 0xf7fe4478
    24d4:	stmdbge	r6!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    24d8:	strtmi	r2, [r2], -lr, lsr #6
    24dc:			; <UNDEFINED> instruction: 0xf7fe2002
    24e0:	biclt	lr, r0, r0, asr pc
    24e4:	blcs	290f8 <close@plt+0x27d3c>
    24e8:	ldmibmi	r7!, {r2, r3, r8, sl, fp, ip, lr, pc}
    24ec:	ldrbtmi	r4, [r9], #-1720	; 0xfffff948
    24f0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    24f4:	tstls	r1, r1
    24f8:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    24fc:	svccc	0x00fff1b8
    2500:	mvnsle	r9, r1, lsl #18
    2504:	strtmi	r8, [r2], -fp, ror #16
    2508:			; <UNDEFINED> instruction: 0x200149b0
    250c:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    2510:			; <UNDEFINED> instruction: 0xf7feb29b
    2514:	mcrcs	14, 0, lr, cr0, cr8, {5}
    2518:	mrcge	4, 7, APSR_nzcv, cr2, cr15, {3}
    251c:			; <UNDEFINED> instruction: 0x232ea946
    2520:	andcs	r4, r2, r2, lsr #12
    2524:	svc	0x002cf7fe
    2528:			; <UNDEFINED> instruction: 0xf43f2800
    252c:	blls	ee0d8 <close@plt+0xecd1c>
    2530:	vstrle	d2, [r9, #-0]
    2534:	cdpls	13, 0, cr4, cr5, cr6, {5}
    2538:	mcrcc	4, 0, r4, cr1, cr13, {3}
    253c:	andcs	r4, r1, r9, lsr #12
    2540:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2544:	mvnsle	r1, r2, ror ip
    2548:			; <UNDEFINED> instruction: 0x3116f8bd
    254c:	stmibmi	r1!, {r1, r5, r9, sl, lr}
    2550:	blt	16ca55c <close@plt+0x16c91a0>
    2554:	addslt	r4, fp, #2030043136	; 0x79000000
    2558:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    255c:	ldmmi	lr, {r4, r6, r7, r9, sl, sp, lr, pc}
    2560:			; <UNDEFINED> instruction: 0xf7fe4478
    2564:	stmiavc	fp!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    2568:			; <UNDEFINED> instruction: 0xf43f2b00
    256c:	blls	edfd8 <close@plt+0xecc1c>
    2570:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    2574:	ldcmi	0, cr8, [r9], {161}	; 0xa1
    2578:	ldrbtmi	r4, [ip], #-1597	; 0xfffff9c3
    257c:	strtmi	r3, [r1], -r1, lsl #26
    2580:			; <UNDEFINED> instruction: 0xf7fe2001
    2584:	stclne	14, cr14, [r8], #-512	; 0xfffffe00
    2588:	ldmibmi	r5, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    258c:	addseq	pc, r6, #1073741827	; 0x40000003
    2590:	ldrbtmi	r2, [r9], #-1
    2594:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    2598:	cdpcs	13, 0, cr9, cr0, cr5, {0}
    259c:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
    25a0:	stccc	6, cr4, [r1, #-132]	; 0xffffff7c
    25a4:			; <UNDEFINED> instruction: 0xf7fe2001
    25a8:	stclne	14, cr14, [r9], #-440	; 0xfffffe48
    25ac:	stmibmi	sp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    25b0:	addvc	pc, fp, #54525952	; 0x3400000
    25b4:	ldrbtmi	r2, [r9], #-1
    25b8:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    25bc:	stmmi	sl, {r5, r7, r9, sl, sp, lr, pc}
    25c0:			; <UNDEFINED> instruction: 0xf7fe4478
    25c4:	strdlt	lr, [lr, #-218]!	; 0xffffff26
    25c8:	bvs	43de30 <close@plt+0x43ca74>
    25cc:			; <UNDEFINED> instruction: 0x4631463a
    25d0:			; <UNDEFINED> instruction: 0xf7ff4628
    25d4:			; <UNDEFINED> instruction: 0x4628fb7b
    25d8:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    25dc:			; <UNDEFINED> instruction: 0xf7fe4628
    25e0:	stmiblt	r8, {r3, r7, r9, sl, fp, sp, lr, pc}
    25e4:	svceq	0x0000f1bb
    25e8:	stcmi	13, cr13, [r0, #32]
    25ec:	cfstrscc	mvf4, [r1], {125}	; 0x7d
    25f0:	andcs	r4, r1, r9, lsr #12
    25f4:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    25f8:	mvnsle	r1, r0, ror #24
    25fc:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    2600:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    2604:	bllt	ff280608 <close@plt+0xff27f24c>
    2608:			; <UNDEFINED> instruction: 0xf7fe202c
    260c:			; <UNDEFINED> instruction: 0xe7ddee30
    2610:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    2614:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    2618:	ldmdami	r7!, {r0, r1, r3, r8, sl, sp, lr, pc}^
    261c:			; <UNDEFINED> instruction: 0xf7fe4478
    2620:	stmdbvs	fp!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    2624:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2628:	ldmdami	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, sp, lr, pc}^
    262c:			; <UNDEFINED> instruction: 0xf7fe4478
    2630:	stmdbvs	fp!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    2634:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2638:	ldmdami	r1!, {r0, r1, r4, r5, r6, r7, sl, sp, lr, pc}^
    263c:			; <UNDEFINED> instruction: 0xf7fe4478
    2640:	stmdbvs	fp!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2644:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2648:	stmdami	lr!, {r0, r1, r2, r5, r6, r7, sl, sp, lr, pc}^
    264c:			; <UNDEFINED> instruction: 0xf7fe4478
    2650:	stmdbvs	fp!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    2654:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2658:	stmdami	fp!, {r0, r1, r3, r4, r6, r7, sl, sp, lr, pc}^
    265c:			; <UNDEFINED> instruction: 0xf7fe4478
    2660:	stmdbvs	fp!, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2664:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2668:	stmdami	r8!, {r0, r1, r2, r3, r6, r7, sl, sp, lr, pc}^
    266c:			; <UNDEFINED> instruction: 0xf7fe4478
    2670:	stmdbvs	fp!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    2674:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2678:	stmdbmi	r5!, {r0, r1, r6, r7, sl, sp, lr, pc}^
    267c:	bls	8a688 <close@plt+0x892cc>
    2680:			; <UNDEFINED> instruction: 0xf7fe4479
    2684:			; <UNDEFINED> instruction: 0xf7ffee00
    2688:	stmdbmi	r2!, {r3, r7, r8, r9, fp, ip, sp, pc}^
    268c:	cdpvs	0, 2, cr2, cr10, cr1, {0}
    2690:			; <UNDEFINED> instruction: 0xf7fe4479
    2694:	strt	lr, [r7], #3576	; 0xdf8
    2698:	ldrdcs	pc, [r0], -r8
    269c:	orrseq	pc, r7, #1073741827	; 0x40000003
    26a0:	andcs	r4, r1, sp, asr r9
    26a4:	movwls	r3, #6659	; 0x1a03
    26a8:			; <UNDEFINED> instruction: 0xf7fe4479
    26ac:	cdpcs	13, 0, cr14, cr0, cr12, {7}
    26b0:	mcrge	4, 1, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    26b4:	ldr	r9, [sl], -r1, lsl #22
    26b8:			; <UNDEFINED> instruction: 0xf10d4958
    26bc:	mulcs	r1, r6, r2
    26c0:			; <UNDEFINED> instruction: 0xf7fe4479
    26c4:	cdpcs	13, 0, cr14, cr0, cr0, {7}
    26c8:	svcge	0x0071f43f
    26cc:	ldmdami	r4, {r3, r4, r9, sl, sp, lr, pc}^
    26d0:			; <UNDEFINED> instruction: 0xf0004478
    26d4:			; <UNDEFINED> instruction: 0xf7fefb8b
    26d8:	svclt	0x0000ed2e
    26dc:	andeq	r2, r1, ip, lsr #3
    26e0:	andeq	r1, r0, r0, lsr r4
    26e4:	andeq	r0, r0, ip, lsr r1
    26e8:	andeq	r1, r0, r4, lsl r4
    26ec:	muleq	r0, ip, r5
    26f0:	strdeq	r2, [r1], -r8
    26f4:	andeq	r1, r0, r2, ror #7
    26f8:	andeq	r1, r0, r0, lsr #7
    26fc:	andeq	r1, r0, r8, asr #7
    2700:	andeq	r1, r0, r6, asr r3
    2704:	andeq	r1, r0, r4, asr r3
    2708:	andeq	r1, r0, r4, ror #11
    270c:			; <UNDEFINED> instruction: 0x000013be
    2710:	andeq	r1, r0, ip, ror #4
    2714:	andeq	r1, r0, r4, ror r3
    2718:	andeq	r1, r0, r6, ror r2
    271c:	andeq	r1, r0, r6, lsr r5
    2720:	andeq	r1, r0, sl, lsr #4
    2724:	andeq	r1, r0, r8, lsr #4
    2728:	andeq	r1, r0, ip, asr #5
    272c:	andeq	r1, r0, sl, ror r1
    2730:			; <UNDEFINED> instruction: 0x000013bc
    2734:	andeq	r1, r0, r6, ror r2
    2738:	strheq	r1, [r0], -ip
    273c:	andeq	r1, r0, r4, lsl r2
    2740:	andeq	r1, r0, lr, asr #6
    2744:	andeq	r1, r0, ip, lsl r1
    2748:	andeq	r0, r0, sl, ror #31
    274c:	andeq	r1, r0, lr, lsl #5
    2750:	andeq	r1, r0, r2, lsr r0
    2754:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    2758:	andeq	r1, r0, r4, lsr #32
    275c:	andeq	r1, r0, r0, asr #2
    2760:	strdeq	r0, [r0], -ip
    2764:			; <UNDEFINED> instruction: 0x00000fbe
    2768:	andeq	r0, r0, r6, lsl #29
    276c:	andeq	r1, r0, r8, lsr #1
    2770:	andeq	r0, r0, sl, asr #31
    2774:	andeq	r0, r0, r6, lsl lr
    2778:	andeq	r0, r0, r8, lsr lr
    277c:	andeq	r1, r0, sl, lsr #2
    2780:	andeq	r0, r0, ip, lsr #28
    2784:	andeq	r0, r0, r6, lsl #28
    2788:	andeq	r1, r0, r4, lsl #2
    278c:	andeq	r0, r0, r6, lsl #28
    2790:	ldrdeq	r0, [r0], -r4
    2794:	ldrdeq	r1, [r0], -lr
    2798:	andeq	r0, r0, r0, ror #27
    279c:	muleq	r0, r6, sp
    27a0:	andeq	r0, r0, ip, ror lr
    27a4:	strdeq	r0, [r0], -sl
    27a8:	strdeq	r0, [r0], -r8
    27ac:	andeq	r0, r0, r2, ror #29
    27b0:	andeq	r0, r0, lr, asr #29
    27b4:	ldrdeq	r0, [r0], -r8
    27b8:	andeq	r0, r0, r8, ror #28
    27bc:	andeq	r0, r0, lr, lsl #25
    27c0:	andeq	r0, r0, r6, lsr lr
    27c4:	andeq	r0, r0, ip, lsl #28
    27c8:	andeq	r0, r0, r6, asr #24
    27cc:	ldrdeq	r0, [r0], -r6
    27d0:	strdeq	r0, [r0], -ip
    27d4:	andeq	r0, r0, r4, lsr #27
    27d8:	andeq	r0, r0, ip, asr sp
    27dc:			; <UNDEFINED> instruction: 0x00000bba
    27e0:	strdeq	r0, [r0], -r2
    27e4:	andeq	r0, r0, sl, lsl sp
    27e8:	andeq	r0, r0, r0, ror ip
    27ec:	andeq	r0, r0, r8, asr #22
    27f0:	andeq	r0, r0, lr, lsr #24
    27f4:	andeq	r0, r0, lr, lsl #25
    27f8:	andeq	r0, r0, ip, ror ip
    27fc:	andeq	r0, r0, r4, ror #24
    2800:	andeq	r0, r0, ip, asr #24
    2804:	andeq	r0, r0, r4, lsr ip
    2808:	andeq	r0, r0, r8, lsl ip
    280c:	andeq	r0, r0, r0, lsl #24
    2810:	andeq	r0, r0, ip, asr fp
    2814:	andeq	r0, r0, r0, lsl #26
    2818:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    281c:	andeq	r0, r0, r4, asr #25
    2820:	andeq	r0, r0, r8, lsr #22
    2824:	ldrbmi	lr, [r0, sp, lsr #18]!
    2828:	bmi	1d54278 <close@plt+0x1d52ebc>
    282c:	blmi	1d54294 <close@plt+0x1d52ed8>
    2830:	ldrbtmi	fp, [sl], #-150	; 0xffffff6a
    2834:	strmi	r4, [r5], -lr, lsl #12
    2838:	ldrdls	pc, [ip, #143]	; 0x8f
    283c:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    2840:	tstls	r5, #1769472	; 0x1b0000
    2844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2848:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    284c:	strtmi	r4, [r8], -r4, lsl #12
    2850:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    2854:	strtmi	r4, [r8], -r7, lsl #12
    2858:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    285c:	cmple	r6, r0, lsl #28
    2860:	movweq	lr, #35418	; 0x8a5a
    2864:	ldrbtcc	pc, [pc], #260	; 286c <close@plt+0x14b0>	; <UNPREDICTABLE>
    2868:	stccs	0, cr13, [r3], {6}
    286c:	adcshi	pc, fp, r0, lsl #4
    2870:			; <UNDEFINED> instruction: 0xf004e8df
    2874:	mcrne	7, 3, r6, cr2, cr5, {1}
    2878:			; <UNDEFINED> instruction: 0xf2002c03
    287c:	ldm	pc, {r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    2880:	ldrpl	pc, [r2], -r4
    2884:	bmi	18431d0 <close@plt+0x1841e14>
    2888:	svccs	0x0000447a
    288c:	addshi	pc, sp, r0
    2890:			; <UNDEFINED> instruction: 0xf0002800
    2894:	ldmdbmi	lr, {r0, r1, r5, r7, pc}^
    2898:	andls	r4, r0, fp, lsr r6
    289c:	ldrbtmi	r2, [r9], #-1
    28a0:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    28a4:	bmi	16fa900 <close@plt+0x16f9544>
    28a8:	svccs	0x0000447a
    28ac:	strd	sp, [ip], r0
    28b0:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    28b4:			; <UNDEFINED> instruction: 0xf0002f00
    28b8:	stmdacs	r0, {r1, r7, pc}
    28bc:	addhi	pc, fp, r0
    28c0:			; <UNDEFINED> instruction: 0x46534956
    28c4:	andcs	r9, r1, r2
    28c8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    28cc:			; <UNDEFINED> instruction: 0xf7fe8700
    28d0:	stccs	12, cr14, [r3], {218}	; 0xda
    28d4:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    28d8:	teqvs	r9, #4	; <UNPREDICTABLE>
    28dc:	bmi	1410e34 <close@plt+0x140fa78>
    28e0:	svccs	0x0000447a
    28e4:	rsb	sp, sl, r9, ror #3
    28e8:			; <UNDEFINED> instruction: 0xf7fe200a
    28ec:	stcge	12, cr14, [r7], {192}	; 0xc0
    28f0:	strtmi	r4, [r1], -r8, lsr #12
    28f4:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    28f8:	strtmi	r2, [r0], -r1, lsl #4
    28fc:			; <UNDEFINED> instruction: 0xf7ff4631
    2900:	blmi	124109c <close@plt+0x123fce0>
    2904:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2908:			; <UNDEFINED> instruction: 0xf7fe6818
    290c:	bmi	11bd8d4 <close@plt+0x11bc518>
    2910:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    2914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2918:	subsmi	r9, sl, r5, lsl fp
    291c:	andslt	sp, r6, r1, ror #2
    2920:			; <UNDEFINED> instruction: 0x87f0e8bd
    2924:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    2928:			; <UNDEFINED> instruction: 0xd1b12f00
    292c:	bmi	103aa68 <close@plt+0x10396ac>
    2930:	svccs	0x0000447a
    2934:	sub	sp, r8, ip, lsr #3
    2938:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
    293c:			; <UNDEFINED> instruction: 0xd1bc2f00
    2940:	bmi	f7aa3c <close@plt+0xf79680>
    2944:	svccs	0x0000447a
    2948:	ldrht	sp, [r8], -r7
    294c:			; <UNDEFINED> instruction: 0xf7fe4628
    2950:			; <UNDEFINED> instruction: 0x4602ebf8
    2954:	andls	r4, r5, #40, 12	; 0x2800000
    2958:	bl	ff0c0958 <close@plt+0xff0bf59c>
    295c:	strtmi	r4, [r8], -r3, lsl #12
    2960:			; <UNDEFINED> instruction: 0xf7fe9304
    2964:			; <UNDEFINED> instruction: 0x4604ecfc
    2968:			; <UNDEFINED> instruction: 0xf7fe4628
    296c:	ldmdbmi	r3!, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    2970:	andcc	lr, r4, #3620864	; 0x374000
    2974:	strls	r4, [r0], #-1145	; 0xfffffb87
    2978:	andcs	r9, r1, r1
    297c:	stc	7, cr15, [r2], {254}	; 0xfe
    2980:			; <UNDEFINED> instruction: 0x4628e7b5
    2984:	bl	ffd40984 <close@plt+0xffd3f5c8>
    2988:	strtmi	r9, [r8], -r4
    298c:	bl	ff1c098c <close@plt+0xff1bf5d0>
    2990:	bls	114e44 <close@plt+0x113a88>
    2994:			; <UNDEFINED> instruction: 0x46034479
    2998:			; <UNDEFINED> instruction: 0xf7fe2001
    299c:			; <UNDEFINED> instruction: 0xe7a6ec74
    29a0:			; <UNDEFINED> instruction: 0xf7fe4628
    29a4:	andls	lr, r4, lr, asr #23
    29a8:			; <UNDEFINED> instruction: 0xf7fe4628
    29ac:	stmdbmi	r5!, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    29b0:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    29b4:	andcs	r4, r1, r3, lsl #12
    29b8:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    29bc:	svcmi	0x0022e797
    29c0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    29c4:	svcge	0x007cf47f
    29c8:	svcmi	0x0020e005
    29cc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    29d0:	svcge	0x0061f47f
    29d4:	ldmdami	lr, {r1, sp, lr, pc}
    29d8:			; <UNDEFINED> instruction: 0xe7714478
    29dc:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    29e0:			; <UNDEFINED> instruction: 0xf7fee759
    29e4:	bmi	73d88c <close@plt+0x73c4d0>
    29e8:	svccs	0x0000447a
    29ec:	svcge	0x0065f47f
    29f0:	bmi	6bc98c <close@plt+0x6bb5d0>
    29f4:	svccs	0x0000447a
    29f8:	svcge	0x004af47f
    29fc:	svclt	0x0000e7e5
    2a00:	andeq	r1, r1, r2, ror r6
    2a04:	andeq	r0, r0, ip, lsr r1
    2a08:	andeq	r1, r1, r6, ror #12
    2a0c:	andeq	r0, r0, ip, lsr #22
    2a10:	muleq	r0, r6, fp
    2a14:	andeq	r0, r0, ip, lsr #22
    2a18:	andeq	r0, r0, r2, lsl #22
    2a1c:	andeq	r0, r0, ip, lsr fp
    2a20:	strdeq	r0, [r0], -r4
    2a24:	andeq	r0, r0, ip, asr #2
    2a28:	muleq	r1, r2, r5
    2a2c:	andeq	r0, r0, r6, lsr #21
    2a30:	andeq	r0, r0, ip, lsl #21
    2a34:	muleq	r0, r2, sl
    2a38:	andeq	r0, r0, r8, ror sl
    2a3c:	andeq	r0, r0, r0, ror #21
    2a40:	andeq	r0, r0, ip, lsl #22
    2a44:	ldrdeq	r0, [r0], -r2
    2a48:	andeq	r0, r0, r0, lsr #20
    2a4c:	andeq	r0, r0, r4, lsl sl
    2a50:	andeq	r0, r0, r8, lsl sl
    2a54:	andeq	r0, r0, r2, lsl sl
    2a58:			; <UNDEFINED> instruction: 0x000009b4
    2a5c:	andeq	r0, r0, r8, lsr #19
    2a60:	strmi	fp, [r4], -r8, lsl #10
    2a64:	tstcs	r1, r7, lsl #22
    2a68:	ldrbtmi	r4, [fp], #-3335	; 0xfffff2f9
    2a6c:	bmi	214a90 <close@plt+0x2136d4>
    2a70:	ldrbtmi	r5, [r8], #-2397	; 0xfffff6a3
    2a74:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2a78:			; <UNDEFINED> instruction: 0xf7fe6828
    2a7c:			; <UNDEFINED> instruction: 0x4620ec1c
    2a80:	bl	fecc0a80 <close@plt+0xfecbf6c4>
    2a84:	andeq	r1, r1, sl, lsr r4
    2a88:	andeq	r0, r0, r0, asr #2
    2a8c:	muleq	r1, r2, r5
    2a90:	andeq	r0, r0, ip, asr #20
    2a94:	ldrlt	r4, [r0, #-2359]	; 0xfffff6c9
    2a98:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
    2a9c:	andls	r4, r3, r6, lsr ip
    2aa0:	b	ffec0aa0 <close@plt+0xffebf6e4>
    2aa4:	hvclt	1100	; 0x44c
    2aa8:	stmdals	r3, {r2, r4, r5, r8, fp, lr}
    2aac:			; <UNDEFINED> instruction: 0xf7fe4479
    2ab0:	stmdblt	r8!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2ab4:	andlt	r2, r4, lr, rrx
    2ab8:	rsbscs	fp, r3, r0, lsl sp
    2abc:	ldclt	0, cr11, [r0, #-16]
    2ac0:	stmdals	r3, {r0, r1, r2, r3, r5, r8, fp, lr}
    2ac4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ac8:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2acc:	pushmi	{r0, r4, r5, ip, lr, pc}
    2ad0:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2ad4:	b	ff840ad4 <close@plt+0xff83f718>
    2ad8:	stmdbmi	fp!, {r4, r5, r6, r8, r9, ip, sp, pc}
    2adc:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2ae0:	b	ff6c0ae0 <close@plt+0xff6bf724>
    2ae4:	stmdbmi	r9!, {r4, r6, r8, r9, ip, sp, pc}
    2ae8:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2aec:	b	ff540aec <close@plt+0xff53f730>
    2af0:	stmdbmi	r7!, {r4, r5, r8, r9, ip, sp, pc}
    2af4:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2af8:	b	ff3c0af8 <close@plt+0xff3bf73c>
    2afc:	stmdbmi	r5!, {r4, r8, r9, ip, sp, pc}
    2b00:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2b04:	b	ff240b04 <close@plt+0xff23f748>
    2b08:	stmdbmi	r3!, {r4, r5, r6, r7, r8, ip, sp, pc}
    2b0c:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2b10:	b	ff0c0b10 <close@plt+0xff0bf754>
    2b14:	stmdbmi	r1!, {r4, r6, r7, r8, ip, sp, pc}
    2b18:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2b1c:	b	fef40b1c <close@plt+0xfef3f760>
    2b20:	ldmdbmi	pc, {r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    2b24:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    2b28:	b	fedc0b28 <close@plt+0xfedbf76c>
    2b2c:	mlscs	pc, r0, r9, fp	; <UNPREDICTABLE>
    2b30:	rsbscs	lr, r1, r4, asr #15
    2b34:	ldclt	0, cr11, [r0, #-16]
    2b38:	ldr	r2, [pc, r9, rrx]!
    2b3c:			; <UNDEFINED> instruction: 0xe7bd2075
    2b40:			; <UNDEFINED> instruction: 0xe7bb2078
    2b44:			; <UNDEFINED> instruction: 0xe7b92074
    2b48:	ldr	r2, [r7, r4, rrx]!
    2b4c:			; <UNDEFINED> instruction: 0xe7b52079
    2b50:	ldr	r2, [r3, r2, rrx]!
    2b54:	tstcs	r1, r3, lsl r8
    2b58:	bmi	5157ac <close@plt+0x5143f0>
    2b5c:	ldrbtmi	r5, [fp], #-2080	; 0xfffff7e0
    2b60:	ldrbtmi	r9, [sl], #-3075	; 0xfffff3fd
    2b64:	strls	r6, [r0], #-2075	; 0xfffff7e5
    2b68:			; <UNDEFINED> instruction: 0xf7fe6800
    2b6c:	andcs	lr, r1, r4, lsr #23
    2b70:	bl	ec0b70 <close@plt+0xebf7b4>
    2b74:	andeq	r0, r0, sl, ror #14
    2b78:	andeq	r1, r1, r0, lsl #8
    2b7c:	andeq	r0, r0, r8, ror #21
    2b80:	ldrdeq	r0, [r0], -r8
    2b84:	ldrdeq	r0, [r0], -r2
    2b88:	andeq	r0, r0, lr, asr #21
    2b8c:	andeq	r0, r0, sl, asr #21
    2b90:	andeq	r0, r0, r6, asr #21
    2b94:	andeq	r0, r0, r2, asr #21
    2b98:			; <UNDEFINED> instruction: 0x00000abe
    2b9c:			; <UNDEFINED> instruction: 0x00000aba
    2ba0:			; <UNDEFINED> instruction: 0x00000ab6
    2ba4:	andeq	r0, r0, r0, asr #2
    2ba8:	andeq	r1, r1, r6, lsr #9
    2bac:	andeq	r0, r0, r2, lsl #21
    2bb0:	tstcs	r1, r8, lsl #10
    2bb4:			; <UNDEFINED> instruction: 0x4c084b07
    2bb8:	stmdami	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2bbc:	ldmdbpl	ip, {r3, r9, fp, lr}
    2bc0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2bc4:	stmdavs	r0!, {r0, r1, fp, sp, lr}
    2bc8:	bl	1d40bc8 <close@plt+0x1d3f80c>
    2bcc:			; <UNDEFINED> instruction: 0xf7fe2001
    2bd0:	svclt	0x0000eb0c
    2bd4:	andeq	r1, r1, ip, ror #5
    2bd8:	andeq	r0, r0, r0, asr #2
    2bdc:	andeq	r1, r1, r4, asr #8
    2be0:	andeq	r0, r0, sl, lsr sl
    2be4:			; <UNDEFINED> instruction: 0xb093b5f0
    2be8:	ldmdami	r5!, {r0, r2, r9, sl, lr}^
    2bec:			; <UNDEFINED> instruction: 0xf1a19203
    2bf0:	bmi	1d03980 <close@plt+0x1d025c4>
    2bf4:	cfldrdmi	mvd4, [r4], #-480	; 0xfffffe20
    2bf8:	ldrbtmi	r5, [ip], #-2178	; 0xfffff77e
    2bfc:	andsls	r6, r1, #1179648	; 0x120000
    2c00:	andeq	pc, r0, #79	; 0x4f
    2c04:	vpadd.i8	d2, d0, d7
    2c08:	ldm	pc, {r4, r5, r7, pc}^	; <UNPREDICTABLE>
    2c0c:	cdpge	0, 0, cr15, cr12, cr3, {0}
    2c10:	mcrge	14, 5, sl, cr14, cr2, {1}
    2c14:	cdpge	14, 10, cr3, cr14, cr14, {5}
    2c18:	bpl	12ee6d8 <close@plt+0x12ed31c>
    2c1c:	cdpvs	0, 10, cr6, cr14, cr14, {5}
    2c20:	mcrge	3, 5, r8, cr14, cr4, {3}
    2c24:	mcrls	15, 0, r9, cr3, cr0, {4}
    2c28:	ldrtmi	r4, [r0], -r8, ror #18
    2c2c:			; <UNDEFINED> instruction: 0xf7fe4479
    2c30:	stmdacs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    2c34:	adchi	pc, r9, r0
    2c38:	ldrtmi	r4, [r0], -r5, ror #18
    2c3c:			; <UNDEFINED> instruction: 0xf7fe4479
    2c40:	strmi	lr, [r3], -ip, lsr #20
    2c44:			; <UNDEFINED> instruction: 0xf0402800
    2c48:	bge	262f00 <close@plt+0x261b44>
    2c4c:	cmncs	r2, r8, lsr #12
    2c50:			; <UNDEFINED> instruction: 0xf7fe9309
    2c54:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    2c58:	adchi	pc, r1, r0
    2c5c:	blmi	16555d8 <close@plt+0x165421c>
    2c60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c64:	blls	45ccd4 <close@plt+0x45b918>
    2c68:			; <UNDEFINED> instruction: 0xf040405a
    2c6c:	mulslt	r3, r6, r0
    2c70:	stmdals	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2c74:			; <UNDEFINED> instruction: 0xf7fe2100
    2c78:	bge	3bd8c8 <close@plt+0x3bc50c>
    2c7c:	cmncs	r4, r8, lsr #12
    2c80:	bleq	3be2bc <close@plt+0x3bcf00>
    2c84:	b	840c84 <close@plt+0x83f8c8>
    2c88:	andcs	lr, r0, #60030976	; 0x3940000
    2c8c:	ldrmi	r9, [r1], -r3, lsl #16
    2c90:	b	3c0c90 <close@plt+0x3bf8d4>
    2c94:	cmncs	r9, r8, lsl #20
    2c98:	strtmi	r4, [r8], -r3, lsl #12
    2c9c:			; <UNDEFINED> instruction: 0xf7fe9308
    2ca0:	bfi	lr, r4, #20, #5
    2ca4:	stmdals	r3, {r9, sp}
    2ca8:			; <UNDEFINED> instruction: 0xf7fe4611
    2cac:			; <UNDEFINED> instruction: 0xf10dea02
    2cb0:	cmncs	lr, sl, lsl r2
    2cb4:	strtmi	r4, [r8], -r3, lsl #12
    2cb8:	andscc	pc, sl, sp, lsr #17
    2cbc:	b	140cbc <close@plt+0x13f900>
    2cc0:	bge	fcbec <close@plt+0xfb830>
    2cc4:	cmncs	pc, r8, lsr #12
    2cc8:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ccc:	andcs	lr, r0, #51118080	; 0x30c0000
    2cd0:	ldrmi	r9, [r1], -r3, lsl #16
    2cd4:	b	fe540cd4 <close@plt+0xfe53f918>
    2cd8:	cmncs	r1, r6, lsl #20
    2cdc:	strtmi	r4, [r8], -r3, lsl #12
    2ce0:	andscc	pc, r8, sp, lsr #17
    2ce4:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce8:	bge	fcbc4 <close@plt+0xfb808>
    2cec:	cmncs	r3, r8, lsr #12
    2cf0:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf4:	andcs	lr, r0, #45875200	; 0x2bc0000
    2cf8:	ldrmi	r9, [r1], -r3, lsl #16
    2cfc:	b	fef40cfc <close@plt+0xfef3f940>
    2d00:	strmi	sl, [r6], -sl, lsl #20
    2d04:	strtmi	r4, [r8], -pc, lsl #12
    2d08:	stmib	sp, {r2, r4, r5, r6, r8, sp}^
    2d0c:			; <UNDEFINED> instruction: 0xf7fe670a
    2d10:	sbfx	lr, ip, #19, #1
    2d14:	stmdals	r3, {r9, sp}
    2d18:			; <UNDEFINED> instruction: 0xf7fe4611
    2d1c:	bge	1fd6ec <close@plt+0x1fc330>
    2d20:			; <UNDEFINED> instruction: 0x46032175
    2d24:	movwls	r4, #30248	; 0x7628
    2d28:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d2c:	andcs	lr, r0, #38535168	; 0x24c0000
    2d30:	ldrmi	r9, [r1], -r3, lsl #16
    2d34:	b	bc0d34 <close@plt+0xbbf978>
    2d38:	strmi	sl, [r6], -ip, lsl #20
    2d3c:	strtmi	r4, [r8], -pc, lsl #12
    2d40:	stmib	sp, {r3, r4, r5, r6, r8, sp}^
    2d44:			; <UNDEFINED> instruction: 0xf7fe670c
    2d48:	str	lr, [r4, r0, asr #19]
    2d4c:	stmdals	r3, {r9, sp}
    2d50:			; <UNDEFINED> instruction: 0xf7fe4611
    2d54:			; <UNDEFINED> instruction: 0xf10dea56
    2d58:	cmncs	r9, r7, lsl r2
    2d5c:	strtmi	r4, [r8], -r3, lsl #12
    2d60:	andscc	pc, r7, sp, lsl #17
    2d64:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d68:	ldcmi	7, cr14, [fp, #-468]	; 0xfffffe2c
    2d6c:	blmi	6ef894 <close@plt+0x6ee4d8>
    2d70:	bmi	6cb17c <close@plt+0x6c9dc0>
    2d74:	ldrbtmi	r5, [fp], #-2404	; 0xfffff69c
    2d78:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2d7c:	stmdavs	r0!, {ip, pc}
    2d80:	b	fe640d80 <close@plt+0xfe63f9c4>
    2d84:			; <UNDEFINED> instruction: 0xf7fe2001
    2d88:	bge	27d650 <close@plt+0x27c294>
    2d8c:	cmncs	r2, r8, lsr #12
    2d90:	movwls	r2, #37633	; 0x9301
    2d94:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d98:			; <UNDEFINED> instruction: 0xf7fee75d
    2d9c:			; <UNDEFINED> instruction: 0xf7ffe9cc
    2da0:	stmdami	sp, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    2da4:	blmi	3cb1b0 <close@plt+0x3c9df4>
    2da8:	stmdapl	r0!, {r0, r1, r2, r3, r9, fp, lr}
    2dac:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2db0:			; <UNDEFINED> instruction: 0x9600681b
    2db4:			; <UNDEFINED> instruction: 0xf7fe6800
    2db8:	andcs	lr, r1, lr, ror sl
    2dbc:	b	540dbc <close@plt+0x53fa00>
    2dc0:			; <UNDEFINED> instruction: 0x000112b0
    2dc4:	andeq	r0, r0, ip, lsr r1
    2dc8:	andeq	r1, r1, sl, lsr #5
    2dcc:	strdeq	r0, [r0], -r8
    2dd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2dd4:	andeq	r1, r1, r4, asr #4
    2dd8:	andeq	r0, r0, r0, asr #2
    2ddc:	andeq	r1, r1, lr, lsl #5
    2de0:	andeq	r0, r0, ip, asr #17
    2de4:	andeq	r1, r1, r8, asr r2
    2de8:	andeq	r0, r0, r6, ror #16
    2dec:	tstcs	r1, r7, lsl #24
    2df0:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    2df4:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    2df8:	strtmi	r4, [r0], -r3, lsl #12
    2dfc:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    2e00:			; <UNDEFINED> instruction: 0xf7fe6800
    2e04:	andcs	lr, r1, r8, asr sl
    2e08:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e0c:	strheq	r1, [r1], -r2
    2e10:	andeq	r0, r0, r0, asr #2
    2e14:	andeq	r0, r0, r2, ror #23
    2e18:	ldrblt	fp, [r8, #458]!	; 0x1ca
    2e1c:	strmi	r4, [sp], -r7, lsl #12
    2e20:	strcs	r4, [r0], #-1558	; 0xfffff9ea
    2e24:			; <UNDEFINED> instruction: 0x46291b32
    2e28:			; <UNDEFINED> instruction: 0xf7fe4638
    2e2c:			; <UNDEFINED> instruction: 0x1e03ea3e
    2e30:	stmiane	sp!, {r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    2e34:	blle	c91cc <close@plt+0xc7e10>
    2e38:	mvnsle	r4, #180, 4	; 0x4000000b
    2e3c:	ldcllt	0, cr2, [r8, #4]!
    2e40:	b	c0e40 <close@plt+0xbfa84>
    2e44:	blcs	11ce58 <close@plt+0x11ba9c>
    2e48:	strdcs	sp, [r0], -r6
    2e4c:	strdcs	fp, [r1], -r8
    2e50:	svclt	0x00004770
    2e54:	andeq	r0, r0, r0
    2e58:	svclt	0x00081e4a
    2e5c:			; <UNDEFINED> instruction: 0xf0c04770
    2e60:	addmi	r8, r8, #36, 2
    2e64:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    2e68:			; <UNDEFINED> instruction: 0xf0004211
    2e6c:	blx	fec232d0 <close@plt+0xfec21f14>
    2e70:	blx	fec7fc78 <close@plt+0xfec7e8bc>
    2e74:	bl	fe8bf880 <close@plt+0xfe8be4c4>
    2e78:			; <UNDEFINED> instruction: 0xf1c30303
    2e7c:	andge	r0, r4, #2080374784	; 0x7c000000
    2e80:	movwne	lr, #15106	; 0x3b02
    2e84:	andeq	pc, r0, #79	; 0x4f
    2e88:	svclt	0x0000469f
    2e8c:	andhi	pc, r0, pc, lsr #7
    2e90:	svcvc	0x00c1ebb0
    2e94:	bl	10b2a9c <close@plt+0x10b16e0>
    2e98:	svclt	0x00280202
    2e9c:	sbcvc	lr, r1, r0, lsr #23
    2ea0:	svcvc	0x0081ebb0
    2ea4:	bl	10b2aac <close@plt+0x10b16f0>
    2ea8:	svclt	0x00280202
    2eac:	addvc	lr, r1, r0, lsr #23
    2eb0:	svcvc	0x0041ebb0
    2eb4:	bl	10b2abc <close@plt+0x10b1700>
    2eb8:	svclt	0x00280202
    2ebc:	subvc	lr, r1, r0, lsr #23
    2ec0:	svcvc	0x0001ebb0
    2ec4:	bl	10b2acc <close@plt+0x10b1710>
    2ec8:	svclt	0x00280202
    2ecc:	andvc	lr, r1, r0, lsr #23
    2ed0:	svcvs	0x00c1ebb0
    2ed4:	bl	10b2adc <close@plt+0x10b1720>
    2ed8:	svclt	0x00280202
    2edc:	sbcvs	lr, r1, r0, lsr #23
    2ee0:	svcvs	0x0081ebb0
    2ee4:	bl	10b2aec <close@plt+0x10b1730>
    2ee8:	svclt	0x00280202
    2eec:	addvs	lr, r1, r0, lsr #23
    2ef0:	svcvs	0x0041ebb0
    2ef4:	bl	10b2afc <close@plt+0x10b1740>
    2ef8:	svclt	0x00280202
    2efc:	subvs	lr, r1, r0, lsr #23
    2f00:	svcvs	0x0001ebb0
    2f04:	bl	10b2b0c <close@plt+0x10b1750>
    2f08:	svclt	0x00280202
    2f0c:	andvs	lr, r1, r0, lsr #23
    2f10:	svcpl	0x00c1ebb0
    2f14:	bl	10b2b1c <close@plt+0x10b1760>
    2f18:	svclt	0x00280202
    2f1c:	sbcpl	lr, r1, r0, lsr #23
    2f20:	svcpl	0x0081ebb0
    2f24:	bl	10b2b2c <close@plt+0x10b1770>
    2f28:	svclt	0x00280202
    2f2c:	addpl	lr, r1, r0, lsr #23
    2f30:	svcpl	0x0041ebb0
    2f34:	bl	10b2b3c <close@plt+0x10b1780>
    2f38:	svclt	0x00280202
    2f3c:	subpl	lr, r1, r0, lsr #23
    2f40:	svcpl	0x0001ebb0
    2f44:	bl	10b2b4c <close@plt+0x10b1790>
    2f48:	svclt	0x00280202
    2f4c:	andpl	lr, r1, r0, lsr #23
    2f50:	svcmi	0x00c1ebb0
    2f54:	bl	10b2b5c <close@plt+0x10b17a0>
    2f58:	svclt	0x00280202
    2f5c:	sbcmi	lr, r1, r0, lsr #23
    2f60:	svcmi	0x0081ebb0
    2f64:	bl	10b2b6c <close@plt+0x10b17b0>
    2f68:	svclt	0x00280202
    2f6c:	addmi	lr, r1, r0, lsr #23
    2f70:	svcmi	0x0041ebb0
    2f74:	bl	10b2b7c <close@plt+0x10b17c0>
    2f78:	svclt	0x00280202
    2f7c:	submi	lr, r1, r0, lsr #23
    2f80:	svcmi	0x0001ebb0
    2f84:	bl	10b2b8c <close@plt+0x10b17d0>
    2f88:	svclt	0x00280202
    2f8c:	andmi	lr, r1, r0, lsr #23
    2f90:	svccc	0x00c1ebb0
    2f94:	bl	10b2b9c <close@plt+0x10b17e0>
    2f98:	svclt	0x00280202
    2f9c:	sbccc	lr, r1, r0, lsr #23
    2fa0:	svccc	0x0081ebb0
    2fa4:	bl	10b2bac <close@plt+0x10b17f0>
    2fa8:	svclt	0x00280202
    2fac:	addcc	lr, r1, r0, lsr #23
    2fb0:	svccc	0x0041ebb0
    2fb4:	bl	10b2bbc <close@plt+0x10b1800>
    2fb8:	svclt	0x00280202
    2fbc:	subcc	lr, r1, r0, lsr #23
    2fc0:	svccc	0x0001ebb0
    2fc4:	bl	10b2bcc <close@plt+0x10b1810>
    2fc8:	svclt	0x00280202
    2fcc:	andcc	lr, r1, r0, lsr #23
    2fd0:	svccs	0x00c1ebb0
    2fd4:	bl	10b2bdc <close@plt+0x10b1820>
    2fd8:	svclt	0x00280202
    2fdc:	sbccs	lr, r1, r0, lsr #23
    2fe0:	svccs	0x0081ebb0
    2fe4:	bl	10b2bec <close@plt+0x10b1830>
    2fe8:	svclt	0x00280202
    2fec:	addcs	lr, r1, r0, lsr #23
    2ff0:	svccs	0x0041ebb0
    2ff4:	bl	10b2bfc <close@plt+0x10b1840>
    2ff8:	svclt	0x00280202
    2ffc:	subcs	lr, r1, r0, lsr #23
    3000:	svccs	0x0001ebb0
    3004:	bl	10b2c0c <close@plt+0x10b1850>
    3008:	svclt	0x00280202
    300c:	andcs	lr, r1, r0, lsr #23
    3010:	svcne	0x00c1ebb0
    3014:	bl	10b2c1c <close@plt+0x10b1860>
    3018:	svclt	0x00280202
    301c:	sbcne	lr, r1, r0, lsr #23
    3020:	svcne	0x0081ebb0
    3024:	bl	10b2c2c <close@plt+0x10b1870>
    3028:	svclt	0x00280202
    302c:	addne	lr, r1, r0, lsr #23
    3030:	svcne	0x0041ebb0
    3034:	bl	10b2c3c <close@plt+0x10b1880>
    3038:	svclt	0x00280202
    303c:	subne	lr, r1, r0, lsr #23
    3040:	svcne	0x0001ebb0
    3044:	bl	10b2c4c <close@plt+0x10b1890>
    3048:	svclt	0x00280202
    304c:	andne	lr, r1, r0, lsr #23
    3050:	svceq	0x00c1ebb0
    3054:	bl	10b2c5c <close@plt+0x10b18a0>
    3058:	svclt	0x00280202
    305c:	sbceq	lr, r1, r0, lsr #23
    3060:	svceq	0x0081ebb0
    3064:	bl	10b2c6c <close@plt+0x10b18b0>
    3068:	svclt	0x00280202
    306c:	addeq	lr, r1, r0, lsr #23
    3070:	svceq	0x0041ebb0
    3074:	bl	10b2c7c <close@plt+0x10b18c0>
    3078:	svclt	0x00280202
    307c:	subeq	lr, r1, r0, lsr #23
    3080:	svceq	0x0001ebb0
    3084:	bl	10b2c8c <close@plt+0x10b18d0>
    3088:	svclt	0x00280202
    308c:	andeq	lr, r1, r0, lsr #23
    3090:			; <UNDEFINED> instruction: 0x47704610
    3094:	andcs	fp, r1, ip, lsl #30
    3098:	ldrbmi	r2, [r0, -r0]!
    309c:			; <UNDEFINED> instruction: 0xf281fab1
    30a0:	andseq	pc, pc, #-2147483600	; 0x80000030
    30a4:			; <UNDEFINED> instruction: 0xf002fa20
    30a8:	tstlt	r8, r0, ror r7
    30ac:	rscscc	pc, pc, pc, asr #32
    30b0:	stmdalt	lr, {ip, sp, lr, pc}
    30b4:	rscsle	r2, r8, r0, lsl #18
    30b8:	andmi	lr, r3, sp, lsr #18
    30bc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    30c0:			; <UNDEFINED> instruction: 0x4006e8bd
    30c4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    30c8:	smlatbeq	r3, r1, fp, lr
    30cc:	svclt	0x00004770
    30d0:			; <UNDEFINED> instruction: 0xf04fb502
    30d4:			; <UNDEFINED> instruction: 0xf7fd0008
    30d8:	stclt	15, cr14, [r2, #-776]	; 0xfffffcf8
    30dc:	mvnsmi	lr, #737280	; 0xb4000
    30e0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    30e4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    30e8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    30ec:	svc	0x00a6f7fd
    30f0:	blne	1d942ec <close@plt+0x1d92f30>
    30f4:	strhle	r1, [sl], -r6
    30f8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    30fc:	svccc	0x0004f855
    3100:	strbmi	r3, [sl], -r1, lsl #8
    3104:	ldrtmi	r4, [r8], -r1, asr #12
    3108:	adcmi	r4, r6, #152, 14	; 0x2600000
    310c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3110:	svclt	0x000083f8
    3114:	andeq	r0, r1, lr, lsr #25
    3118:	andeq	r0, r1, r4, lsr #25
    311c:	svclt	0x00004770

Disassembly of section .fini:

00003120 <.fini>:
    3120:	push	{r3, lr}
    3124:	pop	{r3, pc}
