Classic Timing Analyzer report for main
Tue May 07 23:25:10 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Setup: 'NOR'
  8. Clock Setup: 'SLA'
  9. Clock Setup: 'OR'
 10. Clock Setup: 'ADDC'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.468 ns                         ; second_operand[0]                             ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.073 ns                        ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6]                                       ; OR         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.424 ns                        ; second_operand[0]                             ; Result[6]                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.423 ns                        ; second_operand[8]                             ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; --         ; OR       ; 0            ;
; Clock Setup: 'ADDC'          ; N/A   ; None          ; 383.73 MHz ( period = 2.606 ns ) ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC       ; ADDC     ; 0            ;
; Clock Setup: 'OR'            ; N/A   ; None          ; 383.73 MHz ( period = 2.606 ns ) ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR         ; OR       ; 0            ;
; Clock Setup: 'SLA'           ; N/A   ; None          ; 383.73 MHz ( period = 2.606 ns ) ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA        ; SLA      ; 0            ;
; Clock Setup: 'NOR'           ; N/A   ; None          ; 383.73 MHz ( period = 2.606 ns ) ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR        ; NOR      ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 383.73 MHz ( period = 2.606 ns ) ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                               ;                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; NOR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SLA             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; OR              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ADDC            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.517 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'NOR'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR        ; NOR      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; NOR        ; NOR      ; None                        ; None                      ; 0.517 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SLA'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA        ; SLA      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; SLA        ; SLA      ; None                        ; None                      ; 0.517 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OR'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR         ; OR       ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; OR         ; OR       ; None                        ; None                      ; 0.517 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ADDC'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC       ; ADDC     ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]   ; ADDC       ; ADDC     ; None                        ; None                      ; 0.517 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                ;
+-------+--------------+------------+-------------------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From              ; To                                              ; To Clock ;
+-------+--------------+------------+-------------------+-------------------------------------------------+----------+
; N/A   ; None         ; 3.468 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 3.299 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 3.261 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 3.120 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.995 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 2.981 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.951 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.913 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.834 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.812 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.774 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.665 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.654 ns   ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 2.647 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 2.627 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.583 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.508 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 2.465 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.414 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.376 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.361 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 2.306 ns   ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 2.296 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.273 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.258 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.217 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.189 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.167 ns   ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 2.132 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.110 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 2.104 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.066 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 2.048 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.038 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.033 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 2.020 ns   ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 2.020 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 2.010 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.992 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.982 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.963 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.939 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.925 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.881 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.871 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.869 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.864 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.837 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.831 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.826 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.800 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.770 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.769 ns   ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.744 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.732 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.716 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.714 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.712 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.702 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.700 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.674 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.668 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.664 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.659 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.651 ns   ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.630 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.590 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.565 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.560 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.545 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.536 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.531 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.507 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.493 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.476 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A   ; None         ; 1.466 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.459 ns   ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.421 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.408 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.403 ns   ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.398 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.383 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.375 ns   ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.367 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.364 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.329 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.318 ns   ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.307 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A   ; None         ; 1.269 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A   ; None         ; 1.241 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.227 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.224 ns   ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.219 ns   ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.125 ns   ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.117 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.067 ns   ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.063 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 1.057 ns   ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.023 ns   ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 1.003 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A   ; None         ; 0.900 ns   ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 0.886 ns   ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 0.776 ns   ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 0.722 ns   ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A   ; None         ; 0.662 ns   ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
+-------+--------------+------------+-------------------+-------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+-----------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+-----------+------------+
; N/A   ; None         ; 11.073 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6] ; OR         ;
; N/A   ; None         ; 10.948 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[0] ; OR         ;
; N/A   ; None         ; 10.769 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[1] ; OR         ;
; N/A   ; None         ; 10.732 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6] ; ADDC       ;
; N/A   ; None         ; 10.607 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[0] ; ADDC       ;
; N/A   ; None         ; 10.600 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[9] ; OR         ;
; N/A   ; None         ; 10.466 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6] ; SLA        ;
; N/A   ; None         ; 10.428 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[1] ; ADDC       ;
; N/A   ; None         ; 10.428 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6] ; NOR        ;
; N/A   ; None         ; 10.341 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[0] ; SLA        ;
; N/A   ; None         ; 10.303 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[0] ; NOR        ;
; N/A   ; None         ; 10.259 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[6] ; clk_in     ;
; N/A   ; None         ; 10.259 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[9] ; ADDC       ;
; N/A   ; None         ; 10.162 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[1] ; SLA        ;
; N/A   ; None         ; 10.134 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[0] ; clk_in     ;
; N/A   ; None         ; 10.124 ns  ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[1] ; NOR        ;
; N/A   ; None         ; 9.993 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[9] ; SLA        ;
; N/A   ; None         ; 9.955 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[1] ; clk_in     ;
; N/A   ; None         ; 9.955 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[9] ; NOR        ;
; N/A   ; None         ; 9.786 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[9] ; clk_in     ;
; N/A   ; None         ; 9.764 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[7] ; OR         ;
; N/A   ; None         ; 9.527 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[2] ; OR         ;
; N/A   ; None         ; 9.423 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[7] ; ADDC       ;
; N/A   ; None         ; 9.388 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[4] ; OR         ;
; N/A   ; None         ; 9.262 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[3] ; OR         ;
; N/A   ; None         ; 9.248 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[8] ; OR         ;
; N/A   ; None         ; 9.186 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[2] ; ADDC       ;
; N/A   ; None         ; 9.157 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[7] ; SLA        ;
; N/A   ; None         ; 9.119 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[7] ; NOR        ;
; N/A   ; None         ; 9.047 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[4] ; ADDC       ;
; N/A   ; None         ; 8.950 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[7] ; clk_in     ;
; N/A   ; None         ; 8.921 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[3] ; ADDC       ;
; N/A   ; None         ; 8.920 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[2] ; SLA        ;
; N/A   ; None         ; 8.909 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[5] ; OR         ;
; N/A   ; None         ; 8.907 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[8] ; ADDC       ;
; N/A   ; None         ; 8.882 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[2] ; NOR        ;
; N/A   ; None         ; 8.781 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[4] ; SLA        ;
; N/A   ; None         ; 8.743 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[4] ; NOR        ;
; N/A   ; None         ; 8.713 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[2] ; clk_in     ;
; N/A   ; None         ; 8.655 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[3] ; SLA        ;
; N/A   ; None         ; 8.641 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[8] ; SLA        ;
; N/A   ; None         ; 8.617 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[3] ; NOR        ;
; N/A   ; None         ; 8.603 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[8] ; NOR        ;
; N/A   ; None         ; 8.574 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[4] ; clk_in     ;
; N/A   ; None         ; 8.568 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[5] ; ADDC       ;
; N/A   ; None         ; 8.448 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[3] ; clk_in     ;
; N/A   ; None         ; 8.434 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[8] ; clk_in     ;
; N/A   ; None         ; 8.302 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[5] ; SLA        ;
; N/A   ; None         ; 8.264 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[5] ; NOR        ;
; N/A   ; None         ; 8.095 ns   ; lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0] ; Result[5] ; clk_in     ;
+-------+--------------+------------+-----------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------+
; tpd                                                                         ;
+-------+-------------------+-----------------+-------------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From              ; To        ;
+-------+-------------------+-----------------+-------------------+-----------+
; N/A   ; None              ; 12.424 ns       ; second_operand[0] ; Result[6] ;
; N/A   ; None              ; 12.283 ns       ; second_operand[0] ; Result[0] ;
; N/A   ; None              ; 12.120 ns       ; second_operand[0] ; Result[1] ;
; N/A   ; None              ; 12.076 ns       ; second_operand[5] ; Result[6] ;
; N/A   ; None              ; 11.951 ns       ; second_operand[0] ; Result[9] ;
; N/A   ; None              ; 11.937 ns       ; second_operand[1] ; Result[6] ;
; N/A   ; None              ; 11.790 ns       ; first_operand[0]  ; Result[6] ;
; N/A   ; None              ; 11.630 ns       ; first_operand[0]  ; Result[0] ;
; N/A   ; None              ; 11.619 ns       ; second_operand[1] ; Result[1] ;
; N/A   ; None              ; 11.603 ns       ; second_operand[5] ; Result[9] ;
; N/A   ; None              ; 11.527 ns       ; first_operand[6]  ; Result[6] ;
; N/A   ; None              ; 11.486 ns       ; first_operand[0]  ; Result[1] ;
; N/A   ; None              ; 11.464 ns       ; second_operand[1] ; Result[9] ;
; N/A   ; None              ; 11.421 ns       ; first_operand[5]  ; Result[6] ;
; N/A   ; None              ; 11.317 ns       ; first_operand[0]  ; Result[9] ;
; N/A   ; None              ; 11.229 ns       ; second_operand[4] ; Result[6] ;
; N/A   ; None              ; 11.115 ns       ; second_operand[0] ; Result[7] ;
; N/A   ; None              ; 11.088 ns       ; second_operand[2] ; Result[6] ;
; N/A   ; None              ; 11.066 ns       ; first_operand[6]  ; Result[9] ;
; N/A   ; None              ; 10.994 ns       ; first_operand[2]  ; Result[6] ;
; N/A   ; None              ; 10.975 ns       ; second_operand[6] ; Result[6] ;
; N/A   ; None              ; 10.948 ns       ; first_operand[5]  ; Result[9] ;
; N/A   ; None              ; 10.895 ns       ; first_operand[4]  ; Result[6] ;
; N/A   ; None              ; 10.878 ns       ; second_operand[0] ; Result[2] ;
; N/A   ; None              ; 10.837 ns       ; first_operand[3]  ; Result[6] ;
; N/A   ; None              ; 10.827 ns       ; second_operand[3] ; Result[6] ;
; N/A   ; None              ; 10.767 ns       ; second_operand[5] ; Result[7] ;
; N/A   ; None              ; 10.756 ns       ; second_operand[4] ; Result[9] ;
; N/A   ; None              ; 10.739 ns       ; second_operand[0] ; Result[4] ;
; N/A   ; None              ; 10.700 ns       ; first_operand[7]  ; Result[9] ;
; N/A   ; None              ; 10.672 ns       ; first_operand[8]  ; Result[9] ;
; N/A   ; None              ; 10.670 ns       ; first_operand[1]  ; Result[6] ;
; N/A   ; None              ; 10.628 ns       ; second_operand[1] ; Result[7] ;
; N/A   ; None              ; 10.615 ns       ; second_operand[2] ; Result[9] ;
; N/A   ; None              ; 10.613 ns       ; second_operand[0] ; Result[3] ;
; N/A   ; None              ; 10.599 ns       ; second_operand[0] ; Result[8] ;
; N/A   ; None              ; 10.521 ns       ; first_operand[2]  ; Result[9] ;
; N/A   ; None              ; 10.516 ns       ; second_operand[6] ; Result[9] ;
; N/A   ; None              ; 10.481 ns       ; first_operand[0]  ; Result[7] ;
; N/A   ; None              ; 10.470 ns       ; OR                ; Result[1] ;
; N/A   ; None              ; 10.422 ns       ; first_operand[4]  ; Result[9] ;
; N/A   ; None              ; 10.391 ns       ; second_operand[1] ; Result[2] ;
; N/A   ; None              ; 10.364 ns       ; first_operand[3]  ; Result[9] ;
; N/A   ; None              ; 10.354 ns       ; second_operand[3] ; Result[9] ;
; N/A   ; None              ; 10.338 ns       ; first_operand[1]  ; Result[1] ;
; N/A   ; None              ; 10.320 ns       ; second_operand[7] ; Result[9] ;
; N/A   ; None              ; 10.260 ns       ; second_operand[0] ; Result[5] ;
; N/A   ; None              ; 10.252 ns       ; second_operand[1] ; Result[4] ;
; N/A   ; None              ; 10.251 ns       ; second_operand[5] ; Result[8] ;
; N/A   ; None              ; 10.246 ns       ; NOR               ; Result[0] ;
; N/A   ; None              ; 10.244 ns       ; first_operand[0]  ; Result[2] ;
; N/A   ; None              ; 10.230 ns       ; first_operand[6]  ; Result[7] ;
; N/A   ; None              ; 10.197 ns       ; first_operand[1]  ; Result[9] ;
; N/A   ; None              ; 10.148 ns       ; first_operand[9]  ; Result[9] ;
; N/A   ; None              ; 10.126 ns       ; second_operand[1] ; Result[3] ;
; N/A   ; None              ; 10.112 ns       ; SLA               ; Result[0] ;
; N/A   ; None              ; 10.112 ns       ; first_operand[5]  ; Result[7] ;
; N/A   ; None              ; 10.112 ns       ; second_operand[1] ; Result[8] ;
; N/A   ; None              ; 10.105 ns       ; first_operand[0]  ; Result[4] ;
; N/A   ; None              ; 10.059 ns       ; second_operand[9] ; Result[9] ;
; N/A   ; None              ; 9.985 ns        ; OR                ; Result[0] ;
; N/A   ; None              ; 9.979 ns        ; first_operand[0]  ; Result[3] ;
; N/A   ; None              ; 9.965 ns        ; first_operand[0]  ; Result[8] ;
; N/A   ; None              ; 9.959 ns        ; second_operand[8] ; Result[9] ;
; N/A   ; None              ; 9.952 ns        ; NOR               ; Result[1] ;
; N/A   ; None              ; 9.944 ns        ; SLA               ; Result[1] ;
; N/A   ; None              ; 9.920 ns        ; second_operand[4] ; Result[7] ;
; N/A   ; None              ; 9.907 ns        ; OR                ; Result[6] ;
; N/A   ; None              ; 9.898 ns        ; second_operand[5] ; Result[5] ;
; N/A   ; None              ; 9.857 ns        ; NOR               ; Result[6] ;
; N/A   ; None              ; 9.836 ns        ; first_operand[7]  ; Result[7] ;
; N/A   ; None              ; 9.779 ns        ; second_operand[2] ; Result[7] ;
; N/A   ; None              ; 9.773 ns        ; second_operand[1] ; Result[5] ;
; N/A   ; None              ; 9.722 ns        ; SLA               ; Result[6] ;
; N/A   ; None              ; 9.714 ns        ; first_operand[6]  ; Result[8] ;
; N/A   ; None              ; 9.685 ns        ; first_operand[2]  ; Result[7] ;
; N/A   ; None              ; 9.680 ns        ; second_operand[6] ; Result[7] ;
; N/A   ; None              ; 9.626 ns        ; first_operand[0]  ; Result[5] ;
; N/A   ; None              ; 9.596 ns        ; first_operand[5]  ; Result[8] ;
; N/A   ; None              ; 9.586 ns        ; first_operand[4]  ; Result[7] ;
; N/A   ; None              ; 9.564 ns        ; OR                ; Result[9] ;
; N/A   ; None              ; 9.528 ns        ; first_operand[3]  ; Result[7] ;
; N/A   ; None              ; 9.526 ns        ; second_operand[2] ; Result[2] ;
; N/A   ; None              ; 9.518 ns        ; second_operand[3] ; Result[7] ;
; N/A   ; None              ; 9.516 ns        ; second_operand[4] ; Result[4] ;
; N/A   ; None              ; 9.470 ns        ; second_operand[7] ; Result[7] ;
; N/A   ; None              ; 9.420 ns        ; first_operand[2]  ; Result[2] ;
; N/A   ; None              ; 9.404 ns        ; second_operand[4] ; Result[8] ;
; N/A   ; None              ; 9.403 ns        ; second_operand[2] ; Result[4] ;
; N/A   ; None              ; 9.361 ns        ; first_operand[1]  ; Result[7] ;
; N/A   ; None              ; 9.348 ns        ; first_operand[7]  ; Result[8] ;
; N/A   ; None              ; 9.309 ns        ; first_operand[2]  ; Result[4] ;
; N/A   ; None              ; 9.304 ns        ; first_operand[8]  ; Result[8] ;
; N/A   ; None              ; 9.277 ns        ; second_operand[2] ; Result[3] ;
; N/A   ; None              ; 9.263 ns        ; second_operand[2] ; Result[8] ;
; N/A   ; None              ; 9.222 ns        ; first_operand[5]  ; Result[5] ;
; N/A   ; None              ; 9.183 ns        ; first_operand[2]  ; Result[3] ;
; N/A   ; None              ; 9.175 ns        ; first_operand[4]  ; Result[4] ;
; N/A   ; None              ; 9.169 ns        ; first_operand[2]  ; Result[8] ;
; N/A   ; None              ; 9.164 ns        ; second_operand[6] ; Result[8] ;
; N/A   ; None              ; 9.152 ns        ; first_operand[3]  ; Result[4] ;
; N/A   ; None              ; 9.142 ns        ; second_operand[3] ; Result[4] ;
; N/A   ; None              ; 9.128 ns        ; OR                ; Result[7] ;
; N/A   ; None              ; 9.124 ns        ; first_operand[1]  ; Result[2] ;
; N/A   ; None              ; 9.070 ns        ; first_operand[4]  ; Result[8] ;
; N/A   ; None              ; 9.065 ns        ; second_operand[4] ; Result[5] ;
; N/A   ; None              ; 9.027 ns        ; NOR               ; Result[9] ;
; N/A   ; None              ; 9.012 ns        ; first_operand[3]  ; Result[3] ;
; N/A   ; None              ; 9.012 ns        ; first_operand[3]  ; Result[8] ;
; N/A   ; None              ; 9.002 ns        ; second_operand[3] ; Result[8] ;
; N/A   ; None              ; 8.988 ns        ; second_operand[3] ; Result[3] ;
; N/A   ; None              ; 8.985 ns        ; first_operand[1]  ; Result[4] ;
; N/A   ; None              ; 8.968 ns        ; second_operand[7] ; Result[8] ;
; N/A   ; None              ; 8.924 ns        ; second_operand[2] ; Result[5] ;
; N/A   ; None              ; 8.919 ns        ; OR                ; Result[2] ;
; N/A   ; None              ; 8.872 ns        ; SLA               ; Result[9] ;
; N/A   ; None              ; 8.859 ns        ; first_operand[1]  ; Result[3] ;
; N/A   ; None              ; 8.845 ns        ; first_operand[1]  ; Result[8] ;
; N/A   ; None              ; 8.830 ns        ; first_operand[2]  ; Result[5] ;
; N/A   ; None              ; 8.795 ns        ; OR                ; Result[3] ;
; N/A   ; None              ; 8.731 ns        ; first_operand[4]  ; Result[5] ;
; N/A   ; None              ; 8.728 ns        ; SLA               ; Result[3] ;
; N/A   ; None              ; 8.673 ns        ; first_operand[3]  ; Result[5] ;
; N/A   ; None              ; 8.663 ns        ; second_operand[3] ; Result[5] ;
; N/A   ; None              ; 8.661 ns        ; OR                ; Result[4] ;
; N/A   ; None              ; 8.598 ns        ; NOR               ; Result[7] ;
; N/A   ; None              ; 8.574 ns        ; OR                ; SRABOTALO ;
; N/A   ; None              ; 8.572 ns        ; second_operand[8] ; Result[8] ;
; N/A   ; None              ; 8.506 ns        ; first_operand[1]  ; Result[5] ;
; N/A   ; None              ; 8.446 ns        ; NOR               ; SRABOTALO ;
; N/A   ; None              ; 8.442 ns        ; SLA               ; Result[7] ;
; N/A   ; None              ; 8.433 ns        ; ADDC              ; SRABOTALO ;
; N/A   ; None              ; 8.379 ns        ; NOR               ; Result[2] ;
; N/A   ; None              ; 8.354 ns        ; NOR               ; Result[3] ;
; N/A   ; None              ; 8.224 ns        ; SLA               ; Result[2] ;
; N/A   ; None              ; 8.142 ns        ; NOR               ; Result[4] ;
; N/A   ; None              ; 8.090 ns        ; OR                ; Result[5] ;
; N/A   ; None              ; 8.026 ns        ; OR                ; Result[8] ;
; N/A   ; None              ; 8.023 ns        ; SLA               ; Result[5] ;
; N/A   ; None              ; 7.983 ns        ; SLA               ; Result[4] ;
; N/A   ; None              ; 7.927 ns        ; SLA               ; Result[8] ;
; N/A   ; None              ; 7.837 ns        ; NOR               ; Result[8] ;
; N/A   ; None              ; 7.563 ns        ; NOR               ; Result[5] ;
; N/A   ; None              ; 6.310 ns        ; ADDC              ; Result[1] ;
; N/A   ; None              ; 6.241 ns        ; ADDC              ; Result[0] ;
; N/A   ; None              ; 5.950 ns        ; ADDC              ; Result[6] ;
; N/A   ; None              ; 5.438 ns        ; ADDC              ; Result[3] ;
; N/A   ; None              ; 5.426 ns        ; ADDC              ; Result[9] ;
; N/A   ; None              ; 5.322 ns        ; ADDC              ; Result[7] ;
; N/A   ; None              ; 5.105 ns        ; ADDC              ; Result[2] ;
; N/A   ; None              ; 5.084 ns        ; ADDC              ; Result[4] ;
; N/A   ; None              ; 4.747 ns        ; ADDC              ; Result[8] ;
; N/A   ; None              ; 4.552 ns        ; ADDC              ; Result[5] ;
+-------+-------------------+-----------------+-------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                       ;
+---------------+-------------+-----------+-------------------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From              ; To                                              ; To Clock ;
+---------------+-------------+-----------+-------------------+-------------------------------------------------+----------+
; N/A           ; None        ; -0.423 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.483 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.537 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.647 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.661 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.764 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -0.784 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.818 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.824 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -0.828 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.878 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -0.886 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.980 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.985 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -0.988 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.002 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.030 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.068 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.079 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.090 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.125 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.128 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.136 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.144 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.159 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.164 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.169 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.182 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.220 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.227 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.237 ns ; second_operand[8] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.254 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.268 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.292 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.297 ns ; ADDC              ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.306 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.321 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.326 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.351 ns ; second_operand[9] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.391 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.412 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.420 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.425 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.429 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.435 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.461 ns ; first_operand[9]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.463 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.473 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.475 ns ; first_operand[1]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.477 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.493 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.505 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.530 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.531 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.561 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.587 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.592 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.598 ns ; second_operand[7] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.625 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.630 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.632 ns ; second_operand[3] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.642 ns ; first_operand[3]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.686 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.700 ns ; first_operand[4]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.724 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.743 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.753 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.771 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.781 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.781 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.794 ns ; second_operand[6] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.799 ns ; first_operand[2]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.809 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.827 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -1.865 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -1.871 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -1.893 ns ; second_operand[2] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.928 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -1.950 ns ; first_operand[8]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -1.978 ns ; first_operand[7]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.019 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -2.034 ns ; second_operand[4] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.057 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -2.067 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -2.122 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -2.137 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -2.175 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -2.226 ns ; first_operand[5]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.269 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -2.344 ns ; first_operand[6]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.388 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -2.408 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -2.415 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; OR       ;
; N/A           ; None        ; -2.426 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -2.535 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -2.573 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -2.595 ns ; first_operand[0]  ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.674 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -2.712 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -2.742 ns ; second_operand[1] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -2.756 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; ADDC     ;
; N/A           ; None        ; -2.881 ns ; second_operand[5] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
; N/A           ; None        ; -3.022 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; SLA      ;
; N/A           ; None        ; -3.060 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; NOR      ;
; N/A           ; None        ; -3.229 ns ; second_operand[0] ; lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] ; clk_in   ;
+---------------+-------------+-----------+-------------------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue May 07 23:25:09 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
    Info: Assuming node "NOR" is an undefined clock
    Info: Assuming node "SLA" is an undefined clock
    Info: Assuming node "OR" is an undefined clock
    Info: Assuming node "ADDC" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst19" as buffer
Info: Clock "clk_in" has Internal fmax of 383.73 MHz between source register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.606 ns)
    Info: + Longest register to register delay is 1.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.119 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.853 ns) + CELL(0.053 ns) = 1.715 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.591 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 3.848 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.480 ns ( 38.46 % )
            Info: Total interconnect delay = 2.368 ns ( 61.54 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.853 ns) + CELL(0.053 ns) = 1.715 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.591 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 3.848 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.480 ns ( 38.46 % )
            Info: Total interconnect delay = 2.368 ns ( 61.54 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "NOR" has Internal fmax of 383.73 MHz between source register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.606 ns)
    Info: + Longest register to register delay is 1.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.119 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "NOR" to destination register is 4.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 13; CLK Node = 'NOR'
            Info: 2: + IC(0.850 ns) + CELL(0.225 ns) = 1.884 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.760 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.017 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.652 ns ( 41.13 % )
            Info: Total interconnect delay = 2.365 ns ( 58.87 % )
        Info: - Longest clock path from clock "NOR" to source register is 4.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 13; CLK Node = 'NOR'
            Info: 2: + IC(0.850 ns) + CELL(0.225 ns) = 1.884 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.760 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.017 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.652 ns ( 41.13 % )
            Info: Total interconnect delay = 2.365 ns ( 58.87 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SLA" has Internal fmax of 383.73 MHz between source register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.606 ns)
    Info: + Longest register to register delay is 1.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.119 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "SLA" to destination register is 4.055 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'SLA'
            Info: 2: + IC(0.885 ns) + CELL(0.228 ns) = 1.922 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.798 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.055 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.655 ns ( 40.81 % )
            Info: Total interconnect delay = 2.400 ns ( 59.19 % )
        Info: - Longest clock path from clock "SLA" to source register is 4.055 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 12; CLK Node = 'SLA'
            Info: 2: + IC(0.885 ns) + CELL(0.228 ns) = 1.922 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.798 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.055 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.655 ns ( 40.81 % )
            Info: Total interconnect delay = 2.400 ns ( 59.19 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "OR" has Internal fmax of 383.73 MHz between source register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.606 ns)
    Info: + Longest register to register delay is 1.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.119 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "OR" to destination register is 4.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 13; CLK Node = 'OR'
            Info: 2: + IC(1.353 ns) + CELL(0.346 ns) = 2.529 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.662 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.794 ns ( 38.48 % )
            Info: Total interconnect delay = 2.868 ns ( 61.52 % )
        Info: - Longest clock path from clock "OR" to source register is 4.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 13; CLK Node = 'OR'
            Info: 2: + IC(1.353 ns) + CELL(0.346 ns) = 2.529 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.662 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.794 ns ( 38.48 % )
            Info: Total interconnect delay = 2.868 ns ( 61.52 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ADDC" has Internal fmax of 383.73 MHz between source register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (period= 2.606 ns)
    Info: + Longest register to register delay is 1.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.827 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 1.022 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.119 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.119 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ADDC" to destination register is 4.321 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'ADDC'
            Info: 2: + IC(1.023 ns) + CELL(0.366 ns) = 2.188 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.064 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.321 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.783 ns ( 41.26 % )
            Info: Total interconnect delay = 2.538 ns ( 58.74 % )
        Info: - Longest clock path from clock "ADDC" to source register is 4.321 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'ADDC'
            Info: 2: + IC(1.023 ns) + CELL(0.366 ns) = 2.188 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
            Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.064 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
            Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.321 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.783 ns ( 41.26 % )
            Info: Total interconnect delay = 2.538 ns ( 58.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "second_operand[0]", clock pin = "clk_in") is 3.468 ns
    Info: + Longest pin to register delay is 7.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V13; Fanout = 3; PIN Node = 'second_operand[0]'
        Info: 2: + IC(5.228 ns) + CELL(0.545 ns) = 6.600 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.635 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.670 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.705 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.740 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.775 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 6.899 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.934 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.969 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.004 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 7.129 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 7.226 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.998 ns ( 27.65 % )
        Info: Total interconnect delay = 5.228 ns ( 72.35 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.853 ns) + CELL(0.053 ns) = 1.715 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 2.591 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
        Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 3.848 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.480 ns ( 38.46 % )
        Info: Total interconnect delay = 2.368 ns ( 61.54 % )
Info: tco from clock "OR" to destination pin "Result[6]" through register "lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]" is 11.073 ns
    Info: + Longest clock path from clock "OR" to source register is 4.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 13; CLK Node = 'OR'
        Info: 2: + IC(1.353 ns) + CELL(0.346 ns) = 2.529 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
        Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.662 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.794 ns ( 38.48 % )
        Info: Total interconnect delay = 2.868 ns ( 61.52 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y26_N1; Fanout = 1; REG Node = 'lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y26_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.793 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~29'
        Info: 10: + IC(0.581 ns) + CELL(0.357 ns) = 1.731 ns; Loc. = LCCOMB_X21_Y26_N12; Fanout = 1; COMB Node = 'lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~0'
        Info: 11: + IC(2.432 ns) + CELL(2.154 ns) = 6.317 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'Result[6]'
        Info: Total cell delay = 3.304 ns ( 52.30 % )
        Info: Total interconnect delay = 3.013 ns ( 47.70 % )
Info: Longest tpd from source pin "second_operand[0]" to destination pin "Result[6]" is 12.424 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V13; Fanout = 3; PIN Node = 'second_operand[0]'
    Info: 2: + IC(5.228 ns) + CELL(0.545 ns) = 6.600 ns; Loc. = LCCOMB_X18_Y26_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.635 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10'
    Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.670 ns; Loc. = LCCOMB_X18_Y26_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.705 ns; Loc. = LCCOMB_X18_Y26_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.740 ns; Loc. = LCCOMB_X18_Y26_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.775 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26'
    Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.900 ns; Loc. = LCCOMB_X18_Y26_N14; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~29'
    Info: 9: + IC(0.581 ns) + CELL(0.357 ns) = 7.838 ns; Loc. = LCCOMB_X21_Y26_N12; Fanout = 1; COMB Node = 'lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~0'
    Info: 10: + IC(2.432 ns) + CELL(2.154 ns) = 12.424 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'Result[6]'
    Info: Total cell delay = 4.183 ns ( 33.67 % )
    Info: Total interconnect delay = 8.241 ns ( 66.33 % )
Info: th for register "lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "second_operand[8]", clock pin = "OR") is -0.423 ns
    Info: + Longest clock path from clock "OR" to destination register is 4.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 13; CLK Node = 'OR'
        Info: 2: + IC(1.353 ns) + CELL(0.346 ns) = 2.529 ns; Loc. = LCCOMB_X21_Y26_N2; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'inst19~clkctrl'
        Info: 4: + IC(0.639 ns) + CELL(0.618 ns) = 4.662 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.794 ns ( 38.48 % )
        Info: Total interconnect delay = 2.868 ns ( 61.52 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'second_operand[8]'
        Info: 2: + IC(3.742 ns) + CELL(0.436 ns) = 4.977 ns; Loc. = LCCOMB_X18_Y26_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.012 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.137 ns; Loc. = LCCOMB_X18_Y26_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45'
        Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 5.234 ns; Loc. = LCFF_X18_Y26_N23; Fanout = 1; REG Node = 'lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.492 ns ( 28.51 % )
        Info: Total interconnect delay = 3.742 ns ( 71.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Tue May 07 23:25:10 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


