Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7c27cf2d131e48d19c8fabc21cb45c4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cla_tb_behav xil_defaultlib.cla_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture gate_level of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture rtl of entity xil_defaultlib.cla [\cla(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.cla_tb
Built simulation snapshot cla_tb_behav
