// x64 architecture-specific C: CPU-exception handling and the COM1
// serial console. the stubs in mkvec.l (exc_stub_0 .. exc_stub_31,
// funnelling through exc_common) build the frame below and call
// k_exception; uart_isr funnels IRQ4 into k_uart (see the bottom).
#include <stdint.h>
#include "asmops.h"                    // the privileged instructions, both spellings
#include "k.h"                       // kboot, and kputc/kputs/kputn (src/kmain.c)
void k_halt(void);

// the frame exc_common hands us, lowest address (rsp) first:
//   the push15 saved registers, then the stub's (vector, error code),
//   then the iret frame the CPU pushed on exception entry.
struct k_frame {
  uint64_t r15, r14, r13, r12, r11, r10, r9, r8,
           rdi, rsi, rdx, rcx, rbx, rax, rbp,
           vector, error, rip, cs, rflags, rsp, ss; };

// panic-path console output rides kputc/kputs/kputn: no love state, so a fault
// handler with nothing live can still say what happened

static char const *const exc_name[32] = {
  [0]  = "#DE", [1]  = "#DB", [2]  = "NMI", [3]  = "#BP", [4]  = "#OF",
  [5]  = "#BR", [6]  = "#UD", [7]  = "#NM", [8]  = "#DF", [10] = "#TS",
  [11] = "#NP", [12] = "#SS", [13] = "#GP", [14] = "#PF", [16] = "#MF",
  [17] = "#AC", [18] = "#MC", [19] = "#XM", [20] = "#VE", [21] = "#CP", };


// every CPU exception (vectors 0..31) arrives here via exc_common.
// fr->rip is the faulting instruction: a __builtin_trap() faults with
// fr->vector == 6 and fr->rip at its ud2, so it maps straight back to
// whichever guard fired. faults are not resumed -- returning from
// #UD/#GP/#PF would just re-execute the instruction and fault again.
void k_exception(struct k_frame *fr) {
  k_cli();                             // no interrupts while reporting
  static int nested;
  if (nested) k_halt();                // faulted while reporting -- stop
  nested = 1;

  char const *name = fr->vector < 32 ? exc_name[fr->vector] : 0;
  kputs("\n*** CPU exception ");
  kputn(fr->vector, 10);
  kputs(" ("), kputs(name ? name : "?"), kputs(") rip=");
  kputn(fr->rip, 16);
  kputs(" err=");
  kputn(fr->error, 16);
  if (fr->vector == 14) {              // #PF: also the faulting address
    kputs(" cr2="), kputn(k_rd_cr2(), 16); }
  kputc('\n');
  fbdraw();

  k_halt();
}

// --- COM1 serial console ---------------------------------------------
// a 16550 UART at the legacy COM1 I/O ports, used as a second console
// alongside the framebuffer -- and the only console when no framebuffer
// is present. output (serial_putc) is also the reliable panic channel:
// it touches nothing but I/O ports, so it still works when the heap,
// console buffer, or framebuffer are unusable. input is interrupt-
// driven: serial_init enables the UART receive interrupt (IRQ4),
// uart_isr (mkvec.l) funnels it here, and k_uart drains every ready
// byte into the same input queue kb_int feeds. bytes pass through
// verbatim -- a serial terminal already sends CR for Enter, DEL for
// Backspace, and ESC-prefixed arrow sequences, all of which the l
// line editor decodes directly.
#define COM1 0x3f8

// called once from kmain, just after archinit (so the IDT is live).
void serial_init(void) {
  k_outb(COM1 + 1, 0x00);    // interrupts off while configuring
  k_outb(COM1 + 3, 0x80);    // DLAB: address the divisor latch
  k_outb(COM1 + 0, 0x01);    // divisor low  = 1  -> 115200 baud
  k_outb(COM1 + 1, 0x00);    // divisor high = 0
  k_outb(COM1 + 3, 0x03);    // 8 bits, no parity, 1 stop; DLAB off
  k_outb(COM1 + 2, 0xc7);    // FIFO: enable, clear, 14-byte threshold
  k_outb(COM1 + 4, 0x0b);    // DTR, RTS, OUT2 (OUT2 gates the IRQ line)
  k_outb(COM1 + 1, 0x01); }  // IER: interrupt when receive data arrives

// --- the wall clock: the mc146818 CMOS RTC ---------------------------
// No door answers a boot date, so this is what makes (clock 0) and every mtime a
// DATE rather than an uptime -- on every door, the gate's included.
// -> UNIX SECONDS, or 0 when the chip says nothing.
static uint8_t cmos(uint8_t r) { return k_outb(0x70, r), k_inb(0x71); }
static uint32_t unbcd(uint32_t v) { return (v >> 4) * 10u + (v & 15); }

// days since 1970-01-01, civil. the year is shifted to start in March so the leap
// day lands at its END -- which is why there is no month-length table here.
static int64_t civil_days(int64_t y, uint32_t m, uint32_t d) {
  y -= m <= 2;
  int64_t era = (y >= 0 ? y : y - 399) / 400;
  uint32_t yoe = (uint32_t) (y - era * 400),                          // 0..399
           doy = (153 * (m + (m > 2 ? -3u : 9u)) + 2) / 5 + d - 1,    // 0..365
           doe = yoe * 365 + yoe / 4 - yoe / 100 + doy;               // 0..146096
  return era * 146097 + (int64_t) doe - 719468; }

uint64_t k_rtc(void) {
  // ⚠ seconds and minutes live in separate registers, so a read across the tick
  // answers 10:59:60 -- wait the update out. BOUNDED: an absent chip reads 0xff.
  for (int i = 0; i < 100000 && cmos(0x0a) & 0x80; i++) {}
  uint32_t st = cmos(0x0b), s = cmos(0), mi = cmos(2), h = cmos(4),
           d = cmos(7), mo = cmos(8), y = cmos(9),
           pm = !(st & 2) && (h & 0x80);        // 12-hour mode flags the afternoon
  h &= 0x7f;
  if (!(st & 4)) s = unbcd(s), mi = unbcd(mi), h = unbcd(h), d = unbcd(d),
                 mo = unbcd(mo), y = unbcd(y);  // BCD unless bit 2 says binary
  if (!(st & 2)) h = pm ? h % 12 + 12 : h % 12;
  // no chip, or one nobody set: answer NOTHING rather than a plausible wrong date.
  if (!mo || mo > 12 || !d || d > 31 || h > 23 || mi > 59 || s > 60) return 0;
  return (uint64_t) (civil_days(2000 + (int64_t) y, mo, d) * 86400
                     + h * 3600 + mi * 60 + s); }

void serial_putc(int c) {
  if (c == '\n') serial_putc('\r');
  // bounded spin on "transmit holding register empty" so an absent or
  // wedged port cannot hang output.
  for (int i = 0; i < 100000 && !(k_inb(COM1 + 5) & 0x20); i++) {}
  k_outb(COM1, (uint8_t) c); }

// IRQ4 handler body, reached from uart_isr. one interrupt can cover
// several received bytes, so drain the FIFO completely. kq lives in
// k/main.c -- the same input queue the PS/2 keyboard path enqueues to.
void kq(uint8_t);
void k_uart(void) {
  while (k_inb(COM1 + 5) & 0x01)        // LSR bit 0: receive data ready
    kq(k_inb(COM1)); }

// (fault n) backend: deliberately raise a CPU exception, indexed by
// the x86 vector numbers that name it. does not return -- k_exception
// reports and halts.
void k_fault_trigger(intptr_t n) {
  switch (n) {
    case 0:   // #DE: integer divide by zero
      k_divzero();
      break;
    case 3:   // #BP: breakpoint
      k_int3();
      break;
    case 13:  // #GP: write through a non-canonical address
      *(volatile int*) 0xdeadbeefdeadbeefULL = 0;
      break;
    case 14:  // #PF: write to a canonical but unmapped address
      *(volatile int*) 0x600000000000ULL = 0;
      break;
    default:  // #UD: invalid opcode
      k_ud2();
      break; } }
