<root><simulation><result_generated_time />2023-05-17 19:34:05<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [98, 1, 1], 'O': [98, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 2), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 2), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 2)], []], [[('K', 2), ('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('FX', 3), ('OX', 7)], [('FY', 3), ('C', 128), ('K', 3)], []]<I />[[('K', 4), ('FX', 3), ('OX', 7)], [('FY', 3), ('C', 128), ('K', 3)], []]<O />[[('K', 4), ('FX', 3), ('OX', 7), ('FY', 3), ('C', 128)], [('K', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [2.0, 4.0, 3.0, 1.0], 'O': [2.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 442368, 442368], 'I': [168, 6322176, 6322176], 'O': [224, 65856, 65856], 'O_partial': [224, 0, 0], 'O_final': [0, 65856, 65856]}<actual_mem_utilization_individual />{'W': [0.19, 0.01, 0.0], 'I': [0.33, 0.19, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.2, 0.0], 'I': [0.33, 0.2, 0.0], 'O': [0.44, 0.2, 0.0]}<effective_mem_size_bit />{'W': [96, 147456, 442368], 'I': [168, 6322176, 6322176], 'O': [224, 21952, 65856], 'O_partial': [224, 0, 0], 'O_final': [0, 21952, 65856]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 98, 1, 1], 'O': [196, 98, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [98, 98, 1, 1], 'O': [98, 98, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[387072, 55296], [55296, 55296], [55296, 0]]<I />[[338688, 338688], [338688, 112896], [112896, 0]]<O />[[(1353576, 1354752), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(1353576, 1354752), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1176, 0)], [(0, 1176), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[48384, 6912], [864, 864], [216, 0]]<I />[[42336, 42336], [5292, 1764], [441, 0]]<O />[[(169197, 169344), (147, 0)], [(0, 18), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([169197, 169344], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [147, 0]), ([0, 18], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />11446272</mac_count></basic_info><energy><total_energy />6497233.5<mem_energy_breakdown><W />[18.8, 171.2, 287.7]<I />[29.7, 721.0, 587.3]<O />[118.6, 3.6, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />572313.6<total />6495289.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1684<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.8799<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />109982<latency_cycle_without_data_loading />96768<ideal_computing_cycle />96768<data_loading><load_cycle_total />13214<load_cycle_individual />{'W': [2, 864, 0], 'I': [33, 12348, 0]}<load_cycle_combined />{'W': 864, 'I': 12348}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-96767], [-94382, -95533], [-96768, -96768]], 'I': [[-96767], [-93231, -59852], [-96768, -96768]], 'O': [[-96768], [-96756, -96639], [-96639, -96736]]}<mem_stall_cycle_shared />{'W': [[-96767], [-94382, 0], [0, 0]], 'I': [[-96767], [-93231, 0], [0, 0]], 'O': [[-96768], [-96756, -96639], [-96639, -96736]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 442368, 442368], 'I': [168, 6322176, 6322176], 'O': [224, 65856, 65856], 'O_partial': [224, 0, 0], 'O_final': [0, 65856, 65856]}<data_size_each_level_total />{'W': [384, 442368, 442368], 'I': [16464, 6322176, 6322176], 'O': [21952, 65856, 65856]}<loop_cycles_each_level />{'W': [84, 96768, 96768], 'I': [84, 96768, 96768], 'O': [32256, 96768, 96768]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 3, 1], 'O': [384, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 2.0], [196.0, 65.3], [65.3, 65.3]], 'O': [[8.0, 0.0], [0.7, 0.7], [0.7, 0.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 4.6], [4.6, 4.6]], 'I': [[8.0, 2.0], [196.0, 196.0], [196.0, 65.3]], 'O': [[8.0, 2.7], [261.3, 0.7], [0.7, 0.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 2.0], [196.0, 65.3], [65.3, 0]], 'O': [[8.0, 0.0], [0.7, 0.7], [0.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [201.3, 70.6], [69.9, 0.7]], 'I': [[8.0, 2.0], [201.3, 70.6], [69.9, 0.7]], 'O': [[8.0, 0.0], [201.3, 70.6], [69.9, 0.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96768], [84, 84, 1152], [96768, 96768, 1]], 'I': [[1, 1, 96768], [84, 84, 1152], [96768, 96768, 1]], 'O': [[1, 1, 96768], [32256, 32256, 3], [96768, 96768, 1]]}<trans_time_real />{'W': [[0, 1, 96768], [[2, 84, 1152], [1, 84, 1152]], [[864, 96768, 1], [216, 96768, 1]]], 'I': [[0, 1, 96768], [[3, 84, 1152], [32, 84, 1152]], [[12348, 96768, 1], [3087, 96768, 1]]], 'O': [[0, 1, 96768], [[4, 32256, 3], [43, 32256, 3]], [[129, 96768, 1], [32, 96768, 1]]]}<single_stall_cycle />{'W': [[-1], [-82, -83], [-95904, -96552]], 'I': [[-1], [-81, -52], [-84420, -93681]], 'O': [[-1], [-32252, -32213], [-96639, -96736]]}<single_stall_count />{'W': [96767, 1151, 0], 'I': [96767, 1151, 0], 'O': [96768, 3, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2302, 0], 'I': [36832, 0], 'O': [129, 129]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [129, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57634, -96768], [-96639, -96639]], 1: [[-96768, -96768], [-96639, -96768]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.4<mem_area_percentage />99.5 %</area></results><elapsed_time_second />2.586</simulation></root>