
`timescale 1ns / 1ns

module test;


wire  Carry, Sum;

reg  A, B, C;



full_adder top(Carry, Sum, A, B, C); 
 
