<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8252</identifier><datestamp>2011-12-27T05:40:21Z</datestamp><dc:title>CHISEL flash EEPROM - Part I: Performance and scaling</dc:title><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>SHUKURI, S</dc:creator><dc:creator>BUDE, J</dc:creator><dc:subject>enhanced gate current</dc:subject><dc:subject>vlsi mosfets</dc:subject><dc:subject>memory</dc:subject><dc:subject>cells</dc:subject><dc:subject>degradation</dc:subject><dc:subject>model</dc:subject><dc:subject>channel hot electron (che)</dc:subject><dc:subject>channel initiated secondary electron (chisel)</dc:subject><dc:subject>device scaling</dc:subject><dc:subject>flash eeprom</dc:subject><dc:subject>mosfet</dc:subject><dc:subject>programming efficiency</dc:subject><dc:description>In this work, we demonstrate the feasibility of using channel initiated secondary electron (CHISEL) programming in high-density flash memories containing fully scaled memory cells. We discuss programming performance, cell channel length scaling, endurance, and reliability of single cells and large arrays. In Part I of this work, we show successful CHISEL programming operation in fully scaled flash cells having channel lengths down to 0.22 mum. Compared to conventional channel hot electron (CHE) programming, CHISEL operation shows faster programming for identical drain bias, and lower power consumption for similar programming speed. The effect of channel length scaling on CHISEL operation and related device optimization is discussed using measurements and device simulation. Measurement on optimized floating gate contacted devices having channel length down to 0.14 mum show good programming efficiency under CHISEL operation. The reliability and endurance of CHISEL operation in single cells and large arrays are discussed in Part 11 of this work.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-07-31T22:01:59Z</dc:date><dc:date>2011-12-26T12:53:10Z</dc:date><dc:date>2011-12-27T05:40:21Z</dc:date><dc:date>2011-07-31T22:01:59Z</dc:date><dc:date>2011-12-26T12:53:10Z</dc:date><dc:date>2011-12-27T05:40:21Z</dc:date><dc:date>2002</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 49(7), 1296-1301</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2002.1013289</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8252</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8252</dc:identifier><dc:language>en</dc:language></oai_dc:dc>