\section{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{structFMC__Bank5__6__TypeDef}\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+D\+CR} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+D\+TR} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+D\+C\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+D\+R\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+D\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

Definition at line \textbf{ 580} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFMC__Bank5__6__TypeDef_a6722a71defead0b07cca1b79fab0fe88}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+C\+MR@{S\+D\+C\+MR}}
\index{S\+D\+C\+MR@{S\+D\+C\+MR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{S\+D\+C\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+D\+C\+MR}

S\+D\+R\+AM Command Mode register, Address offset\+: 0x150 

Definition at line \textbf{ 584} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank5__6__TypeDef_ab1e3bc93a98f5171261189864832681e}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+CR@{S\+D\+CR}}
\index{S\+D\+CR@{S\+D\+CR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{S\+D\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+D\+CR[2]}

S\+D\+R\+AM Control registers , Address offset\+: 0x140-\/0x144 

Definition at line \textbf{ 582} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank5__6__TypeDef_aed6d294188e6135964d6c3431c741fda}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+R\+TR@{S\+D\+R\+TR}}
\index{S\+D\+R\+TR@{S\+D\+R\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{S\+D\+R\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+D\+R\+TR}

S\+D\+R\+AM Refresh Timer register, Address offset\+: 0x154 

Definition at line \textbf{ 585} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank5__6__TypeDef_ac36dc12c736f19eb2bc33fd6ab4c02de}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+SR@{S\+D\+SR}}
\index{S\+D\+SR@{S\+D\+SR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{S\+D\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+D\+SR}

S\+D\+R\+AM Status register, Address offset\+: 0x158 

Definition at line \textbf{ 586} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFMC__Bank5__6__TypeDef_a72abf9d6af975f890224d6856bbba96c}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+TR@{S\+D\+TR}}
\index{S\+D\+TR@{S\+D\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{S\+D\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+D\+TR[2]}

S\+D\+R\+AM Timing registers , Address offset\+: 0x148-\/0x14C 

Definition at line \textbf{ 583} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
