==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_KWTA16k/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 13018 ; free virtual = 29381
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 13018 ; free virtual = 29381
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'Ext_KWTA16k' (Ext_KWTA16k/solution1/top.cc:193).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA16k/solution1/top.cc:146).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA16k/solution1/top.cc:145).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA16k/solution1/top.cc:144).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_KWTA16k/solution1/top.cc:143).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA16k/solution1/top.cc:133).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_32bit' (Ext_KWTA16k/solution1/top.cc:132).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA16k' (Ext_KWTA16k/solution1/top.cc:324).
INFO: [XFORM 203-603] Inlining function 'log_2_64bit' into 'Ext_KWTA16k' (Ext_KWTA16k/solution1/top.cc:290).
INFO: [XFORM 203-603] Inlining function 'log_2_32bit' into 'Ext_KWTA16k' (Ext_KWTA16k/solution1/top.cc:300).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.500 ; gain = 128.941 ; free physical = 12987 ; free virtual = 29354
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_KWTA16k/solution1/top.cc:262: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.500 ; gain = 128.941 ; free physical = 12992 ; free virtual = 29359
INFO: [XFORM 203-101] Partitioning array 'top_heap.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'heap_tree.V'  in dimension 1 with a block factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Ext_KWTA16k/solution1/top.cc:476:46) in function 'Ext_KWTA16k'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA16k/solution1/top.cc:262:27) to (Ext_KWTA16k/solution1/top.cc:268:17) in function 'Ext_KWTA16k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA16k/solution1/top.cc:421:27) to (Ext_KWTA16k/solution1/top.cc:426:17) in function 'Ext_KWTA16k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA16k/solution1/top.cc:491:26) to (Ext_KWTA16k/solution1/top.cc:493:46) in function 'Ext_KWTA16k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA16k/solution1/top.cc:327:54) to (Ext_KWTA16k/solution1/top.cc:353:43) in function 'Ext_KWTA16k'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_KWTA16k/solution1/top.cc:354:26) to (Ext_KWTA16k/solution1/top.cc:360:46) in function 'Ext_KWTA16k'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i64P.i2' into 'Ext_KWTA16k'.
INFO: [XFORM 203-11] Balancing expressions in function 'Ext_KWTA16k' (Ext_KWTA16k/solution1/top.cc:150)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.500 ; gain = 128.941 ; free physical = 12937 ; free virtual = 29307
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12923 ; free virtual = 29294
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_KWTA16k' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_KWTA16k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.76 seconds; current allocated memory: 136.795 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 139.428 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_KWTA16k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/com_port_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/com_port_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/com_port_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_KWTA16k/com_port_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_KWTA16k' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_maintain_mask_V' to 'Ext_KWTA16k_maintbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'top_heap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_heap_V_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_heap_tree_V_0' to 'Ext_KWTA16k_heap_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_heap_tree_V_1' to 'Ext_KWTA16k_heap_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_heap_tree_V_2' to 'Ext_KWTA16k_heap_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_group_tree_V' to 'Ext_KWTA16k_groupfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_group_tree_mask_V' to 'Ext_KWTA16k_groupg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_shift_constant_V' to 'Ext_KWTA16k_shifthbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_mark_mask_V' to 'Ext_KWTA16k_mark_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_extra_mask_V' to 'Ext_KWTA16k_extrajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_mux_316_32_1_1' to 'Ext_KWTA16k_mux_3kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_mux_320_32_1_1' to 'Ext_KWTA16k_mux_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_KWTA16k_mux_38_32_1_1' to 'Ext_KWTA16k_mux_3mb6' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

