{
  "module_name": "tegra_cec.h",
  "hash_id": "d530bff637493905bdbae4c7ca57bd3d95891c80f23ee208061500a735ed2834",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/cec/platform/tegra/tegra_cec.h",
  "human_readable_source": " \n \n\n#ifndef TEGRA_CEC_H\n#define TEGRA_CEC_H\n\n \n#define TEGRA_CEC_SW_CONTROL\t0x000\n#define TEGRA_CEC_HW_CONTROL\t0x004\n#define TEGRA_CEC_INPUT_FILTER\t0x008\n#define TEGRA_CEC_TX_REGISTER\t0x010\n#define TEGRA_CEC_RX_REGISTER\t0x014\n#define TEGRA_CEC_RX_TIMING_0\t0x018\n#define TEGRA_CEC_RX_TIMING_1\t0x01c\n#define TEGRA_CEC_RX_TIMING_2\t0x020\n#define TEGRA_CEC_TX_TIMING_0\t0x024\n#define TEGRA_CEC_TX_TIMING_1\t0x028\n#define TEGRA_CEC_TX_TIMING_2\t0x02c\n#define TEGRA_CEC_INT_STAT\t0x030\n#define TEGRA_CEC_INT_MASK\t0x034\n#define TEGRA_CEC_HW_DEBUG_RX\t0x038\n#define TEGRA_CEC_HW_DEBUG_TX\t0x03c\n\n#define TEGRA_CEC_HWCTRL_RX_LADDR_MASK\t\t\t\t0x7fff\n#define TEGRA_CEC_HWCTRL_RX_LADDR(x)\t\\\n\t((x) & TEGRA_CEC_HWCTRL_RX_LADDR_MASK)\n#define TEGRA_CEC_HWCTRL_RX_SNOOP\t\t\t\tBIT(15)\n#define TEGRA_CEC_HWCTRL_RX_NAK_MODE\t\t\t\tBIT(16)\n#define TEGRA_CEC_HWCTRL_TX_NAK_MODE\t\t\t\tBIT(24)\n#define TEGRA_CEC_HWCTRL_FAST_SIM_MODE\t\t\t\tBIT(30)\n#define TEGRA_CEC_HWCTRL_TX_RX_MODE\t\t\t\tBIT(31)\n\n#define TEGRA_CEC_INPUT_FILTER_MODE\t\t\t\tBIT(31)\n#define TEGRA_CEC_INPUT_FILTER_FIFO_LENGTH_SHIFT\t\t0\n\n#define TEGRA_CEC_TX_REG_DATA_SHIFT\t\t\t\t0\n#define TEGRA_CEC_TX_REG_EOM\t\t\t\t\tBIT(8)\n#define TEGRA_CEC_TX_REG_BCAST\t\t\t\t\tBIT(12)\n#define TEGRA_CEC_TX_REG_START_BIT\t\t\t\tBIT(16)\n#define TEGRA_CEC_TX_REG_RETRY\t\t\t\t\tBIT(17)\n\n#define TEGRA_CEC_RX_REGISTER_SHIFT\t\t\t\t0\n#define TEGRA_CEC_RX_REGISTER_EOM\t\t\t\tBIT(8)\n#define TEGRA_CEC_RX_REGISTER_ACK\t\t\t\tBIT(9)\n\n#define TEGRA_CEC_RX_TIM0_START_BIT_MAX_LO_TIME_SHIFT\t\t0\n#define TEGRA_CEC_RX_TIM0_START_BIT_MIN_LO_TIME_SHIFT\t\t8\n#define TEGRA_CEC_RX_TIM0_START_BIT_MAX_DURATION_SHIFT\t\t16\n#define TEGRA_CEC_RX_TIM0_START_BIT_MIN_DURATION_SHIFT\t\t24\n\n#define TEGRA_CEC_RX_TIM1_DATA_BIT_MAX_LO_TIME_SHIFT\t\t0\n#define TEGRA_CEC_RX_TIM1_DATA_BIT_SAMPLE_TIME_SHIFT\t\t8\n#define TEGRA_CEC_RX_TIM1_DATA_BIT_MAX_DURATION_SHIFT\t\t16\n#define TEGRA_CEC_RX_TIM1_DATA_BIT_MIN_DURATION_SHIFT\t\t24\n\n#define TEGRA_CEC_RX_TIM2_END_OF_BLOCK_TIME_SHIFT\t\t0\n\n#define TEGRA_CEC_TX_TIM0_START_BIT_LO_TIME_SHIFT\t\t0\n#define TEGRA_CEC_TX_TIM0_START_BIT_DURATION_SHIFT\t\t8\n#define TEGRA_CEC_TX_TIM0_BUS_XITION_TIME_SHIFT\t\t\t16\n#define TEGRA_CEC_TX_TIM0_BUS_ERROR_LO_TIME_SHIFT\t\t24\n\n#define TEGRA_CEC_TX_TIM1_LO_DATA_BIT_LO_TIME_SHIFT\t\t0\n#define TEGRA_CEC_TX_TIM1_HI_DATA_BIT_LO_TIME_SHIFT\t\t8\n#define TEGRA_CEC_TX_TIM1_DATA_BIT_DURATION_SHIFT\t\t16\n#define TEGRA_CEC_TX_TIM1_ACK_NAK_BIT_SAMPLE_TIME_SHIFT\t\t24\n\n#define TEGRA_CEC_TX_TIM2_BUS_IDLE_TIME_ADDITIONAL_FRAME_SHIFT\t0\n#define TEGRA_CEC_TX_TIM2_BUS_IDLE_TIME_NEW_FRAME_SHIFT\t\t4\n#define TEGRA_CEC_TX_TIM2_BUS_IDLE_TIME_RETRY_FRAME_SHIFT\t8\n\n#define TEGRA_CEC_INT_STAT_TX_REGISTER_EMPTY\t\t\tBIT(0)\n#define TEGRA_CEC_INT_STAT_TX_REGISTER_UNDERRUN\t\t\tBIT(1)\n#define TEGRA_CEC_INT_STAT_TX_FRAME_OR_BLOCK_NAKD\t\tBIT(2)\n#define TEGRA_CEC_INT_STAT_TX_ARBITRATION_FAILED\t\tBIT(3)\n#define TEGRA_CEC_INT_STAT_TX_BUS_ANOMALY_DETECTED\t\tBIT(4)\n#define TEGRA_CEC_INT_STAT_TX_FRAME_TRANSMITTED\t\t\tBIT(5)\n#define TEGRA_CEC_INT_STAT_RX_REGISTER_FULL\t\t\tBIT(8)\n#define TEGRA_CEC_INT_STAT_RX_REGISTER_OVERRUN\t\t\tBIT(9)\n#define TEGRA_CEC_INT_STAT_RX_START_BIT_DETECTED\t\tBIT(10)\n#define TEGRA_CEC_INT_STAT_RX_BUS_ANOMALY_DETECTED\t\tBIT(11)\n#define TEGRA_CEC_INT_STAT_RX_BUS_ERROR_DETECTED\t\tBIT(12)\n#define TEGRA_CEC_INT_STAT_FILTERED_RX_DATA_PIN_TRANSITION_H2L\tBIT(13)\n#define TEGRA_CEC_INT_STAT_FILTERED_RX_DATA_PIN_TRANSITION_L2H\tBIT(14)\n\n#define TEGRA_CEC_INT_MASK_TX_REGISTER_EMPTY\t\t\tBIT(0)\n#define TEGRA_CEC_INT_MASK_TX_REGISTER_UNDERRUN\t\t\tBIT(1)\n#define TEGRA_CEC_INT_MASK_TX_FRAME_OR_BLOCK_NAKD\t\tBIT(2)\n#define TEGRA_CEC_INT_MASK_TX_ARBITRATION_FAILED\t\tBIT(3)\n#define TEGRA_CEC_INT_MASK_TX_BUS_ANOMALY_DETECTED\t\tBIT(4)\n#define TEGRA_CEC_INT_MASK_TX_FRAME_TRANSMITTED\t\t\tBIT(5)\n#define TEGRA_CEC_INT_MASK_RX_REGISTER_FULL\t\t\tBIT(8)\n#define TEGRA_CEC_INT_MASK_RX_REGISTER_OVERRUN\t\t\tBIT(9)\n#define TEGRA_CEC_INT_MASK_RX_START_BIT_DETECTED\t\tBIT(10)\n#define TEGRA_CEC_INT_MASK_RX_BUS_ANOMALY_DETECTED\t\tBIT(11)\n#define TEGRA_CEC_INT_MASK_RX_BUS_ERROR_DETECTED\t\tBIT(12)\n#define TEGRA_CEC_INT_MASK_FILTERED_RX_DATA_PIN_TRANSITION_H2L\tBIT(13)\n#define TEGRA_CEC_INT_MASK_FILTERED_RX_DATA_PIN_TRANSITION_L2H\tBIT(14)\n\n#define TEGRA_CEC_HW_DEBUG_TX_DURATION_COUNT_SHIFT\t\t0\n#define TEGRA_CEC_HW_DEBUG_TX_TXBIT_COUNT_SHIFT\t\t\t17\n#define TEGRA_CEC_HW_DEBUG_TX_STATE_SHIFT\t\t\t21\n#define TEGRA_CEC_HW_DEBUG_TX_FORCELOOUT\t\t\tBIT(25)\n#define TEGRA_CEC_HW_DEBUG_TX_TXDATABIT_SAMPLE_TIMER\t\tBIT(26)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}