#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f421eb4ce0 .scope module, "accumulator" "accumulator" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "count";
o0x7fd1cb751018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f421eb7550_0 .net "clk", 0 0, o0x7fd1cb751018;  0 drivers
v0x55f421eddba0_0 .var "count", 7 0;
o0x7fd1cb751078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f421ed2540_0 .net "rst", 0 0, o0x7fd1cb751078;  0 drivers
E_0x55f421eb3200 .event posedge, v0x55f421eb7550_0;
S_0x55f421eb4e70 .scope module, "top_test" "top_test" 3 3;
 .timescale -9 -12;
v0x55f421f08550_0 .net "V", 7 0, v0x55f421f060c0_0;  1 drivers
v0x55f421f086c0_0 .net "axon", 0 0, v0x55f421ee6e80_0;  1 drivers
v0x55f421f08780_0 .var "clk", 0 0;
v0x55f421f08820_0 .var "expd", 0 0;
v0x55f421f088c0_0 .var "rst", 0 0;
v0x55f421f08960_0 .var "set_vars", 0 0;
v0x55f421f08a50_0 .var "syn", 0 0;
v0x55f421f08af0_0 .var "t", 0 0;
v0x55f421f08be0_0 .var "w", 0 0;
S_0x55f421f02400 .scope module, "uut" "top" 3 19, 4 1 0, S_0x55f421eb4e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x55f421f07a90_0 .net "V", 7 0, v0x55f421f060c0_0;  alias, 1 drivers
v0x55f421f07b70_0 .net "axon", 0 0, v0x55f421ee6e80_0;  alias, 1 drivers
v0x55f421f07c30_0 .net "clk", 0 0, v0x55f421f08780_0;  1 drivers
v0x55f421f07d20_0 .net "expd", 0 0, v0x55f421f08820_0;  1 drivers
v0x55f421f07dc0_0 .net "rst", 0 0, v0x55f421f088c0_0;  1 drivers
v0x55f421f07f00_0 .net "set_vars", 0 0, v0x55f421f08960_0;  1 drivers
v0x55f421f07fa0_0 .net "syn", 0 0, v0x55f421f08a50_0;  1 drivers
v0x55f421f08090_0 .net "t", 0 0, v0x55f421f08af0_0;  1 drivers
v0x55f421f08130_0 .net "tau", 7 0, v0x55f421f072e0_0;  1 drivers
v0x55f421f08260_0 .net "threshold", 7 0, v0x55f421f07440_0;  1 drivers
v0x55f421f08300_0 .net "w", 0 0, v0x55f421f08be0_0;  1 drivers
v0x55f421f083a0_0 .net "weight", 7 0, v0x55f421f07730_0;  1 drivers
S_0x55f421f026c0 .scope module, "lif" "LIF" 4 7, 5 1 0, S_0x55f421f02400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x55f421f060c0_0 .var "V", 7 0;
v0x55f421f061d0_0 .net "axon", 0 0, v0x55f421ee6e80_0;  alias, 1 drivers
v0x55f421f06290_0 .net "clk", 0 0, v0x55f421f08780_0;  alias, 1 drivers
v0x55f421f06360_0 .net "rst", 0 0, v0x55f421f088c0_0;  alias, 1 drivers
v0x55f421f06400_0 .net "syn", 0 0, v0x55f421f08a50_0;  alias, 1 drivers
v0x55f421f064f0_0 .net "syn_scaled", 7 0, L_0x55f421f10490;  1 drivers
v0x55f421f065c0_0 .net "tau", 7 0, v0x55f421f072e0_0;  alias, 1 drivers
v0x55f421f06660_0 .net "threshold", 7 0, v0x55f421f07440_0;  alias, 1 drivers
v0x55f421f06750_0 .net "voltage_prime", 7 0, v0x55f421f05fa0_0;  1 drivers
v0x55f421f068b0_0 .net "weight", 7 0, v0x55f421f07730_0;  alias, 1 drivers
E_0x55f421eb1b90 .event posedge, v0x55f421f06290_0;
S_0x55f421f02a20 .scope module, "compare" "comparator" 5 16, 6 1 0, S_0x55f421f026c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x55f421edc380_0 .net "V", 7 0, v0x55f421f060c0_0;  alias, 1 drivers
v0x55f421ee6e80_0 .var "axon", 0 0;
v0x55f421f02d50_0 .net "threshold", 7 0, v0x55f421f07440_0;  alias, 1 drivers
E_0x55f421e9c9f0 .event edge, v0x55f421edc380_0, v0x55f421f02d50_0;
S_0x55f421f02e90 .scope module, "scalar" "weigher" 5 15, 7 1 0, S_0x55f421f026c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x55f421f10b00 .functor AND 8, v0x55f421f07730_0, L_0x55f421f10a00, C4<11111111>, C4<11111111>;
v0x55f421f05610_0 .net "V", 7 0, L_0x55f421f10490;  alias, 1 drivers
v0x55f421f05710_0 .net *"_ivl_25", 7 0, L_0x55f421f10a00;  1 drivers
L_0x7fd1cb708018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f421f057f0_0 .net *"_ivl_28", 6 0, L_0x7fd1cb708018;  1 drivers
v0x55f421f058b0_0 .net *"_ivl_29", 7 0, L_0x55f421f10b00;  1 drivers
v0x55f421f05990_0 .net "and_o", 0 0, L_0x55f421f10b70;  1 drivers
v0x55f421f05aa0_0 .net "syn", 0 0, v0x55f421f08a50_0;  alias, 1 drivers
v0x55f421f05b60_0 .net "weight", 7 0, v0x55f421f07730_0;  alias, 1 drivers
L_0x55f421f0fa50 .part v0x55f421f07730_0, 0, 1;
L_0x55f421f0fba0 .part v0x55f421f07730_0, 1, 1;
L_0x55f421f0fc70 .part v0x55f421f07730_0, 2, 1;
L_0x55f421f0fdd0 .part v0x55f421f07730_0, 3, 1;
L_0x55f421f10020 .part v0x55f421f07730_0, 4, 1;
L_0x55f421f10160 .part v0x55f421f07730_0, 5, 1;
L_0x55f421f10300 .part v0x55f421f07730_0, 6, 1;
LS_0x55f421f10490_0_0 .concat8 [ 1 1 1 1], L_0x55f421edda40, L_0x55f421ed23e0, L_0x55f421f0fd10, L_0x55f421f0fea0;
LS_0x55f421f10490_0_4 .concat8 [ 1 1 1 1], L_0x55f421f100c0, L_0x55f421f10240, L_0x55f421f103a0, L_0x55f421f108f0;
L_0x55f421f10490 .concat8 [ 4 4 0 0], LS_0x55f421f10490_0_0, LS_0x55f421f10490_0_4;
L_0x55f421f10850 .part v0x55f421f07730_0, 7, 1;
L_0x55f421f10a00 .concat [ 1 7 0 0], v0x55f421f08a50_0, L_0x7fd1cb708018;
L_0x55f421f10b70 .part L_0x55f421f10b00, 0, 1;
S_0x55f421f030c0 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f032e0 .param/l "i" 0 7 7, +C4<00>;
L_0x55f421edda40 .functor AND 1, L_0x55f421f0fa50, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f033c0_0 .net *"_ivl_0", 0 0, L_0x55f421f0fa50;  1 drivers
v0x55f421f034a0_0 .net *"_ivl_1", 0 0, L_0x55f421edda40;  1 drivers
S_0x55f421f03580 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f037a0 .param/l "i" 0 7 7, +C4<01>;
L_0x55f421ed23e0 .functor AND 1, L_0x55f421f0fba0, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f03860_0 .net *"_ivl_0", 0 0, L_0x55f421f0fba0;  1 drivers
v0x55f421f03940_0 .net *"_ivl_1", 0 0, L_0x55f421ed23e0;  1 drivers
S_0x55f421f03a20 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f03c20 .param/l "i" 0 7 7, +C4<010>;
L_0x55f421f0fd10 .functor AND 1, L_0x55f421f0fc70, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f03ce0_0 .net *"_ivl_0", 0 0, L_0x55f421f0fc70;  1 drivers
v0x55f421f03dc0_0 .net *"_ivl_1", 0 0, L_0x55f421f0fd10;  1 drivers
S_0x55f421f03ea0 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f040a0 .param/l "i" 0 7 7, +C4<011>;
L_0x55f421f0fea0 .functor AND 1, L_0x55f421f0fdd0, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f04180_0 .net *"_ivl_0", 0 0, L_0x55f421f0fdd0;  1 drivers
v0x55f421f04260_0 .net *"_ivl_1", 0 0, L_0x55f421f0fea0;  1 drivers
S_0x55f421f04340 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f04590 .param/l "i" 0 7 7, +C4<0100>;
L_0x55f421f100c0 .functor AND 1, L_0x55f421f10020, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f04670_0 .net *"_ivl_0", 0 0, L_0x55f421f10020;  1 drivers
v0x55f421f04750_0 .net *"_ivl_1", 0 0, L_0x55f421f100c0;  1 drivers
S_0x55f421f04830 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f04a30 .param/l "i" 0 7 7, +C4<0101>;
L_0x55f421f10240 .functor AND 1, L_0x55f421f10160, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f04b10_0 .net *"_ivl_0", 0 0, L_0x55f421f10160;  1 drivers
v0x55f421f04bf0_0 .net *"_ivl_1", 0 0, L_0x55f421f10240;  1 drivers
S_0x55f421f04cd0 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f04ed0 .param/l "i" 0 7 7, +C4<0110>;
L_0x55f421f103a0 .functor AND 1, L_0x55f421f10300, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f04fb0_0 .net *"_ivl_0", 0 0, L_0x55f421f10300;  1 drivers
v0x55f421f05090_0 .net *"_ivl_1", 0 0, L_0x55f421f103a0;  1 drivers
S_0x55f421f05170 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 7 7, 7 7 0, S_0x55f421f02e90;
 .timescale -9 -12;
P_0x55f421f05370 .param/l "i" 0 7 7, +C4<0111>;
L_0x55f421f108f0 .functor AND 1, L_0x55f421f10850, L_0x55f421f10b70, C4<1>, C4<1>;
v0x55f421f05450_0 .net *"_ivl_0", 0 0, L_0x55f421f10850;  1 drivers
v0x55f421f05530_0 .net *"_ivl_1", 0 0, L_0x55f421f108f0;  1 drivers
S_0x55f421f05cc0 .scope module, "subtractor" "subtractor" 5 17, 8 1 0, S_0x55f421f026c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /OUTPUT 8 "V_prime";
v0x55f421f05ec0_0 .net "V", 7 0, v0x55f421f060c0_0;  alias, 1 drivers
v0x55f421f05fa0_0 .var "V_prime", 7 0;
E_0x55f421ee6c30 .event edge, v0x55f421edc380_0;
S_0x55f421f06a60 .scope module, "sv" "set_vars" 4 6, 9 1 0, S_0x55f421f02400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x55f421f06dc0_0 .var "appender", 2 0;
v0x55f421f06ec0_0 .net "clk", 0 0, v0x55f421f08780_0;  alias, 1 drivers
v0x55f421f06fb0_0 .net "expd", 0 0, v0x55f421f08820_0;  alias, 1 drivers
v0x55f421f07080_0 .net "rst", 0 0, v0x55f421f088c0_0;  alias, 1 drivers
v0x55f421f07150_0 .net "set_vars", 0 0, v0x55f421f08960_0;  alias, 1 drivers
v0x55f421f07240_0 .net "t", 0 0, v0x55f421f08af0_0;  alias, 1 drivers
v0x55f421f072e0_0 .var "tau", 7 0;
v0x55f421f07380_0 .var "tauReg", 7 0;
v0x55f421f07440_0 .var "threshold", 7 0;
v0x55f421f07590_0 .var "thresholdReg", 7 0;
v0x55f421f07670_0 .net "w", 0 0, v0x55f421f08be0_0;  alias, 1 drivers
v0x55f421f07730_0 .var "weight", 7 0;
v0x55f421f07840_0 .var "weightReg", 7 0;
E_0x55f421ee6c70 .event negedge, v0x55f421f06290_0;
E_0x55f421f06d60 .event negedge, v0x55f421f07150_0;
S_0x55f421eb6cc0 .scope module, "tt_um_Leaky_Integrate_Fire_nfjesifb" "tt_um_Leaky_Integrate_Fire_nfjesifb" 10 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0x55f421ec3d40 .param/l "MAX_COUNT" 0 10 1, C4<100110001001011010000000>;
L_0x7fd1cb708060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f421f0f050_0 .net/2s *"_ivl_4", 6 0, L_0x7fd1cb708060;  1 drivers
o0x7fd1cb752548 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f421f0f150_0 .net "clk", 0 0, o0x7fd1cb752548;  0 drivers
o0x7fd1cb752c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f421f0f210_0 .net "ena", 0 0, o0x7fd1cb752c68;  0 drivers
v0x55f421f0f2b0_0 .net "rst", 0 0, L_0x55f421f10c60;  1 drivers
o0x7fd1cb752c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f421f0f350_0 .net "rst_n", 0 0, o0x7fd1cb752c98;  0 drivers
o0x7fd1cb752cc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f421f0f3f0_0 .net "ui_in", 7 0, o0x7fd1cb752cc8;  0 drivers
o0x7fd1cb752cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f421f0f4d0_0 .net "uio_in", 7 0, o0x7fd1cb752cf8;  0 drivers
L_0x7fd1cb7080a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f421f0f5b0_0 .net "uio_oe", 7 0, L_0x7fd1cb7080a8;  1 drivers
v0x55f421f0f690_0 .net "uio_out", 7 0, L_0x55f421f12680;  1 drivers
v0x55f421f0f800_0 .net "uo_out", 7 0, v0x55f421f0cc40_0;  1 drivers
L_0x55f421f10c60 .reduce/nor o0x7fd1cb752c98;
L_0x55f421f12230 .part o0x7fd1cb752cc8, 0, 1;
L_0x55f421f12320 .part o0x7fd1cb752cc8, 1, 1;
L_0x55f421f123c0 .part o0x7fd1cb752cc8, 2, 1;
L_0x55f421f124b0 .part o0x7fd1cb752cc8, 3, 1;
L_0x55f421f125a0 .part o0x7fd1cb752cc8, 4, 1;
L_0x55f421f12680 .concat8 [ 1 7 0 0], v0x55f421f09790_0, L_0x7fd1cb708060;
S_0x55f421f08d10 .scope module, "t" "top" 10 16, 4 1 0, S_0x55f421eb6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x55f421f0e590_0 .net "V", 7 0, v0x55f421f0cc40_0;  alias, 1 drivers
v0x55f421f0e670_0 .net "axon", 0 0, v0x55f421f09790_0;  1 drivers
v0x55f421f0e730_0 .net "clk", 0 0, o0x7fd1cb752548;  alias, 0 drivers
v0x55f421f0e820_0 .net "expd", 0 0, L_0x55f421f123c0;  1 drivers
v0x55f421f0e8c0_0 .net "rst", 0 0, L_0x55f421f10c60;  alias, 1 drivers
v0x55f421f0ea00_0 .net "set_vars", 0 0, L_0x55f421f12230;  1 drivers
v0x55f421f0eaa0_0 .net "syn", 0 0, L_0x55f421f12320;  1 drivers
v0x55f421f0eb90_0 .net "t", 0 0, L_0x55f421f125a0;  1 drivers
v0x55f421f0ec30_0 .net "tau", 7 0, v0x55f421f0dde0_0;  1 drivers
v0x55f421f0ed60_0 .net "threshold", 7 0, v0x55f421f0df40_0;  1 drivers
v0x55f421f0ee00_0 .net "w", 0 0, L_0x55f421f124b0;  1 drivers
v0x55f421f0eea0_0 .net "weight", 7 0, v0x55f421f0e230_0;  1 drivers
S_0x55f421f09020 .scope module, "lif" "LIF" 4 7, 5 1 0, S_0x55f421f08d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x55f421f0cc40_0 .var "V", 7 0;
v0x55f421f0cd50_0 .net "axon", 0 0, v0x55f421f09790_0;  alias, 1 drivers
v0x55f421f0ce10_0 .net "clk", 0 0, o0x7fd1cb752548;  alias, 0 drivers
v0x55f421f0ceb0_0 .net "rst", 0 0, L_0x55f421f10c60;  alias, 1 drivers
v0x55f421f0cf50_0 .net "syn", 0 0, L_0x55f421f12320;  alias, 1 drivers
v0x55f421f0d040_0 .net "syn_scaled", 7 0, L_0x55f421f11900;  1 drivers
v0x55f421f0d0e0_0 .net "tau", 7 0, v0x55f421f0dde0_0;  alias, 1 drivers
v0x55f421f0d180_0 .net "threshold", 7 0, v0x55f421f0df40_0;  alias, 1 drivers
v0x55f421f0d240_0 .net "voltage_prime", 7 0, v0x55f421f0cb20_0;  1 drivers
v0x55f421f0d370_0 .net "weight", 7 0, v0x55f421f0e230_0;  alias, 1 drivers
E_0x55f421f09320 .event posedge, v0x55f421f0ce10_0;
S_0x55f421f093a0 .scope module, "compare" "comparator" 5 16, 6 1 0, S_0x55f421f09020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x55f421f09690_0 .net "V", 7 0, v0x55f421f0cc40_0;  alias, 1 drivers
v0x55f421f09790_0 .var "axon", 0 0;
v0x55f421f09850_0 .net "threshold", 7 0, v0x55f421f0df40_0;  alias, 1 drivers
E_0x55f421f09610 .event edge, v0x55f421f09690_0, v0x55f421f09850_0;
S_0x55f421f09990 .scope module, "scalar" "weigher" 5 15, 7 1 0, S_0x55f421f09020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x55f421f12080 .functor AND 8, v0x55f421f0e230_0, L_0x55f421f11f80, C4<11111111>, C4<11111111>;
v0x55f421f0c110_0 .net "V", 7 0, L_0x55f421f11900;  alias, 1 drivers
v0x55f421f0c210_0 .net *"_ivl_25", 7 0, L_0x55f421f11f80;  1 drivers
L_0x7fd1cb7080f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f421f0c2f0_0 .net *"_ivl_28", 6 0, L_0x7fd1cb7080f0;  1 drivers
v0x55f421f0c3b0_0 .net *"_ivl_29", 7 0, L_0x55f421f12080;  1 drivers
v0x55f421f0c490_0 .net "and_o", 0 0, L_0x55f421f12140;  1 drivers
v0x55f421f0c5a0_0 .net "syn", 0 0, L_0x55f421f12320;  alias, 1 drivers
v0x55f421f0c660_0 .net "weight", 7 0, v0x55f421f0e230_0;  alias, 1 drivers
L_0x55f421f10d00 .part v0x55f421f0e230_0, 0, 1;
L_0x55f421f10ea0 .part v0x55f421f0e230_0, 1, 1;
L_0x55f421f11000 .part v0x55f421f0e230_0, 2, 1;
L_0x55f421f11160 .part v0x55f421f0e230_0, 3, 1;
L_0x55f421f11380 .part v0x55f421f0e230_0, 4, 1;
L_0x55f421f115d0 .part v0x55f421f0e230_0, 5, 1;
L_0x55f421f11770 .part v0x55f421f0e230_0, 6, 1;
LS_0x55f421f11900_0_0 .concat8 [ 1 1 1 1], L_0x55f421f10e30, L_0x55f421f10f40, L_0x55f421f110a0, L_0x55f421f11230;
LS_0x55f421f11900_0_4 .concat8 [ 1 1 1 1], L_0x55f421f11530, L_0x55f421f116b0, L_0x55f421f11810, L_0x55f421f11d60;
L_0x55f421f11900 .concat8 [ 4 4 0 0], LS_0x55f421f11900_0_0, LS_0x55f421f11900_0_4;
L_0x55f421f11cc0 .part v0x55f421f0e230_0, 7, 1;
L_0x55f421f11f80 .concat [ 1 7 0 0], L_0x55f421f12320, L_0x7fd1cb7080f0;
L_0x55f421f12140 .part L_0x55f421f12080, 0, 1;
S_0x55f421f09bc0 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f09de0 .param/l "i" 0 7 7, +C4<00>;
L_0x55f421f10e30 .functor AND 1, L_0x55f421f10d00, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f09ec0_0 .net *"_ivl_0", 0 0, L_0x55f421f10d00;  1 drivers
v0x55f421f09fa0_0 .net *"_ivl_1", 0 0, L_0x55f421f10e30;  1 drivers
S_0x55f421f0a080 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0a2a0 .param/l "i" 0 7 7, +C4<01>;
L_0x55f421f10f40 .functor AND 1, L_0x55f421f10ea0, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0a360_0 .net *"_ivl_0", 0 0, L_0x55f421f10ea0;  1 drivers
v0x55f421f0a440_0 .net *"_ivl_1", 0 0, L_0x55f421f10f40;  1 drivers
S_0x55f421f0a520 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0a720 .param/l "i" 0 7 7, +C4<010>;
L_0x55f421f110a0 .functor AND 1, L_0x55f421f11000, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0a7e0_0 .net *"_ivl_0", 0 0, L_0x55f421f11000;  1 drivers
v0x55f421f0a8c0_0 .net *"_ivl_1", 0 0, L_0x55f421f110a0;  1 drivers
S_0x55f421f0a9a0 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0aba0 .param/l "i" 0 7 7, +C4<011>;
L_0x55f421f11230 .functor AND 1, L_0x55f421f11160, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0ac80_0 .net *"_ivl_0", 0 0, L_0x55f421f11160;  1 drivers
v0x55f421f0ad60_0 .net *"_ivl_1", 0 0, L_0x55f421f11230;  1 drivers
S_0x55f421f0ae40 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0b090 .param/l "i" 0 7 7, +C4<0100>;
L_0x55f421f11530 .functor AND 1, L_0x55f421f11380, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0b170_0 .net *"_ivl_0", 0 0, L_0x55f421f11380;  1 drivers
v0x55f421f0b250_0 .net *"_ivl_1", 0 0, L_0x55f421f11530;  1 drivers
S_0x55f421f0b330 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0b530 .param/l "i" 0 7 7, +C4<0101>;
L_0x55f421f116b0 .functor AND 1, L_0x55f421f115d0, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0b610_0 .net *"_ivl_0", 0 0, L_0x55f421f115d0;  1 drivers
v0x55f421f0b6f0_0 .net *"_ivl_1", 0 0, L_0x55f421f116b0;  1 drivers
S_0x55f421f0b7d0 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0b9d0 .param/l "i" 0 7 7, +C4<0110>;
L_0x55f421f11810 .functor AND 1, L_0x55f421f11770, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0bab0_0 .net *"_ivl_0", 0 0, L_0x55f421f11770;  1 drivers
v0x55f421f0bb90_0 .net *"_ivl_1", 0 0, L_0x55f421f11810;  1 drivers
S_0x55f421f0bc70 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 7 7, 7 7 0, S_0x55f421f09990;
 .timescale -9 -12;
P_0x55f421f0be70 .param/l "i" 0 7 7, +C4<0111>;
L_0x55f421f11d60 .functor AND 1, L_0x55f421f11cc0, L_0x55f421f12140, C4<1>, C4<1>;
v0x55f421f0bf50_0 .net *"_ivl_0", 0 0, L_0x55f421f11cc0;  1 drivers
v0x55f421f0c030_0 .net *"_ivl_1", 0 0, L_0x55f421f11d60;  1 drivers
S_0x55f421f0c7c0 .scope module, "subtractor" "subtractor" 5 17, 8 1 0, S_0x55f421f09020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /OUTPUT 8 "V_prime";
v0x55f421f0ca40_0 .net "V", 7 0, v0x55f421f0cc40_0;  alias, 1 drivers
v0x55f421f0cb20_0 .var "V_prime", 7 0;
E_0x55f421f0c9e0 .event edge, v0x55f421f09690_0;
S_0x55f421f0d520 .scope module, "sv" "set_vars" 4 6, 9 1 0, S_0x55f421f08d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x55f421f0d8c0_0 .var "appender", 2 0;
v0x55f421f0d9c0_0 .net "clk", 0 0, o0x7fd1cb752548;  alias, 0 drivers
v0x55f421f0dab0_0 .net "expd", 0 0, L_0x55f421f123c0;  alias, 1 drivers
v0x55f421f0db80_0 .net "rst", 0 0, L_0x55f421f10c60;  alias, 1 drivers
v0x55f421f0dc50_0 .net "set_vars", 0 0, L_0x55f421f12230;  alias, 1 drivers
v0x55f421f0dd40_0 .net "t", 0 0, L_0x55f421f125a0;  alias, 1 drivers
v0x55f421f0dde0_0 .var "tau", 7 0;
v0x55f421f0de80_0 .var "tauReg", 7 0;
v0x55f421f0df40_0 .var "threshold", 7 0;
v0x55f421f0e090_0 .var "thresholdReg", 7 0;
v0x55f421f0e170_0 .net "w", 0 0, L_0x55f421f124b0;  alias, 1 drivers
v0x55f421f0e230_0 .var "weight", 7 0;
v0x55f421f0e340_0 .var "weightReg", 7 0;
E_0x55f421f0d800 .event negedge, v0x55f421f0ce10_0;
E_0x55f421f0d860 .event negedge, v0x55f421f0dc50_0;
    .scope S_0x55f421eb4ce0;
T_0 ;
    %wait E_0x55f421eb3200;
    %load/vec4 v0x55f421ed2540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f421eddba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f421eddba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f421eddba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f421f06a60;
T_1 ;
    %wait E_0x55f421f06d60;
    %load/vec4 v0x55f421f07380_0;
    %assign/vec4 v0x55f421f072e0_0, 0;
    %load/vec4 v0x55f421f07840_0;
    %assign/vec4 v0x55f421f07730_0, 0;
    %load/vec4 v0x55f421f07590_0;
    %assign/vec4 v0x55f421f07440_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f421f06a60;
T_2 ;
    %wait E_0x55f421eb1b90;
    %load/vec4 v0x55f421f07150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f421f06fb0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f06dc0_0;
    %assign/vec4/off/d v0x55f421f07380_0, 4, 5;
    %load/vec4 v0x55f421f07670_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f06dc0_0;
    %assign/vec4/off/d v0x55f421f07840_0, 4, 5;
    %load/vec4 v0x55f421f07240_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f06dc0_0;
    %assign/vec4/off/d v0x55f421f07590_0, 4, 5;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f07380_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f07840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f07590_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f421f06a60;
T_3 ;
    %wait E_0x55f421ee6c70;
    %load/vec4 v0x55f421f07150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f421f06dc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f421f06dc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f421f06dc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f421f02a20;
T_4 ;
    %wait E_0x55f421e9c9f0;
    %load/vec4 v0x55f421edc380_0;
    %load/vec4 v0x55f421f02d50_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f421ee6e80_0, 0;
T_4.0 ;
    %load/vec4 v0x55f421f02d50_0;
    %load/vec4 v0x55f421edc380_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f421ee6e80_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f421f05cc0;
T_5 ;
    %wait E_0x55f421ee6c30;
    %load/vec4 v0x55f421f05ec0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55f421f05ec0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f421f05fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f421f05ec0_0;
    %assign/vec4 v0x55f421f05fa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f421f026c0;
T_6 ;
    %wait E_0x55f421eb1b90;
    %load/vec4 v0x55f421f06360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f060c0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f421f06750_0;
    %load/vec4 v0x55f421f064f0_0;
    %add;
    %store/vec4 v0x55f421f060c0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f421eb4e70;
T_7 ;
    %vpi_call 3 33 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f421eb4e70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f088c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f088c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f088c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f08960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f08820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f08be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f08af0_0, 0, 1;
    %delay 160000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f421f08a50_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f421f08a50_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55f421eb4e70;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x55f421f08780_0;
    %inv;
    %store/vec4 v0x55f421f08780_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f421f0d520;
T_9 ;
    %wait E_0x55f421f0d860;
    %load/vec4 v0x55f421f0de80_0;
    %assign/vec4 v0x55f421f0dde0_0, 0;
    %load/vec4 v0x55f421f0e340_0;
    %assign/vec4 v0x55f421f0e230_0, 0;
    %load/vec4 v0x55f421f0e090_0;
    %assign/vec4 v0x55f421f0df40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f421f0d520;
T_10 ;
    %wait E_0x55f421f09320;
    %load/vec4 v0x55f421f0dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55f421f0dab0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f0d8c0_0;
    %assign/vec4/off/d v0x55f421f0de80_0, 4, 5;
    %load/vec4 v0x55f421f0e170_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f0d8c0_0;
    %assign/vec4/off/d v0x55f421f0e340_0, 4, 5;
    %load/vec4 v0x55f421f0dd40_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f421f0d8c0_0;
    %assign/vec4/off/d v0x55f421f0e090_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f0de80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f0e340_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f0e090_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f421f0d520;
T_11 ;
    %wait E_0x55f421f0d800;
    %load/vec4 v0x55f421f0dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55f421f0d8c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f421f0d8c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f421f0d8c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f421f093a0;
T_12 ;
    %wait E_0x55f421f09610;
    %load/vec4 v0x55f421f09690_0;
    %load/vec4 v0x55f421f09850_0;
    %cmp/u;
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f421f09790_0, 0;
T_12.0 ;
    %load/vec4 v0x55f421f09850_0;
    %load/vec4 v0x55f421f09690_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f421f09790_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f421f0c7c0;
T_13 ;
    %wait E_0x55f421f0c9e0;
    %load/vec4 v0x55f421f0ca40_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55f421f0ca40_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f421f0cb20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f421f0ca40_0;
    %assign/vec4 v0x55f421f0cb20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f421f09020;
T_14 ;
    %wait E_0x55f421f09320;
    %load/vec4 v0x55f421f0ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f421f0cc40_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f421f0d240_0;
    %load/vec4 v0x55f421f0d040_0;
    %add;
    %store/vec4 v0x55f421f0cc40_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "accumulator.v";
    "test_top.v";
    "top.v";
    "LIF.v";
    "comparator.v";
    "weigher.v";
    "subtractor.v";
    "set_vars.v";
    "tt_um_Leaky_Integrate_Fire_nfjesifb.v";
