# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# source "C:/Users/Ruslans\ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/gui.do"
# vsim -wlf C:/Users/Ruslans\ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/vsim.wlf -quiet -t ps -onfinish stop hw_chaos.tb(rtl) -L vunit_lib -L osvvm -L hw_chaos -g/tb/runner_cfg="active python runner : true,enabled_test_cases : ,output path : C::/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/,tb path : C::/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/tb/,use_color : false" 
# Start time: 21:45:40 on Apr 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# List of VUnit commands:
# vunit_help
#   - Prints this help
# vunit_load [vsim_extra_args]
#   - Load design with correct generics for the test
#   - Optional first argument are passed as extra flags to vsim
# vunit_user_init
#   - Re-runs the user defined init file
# vunit_run
#   - Run test, must do vunit_load first
# vunit_compile
#   - Recompiles the source files
# vunit_restart
#   - Recompiles the source files
#   - and re-runs the simulation if the compile was successful
add wave -position insertpoint sim:/tb/*
# Cannot open WLF file: "C:/Users/Ruslans\ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/vsim.wlf"
#           No such file or directory.
#           Attempting to use alternate WLF file "C:/Users/Ruslans/ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/wlftgv6sj3".
# Cannot open WLF file: "C:/Users/Ruslans/ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/wlftgv6sj3"
#           No such file or directory.
#           Attempting to use alternate WLF file "./wlftgv6sj3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: C:/Users/Ruslans\ Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Simulation_oscillator/sim/vunit_out/test_output/hw_chaos.47b62a2f9719bb8116208c6823d0e7d123b2ea17/modelsim/vsim.wlf
#           Using alternate file: ./wlftgv6sj3
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb/DUT/DERIV_CALC/HEAVISIDE_MEMORY
# Break in Subprogram stop at C:/Users/rusla/AppData/Local/Programs/Python/Python312/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Error opening C:/Users/rusla/AppData/Local/Programs/Python/Python312/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd
# Path name 'C:/Users/rusla/AppData/Local/Programs/Python/Python312/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd' doesn't exist.
# End time: 21:47:03 on Apr 13,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 2
