// Seed: 2785617336
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_6 = 1 ? 1'h0 : 1;
  wire id_7;
  always @(id_6) begin
    $display(1, id_6, 1, id_2, 1, id_3, {id_2{id_3}});
    id_5 = id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_9[1] = 1;
  module_0(
      id_1, id_5, id_6, id_5, id_10
  );
endmodule
