# Copyright 2025 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51

package:
  name: picobello
  authors:
    - "Tim Fischer <fischeti@iis.ee.ethz.ch>"

dependencies:
  register_interface: { git: "https://github.com/pulp-platform/register_interface.git", version: "0.4.5" }
  axi: { git: "https://github.com/pulp-platform/axi.git", version: "0.39.6" }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: "1.37.0" }
  cheshire: { git: "https://github.com/pulp-platform/cheshire.git", rev: "main" }
  floo_noc: { git: "https://github.com/pulp-platform/FlooNoC.git", version: "0.6.1"}
  snitch_cluster: { git: "https://github.com/pulp-platform/snitch_cluster.git", rev: "main" }
  obi: { git: "https://github.com/pulp-platform/obi.git", rev: "ad1d48f025be540344960ea83b4bff39876f9b36"}
  axi_obi: { path: "hw/axi_obi" }
  picobello-pd:  { path: "./pd" }

workspace:
  package_links:
    .deps/snitch_cluster: snitch_cluster

sources:
  # Source files grouped in levels. Files in level 0 have no dependencies on files in this
  # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
  # levels 1 and 0, etc. Files within a level are ordered alphabetically.
  # Level 0
  - target: floogen_pkg
    files:
    - .generated/floo_picobello_noc_pkg.sv
  - target: snitch_cluster
    files:
    - .generated/snitch_cluster_pkg.sv
  # Level 1
  - target: snitch_cluster
    files:
    - .generated/snitch_cluster_wrapper.sv
  - hw/picobello_pkg.sv
  # Level 2
  - hw/cluster_tile.sv
  - hw/cheshire_tile.sv
  - hw/mem_tile.sv
  - hw/dummy_tile.sv

  - target: not(asic)
    files:
    - hw/fhg_spu_tile.sv

  # Level 3
  - hw/picobello_top.sv

  - target: any(simulation, test)
    include_dirs:
      - target/sim/include
    files:
      - target/sim/src/fixture_picobello_top.sv
      - target/sim/src/tb_picobello_top.sv


  - target: asic
    files:
    - pd/hw/picobello_chip.sv

  - target: all(any(simulation, test), asic)
    include_dirs:
      - pd/target/sim/include
    files:
      - pd/target/sim/src/fixture_picobello_chip.sv
      - pd/target/sim/src/tb_picobello_chip.sv
