
Embedded_Lab_Ferda.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008b4c  00000000  00000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00008b4c  00008b4c  00018b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e0  20000000  00008b54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000138  200009e0  00009534  000209e0  2**2
                  ALLOC
  4 .stack        00001000  20000b18  0000966c  000209e0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a0a  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001f4e3  00000000  00000000  00020a63  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003f78  00000000  00000000  0003ff46  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c80  00000000  00000000  00043ebe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00008f25  00000000  00000000  00044b3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000138b6  00000000  00000000  0004da63  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000e93dd  00000000  00000000  00061319  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007d41  00000000  00000000  0014a6f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c48  00000000  00000000  00152437  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000032f0  00000000  00000000  00153080  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
       0:	18 1b 00 20 c1 1f 00 00 49 05 00 00 bd 1f 00 00     ... ....I.......
		if (cpu_irq_is_enabled()) {
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
      10:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 00 00 00 00     ................
	...
			cpu_irq_prev_interrupt_state = true;
      2c:	bd 1f 00 00 bd 1f 00 00 00 00 00 00 bd 1f 00 00     ................
      3c:	19 22 00 00 bd 1f 00 00 85 0b 00 00 95 0b 00 00     ."..............
      4c:	a5 0b 00 00 b5 0b 00 00 c5 0b 00 00 d5 0b 00 00     ................
      5c:	e5 0b 00 00 f5 0b 00 00 05 0c 00 00 15 0c 00 00     ................
      6c:	25 0c 00 00 35 0c 00 00 45 0c 00 00 55 0c 00 00     %...5...E...U...
      7c:	65 0c 00 00 75 0c 00 00 bd 1f 00 00 bd 1f 00 00     e...u...........
      8c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
      9c:	bd 1f 00 00 bd 1f 00 00 f9 06 00 00 09 07 00 00     ................
      ac:	1d 07 00 00 31 07 00 00 45 07 00 00 55 07 00 00     ....1...E...U...
      bc:	69 07 00 00 7d 07 00 00 91 07 00 00 a1 07 00 00     i...}...........
      cc:	b5 07 00 00 c9 07 00 00 bd 1f 00 00 bd 1f 00 00     ................
      dc:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
      ec:	bd 1f 00 00 bd 1f 00 00 59 05 00 00 69 05 00 00     ........Y...i...
      fc:	79 05 00 00 89 05 00 00 99 05 00 00 a9 05 00 00     y...............
     10c:	b9 05 00 00 c9 05 00 00 bd 1f 00 00 bd 1f 00 00     ................
     11c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     12c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     13c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     14c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     15c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     16c:	bd 1f 00 00 bd 1f 00 00 bd 1f 00 00 bd 1f 00 00     ................
     17c:	fd 0a 00 00                                         ....

00000180 <__do_global_dtors_aux>:
     180:	b510      	push	{r4, lr}
     182:	4c05      	ldr	r4, [pc, #20]	; (198 <__do_global_dtors_aux+0x18>)
     184:	7823      	ldrb	r3, [r4, #0]
     186:	b933      	cbnz	r3, 196 <__do_global_dtors_aux+0x16>
     188:	4b04      	ldr	r3, [pc, #16]	; (19c <__do_global_dtors_aux+0x1c>)
     18a:	b113      	cbz	r3, 192 <__do_global_dtors_aux+0x12>
     18c:	4804      	ldr	r0, [pc, #16]	; (1a0 <__do_global_dtors_aux+0x20>)
     18e:	f3af 8000 	nop.w
     192:	2301      	movs	r3, #1
     194:	7023      	strb	r3, [r4, #0]
     196:	bd10      	pop	{r4, pc}
     198:	200009e0 	.word	0x200009e0
     19c:	00000000 	.word	0x00000000
     1a0:	00008b54 	.word	0x00008b54

000001a4 <frame_dummy>:
     1a4:	4b0c      	ldr	r3, [pc, #48]	; (1d8 <frame_dummy+0x34>)
     1a6:	b143      	cbz	r3, 1ba <frame_dummy+0x16>
     1a8:	480c      	ldr	r0, [pc, #48]	; (1dc <frame_dummy+0x38>)
     1aa:	490d      	ldr	r1, [pc, #52]	; (1e0 <frame_dummy+0x3c>)
     1ac:	b510      	push	{r4, lr}
     1ae:	f3af 8000 	nop.w
     1b2:	480c      	ldr	r0, [pc, #48]	; (1e4 <frame_dummy+0x40>)
     1b4:	6803      	ldr	r3, [r0, #0]
     1b6:	b923      	cbnz	r3, 1c2 <frame_dummy+0x1e>
     1b8:	bd10      	pop	{r4, pc}
     1ba:	480a      	ldr	r0, [pc, #40]	; (1e4 <frame_dummy+0x40>)
     1bc:	6803      	ldr	r3, [r0, #0]
     1be:	b933      	cbnz	r3, 1ce <frame_dummy+0x2a>
     1c0:	4770      	bx	lr
     1c2:	4b09      	ldr	r3, [pc, #36]	; (1e8 <frame_dummy+0x44>)
     1c4:	2b00      	cmp	r3, #0
     1c6:	d0f7      	beq.n	1b8 <frame_dummy+0x14>
     1c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     1cc:	4718      	bx	r3
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <frame_dummy+0x44>)
     1d0:	2b00      	cmp	r3, #0
     1d2:	d0f5      	beq.n	1c0 <frame_dummy+0x1c>
     1d4:	4718      	bx	r3
     1d6:	bf00      	nop
     1d8:	00000000 	.word	0x00000000
     1dc:	00008b54 	.word	0x00008b54
     1e0:	200009e4 	.word	0x200009e4
     1e4:	00008b54 	.word	0x00008b54
     1e8:	00000000 	.word	0x00000000

000001ec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     1ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
     1f0:	b980      	cbnz	r0, 214 <_read+0x28>
     1f2:	460c      	mov	r4, r1
     1f4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
     1f6:	2a00      	cmp	r2, #0
     1f8:	dd0f      	ble.n	21a <_read+0x2e>
     1fa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     1fc:	4e08      	ldr	r6, [pc, #32]	; (220 <_read+0x34>)
     1fe:	4d09      	ldr	r5, [pc, #36]	; (224 <_read+0x38>)
     200:	6830      	ldr	r0, [r6, #0]
     202:	4621      	mov	r1, r4
     204:	682b      	ldr	r3, [r5, #0]
     206:	4798      	blx	r3
		ptr++;
     208:	3401      	adds	r4, #1
	for (; len > 0; --len) {
     20a:	42bc      	cmp	r4, r7
     20c:	d1f8      	bne.n	200 <_read+0x14>
		nChars++;
	}
	return nChars;
}
     20e:	4640      	mov	r0, r8
     210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
     214:	f04f 38ff 	mov.w	r8, #4294967295
     218:	e7f9      	b.n	20e <_read+0x22>
	for (; len > 0; --len) {
     21a:	4680      	mov	r8, r0
     21c:	e7f7      	b.n	20e <_read+0x22>
     21e:	bf00      	nop
     220:	20000a88 	.word	0x20000a88
     224:	20000a80 	.word	0x20000a80

00000228 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     228:	3801      	subs	r0, #1
     22a:	2802      	cmp	r0, #2
     22c:	d815      	bhi.n	25a <_write+0x32>
{
     22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     232:	460e      	mov	r6, r1
     234:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
     236:	b19a      	cbz	r2, 260 <_write+0x38>
     238:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
     23a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 274 <_write+0x4c>
     23e:	4f0c      	ldr	r7, [pc, #48]	; (270 <_write+0x48>)
     240:	f8d8 0000 	ldr.w	r0, [r8]
     244:	f815 1b01 	ldrb.w	r1, [r5], #1
     248:	683b      	ldr	r3, [r7, #0]
     24a:	4798      	blx	r3
     24c:	2800      	cmp	r0, #0
     24e:	db0a      	blt.n	266 <_write+0x3e>
     250:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
     252:	3c01      	subs	r4, #1
     254:	d1f4      	bne.n	240 <_write+0x18>
     256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
     25a:	f04f 30ff 	mov.w	r0, #4294967295
     25e:	4770      	bx	lr
	for (; len != 0; --len) {
     260:	4610      	mov	r0, r2
     262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
     266:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
     26a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     26e:	bf00      	nop
     270:	20000a84 	.word	0x20000a84
     274:	20000a88 	.word	0x20000a88

00000278 <c42412a_init>:
#include "c42412a.h"
#include "conf_c42412a_lcdca.h"
#include "lcdca.h"

status_code_t c42412a_init(void)
{
     278:	b5f0      	push	{r4, r5, r6, r7, lr}
     27a:	b085      	sub	sp, #20
	struct lcdca_config lcdca_cfg;

	lcdca_clk_init();
     27c:	4b15      	ldr	r3, [pc, #84]	; (2d4 <c42412a_init+0x5c>)
     27e:	4798      	blx	r3
	lcdca_cfg.port_mask = C42412A_PORT_MASK;
     280:	2318      	movs	r3, #24
     282:	f88d 3004 	strb.w	r3, [sp, #4]
	lcdca_cfg.x_bias = CONF_C42412A_X_BIAS;
     286:	2400      	movs	r4, #0
     288:	f88d 4005 	strb.w	r4, [sp, #5]
	lcdca_cfg.lp_wave = true;
     28c:	2701      	movs	r7, #1
     28e:	f88d 7006 	strb.w	r7, [sp, #6]
	lcdca_cfg.duty_type = C42412A_LCD_DUTY;
     292:	f88d 4007 	strb.w	r4, [sp, #7]
	lcdca_cfg.lcd_pres = CONF_C42412A_PRES;
     296:	f88d 4008 	strb.w	r4, [sp, #8]
	lcdca_cfg.lcd_clkdiv = CONF_C42412A_CLKDIV;
     29a:	2307      	movs	r3, #7
     29c:	f88d 3009 	strb.w	r3, [sp, #9]
	lcdca_cfg.fc0 = CONF_C42412A_FC0;
     2a0:	2602      	movs	r6, #2
     2a2:	f88d 600a 	strb.w	r6, [sp, #10]
	lcdca_cfg.fc1 = CONF_C42412A_FC1;
     2a6:	f88d 600b 	strb.w	r6, [sp, #11]
	lcdca_cfg.fc2 = CONF_C42412A_FC2;
     2aa:	f88d 700c 	strb.w	r7, [sp, #12]
	lcdca_cfg.contrast = CONF_C42412A_CONTRAST;
     2ae:	231e      	movs	r3, #30
     2b0:	f88d 300d 	strb.w	r3, [sp, #13]
	lcdca_set_config(&lcdca_cfg);
     2b4:	a801      	add	r0, sp, #4
     2b6:	4b08      	ldr	r3, [pc, #32]	; (2d8 <c42412a_init+0x60>)
     2b8:	4798      	blx	r3
	lcdca_enable();
     2ba:	4b08      	ldr	r3, [pc, #32]	; (2dc <c42412a_init+0x64>)
     2bc:	4798      	blx	r3
	lcdca_enable_timer(LCDCA_TIMER_FC0);
     2be:	4620      	mov	r0, r4
     2c0:	4d07      	ldr	r5, [pc, #28]	; (2e0 <c42412a_init+0x68>)
     2c2:	47a8      	blx	r5
	lcdca_enable_timer(LCDCA_TIMER_FC1);
     2c4:	4638      	mov	r0, r7
     2c6:	47a8      	blx	r5
	lcdca_enable_timer(LCDCA_TIMER_FC2);
     2c8:	4630      	mov	r0, r6
     2ca:	47a8      	blx	r5

	return STATUS_OK;
}
     2cc:	4620      	mov	r0, r4
     2ce:	b005      	add	sp, #20
     2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2d2:	bf00      	nop
     2d4:	0000082d 	.word	0x0000082d
     2d8:	00000901 	.word	0x00000901
     2dc:	00000871 	.word	0x00000871
     2e0:	0000096d 	.word	0x0000096d

000002e4 <c42412a_show_text>:
	lcdca_automated_char_stop();
	lcdca_clear_display_memory();
}

void c42412a_show_text(const uint8_t *data)
{
     2e4:	b510      	push	{r4, lr}
     2e6:	b082      	sub	sp, #8
	lcdca_write_packet(LCDCA_TDG_14SEG4COM, C42412A_FIRST_14SEG_4C, data,
     2e8:	2300      	movs	r3, #0
     2ea:	9300      	str	r3, [sp, #0]
     2ec:	2305      	movs	r3, #5
     2ee:	4602      	mov	r2, r0
     2f0:	2104      	movs	r1, #4
     2f2:	2002      	movs	r0, #2
     2f4:	4c01      	ldr	r4, [pc, #4]	; (2fc <c42412a_show_text+0x18>)
     2f6:	47a0      	blx	r4
			C42412A_WIDTH_14SEG_4C, LCDCA_CMCFG_DREV_RIGHT);
}
     2f8:	b002      	add	sp, #8
     2fa:	bd10      	pop	{r4, pc}
     2fc:	000009ed 	.word	0x000009ed

00000300 <c42412a_show_icon>:
	lcdca_write_packet(LCDCA_TDG_14SEG4COM, C42412A_FIRST_14SEG_4C,
			clear_data, C42412A_WIDTH_14SEG_4C, LCDCA_CMCFG_DREV_RIGHT);
}

void c42412a_show_icon(uint8_t icon_com, uint8_t icon_seg)
{
     300:	b538      	push	{r3, r4, r5, lr}
     302:	4604      	mov	r4, r0
     304:	460d      	mov	r5, r1
	if (icon_com < 2) {
     306:	2801      	cmp	r0, #1
     308:	d904      	bls.n	314 <c42412a_show_icon+0x14>
		lcdca_clear_blink_pixel(icon_com, icon_seg);
	}

	lcdca_set_pixel(icon_com, icon_seg);
     30a:	4629      	mov	r1, r5
     30c:	4620      	mov	r0, r4
     30e:	4b03      	ldr	r3, [pc, #12]	; (31c <c42412a_show_icon+0x1c>)
     310:	4798      	blx	r3
     312:	bd38      	pop	{r3, r4, r5, pc}
		lcdca_clear_blink_pixel(icon_com, icon_seg);
     314:	4b02      	ldr	r3, [pc, #8]	; (320 <c42412a_show_icon+0x20>)
     316:	4798      	blx	r3
     318:	e7f7      	b.n	30a <c42412a_show_icon+0xa>
     31a:	bf00      	nop
     31c:	00000a31 	.word	0x00000a31
     320:	000009b5 	.word	0x000009b5

00000324 <c42412a_clear_icon>:
}

void c42412a_clear_icon(uint8_t icon_com, uint8_t icon_seg)
{
     324:	b508      	push	{r3, lr}
	lcdca_clear_pixel(icon_com, icon_seg);
     326:	4b01      	ldr	r3, [pc, #4]	; (32c <c42412a_clear_icon+0x8>)
     328:	4798      	blx	r3
     32a:	bd08      	pop	{r3, pc}
     32c:	00000a95 	.word	0x00000a95

00000330 <c42412a_show_wireless>:
		lcdca_set_pixel(C42412A_ICON_BAT_LEVEL_1);
	}
}

void c42412a_show_wireless(enum c42412a_wireless_value val)
{
     330:	b538      	push	{r3, r4, r5, lr}
     332:	4604      	mov	r4, r0
	lcdca_clear_pixel(C42412A_ICON_WLESS_LEVEL_1);
     334:	2102      	movs	r1, #2
     336:	2003      	movs	r0, #3
     338:	4d0f      	ldr	r5, [pc, #60]	; (378 <c42412a_show_wireless+0x48>)
     33a:	47a8      	blx	r5
	lcdca_clear_pixel(C42412A_ICON_WLESS_LEVEL_2);
     33c:	2103      	movs	r1, #3
     33e:	2002      	movs	r0, #2
     340:	47a8      	blx	r5
	lcdca_clear_pixel(C42412A_ICON_WLESS_LEVEL_3);
     342:	2102      	movs	r1, #2
     344:	4608      	mov	r0, r1
     346:	47a8      	blx	r5
	lcdca_set_pixel(C42412A_ICON_WLESS_LEVEL_0);
     348:	2103      	movs	r1, #3
     34a:	4608      	mov	r0, r1
     34c:	4b0b      	ldr	r3, [pc, #44]	; (37c <c42412a_show_wireless+0x4c>)
     34e:	4798      	blx	r3
	if (val > 2) {
     350:	2c02      	cmp	r4, #2
     352:	d807      	bhi.n	364 <c42412a_show_wireless+0x34>
		lcdca_set_pixel(C42412A_ICON_WLESS_LEVEL_3);
	}
	if (val > 1) {
     354:	2c01      	cmp	r4, #1
     356:	d903      	bls.n	360 <c42412a_show_wireless+0x30>
		lcdca_set_pixel(C42412A_ICON_WLESS_LEVEL_2);
     358:	2103      	movs	r1, #3
     35a:	2002      	movs	r0, #2
     35c:	4b07      	ldr	r3, [pc, #28]	; (37c <c42412a_show_wireless+0x4c>)
     35e:	4798      	blx	r3
	}
	if (val > 0) {
     360:	b92c      	cbnz	r4, 36e <c42412a_show_wireless+0x3e>
     362:	bd38      	pop	{r3, r4, r5, pc}
		lcdca_set_pixel(C42412A_ICON_WLESS_LEVEL_3);
     364:	2102      	movs	r1, #2
     366:	4608      	mov	r0, r1
     368:	4b04      	ldr	r3, [pc, #16]	; (37c <c42412a_show_wireless+0x4c>)
     36a:	4798      	blx	r3
     36c:	e7f2      	b.n	354 <c42412a_show_wireless+0x24>
		lcdca_set_pixel(C42412A_ICON_WLESS_LEVEL_1);
     36e:	2102      	movs	r1, #2
     370:	2003      	movs	r0, #3
     372:	4b02      	ldr	r3, [pc, #8]	; (37c <c42412a_show_wireless+0x4c>)
     374:	4798      	blx	r3
	}
}
     376:	e7f4      	b.n	362 <c42412a_show_wireless+0x32>
     378:	00000a95 	.word	0x00000a95
     37c:	00000a31 	.word	0x00000a31

00000380 <c42412a_show_numeric_dec>:

void c42412a_show_numeric_dec(int32_t value)
{
     380:	b530      	push	{r4, r5, lr}
     382:	b083      	sub	sp, #12
	uint8_t lcd_num[6];

	Assert(value > -200000);
	Assert(value < 200000);

	if(value < 0) {
     384:	1e04      	subs	r4, r0, #0
		lcdca_set_pixel(C42412A_ICON_MINUS);
     386:	f04f 0111 	mov.w	r1, #17
     38a:	f04f 0000 	mov.w	r0, #0
     38e:	bfb4      	ite	lt
     390:	4b12      	ldrlt	r3, [pc, #72]	; (3dc <c42412a_show_numeric_dec+0x5c>)
	} else {
		lcdca_clear_pixel(C42412A_ICON_MINUS);
     392:	4b13      	ldrge	r3, [pc, #76]	; (3e0 <c42412a_show_numeric_dec+0x60>)
     394:	4798      	blx	r3
	}

	value = Abs(value);
     396:	2c00      	cmp	r4, #0
     398:	bfb8      	it	lt
     39a:	4264      	neglt	r4, r4

	if(value > 99999) {
     39c:	4b11      	ldr	r3, [pc, #68]	; (3e4 <c42412a_show_numeric_dec+0x64>)
     39e:	429c      	cmp	r4, r3
     3a0:	dc10      	bgt.n	3c4 <c42412a_show_numeric_dec+0x44>
		value -= 100000;
		lcdca_set_pixel(C42412A_ICON_MINUS_SEG1);
		lcdca_set_pixel(C42412A_ICON_MINUS_SEG2);
	} else {
		lcdca_clear_pixel(C42412A_ICON_MINUS_SEG1);
     3a2:	210d      	movs	r1, #13
     3a4:	2000      	movs	r0, #0
     3a6:	4d0e      	ldr	r5, [pc, #56]	; (3e0 <c42412a_show_numeric_dec+0x60>)
     3a8:	47a8      	blx	r5
		lcdca_clear_pixel(C42412A_ICON_MINUS_SEG2);
     3aa:	2109      	movs	r1, #9
     3ac:	2000      	movs	r0, #0
     3ae:	47a8      	blx	r5
	}

	sprintf((char*)lcd_num, "%4d", (int)value);
     3b0:	4622      	mov	r2, r4
     3b2:	490d      	ldr	r1, [pc, #52]	; (3e8 <c42412a_show_numeric_dec+0x68>)
     3b4:	4668      	mov	r0, sp
     3b6:	4b0d      	ldr	r3, [pc, #52]	; (3ec <c42412a_show_numeric_dec+0x6c>)
     3b8:	4798      	blx	r3

	c42412a_show_text((uint8_t const*)&lcd_num);
     3ba:	4668      	mov	r0, sp
     3bc:	4b0c      	ldr	r3, [pc, #48]	; (3f0 <c42412a_show_numeric_dec+0x70>)
     3be:	4798      	blx	r3
}
     3c0:	b003      	add	sp, #12
     3c2:	bd30      	pop	{r4, r5, pc}
		value -= 100000;
     3c4:	f5a4 34c3 	sub.w	r4, r4, #99840	; 0x18600
     3c8:	3ca0      	subs	r4, #160	; 0xa0
		lcdca_set_pixel(C42412A_ICON_MINUS_SEG1);
     3ca:	210d      	movs	r1, #13
     3cc:	2000      	movs	r0, #0
     3ce:	4d03      	ldr	r5, [pc, #12]	; (3dc <c42412a_show_numeric_dec+0x5c>)
     3d0:	47a8      	blx	r5
		lcdca_set_pixel(C42412A_ICON_MINUS_SEG2);
     3d2:	2109      	movs	r1, #9
     3d4:	2000      	movs	r0, #0
     3d6:	47a8      	blx	r5
     3d8:	e7ea      	b.n	3b0 <c42412a_show_numeric_dec+0x30>
     3da:	bf00      	nop
     3dc:	00000a31 	.word	0x00000a31
     3e0:	00000a95 	.word	0x00000a95
     3e4:	0001869f 	.word	0x0001869f
     3e8:	00008844 	.word	0x00008844
     3ec:	000026b9 	.word	0x000026b9
     3f0:	000002e5 	.word	0x000002e5

000003f4 <eic_line_interrupt>:
 * eic_line_set_callback() function.
 *
 * \param [in]  line_number EIC line number to handle interrupt for
 */
static void eic_line_interrupt(uint8_t line_number)
{
     3f4:	b508      	push	{r3, lr}
	if (eic_callback_pointer[line_number]) {
     3f6:	4b03      	ldr	r3, [pc, #12]	; (404 <eic_line_interrupt+0x10>)
     3f8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
     3fc:	b103      	cbz	r3, 400 <eic_line_interrupt+0xc>
		eic_callback_pointer[line_number]();
     3fe:	4798      	blx	r3
     400:	bd08      	pop	{r3, pc}
     402:	bf00      	nop
     404:	20000a8c 	.word	0x20000a8c

00000408 <eic_line_set_config>:
{
     408:	b410      	push	{r4}
				: (eic->EIC_MODE & ~(1 << line_number));
     40a:	7813      	ldrb	r3, [r2, #0]
     40c:	2b01      	cmp	r3, #1
     40e:	d02c      	beq.n	46a <eic_line_set_config+0x62>
     410:	6943      	ldr	r3, [r0, #20]
     412:	2401      	movs	r4, #1
     414:	408c      	lsls	r4, r1
     416:	ea23 0304 	bic.w	r3, r3, r4
		eic->EIC_MODE = (eic_line_conf->eic_mode == EIC_MODE_LEVEL_TRIGGERED)
     41a:	6143      	str	r3, [r0, #20]
				: (eic->EIC_EDGE & ~(1 << line_number));
     41c:	7853      	ldrb	r3, [r2, #1]
     41e:	2b01      	cmp	r3, #1
     420:	d027      	beq.n	472 <eic_line_set_config+0x6a>
     422:	6983      	ldr	r3, [r0, #24]
     424:	2401      	movs	r4, #1
     426:	408c      	lsls	r4, r1
     428:	ea23 0304 	bic.w	r3, r3, r4
		eic->EIC_EDGE = (eic_line_conf->eic_edge == EIC_EDGE_RISING_EDGE)
     42c:	6183      	str	r3, [r0, #24]
				: (eic->EIC_LEVEL & ~(1 << line_number));
     42e:	7893      	ldrb	r3, [r2, #2]
     430:	2b01      	cmp	r3, #1
     432:	d022      	beq.n	47a <eic_line_set_config+0x72>
     434:	69c3      	ldr	r3, [r0, #28]
     436:	2401      	movs	r4, #1
     438:	408c      	lsls	r4, r1
     43a:	ea23 0304 	bic.w	r3, r3, r4
		eic->EIC_LEVEL = (eic_line_conf->eic_level == EIC_LEVEL_HIGH_LEVEL)
     43e:	61c3      	str	r3, [r0, #28]
				: (eic->EIC_FILTER & ~(1 << line_number));
     440:	78d3      	ldrb	r3, [r2, #3]
     442:	2b01      	cmp	r3, #1
     444:	d01d      	beq.n	482 <eic_line_set_config+0x7a>
     446:	6a03      	ldr	r3, [r0, #32]
     448:	2401      	movs	r4, #1
     44a:	408c      	lsls	r4, r1
     44c:	ea23 0304 	bic.w	r3, r3, r4
		eic->EIC_FILTER = (eic_line_conf->eic_filter == EIC_FILTER_ENABLED)
     450:	6203      	str	r3, [r0, #32]
				: (eic->EIC_ASYNC & ~(1 << line_number));
     452:	7913      	ldrb	r3, [r2, #4]
     454:	2b01      	cmp	r3, #1
     456:	d018      	beq.n	48a <eic_line_set_config+0x82>
     458:	6a83      	ldr	r3, [r0, #40]	; 0x28
     45a:	2201      	movs	r2, #1
     45c:	fa02 f101 	lsl.w	r1, r2, r1
     460:	ea23 0101 	bic.w	r1, r3, r1
		eic->EIC_ASYNC = (eic_line_conf->eic_async == EIC_ASYNCH_MODE)
     464:	6281      	str	r1, [r0, #40]	; 0x28
}
     466:	bc10      	pop	{r4}
     468:	4770      	bx	lr
				? (eic->EIC_MODE | (1 << line_number))
     46a:	6944      	ldr	r4, [r0, #20]
     46c:	408b      	lsls	r3, r1
				: (eic->EIC_MODE & ~(1 << line_number));
     46e:	4323      	orrs	r3, r4
     470:	e7d3      	b.n	41a <eic_line_set_config+0x12>
				? (eic->EIC_EDGE | (1 << line_number))
     472:	6984      	ldr	r4, [r0, #24]
     474:	408b      	lsls	r3, r1
				: (eic->EIC_EDGE & ~(1 << line_number));
     476:	4323      	orrs	r3, r4
     478:	e7d8      	b.n	42c <eic_line_set_config+0x24>
				? (eic->EIC_LEVEL | (1 << line_number))
     47a:	69c4      	ldr	r4, [r0, #28]
     47c:	408b      	lsls	r3, r1
				: (eic->EIC_LEVEL & ~(1 << line_number));
     47e:	4323      	orrs	r3, r4
     480:	e7dd      	b.n	43e <eic_line_set_config+0x36>
				? (eic->EIC_FILTER | (1 << line_number))
     482:	6a04      	ldr	r4, [r0, #32]
     484:	408b      	lsls	r3, r1
				: (eic->EIC_FILTER & ~(1 << line_number));
     486:	4323      	orrs	r3, r4
     488:	e7e2      	b.n	450 <eic_line_set_config+0x48>
				? (eic->EIC_ASYNC | (1 << line_number))
     48a:	6a82      	ldr	r2, [r0, #40]	; 0x28
     48c:	fa03 f101 	lsl.w	r1, r3, r1
				: (eic->EIC_ASYNC & ~(1 << line_number));
     490:	4311      	orrs	r1, r2
     492:	e7e7      	b.n	464 <eic_line_set_config+0x5c>

00000494 <eic_enable>:
{
     494:	b500      	push	{lr}
     496:	b083      	sub	sp, #12
	sysclk_enable_peripheral_clock(eic);
     498:	4b10      	ldr	r3, [pc, #64]	; (4dc <eic_enable+0x48>)
     49a:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     49c:	4b10      	ldr	r3, [pc, #64]	; (4e0 <eic_enable+0x4c>)
     49e:	79db      	ldrb	r3, [r3, #7]
     4a0:	2bff      	cmp	r3, #255	; 0xff
     4a2:	d01a      	beq.n	4da <eic_enable+0x46>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     4a4:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     4a8:	fab3 f383 	clz	r3, r3
     4ac:	095b      	lsrs	r3, r3, #5
     4ae:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     4b0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     4b2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     4b6:	2200      	movs	r2, #0
     4b8:	4b0a      	ldr	r3, [pc, #40]	; (4e4 <eic_enable+0x50>)
     4ba:	701a      	strb	r2, [r3, #0]
	return flags;
     4bc:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     4be:	4a08      	ldr	r2, [pc, #32]	; (4e0 <eic_enable+0x4c>)
     4c0:	79d3      	ldrb	r3, [r2, #7]
     4c2:	3301      	adds	r3, #1
     4c4:	71d3      	strb	r3, [r2, #7]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     4c6:	b129      	cbz	r1, 4d4 <eic_enable+0x40>
		cpu_irq_enable();
     4c8:	2201      	movs	r2, #1
     4ca:	4b06      	ldr	r3, [pc, #24]	; (4e4 <eic_enable+0x50>)
     4cc:	701a      	strb	r2, [r3, #0]
     4ce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     4d2:	b662      	cpsie	i
}
     4d4:	b003      	add	sp, #12
     4d6:	f85d fb04 	ldr.w	pc, [sp], #4
     4da:	e7fe      	b.n	4da <eic_enable+0x46>
     4dc:	00001399 	.word	0x00001399
     4e0:	20000a78 	.word	0x20000a78
     4e4:	2000002c 	.word	0x2000002c

000004e8 <eic_line_set_callback>:
{
     4e8:	b470      	push	{r4, r5, r6}
     4ea:	f89d 500c 	ldrb.w	r5, [sp, #12]
	eic_callback_pointer[line_number] = callback;
     4ee:	4c14      	ldr	r4, [pc, #80]	; (540 <eic_line_set_callback+0x58>)
     4f0:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
	irq_register_handler((IRQn_Type)irq_line, irq_level);
     4f4:	b25c      	sxtb	r4, r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     4f6:	f003 021f 	and.w	r2, r3, #31
     4fa:	2601      	movs	r6, #1
     4fc:	4096      	lsls	r6, r2
     4fe:	0962      	lsrs	r2, r4, #5
     500:	0092      	lsls	r2, r2, #2
     502:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
     506:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
     50a:	f8c2 6180 	str.w	r6, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
     50e:	2c00      	cmp	r4, #0
     510:	db0e      	blt.n	530 <eic_line_set_callback+0x48>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     512:	012d      	lsls	r5, r5, #4
     514:	b2ed      	uxtb	r5, r5
     516:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
     51a:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
     51e:	f884 5300 	strb.w	r5, [r4, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
     522:	6016      	str	r6, [r2, #0]
 * \param [in]  line_number Line number of interrupt to enable
 */
static inline void eic_line_enable_interrupt(Eic *eic,
		uint8_t line_number)
{
	eic->EIC_IER = 1 << line_number;
     524:	2301      	movs	r3, #1
     526:	fa03 f101 	lsl.w	r1, r3, r1
     52a:	6001      	str	r1, [r0, #0]
}
     52c:	bc70      	pop	{r4, r5, r6}
     52e:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
     530:	f003 030f 	and.w	r3, r3, #15
     534:	012d      	lsls	r5, r5, #4
     536:	b2ed      	uxtb	r5, r5
     538:	4c02      	ldr	r4, [pc, #8]	; (544 <eic_line_set_callback+0x5c>)
     53a:	54e5      	strb	r5, [r4, r3]
     53c:	e7f1      	b.n	522 <eic_line_set_callback+0x3a>
     53e:	bf00      	nop
     540:	20000a8c 	.word	0x20000a8c
     544:	e000ed14 	.word	0xe000ed14

00000548 <NMI_Handler>:

/**
 * \brief Interrupt handler for EIC NMI.
 */
void NMI_Handler(void)
{
     548:	b508      	push	{r3, lr}
	eic_line_interrupt(0);
     54a:	2000      	movs	r0, #0
     54c:	4b01      	ldr	r3, [pc, #4]	; (554 <NMI_Handler+0xc>)
     54e:	4798      	blx	r3
     550:	bd08      	pop	{r3, pc}
     552:	bf00      	nop
     554:	000003f5 	.word	0x000003f5

00000558 <EIC_1_Handler>:

/**
 * \brief Interrupt handler for EIC line 1.
 */
void EIC_1_Handler(void)
{
     558:	b508      	push	{r3, lr}
	eic_line_interrupt(1);
     55a:	2001      	movs	r0, #1
     55c:	4b01      	ldr	r3, [pc, #4]	; (564 <EIC_1_Handler+0xc>)
     55e:	4798      	blx	r3
     560:	bd08      	pop	{r3, pc}
     562:	bf00      	nop
     564:	000003f5 	.word	0x000003f5

00000568 <EIC_2_Handler>:

/**
 * \brief Interrupt handler for EIC line 2.
 */
void EIC_2_Handler(void)
{
     568:	b508      	push	{r3, lr}
	eic_line_interrupt(2);
     56a:	2002      	movs	r0, #2
     56c:	4b01      	ldr	r3, [pc, #4]	; (574 <EIC_2_Handler+0xc>)
     56e:	4798      	blx	r3
     570:	bd08      	pop	{r3, pc}
     572:	bf00      	nop
     574:	000003f5 	.word	0x000003f5

00000578 <EIC_3_Handler>:

/**
 * \brief Interrupt handler for EIC line 3.
 */
void EIC_3_Handler(void)
{
     578:	b508      	push	{r3, lr}
	eic_line_interrupt(3);
     57a:	2003      	movs	r0, #3
     57c:	4b01      	ldr	r3, [pc, #4]	; (584 <EIC_3_Handler+0xc>)
     57e:	4798      	blx	r3
     580:	bd08      	pop	{r3, pc}
     582:	bf00      	nop
     584:	000003f5 	.word	0x000003f5

00000588 <EIC_4_Handler>:

/**
 * \brief Interrupt handler for EIC line 4.
 */
void EIC_4_Handler(void)
{
     588:	b508      	push	{r3, lr}
	eic_line_interrupt(4);
     58a:	2004      	movs	r0, #4
     58c:	4b01      	ldr	r3, [pc, #4]	; (594 <EIC_4_Handler+0xc>)
     58e:	4798      	blx	r3
     590:	bd08      	pop	{r3, pc}
     592:	bf00      	nop
     594:	000003f5 	.word	0x000003f5

00000598 <EIC_5_Handler>:

/**
 * \brief Interrupt handler for EIC line 5.
 */
void EIC_5_Handler(void)
{
     598:	b508      	push	{r3, lr}
	eic_line_interrupt(5);
     59a:	2005      	movs	r0, #5
     59c:	4b01      	ldr	r3, [pc, #4]	; (5a4 <EIC_5_Handler+0xc>)
     59e:	4798      	blx	r3
     5a0:	bd08      	pop	{r3, pc}
     5a2:	bf00      	nop
     5a4:	000003f5 	.word	0x000003f5

000005a8 <EIC_6_Handler>:

/**
 * \brief Interrupt handler for EIC line 6.
 */
void EIC_6_Handler(void)
{
     5a8:	b508      	push	{r3, lr}
	eic_line_interrupt(6);
     5aa:	2006      	movs	r0, #6
     5ac:	4b01      	ldr	r3, [pc, #4]	; (5b4 <EIC_6_Handler+0xc>)
     5ae:	4798      	blx	r3
     5b0:	bd08      	pop	{r3, pc}
     5b2:	bf00      	nop
     5b4:	000003f5 	.word	0x000003f5

000005b8 <EIC_7_Handler>:

/**
 * \brief Interrupt handler for EIC line 7.
 */
void EIC_7_Handler(void)
{
     5b8:	b508      	push	{r3, lr}
	eic_line_interrupt(7);
     5ba:	2007      	movs	r0, #7
     5bc:	4b01      	ldr	r3, [pc, #4]	; (5c4 <EIC_7_Handler+0xc>)
     5be:	4798      	blx	r3
     5c0:	bd08      	pop	{r3, pc}
     5c2:	bf00      	nop
     5c4:	000003f5 	.word	0x000003f5

000005c8 <EIC_8_Handler>:

/**
 * \brief Interrupt handler for EIC line 8.
 */
void EIC_8_Handler(void)
{
     5c8:	b508      	push	{r3, lr}
	eic_line_interrupt(8);
     5ca:	2008      	movs	r0, #8
     5cc:	4b01      	ldr	r3, [pc, #4]	; (5d4 <EIC_8_Handler+0xc>)
     5ce:	4798      	blx	r3
     5d0:	bd08      	pop	{r3, pc}
     5d2:	bf00      	nop
     5d4:	000003f5 	.word	0x000003f5

000005d8 <gpio_common_handler>:

/**
 * Common GPIO handler.
 */
static void gpio_common_handler(uint32_t port_id, uint32_t port_mask)
{
     5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5dc:	b083      	sub	sp, #12
     5de:	9101      	str	r1, [sp, #4]
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[port_id]);
     5e0:	0247      	lsls	r7, r0, #9
     5e2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
     5e6:	f507 2761 	add.w	r7, r7, #921600	; 0xe1000
	uint32_t i;
	uint32_t int_flags;
	ioport_pin_t pin;

	int_flags = gpio_port->GPIO_IFR;
     5ea:	f8d7 a0d0 	ldr.w	sl, [r7, #208]	; 0xd0

	for (i = 0; i < gpio_nb_sources; i++) {
     5ee:	4b15      	ldr	r3, [pc, #84]	; (644 <gpio_common_handler+0x6c>)
     5f0:	681b      	ldr	r3, [r3, #0]
     5f2:	b1fb      	cbz	r3, 634 <gpio_common_handler+0x5c>
     5f4:	4606      	mov	r6, r0
     5f6:	4d14      	ldr	r5, [pc, #80]	; (648 <gpio_common_handler+0x70>)
     5f8:	2400      	movs	r4, #0
		pin = gpio_int_sources[i].pin;
     5fa:	46a9      	mov	r9, r5
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
     5fc:	f04f 0b01 	mov.w	fp, #1
	for (i = 0; i < gpio_nb_sources; i++) {
     600:	f8df 8040 	ldr.w	r8, [pc, #64]	; 644 <gpio_common_handler+0x6c>
     604:	e005      	b.n	612 <gpio_common_handler+0x3a>
     606:	3401      	adds	r4, #1
     608:	3508      	adds	r5, #8
     60a:	f8d8 3000 	ldr.w	r3, [r8]
     60e:	42a3      	cmp	r3, r4
     610:	d910      	bls.n	634 <gpio_common_handler+0x5c>
		pin = gpio_int_sources[i].pin;
     612:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
		if ((ioport_pin_to_port_id(pin) == port_id) &&
     616:	ebb6 1f53 	cmp.w	r6, r3, lsr #5
     61a:	d1f4      	bne.n	606 <gpio_common_handler+0x2e>
     61c:	f003 031f 	and.w	r3, r3, #31
     620:	fa0b f303 	lsl.w	r3, fp, r3
     624:	ea13 0f0a 	tst.w	r3, sl
     628:	d0ed      	beq.n	606 <gpio_common_handler+0x2e>
				(ioport_pin_to_mask(pin) & int_flags)) {
			if (gpio_int_sources[i].callback != NULL) {
     62a:	686b      	ldr	r3, [r5, #4]
     62c:	2b00      	cmp	r3, #0
     62e:	d0ea      	beq.n	606 <gpio_common_handler+0x2e>
				gpio_int_sources[i].callback();
     630:	4798      	blx	r3
     632:	e7e8      	b.n	606 <gpio_common_handler+0x2e>
				Assert(false); /* Catch unexpected interrupt */
			}
		}
	}

	gpio_port->GPIO_IFRC = (int_flags & port_mask);
     634:	9b01      	ldr	r3, [sp, #4]
     636:	ea0a 0303 	and.w	r3, sl, r3
     63a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
}
     63e:	b003      	add	sp, #12
     640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     644:	20000a2c 	.word	0x20000a2c
     648:	200009fc 	.word	0x200009fc

0000064c <gpio_set_pin_callback>:
{
     64c:	b470      	push	{r4, r5, r6}
	if (gpio_nb_sources >= GPIO_MAX_INTERRUPT_SOURCES) {
     64e:	4b27      	ldr	r3, [pc, #156]	; (6ec <gpio_set_pin_callback+0xa0>)
     650:	681c      	ldr	r4, [r3, #0]
     652:	2c05      	cmp	r4, #5
     654:	d848      	bhi.n	6e8 <gpio_set_pin_callback+0x9c>
     656:	f000 051f 	and.w	r5, r0, #31
     65a:	2301      	movs	r3, #1
     65c:	40ab      	lsls	r3, r5
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     65e:	f013 0fff 	tst.w	r3, #255	; 0xff
     662:	d138      	bne.n	6d6 <gpio_set_pin_callback+0x8a>
     664:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
     668:	d131      	bne.n	6ce <gpio_set_pin_callback+0x82>
     66a:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
     66e:	d130      	bne.n	6d2 <gpio_set_pin_callback+0x86>
     670:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
	for (i = 0; i < 4; i++) {
     674:	2b00      	cmp	r3, #0
     676:	bf0c      	ite	eq
     678:	2304      	moveq	r3, #4
     67a:	2303      	movne	r3, #3
	return pin >> 5;
     67c:	0945      	lsrs	r5, r0, #5
	irq_line = GPIO_0_IRQn + ioport_pin_to_port_id(pin) * 4 + i;
     67e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     682:	3319      	adds	r3, #25
     684:	b2db      	uxtb	r3, r3
     686:	b25d      	sxtb	r5, r3
	gpio_int_sources[gpio_nb_sources].pin = pin;
     688:	4e19      	ldr	r6, [pc, #100]	; (6f0 <gpio_set_pin_callback+0xa4>)
     68a:	f846 0034 	str.w	r0, [r6, r4, lsl #3]
	gpio_int_sources[gpio_nb_sources].callback = callback;
     68e:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
     692:	6071      	str	r1, [r6, #4]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     694:	f003 011f 	and.w	r1, r3, #31
     698:	2001      	movs	r0, #1
     69a:	4088      	lsls	r0, r1
     69c:	0969      	lsrs	r1, r5, #5
     69e:	0089      	lsls	r1, r1, #2
     6a0:	f101 4160 	add.w	r1, r1, #3758096384	; 0xe0000000
     6a4:	f501 4161 	add.w	r1, r1, #57600	; 0xe100
     6a8:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
  if(IRQn < 0) {
     6ac:	2d00      	cmp	r5, #0
     6ae:	db14      	blt.n	6da <gpio_set_pin_callback+0x8e>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     6b0:	0112      	lsls	r2, r2, #4
     6b2:	b2d2      	uxtb	r2, r2
     6b4:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
     6b8:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
     6bc:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
     6c0:	6008      	str	r0, [r1, #0]
	gpio_nb_sources++;
     6c2:	3401      	adds	r4, #1
     6c4:	4b09      	ldr	r3, [pc, #36]	; (6ec <gpio_set_pin_callback+0xa0>)
     6c6:	601c      	str	r4, [r3, #0]
	return true;
     6c8:	2001      	movs	r0, #1
}
     6ca:	bc70      	pop	{r4, r5, r6}
     6cc:	4770      	bx	lr
	for (i = 0; i < 4; i++) {
     6ce:	2301      	movs	r3, #1
     6d0:	e7d4      	b.n	67c <gpio_set_pin_callback+0x30>
     6d2:	2302      	movs	r3, #2
     6d4:	e7d2      	b.n	67c <gpio_set_pin_callback+0x30>
		if (ioport_pin_to_mask(pin) & (GPIO_INT_GROUP_MASK << (i * 8))) {
     6d6:	2300      	movs	r3, #0
     6d8:	e7d0      	b.n	67c <gpio_set_pin_callback+0x30>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
     6da:	f003 030f 	and.w	r3, r3, #15
     6de:	0112      	lsls	r2, r2, #4
     6e0:	b2d2      	uxtb	r2, r2
     6e2:	4d04      	ldr	r5, [pc, #16]	; (6f4 <gpio_set_pin_callback+0xa8>)
     6e4:	54ea      	strb	r2, [r5, r3]
     6e6:	e7eb      	b.n	6c0 <gpio_set_pin_callback+0x74>
		return false;
     6e8:	2000      	movs	r0, #0
     6ea:	e7ee      	b.n	6ca <gpio_set_pin_callback+0x7e>
     6ec:	20000a2c 	.word	0x20000a2c
     6f0:	200009fc 	.word	0x200009fc
     6f4:	e000ed14 	.word	0xe000ed14

000006f8 <GPIO_0_Handler>:

/**
 * GPIO handler 0 (PA 0..7)
 */
void GPIO_0_Handler(void)
{
     6f8:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, GPIO_INT_GROUP_MASK);
     6fa:	21ff      	movs	r1, #255	; 0xff
     6fc:	2000      	movs	r0, #0
     6fe:	4b01      	ldr	r3, [pc, #4]	; (704 <GPIO_0_Handler+0xc>)
     700:	4798      	blx	r3
     702:	bd08      	pop	{r3, pc}
     704:	000005d9 	.word	0x000005d9

00000708 <GPIO_1_Handler>:

/**
 * GPIO handler 1 (PA 8..15)
 */
void GPIO_1_Handler(void)
{
     708:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 8));
     70a:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     70e:	2000      	movs	r0, #0
     710:	4b01      	ldr	r3, [pc, #4]	; (718 <GPIO_1_Handler+0x10>)
     712:	4798      	blx	r3
     714:	bd08      	pop	{r3, pc}
     716:	bf00      	nop
     718:	000005d9 	.word	0x000005d9

0000071c <GPIO_2_Handler>:

/**
 * GPIO handler 2 (PA 16..23)
 */
void GPIO_2_Handler(void)
{
     71c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 16));
     71e:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     722:	2000      	movs	r0, #0
     724:	4b01      	ldr	r3, [pc, #4]	; (72c <GPIO_2_Handler+0x10>)
     726:	4798      	blx	r3
     728:	bd08      	pop	{r3, pc}
     72a:	bf00      	nop
     72c:	000005d9 	.word	0x000005d9

00000730 <GPIO_3_Handler>:

/**
 * GPIO handler 3 (PA 24..31)
 */
void GPIO_3_Handler(void)
{
     730:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOA, (GPIO_INT_GROUP_MASK << 24));
     732:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     736:	2000      	movs	r0, #0
     738:	4b01      	ldr	r3, [pc, #4]	; (740 <GPIO_3_Handler+0x10>)
     73a:	4798      	blx	r3
     73c:	bd08      	pop	{r3, pc}
     73e:	bf00      	nop
     740:	000005d9 	.word	0x000005d9

00000744 <GPIO_4_Handler>:

/**
 * GPIO handler 4 (PB 0..7)
 */
void GPIO_4_Handler(void)
{
     744:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, GPIO_INT_GROUP_MASK);
     746:	21ff      	movs	r1, #255	; 0xff
     748:	2001      	movs	r0, #1
     74a:	4b01      	ldr	r3, [pc, #4]	; (750 <GPIO_4_Handler+0xc>)
     74c:	4798      	blx	r3
     74e:	bd08      	pop	{r3, pc}
     750:	000005d9 	.word	0x000005d9

00000754 <GPIO_5_Handler>:

/**
 * GPIO handler 5 (PB 8..15)
 */
void GPIO_5_Handler(void)
{
     754:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 8));
     756:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     75a:	2001      	movs	r0, #1
     75c:	4b01      	ldr	r3, [pc, #4]	; (764 <GPIO_5_Handler+0x10>)
     75e:	4798      	blx	r3
     760:	bd08      	pop	{r3, pc}
     762:	bf00      	nop
     764:	000005d9 	.word	0x000005d9

00000768 <GPIO_6_Handler>:

/**
 * GPIO handler 6 (PB 16..23)
 */
void GPIO_6_Handler(void)
{
     768:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 16));
     76a:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     76e:	2001      	movs	r0, #1
     770:	4b01      	ldr	r3, [pc, #4]	; (778 <GPIO_6_Handler+0x10>)
     772:	4798      	blx	r3
     774:	bd08      	pop	{r3, pc}
     776:	bf00      	nop
     778:	000005d9 	.word	0x000005d9

0000077c <GPIO_7_Handler>:

/**
 * GPIO handler 7 (PB 24..31)
 */
void GPIO_7_Handler(void)
{
     77c:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOB, (GPIO_INT_GROUP_MASK << 24));
     77e:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     782:	2001      	movs	r0, #1
     784:	4b01      	ldr	r3, [pc, #4]	; (78c <GPIO_7_Handler+0x10>)
     786:	4798      	blx	r3
     788:	bd08      	pop	{r3, pc}
     78a:	bf00      	nop
     78c:	000005d9 	.word	0x000005d9

00000790 <GPIO_8_Handler>:

/**
 * GPIO handler 8 (PC 0..7)
 */
void GPIO_8_Handler(void)
{
     790:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, GPIO_INT_GROUP_MASK);
     792:	21ff      	movs	r1, #255	; 0xff
     794:	2002      	movs	r0, #2
     796:	4b01      	ldr	r3, [pc, #4]	; (79c <GPIO_8_Handler+0xc>)
     798:	4798      	blx	r3
     79a:	bd08      	pop	{r3, pc}
     79c:	000005d9 	.word	0x000005d9

000007a0 <GPIO_9_Handler>:

/**
 * GPIO handler 9 (PC 8..15)
 */
void GPIO_9_Handler(void)
{
     7a0:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 8));
     7a2:	f44f 417f 	mov.w	r1, #65280	; 0xff00
     7a6:	2002      	movs	r0, #2
     7a8:	4b01      	ldr	r3, [pc, #4]	; (7b0 <GPIO_9_Handler+0x10>)
     7aa:	4798      	blx	r3
     7ac:	bd08      	pop	{r3, pc}
     7ae:	bf00      	nop
     7b0:	000005d9 	.word	0x000005d9

000007b4 <GPIO_10_Handler>:

/**
 * GPIO handler 10 (PC 16..23)
 */
void GPIO_10_Handler(void)
{
     7b4:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 16));
     7b6:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
     7ba:	2002      	movs	r0, #2
     7bc:	4b01      	ldr	r3, [pc, #4]	; (7c4 <GPIO_10_Handler+0x10>)
     7be:	4798      	blx	r3
     7c0:	bd08      	pop	{r3, pc}
     7c2:	bf00      	nop
     7c4:	000005d9 	.word	0x000005d9

000007c8 <GPIO_11_Handler>:

/**
 * GPIO handler 11 (PC 24..31)
 */
void GPIO_11_Handler(void)
{
     7c8:	b508      	push	{r3, lr}
	gpio_common_handler(IOPORT_GPIOC, (GPIO_INT_GROUP_MASK << 24));
     7ca:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
     7ce:	2002      	movs	r0, #2
     7d0:	4b01      	ldr	r3, [pc, #4]	; (7d8 <GPIO_11_Handler+0x10>)
     7d2:	4798      	blx	r3
     7d4:	bd08      	pop	{r3, pc}
     7d6:	bf00      	nop
     7d8:	000005d9 	.word	0x000005d9

000007dc <lcdca_get_pixel_register>:
static uint64_t lcdca_get_pixel_register(
		uint8_t pix_com)
{
	uint64_t register_value = 0;

	switch (pix_com) {
     7dc:	2803      	cmp	r0, #3
     7de:	d81f      	bhi.n	820 <lcdca_get_pixel_register+0x44>
     7e0:	e8df f000 	tbb	[pc, r0]
     7e4:	17100902 	.word	0x17100902
	case 0:
		register_value = (uint64_t)LCDCA->LCDCA_DRL0;
     7e8:	4b0f      	ldr	r3, [pc, #60]	; (828 <lcdca_get_pixel_register+0x4c>)
     7ea:	695a      	ldr	r2, [r3, #20]
		register_value |= ((uint64_t)LCDCA->LCDCA_DRH0 << 32);
     7ec:	699b      	ldr	r3, [r3, #24]
     7ee:	2000      	movs	r0, #0
     7f0:	4310      	orrs	r0, r2
     7f2:	4619      	mov	r1, r3
		break;
     7f4:	4770      	bx	lr

	case 1:
		register_value = (uint64_t)LCDCA->LCDCA_DRL1;
     7f6:	4b0c      	ldr	r3, [pc, #48]	; (828 <lcdca_get_pixel_register+0x4c>)
     7f8:	69da      	ldr	r2, [r3, #28]
		register_value |= ((uint64_t)LCDCA->LCDCA_DRH1 << 32);
     7fa:	6a1b      	ldr	r3, [r3, #32]
     7fc:	2000      	movs	r0, #0
     7fe:	4310      	orrs	r0, r2
     800:	4619      	mov	r1, r3
		break;
     802:	4770      	bx	lr

	case 2:
		register_value = (uint64_t)LCDCA->LCDCA_DRL2;
     804:	4b08      	ldr	r3, [pc, #32]	; (828 <lcdca_get_pixel_register+0x4c>)
     806:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		register_value |= ((uint64_t)LCDCA->LCDCA_DRH2 << 32);
     808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     80a:	2000      	movs	r0, #0
     80c:	4310      	orrs	r0, r2
     80e:	4619      	mov	r1, r3
		break;
     810:	4770      	bx	lr

	case 3:
		register_value = (uint64_t)LCDCA->LCDCA_DRL3;
     812:	4b05      	ldr	r3, [pc, #20]	; (828 <lcdca_get_pixel_register+0x4c>)
     814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
		register_value |= ((uint64_t)LCDCA->LCDCA_DRH3 << 32);
     816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
     818:	2000      	movs	r0, #0
     81a:	4310      	orrs	r0, r2
     81c:	4619      	mov	r1, r3
		break;
     81e:	4770      	bx	lr
	uint64_t register_value = 0;
     820:	2000      	movs	r0, #0
     822:	2100      	movs	r1, #0
	}
	return register_value;
}
     824:	4770      	bx	lr
     826:	bf00      	nop
     828:	40080000 	.word	0x40080000

0000082c <lcdca_clk_init>:
{
     82c:	b508      	push	{r3, lr}
	sysclk_enable_peripheral_clock(LCDCA);
     82e:	480a      	ldr	r0, [pc, #40]	; (858 <lcdca_clk_init+0x2c>)
     830:	4b0a      	ldr	r3, [pc, #40]	; (85c <lcdca_clk_init+0x30>)
     832:	4798      	blx	r3
		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
     834:	4b0a      	ldr	r3, [pc, #40]	; (860 <lcdca_clk_init+0x34>)
     836:	695b      	ldr	r3, [r3, #20]
	if (!osc_is_ready(OSC_ID_OSC32)) {
     838:	f013 0f01 	tst.w	r3, #1
     83c:	d004      	beq.n	848 <lcdca_clk_init+0x1c>
	bpm_set_clk32_source(BPM, BPM_CLK32_SOURCE_OSC32K);
     83e:	2100      	movs	r1, #0
     840:	4808      	ldr	r0, [pc, #32]	; (864 <lcdca_clk_init+0x38>)
     842:	4b09      	ldr	r3, [pc, #36]	; (868 <lcdca_clk_init+0x3c>)
     844:	4798      	blx	r3
     846:	bd08      	pop	{r3, pc}
		osc_priv_enable_osc32();
     848:	4b08      	ldr	r3, [pc, #32]	; (86c <lcdca_clk_init+0x40>)
     84a:	4798      	blx	r3
		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
     84c:	4a04      	ldr	r2, [pc, #16]	; (860 <lcdca_clk_init+0x34>)
     84e:	6953      	ldr	r3, [r2, #20]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     850:	f013 0f01 	tst.w	r3, #1
     854:	d0fb      	beq.n	84e <lcdca_clk_init+0x22>
     856:	e7f2      	b.n	83e <lcdca_clk_init+0x12>
     858:	40080000 	.word	0x40080000
     85c:	00001399 	.word	0x00001399
     860:	400f0400 	.word	0x400f0400
     864:	400f0000 	.word	0x400f0000
     868:	00001d45 	.word	0x00001d45
     86c:	00000f89 	.word	0x00000f89

00000870 <lcdca_enable>:
	if(sleepmgr_locks[mode] >= 0xff) {
     870:	4b17      	ldr	r3, [pc, #92]	; (8d0 <lcdca_enable+0x60>)
     872:	799b      	ldrb	r3, [r3, #6]
     874:	2bff      	cmp	r3, #255	; 0xff
     876:	d029      	beq.n	8cc <lcdca_enable+0x5c>
{
     878:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     87a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     87e:	fab3 f383 	clz	r3, r3
     882:	095b      	lsrs	r3, r3, #5
     884:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     886:	b672      	cpsid	i
     888:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     88c:	2200      	movs	r2, #0
     88e:	4b11      	ldr	r3, [pc, #68]	; (8d4 <lcdca_enable+0x64>)
     890:	701a      	strb	r2, [r3, #0]
	return flags;
     892:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
     894:	4a0e      	ldr	r2, [pc, #56]	; (8d0 <lcdca_enable+0x60>)
     896:	7993      	ldrb	r3, [r2, #6]
     898:	3301      	adds	r3, #1
     89a:	7193      	strb	r3, [r2, #6]
	if (cpu_irq_is_enabled_flags(flags))
     89c:	b129      	cbz	r1, 8aa <lcdca_enable+0x3a>
		cpu_irq_enable();
     89e:	2201      	movs	r2, #1
     8a0:	4b0c      	ldr	r3, [pc, #48]	; (8d4 <lcdca_enable+0x64>)
     8a2:	701a      	strb	r2, [r3, #0]
     8a4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     8a8:	b662      	cpsie	i
	LCDCA->LCDCA_CFG &= ~LCDCA_CFG_BLANK;
     8aa:	4b0b      	ldr	r3, [pc, #44]	; (8d8 <lcdca_enable+0x68>)
     8ac:	685a      	ldr	r2, [r3, #4]
     8ae:	f022 0204 	bic.w	r2, r2, #4
     8b2:	605a      	str	r2, [r3, #4]
	LCDCA->LCDCA_CR = LCDCA_CR_EN;
     8b4:	2202      	movs	r2, #2
     8b6:	601a      	str	r2, [r3, #0]
	LCDCA->LCDCA_CR = LCDCA_CR_CDM;
     8b8:	f44f 7280 	mov.w	r2, #256	; 0x100
     8bc:	601a      	str	r2, [r3, #0]
	while (!(LCDCA->LCDCA_SR & LCDCA_SR_EN)) {
     8be:	461a      	mov	r2, r3
     8c0:	68d3      	ldr	r3, [r2, #12]
     8c2:	f013 0f10 	tst.w	r3, #16
     8c6:	d0fb      	beq.n	8c0 <lcdca_enable+0x50>
}
     8c8:	b002      	add	sp, #8
     8ca:	4770      	bx	lr
     8cc:	e7fe      	b.n	8cc <lcdca_enable+0x5c>
     8ce:	bf00      	nop
     8d0:	20000a78 	.word	0x20000a78
     8d4:	2000002c 	.word	0x2000002c
     8d8:	40080000 	.word	0x40080000

000008dc <lcdca_set_contrast>:
	uint32_t cfg = LCDCA->LCDCA_CFG;
     8dc:	4b07      	ldr	r3, [pc, #28]	; (8fc <lcdca_set_contrast+0x20>)
     8de:	685b      	ldr	r3, [r3, #4]
	cfg &= ~LCDCA_CFG_FCST_Msk;
     8e0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
	fcst_filed = (contrast & fcst_val_msk);
     8e4:	f000 021f 	and.w	r2, r0, #31
	if (contrast < 0) {
     8e8:	2800      	cmp	r0, #0
     8ea:	bfb8      	it	lt
     8ec:	f042 0220 	orrlt.w	r2, r2, #32
	LCDCA->LCDCA_CFG = cfg | LCDCA_CFG_FCST(fcst_filed);
     8f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     8f4:	4a01      	ldr	r2, [pc, #4]	; (8fc <lcdca_set_contrast+0x20>)
     8f6:	6053      	str	r3, [r2, #4]
     8f8:	4770      	bx	lr
     8fa:	bf00      	nop
     8fc:	40080000 	.word	0x40080000

00000900 <lcdca_set_config>:
{
     900:	b510      	push	{r4, lr}
	LCDCA->LCDCA_CR = LCDCA_CR_DIS | LCDCA_CR_FC0DIS | LCDCA_CR_FC1DIS |
     902:	4918      	ldr	r1, [pc, #96]	; (964 <lcdca_set_config+0x64>)
     904:	2355      	movs	r3, #85	; 0x55
     906:	600b      	str	r3, [r1, #0]
	LCDCA->LCDCA_TIM = LCDCA_TIM_FC2(lcdca_cfg->fc2) |
     908:	7a03      	ldrb	r3, [r0, #8]
     90a:	061b      	lsls	r3, r3, #24
     90c:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
			LCDCA_TIM_FC1(lcdca_cfg->fc1) |
     910:	79c2      	ldrb	r2, [r0, #7]
     912:	0412      	lsls	r2, r2, #16
     914:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
	LCDCA->LCDCA_TIM = LCDCA_TIM_FC2(lcdca_cfg->fc2) |
     918:	4313      	orrs	r3, r2
			(uint32_t)lcdca_cfg->lcd_pres;
     91a:	7902      	ldrb	r2, [r0, #4]
			LCDCA_TIM_CLKDIV(lcdca_cfg->lcd_clkdiv) |
     91c:	4313      	orrs	r3, r2
			LCDCA_TIM_FC0(lcdca_cfg->fc0) |
     91e:	7982      	ldrb	r2, [r0, #6]
     920:	0212      	lsls	r2, r2, #8
     922:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
			LCDCA_TIM_CLKDIV(lcdca_cfg->lcd_clkdiv) |
     926:	4313      	orrs	r3, r2
     928:	7942      	ldrb	r2, [r0, #5]
     92a:	0052      	lsls	r2, r2, #1
     92c:	f002 020e 	and.w	r2, r2, #14
     930:	4313      	orrs	r3, r2
	LCDCA->LCDCA_TIM = LCDCA_TIM_FC2(lcdca_cfg->fc2) |
     932:	608b      	str	r3, [r1, #8]
	LCDCA->LCDCA_CFG = LCDCA_CFG_NSU(lcdca_cfg->port_mask) |
     934:	7803      	ldrb	r3, [r0, #0]
     936:	061b      	lsls	r3, r3, #24
     938:	f003 527c 	and.w	r2, r3, #1056964608	; 0x3f000000
			(lcdca_cfg->x_bias ? LCDCA_CFG_XBIAS : 0) |
     93c:	7844      	ldrb	r4, [r0, #1]
			(lcdca_cfg->lp_wave ? 0 : LCDCA_CFG_WMOD) |
     93e:	7883      	ldrb	r3, [r0, #2]
     940:	2b00      	cmp	r3, #0
     942:	bf14      	ite	ne
     944:	2100      	movne	r1, #0
     946:	2102      	moveq	r1, #2
			LCDCA_CFG_DUTY(lcdca_cfg->duty_type);
     948:	78c3      	ldrb	r3, [r0, #3]
     94a:	021b      	lsls	r3, r3, #8
     94c:	f403 7340 	and.w	r3, r3, #768	; 0x300
			(lcdca_cfg->lp_wave ? 0 : LCDCA_CFG_WMOD) |
     950:	4313      	orrs	r3, r2
     952:	4323      	orrs	r3, r4
     954:	430b      	orrs	r3, r1
	LCDCA->LCDCA_CFG = LCDCA_CFG_NSU(lcdca_cfg->port_mask) |
     956:	4a03      	ldr	r2, [pc, #12]	; (964 <lcdca_set_config+0x64>)
     958:	6053      	str	r3, [r2, #4]
	lcdca_set_contrast(lcdca_cfg->contrast);
     95a:	f990 0009 	ldrsb.w	r0, [r0, #9]
     95e:	4b02      	ldr	r3, [pc, #8]	; (968 <lcdca_set_config+0x68>)
     960:	4798      	blx	r3
     962:	bd10      	pop	{r4, pc}
     964:	40080000 	.word	0x40080000
     968:	000008dd 	.word	0x000008dd

0000096c <lcdca_enable_timer>:
	if (lcd_timer == LCDCA_TIMER_FC0) {
     96c:	b940      	cbnz	r0, 980 <lcdca_enable_timer+0x14>
		LCDCA->LCDCA_CR = LCDCA_CR_FC0EN;
     96e:	2208      	movs	r2, #8
     970:	4b0f      	ldr	r3, [pc, #60]	; (9b0 <lcdca_enable_timer+0x44>)
     972:	601a      	str	r2, [r3, #0]
		while (!(LCDCA->LCDCA_SR & LCDCA_SR_FC0S)) {
     974:	461a      	mov	r2, r3
     976:	68d3      	ldr	r3, [r2, #12]
     978:	f013 0f02 	tst.w	r3, #2
     97c:	d0fb      	beq.n	976 <lcdca_enable_timer+0xa>
     97e:	4770      	bx	lr
	} else if (lcd_timer == LCDCA_TIMER_FC1) {
     980:	2801      	cmp	r0, #1
     982:	d002      	beq.n	98a <lcdca_enable_timer+0x1e>
	} else if (lcd_timer == LCDCA_TIMER_FC2) {
     984:	2802      	cmp	r0, #2
     986:	d009      	beq.n	99c <lcdca_enable_timer+0x30>
     988:	4770      	bx	lr
		LCDCA->LCDCA_CR = LCDCA_CR_FC1EN;
     98a:	2220      	movs	r2, #32
     98c:	4b08      	ldr	r3, [pc, #32]	; (9b0 <lcdca_enable_timer+0x44>)
     98e:	601a      	str	r2, [r3, #0]
		while (!(LCDCA->LCDCA_SR & LCDCA_SR_FC1S)) {
     990:	461a      	mov	r2, r3
     992:	68d3      	ldr	r3, [r2, #12]
     994:	f013 0f04 	tst.w	r3, #4
     998:	d0fb      	beq.n	992 <lcdca_enable_timer+0x26>
     99a:	4770      	bx	lr
		LCDCA->LCDCA_CR = LCDCA_CR_FC2EN;
     99c:	2280      	movs	r2, #128	; 0x80
     99e:	4b04      	ldr	r3, [pc, #16]	; (9b0 <lcdca_enable_timer+0x44>)
     9a0:	601a      	str	r2, [r3, #0]
		while (!(LCDCA->LCDCA_SR & LCDCA_SR_FC2S)) {
     9a2:	461a      	mov	r2, r3
     9a4:	68d3      	ldr	r3, [r2, #12]
     9a6:	f013 0f08 	tst.w	r3, #8
     9aa:	d0fb      	beq.n	9a4 <lcdca_enable_timer+0x38>
     9ac:	e7ec      	b.n	988 <lcdca_enable_timer+0x1c>
     9ae:	bf00      	nop
     9b0:	40080000 	.word	0x40080000

000009b4 <lcdca_clear_blink_pixel>:
	if (pix_seg == 0) {
     9b4:	b959      	cbnz	r1, 9ce <lcdca_clear_blink_pixel+0x1a>
		LCDCA->LCDCA_BCFG &= ~LCDCA_BCFG_BSS0(1 << pix_com);
     9b6:	490c      	ldr	r1, [pc, #48]	; (9e8 <lcdca_clear_blink_pixel+0x34>)
     9b8:	6b8a      	ldr	r2, [r1, #56]	; 0x38
     9ba:	f44f 7380 	mov.w	r3, #256	; 0x100
     9be:	fa03 f000 	lsl.w	r0, r3, r0
     9c2:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
     9c6:	ea22 0000 	bic.w	r0, r2, r0
     9ca:	6388      	str	r0, [r1, #56]	; 0x38
     9cc:	4770      	bx	lr
	if (pix_seg == 1) {
     9ce:	2901      	cmp	r1, #1
     9d0:	d109      	bne.n	9e6 <lcdca_clear_blink_pixel+0x32>
		LCDCA->LCDCA_BCFG &= ~LCDCA_BCFG_BSS1(1 << pix_com);
     9d2:	4905      	ldr	r1, [pc, #20]	; (9e8 <lcdca_clear_blink_pixel+0x34>)
     9d4:	6b8a      	ldr	r2, [r1, #56]	; 0x38
     9d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     9da:	fa03 f000 	lsl.w	r0, r3, r0
     9de:	b280      	uxth	r0, r0
     9e0:	ea22 0000 	bic.w	r0, r2, r0
     9e4:	6388      	str	r0, [r1, #56]	; 0x38
     9e6:	4770      	bx	lr
     9e8:	40080000 	.word	0x40080000

000009ec <lcdca_write_packet>:
{
     9ec:	b410      	push	{r4}
			| LCDCA_CMCFG_STSEG(first_seg)
     9ee:	0209      	lsls	r1, r1, #8
     9f0:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
			| (dir ? LCDCA_CMCFG_DREV_LEFT : LCDCA_CMCFG_DREV_RIGHT);
     9f4:	f89d 4004 	ldrb.w	r4, [sp, #4]
     9f8:	2c00      	cmp	r4, #0
     9fa:	bf18      	it	ne
     9fc:	f041 0101 	orrne.w	r1, r1, #1
	LCDCA->LCDCA_CMCFG = LCDCA_CMCFG_TDG(lcd_tdg)
     a00:	0040      	lsls	r0, r0, #1
     a02:	f000 0006 	and.w	r0, r0, #6
			| (dir ? LCDCA_CMCFG_DREV_LEFT : LCDCA_CMCFG_DREV_RIGHT);
     a06:	4301      	orrs	r1, r0
	LCDCA->LCDCA_CMCFG = LCDCA_CMCFG_TDG(lcd_tdg)
     a08:	4808      	ldr	r0, [pc, #32]	; (a2c <lcdca_write_packet+0x40>)
     a0a:	6401      	str	r1, [r0, #64]	; 0x40
	while (width--) {
     a0c:	b15b      	cbz	r3, a26 <lcdca_write_packet+0x3a>
		if (*data == '\0') {
     a0e:	7811      	ldrb	r1, [r2, #0]
     a10:	b149      	cbz	r1, a26 <lcdca_write_packet+0x3a>
     a12:	1c50      	adds	r0, r2, #1
     a14:	441a      	add	r2, r3
		LCDCA->LCDCA_CMDR = (*data++);
     a16:	4b05      	ldr	r3, [pc, #20]	; (a2c <lcdca_write_packet+0x40>)
     a18:	6459      	str	r1, [r3, #68]	; 0x44
	while (width--) {
     a1a:	4282      	cmp	r2, r0
     a1c:	d003      	beq.n	a26 <lcdca_write_packet+0x3a>
		if (*data == '\0') {
     a1e:	f810 1b01 	ldrb.w	r1, [r0], #1
     a22:	2900      	cmp	r1, #0
     a24:	d1f8      	bne.n	a18 <lcdca_write_packet+0x2c>
}
     a26:	bc10      	pop	{r4}
     a28:	4770      	bx	lr
     a2a:	bf00      	nop
     a2c:	40080000 	.word	0x40080000

00000a30 <lcdca_set_pixel>:
 */
 void lcdca_set_pixel(
		uint8_t pix_com,
		uint8_t pix_seg)
{
	if ((pix_com < LCDCA_MAX_NR_OF_COM) &&
     a30:	2803      	cmp	r0, #3
     a32:	d801      	bhi.n	a38 <lcdca_set_pixel+0x8>
     a34:	2927      	cmp	r1, #39	; 0x27
     a36:	d900      	bls.n	a3a <lcdca_set_pixel+0xa>
     a38:	4770      	bx	lr
{
     a3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a3c:	460d      	mov	r5, r1
     a3e:	4604      	mov	r4, r0
			(pix_seg < LCDCA_MAX_NBR_OF_SEG)) {
		uint64_t register_value = lcdca_get_pixel_register(pix_com);
     a40:	4b12      	ldr	r3, [pc, #72]	; (a8c <lcdca_set_pixel+0x5c>)
     a42:	4798      	blx	r3

		register_value |= ((uint64_t)1 << pix_seg);
     a44:	2601      	movs	r6, #1
     a46:	f1a5 0e20 	sub.w	lr, r5, #32
     a4a:	f1c5 0720 	rsb	r7, r5, #32
     a4e:	fa06 f30e 	lsl.w	r3, r6, lr
     a52:	fa26 f707 	lsr.w	r7, r6, r7
     a56:	433b      	orrs	r3, r7
     a58:	fa06 f205 	lsl.w	r2, r6, r5
     a5c:	4310      	orrs	r0, r2
     a5e:	4319      	orrs	r1, r3
		switch (pix_com) {
     a60:	2c03      	cmp	r4, #3
     a62:	d812      	bhi.n	a8a <lcdca_set_pixel+0x5a>
     a64:	e8df f004 	tbb	[pc, r4]
     a68:	0e0a0602 	.word	0x0e0a0602
		case 0:
			LCDCA->LCDCA_DRL0 = register_value;
     a6c:	4b08      	ldr	r3, [pc, #32]	; (a90 <lcdca_set_pixel+0x60>)
     a6e:	6158      	str	r0, [r3, #20]
			LCDCA->LCDCA_DRH0 = (register_value >> 32);
     a70:	6199      	str	r1, [r3, #24]
			break;
     a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 1:
			LCDCA->LCDCA_DRL1 = register_value;
     a74:	4b06      	ldr	r3, [pc, #24]	; (a90 <lcdca_set_pixel+0x60>)
     a76:	61d8      	str	r0, [r3, #28]
			LCDCA->LCDCA_DRH1 = (register_value >> 32);
     a78:	6219      	str	r1, [r3, #32]
			break;
     a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 2:
			LCDCA->LCDCA_DRL2 = register_value;
     a7c:	4b04      	ldr	r3, [pc, #16]	; (a90 <lcdca_set_pixel+0x60>)
     a7e:	6258      	str	r0, [r3, #36]	; 0x24
			LCDCA->LCDCA_DRH2 = (register_value >> 32);
     a80:	6299      	str	r1, [r3, #40]	; 0x28
			break;
     a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 3:
			LCDCA->LCDCA_DRL3 = register_value;
     a84:	4b02      	ldr	r3, [pc, #8]	; (a90 <lcdca_set_pixel+0x60>)
     a86:	62d8      	str	r0, [r3, #44]	; 0x2c
			LCDCA->LCDCA_DRH3 = (register_value >> 32);
     a88:	6319      	str	r1, [r3, #48]	; 0x30
     a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a8c:	000007dd 	.word	0x000007dd
     a90:	40080000 	.word	0x40080000

00000a94 <lcdca_clear_pixel>:
 * \param[in] pix_com Pixel/segment COMx coordinate
 * \param[in] pix_seg Pixel/segment SEGy coordinate
 */
 void lcdca_clear_pixel(uint8_t pix_com, uint8_t pix_seg)
{
	if ((pix_com < LCDCA_MAX_NR_OF_COM) &&
     a94:	2803      	cmp	r0, #3
     a96:	d801      	bhi.n	a9c <lcdca_clear_pixel+0x8>
     a98:	2927      	cmp	r1, #39	; 0x27
     a9a:	d900      	bls.n	a9e <lcdca_clear_pixel+0xa>
     a9c:	4770      	bx	lr
{
     a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     aa0:	460d      	mov	r5, r1
     aa2:	4604      	mov	r4, r0
			(pix_seg < LCDCA_MAX_NBR_OF_SEG)) {
		uint64_t register_value = lcdca_get_pixel_register(pix_com);
     aa4:	4b13      	ldr	r3, [pc, #76]	; (af4 <lcdca_clear_pixel+0x60>)
     aa6:	4798      	blx	r3

		register_value &= ~((uint64_t)1 << pix_seg);
     aa8:	2601      	movs	r6, #1
     aaa:	f1a5 0e20 	sub.w	lr, r5, #32
     aae:	f1c5 0720 	rsb	r7, r5, #32
     ab2:	fa06 f30e 	lsl.w	r3, r6, lr
     ab6:	fa26 f707 	lsr.w	r7, r6, r7
     aba:	433b      	orrs	r3, r7
     abc:	fa06 f205 	lsl.w	r2, r6, r5
     ac0:	ea20 0002 	bic.w	r0, r0, r2
     ac4:	ea21 0103 	bic.w	r1, r1, r3
		switch (pix_com) {
     ac8:	2c03      	cmp	r4, #3
     aca:	d812      	bhi.n	af2 <lcdca_clear_pixel+0x5e>
     acc:	e8df f004 	tbb	[pc, r4]
     ad0:	0e0a0602 	.word	0x0e0a0602
		case 0:
			LCDCA->LCDCA_DRL0 = register_value;
     ad4:	4b08      	ldr	r3, [pc, #32]	; (af8 <lcdca_clear_pixel+0x64>)
     ad6:	6158      	str	r0, [r3, #20]
			LCDCA->LCDCA_DRH0 = (register_value >> 32);
     ad8:	6199      	str	r1, [r3, #24]
			break;
     ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 1:
			LCDCA->LCDCA_DRL1 = register_value;
     adc:	4b06      	ldr	r3, [pc, #24]	; (af8 <lcdca_clear_pixel+0x64>)
     ade:	61d8      	str	r0, [r3, #28]
			LCDCA->LCDCA_DRH1 = (register_value >> 32);
     ae0:	6219      	str	r1, [r3, #32]
			break;
     ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 2:
			LCDCA->LCDCA_DRL2 = register_value;
     ae4:	4b04      	ldr	r3, [pc, #16]	; (af8 <lcdca_clear_pixel+0x64>)
     ae6:	6258      	str	r0, [r3, #36]	; 0x24
			LCDCA->LCDCA_DRH2 = (register_value >> 32);
     ae8:	6299      	str	r1, [r3, #40]	; 0x28
			break;
     aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

		case 3:
			LCDCA->LCDCA_DRL3 = register_value;
     aec:	4b02      	ldr	r3, [pc, #8]	; (af8 <lcdca_clear_pixel+0x64>)
     aee:	62d8      	str	r0, [r3, #44]	; 0x2c
			LCDCA->LCDCA_DRH3 = (register_value >> 32);
     af0:	6319      	str	r1, [r3, #48]	; 0x30
     af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     af4:	000007dd 	.word	0x000007dd
     af8:	40080000 	.word	0x40080000

00000afc <LCDCA_Handler>:

/**
 * \internal LCDCA interrupt handler.
 */
void LCDCA_Handler(void)
{
     afc:	b508      	push	{r3, lr}
/**
 * \brief Clear the LCDCA beginning of frame interrupt status.
 */
static inline void lcdca_clear_status(void)
{
	LCDCA->LCDCA_SCR = LCDCA_SCR_FC0R;
     afe:	2201      	movs	r2, #1
     b00:	4b03      	ldr	r3, [pc, #12]	; (b10 <LCDCA_Handler+0x14>)
     b02:	611a      	str	r2, [r3, #16]
	/* Clear interrupt flags */
	lcdca_clear_status();

	/* Interrupt handler */
	if (lcdca_callback_pointer != NULL) {
     b04:	4b03      	ldr	r3, [pc, #12]	; (b14 <LCDCA_Handler+0x18>)
     b06:	681b      	ldr	r3, [r3, #0]
     b08:	b103      	cbz	r3, b0c <LCDCA_Handler+0x10>
		lcdca_callback_pointer();
     b0a:	4798      	blx	r3
     b0c:	bd08      	pop	{r3, pc}
     b0e:	bf00      	nop
     b10:	40080000 	.word	0x40080000
     b14:	20000a30 	.word	0x20000a30

00000b18 <pdca_channel_get_handler>:
 */
volatile PdcaChannel *pdca_channel_get_handler(pdca_channel_num_t
		pdca_ch_number)
{
	if (pdca_ch_number >= PDCA_NUMBER_OF_CHANNELS)
		pdca_ch_number = 0;
     b18:	2810      	cmp	r0, #16
     b1a:	bf28      	it	cs
     b1c:	2000      	movcs	r0, #0

	/* Get the correct channel pointer */
	volatile PdcaChannel *pdca_channel =
     b1e:	0180      	lsls	r0, r0, #6
			&(PDCA->PDCA_CHANNEL[pdca_ch_number]);

	return pdca_channel;
}
     b20:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
     b24:	f500 2022 	add.w	r0, r0, #663552	; 0xa2000
     b28:	4770      	bx	lr
	...

00000b2c <pdca_get_channel_status>:
 *
 * \return 1 if channel transfer is enabled, else 0
 */
enum pdca_channel_status
		pdca_get_channel_status(pdca_channel_num_t pdca_ch_number)
{
     b2c:	b508      	push	{r3, lr}
	/* Get the correct channel pointer */
	volatile PdcaChannel *pdca_channel =
     b2e:	4b0d      	ldr	r3, [pc, #52]	; (b64 <pdca_get_channel_status+0x38>)
     b30:	4798      	blx	r3
			pdca_channel_get_handler(pdca_ch_number);
	uint32_t status = pdca_channel->PDCA_SR;
     b32:	69c2      	ldr	r2, [r0, #28]
	uint32_t intflag = pdca_channel->PDCA_ISR;
     b34:	6ac3      	ldr	r3, [r0, #44]	; 0x2c

	if ((status & PDCA_SR_TEN) == PDCA_SR_TEN) {
     b36:	f012 0f01 	tst.w	r2, #1
     b3a:	d010      	beq.n	b5e <pdca_get_channel_status+0x32>
		if ((intflag & PDCA_ISR_TERR) == PDCA_ISR_TERR) {
     b3c:	f013 0f04 	tst.w	r3, #4
     b40:	d001      	beq.n	b46 <pdca_get_channel_status+0x1a>
			return PDCA_CH_TRANSFER_ERROR;
     b42:	2004      	movs	r0, #4
     b44:	bd08      	pop	{r3, pc}
		} else if ((intflag & PDCA_ISR_TRC) == PDCA_ISR_TRC) {
     b46:	f013 0f02 	tst.w	r3, #2
     b4a:	d001      	beq.n	b50 <pdca_get_channel_status+0x24>
			return PDCA_CH_TRANSFER_COMPLETED;
     b4c:	2003      	movs	r0, #3
		}
		return PDCA_CH_BUSY;
	} else {
		return PDCA_CH_FREE;
	}
}
     b4e:	bd08      	pop	{r3, pc}
		} else if ((intflag & PDCA_ISR_RCZ) == PDCA_ISR_RCZ) {
     b50:	f003 0301 	and.w	r3, r3, #1
		return PDCA_CH_BUSY;
     b54:	2b00      	cmp	r3, #0
     b56:	bf14      	ite	ne
     b58:	2002      	movne	r0, #2
     b5a:	2001      	moveq	r0, #1
     b5c:	bd08      	pop	{r3, pc}
		return PDCA_CH_FREE;
     b5e:	2000      	movs	r0, #0
     b60:	bd08      	pop	{r3, pc}
     b62:	bf00      	nop
     b64:	00000b19 	.word	0x00000b19

00000b68 <pdca_channel_interrupt>:
 * pdca_channel_set_callback() function.
 *
 * \param pdca_ch_number PDCA channel number to handle interrupt for
 */
static void pdca_channel_interrupt(const pdca_channel_num_t pdca_ch_number)
{
     b68:	b510      	push	{r4, lr}
     b6a:	4604      	mov	r4, r0
	enum pdca_channel_status status;

	status = pdca_get_channel_status(pdca_ch_number);
     b6c:	4b03      	ldr	r3, [pc, #12]	; (b7c <pdca_channel_interrupt+0x14>)
     b6e:	4798      	blx	r3

	if (pdca_callback_pointer[pdca_ch_number]) {
     b70:	4b03      	ldr	r3, [pc, #12]	; (b80 <pdca_channel_interrupt+0x18>)
     b72:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
     b76:	b103      	cbz	r3, b7a <pdca_channel_interrupt+0x12>
		pdca_callback_pointer[pdca_ch_number] (status);
     b78:	4798      	blx	r3
     b7a:	bd10      	pop	{r4, pc}
     b7c:	00000b2d 	.word	0x00000b2d
     b80:	20000ab0 	.word	0x20000ab0

00000b84 <PDCA_0_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 0.
 */
void PDCA_0_Handler(void)
{
     b84:	b508      	push	{r3, lr}
	pdca_channel_interrupt(0);
     b86:	2000      	movs	r0, #0
     b88:	4b01      	ldr	r3, [pc, #4]	; (b90 <PDCA_0_Handler+0xc>)
     b8a:	4798      	blx	r3
     b8c:	bd08      	pop	{r3, pc}
     b8e:	bf00      	nop
     b90:	00000b69 	.word	0x00000b69

00000b94 <PDCA_1_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 1.
 */
void PDCA_1_Handler(void)
{
     b94:	b508      	push	{r3, lr}
	pdca_channel_interrupt(1);
     b96:	2001      	movs	r0, #1
     b98:	4b01      	ldr	r3, [pc, #4]	; (ba0 <PDCA_1_Handler+0xc>)
     b9a:	4798      	blx	r3
     b9c:	bd08      	pop	{r3, pc}
     b9e:	bf00      	nop
     ba0:	00000b69 	.word	0x00000b69

00000ba4 <PDCA_2_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 2.
 */
void PDCA_2_Handler(void)
{
     ba4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(2);
     ba6:	2002      	movs	r0, #2
     ba8:	4b01      	ldr	r3, [pc, #4]	; (bb0 <PDCA_2_Handler+0xc>)
     baa:	4798      	blx	r3
     bac:	bd08      	pop	{r3, pc}
     bae:	bf00      	nop
     bb0:	00000b69 	.word	0x00000b69

00000bb4 <PDCA_3_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 3.
 */
void PDCA_3_Handler(void)
{
     bb4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(3);
     bb6:	2003      	movs	r0, #3
     bb8:	4b01      	ldr	r3, [pc, #4]	; (bc0 <PDCA_3_Handler+0xc>)
     bba:	4798      	blx	r3
     bbc:	bd08      	pop	{r3, pc}
     bbe:	bf00      	nop
     bc0:	00000b69 	.word	0x00000b69

00000bc4 <PDCA_4_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 4.
 */
void PDCA_4_Handler(void)
{
     bc4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(4);
     bc6:	2004      	movs	r0, #4
     bc8:	4b01      	ldr	r3, [pc, #4]	; (bd0 <PDCA_4_Handler+0xc>)
     bca:	4798      	blx	r3
     bcc:	bd08      	pop	{r3, pc}
     bce:	bf00      	nop
     bd0:	00000b69 	.word	0x00000b69

00000bd4 <PDCA_5_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 5.
 */
void PDCA_5_Handler(void)
{
     bd4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(5);
     bd6:	2005      	movs	r0, #5
     bd8:	4b01      	ldr	r3, [pc, #4]	; (be0 <PDCA_5_Handler+0xc>)
     bda:	4798      	blx	r3
     bdc:	bd08      	pop	{r3, pc}
     bde:	bf00      	nop
     be0:	00000b69 	.word	0x00000b69

00000be4 <PDCA_6_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 6.
 */
void PDCA_6_Handler(void)
{
     be4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(6);
     be6:	2006      	movs	r0, #6
     be8:	4b01      	ldr	r3, [pc, #4]	; (bf0 <PDCA_6_Handler+0xc>)
     bea:	4798      	blx	r3
     bec:	bd08      	pop	{r3, pc}
     bee:	bf00      	nop
     bf0:	00000b69 	.word	0x00000b69

00000bf4 <PDCA_7_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 7.
 */
void PDCA_7_Handler(void)
{
     bf4:	b508      	push	{r3, lr}
	pdca_channel_interrupt(7);
     bf6:	2007      	movs	r0, #7
     bf8:	4b01      	ldr	r3, [pc, #4]	; (c00 <PDCA_7_Handler+0xc>)
     bfa:	4798      	blx	r3
     bfc:	bd08      	pop	{r3, pc}
     bfe:	bf00      	nop
     c00:	00000b69 	.word	0x00000b69

00000c04 <PDCA_8_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 8.
 */
void PDCA_8_Handler(void)
{
     c04:	b508      	push	{r3, lr}
	pdca_channel_interrupt(8);
     c06:	2008      	movs	r0, #8
     c08:	4b01      	ldr	r3, [pc, #4]	; (c10 <PDCA_8_Handler+0xc>)
     c0a:	4798      	blx	r3
     c0c:	bd08      	pop	{r3, pc}
     c0e:	bf00      	nop
     c10:	00000b69 	.word	0x00000b69

00000c14 <PDCA_9_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 9.
 */
void PDCA_9_Handler(void)
{
     c14:	b508      	push	{r3, lr}
	pdca_channel_interrupt(9);
     c16:	2009      	movs	r0, #9
     c18:	4b01      	ldr	r3, [pc, #4]	; (c20 <PDCA_9_Handler+0xc>)
     c1a:	4798      	blx	r3
     c1c:	bd08      	pop	{r3, pc}
     c1e:	bf00      	nop
     c20:	00000b69 	.word	0x00000b69

00000c24 <PDCA_10_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 10.
 */
void PDCA_10_Handler(void)
{
     c24:	b508      	push	{r3, lr}
	pdca_channel_interrupt(10);
     c26:	200a      	movs	r0, #10
     c28:	4b01      	ldr	r3, [pc, #4]	; (c30 <PDCA_10_Handler+0xc>)
     c2a:	4798      	blx	r3
     c2c:	bd08      	pop	{r3, pc}
     c2e:	bf00      	nop
     c30:	00000b69 	.word	0x00000b69

00000c34 <PDCA_11_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 11.
 */
void PDCA_11_Handler(void)
{
     c34:	b508      	push	{r3, lr}
	pdca_channel_interrupt(11);
     c36:	200b      	movs	r0, #11
     c38:	4b01      	ldr	r3, [pc, #4]	; (c40 <PDCA_11_Handler+0xc>)
     c3a:	4798      	blx	r3
     c3c:	bd08      	pop	{r3, pc}
     c3e:	bf00      	nop
     c40:	00000b69 	.word	0x00000b69

00000c44 <PDCA_12_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 12.
 */
void PDCA_12_Handler(void)
{
     c44:	b508      	push	{r3, lr}
	pdca_channel_interrupt(12);
     c46:	200c      	movs	r0, #12
     c48:	4b01      	ldr	r3, [pc, #4]	; (c50 <PDCA_12_Handler+0xc>)
     c4a:	4798      	blx	r3
     c4c:	bd08      	pop	{r3, pc}
     c4e:	bf00      	nop
     c50:	00000b69 	.word	0x00000b69

00000c54 <PDCA_13_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 13.
 */
void PDCA_13_Handler(void)
{
     c54:	b508      	push	{r3, lr}
	pdca_channel_interrupt(13);
     c56:	200d      	movs	r0, #13
     c58:	4b01      	ldr	r3, [pc, #4]	; (c60 <PDCA_13_Handler+0xc>)
     c5a:	4798      	blx	r3
     c5c:	bd08      	pop	{r3, pc}
     c5e:	bf00      	nop
     c60:	00000b69 	.word	0x00000b69

00000c64 <PDCA_14_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 14.
 */
void PDCA_14_Handler(void)
{
     c64:	b508      	push	{r3, lr}
	pdca_channel_interrupt(14);
     c66:	200e      	movs	r0, #14
     c68:	4b01      	ldr	r3, [pc, #4]	; (c70 <PDCA_14_Handler+0xc>)
     c6a:	4798      	blx	r3
     c6c:	bd08      	pop	{r3, pc}
     c6e:	bf00      	nop
     c70:	00000b69 	.word	0x00000b69

00000c74 <PDCA_15_Handler>:

/**
 * \brief Interrupt handler for PDCA channel 15.
 */
void PDCA_15_Handler(void)
{
     c74:	b508      	push	{r3, lr}
	pdca_channel_interrupt(15);
     c76:	200f      	movs	r0, #15
     c78:	4b01      	ldr	r3, [pc, #4]	; (c80 <PDCA_15_Handler+0xc>)
     c7a:	4798      	blx	r3
     c7c:	bd08      	pop	{r3, pc}
     c7e:	bf00      	nop
     c80:	00000b69 	.word	0x00000b69

00000c84 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
     c84:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
     c86:	010b      	lsls	r3, r1, #4
     c88:	4293      	cmp	r3, r2
     c8a:	d914      	bls.n	cb6 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     c8c:	00c9      	lsls	r1, r1, #3
     c8e:	084b      	lsrs	r3, r1, #1
     c90:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
     c94:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
     c98:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     c9a:	1e5c      	subs	r4, r3, #1
     c9c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     ca0:	428c      	cmp	r4, r1
     ca2:	d901      	bls.n	ca8 <usart_set_async_baudrate+0x24>
		return 1;
     ca4:	2001      	movs	r0, #1
     ca6:	e017      	b.n	cd8 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
     ca8:	6841      	ldr	r1, [r0, #4]
     caa:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
     cae:	6041      	str	r1, [r0, #4]
     cb0:	e00c      	b.n	ccc <usart_set_async_baudrate+0x48>
		return 1;
     cb2:	2001      	movs	r0, #1
     cb4:	e010      	b.n	cd8 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
     cb6:	0859      	lsrs	r1, r3, #1
     cb8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
     cbc:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
     cc0:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
     cc2:	1e5c      	subs	r4, r3, #1
     cc4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
     cc8:	428c      	cmp	r4, r1
     cca:	d8f2      	bhi.n	cb2 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
     ccc:	0412      	lsls	r2, r2, #16
     cce:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
     cd2:	431a      	orrs	r2, r3
     cd4:	6202      	str	r2, [r0, #32]

	return 0;
     cd6:	2000      	movs	r0, #0
}
     cd8:	bc10      	pop	{r4}
     cda:	4770      	bx	lr

00000cdc <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
     cdc:	4b0a      	ldr	r3, [pc, #40]	; (d08 <usart_reset+0x2c>)
     cde:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
     ce2:	2300      	movs	r3, #0
     ce4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
     ce6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
     ce8:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
     cea:	2388      	movs	r3, #136	; 0x88
     cec:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
     cee:	2324      	movs	r3, #36	; 0x24
     cf0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
     cf2:	f44f 7380 	mov.w	r3, #256	; 0x100
     cf6:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
     cf8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
     cfc:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_DTRDIS;
     cfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     d02:	6003      	str	r3, [r0, #0]
     d04:	4770      	bx	lr
     d06:	bf00      	nop
     d08:	55534100 	.word	0x55534100

00000d0c <usart_init_rs232>:
{
     d0c:	b570      	push	{r4, r5, r6, lr}
     d0e:	4605      	mov	r5, r0
     d10:	460c      	mov	r4, r1
     d12:	4616      	mov	r6, r2
	usart_reset(p_usart);
     d14:	4b0f      	ldr	r3, [pc, #60]	; (d54 <usart_init_rs232+0x48>)
     d16:	4798      	blx	r3
	ul_reg_val = 0;
     d18:	2200      	movs	r2, #0
     d1a:	4b0f      	ldr	r3, [pc, #60]	; (d58 <usart_init_rs232+0x4c>)
     d1c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
     d1e:	b1a4      	cbz	r4, d4a <usart_init_rs232+0x3e>
     d20:	4632      	mov	r2, r6
     d22:	6821      	ldr	r1, [r4, #0]
     d24:	4628      	mov	r0, r5
     d26:	4b0d      	ldr	r3, [pc, #52]	; (d5c <usart_init_rs232+0x50>)
     d28:	4798      	blx	r3
     d2a:	4602      	mov	r2, r0
     d2c:	b978      	cbnz	r0, d4e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     d2e:	6863      	ldr	r3, [r4, #4]
     d30:	68a1      	ldr	r1, [r4, #8]
     d32:	430b      	orrs	r3, r1
     d34:	6921      	ldr	r1, [r4, #16]
     d36:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
     d38:	68e1      	ldr	r1, [r4, #12]
     d3a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
     d3c:	4906      	ldr	r1, [pc, #24]	; (d58 <usart_init_rs232+0x4c>)
     d3e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
     d40:	6869      	ldr	r1, [r5, #4]
     d42:	430b      	orrs	r3, r1
     d44:	606b      	str	r3, [r5, #4]
}
     d46:	4610      	mov	r0, r2
     d48:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
     d4a:	2201      	movs	r2, #1
     d4c:	e7fb      	b.n	d46 <usart_init_rs232+0x3a>
     d4e:	2201      	movs	r2, #1
     d50:	e7f9      	b.n	d46 <usart_init_rs232+0x3a>
     d52:	bf00      	nop
     d54:	00000cdd 	.word	0x00000cdd
     d58:	20000a34 	.word	0x20000a34
     d5c:	00000c85 	.word	0x00000c85

00000d60 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
     d60:	2340      	movs	r3, #64	; 0x40
     d62:	6003      	str	r3, [r0, #0]
     d64:	4770      	bx	lr

00000d66 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
     d66:	2310      	movs	r3, #16
     d68:	6003      	str	r3, [r0, #0]
     d6a:	4770      	bx	lr

00000d6c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
     d6c:	6943      	ldr	r3, [r0, #20]
     d6e:	f013 0f02 	tst.w	r3, #2
	p_usart->US_THR = US_THR_TXCHR(c);
     d72:	bf1d      	ittte	ne
     d74:	f3c1 0108 	ubfxne	r1, r1, #0, #9
     d78:	61c1      	strne	r1, [r0, #28]
	return 0;
     d7a:	2000      	movne	r0, #0
		return 1;
     d7c:	2001      	moveq	r0, #1
}
     d7e:	4770      	bx	lr

00000d80 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
     d80:	6943      	ldr	r3, [r0, #20]
     d82:	f013 0f01 	tst.w	r3, #1
     d86:	d005      	beq.n	d94 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
     d88:	6983      	ldr	r3, [r0, #24]
     d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
     d8e:	600b      	str	r3, [r1, #0]
	return 0;
     d90:	2000      	movs	r0, #0
     d92:	4770      	bx	lr
		return 1;
     d94:	2001      	movs	r0, #1
}
     d96:	4770      	bx	lr

00000d98 <dfll_enable_closed_loop>:
	/* Finally, stop the reference clock */
	genclk_disable(0);
}

void dfll_enable_closed_loop(const struct dfll_config *cfg, uint32_t dfll_id)
{
     d98:	b086      	sub	sp, #24
}

static inline void genclk_enable(const struct genclk_config *cfg,
		uint32_t id)
{
	 SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl | SCIF_GCCTRL_CEN;
     d9a:	6803      	ldr	r3, [r0, #0]
     d9c:	f043 0301 	orr.w	r3, r3, #1
     da0:	4a4a      	ldr	r2, [pc, #296]	; (ecc <dfll_enable_closed_loop+0x134>)
     da2:	6753      	str	r3, [r2, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     da4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     da8:	fab3 f383 	clz	r3, r3
     dac:	095b      	lsrs	r3, r3, #5
     dae:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     db0:	b672      	cpsid	i
     db2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     db6:	2100      	movs	r1, #0
     db8:	4b45      	ldr	r3, [pc, #276]	; (ed0 <dfll_enable_closed_loop+0x138>)
     dba:	7019      	strb	r1, [r3, #0]
	return flags;
     dbc:	9b01      	ldr	r3, [sp, #4]
	 * Enable the DFLL first, but don't wait for the DFLL0RDY bit
	 * because if the DFLL has been disabled before, the DFLL0RDY
	 * bit stays cleared until it is re-enabled.
	 */
	flags = cpu_irq_save();
	SCIF->SCIF_UNLOCK = SCIF_UNLOCK_KEY(0xAAUL)
     dbe:	4945      	ldr	r1, [pc, #276]	; (ed4 <dfll_enable_closed_loop+0x13c>)
     dc0:	6191      	str	r1, [r2, #24]
		| SCIF_UNLOCK_ADDR((uint32_t)&SCIF->SCIF_DFLL0CONF - (uint32_t)SCIF);
	SCIF->SCIF_DFLL0CONF = SCIF_DFLL0CONF_EN;
     dc2:	2101      	movs	r1, #1
     dc4:	6291      	str	r1, [r2, #40]	; 0x28
	if (cpu_irq_is_enabled_flags(flags))
     dc6:	b123      	cbz	r3, dd2 <dfll_enable_closed_loop+0x3a>
		cpu_irq_enable();
     dc8:	4b41      	ldr	r3, [pc, #260]	; (ed0 <dfll_enable_closed_loop+0x138>)
     dca:	7019      	strb	r1, [r3, #0]
     dcc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     dd0:	b662      	cpsie	i

	/*
	 * Then, configure the DFLL, taking care to wait for the
	 * DFLL0RDY bit before every step.
	 */
	dfll_write_reg(DFLL0STEP, cfg->step);
     dd2:	4a3e      	ldr	r2, [pc, #248]	; (ecc <dfll_enable_closed_loop+0x134>)
     dd4:	6953      	ldr	r3, [r2, #20]
     dd6:	f013 0f08 	tst.w	r3, #8
     dda:	d0fb      	beq.n	dd4 <dfll_enable_closed_loop+0x3c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     ddc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     de0:	fab3 f383 	clz	r3, r3
     de4:	095b      	lsrs	r3, r3, #5
     de6:	9302      	str	r3, [sp, #8]
  __ASM volatile ("cpsid i" : : : "memory");
     de8:	b672      	cpsid	i
     dea:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     dee:	2200      	movs	r2, #0
     df0:	4b37      	ldr	r3, [pc, #220]	; (ed0 <dfll_enable_closed_loop+0x138>)
     df2:	701a      	strb	r2, [r3, #0]
	return flags;
     df4:	9a02      	ldr	r2, [sp, #8]
     df6:	4b35      	ldr	r3, [pc, #212]	; (ecc <dfll_enable_closed_loop+0x134>)
     df8:	4937      	ldr	r1, [pc, #220]	; (ed8 <dfll_enable_closed_loop+0x140>)
     dfa:	6199      	str	r1, [r3, #24]
     dfc:	68c1      	ldr	r1, [r0, #12]
     dfe:	6359      	str	r1, [r3, #52]	; 0x34
	if (cpu_irq_is_enabled_flags(flags))
     e00:	b12a      	cbz	r2, e0e <dfll_enable_closed_loop+0x76>
		cpu_irq_enable();
     e02:	2201      	movs	r2, #1
     e04:	4b32      	ldr	r3, [pc, #200]	; (ed0 <dfll_enable_closed_loop+0x138>)
     e06:	701a      	strb	r2, [r3, #0]
     e08:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e0c:	b662      	cpsie	i
	dfll_write_reg(DFLL0MUL, cfg->mul);
     e0e:	4a2f      	ldr	r2, [pc, #188]	; (ecc <dfll_enable_closed_loop+0x134>)
     e10:	6953      	ldr	r3, [r2, #20]
     e12:	f013 0f08 	tst.w	r3, #8
     e16:	d0fb      	beq.n	e10 <dfll_enable_closed_loop+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e18:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     e1c:	fab3 f383 	clz	r3, r3
     e20:	095b      	lsrs	r3, r3, #5
     e22:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
     e24:	b672      	cpsid	i
     e26:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     e2a:	2200      	movs	r2, #0
     e2c:	4b28      	ldr	r3, [pc, #160]	; (ed0 <dfll_enable_closed_loop+0x138>)
     e2e:	701a      	strb	r2, [r3, #0]
	return flags;
     e30:	9a03      	ldr	r2, [sp, #12]
     e32:	4b26      	ldr	r3, [pc, #152]	; (ecc <dfll_enable_closed_loop+0x134>)
     e34:	4929      	ldr	r1, [pc, #164]	; (edc <dfll_enable_closed_loop+0x144>)
     e36:	6199      	str	r1, [r3, #24]
     e38:	6881      	ldr	r1, [r0, #8]
     e3a:	6319      	str	r1, [r3, #48]	; 0x30
	if (cpu_irq_is_enabled_flags(flags))
     e3c:	b12a      	cbz	r2, e4a <dfll_enable_closed_loop+0xb2>
		cpu_irq_enable();
     e3e:	2201      	movs	r2, #1
     e40:	4b23      	ldr	r3, [pc, #140]	; (ed0 <dfll_enable_closed_loop+0x138>)
     e42:	701a      	strb	r2, [r3, #0]
     e44:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e48:	b662      	cpsie	i
	dfll_write_reg(DFLL0SSG, cfg->ssg);
     e4a:	4a20      	ldr	r2, [pc, #128]	; (ecc <dfll_enable_closed_loop+0x134>)
     e4c:	6953      	ldr	r3, [r2, #20]
     e4e:	f013 0f08 	tst.w	r3, #8
     e52:	d0fb      	beq.n	e4c <dfll_enable_closed_loop+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e54:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     e58:	fab3 f383 	clz	r3, r3
     e5c:	095b      	lsrs	r3, r3, #5
     e5e:	9304      	str	r3, [sp, #16]
  __ASM volatile ("cpsid i" : : : "memory");
     e60:	b672      	cpsid	i
     e62:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     e66:	2200      	movs	r2, #0
     e68:	4b19      	ldr	r3, [pc, #100]	; (ed0 <dfll_enable_closed_loop+0x138>)
     e6a:	701a      	strb	r2, [r3, #0]
	return flags;
     e6c:	9a04      	ldr	r2, [sp, #16]
     e6e:	4b17      	ldr	r3, [pc, #92]	; (ecc <dfll_enable_closed_loop+0x134>)
     e70:	491b      	ldr	r1, [pc, #108]	; (ee0 <dfll_enable_closed_loop+0x148>)
     e72:	6199      	str	r1, [r3, #24]
     e74:	6901      	ldr	r1, [r0, #16]
     e76:	6399      	str	r1, [r3, #56]	; 0x38
	if (cpu_irq_is_enabled_flags(flags))
     e78:	b12a      	cbz	r2, e86 <dfll_enable_closed_loop+0xee>
		cpu_irq_enable();
     e7a:	2201      	movs	r2, #1
     e7c:	4b14      	ldr	r3, [pc, #80]	; (ed0 <dfll_enable_closed_loop+0x138>)
     e7e:	701a      	strb	r2, [r3, #0]
     e80:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e84:	b662      	cpsie	i
	dfll_write_reg(DFLL0CONF, cfg->conf | SCIF_DFLL0CONF_EN);
     e86:	4a11      	ldr	r2, [pc, #68]	; (ecc <dfll_enable_closed_loop+0x134>)
     e88:	6953      	ldr	r3, [r2, #20]
     e8a:	f013 0f08 	tst.w	r3, #8
     e8e:	d0fb      	beq.n	e88 <dfll_enable_closed_loop+0xf0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e90:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     e94:	fab3 f383 	clz	r3, r3
     e98:	095b      	lsrs	r3, r3, #5
     e9a:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
     e9c:	b672      	cpsid	i
     e9e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     ea2:	2200      	movs	r2, #0
     ea4:	4b0a      	ldr	r3, [pc, #40]	; (ed0 <dfll_enable_closed_loop+0x138>)
     ea6:	701a      	strb	r2, [r3, #0]
	return flags;
     ea8:	9905      	ldr	r1, [sp, #20]
     eaa:	4a08      	ldr	r2, [pc, #32]	; (ecc <dfll_enable_closed_loop+0x134>)
     eac:	4b09      	ldr	r3, [pc, #36]	; (ed4 <dfll_enable_closed_loop+0x13c>)
     eae:	6193      	str	r3, [r2, #24]
     eb0:	6843      	ldr	r3, [r0, #4]
     eb2:	f043 0301 	orr.w	r3, r3, #1
     eb6:	6293      	str	r3, [r2, #40]	; 0x28
	if (cpu_irq_is_enabled_flags(flags))
     eb8:	b129      	cbz	r1, ec6 <dfll_enable_closed_loop+0x12e>
		cpu_irq_enable();
     eba:	2201      	movs	r2, #1
     ebc:	4b04      	ldr	r3, [pc, #16]	; (ed0 <dfll_enable_closed_loop+0x138>)
     ebe:	701a      	strb	r2, [r3, #0]
     ec0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ec4:	b662      	cpsie	i
}
     ec6:	b006      	add	sp, #24
     ec8:	4770      	bx	lr
     eca:	bf00      	nop
     ecc:	400e0800 	.word	0x400e0800
     ed0:	2000002c 	.word	0x2000002c
     ed4:	aa000028 	.word	0xaa000028
     ed8:	aa000034 	.word	0xaa000034
     edc:	aa000030 	.word	0xaa000030
     ee0:	aa000038 	.word	0xaa000038

00000ee4 <dfll_enable_config_defaults>:
#ifdef CONFIG_DFLL0_SOURCE
	struct dfll_config dfllcfg;
#endif
	static bool open_loop_done = false;

	if((SCIF->SCIF_DFLL0CONF & SCIF_DFLL0CONF_MODE) &&
     ee4:	4b24      	ldr	r3, [pc, #144]	; (f78 <dfll_enable_config_defaults+0x94>)
     ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     ee8:	f013 0f02 	tst.w	r3, #2
     eec:	d009      	beq.n	f02 <dfll_enable_config_defaults+0x1e>
	   (SCIF->SCIF_DFLL0CONF & SCIF_DFLL0CONF_EN)) {
     eee:	4b22      	ldr	r3, [pc, #136]	; (f78 <dfll_enable_config_defaults+0x94>)
     ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if((SCIF->SCIF_DFLL0CONF & SCIF_DFLL0CONF_MODE) &&
     ef2:	f013 0f01 	tst.w	r3, #1
     ef6:	d004      	beq.n	f02 <dfll_enable_config_defaults+0x1e>
}

static inline bool dfll_is_fine_locked(uint32_t dfll_id)
{
	UNUSED(dfll_id);
	return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0LOCKF);
     ef8:	4b1f      	ldr	r3, [pc, #124]	; (f78 <dfll_enable_config_defaults+0x94>)
     efa:	695b      	ldr	r3, [r3, #20]
		// Closed-loop mode
		if (dfll_is_fine_locked(dfll_id)) {
     efc:	f013 0f04 	tst.w	r3, #4
     f00:	d100      	bne.n	f04 <dfll_enable_config_defaults+0x20>
	}
	if (open_loop_done == true) {
		return;
	}

	switch (dfll_id) {
     f02:	b100      	cbz	r0, f06 <dfll_enable_config_defaults+0x22>
     f04:	4770      	bx	lr
{
     f06:	b500      	push	{lr}
     f08:	b089      	sub	sp, #36	; 0x24
     f0a:	4b1c      	ldr	r3, [pc, #112]	; (f7c <dfll_enable_config_defaults+0x98>)
     f0c:	695b      	ldr	r3, [r3, #20]
		/* Nothing to do */
		break;

#ifdef BOARD_OSC32_HZ
	case GENCLK_SRC_OSC32K:
		if (!osc_is_ready(OSC_ID_OSC32)) {
     f0e:	f013 0f01 	tst.w	r3, #1
     f12:	d028      	beq.n	f66 <dfll_enable_config_defaults+0x82>
	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
     f14:	f44f 7380 	mov.w	r3, #256	; 0x100
     f18:	9301      	str	r3, [sp, #4]
	SCIF->SCIF_DFLL0SYNC = SCIF_DFLL0SYNC_SYNC;
     f1a:	2201      	movs	r2, #1
     f1c:	4b16      	ldr	r3, [pc, #88]	; (f78 <dfll_enable_config_defaults+0x94>)
     f1e:	641a      	str	r2, [r3, #64]	; 0x40
	while (!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0RDY));
     f20:	461a      	mov	r2, r3
     f22:	6953      	ldr	r3, [r2, #20]
     f24:	f013 0f08 	tst.w	r3, #8
     f28:	d0fb      	beq.n	f22 <dfll_enable_config_defaults+0x3e>
	cfg->conf = SCIF->SCIF_DFLL0CONF;
     f2a:	4b13      	ldr	r3, [pc, #76]	; (f78 <dfll_enable_config_defaults+0x94>)
     f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		cfg->freq_range = DFLL_RANGE2;
     f2e:	2202      	movs	r2, #2
     f30:	f88d 201c 	strb.w	r2, [sp, #28]
	cfg->conf |=SCIF_DFLL0CONF_RANGE(cfg->freq_range);
     f34:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
     f38:	f043 1302 	orr.w	r3, r3, #131074	; 0x20002
     f3c:	9302      	str	r3, [sp, #8]
	cfg->mul = mul;
     f3e:	f44f 63b7 	mov.w	r3, #1464	; 0x5b8
     f42:	9303      	str	r3, [sp, #12]
	cfg->val = 0;
     f44:	2100      	movs	r1, #0
     f46:	9106      	str	r1, [sp, #24]
	cfg->step = (SCIF_DFLL0STEP_CSTEP(coarse)
     f48:	f04f 1304 	mov.w	r3, #262148	; 0x40004
     f4c:	9304      	str	r3, [sp, #16]
	cfg->ssg = 0;
     f4e:	9105      	str	r1, [sp, #20]
		dfll_config_init_closed_loop_mode(&dfllcfg,
			CONFIG_DFLL0_SOURCE,
			CONFIG_DFLL0_DIV,
			CONFIG_DFLL0_MUL);

		dfll_enable_closed_loop(&dfllcfg, dfll_id);
     f50:	a801      	add	r0, sp, #4
     f52:	4b0b      	ldr	r3, [pc, #44]	; (f80 <dfll_enable_config_defaults+0x9c>)
     f54:	4798      	blx	r3
	return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_DFLL0LOCKF);
     f56:	4a08      	ldr	r2, [pc, #32]	; (f78 <dfll_enable_config_defaults+0x94>)
     f58:	6953      	ldr	r3, [r2, #20]
		while (!dfll_is_fine_locked(dfll_id));
     f5a:	f013 0f04 	tst.w	r3, #4
     f5e:	d0fb      	beq.n	f58 <dfll_enable_config_defaults+0x74>

	default:
		Assert(false);
		break;
	}
}
     f60:	b009      	add	sp, #36	; 0x24
     f62:	f85d fb04 	ldr.w	pc, [sp], #4
		osc_priv_enable_osc32();
     f66:	4b07      	ldr	r3, [pc, #28]	; (f84 <dfll_enable_config_defaults+0xa0>)
     f68:	4798      	blx	r3
		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
     f6a:	4a04      	ldr	r2, [pc, #16]	; (f7c <dfll_enable_config_defaults+0x98>)
     f6c:	6953      	ldr	r3, [r2, #20]
     f6e:	f013 0f01 	tst.w	r3, #1
     f72:	d0fb      	beq.n	f6c <dfll_enable_config_defaults+0x88>
     f74:	e7ce      	b.n	f14 <dfll_enable_config_defaults+0x30>
     f76:	bf00      	nop
     f78:	400e0800 	.word	0x400e0800
     f7c:	400f0400 	.word	0x400f0400
     f80:	00000d99 	.word	0x00000d99
     f84:	00000f89 	.word	0x00000f89

00000f88 <osc_priv_enable_osc32>:
}
#endif /* BOARD_OSC0_HZ */

#ifdef BOARD_OSC32_HZ
void osc_priv_enable_osc32(void)
{
     f88:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     f8a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     f8e:	fab3 f383 	clz	r3, r3
     f92:	095b      	lsrs	r3, r3, #5
     f94:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     f96:	b672      	cpsid	i
     f98:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     f9c:	2200      	movs	r2, #0
     f9e:	4b08      	ldr	r3, [pc, #32]	; (fc0 <osc_priv_enable_osc32+0x38>)
     fa0:	701a      	strb	r2, [r3, #0]
	return flags;
     fa2:	9a01      	ldr	r2, [sp, #4]
	irqflags_t flags;

	flags = cpu_irq_save();
	BSCIF->BSCIF_UNLOCK = BSCIF_UNLOCK_KEY(0xAAu)
     fa4:	4b07      	ldr	r3, [pc, #28]	; (fc4 <osc_priv_enable_osc32+0x3c>)
     fa6:	4908      	ldr	r1, [pc, #32]	; (fc8 <osc_priv_enable_osc32+0x40>)
     fa8:	6199      	str	r1, [r3, #24]
		| BSCIF_UNLOCK_ADDR((uint32_t)&BSCIF->BSCIF_OSCCTRL32 - (uint32_t)BSCIF);
	BSCIF->BSCIF_OSCCTRL32 =
     faa:	4908      	ldr	r1, [pc, #32]	; (fcc <osc_priv_enable_osc32+0x44>)
     fac:	6219      	str	r1, [r3, #32]
	if (cpu_irq_is_enabled_flags(flags))
     fae:	b12a      	cbz	r2, fbc <osc_priv_enable_osc32+0x34>
		cpu_irq_enable();
     fb0:	2201      	movs	r2, #1
     fb2:	4b03      	ldr	r3, [pc, #12]	; (fc0 <osc_priv_enable_osc32+0x38>)
     fb4:	701a      	strb	r2, [r3, #0]
     fb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     fba:	b662      	cpsie	i
			| OSC32_MODE_VALUE
			| BSCIF_OSCCTRL32_EN1K
			| BSCIF_OSCCTRL32_EN32K
			| BSCIF_OSCCTRL32_OSC32EN;
	cpu_irq_restore(flags);
}
     fbc:	b002      	add	sp, #8
     fbe:	4770      	bx	lr
     fc0:	2000002c 	.word	0x2000002c
     fc4:	400f0400 	.word	0x400f0400
     fc8:	aa000020 	.word	0xaa000020
     fcc:	0005a10d 	.word	0x0005a10d

00000fd0 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
{
     fd0:	b470      	push	{r4, r5, r6}
     fd2:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     fd4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
     fd8:	fab3 f383 	clz	r3, r3
     fdc:	095b      	lsrs	r3, r3, #5
     fde:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
     fe0:	b672      	cpsid	i
     fe2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     fe6:	2200      	movs	r2, #0
     fe8:	4b0e      	ldr	r3, [pc, #56]	; (1024 <__stack_size__+0x24>)
     fea:	701a      	strb	r2, [r3, #0]
	return flags;
     fec:	9d01      	ldr	r5, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
     fee:	0083      	lsls	r3, r0, #2
     ff0:	4c0d      	ldr	r4, [pc, #52]	; (1028 <__stack_size__+0x28>)
     ff2:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
	mask |= 1U << module_index;
     ff6:	2201      	movs	r2, #1
     ff8:	fa02 f101 	lsl.w	r1, r2, r1
     ffc:	4331      	orrs	r1, r6
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
     ffe:	3320      	adds	r3, #32
    1000:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
    1004:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
    1008:	4a08      	ldr	r2, [pc, #32]	; (102c <__stack_size__+0x2c>)
    100a:	6593      	str	r3, [r2, #88]	; 0x58
	*(&PM->PM_CPUMASK + bus_id) = mask;
    100c:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
	if (cpu_irq_is_enabled_flags(flags))
    1010:	b12d      	cbz	r5, 101e <__stack_size__+0x1e>
		cpu_irq_enable();
    1012:	2201      	movs	r2, #1
    1014:	4b03      	ldr	r3, [pc, #12]	; (1024 <__stack_size__+0x24>)
    1016:	701a      	strb	r2, [r3, #0]
    1018:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    101c:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
    101e:	b003      	add	sp, #12
    1020:	bc70      	pop	{r4, r5, r6}
    1022:	4770      	bx	lr
    1024:	2000002c 	.word	0x2000002c
    1028:	400e0020 	.word	0x400e0020
    102c:	400e0000 	.word	0x400e0000

00001030 <sysclk_priv_disable_module>:
 * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be disabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
{
    1030:	b470      	push	{r4, r5, r6}
    1032:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1034:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1038:	fab3 f383 	clz	r3, r3
    103c:	095b      	lsrs	r3, r3, #5
    103e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1040:	b672      	cpsid	i
    1042:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1046:	2200      	movs	r2, #0
    1048:	4b0e      	ldr	r3, [pc, #56]	; (1084 <sysclk_priv_disable_module+0x54>)
    104a:	701a      	strb	r2, [r3, #0]
	return flags;
    104c:	9e01      	ldr	r6, [sp, #4]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Disable the clock */
	mask = *(&PM->PM_CPUMASK + bus_id);
    104e:	0083      	lsls	r3, r0, #2
    1050:	4d0d      	ldr	r5, [pc, #52]	; (1088 <sysclk_priv_disable_module+0x58>)
    1052:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
	mask &= ~(1U << module_index);
    1056:	2401      	movs	r4, #1
    1058:	fa04 f101 	lsl.w	r1, r4, r1
    105c:	ea22 0101 	bic.w	r1, r2, r1
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
    1060:	3320      	adds	r3, #32
    1062:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
    1066:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
    106a:	4a08      	ldr	r2, [pc, #32]	; (108c <sysclk_priv_disable_module+0x5c>)
    106c:	6593      	str	r3, [r2, #88]	; 0x58
	*(&PM->PM_CPUMASK + bus_id) = mask;
    106e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
	if (cpu_irq_is_enabled_flags(flags))
    1072:	b126      	cbz	r6, 107e <sysclk_priv_disable_module+0x4e>
		cpu_irq_enable();
    1074:	4b03      	ldr	r3, [pc, #12]	; (1084 <sysclk_priv_disable_module+0x54>)
    1076:	701c      	strb	r4, [r3, #0]
    1078:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    107c:	b662      	cpsie	i

	cpu_irq_restore(flags);
}
    107e:	b003      	add	sp, #12
    1080:	bc70      	pop	{r4, r5, r6}
    1082:	4770      	bx	lr
    1084:	2000002c 	.word	0x2000002c
    1088:	400e0020 	.word	0x400e0020
    108c:	400e0000 	.word	0x400e0000

00001090 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_enable_pba_module(uint32_t module_index)
{
    1090:	b530      	push	{r4, r5, lr}
    1092:	b083      	sub	sp, #12
    1094:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1096:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    109a:	fab3 f383 	clz	r3, r3
    109e:	095b      	lsrs	r3, r3, #5
    10a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    10a2:	b672      	cpsid	i
    10a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    10a8:	2200      	movs	r2, #0
    10aa:	4b0c      	ldr	r3, [pc, #48]	; (10dc <sysclk_enable_pba_module+0x4c>)
    10ac:	701a      	strb	r2, [r3, #0]
	return flags;
    10ae:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
    10b0:	4b0b      	ldr	r3, [pc, #44]	; (10e0 <sysclk_enable_pba_module+0x50>)
    10b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    10b4:	b163      	cbz	r3, 10d0 <sysclk_enable_pba_module+0x40>
	if (cpu_irq_is_enabled_flags(flags))
    10b6:	b12d      	cbz	r5, 10c4 <sysclk_enable_pba_module+0x34>
		cpu_irq_enable();
    10b8:	2201      	movs	r2, #1
    10ba:	4b08      	ldr	r3, [pc, #32]	; (10dc <sysclk_enable_pba_module+0x4c>)
    10bc:	701a      	strb	r2, [r3, #0]
    10be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    10c2:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
    10c4:	4621      	mov	r1, r4
    10c6:	2002      	movs	r0, #2
    10c8:	4b06      	ldr	r3, [pc, #24]	; (10e4 <sysclk_enable_pba_module+0x54>)
    10ca:	4798      	blx	r3
}
    10cc:	b003      	add	sp, #12
    10ce:	bd30      	pop	{r4, r5, pc}
 * \brief Enable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(uint32_t module_index)
{
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    10d0:	2105      	movs	r1, #5
    10d2:	2001      	movs	r0, #1
    10d4:	4b03      	ldr	r3, [pc, #12]	; (10e4 <sysclk_enable_pba_module+0x54>)
    10d6:	4798      	blx	r3
    10d8:	e7ed      	b.n	10b6 <sysclk_enable_pba_module+0x26>
    10da:	bf00      	nop
    10dc:	2000002c 	.word	0x2000002c
    10e0:	400e0000 	.word	0x400e0000
    10e4:	00000fd1 	.word	0x00000fd1

000010e8 <sysclk_disable_pba_module>:
/**
 * \brief Disable a module clock derived from the PBA clock
 * \param module_index Index of the module clock in the PBAMASK register
 */
void sysclk_disable_pba_module(uint32_t module_index)
{
    10e8:	b510      	push	{r4, lr}
    10ea:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
    10ec:	4601      	mov	r1, r0
    10ee:	2002      	movs	r0, #2
    10f0:	4b0f      	ldr	r3, [pc, #60]	; (1130 <sysclk_disable_pba_module+0x48>)
    10f2:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    10f4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    10f8:	fab3 f383 	clz	r3, r3
    10fc:	095b      	lsrs	r3, r3, #5
    10fe:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1100:	b672      	cpsid	i
    1102:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1106:	2200      	movs	r2, #0
    1108:	4b0a      	ldr	r3, [pc, #40]	; (1134 <sysclk_disable_pba_module+0x4c>)
    110a:	701a      	strb	r2, [r3, #0]
	return flags;
    110c:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBAMASK == 0) {
    110e:	4b0a      	ldr	r3, [pc, #40]	; (1138 <sysclk_disable_pba_module+0x50>)
    1110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1112:	b143      	cbz	r3, 1126 <sysclk_disable_pba_module+0x3e>
	if (cpu_irq_is_enabled_flags(flags))
    1114:	b12c      	cbz	r4, 1122 <sysclk_disable_pba_module+0x3a>
		cpu_irq_enable();
    1116:	2201      	movs	r2, #1
    1118:	4b06      	ldr	r3, [pc, #24]	; (1134 <sysclk_disable_pba_module+0x4c>)
    111a:	701a      	strb	r2, [r3, #0]
    111c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1120:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBA_BRIDGE);
	}

	cpu_irq_restore(flags);
}
    1122:	b002      	add	sp, #8
    1124:	bd10      	pop	{r4, pc}
 * \brief Disable a module clock derived from the HSB clock
 * \param module_index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(uint32_t module_index)
{
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    1126:	2105      	movs	r1, #5
    1128:	2001      	movs	r0, #1
    112a:	4b01      	ldr	r3, [pc, #4]	; (1130 <sysclk_disable_pba_module+0x48>)
    112c:	4798      	blx	r3
    112e:	e7f1      	b.n	1114 <sysclk_disable_pba_module+0x2c>
    1130:	00001031 	.word	0x00001031
    1134:	2000002c 	.word	0x2000002c
    1138:	400e0000 	.word	0x400e0000

0000113c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(uint32_t module_index)
{
    113c:	b530      	push	{r4, r5, lr}
    113e:	b083      	sub	sp, #12
    1140:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1142:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1146:	fab3 f383 	clz	r3, r3
    114a:	095b      	lsrs	r3, r3, #5
    114c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    114e:	b672      	cpsid	i
    1150:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1154:	2200      	movs	r2, #0
    1156:	4b0c      	ldr	r3, [pc, #48]	; (1188 <sysclk_enable_pbb_module+0x4c>)
    1158:	701a      	strb	r2, [r3, #0]
	return flags;
    115a:	9d01      	ldr	r5, [sp, #4]
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
    115c:	4b0b      	ldr	r3, [pc, #44]	; (118c <sysclk_enable_pbb_module+0x50>)
    115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1160:	b163      	cbz	r3, 117c <sysclk_enable_pbb_module+0x40>
	if (cpu_irq_is_enabled_flags(flags))
    1162:	b12d      	cbz	r5, 1170 <sysclk_enable_pbb_module+0x34>
		cpu_irq_enable();
    1164:	2201      	movs	r2, #1
    1166:	4b08      	ldr	r3, [pc, #32]	; (1188 <sysclk_enable_pbb_module+0x4c>)
    1168:	701a      	strb	r2, [r3, #0]
    116a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    116e:	b662      	cpsie	i
	}

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
    1170:	4621      	mov	r1, r4
    1172:	2003      	movs	r0, #3
    1174:	4b06      	ldr	r3, [pc, #24]	; (1190 <sysclk_enable_pbb_module+0x54>)
    1176:	4798      	blx	r3
}
    1178:	b003      	add	sp, #12
    117a:	bd30      	pop	{r4, r5, pc}
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    117c:	2106      	movs	r1, #6
    117e:	2001      	movs	r0, #1
    1180:	4b03      	ldr	r3, [pc, #12]	; (1190 <sysclk_enable_pbb_module+0x54>)
    1182:	4798      	blx	r3
    1184:	e7ed      	b.n	1162 <sysclk_enable_pbb_module+0x26>
    1186:	bf00      	nop
    1188:	2000002c 	.word	0x2000002c
    118c:	400e0000 	.word	0x400e0000
    1190:	00000fd1 	.word	0x00000fd1

00001194 <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param module_index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(uint32_t module_index)
{
    1194:	b510      	push	{r4, lr}
    1196:	b082      	sub	sp, #8
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
    1198:	4601      	mov	r1, r0
    119a:	2003      	movs	r0, #3
    119c:	4b0f      	ldr	r3, [pc, #60]	; (11dc <sysclk_disable_pbb_module+0x48>)
    119e:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    11a0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    11a4:	fab3 f383 	clz	r3, r3
    11a8:	095b      	lsrs	r3, r3, #5
    11aa:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    11ac:	b672      	cpsid	i
    11ae:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    11b2:	2200      	movs	r2, #0
    11b4:	4b0a      	ldr	r3, [pc, #40]	; (11e0 <sysclk_disable_pbb_module+0x4c>)
    11b6:	701a      	strb	r2, [r3, #0]
	return flags;
    11b8:	9c01      	ldr	r4, [sp, #4]

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	if (PM->PM_PBBMASK == 0) {
    11ba:	4b0a      	ldr	r3, [pc, #40]	; (11e4 <sysclk_disable_pbb_module+0x50>)
    11bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    11be:	b143      	cbz	r3, 11d2 <sysclk_disable_pbb_module+0x3e>
	if (cpu_irq_is_enabled_flags(flags))
    11c0:	b12c      	cbz	r4, 11ce <sysclk_disable_pbb_module+0x3a>
		cpu_irq_enable();
    11c2:	2201      	movs	r2, #1
    11c4:	4b06      	ldr	r3, [pc, #24]	; (11e0 <sysclk_disable_pbb_module+0x4c>)
    11c6:	701a      	strb	r2, [r3, #0]
    11c8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    11cc:	b662      	cpsie	i
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);
	}

	cpu_irq_restore(flags);
}
    11ce:	b002      	add	sp, #8
    11d0:	bd10      	pop	{r4, pc}
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    11d2:	2106      	movs	r1, #6
    11d4:	2001      	movs	r0, #1
    11d6:	4b01      	ldr	r3, [pc, #4]	; (11dc <sysclk_disable_pbb_module+0x48>)
    11d8:	4798      	blx	r3
    11da:	e7f1      	b.n	11c0 <sysclk_disable_pbb_module+0x2c>
    11dc:	00001031 	.word	0x00001031
    11e0:	2000002c 	.word	0x2000002c
    11e4:	400e0000 	.word	0x400e0000

000011e8 <sysclk_get_peripheral_bus_hz>:
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
    11e8:	4b5b      	ldr	r3, [pc, #364]	; (1358 <sysclk_get_peripheral_bus_hz+0x170>)
    11ea:	4298      	cmp	r0, r3
    11ec:	d027      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    11ee:	d859      	bhi.n	12a4 <sysclk_get_peripheral_bus_hz+0xbc>
    11f0:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
    11f4:	4298      	cmp	r0, r3
    11f6:	d022      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    11f8:	d910      	bls.n	121c <sysclk_get_peripheral_bus_hz+0x34>
    11fa:	4b58      	ldr	r3, [pc, #352]	; (135c <sysclk_get_peripheral_bus_hz+0x174>)
    11fc:	4298      	cmp	r0, r3
    11fe:	d01e      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1200:	d936      	bls.n	1270 <sysclk_get_peripheral_bus_hz+0x88>
    1202:	4b57      	ldr	r3, [pc, #348]	; (1360 <sysclk_get_peripheral_bus_hz+0x178>)
    1204:	4298      	cmp	r0, r3
    1206:	d01a      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1208:	d844      	bhi.n	1294 <sysclk_get_peripheral_bus_hz+0xac>
    120a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
    120e:	4298      	cmp	r0, r3
    1210:	d015      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1212:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    1216:	4298      	cmp	r0, r3
    1218:	d117      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    121a:	e010      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    121c:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    1220:	4298      	cmp	r0, r3
    1222:	d00c      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1224:	d813      	bhi.n	124e <sysclk_get_peripheral_bus_hz+0x66>
    1226:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    122a:	4298      	cmp	r0, r3
    122c:	d007      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    122e:	d909      	bls.n	1244 <sysclk_get_peripheral_bus_hz+0x5c>
    1230:	4b4c      	ldr	r3, [pc, #304]	; (1364 <sysclk_get_peripheral_bus_hz+0x17c>)
    1232:	4298      	cmp	r0, r3
    1234:	d003      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1236:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    123a:	4298      	cmp	r0, r3
    123c:	d105      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
	case TWIM2_ADDR:
	case TWIM3_ADDR:
	#if !SAM4LS
	case LCDCA_ADDR:
	#endif
		return sysclk_get_pba_hz();
    123e:	f04f 7037 	mov.w	r0, #47972352	; 0x2dc0000

	default:
		Assert(false);
		return 0;
	}
}
    1242:	4770      	bx	lr
	switch ((uintptr_t)module) {
    1244:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    1248:	d0f9      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
		return 0;
    124a:	2000      	movs	r0, #0
    124c:	4770      	bx	lr
	switch ((uintptr_t)module) {
    124e:	4b46      	ldr	r3, [pc, #280]	; (1368 <sysclk_get_peripheral_bus_hz+0x180>)
    1250:	4298      	cmp	r0, r3
    1252:	d0f4      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1254:	d907      	bls.n	1266 <sysclk_get_peripheral_bus_hz+0x7e>
    1256:	4b45      	ldr	r3, [pc, #276]	; (136c <sysclk_get_peripheral_bus_hz+0x184>)
    1258:	4298      	cmp	r0, r3
    125a:	d0f0      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    125c:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
    1260:	4298      	cmp	r0, r3
    1262:	d1f2      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1264:	e7eb      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1266:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
    126a:	4298      	cmp	r0, r3
    126c:	d1ed      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    126e:	e7e6      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1270:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    1274:	4298      	cmp	r0, r3
    1276:	d0e2      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1278:	d907      	bls.n	128a <sysclk_get_peripheral_bus_hz+0xa2>
    127a:	4b3d      	ldr	r3, [pc, #244]	; (1370 <sysclk_get_peripheral_bus_hz+0x188>)
    127c:	4298      	cmp	r0, r3
    127e:	d0de      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1280:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    1284:	4298      	cmp	r0, r3
    1286:	d1e0      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1288:	e7d9      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    128a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    128e:	4298      	cmp	r0, r3
    1290:	d1db      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1292:	e7d4      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1294:	4b37      	ldr	r3, [pc, #220]	; (1374 <sysclk_get_peripheral_bus_hz+0x18c>)
    1296:	4298      	cmp	r0, r3
    1298:	d0d1      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    129a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    129e:	4298      	cmp	r0, r3
    12a0:	d1d3      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    12a2:	e7cc      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12a4:	4b34      	ldr	r3, [pc, #208]	; (1378 <sysclk_get_peripheral_bus_hz+0x190>)
    12a6:	4298      	cmp	r0, r3
    12a8:	d0c9      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12aa:	d910      	bls.n	12ce <sysclk_get_peripheral_bus_hz+0xe6>
    12ac:	4b33      	ldr	r3, [pc, #204]	; (137c <sysclk_get_peripheral_bus_hz+0x194>)
    12ae:	4298      	cmp	r0, r3
    12b0:	d0c5      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12b2:	d934      	bls.n	131e <sysclk_get_peripheral_bus_hz+0x136>
    12b4:	4b32      	ldr	r3, [pc, #200]	; (1380 <sysclk_get_peripheral_bus_hz+0x198>)
    12b6:	4298      	cmp	r0, r3
    12b8:	d0c1      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12ba:	d842      	bhi.n	1342 <sysclk_get_peripheral_bus_hz+0x15a>
    12bc:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    12c0:	4298      	cmp	r0, r3
    12c2:	d0bc      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    12c8:	4298      	cmp	r0, r3
    12ca:	d1be      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    12cc:	e7b7      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12ce:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
    12d2:	4298      	cmp	r0, r3
    12d4:	d0b3      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12d6:	d811      	bhi.n	12fc <sysclk_get_peripheral_bus_hz+0x114>
    12d8:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
    12dc:	4298      	cmp	r0, r3
    12de:	d0ae      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12e0:	d907      	bls.n	12f2 <sysclk_get_peripheral_bus_hz+0x10a>
    12e2:	4b28      	ldr	r3, [pc, #160]	; (1384 <sysclk_get_peripheral_bus_hz+0x19c>)
    12e4:	4298      	cmp	r0, r3
    12e6:	d0aa      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    12ec:	4298      	cmp	r0, r3
    12ee:	d1ac      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    12f0:	e7a5      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12f2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    12f6:	4298      	cmp	r0, r3
    12f8:	d1a7      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    12fa:	e7a0      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    12fc:	4b22      	ldr	r3, [pc, #136]	; (1388 <sysclk_get_peripheral_bus_hz+0x1a0>)
    12fe:	4298      	cmp	r0, r3
    1300:	d09d      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1302:	d907      	bls.n	1314 <sysclk_get_peripheral_bus_hz+0x12c>
    1304:	4b21      	ldr	r3, [pc, #132]	; (138c <sysclk_get_peripheral_bus_hz+0x1a4>)
    1306:	4298      	cmp	r0, r3
    1308:	d099      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    130a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    130e:	4298      	cmp	r0, r3
    1310:	d19b      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1312:	e794      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1314:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
    1318:	4298      	cmp	r0, r3
    131a:	d196      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    131c:	e78f      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    131e:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
    1322:	4298      	cmp	r0, r3
    1324:	d08b      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1326:	d907      	bls.n	1338 <sysclk_get_peripheral_bus_hz+0x150>
    1328:	4b19      	ldr	r3, [pc, #100]	; (1390 <sysclk_get_peripheral_bus_hz+0x1a8>)
    132a:	4298      	cmp	r0, r3
    132c:	d087      	beq.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    132e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    1332:	4298      	cmp	r0, r3
    1334:	d189      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1336:	e782      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1338:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
    133c:	4298      	cmp	r0, r3
    133e:	d184      	bne.n	124a <sysclk_get_peripheral_bus_hz+0x62>
    1340:	e77d      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1342:	4b14      	ldr	r3, [pc, #80]	; (1394 <sysclk_get_peripheral_bus_hz+0x1ac>)
    1344:	4298      	cmp	r0, r3
    1346:	f43f af7a 	beq.w	123e <sysclk_get_peripheral_bus_hz+0x56>
    134a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    134e:	4298      	cmp	r0, r3
    1350:	f47f af7b 	bne.w	124a <sysclk_get_peripheral_bus_hz+0x62>
    1354:	e773      	b.n	123e <sysclk_get_peripheral_bus_hz+0x56>
    1356:	bf00      	nop
    1358:	40078000 	.word	0x40078000
    135c:	40040000 	.word	0x40040000
    1360:	40068000 	.word	0x40068000
    1364:	40010000 	.word	0x40010000
    1368:	4001c000 	.word	0x4001c000
    136c:	4001c400 	.word	0x4001c400
    1370:	40038000 	.word	0x40038000
    1374:	4006c000 	.word	0x4006c000
    1378:	400e0000 	.word	0x400e0000
    137c:	400f0000 	.word	0x400f0000
    1380:	400f0c00 	.word	0x400f0c00
    1384:	400a0000 	.word	0x400a0000
    1388:	400a4000 	.word	0x400a4000
    138c:	400a5000 	.word	0x400a5000
    1390:	400e0c00 	.word	0x400e0c00
    1394:	400f1000 	.word	0x400f1000

00001398 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_enable_peripheral_clock(const volatile void *module)
{
    1398:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
    139a:	4bae      	ldr	r3, [pc, #696]	; (1654 <sysclk_enable_peripheral_clock+0x2bc>)
    139c:	4298      	cmp	r0, r3
    139e:	f000 81a0 	beq.w	16e2 <sysclk_enable_peripheral_clock+0x34a>
    13a2:	d924      	bls.n	13ee <sysclk_enable_peripheral_clock+0x56>
    13a4:	4bac      	ldr	r3, [pc, #688]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    13a6:	4298      	cmp	r0, r3
    13a8:	f000 81c3 	beq.w	1732 <sysclk_enable_peripheral_clock+0x39a>
    13ac:	f200 80e6 	bhi.w	157c <sysclk_enable_peripheral_clock+0x1e4>
    13b0:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
    13b4:	4298      	cmp	r0, r3
    13b6:	f000 81a4 	beq.w	1702 <sysclk_enable_peripheral_clock+0x36a>
    13ba:	f240 80b0 	bls.w	151e <sysclk_enable_peripheral_clock+0x186>
    13be:	4ba7      	ldr	r3, [pc, #668]	; (165c <sysclk_enable_peripheral_clock+0x2c4>)
    13c0:	4298      	cmp	r0, r3
    13c2:	f000 81aa 	beq.w	171a <sysclk_enable_peripheral_clock+0x382>
    13c6:	f200 80cb 	bhi.w	1560 <sysclk_enable_peripheral_clock+0x1c8>
    13ca:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
    13ce:	4298      	cmp	r0, r3
    13d0:	f000 819b 	beq.w	170a <sysclk_enable_peripheral_clock+0x372>
    13d4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
    13d8:	4298      	cmp	r0, r3
    13da:	f040 80c0 	bne.w	155e <sysclk_enable_peripheral_clock+0x1c6>
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    13de:	2104      	movs	r1, #4
    13e0:	2001      	movs	r0, #1
    13e2:	4b9f      	ldr	r3, [pc, #636]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    13e4:	4798      	blx	r3
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
		break;

	case CRCCU_ADDR:
		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
    13e6:	2004      	movs	r0, #4
    13e8:	4b9e      	ldr	r3, [pc, #632]	; (1664 <sysclk_enable_peripheral_clock+0x2cc>)
    13ea:	4798      	blx	r3
		break;
    13ec:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    13ee:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
    13f2:	4298      	cmp	r0, r3
    13f4:	f000 8122 	beq.w	163c <sysclk_enable_peripheral_clock+0x2a4>
    13f8:	d916      	bls.n	1428 <sysclk_enable_peripheral_clock+0x90>
    13fa:	4b9b      	ldr	r3, [pc, #620]	; (1668 <sysclk_enable_peripheral_clock+0x2d0>)
    13fc:	4298      	cmp	r0, r3
    13fe:	f000 8160 	beq.w	16c2 <sysclk_enable_peripheral_clock+0x32a>
    1402:	d95b      	bls.n	14bc <sysclk_enable_peripheral_clock+0x124>
    1404:	4b99      	ldr	r3, [pc, #612]	; (166c <sysclk_enable_peripheral_clock+0x2d4>)
    1406:	4298      	cmp	r0, r3
    1408:	f000 8163 	beq.w	16d2 <sysclk_enable_peripheral_clock+0x33a>
    140c:	d87a      	bhi.n	1504 <sysclk_enable_peripheral_clock+0x16c>
    140e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
    1412:	4298      	cmp	r0, r3
    1414:	f000 8159 	beq.w	16ca <sysclk_enable_peripheral_clock+0x332>
    1418:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    141c:	4298      	cmp	r0, r3
    141e:	d170      	bne.n	1502 <sysclk_enable_peripheral_clock+0x16a>
		sysclk_enable_pba_module(SYSCLK_ABDACB);
    1420:	2010      	movs	r0, #16
    1422:	4b93      	ldr	r3, [pc, #588]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1424:	4798      	blx	r3
		break;
    1426:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1428:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    142c:	4298      	cmp	r0, r3
    142e:	f000 80f9 	beq.w	1624 <sysclk_enable_peripheral_clock+0x28c>
    1432:	d821      	bhi.n	1478 <sysclk_enable_peripheral_clock+0xe0>
    1434:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    1438:	4298      	cmp	r0, r3
    143a:	f000 80e4 	beq.w	1606 <sysclk_enable_peripheral_clock+0x26e>
    143e:	d912      	bls.n	1466 <sysclk_enable_peripheral_clock+0xce>
    1440:	4b8c      	ldr	r3, [pc, #560]	; (1674 <sysclk_enable_peripheral_clock+0x2dc>)
    1442:	4298      	cmp	r0, r3
    1444:	f000 80e3 	beq.w	160e <sysclk_enable_peripheral_clock+0x276>
    1448:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    144c:	4298      	cmp	r0, r3
    144e:	d112      	bne.n	1476 <sysclk_enable_peripheral_clock+0xde>
		sysclk_enable_pba_module(SYSCLK_TC1);
    1450:	2003      	movs	r0, #3
    1452:	4b87      	ldr	r3, [pc, #540]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1454:	4798      	blx	r3
 */
static inline void sysclk_enable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    1456:	4b80      	ldr	r3, [pc, #512]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    1458:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    145a:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    145e:	4986      	ldr	r1, [pc, #536]	; (1678 <sysclk_enable_peripheral_clock+0x2e0>)
    1460:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    1462:	641a      	str	r2, [r3, #64]	; 0x40
    1464:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1466:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    146a:	d103      	bne.n	1474 <sysclk_enable_peripheral_clock+0xdc>
		sysclk_enable_pba_module(SYSCLK_IISC);
    146c:	2000      	movs	r0, #0
    146e:	4b80      	ldr	r3, [pc, #512]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1470:	4798      	blx	r3
		break;
    1472:	bd08      	pop	{r3, pc}
    1474:	bd08      	pop	{r3, pc}
    1476:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1478:	4b80      	ldr	r3, [pc, #512]	; (167c <sysclk_enable_peripheral_clock+0x2e4>)
    147a:	4298      	cmp	r0, r3
    147c:	f000 80d6 	beq.w	162c <sysclk_enable_peripheral_clock+0x294>
    1480:	d912      	bls.n	14a8 <sysclk_enable_peripheral_clock+0x110>
    1482:	4b7f      	ldr	r3, [pc, #508]	; (1680 <sysclk_enable_peripheral_clock+0x2e8>)
    1484:	4298      	cmp	r0, r3
    1486:	f000 80d5 	beq.w	1634 <sysclk_enable_peripheral_clock+0x29c>
    148a:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
    148e:	4298      	cmp	r0, r3
    1490:	d113      	bne.n	14ba <sysclk_enable_peripheral_clock+0x122>
		sysclk_enable_pba_module(SYSCLK_USART0);
    1492:	2008      	movs	r0, #8
    1494:	4b76      	ldr	r3, [pc, #472]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1496:	4798      	blx	r3
	temp_mask = PM->PM_PBADIVMASK;
    1498:	4b6f      	ldr	r3, [pc, #444]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    149a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    149c:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    14a0:	4975      	ldr	r1, [pc, #468]	; (1678 <sysclk_enable_peripheral_clock+0x2e0>)
    14a2:	6599      	str	r1, [r3, #88]	; 0x58
	PM->PM_PBADIVMASK = temp_mask;
    14a4:	641a      	str	r2, [r3, #64]	; 0x40
    14a6:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    14a8:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
    14ac:	4298      	cmp	r0, r3
    14ae:	d103      	bne.n	14b8 <sysclk_enable_peripheral_clock+0x120>
		sysclk_enable_pba_module(SYSCLK_TWIS0);
    14b0:	2005      	movs	r0, #5
    14b2:	4b6f      	ldr	r3, [pc, #444]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    14b4:	4798      	blx	r3
		break;
    14b6:	bd08      	pop	{r3, pc}
    14b8:	bd08      	pop	{r3, pc}
    14ba:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    14bc:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    14c0:	4298      	cmp	r0, r3
    14c2:	f000 80ef 	beq.w	16a4 <sysclk_enable_peripheral_clock+0x30c>
    14c6:	d90b      	bls.n	14e0 <sysclk_enable_peripheral_clock+0x148>
    14c8:	4b6e      	ldr	r3, [pc, #440]	; (1684 <sysclk_enable_peripheral_clock+0x2ec>)
    14ca:	4298      	cmp	r0, r3
    14cc:	f000 80f5 	beq.w	16ba <sysclk_enable_peripheral_clock+0x322>
    14d0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    14d4:	4298      	cmp	r0, r3
    14d6:	d113      	bne.n	1500 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pba_module(SYSCLK_DACC);
    14d8:	200d      	movs	r0, #13
    14da:	4b65      	ldr	r3, [pc, #404]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    14dc:	4798      	blx	r3
		break;
    14de:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    14e0:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    14e4:	4298      	cmp	r0, r3
    14e6:	d10a      	bne.n	14fe <sysclk_enable_peripheral_clock+0x166>
		sysclk_enable_pba_module(SYSCLK_USART2);
    14e8:	200a      	movs	r0, #10
    14ea:	4b61      	ldr	r3, [pc, #388]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    14ec:	4798      	blx	r3
	temp_mask = PM->PM_PBADIVMASK;
    14ee:	4b5a      	ldr	r3, [pc, #360]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    14f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    14f2:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    14f6:	4960      	ldr	r1, [pc, #384]	; (1678 <sysclk_enable_peripheral_clock+0x2e0>)
    14f8:	6599      	str	r1, [r3, #88]	; 0x58
	PM->PM_PBADIVMASK = temp_mask;
    14fa:	641a      	str	r2, [r3, #64]	; 0x40
    14fc:	bd08      	pop	{r3, pc}
    14fe:	bd08      	pop	{r3, pc}
    1500:	bd08      	pop	{r3, pc}
    1502:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1504:	4b60      	ldr	r3, [pc, #384]	; (1688 <sysclk_enable_peripheral_clock+0x2f0>)
    1506:	4298      	cmp	r0, r3
    1508:	f000 80e7 	beq.w	16da <sysclk_enable_peripheral_clock+0x342>
    150c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    1510:	4298      	cmp	r0, r3
    1512:	d103      	bne.n	151c <sysclk_enable_peripheral_clock+0x184>
		sysclk_enable_pba_module(SYSCLK_CATB);
    1514:	2013      	movs	r0, #19
    1516:	4b56      	ldr	r3, [pc, #344]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1518:	4798      	blx	r3
		break;
    151a:	bd08      	pop	{r3, pc}
    151c:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    151e:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
    1522:	4298      	cmp	r0, r3
    1524:	f000 80e1 	beq.w	16ea <sysclk_enable_peripheral_clock+0x352>
    1528:	d90f      	bls.n	154a <sysclk_enable_peripheral_clock+0x1b2>
    152a:	4b58      	ldr	r3, [pc, #352]	; (168c <sysclk_enable_peripheral_clock+0x2f4>)
    152c:	4298      	cmp	r0, r3
    152e:	f000 80e0 	beq.w	16f2 <sysclk_enable_peripheral_clock+0x35a>
    1532:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    1536:	4298      	cmp	r0, r3
    1538:	d110      	bne.n	155c <sysclk_enable_peripheral_clock+0x1c4>
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    153a:	2102      	movs	r1, #2
    153c:	2001      	movs	r0, #1
    153e:	4b48      	ldr	r3, [pc, #288]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    1540:	4798      	blx	r3
		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
    1542:	2001      	movs	r0, #1
    1544:	4b47      	ldr	r3, [pc, #284]	; (1664 <sysclk_enable_peripheral_clock+0x2cc>)
    1546:	4798      	blx	r3
		break;
    1548:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    154a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    154e:	4298      	cmp	r0, r3
    1550:	d103      	bne.n	155a <sysclk_enable_peripheral_clock+0x1c2>
		sysclk_enable_pba_module(SYSCLK_TWIM3);
    1552:	2016      	movs	r0, #22
    1554:	4b46      	ldr	r3, [pc, #280]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1556:	4798      	blx	r3
		break;
    1558:	bd08      	pop	{r3, pc}
    155a:	bd08      	pop	{r3, pc}
    155c:	bd08      	pop	{r3, pc}
    155e:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1560:	4b4b      	ldr	r3, [pc, #300]	; (1690 <sysclk_enable_peripheral_clock+0x2f8>)
    1562:	4298      	cmp	r0, r3
    1564:	f000 80e1 	beq.w	172a <sysclk_enable_peripheral_clock+0x392>
    1568:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
    156c:	4298      	cmp	r0, r3
    156e:	d104      	bne.n	157a <sysclk_enable_peripheral_clock+0x1e2>
    1570:	2109      	movs	r1, #9
    1572:	2001      	movs	r0, #1
    1574:	4b3a      	ldr	r3, [pc, #232]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    1576:	4798      	blx	r3
    1578:	bd08      	pop	{r3, pc}
    157a:	bd08      	pop	{r3, pc}
    157c:	4b45      	ldr	r3, [pc, #276]	; (1694 <sysclk_enable_peripheral_clock+0x2fc>)
    157e:	4298      	cmp	r0, r3
    1580:	f000 80e6 	beq.w	1750 <sysclk_enable_peripheral_clock+0x3b8>
    1584:	d912      	bls.n	15ac <sysclk_enable_peripheral_clock+0x214>
    1586:	4b44      	ldr	r3, [pc, #272]	; (1698 <sysclk_enable_peripheral_clock+0x300>)
    1588:	4298      	cmp	r0, r3
    158a:	f000 80eb 	beq.w	1764 <sysclk_enable_peripheral_clock+0x3cc>
    158e:	d82c      	bhi.n	15ea <sysclk_enable_peripheral_clock+0x252>
    1590:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    1594:	4298      	cmp	r0, r3
    1596:	f000 80e0 	beq.w	175a <sysclk_enable_peripheral_clock+0x3c2>
    159a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    159e:	4298      	cmp	r0, r3
    15a0:	d122      	bne.n	15e8 <sysclk_enable_peripheral_clock+0x250>
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
    15a2:	2102      	movs	r1, #2
    15a4:	2005      	movs	r0, #5
    15a6:	4b2e      	ldr	r3, [pc, #184]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    15a8:	4798      	blx	r3
    15aa:	bd08      	pop	{r3, pc}
    15ac:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
    15b0:	4298      	cmp	r0, r3
    15b2:	f000 80c3 	beq.w	173c <sysclk_enable_peripheral_clock+0x3a4>
    15b6:	d90c      	bls.n	15d2 <sysclk_enable_peripheral_clock+0x23a>
    15b8:	4b38      	ldr	r3, [pc, #224]	; (169c <sysclk_enable_peripheral_clock+0x304>)
    15ba:	4298      	cmp	r0, r3
    15bc:	f000 80c3 	beq.w	1746 <sysclk_enable_peripheral_clock+0x3ae>
    15c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    15c4:	4298      	cmp	r0, r3
    15c6:	d10e      	bne.n	15e6 <sysclk_enable_peripheral_clock+0x24e>
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
    15c8:	2104      	movs	r1, #4
    15ca:	4608      	mov	r0, r1
    15cc:	4b24      	ldr	r3, [pc, #144]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    15ce:	4798      	blx	r3
    15d0:	bd08      	pop	{r3, pc}
    15d2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
    15d6:	4298      	cmp	r0, r3
    15d8:	d104      	bne.n	15e4 <sysclk_enable_peripheral_clock+0x24c>
    15da:	2101      	movs	r1, #1
    15dc:	2004      	movs	r0, #4
    15de:	4b20      	ldr	r3, [pc, #128]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    15e0:	4798      	blx	r3
    15e2:	bd08      	pop	{r3, pc}
    15e4:	bd08      	pop	{r3, pc}
    15e6:	bd08      	pop	{r3, pc}
    15e8:	bd08      	pop	{r3, pc}
    15ea:	4b2d      	ldr	r3, [pc, #180]	; (16a0 <sysclk_enable_peripheral_clock+0x308>)
    15ec:	4298      	cmp	r0, r3
    15ee:	f000 80be 	beq.w	176e <sysclk_enable_peripheral_clock+0x3d6>
    15f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    15f6:	4298      	cmp	r0, r3
    15f8:	d104      	bne.n	1604 <sysclk_enable_peripheral_clock+0x26c>
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
    15fa:	2105      	movs	r1, #5
    15fc:	4608      	mov	r0, r1
    15fe:	4b18      	ldr	r3, [pc, #96]	; (1660 <sysclk_enable_peripheral_clock+0x2c8>)
    1600:	4798      	blx	r3
    1602:	bd08      	pop	{r3, pc}
    1604:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_SPI);
    1606:	2001      	movs	r0, #1
    1608:	4b19      	ldr	r3, [pc, #100]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    160a:	4798      	blx	r3
		break;
    160c:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TC0);
    160e:	2002      	movs	r0, #2
    1610:	4b17      	ldr	r3, [pc, #92]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1612:	4798      	blx	r3
	temp_mask = PM->PM_PBADIVMASK;
    1614:	4b10      	ldr	r3, [pc, #64]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    1616:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    1618:	f042 0255 	orr.w	r2, r2, #85	; 0x55
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    161c:	4916      	ldr	r1, [pc, #88]	; (1678 <sysclk_enable_peripheral_clock+0x2e0>)
    161e:	6599      	str	r1, [r3, #88]	; 0x58
	PM->PM_PBADIVMASK = temp_mask;
    1620:	641a      	str	r2, [r3, #64]	; 0x40
    1622:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TWIM0);
    1624:	2004      	movs	r0, #4
    1626:	4b12      	ldr	r3, [pc, #72]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1628:	4798      	blx	r3
		break;
    162a:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TWIM1);
    162c:	2006      	movs	r0, #6
    162e:	4b10      	ldr	r3, [pc, #64]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1630:	4798      	blx	r3
		break;
    1632:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TWIS1);
    1634:	2007      	movs	r0, #7
    1636:	4b0e      	ldr	r3, [pc, #56]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1638:	4798      	blx	r3
		break;
    163a:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_USART1);
    163c:	2009      	movs	r0, #9
    163e:	4b0c      	ldr	r3, [pc, #48]	; (1670 <sysclk_enable_peripheral_clock+0x2d8>)
    1640:	4798      	blx	r3
	temp_mask = PM->PM_PBADIVMASK;
    1642:	4b05      	ldr	r3, [pc, #20]	; (1658 <sysclk_enable_peripheral_clock+0x2c0>)
    1644:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    1646:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    164a:	490b      	ldr	r1, [pc, #44]	; (1678 <sysclk_enable_peripheral_clock+0x2e0>)
    164c:	6599      	str	r1, [r3, #88]	; 0x58
	PM->PM_PBADIVMASK = temp_mask;
    164e:	641a      	str	r2, [r3, #64]	; 0x40
    1650:	bd08      	pop	{r3, pc}
    1652:	bf00      	nop
    1654:	40078000 	.word	0x40078000
    1658:	400e0000 	.word	0x400e0000
    165c:	400a5000 	.word	0x400a5000
    1660:	00000fd1 	.word	0x00000fd1
    1664:	0000113d 	.word	0x0000113d
    1668:	40040000 	.word	0x40040000
    166c:	40068000 	.word	0x40068000
    1670:	00001091 	.word	0x00001091
    1674:	40010000 	.word	0x40010000
    1678:	aa000040 	.word	0xaa000040
    167c:	4001c000 	.word	0x4001c000
    1680:	4001c400 	.word	0x4001c400
    1684:	40038000 	.word	0x40038000
    1688:	4006c000 	.word	0x4006c000
    168c:	400a0000 	.word	0x400a0000
    1690:	400a6000 	.word	0x400a6000
    1694:	400f0000 	.word	0x400f0000
    1698:	400f0c00 	.word	0x400f0c00
    169c:	400e0c00 	.word	0x400e0c00
    16a0:	400f1000 	.word	0x400f1000
		sysclk_enable_pba_module(SYSCLK_USART3);
    16a4:	200b      	movs	r0, #11
    16a6:	4b34      	ldr	r3, [pc, #208]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16a8:	4798      	blx	r3
	temp_mask = PM->PM_PBADIVMASK;
    16aa:	4b34      	ldr	r3, [pc, #208]	; (177c <sysclk_enable_peripheral_clock+0x3e4>)
    16ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask |= mask;
    16ae:	f042 0204 	orr.w	r2, r2, #4
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    16b2:	4933      	ldr	r1, [pc, #204]	; (1780 <sysclk_enable_peripheral_clock+0x3e8>)
    16b4:	6599      	str	r1, [r3, #88]	; 0x58
	PM->PM_PBADIVMASK = temp_mask;
    16b6:	641a      	str	r2, [r3, #64]	; 0x40
    16b8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_ADCIFE);
    16ba:	200c      	movs	r0, #12
    16bc:	4b2e      	ldr	r3, [pc, #184]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16be:	4798      	blx	r3
		break;
    16c0:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_ACIFC);
    16c2:	200e      	movs	r0, #14
    16c4:	4b2c      	ldr	r3, [pc, #176]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16c6:	4798      	blx	r3
		break;
    16c8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_GLOC);
    16ca:	200f      	movs	r0, #15
    16cc:	4b2a      	ldr	r3, [pc, #168]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16ce:	4798      	blx	r3
		break;
    16d0:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TRNG);
    16d2:	2011      	movs	r0, #17
    16d4:	4b28      	ldr	r3, [pc, #160]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16d6:	4798      	blx	r3
		break;
    16d8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_PARC);
    16da:	2012      	movs	r0, #18
    16dc:	4b26      	ldr	r3, [pc, #152]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16de:	4798      	blx	r3
		break;
    16e0:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_TWIM2);
    16e2:	2015      	movs	r0, #21
    16e4:	4b24      	ldr	r3, [pc, #144]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16e6:	4798      	blx	r3
		break;
    16e8:	bd08      	pop	{r3, pc}
		sysclk_enable_pba_module(SYSCLK_LCDCA);
    16ea:	2017      	movs	r0, #23
    16ec:	4b22      	ldr	r3, [pc, #136]	; (1778 <sysclk_enable_peripheral_clock+0x3e0>)
    16ee:	4798      	blx	r3
		break;
    16f0:	bd08      	pop	{r3, pc}
	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
    16f2:	2101      	movs	r1, #1
    16f4:	4608      	mov	r0, r1
    16f6:	4b23      	ldr	r3, [pc, #140]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    16f8:	4798      	blx	r3
		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
    16fa:	2000      	movs	r0, #0
    16fc:	4b22      	ldr	r3, [pc, #136]	; (1788 <sysclk_enable_peripheral_clock+0x3f0>)
    16fe:	4798      	blx	r3
		break;
    1700:	bd08      	pop	{r3, pc}
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
    1702:	2002      	movs	r0, #2
    1704:	4b20      	ldr	r3, [pc, #128]	; (1788 <sysclk_enable_peripheral_clock+0x3f0>)
    1706:	4798      	blx	r3
		break;
    1708:	bd08      	pop	{r3, pc}
    170a:	2100      	movs	r1, #0
    170c:	2001      	movs	r0, #1
    170e:	4b1d      	ldr	r3, [pc, #116]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1710:	4798      	blx	r3
		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
    1712:	2003      	movs	r0, #3
    1714:	4b1c      	ldr	r3, [pc, #112]	; (1788 <sysclk_enable_peripheral_clock+0x3f0>)
    1716:	4798      	blx	r3
		break;
    1718:	bd08      	pop	{r3, pc}
    171a:	2103      	movs	r1, #3
    171c:	2001      	movs	r0, #1
    171e:	4b19      	ldr	r3, [pc, #100]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1720:	4798      	blx	r3

	case USBC_ADDR:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
    1722:	2005      	movs	r0, #5
    1724:	4b18      	ldr	r3, [pc, #96]	; (1788 <sysclk_enable_peripheral_clock+0x3f0>)
    1726:	4798      	blx	r3
		break;
    1728:	bd08      	pop	{r3, pc}

	case PEVC_ADDR:
		sysclk_enable_pbb_module(SYSCLK_PEVC);
    172a:	2006      	movs	r0, #6
    172c:	4b16      	ldr	r3, [pc, #88]	; (1788 <sysclk_enable_peripheral_clock+0x3f0>)
    172e:	4798      	blx	r3
		break;
    1730:	bd08      	pop	{r3, pc}
	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
    1732:	2100      	movs	r1, #0
    1734:	2004      	movs	r0, #4
    1736:	4b13      	ldr	r3, [pc, #76]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1738:	4798      	blx	r3
    173a:	bd08      	pop	{r3, pc}
    173c:	2102      	movs	r1, #2
    173e:	2004      	movs	r0, #4
    1740:	4b10      	ldr	r3, [pc, #64]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1742:	4798      	blx	r3
    1744:	bd08      	pop	{r3, pc}
    1746:	2103      	movs	r1, #3
    1748:	2004      	movs	r0, #4
    174a:	4b0e      	ldr	r3, [pc, #56]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    174c:	4798      	blx	r3
    174e:	bd08      	pop	{r3, pc}
	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
    1750:	2100      	movs	r1, #0
    1752:	2005      	movs	r0, #5
    1754:	4b0b      	ldr	r3, [pc, #44]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1756:	4798      	blx	r3
    1758:	bd08      	pop	{r3, pc}
    175a:	2101      	movs	r1, #1
    175c:	2005      	movs	r0, #5
    175e:	4b09      	ldr	r3, [pc, #36]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1760:	4798      	blx	r3
    1762:	bd08      	pop	{r3, pc}
    1764:	2103      	movs	r1, #3
    1766:	2005      	movs	r0, #5
    1768:	4b06      	ldr	r3, [pc, #24]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    176a:	4798      	blx	r3
    176c:	bd08      	pop	{r3, pc}
    176e:	2104      	movs	r1, #4
    1770:	2005      	movs	r0, #5
    1772:	4b04      	ldr	r3, [pc, #16]	; (1784 <sysclk_enable_peripheral_clock+0x3ec>)
    1774:	4798      	blx	r3
    1776:	bd08      	pop	{r3, pc}
    1778:	00001091 	.word	0x00001091
    177c:	400e0000 	.word	0x400e0000
    1780:	aa000040 	.word	0xaa000040
    1784:	00000fd1 	.word	0x00000fd1
    1788:	0000113d 	.word	0x0000113d

0000178c <sysclk_disable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be disabled also.
 *
 * \param module Pointer to the module's base address.
 */
void sysclk_disable_peripheral_clock(const volatile void *module)
{
    178c:	b508      	push	{r3, lr}
	switch ((uintptr_t)module) {
    178e:	4baf      	ldr	r3, [pc, #700]	; (1a4c <sysclk_disable_peripheral_clock+0x2c0>)
    1790:	4298      	cmp	r0, r3
    1792:	f000 8183 	beq.w	1a9c <sysclk_disable_peripheral_clock+0x310>
    1796:	d924      	bls.n	17e2 <sysclk_disable_peripheral_clock+0x56>
    1798:	4bad      	ldr	r3, [pc, #692]	; (1a50 <sysclk_disable_peripheral_clock+0x2c4>)
    179a:	4298      	cmp	r0, r3
    179c:	f000 81a2 	beq.w	1ae4 <sysclk_disable_peripheral_clock+0x358>
    17a0:	f200 80de 	bhi.w	1960 <sysclk_disable_peripheral_clock+0x1d4>
    17a4:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
    17a8:	4298      	cmp	r0, r3
    17aa:	f000 8183 	beq.w	1ab4 <sysclk_disable_peripheral_clock+0x328>
    17ae:	f240 809b 	bls.w	18e8 <sysclk_disable_peripheral_clock+0x15c>
    17b2:	4ba8      	ldr	r3, [pc, #672]	; (1a54 <sysclk_disable_peripheral_clock+0x2c8>)
    17b4:	4298      	cmp	r0, r3
    17b6:	f000 8189 	beq.w	1acc <sysclk_disable_peripheral_clock+0x340>
    17ba:	f200 80b6 	bhi.w	192a <sysclk_disable_peripheral_clock+0x19e>
    17be:	f5a3 5340 	sub.w	r3, r3, #12288	; 0x3000
    17c2:	4298      	cmp	r0, r3
    17c4:	f000 817a 	beq.w	1abc <sysclk_disable_peripheral_clock+0x330>
    17c8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
    17cc:	4298      	cmp	r0, r3
    17ce:	f040 80ab 	bne.w	1928 <sysclk_disable_peripheral_clock+0x19c>
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    17d2:	2104      	movs	r1, #4
    17d4:	2001      	movs	r0, #1
    17d6:	4ba0      	ldr	r3, [pc, #640]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    17d8:	4798      	blx	r3
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
		break;

	case CRCCU_ADDR:
		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
    17da:	2004      	movs	r0, #4
    17dc:	4b9f      	ldr	r3, [pc, #636]	; (1a5c <sysclk_disable_peripheral_clock+0x2d0>)
    17de:	4798      	blx	r3
		break;
    17e0:	e0af      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    17e2:	f5a3 23a0 	sub.w	r3, r3, #327680	; 0x50000
    17e6:	4298      	cmp	r0, r3
    17e8:	f000 8113 	beq.w	1a12 <sysclk_disable_peripheral_clock+0x286>
    17ec:	d916      	bls.n	181c <sysclk_disable_peripheral_clock+0x90>
    17ee:	4b9c      	ldr	r3, [pc, #624]	; (1a60 <sysclk_disable_peripheral_clock+0x2d4>)
    17f0:	4298      	cmp	r0, r3
    17f2:	f000 811a 	beq.w	1a2a <sysclk_disable_peripheral_clock+0x29e>
    17f6:	d94d      	bls.n	1894 <sysclk_disable_peripheral_clock+0x108>
    17f8:	4b9a      	ldr	r3, [pc, #616]	; (1a64 <sysclk_disable_peripheral_clock+0x2d8>)
    17fa:	4298      	cmp	r0, r3
    17fc:	f000 811d 	beq.w	1a3a <sysclk_disable_peripheral_clock+0x2ae>
    1800:	d865      	bhi.n	18ce <sysclk_disable_peripheral_clock+0x142>
    1802:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
    1806:	4298      	cmp	r0, r3
    1808:	f000 8113 	beq.w	1a32 <sysclk_disable_peripheral_clock+0x2a6>
    180c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    1810:	4298      	cmp	r0, r3
    1812:	d15b      	bne.n	18cc <sysclk_disable_peripheral_clock+0x140>
		sysclk_disable_pba_module(SYSCLK_ABDACB);
    1814:	2010      	movs	r0, #16
    1816:	4b94      	ldr	r3, [pc, #592]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1818:	4798      	blx	r3
		break;
    181a:	e092      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    181c:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    1820:	4298      	cmp	r0, r3
    1822:	f000 80ea 	beq.w	19fa <sysclk_disable_peripheral_clock+0x26e>
    1826:	d81a      	bhi.n	185e <sysclk_disable_peripheral_clock+0xd2>
    1828:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    182c:	4298      	cmp	r0, r3
    182e:	f000 80dc 	beq.w	19ea <sysclk_disable_peripheral_clock+0x25e>
    1832:	d90b      	bls.n	184c <sysclk_disable_peripheral_clock+0xc0>
    1834:	4b8d      	ldr	r3, [pc, #564]	; (1a6c <sysclk_disable_peripheral_clock+0x2e0>)
    1836:	4298      	cmp	r0, r3
    1838:	f000 80db 	beq.w	19f2 <sysclk_disable_peripheral_clock+0x266>
    183c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    1840:	4298      	cmp	r0, r3
    1842:	d10b      	bne.n	185c <sysclk_disable_peripheral_clock+0xd0>
		sysclk_disable_pba_module(SYSCLK_TC1);
    1844:	2003      	movs	r0, #3
    1846:	4b88      	ldr	r3, [pc, #544]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1848:	4798      	blx	r3
		break;
    184a:	e07a      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    184c:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
    1850:	d103      	bne.n	185a <sysclk_disable_peripheral_clock+0xce>
		sysclk_disable_pba_module(SYSCLK_IISC);
    1852:	2000      	movs	r0, #0
    1854:	4b84      	ldr	r3, [pc, #528]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1856:	4798      	blx	r3
		break;
    1858:	e073      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    185a:	bd08      	pop	{r3, pc}
    185c:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    185e:	4b84      	ldr	r3, [pc, #528]	; (1a70 <sysclk_disable_peripheral_clock+0x2e4>)
    1860:	4298      	cmp	r0, r3
    1862:	f000 80ce 	beq.w	1a02 <sysclk_disable_peripheral_clock+0x276>
    1866:	d90b      	bls.n	1880 <sysclk_disable_peripheral_clock+0xf4>
    1868:	4b82      	ldr	r3, [pc, #520]	; (1a74 <sysclk_disable_peripheral_clock+0x2e8>)
    186a:	4298      	cmp	r0, r3
    186c:	f000 80cd 	beq.w	1a0a <sysclk_disable_peripheral_clock+0x27e>
    1870:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
    1874:	4298      	cmp	r0, r3
    1876:	d10c      	bne.n	1892 <sysclk_disable_peripheral_clock+0x106>
		sysclk_disable_pba_module(SYSCLK_USART0);
    1878:	2008      	movs	r0, #8
    187a:	4b7b      	ldr	r3, [pc, #492]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    187c:	4798      	blx	r3
		break;
    187e:	e060      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    1880:	f5a3 5370 	sub.w	r3, r3, #15360	; 0x3c00
    1884:	4298      	cmp	r0, r3
    1886:	d103      	bne.n	1890 <sysclk_disable_peripheral_clock+0x104>
		sysclk_disable_pba_module(SYSCLK_TWIS0);
    1888:	2005      	movs	r0, #5
    188a:	4b77      	ldr	r3, [pc, #476]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    188c:	4798      	blx	r3
		break;
    188e:	e058      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1890:	bd08      	pop	{r3, pc}
    1892:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1894:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
    1898:	4298      	cmp	r0, r3
    189a:	f000 80be 	beq.w	1a1a <sysclk_disable_peripheral_clock+0x28e>
    189e:	d90b      	bls.n	18b8 <sysclk_disable_peripheral_clock+0x12c>
    18a0:	4b75      	ldr	r3, [pc, #468]	; (1a78 <sysclk_disable_peripheral_clock+0x2ec>)
    18a2:	4298      	cmp	r0, r3
    18a4:	f000 80bd 	beq.w	1a22 <sysclk_disable_peripheral_clock+0x296>
    18a8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    18ac:	4298      	cmp	r0, r3
    18ae:	d10c      	bne.n	18ca <sysclk_disable_peripheral_clock+0x13e>
		sysclk_disable_pba_module(SYSCLK_DACC);
    18b0:	200d      	movs	r0, #13
    18b2:	4b6d      	ldr	r3, [pc, #436]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    18b4:	4798      	blx	r3
		break;
    18b6:	e044      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    18b8:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    18bc:	4298      	cmp	r0, r3
    18be:	d103      	bne.n	18c8 <sysclk_disable_peripheral_clock+0x13c>
		sysclk_disable_pba_module(SYSCLK_USART2);
    18c0:	200a      	movs	r0, #10
    18c2:	4b69      	ldr	r3, [pc, #420]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    18c4:	4798      	blx	r3
		break;
    18c6:	e03c      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    18c8:	bd08      	pop	{r3, pc}
    18ca:	bd08      	pop	{r3, pc}
    18cc:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    18ce:	4b6b      	ldr	r3, [pc, #428]	; (1a7c <sysclk_disable_peripheral_clock+0x2f0>)
    18d0:	4298      	cmp	r0, r3
    18d2:	f000 80b6 	beq.w	1a42 <sysclk_disable_peripheral_clock+0x2b6>
    18d6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
    18da:	4298      	cmp	r0, r3
    18dc:	d103      	bne.n	18e6 <sysclk_disable_peripheral_clock+0x15a>
		sysclk_disable_pba_module(SYSCLK_CATB);
    18de:	2013      	movs	r0, #19
    18e0:	4b61      	ldr	r3, [pc, #388]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    18e2:	4798      	blx	r3
		break;
    18e4:	e02d      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    18e6:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    18e8:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
    18ec:	4298      	cmp	r0, r3
    18ee:	f000 80d9 	beq.w	1aa4 <sysclk_disable_peripheral_clock+0x318>
    18f2:	d90f      	bls.n	1914 <sysclk_disable_peripheral_clock+0x188>
    18f4:	4b62      	ldr	r3, [pc, #392]	; (1a80 <sysclk_disable_peripheral_clock+0x2f4>)
    18f6:	4298      	cmp	r0, r3
    18f8:	f000 80d8 	beq.w	1aac <sysclk_disable_peripheral_clock+0x320>
    18fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    1900:	4298      	cmp	r0, r3
    1902:	d110      	bne.n	1926 <sysclk_disable_peripheral_clock+0x19a>
    1904:	2102      	movs	r1, #2
    1906:	2001      	movs	r0, #1
    1908:	4b53      	ldr	r3, [pc, #332]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    190a:	4798      	blx	r3
		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
    190c:	2001      	movs	r0, #1
    190e:	4b53      	ldr	r3, [pc, #332]	; (1a5c <sysclk_disable_peripheral_clock+0x2d0>)
    1910:	4798      	blx	r3
		break;
    1912:	e016      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	switch ((uintptr_t)module) {
    1914:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
    1918:	4298      	cmp	r0, r3
    191a:	d103      	bne.n	1924 <sysclk_disable_peripheral_clock+0x198>
		sysclk_disable_pba_module(SYSCLK_TWIM3);
    191c:	2016      	movs	r0, #22
    191e:	4b52      	ldr	r3, [pc, #328]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1920:	4798      	blx	r3
		break;
    1922:	e00e      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1924:	bd08      	pop	{r3, pc}
    1926:	bd08      	pop	{r3, pc}
    1928:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    192a:	4b56      	ldr	r3, [pc, #344]	; (1a84 <sysclk_disable_peripheral_clock+0x2f8>)
    192c:	4298      	cmp	r0, r3
    192e:	f000 80d5 	beq.w	1adc <sysclk_disable_peripheral_clock+0x350>
    1932:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
    1936:	4298      	cmp	r0, r3
    1938:	d111      	bne.n	195e <sysclk_disable_peripheral_clock+0x1d2>
    193a:	2109      	movs	r1, #9
    193c:	2001      	movs	r0, #1
    193e:	4b46      	ldr	r3, [pc, #280]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    1940:	4798      	blx	r3
							(1 << SYSCLK_TC1) | \
							(1 << SYSCLK_USART0) | \
							(1 << SYSCLK_USART1) | \
							(1 << SYSCLK_USART2) | \
							(1 << SYSCLK_USART3))
	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
    1942:	4b43      	ldr	r3, [pc, #268]	; (1a50 <sysclk_disable_peripheral_clock+0x2c4>)
    1944:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1946:	f640 730c 	movw	r3, #3852	; 0xf0c
    194a:	421a      	tst	r2, r3
    194c:	d106      	bne.n	195c <sysclk_disable_peripheral_clock+0x1d0>
 */
static inline void sysclk_disable_pba_divmask(uint32_t mask)
{
	uint32_t temp_mask;

	temp_mask = PM->PM_PBADIVMASK;
    194e:	4b40      	ldr	r3, [pc, #256]	; (1a50 <sysclk_disable_peripheral_clock+0x2c4>)
    1950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	temp_mask &= ~mask;
    1952:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1956:	494c      	ldr	r1, [pc, #304]	; (1a88 <sysclk_disable_peripheral_clock+0x2fc>)
    1958:	6599      	str	r1, [r3, #88]	; 0x58
			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
	PM->PM_PBADIVMASK = temp_mask;
    195a:	641a      	str	r2, [r3, #64]	; 0x40
    195c:	bd08      	pop	{r3, pc}
    195e:	bd08      	pop	{r3, pc}
	switch ((uintptr_t)module) {
    1960:	4b4a      	ldr	r3, [pc, #296]	; (1a8c <sysclk_disable_peripheral_clock+0x300>)
    1962:	4298      	cmp	r0, r3
    1964:	f000 80cd 	beq.w	1b02 <sysclk_disable_peripheral_clock+0x376>
    1968:	d912      	bls.n	1990 <sysclk_disable_peripheral_clock+0x204>
    196a:	4b49      	ldr	r3, [pc, #292]	; (1a90 <sysclk_disable_peripheral_clock+0x304>)
    196c:	4298      	cmp	r0, r3
    196e:	f000 80d2 	beq.w	1b16 <sysclk_disable_peripheral_clock+0x38a>
    1972:	d82c      	bhi.n	19ce <sysclk_disable_peripheral_clock+0x242>
    1974:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    1978:	4298      	cmp	r0, r3
    197a:	f000 80c7 	beq.w	1b0c <sysclk_disable_peripheral_clock+0x380>
    197e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    1982:	4298      	cmp	r0, r3
    1984:	d122      	bne.n	19cc <sysclk_disable_peripheral_clock+0x240>
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    1986:	2102      	movs	r1, #2
    1988:	2005      	movs	r0, #5
    198a:	4b33      	ldr	r3, [pc, #204]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    198c:	4798      	blx	r3
    198e:	e7d8      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1990:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
    1994:	4298      	cmp	r0, r3
    1996:	f000 80aa 	beq.w	1aee <sysclk_disable_peripheral_clock+0x362>
    199a:	d90c      	bls.n	19b6 <sysclk_disable_peripheral_clock+0x22a>
    199c:	4b3d      	ldr	r3, [pc, #244]	; (1a94 <sysclk_disable_peripheral_clock+0x308>)
    199e:	4298      	cmp	r0, r3
    19a0:	f000 80aa 	beq.w	1af8 <sysclk_disable_peripheral_clock+0x36c>
    19a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    19a8:	4298      	cmp	r0, r3
    19aa:	d10e      	bne.n	19ca <sysclk_disable_peripheral_clock+0x23e>
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    19ac:	2104      	movs	r1, #4
    19ae:	4608      	mov	r0, r1
    19b0:	4b29      	ldr	r3, [pc, #164]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    19b2:	4798      	blx	r3
    19b4:	e7c5      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    19b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
    19ba:	4298      	cmp	r0, r3
    19bc:	d104      	bne.n	19c8 <sysclk_disable_peripheral_clock+0x23c>
    19be:	2101      	movs	r1, #1
    19c0:	2004      	movs	r0, #4
    19c2:	4b25      	ldr	r3, [pc, #148]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    19c4:	4798      	blx	r3
    19c6:	e7bc      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    19c8:	bd08      	pop	{r3, pc}
    19ca:	bd08      	pop	{r3, pc}
    19cc:	bd08      	pop	{r3, pc}
    19ce:	4b32      	ldr	r3, [pc, #200]	; (1a98 <sysclk_disable_peripheral_clock+0x30c>)
    19d0:	4298      	cmp	r0, r3
    19d2:	f000 80a5 	beq.w	1b20 <sysclk_disable_peripheral_clock+0x394>
    19d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    19da:	4298      	cmp	r0, r3
    19dc:	d104      	bne.n	19e8 <sysclk_disable_peripheral_clock+0x25c>
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    19de:	2105      	movs	r1, #5
    19e0:	4608      	mov	r0, r1
    19e2:	4b1d      	ldr	r3, [pc, #116]	; (1a58 <sysclk_disable_peripheral_clock+0x2cc>)
    19e4:	4798      	blx	r3
    19e6:	e7ac      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    19e8:	bd08      	pop	{r3, pc}
		sysclk_disable_pba_module(SYSCLK_SPI);
    19ea:	2001      	movs	r0, #1
    19ec:	4b1e      	ldr	r3, [pc, #120]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    19ee:	4798      	blx	r3
		break;
    19f0:	e7a7      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_TC0);
    19f2:	2002      	movs	r0, #2
    19f4:	4b1c      	ldr	r3, [pc, #112]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    19f6:	4798      	blx	r3
		break;
    19f8:	e7a3      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_TWIM0);
    19fa:	2004      	movs	r0, #4
    19fc:	4b1a      	ldr	r3, [pc, #104]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    19fe:	4798      	blx	r3
		break;
    1a00:	e79f      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_TWIM1);
    1a02:	2006      	movs	r0, #6
    1a04:	4b18      	ldr	r3, [pc, #96]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a06:	4798      	blx	r3
		break;
    1a08:	e79b      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_TWIS1);
    1a0a:	2007      	movs	r0, #7
    1a0c:	4b16      	ldr	r3, [pc, #88]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a0e:	4798      	blx	r3
		break;
    1a10:	e797      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_USART1);
    1a12:	2009      	movs	r0, #9
    1a14:	4b14      	ldr	r3, [pc, #80]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a16:	4798      	blx	r3
		break;
    1a18:	e793      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_USART3);
    1a1a:	200b      	movs	r0, #11
    1a1c:	4b12      	ldr	r3, [pc, #72]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a1e:	4798      	blx	r3
		break;
    1a20:	e78f      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_ADCIFE);
    1a22:	200c      	movs	r0, #12
    1a24:	4b10      	ldr	r3, [pc, #64]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a26:	4798      	blx	r3
		break;
    1a28:	e78b      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_ACIFC);
    1a2a:	200e      	movs	r0, #14
    1a2c:	4b0e      	ldr	r3, [pc, #56]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a2e:	4798      	blx	r3
		break;
    1a30:	e787      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_GLOC);
    1a32:	200f      	movs	r0, #15
    1a34:	4b0c      	ldr	r3, [pc, #48]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a36:	4798      	blx	r3
		break;
    1a38:	e783      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_TRNG);
    1a3a:	2011      	movs	r0, #17
    1a3c:	4b0a      	ldr	r3, [pc, #40]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a3e:	4798      	blx	r3
		break;
    1a40:	e77f      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_PARC);
    1a42:	2012      	movs	r0, #18
    1a44:	4b08      	ldr	r3, [pc, #32]	; (1a68 <sysclk_disable_peripheral_clock+0x2dc>)
    1a46:	4798      	blx	r3
		break;
    1a48:	e77b      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1a4a:	bf00      	nop
    1a4c:	40078000 	.word	0x40078000
    1a50:	400e0000 	.word	0x400e0000
    1a54:	400a5000 	.word	0x400a5000
    1a58:	00001031 	.word	0x00001031
    1a5c:	00001195 	.word	0x00001195
    1a60:	40040000 	.word	0x40040000
    1a64:	40068000 	.word	0x40068000
    1a68:	000010e9 	.word	0x000010e9
    1a6c:	40010000 	.word	0x40010000
    1a70:	4001c000 	.word	0x4001c000
    1a74:	4001c400 	.word	0x4001c400
    1a78:	40038000 	.word	0x40038000
    1a7c:	4006c000 	.word	0x4006c000
    1a80:	400a0000 	.word	0x400a0000
    1a84:	400a6000 	.word	0x400a6000
    1a88:	aa000040 	.word	0xaa000040
    1a8c:	400f0000 	.word	0x400f0000
    1a90:	400f0c00 	.word	0x400f0c00
    1a94:	400e0c00 	.word	0x400e0c00
    1a98:	400f1000 	.word	0x400f1000
		sysclk_disable_pba_module(SYSCLK_TWIM2);
    1a9c:	2015      	movs	r0, #21
    1a9e:	4b23      	ldr	r3, [pc, #140]	; (1b2c <sysclk_disable_peripheral_clock+0x3a0>)
    1aa0:	4798      	blx	r3
		break;
    1aa2:	e74e      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pba_module(SYSCLK_LCDCA);
    1aa4:	2017      	movs	r0, #23
    1aa6:	4b21      	ldr	r3, [pc, #132]	; (1b2c <sysclk_disable_peripheral_clock+0x3a0>)
    1aa8:	4798      	blx	r3
		break;
    1aaa:	e74a      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
    1aac:	2000      	movs	r0, #0
    1aae:	4b20      	ldr	r3, [pc, #128]	; (1b30 <sysclk_disable_peripheral_clock+0x3a4>)
    1ab0:	4798      	blx	r3
		break;
    1ab2:	e746      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
    1ab4:	2002      	movs	r0, #2
    1ab6:	4b1e      	ldr	r3, [pc, #120]	; (1b30 <sysclk_disable_peripheral_clock+0x3a4>)
    1ab8:	4798      	blx	r3
		break;
    1aba:	e742      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
    1abc:	2100      	movs	r1, #0
    1abe:	2001      	movs	r0, #1
    1ac0:	4b1c      	ldr	r3, [pc, #112]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1ac2:	4798      	blx	r3
		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
    1ac4:	2003      	movs	r0, #3
    1ac6:	4b1a      	ldr	r3, [pc, #104]	; (1b30 <sysclk_disable_peripheral_clock+0x3a4>)
    1ac8:	4798      	blx	r3
		break;
    1aca:	e73a      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1acc:	2103      	movs	r1, #3
    1ace:	2001      	movs	r0, #1
    1ad0:	4b18      	ldr	r3, [pc, #96]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1ad2:	4798      	blx	r3
		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
    1ad4:	2005      	movs	r0, #5
    1ad6:	4b16      	ldr	r3, [pc, #88]	; (1b30 <sysclk_disable_peripheral_clock+0x3a4>)
    1ad8:	4798      	blx	r3
		break;
    1ada:	e732      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
		sysclk_disable_pbb_module(SYSCLK_PEVC);
    1adc:	2006      	movs	r0, #6
    1ade:	4b14      	ldr	r3, [pc, #80]	; (1b30 <sysclk_disable_peripheral_clock+0x3a4>)
    1ae0:	4798      	blx	r3
		break;
    1ae2:	e72e      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
    1ae4:	2100      	movs	r1, #0
    1ae6:	2004      	movs	r0, #4
    1ae8:	4b12      	ldr	r3, [pc, #72]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1aea:	4798      	blx	r3
    1aec:	e729      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1aee:	2102      	movs	r1, #2
    1af0:	2004      	movs	r0, #4
    1af2:	4b10      	ldr	r3, [pc, #64]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1af4:	4798      	blx	r3
    1af6:	e724      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1af8:	2103      	movs	r1, #3
    1afa:	2004      	movs	r0, #4
    1afc:	4b0d      	ldr	r3, [pc, #52]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1afe:	4798      	blx	r3
    1b00:	e71f      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
    1b02:	2100      	movs	r1, #0
    1b04:	2005      	movs	r0, #5
    1b06:	4b0b      	ldr	r3, [pc, #44]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1b08:	4798      	blx	r3
    1b0a:	e71a      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1b0c:	2101      	movs	r1, #1
    1b0e:	2005      	movs	r0, #5
    1b10:	4b08      	ldr	r3, [pc, #32]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1b12:	4798      	blx	r3
    1b14:	e715      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1b16:	2103      	movs	r1, #3
    1b18:	2005      	movs	r0, #5
    1b1a:	4b06      	ldr	r3, [pc, #24]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1b1c:	4798      	blx	r3
    1b1e:	e710      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1b20:	2104      	movs	r1, #4
    1b22:	2005      	movs	r0, #5
    1b24:	4b03      	ldr	r3, [pc, #12]	; (1b34 <sysclk_disable_peripheral_clock+0x3a8>)
    1b26:	4798      	blx	r3
    1b28:	e70b      	b.n	1942 <sysclk_disable_peripheral_clock+0x1b6>
    1b2a:	bf00      	nop
    1b2c:	000010e9 	.word	0x000010e9
    1b30:	00001195 	.word	0x00001195
    1b34:	00001031 	.word	0x00001031

00001b38 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint32_t src)
{
    1b38:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1b3a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1b3e:	fab3 f383 	clz	r3, r3
    1b42:	095b      	lsrs	r3, r3, #5
    1b44:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1b46:	b672      	cpsid	i
    1b48:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1b4c:	2200      	movs	r2, #0
    1b4e:	4b08      	ldr	r3, [pc, #32]	; (1b70 <sysclk_set_source+0x38>)
    1b50:	701a      	strb	r2, [r3, #0]
	return flags;
    1b52:	9a01      	ldr	r2, [sp, #4]
	irqflags_t flags;
	Assert(src <= SYSCLK_SRC_RC1M);

	flags = cpu_irq_save();
	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
    1b54:	4b07      	ldr	r3, [pc, #28]	; (1b74 <sysclk_set_source+0x3c>)
    1b56:	f04f 412a 	mov.w	r1, #2852126720	; 0xaa000000
    1b5a:	6599      	str	r1, [r3, #88]	; 0x58
		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_MCCTRL - (uint32_t)PM);
	PM->PM_MCCTRL = src;
    1b5c:	6018      	str	r0, [r3, #0]
	if (cpu_irq_is_enabled_flags(flags))
    1b5e:	b12a      	cbz	r2, 1b6c <sysclk_set_source+0x34>
		cpu_irq_enable();
    1b60:	2201      	movs	r2, #1
    1b62:	4b03      	ldr	r3, [pc, #12]	; (1b70 <sysclk_set_source+0x38>)
    1b64:	701a      	strb	r2, [r3, #0]
    1b66:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1b6a:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
    1b6c:	b002      	add	sp, #8
    1b6e:	4770      	bx	lr
    1b70:	2000002c 	.word	0x2000002c
    1b74:	400e0000 	.word	0x400e0000

00001b78 <sysclk_init>:
   genclk_disable(7);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
    1b78:	b530      	push	{r4, r5, lr}
    1b7a:	b083      	sub	sp, #12
	uint32_t ps_value = 0;
	bool is_fwu_enabled = false;

#if CONFIG_HCACHE_ENABLE == 1
	/* Enable HCACHE */
	sysclk_enable_peripheral_clock(HCACHE);
    1b7c:	4c1c      	ldr	r4, [pc, #112]	; (1bf0 <sysclk_init+0x78>)
    1b7e:	4620      	mov	r0, r4
    1b80:	4b1c      	ldr	r3, [pc, #112]	; (1bf4 <sysclk_init+0x7c>)
    1b82:	4798      	blx	r3
	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
    1b84:	2301      	movs	r3, #1
    1b86:	60a3      	str	r3, [r4, #8]
	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
    1b88:	4622      	mov	r2, r4
    1b8a:	68d3      	ldr	r3, [r2, #12]
    1b8c:	f013 0f01 	tst.w	r3, #1
    1b90:	d0fb      	beq.n	1b8a <sysclk_init+0x12>
		sysclk_set_source(SYSCLK_SRC_OSC0);
	}
#endif
#ifdef CONFIG_DFLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_DFLL) {
		dfll_enable_config_defaults(0);
    1b92:	2000      	movs	r0, #0
    1b94:	4b18      	ldr	r3, [pc, #96]	; (1bf8 <sysclk_init+0x80>)
    1b96:	4798      	blx	r3
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
    1b98:	2200      	movs	r2, #0
    1b9a:	4611      	mov	r1, r2
    1b9c:	f04f 7037 	mov.w	r0, #47972352	; 0x2dc0000
    1ba0:	4b16      	ldr	r3, [pc, #88]	; (1bfc <sysclk_init+0x84>)
    1ba2:	4798      	blx	r3
		sysclk_set_source(SYSCLK_SRC_DFLL);
    1ba4:	2003      	movs	r0, #3
    1ba6:	4b16      	ldr	r3, [pc, #88]	; (1c00 <sysclk_init+0x88>)
    1ba8:	4798      	blx	r3
	if (!no_halt) {
		bpm_power_scaling_cpu(bpm, ps_value);
		return true;
	}

	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
    1baa:	4a16      	ldr	r2, [pc, #88]	; (1c04 <sysclk_init+0x8c>)
    1bac:	2100      	movs	r1, #0
    1bae:	4816      	ldr	r0, [pc, #88]	; (1c08 <sysclk_init+0x90>)
    1bb0:	4b16      	ldr	r3, [pc, #88]	; (1c0c <sysclk_init+0x94>)
    1bb2:	4798      	blx	r3
		Assert(false);
	}

	/* Automatically switch to low power mode */
	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
    1bb4:	4d14      	ldr	r5, [pc, #80]	; (1c08 <sysclk_init+0x90>)
    1bb6:	4c16      	ldr	r4, [pc, #88]	; (1c10 <sysclk_init+0x98>)
    1bb8:	4628      	mov	r0, r5
    1bba:	47a0      	blx	r4
    1bbc:	f010 0f01 	tst.w	r0, #1
    1bc0:	d0fa      	beq.n	1bb8 <sysclk_init+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1bc2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1bc6:	fab3 f383 	clz	r3, r3
    1bca:	095b      	lsrs	r3, r3, #5
    1bcc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1bce:	b672      	cpsid	i
    1bd0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1bd4:	2200      	movs	r2, #0
    1bd6:	4b0f      	ldr	r3, [pc, #60]	; (1c14 <sysclk_init+0x9c>)
    1bd8:	701a      	strb	r2, [r3, #0]
	return flags;
    1bda:	9b01      	ldr	r3, [sp, #4]
	if (cpu_irq_is_enabled_flags(flags))
    1bdc:	b12b      	cbz	r3, 1bea <sysclk_init+0x72>
		cpu_irq_enable();
    1bde:	2201      	movs	r2, #1
    1be0:	4b0c      	ldr	r3, [pc, #48]	; (1c14 <sysclk_init+0x9c>)
    1be2:	701a      	strb	r2, [r3, #0]
    1be4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1be8:	b662      	cpsie	i

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
    1bea:	b003      	add	sp, #12
    1bec:	bd30      	pop	{r4, r5, pc}
    1bee:	bf00      	nop
    1bf0:	400a0400 	.word	0x400a0400
    1bf4:	00001399 	.word	0x00001399
    1bf8:	00000ee5 	.word	0x00000ee5
    1bfc:	00001df9 	.word	0x00001df9
    1c00:	00001b39 	.word	0x00001b39
    1c04:	0003a980 	.word	0x0003a980
    1c08:	400f0000 	.word	0x400f0000
    1c0c:	00001cd1 	.word	0x00001cd1
    1c10:	00001d65 	.word	0x00001d65
    1c14:	2000002c 	.word	0x2000002c

00001c18 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_disable_pin(pin);\
	} while (0)

void board_init(void)
{
    1c18:	b500      	push	{lr}
    1c1a:	b089      	sub	sp, #36	; 0x24
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	struct wdt_dev_inst wdt_inst;
	struct wdt_config   wdt_cfg;

	wdt_get_config_defaults(&wdt_cfg);
    1c1c:	a801      	add	r0, sp, #4
    1c1e:	4b25      	ldr	r3, [pc, #148]	; (1cb4 <board_init+0x9c>)
    1c20:	4798      	blx	r3
	wdt_init(&wdt_inst, WDT, &wdt_cfg);
    1c22:	aa01      	add	r2, sp, #4
    1c24:	4924      	ldr	r1, [pc, #144]	; (1cb8 <board_init+0xa0>)
    1c26:	a806      	add	r0, sp, #24
    1c28:	4b24      	ldr	r3, [pc, #144]	; (1cbc <board_init+0xa4>)
    1c2a:	4798      	blx	r3
	wdt_disable(&wdt_inst);
    1c2c:	a806      	add	r0, sp, #24
    1c2e:	4b24      	ldr	r3, [pc, #144]	; (1cc0 <board_init+0xa8>)
    1c30:	4798      	blx	r3
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_peripheral_clock(GPIO);
    1c32:	4824      	ldr	r0, [pc, #144]	; (1cc4 <board_init+0xac>)
    1c34:	4b24      	ldr	r3, [pc, #144]	; (1cc8 <board_init+0xb0>)
    1c36:	4798      	blx	r3

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    1c38:	4b24      	ldr	r3, [pc, #144]	; (1ccc <board_init+0xb4>)
    1c3a:	2280      	movs	r2, #128	; 0x80
    1c3c:	645a      	str	r2, [r3, #68]	; 0x44
		// Always disable the Schmitt trigger for output pins.
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    1c3e:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    1c42:	655a      	str	r2, [r3, #84]	; 0x54
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    1c44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    1c48:	649a      	str	r2, [r3, #72]	; 0x48
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    1c4a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
		base->GPIO_PUERS = mask;
    1c4e:	675a      	str	r2, [r3, #116]	; 0x74
		base->GPIO_PDERC = mask;
    1c50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		base->GPIO_GFERC = mask;
    1c54:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		base->GPIO_ODCR0C = mask;
    1c58:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		base->GPIO_PMR0C = mask;
    1c5c:	619a      	str	r2, [r3, #24]
		base->GPIO_PMR1C = mask;
    1c5e:	629a      	str	r2, [r3, #40]	; 0x28
		base->GPIO_PMR2C = mask;
    1c60:	639a      	str	r2, [r3, #56]	; 0x38
		base->GPIO_PUERS = mask;
    1c62:	675a      	str	r2, [r3, #116]	; 0x74
		base->GPIO_PDERC = mask;
    1c64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		base->GPIO_GFERC = mask;
    1c68:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		base->GPIO_ODCR0C = mask;
    1c6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		base->GPIO_PMR0S = mask;
    1c70:	615a      	str	r2, [r3, #20]
		base->GPIO_PMR1C = mask;
    1c72:	629a      	str	r2, [r3, #40]	; 0x28
		base->GPIO_PMR2C = mask;
    1c74:	639a      	str	r2, [r3, #56]	; 0x38
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    1c76:	609a      	str	r2, [r3, #8]
		base->GPIO_PUERC = mask;
    1c78:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    1c7c:	679a      	str	r2, [r3, #120]	; 0x78
		base->GPIO_PDERC = mask;
    1c7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		base->GPIO_GFERC = mask;
    1c82:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		base->GPIO_ODCR0C = mask;
    1c86:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		base->GPIO_PMR0C = mask;
    1c8a:	619a      	str	r2, [r3, #24]
		base->GPIO_PMR1C = mask;
    1c8c:	629a      	str	r2, [r3, #40]	; 0x28
		base->GPIO_PMR2C = mask;
    1c8e:	639a      	str	r2, [r3, #56]	; 0x38
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    1c90:	609a      	str	r2, [r3, #8]
		base->GPIO_PUERC = mask;
    1c92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    1c96:	679a      	str	r2, [r3, #120]	; 0x78
		base->GPIO_PDERC = mask;
    1c98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		base->GPIO_GFERC = mask;
    1c9c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		base->GPIO_ODCR0C = mask;
    1ca0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		base->GPIO_PMR0C = mask;
    1ca4:	619a      	str	r2, [r3, #24]
		base->GPIO_PMR1C = mask;
    1ca6:	629a      	str	r2, [r3, #40]	; 0x28
		base->GPIO_PMR2C = mask;
    1ca8:	639a      	str	r2, [r3, #56]	; 0x38
	arch_ioport_port_to_base(port)->GPIO_GPERC = mask;
    1caa:	609a      	str	r2, [r3, #8]
	ioport_set_pin_dir(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_DATA_CMD_GPIO, IOPORT_MODE_PULLUP);
	ioport_set_pin_dir(UG_2832HSWEG04_RESET_GPIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(UG_2832HSWEG04_RESET_GPIO, IOPORT_MODE_PULLUP);
#endif
}
    1cac:	b009      	add	sp, #36	; 0x24
    1cae:	f85d fb04 	ldr.w	pc, [sp], #4
    1cb2:	bf00      	nop
    1cb4:	00001ec9 	.word	0x00001ec9
    1cb8:	400f0c00 	.word	0x400f0c00
    1cbc:	00001ee1 	.word	0x00001ee1
    1cc0:	00001f95 	.word	0x00001f95
    1cc4:	400e1000 	.word	0x400e1000
    1cc8:	00001399 	.word	0x00001399
    1ccc:	400e1400 	.word	0x400e1400

00001cd0 <bpm_power_scaling_cpu_failsafe>:
}


bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
	uint32_t timeout)
{
    1cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1cd4:	b083      	sub	sp, #12
	uint32_t pmcon = 0;

	/* Read last PM_CON value */
	pmcon = bpm->BPM_PMCON;
    1cd6:	69c3      	ldr	r3, [r0, #28]

	/* Clear last PS Value & Write new one */
	pmcon &= ~BPM_PMCON_PS_Msk;
    1cd8:	f023 0e03 	bic.w	lr, r3, #3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1cdc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    1ce0:	fab3 f383 	clz	r3, r3
    1ce4:	095b      	lsrs	r3, r3, #5
    1ce6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    1ce8:	b672      	cpsid	i
    1cea:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1cee:	2500      	movs	r5, #0
    1cf0:	4b11      	ldr	r3, [pc, #68]	; (1d38 <bpm_power_scaling_cpu_failsafe+0x68>)
    1cf2:	701d      	strb	r5, [r3, #0]
	return flags;
    1cf4:	9e01      	ldr	r6, [sp, #4]
	uint32_t ctrl, load, val;
	/* Avoid interrupt while flash halt */
	flags = cpu_irq_save();

	/* Save SysTick */
	val = SysTick->VAL;
    1cf6:	4c11      	ldr	r4, [pc, #68]	; (1d3c <bpm_power_scaling_cpu_failsafe+0x6c>)
    1cf8:	f8d4 8008 	ldr.w	r8, [r4, #8]
	ctrl = SysTick->CTRL;
    1cfc:	6827      	ldr	r7, [r4, #0]
	load = SysTick->LOAD;
    1cfe:	f8d4 9004 	ldr.w	r9, [r4, #4]
	/* Setup SysTick & start counting */
	SysTick->LOAD = timeout;
    1d02:	6062      	str	r2, [r4, #4]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1d04:	2305      	movs	r3, #5
    1d06:	6023      	str	r3, [r4, #0]
	pmcon |= BPM_PMCON_PS(ps_value);
    1d08:	f001 0103 	and.w	r1, r1, #3
	pmcon |= BPM_PMCON_PSCREQ;
    1d0c:	f041 010c 	orr.w	r1, r1, #12

	b_psok = bpm_ps_no_halt_exec(bpm, pmcon);
    1d10:	ea41 010e 	orr.w	r1, r1, lr
    1d14:	4b0a      	ldr	r3, [pc, #40]	; (1d40 <bpm_power_scaling_cpu_failsafe+0x70>)
    1d16:	4798      	blx	r3

	/* Restore SysTick */
	SysTick->CTRL = 0;
    1d18:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = load;
    1d1a:	f8c4 9004 	str.w	r9, [r4, #4]
	SysTick->VAL = val;
    1d1e:	f8c4 8008 	str.w	r8, [r4, #8]
	SysTick->CTRL = ctrl;
    1d22:	6027      	str	r7, [r4, #0]
	if (cpu_irq_is_enabled_flags(flags))
    1d24:	b12e      	cbz	r6, 1d32 <bpm_power_scaling_cpu_failsafe+0x62>
		cpu_irq_enable();
    1d26:	2201      	movs	r2, #1
    1d28:	4b03      	ldr	r3, [pc, #12]	; (1d38 <bpm_power_scaling_cpu_failsafe+0x68>)
    1d2a:	701a      	strb	r2, [r3, #0]
    1d2c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1d30:	b662      	cpsie	i

	cpu_irq_restore(flags);
	return b_psok;
}
    1d32:	b003      	add	sp, #12
    1d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1d38:	2000002c 	.word	0x2000002c
    1d3c:	e000e010 	.word	0xe000e010
    1d40:	20000001 	.word	0x20000001

00001d44 <bpm_set_clk32_source>:
void bpm_set_clk32_source(Bpm *bpm, uint32_t source)
{
	uint32_t pmcon;

	/* Read PMCON first */
	pmcon = bpm->BPM_PMCON;
    1d44:	69c3      	ldr	r3, [r0, #28]
	if (source == BPM_CLK32_SOURCE_OSC32K) {
    1d46:	b131      	cbz	r1, 1d56 <bpm_set_clk32_source+0x12>
		/* Clear CK32S for OSC32K */
		pmcon &= ~BPM_PMCON_CK32S;
	} else {
		/* Set CK32S for RC32K */
		pmcon |= BPM_PMCON_CK32S;
    1d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
	}

	/* Unlock PMCON register */
	BPM_UNLOCK(PMCON);
    1d4c:	4903      	ldr	r1, [pc, #12]	; (1d5c <bpm_set_clk32_source+0x18>)
    1d4e:	4a04      	ldr	r2, [pc, #16]	; (1d60 <bpm_set_clk32_source+0x1c>)
    1d50:	6191      	str	r1, [r2, #24]
	bpm->BPM_PMCON = pmcon;
    1d52:	61c3      	str	r3, [r0, #28]
    1d54:	4770      	bx	lr
		pmcon &= ~BPM_PMCON_CK32S;
    1d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    1d5a:	e7f7      	b.n	1d4c <bpm_set_clk32_source+0x8>
    1d5c:	aa00001c 	.word	0xaa00001c
    1d60:	400f0000 	.word	0x400f0000

00001d64 <bpm_get_status>:
	bpm->BPM_ICR = sources;
}

uint32_t bpm_get_status(Bpm *bpm)
{
	return bpm->BPM_SR;
    1d64:	6940      	ldr	r0, [r0, #20]
}
    1d66:	4770      	bx	lr

00001d68 <flashcalw_set_wait_state>:
 * \param wait_state The number of wait states of flash read accesses: \c 0 to
 *                   \c 1.
 */
void flashcalw_set_wait_state(uint32_t wait_state)
{
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    1d68:	4b05      	ldr	r3, [pc, #20]	; (1d80 <flashcalw_set_wait_state+0x18>)
    1d6a:	681a      	ldr	r2, [r3, #0]
    1d6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
			| (wait_state ? FLASHCALW_FCR_FWS_1 :
    1d70:	2800      	cmp	r0, #0
    1d72:	bf14      	ite	ne
    1d74:	2340      	movne	r3, #64	; 0x40
    1d76:	2300      	moveq	r3, #0
    1d78:	4313      	orrs	r3, r2
	HFLASHC->FLASHCALW_FCR = (HFLASHC->FLASHCALW_FCR & ~FLASHCALW_FCR_FWS)
    1d7a:	4a01      	ldr	r2, [pc, #4]	; (1d80 <flashcalw_set_wait_state+0x18>)
    1d7c:	6013      	str	r3, [r2, #0]
    1d7e:	4770      	bx	lr
    1d80:	400a0000 	.word	0x400a0000

00001d84 <flashcalw_is_ready>:
 *
 * \return Whether the FLASHCALW is ready to run a new command.
 */
bool flashcalw_is_ready(void)
{
	return ((HFLASHC->FLASHCALW_FSR & FLASHCALW_FSR_FRDY) != 0);
    1d84:	4b02      	ldr	r3, [pc, #8]	; (1d90 <flashcalw_is_ready+0xc>)
    1d86:	6898      	ldr	r0, [r3, #8]
}
    1d88:	f000 0001 	and.w	r0, r0, #1
    1d8c:	4770      	bx	lr
    1d8e:	bf00      	nop
    1d90:	400a0000 	.word	0x400a0000

00001d94 <flashcalw_default_wait_until_ready>:
/*! \brief Waits actively until the FLASHCALW is ready to run a new command.
 *
 * This is the default function assigned to \ref flashcalw_wait_until_ready.
 */
void flashcalw_default_wait_until_ready(void)
{
    1d94:	b510      	push	{r4, lr}
	while (!flashcalw_is_ready()) {
    1d96:	4c02      	ldr	r4, [pc, #8]	; (1da0 <flashcalw_default_wait_until_ready+0xc>)
    1d98:	47a0      	blx	r4
    1d9a:	2800      	cmp	r0, #0
    1d9c:	d0fc      	beq.n	1d98 <flashcalw_default_wait_until_ready+0x4>
	}
}
    1d9e:	bd10      	pop	{r4, pc}
    1da0:	00001d85 	.word	0x00001d85

00001da4 <flashcalw_issue_command>:
 *
 * \note The FLASHCALW error status returned by \ref flashcalw_is_lock_error and
 *       \ref flashcalw_is_programming_error is updated.
 */
void flashcalw_issue_command(uint32_t command, int page_number)
{
    1da4:	b538      	push	{r3, r4, r5, lr}
    1da6:	4605      	mov	r5, r0
    1da8:	460c      	mov	r4, r1
	uint32_t tempo;

	flashcalw_wait_until_ready();
    1daa:	4b10      	ldr	r3, [pc, #64]	; (1dec <flashcalw_issue_command+0x48>)
    1dac:	681b      	ldr	r3, [r3, #0]
    1dae:	4798      	blx	r3
	tempo = HFLASHC->FLASHCALW_FCMD;
    1db0:	4b0f      	ldr	r3, [pc, #60]	; (1df0 <flashcalw_issue_command+0x4c>)
    1db2:	685b      	ldr	r3, [r3, #4]
	/* Clear the command bitfield. */
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
	if (page_number >= 0) {
    1db4:	2c00      	cmp	r4, #0
    1db6:	db12      	blt.n	1dde <flashcalw_issue_command+0x3a>
		tempo = (FLASHCALW_FCMD_KEY_KEY
				| FLASHCALW_FCMD_PAGEN(page_number) | command);
    1db8:	0224      	lsls	r4, r4, #8
    1dba:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
    1dbe:	f024 04ff 	bic.w	r4, r4, #255	; 0xff
		tempo = (FLASHCALW_FCMD_KEY_KEY
    1dc2:	f045 4525 	orr.w	r5, r5, #2768240640	; 0xa5000000
    1dc6:	432c      	orrs	r4, r5
	} else {
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
	}

	HFLASHC->FLASHCALW_FCMD = tempo;
    1dc8:	4b09      	ldr	r3, [pc, #36]	; (1df0 <flashcalw_issue_command+0x4c>)
    1dca:	605c      	str	r4, [r3, #4]
	return HFLASHC->FLASHCALW_FSR &
    1dcc:	689b      	ldr	r3, [r3, #8]
    1dce:	f003 030c 	and.w	r3, r3, #12
	flashcalw_error_status = flashcalw_get_error_status();
    1dd2:	4a08      	ldr	r2, [pc, #32]	; (1df4 <flashcalw_issue_command+0x50>)
    1dd4:	6013      	str	r3, [r2, #0]
	flashcalw_wait_until_ready();
    1dd6:	4b05      	ldr	r3, [pc, #20]	; (1dec <flashcalw_issue_command+0x48>)
    1dd8:	681b      	ldr	r3, [r3, #0]
    1dda:	4798      	blx	r3
    1ddc:	bd38      	pop	{r3, r4, r5, pc}
	tempo &= ~FLASHCALW_FCMD_CMD_Msk;
    1dde:	f023 043f 	bic.w	r4, r3, #63	; 0x3f
    1de2:	f044 4425 	orr.w	r4, r4, #2768240640	; 0xa5000000
		tempo |= (FLASHCALW_FCMD_KEY_KEY | command);
    1de6:	432c      	orrs	r4, r5
    1de8:	e7ee      	b.n	1dc8 <flashcalw_issue_command+0x24>
    1dea:	bf00      	nop
    1dec:	20000030 	.word	0x20000030
    1df0:	400a0000 	.word	0x400a0000
    1df4:	20000a38 	.word	0x20000a38

00001df8 <flashcalw_set_flash_waitstate_and_readmode>:
{
    1df8:	b508      	push	{r3, lr}
	if (ps_value == 0) {
    1dfa:	2900      	cmp	r1, #0
    1dfc:	d12d      	bne.n	1e5a <flashcalw_set_flash_waitstate_and_readmode+0x62>
		if (cpu_f_hz > FLASH_FREQ_PS0_FWS_0_MAX_FREQ) {
    1dfe:	4b1d      	ldr	r3, [pc, #116]	; (1e74 <flashcalw_set_flash_waitstate_and_readmode+0x7c>)
    1e00:	4298      	cmp	r0, r3
    1e02:	d914      	bls.n	1e2e <flashcalw_set_flash_waitstate_and_readmode+0x36>
			if (cpu_f_hz <= FLASH_FREQ_PS0_FWS_1_MAX_FREQ) {
    1e04:	4b1c      	ldr	r3, [pc, #112]	; (1e78 <flashcalw_set_flash_waitstate_and_readmode+0x80>)
    1e06:	4298      	cmp	r0, r3
    1e08:	d808      	bhi.n	1e1c <flashcalw_set_flash_waitstate_and_readmode+0x24>
				flashcalw_set_wait_state(1);
    1e0a:	2001      	movs	r0, #1
    1e0c:	4b1b      	ldr	r3, [pc, #108]	; (1e7c <flashcalw_set_flash_waitstate_and_readmode+0x84>)
    1e0e:	4798      	blx	r3
				flashcalw_issue_command(
    1e10:	f04f 31ff 	mov.w	r1, #4294967295
    1e14:	2011      	movs	r0, #17
    1e16:	4b1a      	ldr	r3, [pc, #104]	; (1e80 <flashcalw_set_flash_waitstate_and_readmode+0x88>)
    1e18:	4798      	blx	r3
    1e1a:	bd08      	pop	{r3, pc}
				flashcalw_set_wait_state(1);
    1e1c:	2001      	movs	r0, #1
    1e1e:	4b17      	ldr	r3, [pc, #92]	; (1e7c <flashcalw_set_flash_waitstate_and_readmode+0x84>)
    1e20:	4798      	blx	r3
				flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSEN,
    1e22:	f04f 31ff 	mov.w	r1, #4294967295
    1e26:	2010      	movs	r0, #16
    1e28:	4b15      	ldr	r3, [pc, #84]	; (1e80 <flashcalw_set_flash_waitstate_and_readmode+0x88>)
    1e2a:	4798      	blx	r3
    1e2c:	bd08      	pop	{r3, pc}
			if((is_fwu_enabled == true) &&
    1e2e:	b112      	cbz	r2, 1e36 <flashcalw_set_flash_waitstate_and_readmode+0x3e>
    1e30:	4b14      	ldr	r3, [pc, #80]	; (1e84 <flashcalw_set_flash_waitstate_and_readmode+0x8c>)
    1e32:	4298      	cmp	r0, r3
    1e34:	d908      	bls.n	1e48 <flashcalw_set_flash_waitstate_and_readmode+0x50>
				flashcalw_set_wait_state(0);
    1e36:	2000      	movs	r0, #0
    1e38:	4b10      	ldr	r3, [pc, #64]	; (1e7c <flashcalw_set_flash_waitstate_and_readmode+0x84>)
    1e3a:	4798      	blx	r3
				flashcalw_issue_command(
    1e3c:	f04f 31ff 	mov.w	r1, #4294967295
    1e40:	2011      	movs	r0, #17
    1e42:	4b0f      	ldr	r3, [pc, #60]	; (1e80 <flashcalw_set_flash_waitstate_and_readmode+0x88>)
    1e44:	4798      	blx	r3
    1e46:	bd08      	pop	{r3, pc}
				flashcalw_set_wait_state(1);
    1e48:	2001      	movs	r0, #1
    1e4a:	4b0c      	ldr	r3, [pc, #48]	; (1e7c <flashcalw_set_flash_waitstate_and_readmode+0x84>)
    1e4c:	4798      	blx	r3
				flashcalw_issue_command(
    1e4e:	f04f 31ff 	mov.w	r1, #4294967295
    1e52:	2011      	movs	r0, #17
    1e54:	4b0a      	ldr	r3, [pc, #40]	; (1e80 <flashcalw_set_flash_waitstate_and_readmode+0x88>)
    1e56:	4798      	blx	r3
    1e58:	bd08      	pop	{r3, pc}
		if (cpu_f_hz > FLASH_FREQ_PS1_FWS_0_MAX_FREQ) { /* > 8MHz */
    1e5a:	4b0b      	ldr	r3, [pc, #44]	; (1e88 <flashcalw_set_flash_waitstate_and_readmode+0x90>)
    1e5c:	4298      	cmp	r0, r3
			flashcalw_set_wait_state(1);
    1e5e:	bf8c      	ite	hi
    1e60:	2001      	movhi	r0, #1
			flashcalw_set_wait_state(0);
    1e62:	2000      	movls	r0, #0
    1e64:	4b05      	ldr	r3, [pc, #20]	; (1e7c <flashcalw_set_flash_waitstate_and_readmode+0x84>)
    1e66:	4798      	blx	r3
		flashcalw_issue_command(FLASHCALW_FCMD_CMD_HSDIS, -1);
    1e68:	f04f 31ff 	mov.w	r1, #4294967295
    1e6c:	2011      	movs	r0, #17
    1e6e:	4b04      	ldr	r3, [pc, #16]	; (1e80 <flashcalw_set_flash_waitstate_and_readmode+0x88>)
    1e70:	4798      	blx	r3
    1e72:	bd08      	pop	{r3, pc}
    1e74:	0112a880 	.word	0x0112a880
    1e78:	02255100 	.word	0x02255100
    1e7c:	00001d69 	.word	0x00001d69
    1e80:	00001da5 	.word	0x00001da5
    1e84:	00b71b00 	.word	0x00b71b00
    1e88:	007a1200 	.word	0x007a1200

00001e8c <wdt_set_ctrl>:
 *        to the WatchDog Timer key.
 *
 * \param ctrl  Value to set the WatchDog Timer Control register to.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
    1e8c:	b082      	sub	sp, #8
	volatile uint32_t dly;

	/* Calculate delay for internal synchronization, see 44.1.2 WDT errata */
	if ((WDT->WDT_CTRL & WDT_CTRL_CSSEL) == WDT_CLK_SRC_RCSYS) {
    1e8e:	4b0d      	ldr	r3, [pc, #52]	; (1ec4 <wdt_set_ctrl+0x38>)
    1e90:	681b      	ldr	r3, [r3, #0]
    1e92:	f413 3f00 	tst.w	r3, #131072	; 0x20000
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RCSYS_NOMINAL_HZ);
    1e96:	bf0c      	ite	eq
    1e98:	f240 3343 	movweq	r3, #835	; 0x343
	} else { /* WDT_CLK_SRC_32K */
		dly = div_ceil(sysclk_get_cpu_hz() * 2, OSC_RC32K_NOMINAL_HZ);
    1e9c:	f44f 6337 	movne.w	r3, #2928	; 0xb70
    1ea0:	9301      	str	r3, [sp, #4]
	}
	dly >>= 3; /* ~8 cycles for one while loop */
    1ea2:	9b01      	ldr	r3, [sp, #4]
    1ea4:	08db      	lsrs	r3, r3, #3
    1ea6:	9301      	str	r3, [sp, #4]
	while(dly--);
    1ea8:	9b01      	ldr	r3, [sp, #4]
    1eaa:	1e5a      	subs	r2, r3, #1
    1eac:	9201      	str	r2, [sp, #4]
    1eae:	2b00      	cmp	r3, #0
    1eb0:	d1fa      	bne.n	1ea8 <wdt_set_ctrl+0x1c>
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_FIRST_KEY);
    1eb2:	f040 42aa 	orr.w	r2, r0, #1426063360	; 0x55000000
    1eb6:	4b03      	ldr	r3, [pc, #12]	; (1ec4 <wdt_set_ctrl+0x38>)
    1eb8:	601a      	str	r2, [r3, #0]
	WDT->WDT_CTRL = ctrl | WDT_CTRL_KEY(WDT_SECOND_KEY);
    1eba:	f040 402a 	orr.w	r0, r0, #2852126720	; 0xaa000000
    1ebe:	6018      	str	r0, [r3, #0]
}
    1ec0:	b002      	add	sp, #8
    1ec2:	4770      	bx	lr
    1ec4:	400f0c00 	.word	0x400f0c00

00001ec8 <wdt_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(cfg);

	/* Default configuration values */
	cfg->clk_src = WDT_CLK_SRC_RCSYS;
    1ec8:	2300      	movs	r3, #0
    1eca:	6003      	str	r3, [r0, #0]
	cfg->wdt_mode = WDT_MODE_BASIC;
    1ecc:	6043      	str	r3, [r0, #4]
	cfg->wdt_int = WDT_INT_DIS;
    1ece:	6083      	str	r3, [r0, #8]
	cfg->timeout_period = WDT_PERIOD_131072_CLK;
    1ed0:	2210      	movs	r2, #16
    1ed2:	7302      	strb	r2, [r0, #12]
	cfg->window_period = WDT_PERIOD_NONE;
    1ed4:	7343      	strb	r3, [r0, #13]
	cfg->disable_flash_cali = true;
    1ed6:	2201      	movs	r2, #1
    1ed8:	7382      	strb	r2, [r0, #14]
	cfg->disable_wdt_after_reset = true;
    1eda:	73c2      	strb	r2, [r0, #15]
	cfg->always_on = false;
    1edc:	7403      	strb	r3, [r0, #16]
    1ede:	4770      	bx	lr

00001ee0 <wdt_init>:
 */
bool wdt_init(
		struct wdt_dev_inst *const dev_inst,
		Wdt *const wdt,
		struct wdt_config *const cfg)
{
    1ee0:	b570      	push	{r4, r5, r6, lr}
    1ee2:	460c      	mov	r4, r1
    1ee4:	4616      	mov	r6, r2
	/* Sanity check arguments */
	Assert(dev_inst);
	Assert(wdt);
	Assert(cfg);

	dev_inst->hw_dev = wdt;
    1ee6:	6001      	str	r1, [r0, #0]
	dev_inst->wdt_cfg = cfg;
    1ee8:	6042      	str	r2, [r0, #4]

	/* Enable APB clock for WDT */
	sysclk_enable_peripheral_clock(wdt);
    1eea:	4608      	mov	r0, r1
    1eec:	4b26      	ldr	r3, [pc, #152]	; (1f88 <wdt_init+0xa8>)
    1eee:	4798      	blx	r3

	/* Check SFV bit: if SFV bit is set, Control Register is locked */
	if (wdt->WDT_CTRL & WDT_CTRL_SFV) {
    1ef0:	6825      	ldr	r5, [r4, #0]
    1ef2:	f015 0508 	ands.w	r5, r5, #8
    1ef6:	d144      	bne.n	1f82 <wdt_init+0xa2>
		return false;
	}

	/* Disable the WDT */
	if (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1ef8:	6823      	ldr	r3, [r4, #0]
    1efa:	f013 0f01 	tst.w	r3, #1
    1efe:	d12c      	bne.n	1f5a <wdt_init+0x7a>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
		}
	}
	/* Disable the WDT clock */
	if (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1f00:	6823      	ldr	r3, [r4, #0]
    1f02:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1f06:	d132      	bne.n	1f6e <wdt_init+0x8e>
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
		}
	}

	/* Initialize the WDT with new configurations */
	wdt_set_ctrl(cfg->clk_src |
    1f08:	6833      	ldr	r3, [r6, #0]
    1f0a:	6870      	ldr	r0, [r6, #4]
    1f0c:	4318      	orrs	r0, r3
			cfg->wdt_mode |
    1f0e:	68b3      	ldr	r3, [r6, #8]
    1f10:	4318      	orrs	r0, r3
			cfg->wdt_int |
			WDT_CTRL_PSEL(cfg->timeout_period) |
    1f12:	7b33      	ldrb	r3, [r6, #12]
    1f14:	021b      	lsls	r3, r3, #8
    1f16:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
			cfg->wdt_int |
    1f1a:	4318      	orrs	r0, r3
			WDT_CTRL_TBAN(cfg->window_period) |
    1f1c:	7b73      	ldrb	r3, [r6, #13]
    1f1e:	049b      	lsls	r3, r3, #18
    1f20:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
			WDT_CTRL_PSEL(cfg->timeout_period) |
    1f24:	4318      	orrs	r0, r3
			(cfg->disable_flash_cali ? WDT_CTRL_FCD : 0) |
    1f26:	7bb3      	ldrb	r3, [r6, #14]
    1f28:	2b00      	cmp	r3, #0
    1f2a:	bf0c      	ite	eq
    1f2c:	462b      	moveq	r3, r5
    1f2e:	2380      	movne	r3, #128	; 0x80
			WDT_CTRL_TBAN(cfg->window_period) |
    1f30:	4318      	orrs	r0, r3
			(cfg->disable_wdt_after_reset ? WDT_CTRL_DAR : 0)
    1f32:	7bf3      	ldrb	r3, [r6, #15]
    1f34:	2b00      	cmp	r3, #0
    1f36:	bf18      	it	ne
    1f38:	2502      	movne	r5, #2
	wdt_set_ctrl(cfg->clk_src |
    1f3a:	4328      	orrs	r0, r5
    1f3c:	4d13      	ldr	r5, [pc, #76]	; (1f8c <wdt_init+0xac>)
    1f3e:	47a8      	blx	r5
	);
	wdt_set_ctrl(wdt->WDT_CTRL | WDT_CTRL_CEN);
    1f40:	6820      	ldr	r0, [r4, #0]
    1f42:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    1f46:	47a8      	blx	r5
	while (!(wdt->WDT_CTRL & WDT_CTRL_CEN)) {
    1f48:	6823      	ldr	r3, [r4, #0]
    1f4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1f4e:	d0fb      	beq.n	1f48 <wdt_init+0x68>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1f50:	4620      	mov	r0, r4
    1f52:	4b0f      	ldr	r3, [pc, #60]	; (1f90 <wdt_init+0xb0>)
    1f54:	4798      	blx	r3

	return true;
    1f56:	2001      	movs	r0, #1
    1f58:	bd70      	pop	{r4, r5, r6, pc}
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1f5a:	6820      	ldr	r0, [r4, #0]
    1f5c:	f020 0001 	bic.w	r0, r0, #1
    1f60:	4b0a      	ldr	r3, [pc, #40]	; (1f8c <wdt_init+0xac>)
    1f62:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1f64:	6823      	ldr	r3, [r4, #0]
    1f66:	f013 0f01 	tst.w	r3, #1
    1f6a:	d1fb      	bne.n	1f64 <wdt_init+0x84>
    1f6c:	e7c8      	b.n	1f00 <wdt_init+0x20>
		wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_CEN);
    1f6e:	6820      	ldr	r0, [r4, #0]
    1f70:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    1f74:	4b05      	ldr	r3, [pc, #20]	; (1f8c <wdt_init+0xac>)
    1f76:	4798      	blx	r3
		while (wdt->WDT_CTRL & WDT_CTRL_CEN) {
    1f78:	6823      	ldr	r3, [r4, #0]
    1f7a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1f7e:	d1fb      	bne.n	1f78 <wdt_init+0x98>
    1f80:	e7c2      	b.n	1f08 <wdt_init+0x28>
		return false;
    1f82:	2000      	movs	r0, #0
}
    1f84:	bd70      	pop	{r4, r5, r6, pc}
    1f86:	bf00      	nop
    1f88:	00001399 	.word	0x00001399
    1f8c:	00001e8d 	.word	0x00001e8d
    1f90:	0000178d 	.word	0x0000178d

00001f94 <wdt_disable>:
 * \brief Disable the WDT module.
 *
 * \param dev_inst    Device structure pointer.
 */
void wdt_disable(struct wdt_dev_inst *const dev_inst)
{
    1f94:	b510      	push	{r4, lr}
	Wdt *wdt = dev_inst->hw_dev;
    1f96:	6804      	ldr	r4, [r0, #0]

	/* Disable the WDT */
	wdt_set_ctrl(wdt->WDT_CTRL & ~WDT_CTRL_EN);
    1f98:	6820      	ldr	r0, [r4, #0]
    1f9a:	f020 0001 	bic.w	r0, r0, #1
    1f9e:	4b05      	ldr	r3, [pc, #20]	; (1fb4 <wdt_disable+0x20>)
    1fa0:	4798      	blx	r3
	while (wdt->WDT_CTRL & WDT_CTRL_EN) {
    1fa2:	6823      	ldr	r3, [r4, #0]
    1fa4:	f013 0f01 	tst.w	r3, #1
    1fa8:	d1fb      	bne.n	1fa2 <wdt_disable+0xe>
	}

	/* Disable APB clock for WDT */
	sysclk_disable_peripheral_clock(wdt);
    1faa:	4620      	mov	r0, r4
    1fac:	4b02      	ldr	r3, [pc, #8]	; (1fb8 <wdt_disable+0x24>)
    1fae:	4798      	blx	r3
    1fb0:	bd10      	pop	{r4, pc}
    1fb2:	bf00      	nop
    1fb4:	00001e8d 	.word	0x00001e8d
    1fb8:	0000178d 	.word	0x0000178d

00001fbc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1fbc:	e7fe      	b.n	1fbc <Dummy_Handler>
	...

00001fc0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1fc0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
    1fc2:	4b17      	ldr	r3, [pc, #92]	; (2020 <Reset_Handler+0x60>)
    1fc4:	4a17      	ldr	r2, [pc, #92]	; (2024 <Reset_Handler+0x64>)
    1fc6:	429a      	cmp	r2, r3
    1fc8:	d010      	beq.n	1fec <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
    1fca:	4b17      	ldr	r3, [pc, #92]	; (2028 <Reset_Handler+0x68>)
    1fcc:	4a14      	ldr	r2, [pc, #80]	; (2020 <Reset_Handler+0x60>)
    1fce:	429a      	cmp	r2, r3
    1fd0:	d20c      	bcs.n	1fec <Reset_Handler+0x2c>
    1fd2:	3b01      	subs	r3, #1
    1fd4:	1a9b      	subs	r3, r3, r2
    1fd6:	f023 0303 	bic.w	r3, r3, #3
    1fda:	3304      	adds	r3, #4
    1fdc:	4413      	add	r3, r2
    1fde:	4911      	ldr	r1, [pc, #68]	; (2024 <Reset_Handler+0x64>)
			*pDest++ = *pSrc++;
    1fe0:	f851 0b04 	ldr.w	r0, [r1], #4
    1fe4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
    1fe8:	429a      	cmp	r2, r3
    1fea:	d1f9      	bne.n	1fe0 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
    1fec:	4b0f      	ldr	r3, [pc, #60]	; (202c <Reset_Handler+0x6c>)
    1fee:	4a10      	ldr	r2, [pc, #64]	; (2030 <Reset_Handler+0x70>)
    1ff0:	429a      	cmp	r2, r3
    1ff2:	d20a      	bcs.n	200a <Reset_Handler+0x4a>
    1ff4:	3b01      	subs	r3, #1
    1ff6:	1a9b      	subs	r3, r3, r2
    1ff8:	f023 0303 	bic.w	r3, r3, #3
    1ffc:	3304      	adds	r3, #4
    1ffe:	4413      	add	r3, r2
		*pDest++ = 0;
    2000:	2100      	movs	r1, #0
    2002:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
    2006:	4293      	cmp	r3, r2
    2008:	d1fb      	bne.n	2002 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) &_sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    200a:	4a0a      	ldr	r2, [pc, #40]	; (2034 <Reset_Handler+0x74>)
    200c:	4b0a      	ldr	r3, [pc, #40]	; (2038 <Reset_Handler+0x78>)
    200e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    2012:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
    2014:	4b09      	ldr	r3, [pc, #36]	; (203c <Reset_Handler+0x7c>)
    2016:	4798      	blx	r3

	/* Branch to main function */
	main();
    2018:	4b09      	ldr	r3, [pc, #36]	; (2040 <Reset_Handler+0x80>)
    201a:	4798      	blx	r3
    201c:	e7fe      	b.n	201c <Reset_Handler+0x5c>
    201e:	bf00      	nop
    2020:	20000000 	.word	0x20000000
    2024:	00008b54 	.word	0x00008b54
    2028:	200009e0 	.word	0x200009e0
    202c:	20000b18 	.word	0x20000b18
    2030:	200009e0 	.word	0x200009e0
    2034:	e000ed00 	.word	0xe000ed00
    2038:	00000000 	.word	0x00000000
    203c:	00002405 	.word	0x00002405
    2040:	00002275 	.word	0x00002275

00002044 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
    2044:	4b0a      	ldr	r3, [pc, #40]	; (2070 <_sbrk+0x2c>)
    2046:	681b      	ldr	r3, [r3, #0]
    2048:	b153      	cbz	r3, 2060 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    204a:	4b09      	ldr	r3, [pc, #36]	; (2070 <_sbrk+0x2c>)
    204c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
    204e:	181a      	adds	r2, r3, r0
    2050:	4908      	ldr	r1, [pc, #32]	; (2074 <_sbrk+0x30>)
    2052:	4291      	cmp	r1, r2
    2054:	db08      	blt.n	2068 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
    2056:	4610      	mov	r0, r2
    2058:	4a05      	ldr	r2, [pc, #20]	; (2070 <_sbrk+0x2c>)
    205a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
    205c:	4618      	mov	r0, r3
    205e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2060:	4a05      	ldr	r2, [pc, #20]	; (2078 <_sbrk+0x34>)
    2062:	4b03      	ldr	r3, [pc, #12]	; (2070 <_sbrk+0x2c>)
    2064:	601a      	str	r2, [r3, #0]
    2066:	e7f0      	b.n	204a <_sbrk+0x6>
		return (caddr_t) -1;	
    2068:	f04f 30ff 	mov.w	r0, #4294967295
}
    206c:	4770      	bx	lr
    206e:	bf00      	nop
    2070:	20000a3c 	.word	0x20000a3c
    2074:	20007ffc 	.word	0x20007ffc
    2078:	20001b18 	.word	0x20001b18

0000207c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    207c:	f04f 30ff 	mov.w	r0, #4294967295
    2080:	4770      	bx	lr

00002082 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2082:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    2086:	604b      	str	r3, [r1, #4]

	return 0;
}
    2088:	2000      	movs	r0, #0
    208a:	4770      	bx	lr

0000208c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    208c:	2001      	movs	r0, #1
    208e:	4770      	bx	lr

00002090 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2090:	2000      	movs	r0, #0
    2092:	4770      	bx	lr

00002094 <gpio_callback>:
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->GPIO_PVR & arch_ioport_pin_to_mask(pin);
    2094:	4b0b      	ldr	r3, [pc, #44]	; (20c4 <gpio_callback+0x30>)
    2096:	6e1b      	ldr	r3, [r3, #96]	; 0x60

//GPIO Interrupt Handler
//light sensor detects light: turn off LCD backlight
//light sensor does not detect light: turn on LCD backlight
static void gpio_callback(void){
		if(ioport_get_pin_level(PIN_PA07) == DARK){//if dark detected
    2098:	f013 0f80 	tst.w	r3, #128	; 0x80
    209c:	d10b      	bne.n	20b6 <gpio_callback+0x22>
    209e:	4b09      	ldr	r3, [pc, #36]	; (20c4 <gpio_callback+0x30>)
    20a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
			{
				//turn on LCD backlight
				ioport_set_pin_dir(PIN_PC05,IOPORT_DIR_OUTPUT);
				ioport_set_pin_level(PIN_PC05,IOPORT_PIN_LEVEL_HIGH);
			}
			}else if(ioport_get_pin_level(PIN_PA07) == LIGHT){//if light detected
    20a2:	f013 0f80 	tst.w	r3, #128	; 0x80
    20a6:	d105      	bne.n	20b4 <gpio_callback+0x20>
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    20a8:	4b07      	ldr	r3, [pc, #28]	; (20c8 <gpio_callback+0x34>)
    20aa:	2220      	movs	r2, #32
    20ac:	645a      	str	r2, [r3, #68]	; 0x44
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    20ae:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		arch_ioport_pin_to_base(pin)->GPIO_OVRC = arch_ioport_pin_to_mask(pin);
    20b2:	659a      	str	r2, [r3, #88]	; 0x58
    20b4:	4770      	bx	lr
		arch_ioport_pin_to_base(pin)->GPIO_ODERS = arch_ioport_pin_to_mask(pin);
    20b6:	4b04      	ldr	r3, [pc, #16]	; (20c8 <gpio_callback+0x34>)
    20b8:	2220      	movs	r2, #32
    20ba:	645a      	str	r2, [r3, #68]	; 0x44
		arch_ioport_pin_to_base(pin)->GPIO_STERC = arch_ioport_pin_to_mask(pin);
    20bc:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		arch_ioport_pin_to_base(pin)->GPIO_OVRS = arch_ioport_pin_to_mask(pin);
    20c0:	655a      	str	r2, [r3, #84]	; 0x54
    20c2:	4770      	bx	lr
    20c4:	400e1000 	.word	0x400e1000
    20c8:	400e1400 	.word	0x400e1400

000020cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
    20cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ce:	b083      	sub	sp, #12
    20d0:	4604      	mov	r4, r0
    20d2:	460e      	mov	r6, r1
	uint32_t val = 0;
    20d4:	2300      	movs	r3, #0
    20d6:	9301      	str	r3, [sp, #4]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
    20d8:	4b1a      	ldr	r3, [pc, #104]	; (2144 <usart_serial_getchar+0x78>)
    20da:	4298      	cmp	r0, r3
    20dc:	d00a      	beq.n	20f4 <usart_serial_getchar+0x28>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
    20de:	4b1a      	ldr	r3, [pc, #104]	; (2148 <usart_serial_getchar+0x7c>)
    20e0:	4298      	cmp	r0, r3
    20e2:	d011      	beq.n	2108 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
    20e4:	4b19      	ldr	r3, [pc, #100]	; (214c <usart_serial_getchar+0x80>)
    20e6:	4298      	cmp	r0, r3
    20e8:	d018      	beq.n	211c <usart_serial_getchar+0x50>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
    20ea:	4b19      	ldr	r3, [pc, #100]	; (2150 <usart_serial_getchar+0x84>)
    20ec:	429c      	cmp	r4, r3
    20ee:	d01f      	beq.n	2130 <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
    20f0:	b003      	add	sp, #12
    20f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (usart_read(p_usart, &val));
    20f4:	461f      	mov	r7, r3
    20f6:	4d17      	ldr	r5, [pc, #92]	; (2154 <usart_serial_getchar+0x88>)
    20f8:	a901      	add	r1, sp, #4
    20fa:	4638      	mov	r0, r7
    20fc:	47a8      	blx	r5
    20fe:	2800      	cmp	r0, #0
    2100:	d1fa      	bne.n	20f8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
    2102:	9b01      	ldr	r3, [sp, #4]
    2104:	7033      	strb	r3, [r6, #0]
    2106:	e7f0      	b.n	20ea <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
    2108:	461d      	mov	r5, r3
    210a:	4c12      	ldr	r4, [pc, #72]	; (2154 <usart_serial_getchar+0x88>)
    210c:	a901      	add	r1, sp, #4
    210e:	4628      	mov	r0, r5
    2110:	47a0      	blx	r4
    2112:	2800      	cmp	r0, #0
    2114:	d1fa      	bne.n	210c <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
    2116:	9b01      	ldr	r3, [sp, #4]
    2118:	7033      	strb	r3, [r6, #0]
    211a:	e7e9      	b.n	20f0 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
    211c:	461d      	mov	r5, r3
    211e:	4c0d      	ldr	r4, [pc, #52]	; (2154 <usart_serial_getchar+0x88>)
    2120:	a901      	add	r1, sp, #4
    2122:	4628      	mov	r0, r5
    2124:	47a0      	blx	r4
    2126:	2800      	cmp	r0, #0
    2128:	d1fa      	bne.n	2120 <usart_serial_getchar+0x54>
		*data = (uint8_t)(val & 0xFF);
    212a:	9b01      	ldr	r3, [sp, #4]
    212c:	7033      	strb	r3, [r6, #0]
    212e:	e7df      	b.n	20f0 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
    2130:	461d      	mov	r5, r3
    2132:	4c08      	ldr	r4, [pc, #32]	; (2154 <usart_serial_getchar+0x88>)
    2134:	a901      	add	r1, sp, #4
    2136:	4628      	mov	r0, r5
    2138:	47a0      	blx	r4
    213a:	2800      	cmp	r0, #0
    213c:	d1fa      	bne.n	2134 <usart_serial_getchar+0x68>
		*data = (uint8_t)(val & 0xFF);
    213e:	9b01      	ldr	r3, [sp, #4]
    2140:	7033      	strb	r3, [r6, #0]
}
    2142:	e7d5      	b.n	20f0 <usart_serial_getchar+0x24>
    2144:	40024000 	.word	0x40024000
    2148:	40028000 	.word	0x40028000
    214c:	4002c000 	.word	0x4002c000
    2150:	40030000 	.word	0x40030000
    2154:	00000d81 	.word	0x00000d81

00002158 <usart_serial_putchar>:
{
    2158:	b570      	push	{r4, r5, r6, lr}
    215a:	460c      	mov	r4, r1
	if (USART0 == p_usart) {
    215c:	4b18      	ldr	r3, [pc, #96]	; (21c0 <usart_serial_putchar+0x68>)
    215e:	4298      	cmp	r0, r3
    2160:	d00a      	beq.n	2178 <usart_serial_putchar+0x20>
	if (USART1 == p_usart) {
    2162:	4b18      	ldr	r3, [pc, #96]	; (21c4 <usart_serial_putchar+0x6c>)
    2164:	4298      	cmp	r0, r3
    2166:	d010      	beq.n	218a <usart_serial_putchar+0x32>
	if (USART2 == p_usart) {
    2168:	4b17      	ldr	r3, [pc, #92]	; (21c8 <usart_serial_putchar+0x70>)
    216a:	4298      	cmp	r0, r3
    216c:	d016      	beq.n	219c <usart_serial_putchar+0x44>
	if (USART3 == p_usart) {
    216e:	4b17      	ldr	r3, [pc, #92]	; (21cc <usart_serial_putchar+0x74>)
    2170:	4298      	cmp	r0, r3
    2172:	d01c      	beq.n	21ae <usart_serial_putchar+0x56>
	return 0;
    2174:	2000      	movs	r0, #0
}
    2176:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
    2178:	461e      	mov	r6, r3
    217a:	4d15      	ldr	r5, [pc, #84]	; (21d0 <usart_serial_putchar+0x78>)
    217c:	4621      	mov	r1, r4
    217e:	4630      	mov	r0, r6
    2180:	47a8      	blx	r5
    2182:	2800      	cmp	r0, #0
    2184:	d1fa      	bne.n	217c <usart_serial_putchar+0x24>
		return 1;
    2186:	2001      	movs	r0, #1
    2188:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
    218a:	461e      	mov	r6, r3
    218c:	4d10      	ldr	r5, [pc, #64]	; (21d0 <usart_serial_putchar+0x78>)
    218e:	4621      	mov	r1, r4
    2190:	4630      	mov	r0, r6
    2192:	47a8      	blx	r5
    2194:	2800      	cmp	r0, #0
    2196:	d1fa      	bne.n	218e <usart_serial_putchar+0x36>
		return 1;
    2198:	2001      	movs	r0, #1
    219a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
    219c:	461e      	mov	r6, r3
    219e:	4d0c      	ldr	r5, [pc, #48]	; (21d0 <usart_serial_putchar+0x78>)
    21a0:	4621      	mov	r1, r4
    21a2:	4630      	mov	r0, r6
    21a4:	47a8      	blx	r5
    21a6:	2800      	cmp	r0, #0
    21a8:	d1fa      	bne.n	21a0 <usart_serial_putchar+0x48>
		return 1;
    21aa:	2001      	movs	r0, #1
    21ac:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
    21ae:	461e      	mov	r6, r3
    21b0:	4d07      	ldr	r5, [pc, #28]	; (21d0 <usart_serial_putchar+0x78>)
    21b2:	4621      	mov	r1, r4
    21b4:	4630      	mov	r0, r6
    21b6:	47a8      	blx	r5
    21b8:	2800      	cmp	r0, #0
    21ba:	d1fa      	bne.n	21b2 <usart_serial_putchar+0x5a>
		return 1;
    21bc:	2001      	movs	r0, #1
    21be:	bd70      	pop	{r4, r5, r6, pc}
    21c0:	40024000 	.word	0x40024000
    21c4:	40028000 	.word	0x40028000
    21c8:	4002c000 	.word	0x4002c000
    21cc:	40030000 	.word	0x40030000
    21d0:	00000d6d 	.word	0x00000d6d

000021d4 <eic_callback>:
static void eic_callback(void){
    21d4:	b508      	push	{r3, lr}
 * \retval false EIC interrupt line is not pending
 */
static inline bool eic_line_interrupt_is_pending(Eic *eic,
		uint8_t line_number)
{
	return (eic->EIC_ISR & (1 << line_number)) != 0;
    21d6:	4b0d      	ldr	r3, [pc, #52]	; (220c <eic_callback+0x38>)
    21d8:	68db      	ldr	r3, [r3, #12]
	if (eic_line_interrupt_is_pending(EIC, GPIO_PUSH_BUTTON_EIC_LINE)) {
    21da:	f013 0f02 	tst.w	r3, #2
    21de:	d003      	beq.n	21e8 <eic_callback+0x14>
	eic->EIC_ICR = 1 << line_number;
    21e0:	4b0a      	ldr	r3, [pc, #40]	; (220c <eic_callback+0x38>)
    21e2:	2202      	movs	r2, #2
    21e4:	611a      	str	r2, [r3, #16]
	eic->EIC_ISR;
    21e6:	68db      	ldr	r3, [r3, #12]
	c42412a_show_wireless(C42412A_WIRELESS_THREE);
    21e8:	2003      	movs	r0, #3
    21ea:	4b09      	ldr	r3, [pc, #36]	; (2210 <eic_callback+0x3c>)
    21ec:	4798      	blx	r3
	return arch_ioport_pin_to_base(pin)->GPIO_PVR & arch_ioport_pin_to_mask(pin);
    21ee:	4b09      	ldr	r3, [pc, #36]	; (2214 <eic_callback+0x40>)
    21f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	while(ioport_get_pin_level(SW0_PIN) == BUTTON_0_ACTIVE){
    21f2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
    21f6:	d105      	bne.n	2204 <eic_callback+0x30>
    21f8:	4b06      	ldr	r3, [pc, #24]	; (2214 <eic_callback+0x40>)
    21fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    21fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    21fe:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
    2202:	d0fa      	beq.n	21fa <eic_callback+0x26>
	c42412a_show_wireless(C42412A_WIRELESS_NONE);
    2204:	2000      	movs	r0, #0
    2206:	4b02      	ldr	r3, [pc, #8]	; (2210 <eic_callback+0x3c>)
    2208:	4798      	blx	r3
    220a:	bd08      	pop	{r3, pc}
    220c:	400f1000 	.word	0x400f1000
    2210:	00000331 	.word	0x00000331
    2214:	400e1400 	.word	0x400e1400

00002218 <SysTick_Handler>:
void SysTick_Handler(void){
    2218:	b510      	push	{r4, lr}
	ticks ++;
    221a:	4c10      	ldr	r4, [pc, #64]	; (225c <SysTick_Handler+0x44>)
    221c:	6823      	ldr	r3, [r4, #0]
    221e:	3301      	adds	r3, #1
    2220:	6023      	str	r3, [r4, #0]
	c42412a_show_icon(C42412A_ICON_DOT_3);//decimal
    2222:	210a      	movs	r1, #10
    2224:	2003      	movs	r0, #3
    2226:	4b0e      	ldr	r3, [pc, #56]	; (2260 <SysTick_Handler+0x48>)
    2228:	4798      	blx	r3
	if(ticks >= 99999){
    222a:	6822      	ldr	r2, [r4, #0]
    222c:	4b0d      	ldr	r3, [pc, #52]	; (2264 <SysTick_Handler+0x4c>)
    222e:	429a      	cmp	r2, r3
    2230:	dc0a      	bgt.n	2248 <SysTick_Handler+0x30>
	c42412a_show_numeric_dec(ticks/10);//display 2 decimal places
    2232:	4b0a      	ldr	r3, [pc, #40]	; (225c <SysTick_Handler+0x44>)
    2234:	681b      	ldr	r3, [r3, #0]
    2236:	480c      	ldr	r0, [pc, #48]	; (2268 <SysTick_Handler+0x50>)
    2238:	fb80 2003 	smull	r2, r0, r0, r3
    223c:	17db      	asrs	r3, r3, #31
    223e:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
    2242:	4b0a      	ldr	r3, [pc, #40]	; (226c <SysTick_Handler+0x54>)
    2244:	4798      	blx	r3
    2246:	bd10      	pop	{r4, pc}
		c42412a_clear_icon(C42412A_ICON_DOT_3);	
    2248:	210a      	movs	r1, #10
    224a:	2003      	movs	r0, #3
    224c:	4b08      	ldr	r3, [pc, #32]	; (2270 <SysTick_Handler+0x58>)
    224e:	4798      	blx	r3
		c42412a_show_icon(C42412A_ICON_DOT_4);//decimal
    2250:	210e      	movs	r1, #14
    2252:	2003      	movs	r0, #3
    2254:	4b02      	ldr	r3, [pc, #8]	; (2260 <SysTick_Handler+0x48>)
    2256:	4798      	blx	r3
    2258:	e7eb      	b.n	2232 <SysTick_Handler+0x1a>
    225a:	bf00      	nop
    225c:	20000a40 	.word	0x20000a40
    2260:	00000301 	.word	0x00000301
    2264:	0001869e 	.word	0x0001869e
    2268:	66666667 	.word	0x66666667
    226c:	00000381 	.word	0x00000381
    2270:	00000325 	.word	0x00000325

00002274 <main>:
#include <conf_board.h>
#include <conf_clock.h>
#include <string.h>

int main (void)
{
    2274:	b500      	push	{lr}
    2276:	b089      	sub	sp, #36	; 0x24
	board_init();
    2278:	4b45      	ldr	r3, [pc, #276]	; (2390 <main+0x11c>)
    227a:	4798      	blx	r3
	sysclk_init();
    227c:	4b45      	ldr	r3, [pc, #276]	; (2394 <main+0x120>)
    227e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    2280:	4d45      	ldr	r5, [pc, #276]	; (2398 <main+0x124>)
    2282:	4b46      	ldr	r3, [pc, #280]	; (239c <main+0x128>)
    2284:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2286:	4a46      	ldr	r2, [pc, #280]	; (23a0 <main+0x12c>)
    2288:	4b46      	ldr	r3, [pc, #280]	; (23a4 <main+0x130>)
    228a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    228c:	4a46      	ldr	r2, [pc, #280]	; (23a8 <main+0x134>)
    228e:	4b47      	ldr	r3, [pc, #284]	; (23ac <main+0x138>)
    2290:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
    2292:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
    2296:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
    2298:	23c0      	movs	r3, #192	; 0xc0
    229a:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
    229c:	f44f 6300 	mov.w	r3, #2048	; 0x800
    22a0:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
    22a2:	2400      	movs	r4, #0
    22a4:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
    22a6:	9406      	str	r4, [sp, #24]
		sysclk_enable_peripheral_clock(p_usart);
    22a8:	4628      	mov	r0, r5
    22aa:	4b41      	ldr	r3, [pc, #260]	; (23b0 <main+0x13c>)
    22ac:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
    22ae:	4628      	mov	r0, r5
    22b0:	4b40      	ldr	r3, [pc, #256]	; (23b4 <main+0x140>)
    22b2:	4798      	blx	r3
    22b4:	4602      	mov	r2, r0
    22b6:	a902      	add	r1, sp, #8
    22b8:	4628      	mov	r0, r5
    22ba:	4b3f      	ldr	r3, [pc, #252]	; (23b8 <main+0x144>)
    22bc:	4798      	blx	r3
		usart_enable_tx(p_usart);
    22be:	4628      	mov	r0, r5
    22c0:	4b3e      	ldr	r3, [pc, #248]	; (23bc <main+0x148>)
    22c2:	4798      	blx	r3
		usart_enable_rx(p_usart);
    22c4:	4628      	mov	r0, r5
    22c6:	4b3e      	ldr	r3, [pc, #248]	; (23c0 <main+0x14c>)
    22c8:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    22ca:	4e3e      	ldr	r6, [pc, #248]	; (23c4 <main+0x150>)
    22cc:	6833      	ldr	r3, [r6, #0]
    22ce:	4621      	mov	r1, r4
    22d0:	6898      	ldr	r0, [r3, #8]
    22d2:	4d3d      	ldr	r5, [pc, #244]	; (23c8 <main+0x154>)
    22d4:	47a8      	blx	r5
	setbuf(stdin, NULL);
    22d6:	6833      	ldr	r3, [r6, #0]
    22d8:	4621      	mov	r1, r4
    22da:	6858      	ldr	r0, [r3, #4]
    22dc:	47a8      	blx	r5
	configure_console();
	c42412a_init();
    22de:	4b3b      	ldr	r3, [pc, #236]	; (23cc <main+0x158>)
    22e0:	4798      	blx	r3
	eic_enable(EIC);
    22e2:	4d3b      	ldr	r5, [pc, #236]	; (23d0 <main+0x15c>)
    22e4:	4628      	mov	r0, r5
    22e6:	4b3b      	ldr	r3, [pc, #236]	; (23d4 <main+0x160>)
    22e8:	4798      	blx	r3
    eic_line_conf.eic_mode = EIC_MODE_EDGE_TRIGGERED;
    22ea:	f88d 4008 	strb.w	r4, [sp, #8]
    eic_line_conf.eic_edge = EIC_EDGE_FALLING_EDGE;
    22ee:	f88d 4009 	strb.w	r4, [sp, #9]
    eic_line_conf.eic_level = EIC_LEVEL_LOW_LEVEL;
    22f2:	f88d 400a 	strb.w	r4, [sp, #10]
    eic_line_conf.eic_filter = EIC_FILTER_DISABLED;
    22f6:	f88d 400b 	strb.w	r4, [sp, #11]
    eic_line_conf.eic_async = EIC_ASYNCH_MODE;
    22fa:	2401      	movs	r4, #1
    22fc:	f88d 400c 	strb.w	r4, [sp, #12]
	eic_line_set_config(EIC, GPIO_PUSH_BUTTON_EIC_LINE, &eic_line_conf);
    2300:	aa02      	add	r2, sp, #8
    2302:	4621      	mov	r1, r4
    2304:	4628      	mov	r0, r5
    2306:	4b34      	ldr	r3, [pc, #208]	; (23d8 <main+0x164>)
    2308:	4798      	blx	r3
	eic_line_set_callback(EIC, GPIO_PUSH_BUTTON_EIC_LINE, eic_callback,
    230a:	9400      	str	r4, [sp, #0]
    230c:	232d      	movs	r3, #45	; 0x2d
    230e:	4a33      	ldr	r2, [pc, #204]	; (23dc <main+0x168>)
    2310:	4621      	mov	r1, r4
    2312:	4628      	mov	r0, r5
    2314:	4e32      	ldr	r6, [pc, #200]	; (23e0 <main+0x16c>)
    2316:	47b0      	blx	r6
	eic->EIC_EN = 1 << line_number;
    2318:	2302      	movs	r3, #2
    231a:	632b      	str	r3, [r5, #48]	; 0x30
		arch_ioport_pin_to_base(pin)->GPIO_ODERC = arch_ioport_pin_to_mask(pin);
    231c:	4b31      	ldr	r3, [pc, #196]	; (23e4 <main+0x170>)
    231e:	2280      	movs	r2, #128	; 0x80
    2320:	649a      	str	r2, [r3, #72]	; 0x48
		arch_ioport_pin_to_base(pin)->GPIO_STERS = arch_ioport_pin_to_mask(pin);
    2322:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
		base->GPIO_PUERS = mask;
    2326:	675a      	str	r2, [r3, #116]	; 0x74
		base->GPIO_PDERC = mask;
    2328:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		base->GPIO_GFERS = mask;
    232c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->GPIO_ODCR0C = mask;
    2330:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		base->GPIO_PMR0C = mask;
    2334:	619a      	str	r2, [r3, #24]
		base->GPIO_PMR1C = mask;
    2336:	629a      	str	r2, [r3, #40]	; 0x28
		base->GPIO_PMR2C = mask;
    2338:	639a      	str	r2, [r3, #56]	; 0x38
//The IRQn for the GPIO interrupt is GPIO_0_IRQn
static void gpio_setup(void){
    ioport_set_pin_dir(PIN_PA07, IOPORT_DIR_INPUT);
    ioport_set_pin_mode(PIN_PA07, IOPORT_MODE_PULLUP |
    IOPORT_MODE_GLITCH_FILTER);
    if (!gpio_set_pin_callback(PIN_PA07, gpio_callback, 1)) {
    233a:	4622      	mov	r2, r4
    233c:	492a      	ldr	r1, [pc, #168]	; (23e8 <main+0x174>)
    233e:	2007      	movs	r0, #7
    2340:	4b2a      	ldr	r3, [pc, #168]	; (23ec <main+0x178>)
    2342:	4798      	blx	r3
    2344:	b918      	cbnz	r0, 234e <main+0xda>
	    printf("Set pin callback failure!\r\n");
    2346:	482a      	ldr	r0, [pc, #168]	; (23f0 <main+0x17c>)
    2348:	4b2a      	ldr	r3, [pc, #168]	; (23f4 <main+0x180>)
    234a:	4798      	blx	r3
    234c:	e7fe      	b.n	234c <main+0xd8>
 * \param [in] pin The pin number
 */
static inline void gpio_enable_pin_interrupt(ioport_pin_t pin)
{
	GpioPort *gpio_port = &(GPIO->GPIO_PORT[ioport_pin_to_port_id(pin)]);
	gpio_port->GPIO_IERS = ioport_pin_to_mask(pin);
    234e:	2280      	movs	r2, #128	; 0x80
    2350:	4b24      	ldr	r3, [pc, #144]	; (23e4 <main+0x170>)
    2352:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
    2356:	4b28      	ldr	r3, [pc, #160]	; (23f8 <main+0x184>)
    2358:	f64b 3263 	movw	r2, #47971	; 0xbb63
    235c:	605a      	str	r2, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
    235e:	4a27      	ldr	r2, [pc, #156]	; (23fc <main+0x188>)
    2360:	21f0      	movs	r1, #240	; 0xf0
    2362:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    2366:	2100      	movs	r1, #0
    2368:	6099      	str	r1, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    236a:	2107      	movs	r1, #7
    236c:	6019      	str	r1, [r3, #0]
    return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get priority for device specific interrupts  */
    236e:	33f0      	adds	r3, #240	; 0xf0
    2370:	f893 1319 	ldrb.w	r1, [r3, #793]	; 0x319
    2374:	f893 132d 	ldrb.w	r1, [r3, #813]	; 0x32d
    return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get priority for Cortex-M  system interrupts */
    2378:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
    return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get priority for device specific interrupts  */
    237c:	f893 1319 	ldrb.w	r1, [r3, #793]	; 0x319
    2380:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
	//At the end of initialization, it must ask the NVIC for each interrupts priority and print it
	//to Putty.
	NVIC_GetPriority(GPIO_0_IRQn);
	NVIC_GetPriority(EIC_1_IRQn);
	NVIC_GetPriority(SysTick_IRQn);
	printf("GPIO %d ./r/n EIC %d ",NVIC_GetPriority(GPIO_0_IRQn),NVIC_GetPriority(EIC_1_IRQn));
    2384:	0912      	lsrs	r2, r2, #4
    2386:	0909      	lsrs	r1, r1, #4
    2388:	481d      	ldr	r0, [pc, #116]	; (2400 <main+0x18c>)
    238a:	4b1a      	ldr	r3, [pc, #104]	; (23f4 <main+0x180>)
    238c:	4798      	blx	r3
    238e:	e7fe      	b.n	238e <main+0x11a>
    2390:	00001c19 	.word	0x00001c19
    2394:	00001b79 	.word	0x00001b79
    2398:	40028000 	.word	0x40028000
    239c:	20000a88 	.word	0x20000a88
    23a0:	00002159 	.word	0x00002159
    23a4:	20000a84 	.word	0x20000a84
    23a8:	000020cd 	.word	0x000020cd
    23ac:	20000a80 	.word	0x20000a80
    23b0:	00001399 	.word	0x00001399
    23b4:	000011e9 	.word	0x000011e9
    23b8:	00000d0d 	.word	0x00000d0d
    23bc:	00000d61 	.word	0x00000d61
    23c0:	00000d67 	.word	0x00000d67
    23c4:	20000034 	.word	0x20000034
    23c8:	00002519 	.word	0x00002519
    23cc:	00000279 	.word	0x00000279
    23d0:	400f1000 	.word	0x400f1000
    23d4:	00000495 	.word	0x00000495
    23d8:	00000409 	.word	0x00000409
    23dc:	000021d5 	.word	0x000021d5
    23e0:	000004e9 	.word	0x000004e9
    23e4:	400e1000 	.word	0x400e1000
    23e8:	00002095 	.word	0x00002095
    23ec:	0000064d 	.word	0x0000064d
    23f0:	00008848 	.word	0x00008848
    23f4:	00002455 	.word	0x00002455
    23f8:	e000e010 	.word	0xe000e010
    23fc:	e000ed00 	.word	0xe000ed00
    2400:	00008864 	.word	0x00008864

00002404 <__libc_init_array>:
    2404:	b570      	push	{r4, r5, r6, lr}
    2406:	4e0f      	ldr	r6, [pc, #60]	; (2444 <__libc_init_array+0x40>)
    2408:	4d0f      	ldr	r5, [pc, #60]	; (2448 <__libc_init_array+0x44>)
    240a:	1b76      	subs	r6, r6, r5
    240c:	10b6      	asrs	r6, r6, #2
    240e:	bf18      	it	ne
    2410:	2400      	movne	r4, #0
    2412:	d005      	beq.n	2420 <__libc_init_array+0x1c>
    2414:	3401      	adds	r4, #1
    2416:	f855 3b04 	ldr.w	r3, [r5], #4
    241a:	4798      	blx	r3
    241c:	42a6      	cmp	r6, r4
    241e:	d1f9      	bne.n	2414 <__libc_init_array+0x10>
    2420:	4e0a      	ldr	r6, [pc, #40]	; (244c <__libc_init_array+0x48>)
    2422:	4d0b      	ldr	r5, [pc, #44]	; (2450 <__libc_init_array+0x4c>)
    2424:	1b76      	subs	r6, r6, r5
    2426:	f006 fb7f 	bl	8b28 <_init>
    242a:	10b6      	asrs	r6, r6, #2
    242c:	bf18      	it	ne
    242e:	2400      	movne	r4, #0
    2430:	d006      	beq.n	2440 <__libc_init_array+0x3c>
    2432:	3401      	adds	r4, #1
    2434:	f855 3b04 	ldr.w	r3, [r5], #4
    2438:	4798      	blx	r3
    243a:	42a6      	cmp	r6, r4
    243c:	d1f9      	bne.n	2432 <__libc_init_array+0x2e>
    243e:	bd70      	pop	{r4, r5, r6, pc}
    2440:	bd70      	pop	{r4, r5, r6, pc}
    2442:	bf00      	nop
    2444:	00008b34 	.word	0x00008b34
    2448:	00008b34 	.word	0x00008b34
    244c:	00008b3c 	.word	0x00008b3c
    2450:	00008b34 	.word	0x00008b34

00002454 <iprintf>:
    2454:	b40f      	push	{r0, r1, r2, r3}
    2456:	b500      	push	{lr}
    2458:	4907      	ldr	r1, [pc, #28]	; (2478 <iprintf+0x24>)
    245a:	b083      	sub	sp, #12
    245c:	ab04      	add	r3, sp, #16
    245e:	6808      	ldr	r0, [r1, #0]
    2460:	f853 2b04 	ldr.w	r2, [r3], #4
    2464:	6881      	ldr	r1, [r0, #8]
    2466:	9301      	str	r3, [sp, #4]
    2468:	f001 fbba 	bl	3be0 <_vfiprintf_r>
    246c:	b003      	add	sp, #12
    246e:	f85d eb04 	ldr.w	lr, [sp], #4
    2472:	b004      	add	sp, #16
    2474:	4770      	bx	lr
    2476:	bf00      	nop
    2478:	20000034 	.word	0x20000034

0000247c <memset>:
    247c:	b470      	push	{r4, r5, r6}
    247e:	0786      	lsls	r6, r0, #30
    2480:	d046      	beq.n	2510 <memset+0x94>
    2482:	1e54      	subs	r4, r2, #1
    2484:	2a00      	cmp	r2, #0
    2486:	d041      	beq.n	250c <memset+0x90>
    2488:	b2ca      	uxtb	r2, r1
    248a:	4603      	mov	r3, r0
    248c:	e002      	b.n	2494 <memset+0x18>
    248e:	f114 34ff 	adds.w	r4, r4, #4294967295
    2492:	d33b      	bcc.n	250c <memset+0x90>
    2494:	f803 2b01 	strb.w	r2, [r3], #1
    2498:	079d      	lsls	r5, r3, #30
    249a:	d1f8      	bne.n	248e <memset+0x12>
    249c:	2c03      	cmp	r4, #3
    249e:	d92e      	bls.n	24fe <memset+0x82>
    24a0:	b2cd      	uxtb	r5, r1
    24a2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    24a6:	2c0f      	cmp	r4, #15
    24a8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    24ac:	d919      	bls.n	24e2 <memset+0x66>
    24ae:	f103 0210 	add.w	r2, r3, #16
    24b2:	4626      	mov	r6, r4
    24b4:	3e10      	subs	r6, #16
    24b6:	2e0f      	cmp	r6, #15
    24b8:	f842 5c10 	str.w	r5, [r2, #-16]
    24bc:	f842 5c0c 	str.w	r5, [r2, #-12]
    24c0:	f842 5c08 	str.w	r5, [r2, #-8]
    24c4:	f842 5c04 	str.w	r5, [r2, #-4]
    24c8:	f102 0210 	add.w	r2, r2, #16
    24cc:	d8f2      	bhi.n	24b4 <memset+0x38>
    24ce:	f1a4 0210 	sub.w	r2, r4, #16
    24d2:	f022 020f 	bic.w	r2, r2, #15
    24d6:	f004 040f 	and.w	r4, r4, #15
    24da:	3210      	adds	r2, #16
    24dc:	2c03      	cmp	r4, #3
    24de:	4413      	add	r3, r2
    24e0:	d90d      	bls.n	24fe <memset+0x82>
    24e2:	461e      	mov	r6, r3
    24e4:	4622      	mov	r2, r4
    24e6:	3a04      	subs	r2, #4
    24e8:	2a03      	cmp	r2, #3
    24ea:	f846 5b04 	str.w	r5, [r6], #4
    24ee:	d8fa      	bhi.n	24e6 <memset+0x6a>
    24f0:	1f22      	subs	r2, r4, #4
    24f2:	f022 0203 	bic.w	r2, r2, #3
    24f6:	3204      	adds	r2, #4
    24f8:	4413      	add	r3, r2
    24fa:	f004 0403 	and.w	r4, r4, #3
    24fe:	b12c      	cbz	r4, 250c <memset+0x90>
    2500:	b2c9      	uxtb	r1, r1
    2502:	441c      	add	r4, r3
    2504:	f803 1b01 	strb.w	r1, [r3], #1
    2508:	429c      	cmp	r4, r3
    250a:	d1fb      	bne.n	2504 <memset+0x88>
    250c:	bc70      	pop	{r4, r5, r6}
    250e:	4770      	bx	lr
    2510:	4614      	mov	r4, r2
    2512:	4603      	mov	r3, r0
    2514:	e7c2      	b.n	249c <memset+0x20>
    2516:	bf00      	nop

00002518 <setbuf>:
    2518:	2900      	cmp	r1, #0
    251a:	bf0c      	ite	eq
    251c:	2202      	moveq	r2, #2
    251e:	2200      	movne	r2, #0
    2520:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2524:	f000 b800 	b.w	2528 <setvbuf>

00002528 <setvbuf>:
    2528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    252c:	4c61      	ldr	r4, [pc, #388]	; (26b4 <setvbuf+0x18c>)
    252e:	6825      	ldr	r5, [r4, #0]
    2530:	b083      	sub	sp, #12
    2532:	4604      	mov	r4, r0
    2534:	460f      	mov	r7, r1
    2536:	4690      	mov	r8, r2
    2538:	461e      	mov	r6, r3
    253a:	b115      	cbz	r5, 2542 <setvbuf+0x1a>
    253c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    253e:	2b00      	cmp	r3, #0
    2540:	d064      	beq.n	260c <setvbuf+0xe4>
    2542:	f1b8 0f02 	cmp.w	r8, #2
    2546:	d006      	beq.n	2556 <setvbuf+0x2e>
    2548:	f1b8 0f01 	cmp.w	r8, #1
    254c:	f200 809f 	bhi.w	268e <setvbuf+0x166>
    2550:	2e00      	cmp	r6, #0
    2552:	f2c0 809c 	blt.w	268e <setvbuf+0x166>
    2556:	6e63      	ldr	r3, [r4, #100]	; 0x64
    2558:	07d8      	lsls	r0, r3, #31
    255a:	d534      	bpl.n	25c6 <setvbuf+0x9e>
    255c:	4621      	mov	r1, r4
    255e:	4628      	mov	r0, r5
    2560:	f003 fa9c 	bl	5a9c <_fflush_r>
    2564:	6b21      	ldr	r1, [r4, #48]	; 0x30
    2566:	b141      	cbz	r1, 257a <setvbuf+0x52>
    2568:	f104 0340 	add.w	r3, r4, #64	; 0x40
    256c:	4299      	cmp	r1, r3
    256e:	d002      	beq.n	2576 <setvbuf+0x4e>
    2570:	4628      	mov	r0, r5
    2572:	f003 fc11 	bl	5d98 <_free_r>
    2576:	2300      	movs	r3, #0
    2578:	6323      	str	r3, [r4, #48]	; 0x30
    257a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    257e:	2200      	movs	r2, #0
    2580:	61a2      	str	r2, [r4, #24]
    2582:	6062      	str	r2, [r4, #4]
    2584:	061a      	lsls	r2, r3, #24
    2586:	d43a      	bmi.n	25fe <setvbuf+0xd6>
    2588:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    258c:	f023 0303 	bic.w	r3, r3, #3
    2590:	f1b8 0f02 	cmp.w	r8, #2
    2594:	81a3      	strh	r3, [r4, #12]
    2596:	d01d      	beq.n	25d4 <setvbuf+0xac>
    2598:	ab01      	add	r3, sp, #4
    259a:	466a      	mov	r2, sp
    259c:	4621      	mov	r1, r4
    259e:	4628      	mov	r0, r5
    25a0:	f003 fea6 	bl	62f0 <__swhatbuf_r>
    25a4:	89a3      	ldrh	r3, [r4, #12]
    25a6:	4318      	orrs	r0, r3
    25a8:	81a0      	strh	r0, [r4, #12]
    25aa:	2e00      	cmp	r6, #0
    25ac:	d132      	bne.n	2614 <setvbuf+0xec>
    25ae:	9e00      	ldr	r6, [sp, #0]
    25b0:	4630      	mov	r0, r6
    25b2:	f003 ff15 	bl	63e0 <malloc>
    25b6:	4607      	mov	r7, r0
    25b8:	2800      	cmp	r0, #0
    25ba:	d06b      	beq.n	2694 <setvbuf+0x16c>
    25bc:	89a3      	ldrh	r3, [r4, #12]
    25be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    25c2:	81a3      	strh	r3, [r4, #12]
    25c4:	e028      	b.n	2618 <setvbuf+0xf0>
    25c6:	89a3      	ldrh	r3, [r4, #12]
    25c8:	0599      	lsls	r1, r3, #22
    25ca:	d4c7      	bmi.n	255c <setvbuf+0x34>
    25cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
    25ce:	f003 fe8b 	bl	62e8 <__retarget_lock_acquire_recursive>
    25d2:	e7c3      	b.n	255c <setvbuf+0x34>
    25d4:	2500      	movs	r5, #0
    25d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
    25d8:	2600      	movs	r6, #0
    25da:	f104 0243 	add.w	r2, r4, #67	; 0x43
    25de:	f043 0302 	orr.w	r3, r3, #2
    25e2:	2001      	movs	r0, #1
    25e4:	60a6      	str	r6, [r4, #8]
    25e6:	07ce      	lsls	r6, r1, #31
    25e8:	81a3      	strh	r3, [r4, #12]
    25ea:	6022      	str	r2, [r4, #0]
    25ec:	6122      	str	r2, [r4, #16]
    25ee:	6160      	str	r0, [r4, #20]
    25f0:	d401      	bmi.n	25f6 <setvbuf+0xce>
    25f2:	0598      	lsls	r0, r3, #22
    25f4:	d53e      	bpl.n	2674 <setvbuf+0x14c>
    25f6:	4628      	mov	r0, r5
    25f8:	b003      	add	sp, #12
    25fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    25fe:	6921      	ldr	r1, [r4, #16]
    2600:	4628      	mov	r0, r5
    2602:	f003 fbc9 	bl	5d98 <_free_r>
    2606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    260a:	e7bd      	b.n	2588 <setvbuf+0x60>
    260c:	4628      	mov	r0, r5
    260e:	f003 fa9d 	bl	5b4c <__sinit>
    2612:	e796      	b.n	2542 <setvbuf+0x1a>
    2614:	2f00      	cmp	r7, #0
    2616:	d0cb      	beq.n	25b0 <setvbuf+0x88>
    2618:	6bab      	ldr	r3, [r5, #56]	; 0x38
    261a:	2b00      	cmp	r3, #0
    261c:	d033      	beq.n	2686 <setvbuf+0x15e>
    261e:	9b00      	ldr	r3, [sp, #0]
    2620:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    2624:	6027      	str	r7, [r4, #0]
    2626:	429e      	cmp	r6, r3
    2628:	bf1c      	itt	ne
    262a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
    262e:	81a2      	strhne	r2, [r4, #12]
    2630:	f1b8 0f01 	cmp.w	r8, #1
    2634:	bf04      	itt	eq
    2636:	f042 0201 	orreq.w	r2, r2, #1
    263a:	81a2      	strheq	r2, [r4, #12]
    263c:	b292      	uxth	r2, r2
    263e:	f012 0308 	ands.w	r3, r2, #8
    2642:	6127      	str	r7, [r4, #16]
    2644:	6166      	str	r6, [r4, #20]
    2646:	d00e      	beq.n	2666 <setvbuf+0x13e>
    2648:	07d1      	lsls	r1, r2, #31
    264a:	d51a      	bpl.n	2682 <setvbuf+0x15a>
    264c:	6e65      	ldr	r5, [r4, #100]	; 0x64
    264e:	4276      	negs	r6, r6
    2650:	2300      	movs	r3, #0
    2652:	f015 0501 	ands.w	r5, r5, #1
    2656:	61a6      	str	r6, [r4, #24]
    2658:	60a3      	str	r3, [r4, #8]
    265a:	d009      	beq.n	2670 <setvbuf+0x148>
    265c:	2500      	movs	r5, #0
    265e:	4628      	mov	r0, r5
    2660:	b003      	add	sp, #12
    2662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    2666:	60a3      	str	r3, [r4, #8]
    2668:	6e65      	ldr	r5, [r4, #100]	; 0x64
    266a:	f015 0501 	ands.w	r5, r5, #1
    266e:	d1f5      	bne.n	265c <setvbuf+0x134>
    2670:	0593      	lsls	r3, r2, #22
    2672:	d4c0      	bmi.n	25f6 <setvbuf+0xce>
    2674:	6da0      	ldr	r0, [r4, #88]	; 0x58
    2676:	f003 fe39 	bl	62ec <__retarget_lock_release_recursive>
    267a:	4628      	mov	r0, r5
    267c:	b003      	add	sp, #12
    267e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    2682:	60a6      	str	r6, [r4, #8]
    2684:	e7f0      	b.n	2668 <setvbuf+0x140>
    2686:	4628      	mov	r0, r5
    2688:	f003 fa60 	bl	5b4c <__sinit>
    268c:	e7c7      	b.n	261e <setvbuf+0xf6>
    268e:	f04f 35ff 	mov.w	r5, #4294967295
    2692:	e7b0      	b.n	25f6 <setvbuf+0xce>
    2694:	f8dd 9000 	ldr.w	r9, [sp]
    2698:	45b1      	cmp	r9, r6
    269a:	d004      	beq.n	26a6 <setvbuf+0x17e>
    269c:	4648      	mov	r0, r9
    269e:	f003 fe9f 	bl	63e0 <malloc>
    26a2:	4607      	mov	r7, r0
    26a4:	b920      	cbnz	r0, 26b0 <setvbuf+0x188>
    26a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    26aa:	f04f 35ff 	mov.w	r5, #4294967295
    26ae:	e792      	b.n	25d6 <setvbuf+0xae>
    26b0:	464e      	mov	r6, r9
    26b2:	e783      	b.n	25bc <setvbuf+0x94>
    26b4:	20000034 	.word	0x20000034

000026b8 <sprintf>:
    26b8:	b40e      	push	{r1, r2, r3}
    26ba:	b5f0      	push	{r4, r5, r6, r7, lr}
    26bc:	b09c      	sub	sp, #112	; 0x70
    26be:	ab21      	add	r3, sp, #132	; 0x84
    26c0:	490f      	ldr	r1, [pc, #60]	; (2700 <sprintf+0x48>)
    26c2:	f853 2b04 	ldr.w	r2, [r3], #4
    26c6:	9301      	str	r3, [sp, #4]
    26c8:	4605      	mov	r5, r0
    26ca:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    26ce:	6808      	ldr	r0, [r1, #0]
    26d0:	9502      	str	r5, [sp, #8]
    26d2:	f44f 7702 	mov.w	r7, #520	; 0x208
    26d6:	f64f 76ff 	movw	r6, #65535	; 0xffff
    26da:	a902      	add	r1, sp, #8
    26dc:	9506      	str	r5, [sp, #24]
    26de:	f8ad 7014 	strh.w	r7, [sp, #20]
    26e2:	9404      	str	r4, [sp, #16]
    26e4:	9407      	str	r4, [sp, #28]
    26e6:	f8ad 6016 	strh.w	r6, [sp, #22]
    26ea:	f000 f80b 	bl	2704 <_svfprintf_r>
    26ee:	9b02      	ldr	r3, [sp, #8]
    26f0:	2200      	movs	r2, #0
    26f2:	701a      	strb	r2, [r3, #0]
    26f4:	b01c      	add	sp, #112	; 0x70
    26f6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    26fa:	b003      	add	sp, #12
    26fc:	4770      	bx	lr
    26fe:	bf00      	nop
    2700:	20000034 	.word	0x20000034

00002704 <_svfprintf_r>:
    2704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2708:	b0c3      	sub	sp, #268	; 0x10c
    270a:	460c      	mov	r4, r1
    270c:	910b      	str	r1, [sp, #44]	; 0x2c
    270e:	4692      	mov	sl, r2
    2710:	930f      	str	r3, [sp, #60]	; 0x3c
    2712:	900c      	str	r0, [sp, #48]	; 0x30
    2714:	f003 fdd6 	bl	62c4 <_localeconv_r>
    2718:	6803      	ldr	r3, [r0, #0]
    271a:	931a      	str	r3, [sp, #104]	; 0x68
    271c:	4618      	mov	r0, r3
    271e:	f004 ff8f 	bl	7640 <strlen>
    2722:	89a3      	ldrh	r3, [r4, #12]
    2724:	9019      	str	r0, [sp, #100]	; 0x64
    2726:	0619      	lsls	r1, r3, #24
    2728:	d503      	bpl.n	2732 <_svfprintf_r+0x2e>
    272a:	6923      	ldr	r3, [r4, #16]
    272c:	2b00      	cmp	r3, #0
    272e:	f001 8003 	beq.w	3738 <_svfprintf_r+0x1034>
    2732:	2300      	movs	r3, #0
    2734:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
    2738:	9313      	str	r3, [sp, #76]	; 0x4c
    273a:	9315      	str	r3, [sp, #84]	; 0x54
    273c:	9314      	str	r3, [sp, #80]	; 0x50
    273e:	9327      	str	r3, [sp, #156]	; 0x9c
    2740:	9326      	str	r3, [sp, #152]	; 0x98
    2742:	9318      	str	r3, [sp, #96]	; 0x60
    2744:	931b      	str	r3, [sp, #108]	; 0x6c
    2746:	9309      	str	r3, [sp, #36]	; 0x24
    2748:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
    274c:	46c8      	mov	r8, r9
    274e:	9316      	str	r3, [sp, #88]	; 0x58
    2750:	9317      	str	r3, [sp, #92]	; 0x5c
    2752:	f89a 3000 	ldrb.w	r3, [sl]
    2756:	4654      	mov	r4, sl
    2758:	b1e3      	cbz	r3, 2794 <_svfprintf_r+0x90>
    275a:	2b25      	cmp	r3, #37	; 0x25
    275c:	d102      	bne.n	2764 <_svfprintf_r+0x60>
    275e:	e019      	b.n	2794 <_svfprintf_r+0x90>
    2760:	2b25      	cmp	r3, #37	; 0x25
    2762:	d003      	beq.n	276c <_svfprintf_r+0x68>
    2764:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    2768:	2b00      	cmp	r3, #0
    276a:	d1f9      	bne.n	2760 <_svfprintf_r+0x5c>
    276c:	eba4 050a 	sub.w	r5, r4, sl
    2770:	b185      	cbz	r5, 2794 <_svfprintf_r+0x90>
    2772:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2774:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    2776:	f8c8 a000 	str.w	sl, [r8]
    277a:	3301      	adds	r3, #1
    277c:	442a      	add	r2, r5
    277e:	2b07      	cmp	r3, #7
    2780:	f8c8 5004 	str.w	r5, [r8, #4]
    2784:	9227      	str	r2, [sp, #156]	; 0x9c
    2786:	9326      	str	r3, [sp, #152]	; 0x98
    2788:	dc7f      	bgt.n	288a <_svfprintf_r+0x186>
    278a:	f108 0808 	add.w	r8, r8, #8
    278e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2790:	442b      	add	r3, r5
    2792:	9309      	str	r3, [sp, #36]	; 0x24
    2794:	7823      	ldrb	r3, [r4, #0]
    2796:	2b00      	cmp	r3, #0
    2798:	d07f      	beq.n	289a <_svfprintf_r+0x196>
    279a:	2300      	movs	r3, #0
    279c:	461a      	mov	r2, r3
    279e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    27a2:	4619      	mov	r1, r3
    27a4:	930d      	str	r3, [sp, #52]	; 0x34
    27a6:	469b      	mov	fp, r3
    27a8:	f04f 30ff 	mov.w	r0, #4294967295
    27ac:	7863      	ldrb	r3, [r4, #1]
    27ae:	900a      	str	r0, [sp, #40]	; 0x28
    27b0:	f104 0a01 	add.w	sl, r4, #1
    27b4:	f10a 0a01 	add.w	sl, sl, #1
    27b8:	f1a3 0020 	sub.w	r0, r3, #32
    27bc:	2858      	cmp	r0, #88	; 0x58
    27be:	f200 83c1 	bhi.w	2f44 <_svfprintf_r+0x840>
    27c2:	e8df f010 	tbh	[pc, r0, lsl #1]
    27c6:	0238      	.short	0x0238
    27c8:	03bf03bf 	.word	0x03bf03bf
    27cc:	03bf0240 	.word	0x03bf0240
    27d0:	03bf03bf 	.word	0x03bf03bf
    27d4:	03bf03bf 	.word	0x03bf03bf
    27d8:	024503bf 	.word	0x024503bf
    27dc:	03bf0203 	.word	0x03bf0203
    27e0:	026b005d 	.word	0x026b005d
    27e4:	028603bf 	.word	0x028603bf
    27e8:	039d039d 	.word	0x039d039d
    27ec:	039d039d 	.word	0x039d039d
    27f0:	039d039d 	.word	0x039d039d
    27f4:	039d039d 	.word	0x039d039d
    27f8:	03bf039d 	.word	0x03bf039d
    27fc:	03bf03bf 	.word	0x03bf03bf
    2800:	03bf03bf 	.word	0x03bf03bf
    2804:	03bf03bf 	.word	0x03bf03bf
    2808:	03bf03bf 	.word	0x03bf03bf
    280c:	033703bf 	.word	0x033703bf
    2810:	03bf0357 	.word	0x03bf0357
    2814:	03bf0357 	.word	0x03bf0357
    2818:	03bf03bf 	.word	0x03bf03bf
    281c:	039803bf 	.word	0x039803bf
    2820:	03bf03bf 	.word	0x03bf03bf
    2824:	03bf03ad 	.word	0x03bf03ad
    2828:	03bf03bf 	.word	0x03bf03bf
    282c:	03bf03bf 	.word	0x03bf03bf
    2830:	03bf0259 	.word	0x03bf0259
    2834:	031e03bf 	.word	0x031e03bf
    2838:	03bf03bf 	.word	0x03bf03bf
    283c:	03bf03bf 	.word	0x03bf03bf
    2840:	03bf03bf 	.word	0x03bf03bf
    2844:	03bf03bf 	.word	0x03bf03bf
    2848:	03bf03bf 	.word	0x03bf03bf
    284c:	02db02c6 	.word	0x02db02c6
    2850:	03570357 	.word	0x03570357
    2854:	028b0357 	.word	0x028b0357
    2858:	03bf02db 	.word	0x03bf02db
    285c:	029003bf 	.word	0x029003bf
    2860:	029d03bf 	.word	0x029d03bf
    2864:	02b401cc 	.word	0x02b401cc
    2868:	03bf0208 	.word	0x03bf0208
    286c:	03bf01e1 	.word	0x03bf01e1
    2870:	03bf007e 	.word	0x03bf007e
    2874:	020d03bf 	.word	0x020d03bf
    2878:	980d      	ldr	r0, [sp, #52]	; 0x34
    287a:	930f      	str	r3, [sp, #60]	; 0x3c
    287c:	4240      	negs	r0, r0
    287e:	900d      	str	r0, [sp, #52]	; 0x34
    2880:	f04b 0b04 	orr.w	fp, fp, #4
    2884:	f89a 3000 	ldrb.w	r3, [sl]
    2888:	e794      	b.n	27b4 <_svfprintf_r+0xb0>
    288a:	aa25      	add	r2, sp, #148	; 0x94
    288c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    288e:	980c      	ldr	r0, [sp, #48]	; 0x30
    2890:	f004 ff44 	bl	771c <__ssprint_r>
    2894:	b940      	cbnz	r0, 28a8 <_svfprintf_r+0x1a4>
    2896:	46c8      	mov	r8, r9
    2898:	e779      	b.n	278e <_svfprintf_r+0x8a>
    289a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    289c:	b123      	cbz	r3, 28a8 <_svfprintf_r+0x1a4>
    289e:	980c      	ldr	r0, [sp, #48]	; 0x30
    28a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    28a2:	aa25      	add	r2, sp, #148	; 0x94
    28a4:	f004 ff3a 	bl	771c <__ssprint_r>
    28a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    28aa:	899b      	ldrh	r3, [r3, #12]
    28ac:	f013 0f40 	tst.w	r3, #64	; 0x40
    28b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    28b2:	bf18      	it	ne
    28b4:	f04f 33ff 	movne.w	r3, #4294967295
    28b8:	9309      	str	r3, [sp, #36]	; 0x24
    28ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    28bc:	b043      	add	sp, #268	; 0x10c
    28be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    28c2:	f01b 0f20 	tst.w	fp, #32
    28c6:	9311      	str	r3, [sp, #68]	; 0x44
    28c8:	f040 81dd 	bne.w	2c86 <_svfprintf_r+0x582>
    28cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    28ce:	f01b 0f10 	tst.w	fp, #16
    28d2:	4613      	mov	r3, r2
    28d4:	f040 856e 	bne.w	33b4 <_svfprintf_r+0xcb0>
    28d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
    28dc:	f000 856a 	beq.w	33b4 <_svfprintf_r+0xcb0>
    28e0:	8814      	ldrh	r4, [r2, #0]
    28e2:	3204      	adds	r2, #4
    28e4:	2500      	movs	r5, #0
    28e6:	2301      	movs	r3, #1
    28e8:	920f      	str	r2, [sp, #60]	; 0x3c
    28ea:	2700      	movs	r7, #0
    28ec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    28f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    28f2:	1c4a      	adds	r2, r1, #1
    28f4:	f000 8265 	beq.w	2dc2 <_svfprintf_r+0x6be>
    28f8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
    28fc:	9207      	str	r2, [sp, #28]
    28fe:	ea54 0205 	orrs.w	r2, r4, r5
    2902:	f040 8264 	bne.w	2dce <_svfprintf_r+0x6ca>
    2906:	2900      	cmp	r1, #0
    2908:	f040 843c 	bne.w	3184 <_svfprintf_r+0xa80>
    290c:	2b00      	cmp	r3, #0
    290e:	f040 84d7 	bne.w	32c0 <_svfprintf_r+0xbbc>
    2912:	f01b 0301 	ands.w	r3, fp, #1
    2916:	930e      	str	r3, [sp, #56]	; 0x38
    2918:	f000 8604 	beq.w	3524 <_svfprintf_r+0xe20>
    291c:	ae42      	add	r6, sp, #264	; 0x108
    291e:	2330      	movs	r3, #48	; 0x30
    2920:	f806 3d41 	strb.w	r3, [r6, #-65]!
    2924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2926:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    2928:	4293      	cmp	r3, r2
    292a:	bfb8      	it	lt
    292c:	4613      	movlt	r3, r2
    292e:	9308      	str	r3, [sp, #32]
    2930:	2300      	movs	r3, #0
    2932:	9312      	str	r3, [sp, #72]	; 0x48
    2934:	b117      	cbz	r7, 293c <_svfprintf_r+0x238>
    2936:	9b08      	ldr	r3, [sp, #32]
    2938:	3301      	adds	r3, #1
    293a:	9308      	str	r3, [sp, #32]
    293c:	9b07      	ldr	r3, [sp, #28]
    293e:	f013 0302 	ands.w	r3, r3, #2
    2942:	9310      	str	r3, [sp, #64]	; 0x40
    2944:	d002      	beq.n	294c <_svfprintf_r+0x248>
    2946:	9b08      	ldr	r3, [sp, #32]
    2948:	3302      	adds	r3, #2
    294a:	9308      	str	r3, [sp, #32]
    294c:	9b07      	ldr	r3, [sp, #28]
    294e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
    2952:	f040 830e 	bne.w	2f72 <_svfprintf_r+0x86e>
    2956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2958:	9a08      	ldr	r2, [sp, #32]
    295a:	eba3 0b02 	sub.w	fp, r3, r2
    295e:	f1bb 0f00 	cmp.w	fp, #0
    2962:	f340 8306 	ble.w	2f72 <_svfprintf_r+0x86e>
    2966:	f1bb 0f10 	cmp.w	fp, #16
    296a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    296c:	9a26      	ldr	r2, [sp, #152]	; 0x98
    296e:	dd29      	ble.n	29c4 <_svfprintf_r+0x2c0>
    2970:	4643      	mov	r3, r8
    2972:	4621      	mov	r1, r4
    2974:	46a8      	mov	r8, r5
    2976:	2710      	movs	r7, #16
    2978:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    297a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    297c:	e006      	b.n	298c <_svfprintf_r+0x288>
    297e:	f1ab 0b10 	sub.w	fp, fp, #16
    2982:	f1bb 0f10 	cmp.w	fp, #16
    2986:	f103 0308 	add.w	r3, r3, #8
    298a:	dd18      	ble.n	29be <_svfprintf_r+0x2ba>
    298c:	3201      	adds	r2, #1
    298e:	48b7      	ldr	r0, [pc, #732]	; (2c6c <_svfprintf_r+0x568>)
    2990:	9226      	str	r2, [sp, #152]	; 0x98
    2992:	3110      	adds	r1, #16
    2994:	2a07      	cmp	r2, #7
    2996:	9127      	str	r1, [sp, #156]	; 0x9c
    2998:	e883 0081 	stmia.w	r3, {r0, r7}
    299c:	ddef      	ble.n	297e <_svfprintf_r+0x27a>
    299e:	aa25      	add	r2, sp, #148	; 0x94
    29a0:	4629      	mov	r1, r5
    29a2:	4620      	mov	r0, r4
    29a4:	f004 feba 	bl	771c <__ssprint_r>
    29a8:	2800      	cmp	r0, #0
    29aa:	f47f af7d 	bne.w	28a8 <_svfprintf_r+0x1a4>
    29ae:	f1ab 0b10 	sub.w	fp, fp, #16
    29b2:	f1bb 0f10 	cmp.w	fp, #16
    29b6:	9927      	ldr	r1, [sp, #156]	; 0x9c
    29b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
    29ba:	464b      	mov	r3, r9
    29bc:	dce6      	bgt.n	298c <_svfprintf_r+0x288>
    29be:	4645      	mov	r5, r8
    29c0:	460c      	mov	r4, r1
    29c2:	4698      	mov	r8, r3
    29c4:	3201      	adds	r2, #1
    29c6:	4ba9      	ldr	r3, [pc, #676]	; (2c6c <_svfprintf_r+0x568>)
    29c8:	9226      	str	r2, [sp, #152]	; 0x98
    29ca:	445c      	add	r4, fp
    29cc:	2a07      	cmp	r2, #7
    29ce:	9427      	str	r4, [sp, #156]	; 0x9c
    29d0:	e888 0808 	stmia.w	r8, {r3, fp}
    29d4:	f300 8498 	bgt.w	3308 <_svfprintf_r+0xc04>
    29d8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    29dc:	f108 0808 	add.w	r8, r8, #8
    29e0:	b177      	cbz	r7, 2a00 <_svfprintf_r+0x2fc>
    29e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    29e4:	3301      	adds	r3, #1
    29e6:	3401      	adds	r4, #1
    29e8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
    29ec:	2201      	movs	r2, #1
    29ee:	2b07      	cmp	r3, #7
    29f0:	9427      	str	r4, [sp, #156]	; 0x9c
    29f2:	9326      	str	r3, [sp, #152]	; 0x98
    29f4:	e888 0006 	stmia.w	r8, {r1, r2}
    29f8:	f300 83db 	bgt.w	31b2 <_svfprintf_r+0xaae>
    29fc:	f108 0808 	add.w	r8, r8, #8
    2a00:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2a02:	b16b      	cbz	r3, 2a20 <_svfprintf_r+0x31c>
    2a04:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2a06:	3301      	adds	r3, #1
    2a08:	3402      	adds	r4, #2
    2a0a:	a91e      	add	r1, sp, #120	; 0x78
    2a0c:	2202      	movs	r2, #2
    2a0e:	2b07      	cmp	r3, #7
    2a10:	9427      	str	r4, [sp, #156]	; 0x9c
    2a12:	9326      	str	r3, [sp, #152]	; 0x98
    2a14:	e888 0006 	stmia.w	r8, {r1, r2}
    2a18:	f300 83d6 	bgt.w	31c8 <_svfprintf_r+0xac4>
    2a1c:	f108 0808 	add.w	r8, r8, #8
    2a20:	2d80      	cmp	r5, #128	; 0x80
    2a22:	f000 8315 	beq.w	3050 <_svfprintf_r+0x94c>
    2a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2a28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    2a2a:	1a9f      	subs	r7, r3, r2
    2a2c:	2f00      	cmp	r7, #0
    2a2e:	dd36      	ble.n	2a9e <_svfprintf_r+0x39a>
    2a30:	2f10      	cmp	r7, #16
    2a32:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2a34:	4d8e      	ldr	r5, [pc, #568]	; (2c70 <_svfprintf_r+0x56c>)
    2a36:	dd27      	ble.n	2a88 <_svfprintf_r+0x384>
    2a38:	4642      	mov	r2, r8
    2a3a:	4621      	mov	r1, r4
    2a3c:	46b0      	mov	r8, r6
    2a3e:	f04f 0b10 	mov.w	fp, #16
    2a42:	462e      	mov	r6, r5
    2a44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    2a46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2a48:	e004      	b.n	2a54 <_svfprintf_r+0x350>
    2a4a:	3f10      	subs	r7, #16
    2a4c:	2f10      	cmp	r7, #16
    2a4e:	f102 0208 	add.w	r2, r2, #8
    2a52:	dd15      	ble.n	2a80 <_svfprintf_r+0x37c>
    2a54:	3301      	adds	r3, #1
    2a56:	3110      	adds	r1, #16
    2a58:	2b07      	cmp	r3, #7
    2a5a:	9127      	str	r1, [sp, #156]	; 0x9c
    2a5c:	9326      	str	r3, [sp, #152]	; 0x98
    2a5e:	e882 0840 	stmia.w	r2, {r6, fp}
    2a62:	ddf2      	ble.n	2a4a <_svfprintf_r+0x346>
    2a64:	aa25      	add	r2, sp, #148	; 0x94
    2a66:	4629      	mov	r1, r5
    2a68:	4620      	mov	r0, r4
    2a6a:	f004 fe57 	bl	771c <__ssprint_r>
    2a6e:	2800      	cmp	r0, #0
    2a70:	f47f af1a 	bne.w	28a8 <_svfprintf_r+0x1a4>
    2a74:	3f10      	subs	r7, #16
    2a76:	2f10      	cmp	r7, #16
    2a78:	9927      	ldr	r1, [sp, #156]	; 0x9c
    2a7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2a7c:	464a      	mov	r2, r9
    2a7e:	dce9      	bgt.n	2a54 <_svfprintf_r+0x350>
    2a80:	4635      	mov	r5, r6
    2a82:	460c      	mov	r4, r1
    2a84:	4646      	mov	r6, r8
    2a86:	4690      	mov	r8, r2
    2a88:	3301      	adds	r3, #1
    2a8a:	443c      	add	r4, r7
    2a8c:	2b07      	cmp	r3, #7
    2a8e:	9427      	str	r4, [sp, #156]	; 0x9c
    2a90:	9326      	str	r3, [sp, #152]	; 0x98
    2a92:	e888 00a0 	stmia.w	r8, {r5, r7}
    2a96:	f300 8381 	bgt.w	319c <_svfprintf_r+0xa98>
    2a9a:	f108 0808 	add.w	r8, r8, #8
    2a9e:	9b07      	ldr	r3, [sp, #28]
    2aa0:	05df      	lsls	r7, r3, #23
    2aa2:	f100 8268 	bmi.w	2f76 <_svfprintf_r+0x872>
    2aa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2aa8:	990e      	ldr	r1, [sp, #56]	; 0x38
    2aaa:	f8c8 6000 	str.w	r6, [r8]
    2aae:	3301      	adds	r3, #1
    2ab0:	440c      	add	r4, r1
    2ab2:	2b07      	cmp	r3, #7
    2ab4:	9427      	str	r4, [sp, #156]	; 0x9c
    2ab6:	f8c8 1004 	str.w	r1, [r8, #4]
    2aba:	9326      	str	r3, [sp, #152]	; 0x98
    2abc:	f300 834d 	bgt.w	315a <_svfprintf_r+0xa56>
    2ac0:	f108 0808 	add.w	r8, r8, #8
    2ac4:	9b07      	ldr	r3, [sp, #28]
    2ac6:	075b      	lsls	r3, r3, #29
    2ac8:	d53a      	bpl.n	2b40 <_svfprintf_r+0x43c>
    2aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2acc:	9a08      	ldr	r2, [sp, #32]
    2ace:	1a9d      	subs	r5, r3, r2
    2ad0:	2d00      	cmp	r5, #0
    2ad2:	dd35      	ble.n	2b40 <_svfprintf_r+0x43c>
    2ad4:	2d10      	cmp	r5, #16
    2ad6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2ad8:	dd20      	ble.n	2b1c <_svfprintf_r+0x418>
    2ada:	2610      	movs	r6, #16
    2adc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    2ade:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    2ae2:	e004      	b.n	2aee <_svfprintf_r+0x3ea>
    2ae4:	3d10      	subs	r5, #16
    2ae6:	2d10      	cmp	r5, #16
    2ae8:	f108 0808 	add.w	r8, r8, #8
    2aec:	dd16      	ble.n	2b1c <_svfprintf_r+0x418>
    2aee:	3301      	adds	r3, #1
    2af0:	4a5e      	ldr	r2, [pc, #376]	; (2c6c <_svfprintf_r+0x568>)
    2af2:	9326      	str	r3, [sp, #152]	; 0x98
    2af4:	3410      	adds	r4, #16
    2af6:	2b07      	cmp	r3, #7
    2af8:	9427      	str	r4, [sp, #156]	; 0x9c
    2afa:	e888 0044 	stmia.w	r8, {r2, r6}
    2afe:	ddf1      	ble.n	2ae4 <_svfprintf_r+0x3e0>
    2b00:	aa25      	add	r2, sp, #148	; 0x94
    2b02:	4659      	mov	r1, fp
    2b04:	4638      	mov	r0, r7
    2b06:	f004 fe09 	bl	771c <__ssprint_r>
    2b0a:	2800      	cmp	r0, #0
    2b0c:	f47f aecc 	bne.w	28a8 <_svfprintf_r+0x1a4>
    2b10:	3d10      	subs	r5, #16
    2b12:	2d10      	cmp	r5, #16
    2b14:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2b16:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b18:	46c8      	mov	r8, r9
    2b1a:	dce8      	bgt.n	2aee <_svfprintf_r+0x3ea>
    2b1c:	3301      	adds	r3, #1
    2b1e:	4a53      	ldr	r2, [pc, #332]	; (2c6c <_svfprintf_r+0x568>)
    2b20:	9326      	str	r3, [sp, #152]	; 0x98
    2b22:	442c      	add	r4, r5
    2b24:	2b07      	cmp	r3, #7
    2b26:	9427      	str	r4, [sp, #156]	; 0x9c
    2b28:	e888 0024 	stmia.w	r8, {r2, r5}
    2b2c:	dd08      	ble.n	2b40 <_svfprintf_r+0x43c>
    2b2e:	aa25      	add	r2, sp, #148	; 0x94
    2b30:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2b32:	980c      	ldr	r0, [sp, #48]	; 0x30
    2b34:	f004 fdf2 	bl	771c <__ssprint_r>
    2b38:	2800      	cmp	r0, #0
    2b3a:	f47f aeb5 	bne.w	28a8 <_svfprintf_r+0x1a4>
    2b3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2b42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2b44:	9908      	ldr	r1, [sp, #32]
    2b46:	428a      	cmp	r2, r1
    2b48:	bfac      	ite	ge
    2b4a:	189b      	addge	r3, r3, r2
    2b4c:	185b      	addlt	r3, r3, r1
    2b4e:	9309      	str	r3, [sp, #36]	; 0x24
    2b50:	2c00      	cmp	r4, #0
    2b52:	f040 830d 	bne.w	3170 <_svfprintf_r+0xa6c>
    2b56:	2300      	movs	r3, #0
    2b58:	9326      	str	r3, [sp, #152]	; 0x98
    2b5a:	46c8      	mov	r8, r9
    2b5c:	e5f9      	b.n	2752 <_svfprintf_r+0x4e>
    2b5e:	9311      	str	r3, [sp, #68]	; 0x44
    2b60:	f01b 0320 	ands.w	r3, fp, #32
    2b64:	f040 81e3 	bne.w	2f2e <_svfprintf_r+0x82a>
    2b68:	f01b 0210 	ands.w	r2, fp, #16
    2b6c:	f040 842e 	bne.w	33cc <_svfprintf_r+0xcc8>
    2b70:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
    2b74:	f000 842a 	beq.w	33cc <_svfprintf_r+0xcc8>
    2b78:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2b7a:	4613      	mov	r3, r2
    2b7c:	460a      	mov	r2, r1
    2b7e:	3204      	adds	r2, #4
    2b80:	880c      	ldrh	r4, [r1, #0]
    2b82:	920f      	str	r2, [sp, #60]	; 0x3c
    2b84:	2500      	movs	r5, #0
    2b86:	e6b0      	b.n	28ea <_svfprintf_r+0x1e6>
    2b88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2b8a:	9311      	str	r3, [sp, #68]	; 0x44
    2b8c:	6816      	ldr	r6, [r2, #0]
    2b8e:	2400      	movs	r4, #0
    2b90:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
    2b94:	1d15      	adds	r5, r2, #4
    2b96:	2e00      	cmp	r6, #0
    2b98:	f000 86a7 	beq.w	38ea <_svfprintf_r+0x11e6>
    2b9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2b9e:	1c53      	adds	r3, r2, #1
    2ba0:	f000 8609 	beq.w	37b6 <_svfprintf_r+0x10b2>
    2ba4:	4621      	mov	r1, r4
    2ba6:	4630      	mov	r0, r6
    2ba8:	f003 feea 	bl	6980 <memchr>
    2bac:	2800      	cmp	r0, #0
    2bae:	f000 86e1 	beq.w	3974 <_svfprintf_r+0x1270>
    2bb2:	1b83      	subs	r3, r0, r6
    2bb4:	930e      	str	r3, [sp, #56]	; 0x38
    2bb6:	940a      	str	r4, [sp, #40]	; 0x28
    2bb8:	950f      	str	r5, [sp, #60]	; 0x3c
    2bba:	f8cd b01c 	str.w	fp, [sp, #28]
    2bbe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    2bc2:	9308      	str	r3, [sp, #32]
    2bc4:	9412      	str	r4, [sp, #72]	; 0x48
    2bc6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2bca:	e6b3      	b.n	2934 <_svfprintf_r+0x230>
    2bcc:	f89a 3000 	ldrb.w	r3, [sl]
    2bd0:	2201      	movs	r2, #1
    2bd2:	212b      	movs	r1, #43	; 0x2b
    2bd4:	e5ee      	b.n	27b4 <_svfprintf_r+0xb0>
    2bd6:	f04b 0b20 	orr.w	fp, fp, #32
    2bda:	f89a 3000 	ldrb.w	r3, [sl]
    2bde:	e5e9      	b.n	27b4 <_svfprintf_r+0xb0>
    2be0:	9311      	str	r3, [sp, #68]	; 0x44
    2be2:	2a00      	cmp	r2, #0
    2be4:	f040 8795 	bne.w	3b12 <_svfprintf_r+0x140e>
    2be8:	4b22      	ldr	r3, [pc, #136]	; (2c74 <_svfprintf_r+0x570>)
    2bea:	9318      	str	r3, [sp, #96]	; 0x60
    2bec:	f01b 0f20 	tst.w	fp, #32
    2bf0:	f040 8111 	bne.w	2e16 <_svfprintf_r+0x712>
    2bf4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2bf6:	f01b 0f10 	tst.w	fp, #16
    2bfa:	4613      	mov	r3, r2
    2bfc:	f040 83e1 	bne.w	33c2 <_svfprintf_r+0xcbe>
    2c00:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2c04:	f000 83dd 	beq.w	33c2 <_svfprintf_r+0xcbe>
    2c08:	3304      	adds	r3, #4
    2c0a:	8814      	ldrh	r4, [r2, #0]
    2c0c:	930f      	str	r3, [sp, #60]	; 0x3c
    2c0e:	2500      	movs	r5, #0
    2c10:	f01b 0f01 	tst.w	fp, #1
    2c14:	f000 810c 	beq.w	2e30 <_svfprintf_r+0x72c>
    2c18:	ea54 0305 	orrs.w	r3, r4, r5
    2c1c:	f000 8108 	beq.w	2e30 <_svfprintf_r+0x72c>
    2c20:	2330      	movs	r3, #48	; 0x30
    2c22:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
    2c26:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
    2c2a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
    2c2e:	f04b 0b02 	orr.w	fp, fp, #2
    2c32:	2302      	movs	r3, #2
    2c34:	e659      	b.n	28ea <_svfprintf_r+0x1e6>
    2c36:	f89a 3000 	ldrb.w	r3, [sl]
    2c3a:	2900      	cmp	r1, #0
    2c3c:	f47f adba 	bne.w	27b4 <_svfprintf_r+0xb0>
    2c40:	2201      	movs	r2, #1
    2c42:	2120      	movs	r1, #32
    2c44:	e5b6      	b.n	27b4 <_svfprintf_r+0xb0>
    2c46:	f04b 0b01 	orr.w	fp, fp, #1
    2c4a:	f89a 3000 	ldrb.w	r3, [sl]
    2c4e:	e5b1      	b.n	27b4 <_svfprintf_r+0xb0>
    2c50:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    2c52:	6823      	ldr	r3, [r4, #0]
    2c54:	930d      	str	r3, [sp, #52]	; 0x34
    2c56:	4618      	mov	r0, r3
    2c58:	2800      	cmp	r0, #0
    2c5a:	4623      	mov	r3, r4
    2c5c:	f103 0304 	add.w	r3, r3, #4
    2c60:	f6ff ae0a 	blt.w	2878 <_svfprintf_r+0x174>
    2c64:	930f      	str	r3, [sp, #60]	; 0x3c
    2c66:	f89a 3000 	ldrb.w	r3, [sl]
    2c6a:	e5a3      	b.n	27b4 <_svfprintf_r+0xb0>
    2c6c:	000088c4 	.word	0x000088c4
    2c70:	000088d4 	.word	0x000088d4
    2c74:	000088a4 	.word	0x000088a4
    2c78:	f04b 0b10 	orr.w	fp, fp, #16
    2c7c:	f01b 0f20 	tst.w	fp, #32
    2c80:	9311      	str	r3, [sp, #68]	; 0x44
    2c82:	f43f ae23 	beq.w	28cc <_svfprintf_r+0x1c8>
    2c86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2c88:	3507      	adds	r5, #7
    2c8a:	f025 0307 	bic.w	r3, r5, #7
    2c8e:	f103 0208 	add.w	r2, r3, #8
    2c92:	e9d3 4500 	ldrd	r4, r5, [r3]
    2c96:	920f      	str	r2, [sp, #60]	; 0x3c
    2c98:	2301      	movs	r3, #1
    2c9a:	e626      	b.n	28ea <_svfprintf_r+0x1e6>
    2c9c:	f89a 3000 	ldrb.w	r3, [sl]
    2ca0:	2b2a      	cmp	r3, #42	; 0x2a
    2ca2:	f10a 0401 	add.w	r4, sl, #1
    2ca6:	f000 8727 	beq.w	3af8 <_svfprintf_r+0x13f4>
    2caa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2cae:	2809      	cmp	r0, #9
    2cb0:	46a2      	mov	sl, r4
    2cb2:	f200 86ad 	bhi.w	3a10 <_svfprintf_r+0x130c>
    2cb6:	2300      	movs	r3, #0
    2cb8:	461c      	mov	r4, r3
    2cba:	f81a 3b01 	ldrb.w	r3, [sl], #1
    2cbe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2cc2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    2cc6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2cca:	2809      	cmp	r0, #9
    2ccc:	d9f5      	bls.n	2cba <_svfprintf_r+0x5b6>
    2cce:	940a      	str	r4, [sp, #40]	; 0x28
    2cd0:	e572      	b.n	27b8 <_svfprintf_r+0xb4>
    2cd2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
    2cd6:	f89a 3000 	ldrb.w	r3, [sl]
    2cda:	e56b      	b.n	27b4 <_svfprintf_r+0xb0>
    2cdc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    2ce0:	f89a 3000 	ldrb.w	r3, [sl]
    2ce4:	e566      	b.n	27b4 <_svfprintf_r+0xb0>
    2ce6:	f89a 3000 	ldrb.w	r3, [sl]
    2cea:	2b6c      	cmp	r3, #108	; 0x6c
    2cec:	bf03      	ittte	eq
    2cee:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
    2cf2:	f04b 0b20 	orreq.w	fp, fp, #32
    2cf6:	f10a 0a01 	addeq.w	sl, sl, #1
    2cfa:	f04b 0b10 	orrne.w	fp, fp, #16
    2cfe:	e559      	b.n	27b4 <_svfprintf_r+0xb0>
    2d00:	2a00      	cmp	r2, #0
    2d02:	f040 8711 	bne.w	3b28 <_svfprintf_r+0x1424>
    2d06:	f01b 0f20 	tst.w	fp, #32
    2d0a:	f040 84f9 	bne.w	3700 <_svfprintf_r+0xffc>
    2d0e:	f01b 0f10 	tst.w	fp, #16
    2d12:	f040 84ac 	bne.w	366e <_svfprintf_r+0xf6a>
    2d16:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2d1a:	f000 84a8 	beq.w	366e <_svfprintf_r+0xf6a>
    2d1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    2d20:	6813      	ldr	r3, [r2, #0]
    2d22:	3204      	adds	r2, #4
    2d24:	920f      	str	r2, [sp, #60]	; 0x3c
    2d26:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
    2d2a:	801a      	strh	r2, [r3, #0]
    2d2c:	e511      	b.n	2752 <_svfprintf_r+0x4e>
    2d2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2d30:	4bb3      	ldr	r3, [pc, #716]	; (3000 <_svfprintf_r+0x8fc>)
    2d32:	680c      	ldr	r4, [r1, #0]
    2d34:	9318      	str	r3, [sp, #96]	; 0x60
    2d36:	2230      	movs	r2, #48	; 0x30
    2d38:	2378      	movs	r3, #120	; 0x78
    2d3a:	3104      	adds	r1, #4
    2d3c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
    2d40:	9311      	str	r3, [sp, #68]	; 0x44
    2d42:	f04b 0b02 	orr.w	fp, fp, #2
    2d46:	910f      	str	r1, [sp, #60]	; 0x3c
    2d48:	2500      	movs	r5, #0
    2d4a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
    2d4e:	2302      	movs	r3, #2
    2d50:	e5cb      	b.n	28ea <_svfprintf_r+0x1e6>
    2d52:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2d54:	9311      	str	r3, [sp, #68]	; 0x44
    2d56:	680a      	ldr	r2, [r1, #0]
    2d58:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    2d5c:	2300      	movs	r3, #0
    2d5e:	460a      	mov	r2, r1
    2d60:	461f      	mov	r7, r3
    2d62:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    2d66:	3204      	adds	r2, #4
    2d68:	2301      	movs	r3, #1
    2d6a:	9308      	str	r3, [sp, #32]
    2d6c:	f8cd b01c 	str.w	fp, [sp, #28]
    2d70:	970a      	str	r7, [sp, #40]	; 0x28
    2d72:	9712      	str	r7, [sp, #72]	; 0x48
    2d74:	920f      	str	r2, [sp, #60]	; 0x3c
    2d76:	930e      	str	r3, [sp, #56]	; 0x38
    2d78:	ae28      	add	r6, sp, #160	; 0xa0
    2d7a:	e5df      	b.n	293c <_svfprintf_r+0x238>
    2d7c:	9311      	str	r3, [sp, #68]	; 0x44
    2d7e:	2a00      	cmp	r2, #0
    2d80:	f040 86ea 	bne.w	3b58 <_svfprintf_r+0x1454>
    2d84:	f01b 0f20 	tst.w	fp, #32
    2d88:	d15d      	bne.n	2e46 <_svfprintf_r+0x742>
    2d8a:	f01b 0f10 	tst.w	fp, #16
    2d8e:	f040 8308 	bne.w	33a2 <_svfprintf_r+0xc9e>
    2d92:	f01b 0f40 	tst.w	fp, #64	; 0x40
    2d96:	f000 8304 	beq.w	33a2 <_svfprintf_r+0xc9e>
    2d9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2d9c:	f9b1 4000 	ldrsh.w	r4, [r1]
    2da0:	3104      	adds	r1, #4
    2da2:	17e5      	asrs	r5, r4, #31
    2da4:	4622      	mov	r2, r4
    2da6:	462b      	mov	r3, r5
    2da8:	910f      	str	r1, [sp, #60]	; 0x3c
    2daa:	2a00      	cmp	r2, #0
    2dac:	f173 0300 	sbcs.w	r3, r3, #0
    2db0:	db58      	blt.n	2e64 <_svfprintf_r+0x760>
    2db2:	990a      	ldr	r1, [sp, #40]	; 0x28
    2db4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2db8:	1c4a      	adds	r2, r1, #1
    2dba:	f04f 0301 	mov.w	r3, #1
    2dbe:	f47f ad9b 	bne.w	28f8 <_svfprintf_r+0x1f4>
    2dc2:	ea54 0205 	orrs.w	r2, r4, r5
    2dc6:	f000 81df 	beq.w	3188 <_svfprintf_r+0xa84>
    2dca:	f8cd b01c 	str.w	fp, [sp, #28]
    2dce:	2b01      	cmp	r3, #1
    2dd0:	f000 827b 	beq.w	32ca <_svfprintf_r+0xbc6>
    2dd4:	2b02      	cmp	r3, #2
    2dd6:	f040 8206 	bne.w	31e6 <_svfprintf_r+0xae2>
    2dda:	9818      	ldr	r0, [sp, #96]	; 0x60
    2ddc:	464e      	mov	r6, r9
    2dde:	0923      	lsrs	r3, r4, #4
    2de0:	f004 010f 	and.w	r1, r4, #15
    2de4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    2de8:	092a      	lsrs	r2, r5, #4
    2dea:	461c      	mov	r4, r3
    2dec:	4615      	mov	r5, r2
    2dee:	5c43      	ldrb	r3, [r0, r1]
    2df0:	f806 3d01 	strb.w	r3, [r6, #-1]!
    2df4:	ea54 0305 	orrs.w	r3, r4, r5
    2df8:	d1f1      	bne.n	2dde <_svfprintf_r+0x6da>
    2dfa:	eba9 0306 	sub.w	r3, r9, r6
    2dfe:	930e      	str	r3, [sp, #56]	; 0x38
    2e00:	e590      	b.n	2924 <_svfprintf_r+0x220>
    2e02:	9311      	str	r3, [sp, #68]	; 0x44
    2e04:	2a00      	cmp	r2, #0
    2e06:	f040 86a3 	bne.w	3b50 <_svfprintf_r+0x144c>
    2e0a:	4b7e      	ldr	r3, [pc, #504]	; (3004 <_svfprintf_r+0x900>)
    2e0c:	9318      	str	r3, [sp, #96]	; 0x60
    2e0e:	f01b 0f20 	tst.w	fp, #32
    2e12:	f43f aeef 	beq.w	2bf4 <_svfprintf_r+0x4f0>
    2e16:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2e18:	3507      	adds	r5, #7
    2e1a:	f025 0307 	bic.w	r3, r5, #7
    2e1e:	f103 0208 	add.w	r2, r3, #8
    2e22:	f01b 0f01 	tst.w	fp, #1
    2e26:	920f      	str	r2, [sp, #60]	; 0x3c
    2e28:	e9d3 4500 	ldrd	r4, r5, [r3]
    2e2c:	f47f aef4 	bne.w	2c18 <_svfprintf_r+0x514>
    2e30:	2302      	movs	r3, #2
    2e32:	e55a      	b.n	28ea <_svfprintf_r+0x1e6>
    2e34:	9311      	str	r3, [sp, #68]	; 0x44
    2e36:	2a00      	cmp	r2, #0
    2e38:	f040 8686 	bne.w	3b48 <_svfprintf_r+0x1444>
    2e3c:	f04b 0b10 	orr.w	fp, fp, #16
    2e40:	f01b 0f20 	tst.w	fp, #32
    2e44:	d0a1      	beq.n	2d8a <_svfprintf_r+0x686>
    2e46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2e48:	3507      	adds	r5, #7
    2e4a:	f025 0507 	bic.w	r5, r5, #7
    2e4e:	e9d5 2300 	ldrd	r2, r3, [r5]
    2e52:	2a00      	cmp	r2, #0
    2e54:	f105 0108 	add.w	r1, r5, #8
    2e58:	461d      	mov	r5, r3
    2e5a:	f173 0300 	sbcs.w	r3, r3, #0
    2e5e:	910f      	str	r1, [sp, #60]	; 0x3c
    2e60:	4614      	mov	r4, r2
    2e62:	daa6      	bge.n	2db2 <_svfprintf_r+0x6ae>
    2e64:	272d      	movs	r7, #45	; 0x2d
    2e66:	4264      	negs	r4, r4
    2e68:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    2e6c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    2e70:	2301      	movs	r3, #1
    2e72:	e53d      	b.n	28f0 <_svfprintf_r+0x1ec>
    2e74:	9311      	str	r3, [sp, #68]	; 0x44
    2e76:	2a00      	cmp	r2, #0
    2e78:	f040 8662 	bne.w	3b40 <_svfprintf_r+0x143c>
    2e7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2e7e:	3507      	adds	r5, #7
    2e80:	f025 0307 	bic.w	r3, r5, #7
    2e84:	f103 0208 	add.w	r2, r3, #8
    2e88:	920f      	str	r2, [sp, #60]	; 0x3c
    2e8a:	681a      	ldr	r2, [r3, #0]
    2e8c:	9215      	str	r2, [sp, #84]	; 0x54
    2e8e:	685b      	ldr	r3, [r3, #4]
    2e90:	9314      	str	r3, [sp, #80]	; 0x50
    2e92:	9b14      	ldr	r3, [sp, #80]	; 0x50
    2e94:	9d15      	ldr	r5, [sp, #84]	; 0x54
    2e96:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
    2e9a:	4628      	mov	r0, r5
    2e9c:	4621      	mov	r1, r4
    2e9e:	f04f 32ff 	mov.w	r2, #4294967295
    2ea2:	4b59      	ldr	r3, [pc, #356]	; (3008 <_svfprintf_r+0x904>)
    2ea4:	f005 fb08 	bl	84b8 <__aeabi_dcmpun>
    2ea8:	2800      	cmp	r0, #0
    2eaa:	f040 834a 	bne.w	3542 <_svfprintf_r+0xe3e>
    2eae:	4628      	mov	r0, r5
    2eb0:	4621      	mov	r1, r4
    2eb2:	f04f 32ff 	mov.w	r2, #4294967295
    2eb6:	4b54      	ldr	r3, [pc, #336]	; (3008 <_svfprintf_r+0x904>)
    2eb8:	f005 fae0 	bl	847c <__aeabi_dcmple>
    2ebc:	2800      	cmp	r0, #0
    2ebe:	f040 8340 	bne.w	3542 <_svfprintf_r+0xe3e>
    2ec2:	a815      	add	r0, sp, #84	; 0x54
    2ec4:	c80d      	ldmia	r0, {r0, r2, r3}
    2ec6:	9914      	ldr	r1, [sp, #80]	; 0x50
    2ec8:	f005 face 	bl	8468 <__aeabi_dcmplt>
    2ecc:	2800      	cmp	r0, #0
    2ece:	f040 8530 	bne.w	3932 <_svfprintf_r+0x122e>
    2ed2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    2ed6:	4e4d      	ldr	r6, [pc, #308]	; (300c <_svfprintf_r+0x908>)
    2ed8:	4b4d      	ldr	r3, [pc, #308]	; (3010 <_svfprintf_r+0x90c>)
    2eda:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
    2ede:	9007      	str	r0, [sp, #28]
    2ee0:	9811      	ldr	r0, [sp, #68]	; 0x44
    2ee2:	2203      	movs	r2, #3
    2ee4:	2100      	movs	r1, #0
    2ee6:	9208      	str	r2, [sp, #32]
    2ee8:	910a      	str	r1, [sp, #40]	; 0x28
    2eea:	2847      	cmp	r0, #71	; 0x47
    2eec:	bfd8      	it	le
    2eee:	461e      	movle	r6, r3
    2ef0:	920e      	str	r2, [sp, #56]	; 0x38
    2ef2:	9112      	str	r1, [sp, #72]	; 0x48
    2ef4:	e51e      	b.n	2934 <_svfprintf_r+0x230>
    2ef6:	f04b 0b08 	orr.w	fp, fp, #8
    2efa:	f89a 3000 	ldrb.w	r3, [sl]
    2efe:	e459      	b.n	27b4 <_svfprintf_r+0xb0>
    2f00:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2f04:	2300      	movs	r3, #0
    2f06:	461c      	mov	r4, r3
    2f08:	f81a 3b01 	ldrb.w	r3, [sl], #1
    2f0c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    2f10:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    2f14:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    2f18:	2809      	cmp	r0, #9
    2f1a:	d9f5      	bls.n	2f08 <_svfprintf_r+0x804>
    2f1c:	940d      	str	r4, [sp, #52]	; 0x34
    2f1e:	e44b      	b.n	27b8 <_svfprintf_r+0xb4>
    2f20:	f04b 0b10 	orr.w	fp, fp, #16
    2f24:	9311      	str	r3, [sp, #68]	; 0x44
    2f26:	f01b 0320 	ands.w	r3, fp, #32
    2f2a:	f43f ae1d 	beq.w	2b68 <_svfprintf_r+0x464>
    2f2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    2f30:	3507      	adds	r5, #7
    2f32:	f025 0307 	bic.w	r3, r5, #7
    2f36:	f103 0208 	add.w	r2, r3, #8
    2f3a:	e9d3 4500 	ldrd	r4, r5, [r3]
    2f3e:	920f      	str	r2, [sp, #60]	; 0x3c
    2f40:	2300      	movs	r3, #0
    2f42:	e4d2      	b.n	28ea <_svfprintf_r+0x1e6>
    2f44:	9311      	str	r3, [sp, #68]	; 0x44
    2f46:	2a00      	cmp	r2, #0
    2f48:	f040 85e7 	bne.w	3b1a <_svfprintf_r+0x1416>
    2f4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2f4e:	2a00      	cmp	r2, #0
    2f50:	f43f aca3 	beq.w	289a <_svfprintf_r+0x196>
    2f54:	2300      	movs	r3, #0
    2f56:	2101      	movs	r1, #1
    2f58:	461f      	mov	r7, r3
    2f5a:	9108      	str	r1, [sp, #32]
    2f5c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    2f60:	f8cd b01c 	str.w	fp, [sp, #28]
    2f64:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    2f68:	930a      	str	r3, [sp, #40]	; 0x28
    2f6a:	9312      	str	r3, [sp, #72]	; 0x48
    2f6c:	910e      	str	r1, [sp, #56]	; 0x38
    2f6e:	ae28      	add	r6, sp, #160	; 0xa0
    2f70:	e4e4      	b.n	293c <_svfprintf_r+0x238>
    2f72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2f74:	e534      	b.n	29e0 <_svfprintf_r+0x2dc>
    2f76:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2f78:	2b65      	cmp	r3, #101	; 0x65
    2f7a:	f340 80a7 	ble.w	30cc <_svfprintf_r+0x9c8>
    2f7e:	a815      	add	r0, sp, #84	; 0x54
    2f80:	c80d      	ldmia	r0, {r0, r2, r3}
    2f82:	9914      	ldr	r1, [sp, #80]	; 0x50
    2f84:	f005 fa66 	bl	8454 <__aeabi_dcmpeq>
    2f88:	2800      	cmp	r0, #0
    2f8a:	f000 8150 	beq.w	322e <_svfprintf_r+0xb2a>
    2f8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2f90:	4a20      	ldr	r2, [pc, #128]	; (3014 <_svfprintf_r+0x910>)
    2f92:	f8c8 2000 	str.w	r2, [r8]
    2f96:	3301      	adds	r3, #1
    2f98:	3401      	adds	r4, #1
    2f9a:	2201      	movs	r2, #1
    2f9c:	2b07      	cmp	r3, #7
    2f9e:	9427      	str	r4, [sp, #156]	; 0x9c
    2fa0:	9326      	str	r3, [sp, #152]	; 0x98
    2fa2:	f8c8 2004 	str.w	r2, [r8, #4]
    2fa6:	f300 836a 	bgt.w	367e <_svfprintf_r+0xf7a>
    2faa:	f108 0808 	add.w	r8, r8, #8
    2fae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    2fb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2fb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    2fb4:	4293      	cmp	r3, r2
    2fb6:	db03      	blt.n	2fc0 <_svfprintf_r+0x8bc>
    2fb8:	9b07      	ldr	r3, [sp, #28]
    2fba:	07dd      	lsls	r5, r3, #31
    2fbc:	f57f ad82 	bpl.w	2ac4 <_svfprintf_r+0x3c0>
    2fc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2fc2:	9919      	ldr	r1, [sp, #100]	; 0x64
    2fc4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    2fc6:	f8c8 2000 	str.w	r2, [r8]
    2fca:	3301      	adds	r3, #1
    2fcc:	440c      	add	r4, r1
    2fce:	2b07      	cmp	r3, #7
    2fd0:	f8c8 1004 	str.w	r1, [r8, #4]
    2fd4:	9427      	str	r4, [sp, #156]	; 0x9c
    2fd6:	9326      	str	r3, [sp, #152]	; 0x98
    2fd8:	f300 839e 	bgt.w	3718 <_svfprintf_r+0x1014>
    2fdc:	f108 0808 	add.w	r8, r8, #8
    2fe0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2fe2:	1e5e      	subs	r6, r3, #1
    2fe4:	2e00      	cmp	r6, #0
    2fe6:	f77f ad6d 	ble.w	2ac4 <_svfprintf_r+0x3c0>
    2fea:	2e10      	cmp	r6, #16
    2fec:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2fee:	4d0a      	ldr	r5, [pc, #40]	; (3018 <_svfprintf_r+0x914>)
    2ff0:	f340 81f5 	ble.w	33de <_svfprintf_r+0xcda>
    2ff4:	4622      	mov	r2, r4
    2ff6:	2710      	movs	r7, #16
    2ff8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    2ffc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    2ffe:	e013      	b.n	3028 <_svfprintf_r+0x924>
    3000:	000088a4 	.word	0x000088a4
    3004:	00008890 	.word	0x00008890
    3008:	7fefffff 	.word	0x7fefffff
    300c:	00008884 	.word	0x00008884
    3010:	00008880 	.word	0x00008880
    3014:	000088c0 	.word	0x000088c0
    3018:	000088d4 	.word	0x000088d4
    301c:	f108 0808 	add.w	r8, r8, #8
    3020:	3e10      	subs	r6, #16
    3022:	2e10      	cmp	r6, #16
    3024:	f340 81da 	ble.w	33dc <_svfprintf_r+0xcd8>
    3028:	3301      	adds	r3, #1
    302a:	3210      	adds	r2, #16
    302c:	2b07      	cmp	r3, #7
    302e:	9227      	str	r2, [sp, #156]	; 0x9c
    3030:	9326      	str	r3, [sp, #152]	; 0x98
    3032:	e888 00a0 	stmia.w	r8, {r5, r7}
    3036:	ddf1      	ble.n	301c <_svfprintf_r+0x918>
    3038:	aa25      	add	r2, sp, #148	; 0x94
    303a:	4621      	mov	r1, r4
    303c:	4658      	mov	r0, fp
    303e:	f004 fb6d 	bl	771c <__ssprint_r>
    3042:	2800      	cmp	r0, #0
    3044:	f47f ac30 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3048:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    304a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    304c:	46c8      	mov	r8, r9
    304e:	e7e7      	b.n	3020 <_svfprintf_r+0x91c>
    3050:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3052:	9a08      	ldr	r2, [sp, #32]
    3054:	1a9f      	subs	r7, r3, r2
    3056:	2f00      	cmp	r7, #0
    3058:	f77f ace5 	ble.w	2a26 <_svfprintf_r+0x322>
    305c:	2f10      	cmp	r7, #16
    305e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3060:	4db6      	ldr	r5, [pc, #728]	; (333c <_svfprintf_r+0xc38>)
    3062:	dd27      	ble.n	30b4 <_svfprintf_r+0x9b0>
    3064:	4642      	mov	r2, r8
    3066:	4621      	mov	r1, r4
    3068:	46b0      	mov	r8, r6
    306a:	f04f 0b10 	mov.w	fp, #16
    306e:	462e      	mov	r6, r5
    3070:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3072:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3074:	e004      	b.n	3080 <_svfprintf_r+0x97c>
    3076:	3f10      	subs	r7, #16
    3078:	2f10      	cmp	r7, #16
    307a:	f102 0208 	add.w	r2, r2, #8
    307e:	dd15      	ble.n	30ac <_svfprintf_r+0x9a8>
    3080:	3301      	adds	r3, #1
    3082:	3110      	adds	r1, #16
    3084:	2b07      	cmp	r3, #7
    3086:	9127      	str	r1, [sp, #156]	; 0x9c
    3088:	9326      	str	r3, [sp, #152]	; 0x98
    308a:	e882 0840 	stmia.w	r2, {r6, fp}
    308e:	ddf2      	ble.n	3076 <_svfprintf_r+0x972>
    3090:	aa25      	add	r2, sp, #148	; 0x94
    3092:	4629      	mov	r1, r5
    3094:	4620      	mov	r0, r4
    3096:	f004 fb41 	bl	771c <__ssprint_r>
    309a:	2800      	cmp	r0, #0
    309c:	f47f ac04 	bne.w	28a8 <_svfprintf_r+0x1a4>
    30a0:	3f10      	subs	r7, #16
    30a2:	2f10      	cmp	r7, #16
    30a4:	9927      	ldr	r1, [sp, #156]	; 0x9c
    30a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    30a8:	464a      	mov	r2, r9
    30aa:	dce9      	bgt.n	3080 <_svfprintf_r+0x97c>
    30ac:	4635      	mov	r5, r6
    30ae:	460c      	mov	r4, r1
    30b0:	4646      	mov	r6, r8
    30b2:	4690      	mov	r8, r2
    30b4:	3301      	adds	r3, #1
    30b6:	443c      	add	r4, r7
    30b8:	2b07      	cmp	r3, #7
    30ba:	9427      	str	r4, [sp, #156]	; 0x9c
    30bc:	9326      	str	r3, [sp, #152]	; 0x98
    30be:	e888 00a0 	stmia.w	r8, {r5, r7}
    30c2:	f300 8232 	bgt.w	352a <_svfprintf_r+0xe26>
    30c6:	f108 0808 	add.w	r8, r8, #8
    30ca:	e4ac      	b.n	2a26 <_svfprintf_r+0x322>
    30cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    30ce:	9f26      	ldr	r7, [sp, #152]	; 0x98
    30d0:	2b01      	cmp	r3, #1
    30d2:	f340 81fe 	ble.w	34d2 <_svfprintf_r+0xdce>
    30d6:	3701      	adds	r7, #1
    30d8:	3401      	adds	r4, #1
    30da:	2301      	movs	r3, #1
    30dc:	2f07      	cmp	r7, #7
    30de:	9427      	str	r4, [sp, #156]	; 0x9c
    30e0:	9726      	str	r7, [sp, #152]	; 0x98
    30e2:	f8c8 6000 	str.w	r6, [r8]
    30e6:	f8c8 3004 	str.w	r3, [r8, #4]
    30ea:	f300 8203 	bgt.w	34f4 <_svfprintf_r+0xdf0>
    30ee:	f108 0808 	add.w	r8, r8, #8
    30f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    30f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    30f6:	f8c8 3000 	str.w	r3, [r8]
    30fa:	3701      	adds	r7, #1
    30fc:	4414      	add	r4, r2
    30fe:	2f07      	cmp	r7, #7
    3100:	9427      	str	r4, [sp, #156]	; 0x9c
    3102:	9726      	str	r7, [sp, #152]	; 0x98
    3104:	f8c8 2004 	str.w	r2, [r8, #4]
    3108:	f300 8200 	bgt.w	350c <_svfprintf_r+0xe08>
    310c:	f108 0808 	add.w	r8, r8, #8
    3110:	a815      	add	r0, sp, #84	; 0x54
    3112:	c80d      	ldmia	r0, {r0, r2, r3}
    3114:	9914      	ldr	r1, [sp, #80]	; 0x50
    3116:	f005 f99d 	bl	8454 <__aeabi_dcmpeq>
    311a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    311c:	2800      	cmp	r0, #0
    311e:	f040 8101 	bne.w	3324 <_svfprintf_r+0xc20>
    3122:	3b01      	subs	r3, #1
    3124:	3701      	adds	r7, #1
    3126:	3601      	adds	r6, #1
    3128:	441c      	add	r4, r3
    312a:	2f07      	cmp	r7, #7
    312c:	9726      	str	r7, [sp, #152]	; 0x98
    312e:	9427      	str	r4, [sp, #156]	; 0x9c
    3130:	f8c8 6000 	str.w	r6, [r8]
    3134:	f8c8 3004 	str.w	r3, [r8, #4]
    3138:	f300 8127 	bgt.w	338a <_svfprintf_r+0xc86>
    313c:	f108 0808 	add.w	r8, r8, #8
    3140:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    3142:	f8c8 2004 	str.w	r2, [r8, #4]
    3146:	3701      	adds	r7, #1
    3148:	4414      	add	r4, r2
    314a:	ab21      	add	r3, sp, #132	; 0x84
    314c:	2f07      	cmp	r7, #7
    314e:	9427      	str	r4, [sp, #156]	; 0x9c
    3150:	9726      	str	r7, [sp, #152]	; 0x98
    3152:	f8c8 3000 	str.w	r3, [r8]
    3156:	f77f acb3 	ble.w	2ac0 <_svfprintf_r+0x3bc>
    315a:	aa25      	add	r2, sp, #148	; 0x94
    315c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    315e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3160:	f004 fadc 	bl	771c <__ssprint_r>
    3164:	2800      	cmp	r0, #0
    3166:	f47f ab9f 	bne.w	28a8 <_svfprintf_r+0x1a4>
    316a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    316c:	46c8      	mov	r8, r9
    316e:	e4a9      	b.n	2ac4 <_svfprintf_r+0x3c0>
    3170:	aa25      	add	r2, sp, #148	; 0x94
    3172:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3174:	980c      	ldr	r0, [sp, #48]	; 0x30
    3176:	f004 fad1 	bl	771c <__ssprint_r>
    317a:	2800      	cmp	r0, #0
    317c:	f43f aceb 	beq.w	2b56 <_svfprintf_r+0x452>
    3180:	f7ff bb92 	b.w	28a8 <_svfprintf_r+0x1a4>
    3184:	f8dd b01c 	ldr.w	fp, [sp, #28]
    3188:	2b01      	cmp	r3, #1
    318a:	f000 8134 	beq.w	33f6 <_svfprintf_r+0xcf2>
    318e:	2b02      	cmp	r3, #2
    3190:	d125      	bne.n	31de <_svfprintf_r+0xada>
    3192:	f8cd b01c 	str.w	fp, [sp, #28]
    3196:	2400      	movs	r4, #0
    3198:	2500      	movs	r5, #0
    319a:	e61e      	b.n	2dda <_svfprintf_r+0x6d6>
    319c:	aa25      	add	r2, sp, #148	; 0x94
    319e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    31a0:	980c      	ldr	r0, [sp, #48]	; 0x30
    31a2:	f004 fabb 	bl	771c <__ssprint_r>
    31a6:	2800      	cmp	r0, #0
    31a8:	f47f ab7e 	bne.w	28a8 <_svfprintf_r+0x1a4>
    31ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    31ae:	46c8      	mov	r8, r9
    31b0:	e475      	b.n	2a9e <_svfprintf_r+0x39a>
    31b2:	aa25      	add	r2, sp, #148	; 0x94
    31b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    31b6:	980c      	ldr	r0, [sp, #48]	; 0x30
    31b8:	f004 fab0 	bl	771c <__ssprint_r>
    31bc:	2800      	cmp	r0, #0
    31be:	f47f ab73 	bne.w	28a8 <_svfprintf_r+0x1a4>
    31c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    31c4:	46c8      	mov	r8, r9
    31c6:	e41b      	b.n	2a00 <_svfprintf_r+0x2fc>
    31c8:	aa25      	add	r2, sp, #148	; 0x94
    31ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    31cc:	980c      	ldr	r0, [sp, #48]	; 0x30
    31ce:	f004 faa5 	bl	771c <__ssprint_r>
    31d2:	2800      	cmp	r0, #0
    31d4:	f47f ab68 	bne.w	28a8 <_svfprintf_r+0x1a4>
    31d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    31da:	46c8      	mov	r8, r9
    31dc:	e420      	b.n	2a20 <_svfprintf_r+0x31c>
    31de:	f8cd b01c 	str.w	fp, [sp, #28]
    31e2:	2400      	movs	r4, #0
    31e4:	2500      	movs	r5, #0
    31e6:	4649      	mov	r1, r9
    31e8:	e000      	b.n	31ec <_svfprintf_r+0xae8>
    31ea:	4631      	mov	r1, r6
    31ec:	08e2      	lsrs	r2, r4, #3
    31ee:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    31f2:	08e8      	lsrs	r0, r5, #3
    31f4:	f004 0307 	and.w	r3, r4, #7
    31f8:	4605      	mov	r5, r0
    31fa:	4614      	mov	r4, r2
    31fc:	3330      	adds	r3, #48	; 0x30
    31fe:	ea54 0205 	orrs.w	r2, r4, r5
    3202:	f801 3c01 	strb.w	r3, [r1, #-1]
    3206:	f101 36ff 	add.w	r6, r1, #4294967295
    320a:	d1ee      	bne.n	31ea <_svfprintf_r+0xae6>
    320c:	9a07      	ldr	r2, [sp, #28]
    320e:	07d2      	lsls	r2, r2, #31
    3210:	f57f adf3 	bpl.w	2dfa <_svfprintf_r+0x6f6>
    3214:	2b30      	cmp	r3, #48	; 0x30
    3216:	f43f adf0 	beq.w	2dfa <_svfprintf_r+0x6f6>
    321a:	3902      	subs	r1, #2
    321c:	2330      	movs	r3, #48	; 0x30
    321e:	f806 3c01 	strb.w	r3, [r6, #-1]
    3222:	eba9 0301 	sub.w	r3, r9, r1
    3226:	930e      	str	r3, [sp, #56]	; 0x38
    3228:	460e      	mov	r6, r1
    322a:	f7ff bb7b 	b.w	2924 <_svfprintf_r+0x220>
    322e:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3230:	2900      	cmp	r1, #0
    3232:	f340 822e 	ble.w	3692 <_svfprintf_r+0xf8e>
    3236:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    323a:	4293      	cmp	r3, r2
    323c:	bfa8      	it	ge
    323e:	4613      	movge	r3, r2
    3240:	2b00      	cmp	r3, #0
    3242:	461f      	mov	r7, r3
    3244:	dd0d      	ble.n	3262 <_svfprintf_r+0xb5e>
    3246:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3248:	f8c8 6000 	str.w	r6, [r8]
    324c:	3301      	adds	r3, #1
    324e:	443c      	add	r4, r7
    3250:	2b07      	cmp	r3, #7
    3252:	9427      	str	r4, [sp, #156]	; 0x9c
    3254:	f8c8 7004 	str.w	r7, [r8, #4]
    3258:	9326      	str	r3, [sp, #152]	; 0x98
    325a:	f300 831f 	bgt.w	389c <_svfprintf_r+0x1198>
    325e:	f108 0808 	add.w	r8, r8, #8
    3262:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3264:	2f00      	cmp	r7, #0
    3266:	bfa8      	it	ge
    3268:	1bdb      	subge	r3, r3, r7
    326a:	2b00      	cmp	r3, #0
    326c:	461f      	mov	r7, r3
    326e:	f340 80d6 	ble.w	341e <_svfprintf_r+0xd1a>
    3272:	2f10      	cmp	r7, #16
    3274:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3276:	4d31      	ldr	r5, [pc, #196]	; (333c <_svfprintf_r+0xc38>)
    3278:	f340 81ed 	ble.w	3656 <_svfprintf_r+0xf52>
    327c:	4642      	mov	r2, r8
    327e:	4621      	mov	r1, r4
    3280:	46b0      	mov	r8, r6
    3282:	f04f 0b10 	mov.w	fp, #16
    3286:	462e      	mov	r6, r5
    3288:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    328a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    328c:	e004      	b.n	3298 <_svfprintf_r+0xb94>
    328e:	3208      	adds	r2, #8
    3290:	3f10      	subs	r7, #16
    3292:	2f10      	cmp	r7, #16
    3294:	f340 81db 	ble.w	364e <_svfprintf_r+0xf4a>
    3298:	3301      	adds	r3, #1
    329a:	3110      	adds	r1, #16
    329c:	2b07      	cmp	r3, #7
    329e:	9127      	str	r1, [sp, #156]	; 0x9c
    32a0:	9326      	str	r3, [sp, #152]	; 0x98
    32a2:	e882 0840 	stmia.w	r2, {r6, fp}
    32a6:	ddf2      	ble.n	328e <_svfprintf_r+0xb8a>
    32a8:	aa25      	add	r2, sp, #148	; 0x94
    32aa:	4629      	mov	r1, r5
    32ac:	4620      	mov	r0, r4
    32ae:	f004 fa35 	bl	771c <__ssprint_r>
    32b2:	2800      	cmp	r0, #0
    32b4:	f47f aaf8 	bne.w	28a8 <_svfprintf_r+0x1a4>
    32b8:	9927      	ldr	r1, [sp, #156]	; 0x9c
    32ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
    32bc:	464a      	mov	r2, r9
    32be:	e7e7      	b.n	3290 <_svfprintf_r+0xb8c>
    32c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    32c2:	930e      	str	r3, [sp, #56]	; 0x38
    32c4:	464e      	mov	r6, r9
    32c6:	f7ff bb2d 	b.w	2924 <_svfprintf_r+0x220>
    32ca:	2d00      	cmp	r5, #0
    32cc:	bf08      	it	eq
    32ce:	2c0a      	cmpeq	r4, #10
    32d0:	f0c0 808f 	bcc.w	33f2 <_svfprintf_r+0xcee>
    32d4:	464e      	mov	r6, r9
    32d6:	4620      	mov	r0, r4
    32d8:	4629      	mov	r1, r5
    32da:	220a      	movs	r2, #10
    32dc:	2300      	movs	r3, #0
    32de:	f005 f929 	bl	8534 <__aeabi_uldivmod>
    32e2:	3230      	adds	r2, #48	; 0x30
    32e4:	f806 2d01 	strb.w	r2, [r6, #-1]!
    32e8:	4620      	mov	r0, r4
    32ea:	4629      	mov	r1, r5
    32ec:	2300      	movs	r3, #0
    32ee:	220a      	movs	r2, #10
    32f0:	f005 f920 	bl	8534 <__aeabi_uldivmod>
    32f4:	4604      	mov	r4, r0
    32f6:	460d      	mov	r5, r1
    32f8:	ea54 0305 	orrs.w	r3, r4, r5
    32fc:	d1eb      	bne.n	32d6 <_svfprintf_r+0xbd2>
    32fe:	eba9 0306 	sub.w	r3, r9, r6
    3302:	930e      	str	r3, [sp, #56]	; 0x38
    3304:	f7ff bb0e 	b.w	2924 <_svfprintf_r+0x220>
    3308:	aa25      	add	r2, sp, #148	; 0x94
    330a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    330c:	980c      	ldr	r0, [sp, #48]	; 0x30
    330e:	f004 fa05 	bl	771c <__ssprint_r>
    3312:	2800      	cmp	r0, #0
    3314:	f47f aac8 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3318:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    331c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    331e:	46c8      	mov	r8, r9
    3320:	f7ff bb5e 	b.w	29e0 <_svfprintf_r+0x2dc>
    3324:	1e5e      	subs	r6, r3, #1
    3326:	2e00      	cmp	r6, #0
    3328:	f77f af0a 	ble.w	3140 <_svfprintf_r+0xa3c>
    332c:	2e10      	cmp	r6, #16
    332e:	4d03      	ldr	r5, [pc, #12]	; (333c <_svfprintf_r+0xc38>)
    3330:	dd22      	ble.n	3378 <_svfprintf_r+0xc74>
    3332:	4622      	mov	r2, r4
    3334:	f04f 0b10 	mov.w	fp, #16
    3338:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    333a:	e006      	b.n	334a <_svfprintf_r+0xc46>
    333c:	000088d4 	.word	0x000088d4
    3340:	3e10      	subs	r6, #16
    3342:	2e10      	cmp	r6, #16
    3344:	f108 0808 	add.w	r8, r8, #8
    3348:	dd15      	ble.n	3376 <_svfprintf_r+0xc72>
    334a:	3701      	adds	r7, #1
    334c:	3210      	adds	r2, #16
    334e:	2f07      	cmp	r7, #7
    3350:	9227      	str	r2, [sp, #156]	; 0x9c
    3352:	9726      	str	r7, [sp, #152]	; 0x98
    3354:	e888 0820 	stmia.w	r8, {r5, fp}
    3358:	ddf2      	ble.n	3340 <_svfprintf_r+0xc3c>
    335a:	aa25      	add	r2, sp, #148	; 0x94
    335c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    335e:	4620      	mov	r0, r4
    3360:	f004 f9dc 	bl	771c <__ssprint_r>
    3364:	2800      	cmp	r0, #0
    3366:	f47f aa9f 	bne.w	28a8 <_svfprintf_r+0x1a4>
    336a:	3e10      	subs	r6, #16
    336c:	2e10      	cmp	r6, #16
    336e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3370:	9f26      	ldr	r7, [sp, #152]	; 0x98
    3372:	46c8      	mov	r8, r9
    3374:	dce9      	bgt.n	334a <_svfprintf_r+0xc46>
    3376:	4614      	mov	r4, r2
    3378:	3701      	adds	r7, #1
    337a:	4434      	add	r4, r6
    337c:	2f07      	cmp	r7, #7
    337e:	9427      	str	r4, [sp, #156]	; 0x9c
    3380:	9726      	str	r7, [sp, #152]	; 0x98
    3382:	e888 0060 	stmia.w	r8, {r5, r6}
    3386:	f77f aed9 	ble.w	313c <_svfprintf_r+0xa38>
    338a:	aa25      	add	r2, sp, #148	; 0x94
    338c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    338e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3390:	f004 f9c4 	bl	771c <__ssprint_r>
    3394:	2800      	cmp	r0, #0
    3396:	f47f aa87 	bne.w	28a8 <_svfprintf_r+0x1a4>
    339a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    339c:	9f26      	ldr	r7, [sp, #152]	; 0x98
    339e:	46c8      	mov	r8, r9
    33a0:	e6ce      	b.n	3140 <_svfprintf_r+0xa3c>
    33a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    33a4:	6814      	ldr	r4, [r2, #0]
    33a6:	4613      	mov	r3, r2
    33a8:	3304      	adds	r3, #4
    33aa:	17e5      	asrs	r5, r4, #31
    33ac:	930f      	str	r3, [sp, #60]	; 0x3c
    33ae:	4622      	mov	r2, r4
    33b0:	462b      	mov	r3, r5
    33b2:	e4fa      	b.n	2daa <_svfprintf_r+0x6a6>
    33b4:	3204      	adds	r2, #4
    33b6:	681c      	ldr	r4, [r3, #0]
    33b8:	920f      	str	r2, [sp, #60]	; 0x3c
    33ba:	2301      	movs	r3, #1
    33bc:	2500      	movs	r5, #0
    33be:	f7ff ba94 	b.w	28ea <_svfprintf_r+0x1e6>
    33c2:	681c      	ldr	r4, [r3, #0]
    33c4:	3304      	adds	r3, #4
    33c6:	930f      	str	r3, [sp, #60]	; 0x3c
    33c8:	2500      	movs	r5, #0
    33ca:	e421      	b.n	2c10 <_svfprintf_r+0x50c>
    33cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    33ce:	460a      	mov	r2, r1
    33d0:	3204      	adds	r2, #4
    33d2:	680c      	ldr	r4, [r1, #0]
    33d4:	920f      	str	r2, [sp, #60]	; 0x3c
    33d6:	2500      	movs	r5, #0
    33d8:	f7ff ba87 	b.w	28ea <_svfprintf_r+0x1e6>
    33dc:	4614      	mov	r4, r2
    33de:	3301      	adds	r3, #1
    33e0:	4434      	add	r4, r6
    33e2:	2b07      	cmp	r3, #7
    33e4:	9427      	str	r4, [sp, #156]	; 0x9c
    33e6:	9326      	str	r3, [sp, #152]	; 0x98
    33e8:	e888 0060 	stmia.w	r8, {r5, r6}
    33ec:	f77f ab68 	ble.w	2ac0 <_svfprintf_r+0x3bc>
    33f0:	e6b3      	b.n	315a <_svfprintf_r+0xa56>
    33f2:	f8dd b01c 	ldr.w	fp, [sp, #28]
    33f6:	f8cd b01c 	str.w	fp, [sp, #28]
    33fa:	ae42      	add	r6, sp, #264	; 0x108
    33fc:	3430      	adds	r4, #48	; 0x30
    33fe:	2301      	movs	r3, #1
    3400:	f806 4d41 	strb.w	r4, [r6, #-65]!
    3404:	930e      	str	r3, [sp, #56]	; 0x38
    3406:	f7ff ba8d 	b.w	2924 <_svfprintf_r+0x220>
    340a:	aa25      	add	r2, sp, #148	; 0x94
    340c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    340e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3410:	f004 f984 	bl	771c <__ssprint_r>
    3414:	2800      	cmp	r0, #0
    3416:	f47f aa47 	bne.w	28a8 <_svfprintf_r+0x1a4>
    341a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    341c:	46c8      	mov	r8, r9
    341e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    3420:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3422:	429a      	cmp	r2, r3
    3424:	db44      	blt.n	34b0 <_svfprintf_r+0xdac>
    3426:	9b07      	ldr	r3, [sp, #28]
    3428:	07d9      	lsls	r1, r3, #31
    342a:	d441      	bmi.n	34b0 <_svfprintf_r+0xdac>
    342c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    342e:	9812      	ldr	r0, [sp, #72]	; 0x48
    3430:	1a9a      	subs	r2, r3, r2
    3432:	1a1d      	subs	r5, r3, r0
    3434:	4295      	cmp	r5, r2
    3436:	bfa8      	it	ge
    3438:	4615      	movge	r5, r2
    343a:	2d00      	cmp	r5, #0
    343c:	dd0e      	ble.n	345c <_svfprintf_r+0xd58>
    343e:	9926      	ldr	r1, [sp, #152]	; 0x98
    3440:	f8c8 5004 	str.w	r5, [r8, #4]
    3444:	3101      	adds	r1, #1
    3446:	4406      	add	r6, r0
    3448:	442c      	add	r4, r5
    344a:	2907      	cmp	r1, #7
    344c:	f8c8 6000 	str.w	r6, [r8]
    3450:	9427      	str	r4, [sp, #156]	; 0x9c
    3452:	9126      	str	r1, [sp, #152]	; 0x98
    3454:	f300 823b 	bgt.w	38ce <_svfprintf_r+0x11ca>
    3458:	f108 0808 	add.w	r8, r8, #8
    345c:	2d00      	cmp	r5, #0
    345e:	bfac      	ite	ge
    3460:	1b56      	subge	r6, r2, r5
    3462:	4616      	movlt	r6, r2
    3464:	2e00      	cmp	r6, #0
    3466:	f77f ab2d 	ble.w	2ac4 <_svfprintf_r+0x3c0>
    346a:	2e10      	cmp	r6, #16
    346c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    346e:	4db0      	ldr	r5, [pc, #704]	; (3730 <_svfprintf_r+0x102c>)
    3470:	ddb5      	ble.n	33de <_svfprintf_r+0xcda>
    3472:	4622      	mov	r2, r4
    3474:	2710      	movs	r7, #16
    3476:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    347a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    347c:	e004      	b.n	3488 <_svfprintf_r+0xd84>
    347e:	f108 0808 	add.w	r8, r8, #8
    3482:	3e10      	subs	r6, #16
    3484:	2e10      	cmp	r6, #16
    3486:	dda9      	ble.n	33dc <_svfprintf_r+0xcd8>
    3488:	3301      	adds	r3, #1
    348a:	3210      	adds	r2, #16
    348c:	2b07      	cmp	r3, #7
    348e:	9227      	str	r2, [sp, #156]	; 0x9c
    3490:	9326      	str	r3, [sp, #152]	; 0x98
    3492:	e888 00a0 	stmia.w	r8, {r5, r7}
    3496:	ddf2      	ble.n	347e <_svfprintf_r+0xd7a>
    3498:	aa25      	add	r2, sp, #148	; 0x94
    349a:	4621      	mov	r1, r4
    349c:	4658      	mov	r0, fp
    349e:	f004 f93d 	bl	771c <__ssprint_r>
    34a2:	2800      	cmp	r0, #0
    34a4:	f47f aa00 	bne.w	28a8 <_svfprintf_r+0x1a4>
    34a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    34aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
    34ac:	46c8      	mov	r8, r9
    34ae:	e7e8      	b.n	3482 <_svfprintf_r+0xd7e>
    34b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
    34b2:	9819      	ldr	r0, [sp, #100]	; 0x64
    34b4:	991a      	ldr	r1, [sp, #104]	; 0x68
    34b6:	f8c8 1000 	str.w	r1, [r8]
    34ba:	3301      	adds	r3, #1
    34bc:	4404      	add	r4, r0
    34be:	2b07      	cmp	r3, #7
    34c0:	9427      	str	r4, [sp, #156]	; 0x9c
    34c2:	f8c8 0004 	str.w	r0, [r8, #4]
    34c6:	9326      	str	r3, [sp, #152]	; 0x98
    34c8:	f300 81f5 	bgt.w	38b6 <_svfprintf_r+0x11b2>
    34cc:	f108 0808 	add.w	r8, r8, #8
    34d0:	e7ac      	b.n	342c <_svfprintf_r+0xd28>
    34d2:	9b07      	ldr	r3, [sp, #28]
    34d4:	07da      	lsls	r2, r3, #31
    34d6:	f53f adfe 	bmi.w	30d6 <_svfprintf_r+0x9d2>
    34da:	3701      	adds	r7, #1
    34dc:	3401      	adds	r4, #1
    34de:	2301      	movs	r3, #1
    34e0:	2f07      	cmp	r7, #7
    34e2:	9427      	str	r4, [sp, #156]	; 0x9c
    34e4:	9726      	str	r7, [sp, #152]	; 0x98
    34e6:	f8c8 6000 	str.w	r6, [r8]
    34ea:	f8c8 3004 	str.w	r3, [r8, #4]
    34ee:	f77f ae25 	ble.w	313c <_svfprintf_r+0xa38>
    34f2:	e74a      	b.n	338a <_svfprintf_r+0xc86>
    34f4:	aa25      	add	r2, sp, #148	; 0x94
    34f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    34f8:	980c      	ldr	r0, [sp, #48]	; 0x30
    34fa:	f004 f90f 	bl	771c <__ssprint_r>
    34fe:	2800      	cmp	r0, #0
    3500:	f47f a9d2 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3504:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    3506:	9f26      	ldr	r7, [sp, #152]	; 0x98
    3508:	46c8      	mov	r8, r9
    350a:	e5f2      	b.n	30f2 <_svfprintf_r+0x9ee>
    350c:	aa25      	add	r2, sp, #148	; 0x94
    350e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3510:	980c      	ldr	r0, [sp, #48]	; 0x30
    3512:	f004 f903 	bl	771c <__ssprint_r>
    3516:	2800      	cmp	r0, #0
    3518:	f47f a9c6 	bne.w	28a8 <_svfprintf_r+0x1a4>
    351c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    351e:	9f26      	ldr	r7, [sp, #152]	; 0x98
    3520:	46c8      	mov	r8, r9
    3522:	e5f5      	b.n	3110 <_svfprintf_r+0xa0c>
    3524:	464e      	mov	r6, r9
    3526:	f7ff b9fd 	b.w	2924 <_svfprintf_r+0x220>
    352a:	aa25      	add	r2, sp, #148	; 0x94
    352c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    352e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3530:	f004 f8f4 	bl	771c <__ssprint_r>
    3534:	2800      	cmp	r0, #0
    3536:	f47f a9b7 	bne.w	28a8 <_svfprintf_r+0x1a4>
    353a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    353c:	46c8      	mov	r8, r9
    353e:	f7ff ba72 	b.w	2a26 <_svfprintf_r+0x322>
    3542:	9c15      	ldr	r4, [sp, #84]	; 0x54
    3544:	4622      	mov	r2, r4
    3546:	4620      	mov	r0, r4
    3548:	9c14      	ldr	r4, [sp, #80]	; 0x50
    354a:	4623      	mov	r3, r4
    354c:	4621      	mov	r1, r4
    354e:	f004 ffb3 	bl	84b8 <__aeabi_dcmpun>
    3552:	2800      	cmp	r0, #0
    3554:	f040 8286 	bne.w	3a64 <_svfprintf_r+0x1360>
    3558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    355a:	3301      	adds	r3, #1
    355c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    355e:	f023 0320 	bic.w	r3, r3, #32
    3562:	930e      	str	r3, [sp, #56]	; 0x38
    3564:	f000 81e2 	beq.w	392c <_svfprintf_r+0x1228>
    3568:	2b47      	cmp	r3, #71	; 0x47
    356a:	f000 811e 	beq.w	37aa <_svfprintf_r+0x10a6>
    356e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
    3572:	9307      	str	r3, [sp, #28]
    3574:	9b14      	ldr	r3, [sp, #80]	; 0x50
    3576:	1e1f      	subs	r7, r3, #0
    3578:	9b15      	ldr	r3, [sp, #84]	; 0x54
    357a:	9308      	str	r3, [sp, #32]
    357c:	bfbb      	ittet	lt
    357e:	463b      	movlt	r3, r7
    3580:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
    3584:	2300      	movge	r3, #0
    3586:	232d      	movlt	r3, #45	; 0x2d
    3588:	9310      	str	r3, [sp, #64]	; 0x40
    358a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    358c:	2b66      	cmp	r3, #102	; 0x66
    358e:	f000 81bb 	beq.w	3908 <_svfprintf_r+0x1204>
    3592:	2b46      	cmp	r3, #70	; 0x46
    3594:	f000 80df 	beq.w	3756 <_svfprintf_r+0x1052>
    3598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    359a:	9a08      	ldr	r2, [sp, #32]
    359c:	2b45      	cmp	r3, #69	; 0x45
    359e:	bf0c      	ite	eq
    35a0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
    35a2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
    35a4:	a823      	add	r0, sp, #140	; 0x8c
    35a6:	a920      	add	r1, sp, #128	; 0x80
    35a8:	bf08      	it	eq
    35aa:	1c5d      	addeq	r5, r3, #1
    35ac:	9004      	str	r0, [sp, #16]
    35ae:	9103      	str	r1, [sp, #12]
    35b0:	a81f      	add	r0, sp, #124	; 0x7c
    35b2:	2102      	movs	r1, #2
    35b4:	463b      	mov	r3, r7
    35b6:	9002      	str	r0, [sp, #8]
    35b8:	9501      	str	r5, [sp, #4]
    35ba:	9100      	str	r1, [sp, #0]
    35bc:	980c      	ldr	r0, [sp, #48]	; 0x30
    35be:	f001 faa3 	bl	4b08 <_dtoa_r>
    35c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    35c4:	2b67      	cmp	r3, #103	; 0x67
    35c6:	4606      	mov	r6, r0
    35c8:	f040 81e0 	bne.w	398c <_svfprintf_r+0x1288>
    35cc:	f01b 0f01 	tst.w	fp, #1
    35d0:	f000 8246 	beq.w	3a60 <_svfprintf_r+0x135c>
    35d4:	1974      	adds	r4, r6, r5
    35d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    35d8:	9808      	ldr	r0, [sp, #32]
    35da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    35dc:	4639      	mov	r1, r7
    35de:	f004 ff39 	bl	8454 <__aeabi_dcmpeq>
    35e2:	2800      	cmp	r0, #0
    35e4:	f040 8165 	bne.w	38b2 <_svfprintf_r+0x11ae>
    35e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    35ea:	42a3      	cmp	r3, r4
    35ec:	d206      	bcs.n	35fc <_svfprintf_r+0xef8>
    35ee:	2130      	movs	r1, #48	; 0x30
    35f0:	1c5a      	adds	r2, r3, #1
    35f2:	9223      	str	r2, [sp, #140]	; 0x8c
    35f4:	7019      	strb	r1, [r3, #0]
    35f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    35f8:	429c      	cmp	r4, r3
    35fa:	d8f9      	bhi.n	35f0 <_svfprintf_r+0xeec>
    35fc:	1b9b      	subs	r3, r3, r6
    35fe:	9313      	str	r3, [sp, #76]	; 0x4c
    3600:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3602:	2b47      	cmp	r3, #71	; 0x47
    3604:	f000 80e9 	beq.w	37da <_svfprintf_r+0x10d6>
    3608:	9b11      	ldr	r3, [sp, #68]	; 0x44
    360a:	2b65      	cmp	r3, #101	; 0x65
    360c:	f340 81cd 	ble.w	39aa <_svfprintf_r+0x12a6>
    3610:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3612:	2b66      	cmp	r3, #102	; 0x66
    3614:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3616:	9312      	str	r3, [sp, #72]	; 0x48
    3618:	f000 819e 	beq.w	3958 <_svfprintf_r+0x1254>
    361c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    361e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    3620:	4619      	mov	r1, r3
    3622:	4291      	cmp	r1, r2
    3624:	f300 818a 	bgt.w	393c <_svfprintf_r+0x1238>
    3628:	f01b 0f01 	tst.w	fp, #1
    362c:	f040 8213 	bne.w	3a56 <_svfprintf_r+0x1352>
    3630:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    3634:	9308      	str	r3, [sp, #32]
    3636:	2367      	movs	r3, #103	; 0x67
    3638:	920e      	str	r2, [sp, #56]	; 0x38
    363a:	9311      	str	r3, [sp, #68]	; 0x44
    363c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    363e:	2b00      	cmp	r3, #0
    3640:	f040 80c4 	bne.w	37cc <_svfprintf_r+0x10c8>
    3644:	930a      	str	r3, [sp, #40]	; 0x28
    3646:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    364a:	f7ff b973 	b.w	2934 <_svfprintf_r+0x230>
    364e:	4635      	mov	r5, r6
    3650:	460c      	mov	r4, r1
    3652:	4646      	mov	r6, r8
    3654:	4690      	mov	r8, r2
    3656:	3301      	adds	r3, #1
    3658:	443c      	add	r4, r7
    365a:	2b07      	cmp	r3, #7
    365c:	9427      	str	r4, [sp, #156]	; 0x9c
    365e:	9326      	str	r3, [sp, #152]	; 0x98
    3660:	e888 00a0 	stmia.w	r8, {r5, r7}
    3664:	f73f aed1 	bgt.w	340a <_svfprintf_r+0xd06>
    3668:	f108 0808 	add.w	r8, r8, #8
    366c:	e6d7      	b.n	341e <_svfprintf_r+0xd1a>
    366e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3670:	6813      	ldr	r3, [r2, #0]
    3672:	3204      	adds	r2, #4
    3674:	920f      	str	r2, [sp, #60]	; 0x3c
    3676:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3678:	601a      	str	r2, [r3, #0]
    367a:	f7ff b86a 	b.w	2752 <_svfprintf_r+0x4e>
    367e:	aa25      	add	r2, sp, #148	; 0x94
    3680:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3682:	980c      	ldr	r0, [sp, #48]	; 0x30
    3684:	f004 f84a 	bl	771c <__ssprint_r>
    3688:	2800      	cmp	r0, #0
    368a:	f47f a90d 	bne.w	28a8 <_svfprintf_r+0x1a4>
    368e:	46c8      	mov	r8, r9
    3690:	e48d      	b.n	2fae <_svfprintf_r+0x8aa>
    3692:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3694:	4a27      	ldr	r2, [pc, #156]	; (3734 <_svfprintf_r+0x1030>)
    3696:	f8c8 2000 	str.w	r2, [r8]
    369a:	3301      	adds	r3, #1
    369c:	3401      	adds	r4, #1
    369e:	2201      	movs	r2, #1
    36a0:	2b07      	cmp	r3, #7
    36a2:	9427      	str	r4, [sp, #156]	; 0x9c
    36a4:	9326      	str	r3, [sp, #152]	; 0x98
    36a6:	f8c8 2004 	str.w	r2, [r8, #4]
    36aa:	dc72      	bgt.n	3792 <_svfprintf_r+0x108e>
    36ac:	f108 0808 	add.w	r8, r8, #8
    36b0:	b929      	cbnz	r1, 36be <_svfprintf_r+0xfba>
    36b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    36b4:	b91b      	cbnz	r3, 36be <_svfprintf_r+0xfba>
    36b6:	9b07      	ldr	r3, [sp, #28]
    36b8:	07d8      	lsls	r0, r3, #31
    36ba:	f57f aa03 	bpl.w	2ac4 <_svfprintf_r+0x3c0>
    36be:	9b26      	ldr	r3, [sp, #152]	; 0x98
    36c0:	9819      	ldr	r0, [sp, #100]	; 0x64
    36c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    36c4:	f8c8 2000 	str.w	r2, [r8]
    36c8:	3301      	adds	r3, #1
    36ca:	4602      	mov	r2, r0
    36cc:	4422      	add	r2, r4
    36ce:	2b07      	cmp	r3, #7
    36d0:	9227      	str	r2, [sp, #156]	; 0x9c
    36d2:	f8c8 0004 	str.w	r0, [r8, #4]
    36d6:	9326      	str	r3, [sp, #152]	; 0x98
    36d8:	f300 818d 	bgt.w	39f6 <_svfprintf_r+0x12f2>
    36dc:	f108 0808 	add.w	r8, r8, #8
    36e0:	2900      	cmp	r1, #0
    36e2:	f2c0 8165 	blt.w	39b0 <_svfprintf_r+0x12ac>
    36e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    36e8:	f8c8 6000 	str.w	r6, [r8]
    36ec:	3301      	adds	r3, #1
    36ee:	188c      	adds	r4, r1, r2
    36f0:	2b07      	cmp	r3, #7
    36f2:	9427      	str	r4, [sp, #156]	; 0x9c
    36f4:	9326      	str	r3, [sp, #152]	; 0x98
    36f6:	f8c8 1004 	str.w	r1, [r8, #4]
    36fa:	f77f a9e1 	ble.w	2ac0 <_svfprintf_r+0x3bc>
    36fe:	e52c      	b.n	315a <_svfprintf_r+0xa56>
    3700:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3702:	9909      	ldr	r1, [sp, #36]	; 0x24
    3704:	6813      	ldr	r3, [r2, #0]
    3706:	17cd      	asrs	r5, r1, #31
    3708:	4608      	mov	r0, r1
    370a:	3204      	adds	r2, #4
    370c:	4629      	mov	r1, r5
    370e:	920f      	str	r2, [sp, #60]	; 0x3c
    3710:	e9c3 0100 	strd	r0, r1, [r3]
    3714:	f7ff b81d 	b.w	2752 <_svfprintf_r+0x4e>
    3718:	aa25      	add	r2, sp, #148	; 0x94
    371a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    371c:	980c      	ldr	r0, [sp, #48]	; 0x30
    371e:	f003 fffd 	bl	771c <__ssprint_r>
    3722:	2800      	cmp	r0, #0
    3724:	f47f a8c0 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3728:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    372a:	46c8      	mov	r8, r9
    372c:	e458      	b.n	2fe0 <_svfprintf_r+0x8dc>
    372e:	bf00      	nop
    3730:	000088d4 	.word	0x000088d4
    3734:	000088c0 	.word	0x000088c0
    3738:	2140      	movs	r1, #64	; 0x40
    373a:	980c      	ldr	r0, [sp, #48]	; 0x30
    373c:	f002 fe58 	bl	63f0 <_malloc_r>
    3740:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3742:	6010      	str	r0, [r2, #0]
    3744:	6110      	str	r0, [r2, #16]
    3746:	2800      	cmp	r0, #0
    3748:	f000 81f2 	beq.w	3b30 <_svfprintf_r+0x142c>
    374c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    374e:	2340      	movs	r3, #64	; 0x40
    3750:	6153      	str	r3, [r2, #20]
    3752:	f7fe bfee 	b.w	2732 <_svfprintf_r+0x2e>
    3756:	a823      	add	r0, sp, #140	; 0x8c
    3758:	a920      	add	r1, sp, #128	; 0x80
    375a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    375c:	9004      	str	r0, [sp, #16]
    375e:	9103      	str	r1, [sp, #12]
    3760:	a81f      	add	r0, sp, #124	; 0x7c
    3762:	2103      	movs	r1, #3
    3764:	9002      	str	r0, [sp, #8]
    3766:	9a08      	ldr	r2, [sp, #32]
    3768:	9401      	str	r4, [sp, #4]
    376a:	463b      	mov	r3, r7
    376c:	9100      	str	r1, [sp, #0]
    376e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3770:	f001 f9ca 	bl	4b08 <_dtoa_r>
    3774:	4625      	mov	r5, r4
    3776:	4606      	mov	r6, r0
    3778:	9b11      	ldr	r3, [sp, #68]	; 0x44
    377a:	2b46      	cmp	r3, #70	; 0x46
    377c:	eb06 0405 	add.w	r4, r6, r5
    3780:	f47f af29 	bne.w	35d6 <_svfprintf_r+0xed2>
    3784:	7833      	ldrb	r3, [r6, #0]
    3786:	2b30      	cmp	r3, #48	; 0x30
    3788:	f000 8178 	beq.w	3a7c <_svfprintf_r+0x1378>
    378c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
    378e:	442c      	add	r4, r5
    3790:	e721      	b.n	35d6 <_svfprintf_r+0xed2>
    3792:	aa25      	add	r2, sp, #148	; 0x94
    3794:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3796:	980c      	ldr	r0, [sp, #48]	; 0x30
    3798:	f003 ffc0 	bl	771c <__ssprint_r>
    379c:	2800      	cmp	r0, #0
    379e:	f47f a883 	bne.w	28a8 <_svfprintf_r+0x1a4>
    37a2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    37a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    37a6:	46c8      	mov	r8, r9
    37a8:	e782      	b.n	36b0 <_svfprintf_r+0xfac>
    37aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    37ac:	2b00      	cmp	r3, #0
    37ae:	bf08      	it	eq
    37b0:	2301      	moveq	r3, #1
    37b2:	930a      	str	r3, [sp, #40]	; 0x28
    37b4:	e6db      	b.n	356e <_svfprintf_r+0xe6a>
    37b6:	4630      	mov	r0, r6
    37b8:	940a      	str	r4, [sp, #40]	; 0x28
    37ba:	f003 ff41 	bl	7640 <strlen>
    37be:	950f      	str	r5, [sp, #60]	; 0x3c
    37c0:	900e      	str	r0, [sp, #56]	; 0x38
    37c2:	f8cd b01c 	str.w	fp, [sp, #28]
    37c6:	4603      	mov	r3, r0
    37c8:	f7ff b9f9 	b.w	2bbe <_svfprintf_r+0x4ba>
    37cc:	272d      	movs	r7, #45	; 0x2d
    37ce:	2300      	movs	r3, #0
    37d0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    37d4:	930a      	str	r3, [sp, #40]	; 0x28
    37d6:	f7ff b8ae 	b.w	2936 <_svfprintf_r+0x232>
    37da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    37dc:	9312      	str	r3, [sp, #72]	; 0x48
    37de:	461a      	mov	r2, r3
    37e0:	3303      	adds	r3, #3
    37e2:	db04      	blt.n	37ee <_svfprintf_r+0x10ea>
    37e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    37e6:	4619      	mov	r1, r3
    37e8:	4291      	cmp	r1, r2
    37ea:	f6bf af17 	bge.w	361c <_svfprintf_r+0xf18>
    37ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
    37f0:	3b02      	subs	r3, #2
    37f2:	9311      	str	r3, [sp, #68]	; 0x44
    37f4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
    37f8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
    37fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    37fe:	3b01      	subs	r3, #1
    3800:	2b00      	cmp	r3, #0
    3802:	931f      	str	r3, [sp, #124]	; 0x7c
    3804:	bfbd      	ittte	lt
    3806:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
    3808:	f1c3 0301 	rsblt	r3, r3, #1
    380c:	222d      	movlt	r2, #45	; 0x2d
    380e:	222b      	movge	r2, #43	; 0x2b
    3810:	2b09      	cmp	r3, #9
    3812:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
    3816:	f340 8116 	ble.w	3a46 <_svfprintf_r+0x1342>
    381a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
    381e:	4620      	mov	r0, r4
    3820:	4dab      	ldr	r5, [pc, #684]	; (3ad0 <_svfprintf_r+0x13cc>)
    3822:	e000      	b.n	3826 <_svfprintf_r+0x1122>
    3824:	4610      	mov	r0, r2
    3826:	fb85 1203 	smull	r1, r2, r5, r3
    382a:	17d9      	asrs	r1, r3, #31
    382c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
    3830:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    3834:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
    3838:	3230      	adds	r2, #48	; 0x30
    383a:	2909      	cmp	r1, #9
    383c:	f800 2c01 	strb.w	r2, [r0, #-1]
    3840:	460b      	mov	r3, r1
    3842:	f100 32ff 	add.w	r2, r0, #4294967295
    3846:	dced      	bgt.n	3824 <_svfprintf_r+0x1120>
    3848:	3330      	adds	r3, #48	; 0x30
    384a:	3802      	subs	r0, #2
    384c:	b2d9      	uxtb	r1, r3
    384e:	4284      	cmp	r4, r0
    3850:	f802 1c01 	strb.w	r1, [r2, #-1]
    3854:	f240 8165 	bls.w	3b22 <_svfprintf_r+0x141e>
    3858:	f10d 0086 	add.w	r0, sp, #134	; 0x86
    385c:	4613      	mov	r3, r2
    385e:	e001      	b.n	3864 <_svfprintf_r+0x1160>
    3860:	f813 1b01 	ldrb.w	r1, [r3], #1
    3864:	f800 1b01 	strb.w	r1, [r0], #1
    3868:	42a3      	cmp	r3, r4
    386a:	d1f9      	bne.n	3860 <_svfprintf_r+0x115c>
    386c:	3301      	adds	r3, #1
    386e:	1a9b      	subs	r3, r3, r2
    3870:	f10d 0286 	add.w	r2, sp, #134	; 0x86
    3874:	4413      	add	r3, r2
    3876:	aa21      	add	r2, sp, #132	; 0x84
    3878:	1a9b      	subs	r3, r3, r2
    387a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    387c:	931b      	str	r3, [sp, #108]	; 0x6c
    387e:	2a01      	cmp	r2, #1
    3880:	4413      	add	r3, r2
    3882:	930e      	str	r3, [sp, #56]	; 0x38
    3884:	f340 8119 	ble.w	3aba <_svfprintf_r+0x13b6>
    3888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    388a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    388c:	4413      	add	r3, r2
    388e:	930e      	str	r3, [sp, #56]	; 0x38
    3890:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3894:	9308      	str	r3, [sp, #32]
    3896:	2300      	movs	r3, #0
    3898:	9312      	str	r3, [sp, #72]	; 0x48
    389a:	e6cf      	b.n	363c <_svfprintf_r+0xf38>
    389c:	aa25      	add	r2, sp, #148	; 0x94
    389e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    38a0:	980c      	ldr	r0, [sp, #48]	; 0x30
    38a2:	f003 ff3b 	bl	771c <__ssprint_r>
    38a6:	2800      	cmp	r0, #0
    38a8:	f47e affe 	bne.w	28a8 <_svfprintf_r+0x1a4>
    38ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    38ae:	46c8      	mov	r8, r9
    38b0:	e4d7      	b.n	3262 <_svfprintf_r+0xb5e>
    38b2:	4623      	mov	r3, r4
    38b4:	e6a2      	b.n	35fc <_svfprintf_r+0xef8>
    38b6:	aa25      	add	r2, sp, #148	; 0x94
    38b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    38ba:	980c      	ldr	r0, [sp, #48]	; 0x30
    38bc:	f003 ff2e 	bl	771c <__ssprint_r>
    38c0:	2800      	cmp	r0, #0
    38c2:	f47e aff1 	bne.w	28a8 <_svfprintf_r+0x1a4>
    38c6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    38c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    38ca:	46c8      	mov	r8, r9
    38cc:	e5ae      	b.n	342c <_svfprintf_r+0xd28>
    38ce:	aa25      	add	r2, sp, #148	; 0x94
    38d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    38d2:	980c      	ldr	r0, [sp, #48]	; 0x30
    38d4:	f003 ff22 	bl	771c <__ssprint_r>
    38d8:	2800      	cmp	r0, #0
    38da:	f47e afe5 	bne.w	28a8 <_svfprintf_r+0x1a4>
    38de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    38e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    38e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    38e4:	1a9a      	subs	r2, r3, r2
    38e6:	46c8      	mov	r8, r9
    38e8:	e5b8      	b.n	345c <_svfprintf_r+0xd58>
    38ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    38ec:	9612      	str	r6, [sp, #72]	; 0x48
    38ee:	2b06      	cmp	r3, #6
    38f0:	bf28      	it	cs
    38f2:	2306      	movcs	r3, #6
    38f4:	960a      	str	r6, [sp, #40]	; 0x28
    38f6:	4637      	mov	r7, r6
    38f8:	9308      	str	r3, [sp, #32]
    38fa:	950f      	str	r5, [sp, #60]	; 0x3c
    38fc:	f8cd b01c 	str.w	fp, [sp, #28]
    3900:	930e      	str	r3, [sp, #56]	; 0x38
    3902:	4e74      	ldr	r6, [pc, #464]	; (3ad4 <_svfprintf_r+0x13d0>)
    3904:	f7ff b816 	b.w	2934 <_svfprintf_r+0x230>
    3908:	a823      	add	r0, sp, #140	; 0x8c
    390a:	a920      	add	r1, sp, #128	; 0x80
    390c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    390e:	9004      	str	r0, [sp, #16]
    3910:	9103      	str	r1, [sp, #12]
    3912:	a81f      	add	r0, sp, #124	; 0x7c
    3914:	2103      	movs	r1, #3
    3916:	9002      	str	r0, [sp, #8]
    3918:	9a08      	ldr	r2, [sp, #32]
    391a:	9501      	str	r5, [sp, #4]
    391c:	463b      	mov	r3, r7
    391e:	9100      	str	r1, [sp, #0]
    3920:	980c      	ldr	r0, [sp, #48]	; 0x30
    3922:	f001 f8f1 	bl	4b08 <_dtoa_r>
    3926:	4606      	mov	r6, r0
    3928:	1944      	adds	r4, r0, r5
    392a:	e72b      	b.n	3784 <_svfprintf_r+0x1080>
    392c:	2306      	movs	r3, #6
    392e:	930a      	str	r3, [sp, #40]	; 0x28
    3930:	e61d      	b.n	356e <_svfprintf_r+0xe6a>
    3932:	272d      	movs	r7, #45	; 0x2d
    3934:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    3938:	f7ff bacd 	b.w	2ed6 <_svfprintf_r+0x7d2>
    393c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    393e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3940:	4413      	add	r3, r2
    3942:	9a12      	ldr	r2, [sp, #72]	; 0x48
    3944:	930e      	str	r3, [sp, #56]	; 0x38
    3946:	2a00      	cmp	r2, #0
    3948:	f340 80b0 	ble.w	3aac <_svfprintf_r+0x13a8>
    394c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3950:	9308      	str	r3, [sp, #32]
    3952:	2367      	movs	r3, #103	; 0x67
    3954:	9311      	str	r3, [sp, #68]	; 0x44
    3956:	e671      	b.n	363c <_svfprintf_r+0xf38>
    3958:	2b00      	cmp	r3, #0
    395a:	f340 80c3 	ble.w	3ae4 <_svfprintf_r+0x13e0>
    395e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3960:	2a00      	cmp	r2, #0
    3962:	f040 8099 	bne.w	3a98 <_svfprintf_r+0x1394>
    3966:	f01b 0f01 	tst.w	fp, #1
    396a:	f040 8095 	bne.w	3a98 <_svfprintf_r+0x1394>
    396e:	9308      	str	r3, [sp, #32]
    3970:	930e      	str	r3, [sp, #56]	; 0x38
    3972:	e663      	b.n	363c <_svfprintf_r+0xf38>
    3974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3976:	9308      	str	r3, [sp, #32]
    3978:	930e      	str	r3, [sp, #56]	; 0x38
    397a:	900a      	str	r0, [sp, #40]	; 0x28
    397c:	950f      	str	r5, [sp, #60]	; 0x3c
    397e:	f8cd b01c 	str.w	fp, [sp, #28]
    3982:	9012      	str	r0, [sp, #72]	; 0x48
    3984:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    3988:	f7fe bfd4 	b.w	2934 <_svfprintf_r+0x230>
    398c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    398e:	2b47      	cmp	r3, #71	; 0x47
    3990:	f47f ae20 	bne.w	35d4 <_svfprintf_r+0xed0>
    3994:	f01b 0f01 	tst.w	fp, #1
    3998:	f47f aeee 	bne.w	3778 <_svfprintf_r+0x1074>
    399c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    399e:	1b9b      	subs	r3, r3, r6
    39a0:	9313      	str	r3, [sp, #76]	; 0x4c
    39a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    39a4:	2b47      	cmp	r3, #71	; 0x47
    39a6:	f43f af18 	beq.w	37da <_svfprintf_r+0x10d6>
    39aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    39ac:	9312      	str	r3, [sp, #72]	; 0x48
    39ae:	e721      	b.n	37f4 <_svfprintf_r+0x10f0>
    39b0:	424f      	negs	r7, r1
    39b2:	3110      	adds	r1, #16
    39b4:	4d48      	ldr	r5, [pc, #288]	; (3ad8 <_svfprintf_r+0x13d4>)
    39b6:	da2f      	bge.n	3a18 <_svfprintf_r+0x1314>
    39b8:	2410      	movs	r4, #16
    39ba:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    39be:	e004      	b.n	39ca <_svfprintf_r+0x12c6>
    39c0:	f108 0808 	add.w	r8, r8, #8
    39c4:	3f10      	subs	r7, #16
    39c6:	2f10      	cmp	r7, #16
    39c8:	dd26      	ble.n	3a18 <_svfprintf_r+0x1314>
    39ca:	3301      	adds	r3, #1
    39cc:	3210      	adds	r2, #16
    39ce:	2b07      	cmp	r3, #7
    39d0:	9227      	str	r2, [sp, #156]	; 0x9c
    39d2:	9326      	str	r3, [sp, #152]	; 0x98
    39d4:	f8c8 5000 	str.w	r5, [r8]
    39d8:	f8c8 4004 	str.w	r4, [r8, #4]
    39dc:	ddf0      	ble.n	39c0 <_svfprintf_r+0x12bc>
    39de:	aa25      	add	r2, sp, #148	; 0x94
    39e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39e2:	4658      	mov	r0, fp
    39e4:	f003 fe9a 	bl	771c <__ssprint_r>
    39e8:	2800      	cmp	r0, #0
    39ea:	f47e af5d 	bne.w	28a8 <_svfprintf_r+0x1a4>
    39ee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    39f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
    39f2:	46c8      	mov	r8, r9
    39f4:	e7e6      	b.n	39c4 <_svfprintf_r+0x12c0>
    39f6:	aa25      	add	r2, sp, #148	; 0x94
    39f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39fa:	980c      	ldr	r0, [sp, #48]	; 0x30
    39fc:	f003 fe8e 	bl	771c <__ssprint_r>
    3a00:	2800      	cmp	r0, #0
    3a02:	f47e af51 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3a06:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3a08:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3a0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3a0c:	46c8      	mov	r8, r9
    3a0e:	e667      	b.n	36e0 <_svfprintf_r+0xfdc>
    3a10:	2000      	movs	r0, #0
    3a12:	900a      	str	r0, [sp, #40]	; 0x28
    3a14:	f7fe bed0 	b.w	27b8 <_svfprintf_r+0xb4>
    3a18:	3301      	adds	r3, #1
    3a1a:	443a      	add	r2, r7
    3a1c:	2b07      	cmp	r3, #7
    3a1e:	e888 00a0 	stmia.w	r8, {r5, r7}
    3a22:	9227      	str	r2, [sp, #156]	; 0x9c
    3a24:	9326      	str	r3, [sp, #152]	; 0x98
    3a26:	f108 0808 	add.w	r8, r8, #8
    3a2a:	f77f ae5c 	ble.w	36e6 <_svfprintf_r+0xfe2>
    3a2e:	aa25      	add	r2, sp, #148	; 0x94
    3a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a32:	980c      	ldr	r0, [sp, #48]	; 0x30
    3a34:	f003 fe72 	bl	771c <__ssprint_r>
    3a38:	2800      	cmp	r0, #0
    3a3a:	f47e af35 	bne.w	28a8 <_svfprintf_r+0x1a4>
    3a3e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    3a40:	9b26      	ldr	r3, [sp, #152]	; 0x98
    3a42:	46c8      	mov	r8, r9
    3a44:	e64f      	b.n	36e6 <_svfprintf_r+0xfe2>
    3a46:	3330      	adds	r3, #48	; 0x30
    3a48:	2230      	movs	r2, #48	; 0x30
    3a4a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
    3a4e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
    3a52:	ab22      	add	r3, sp, #136	; 0x88
    3a54:	e70f      	b.n	3876 <_svfprintf_r+0x1172>
    3a56:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3a58:	9a19      	ldr	r2, [sp, #100]	; 0x64
    3a5a:	4413      	add	r3, r2
    3a5c:	930e      	str	r3, [sp, #56]	; 0x38
    3a5e:	e775      	b.n	394c <_svfprintf_r+0x1248>
    3a60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    3a62:	e5cb      	b.n	35fc <_svfprintf_r+0xef8>
    3a64:	9b14      	ldr	r3, [sp, #80]	; 0x50
    3a66:	4e1d      	ldr	r6, [pc, #116]	; (3adc <_svfprintf_r+0x13d8>)
    3a68:	2b00      	cmp	r3, #0
    3a6a:	bfb6      	itet	lt
    3a6c:	272d      	movlt	r7, #45	; 0x2d
    3a6e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
    3a72:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
    3a76:	4b1a      	ldr	r3, [pc, #104]	; (3ae0 <_svfprintf_r+0x13dc>)
    3a78:	f7ff ba2f 	b.w	2eda <_svfprintf_r+0x7d6>
    3a7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3a7e:	9808      	ldr	r0, [sp, #32]
    3a80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    3a82:	4639      	mov	r1, r7
    3a84:	f004 fce6 	bl	8454 <__aeabi_dcmpeq>
    3a88:	2800      	cmp	r0, #0
    3a8a:	f47f ae7f 	bne.w	378c <_svfprintf_r+0x1088>
    3a8e:	f1c5 0501 	rsb	r5, r5, #1
    3a92:	951f      	str	r5, [sp, #124]	; 0x7c
    3a94:	442c      	add	r4, r5
    3a96:	e59e      	b.n	35d6 <_svfprintf_r+0xed2>
    3a98:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3a9a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    3a9c:	4413      	add	r3, r2
    3a9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3aa0:	441a      	add	r2, r3
    3aa2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    3aa6:	920e      	str	r2, [sp, #56]	; 0x38
    3aa8:	9308      	str	r3, [sp, #32]
    3aaa:	e5c7      	b.n	363c <_svfprintf_r+0xf38>
    3aac:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3aae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3ab0:	f1c3 0301 	rsb	r3, r3, #1
    3ab4:	441a      	add	r2, r3
    3ab6:	4613      	mov	r3, r2
    3ab8:	e7d0      	b.n	3a5c <_svfprintf_r+0x1358>
    3aba:	f01b 0301 	ands.w	r3, fp, #1
    3abe:	9312      	str	r3, [sp, #72]	; 0x48
    3ac0:	f47f aee2 	bne.w	3888 <_svfprintf_r+0x1184>
    3ac4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3ac6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3aca:	9308      	str	r3, [sp, #32]
    3acc:	e5b6      	b.n	363c <_svfprintf_r+0xf38>
    3ace:	bf00      	nop
    3ad0:	66666667 	.word	0x66666667
    3ad4:	000088b8 	.word	0x000088b8
    3ad8:	000088d4 	.word	0x000088d4
    3adc:	0000888c 	.word	0x0000888c
    3ae0:	00008888 	.word	0x00008888
    3ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3ae6:	b913      	cbnz	r3, 3aee <_svfprintf_r+0x13ea>
    3ae8:	f01b 0f01 	tst.w	fp, #1
    3aec:	d002      	beq.n	3af4 <_svfprintf_r+0x13f0>
    3aee:	9b19      	ldr	r3, [sp, #100]	; 0x64
    3af0:	3301      	adds	r3, #1
    3af2:	e7d4      	b.n	3a9e <_svfprintf_r+0x139a>
    3af4:	2301      	movs	r3, #1
    3af6:	e73a      	b.n	396e <_svfprintf_r+0x126a>
    3af8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    3afa:	f89a 3001 	ldrb.w	r3, [sl, #1]
    3afe:	6828      	ldr	r0, [r5, #0]
    3b00:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    3b04:	900a      	str	r0, [sp, #40]	; 0x28
    3b06:	4628      	mov	r0, r5
    3b08:	3004      	adds	r0, #4
    3b0a:	46a2      	mov	sl, r4
    3b0c:	900f      	str	r0, [sp, #60]	; 0x3c
    3b0e:	f7fe be51 	b.w	27b4 <_svfprintf_r+0xb0>
    3b12:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b16:	f7ff b867 	b.w	2be8 <_svfprintf_r+0x4e4>
    3b1a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b1e:	f7ff ba15 	b.w	2f4c <_svfprintf_r+0x848>
    3b22:	f10d 0386 	add.w	r3, sp, #134	; 0x86
    3b26:	e6a6      	b.n	3876 <_svfprintf_r+0x1172>
    3b28:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b2c:	f7ff b8eb 	b.w	2d06 <_svfprintf_r+0x602>
    3b30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3b32:	230c      	movs	r3, #12
    3b34:	6013      	str	r3, [r2, #0]
    3b36:	f04f 33ff 	mov.w	r3, #4294967295
    3b3a:	9309      	str	r3, [sp, #36]	; 0x24
    3b3c:	f7fe bebd 	b.w	28ba <_svfprintf_r+0x1b6>
    3b40:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b44:	f7ff b99a 	b.w	2e7c <_svfprintf_r+0x778>
    3b48:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b4c:	f7ff b976 	b.w	2e3c <_svfprintf_r+0x738>
    3b50:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b54:	f7ff b959 	b.w	2e0a <_svfprintf_r+0x706>
    3b58:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    3b5c:	f7ff b912 	b.w	2d84 <_svfprintf_r+0x680>

00003b60 <__sprint_r.part.0>:
    3b60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3b64:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    3b66:	049c      	lsls	r4, r3, #18
    3b68:	4693      	mov	fp, r2
    3b6a:	d52f      	bpl.n	3bcc <__sprint_r.part.0+0x6c>
    3b6c:	6893      	ldr	r3, [r2, #8]
    3b6e:	6812      	ldr	r2, [r2, #0]
    3b70:	b353      	cbz	r3, 3bc8 <__sprint_r.part.0+0x68>
    3b72:	460e      	mov	r6, r1
    3b74:	4607      	mov	r7, r0
    3b76:	f102 0908 	add.w	r9, r2, #8
    3b7a:	e919 0420 	ldmdb	r9, {r5, sl}
    3b7e:	ea5f 089a 	movs.w	r8, sl, lsr #2
    3b82:	d017      	beq.n	3bb4 <__sprint_r.part.0+0x54>
    3b84:	3d04      	subs	r5, #4
    3b86:	2400      	movs	r4, #0
    3b88:	e001      	b.n	3b8e <__sprint_r.part.0+0x2e>
    3b8a:	45a0      	cmp	r8, r4
    3b8c:	d010      	beq.n	3bb0 <__sprint_r.part.0+0x50>
    3b8e:	4632      	mov	r2, r6
    3b90:	f855 1f04 	ldr.w	r1, [r5, #4]!
    3b94:	4638      	mov	r0, r7
    3b96:	f002 f87b 	bl	5c90 <_fputwc_r>
    3b9a:	1c43      	adds	r3, r0, #1
    3b9c:	f104 0401 	add.w	r4, r4, #1
    3ba0:	d1f3      	bne.n	3b8a <__sprint_r.part.0+0x2a>
    3ba2:	2300      	movs	r3, #0
    3ba4:	f8cb 3008 	str.w	r3, [fp, #8]
    3ba8:	f8cb 3004 	str.w	r3, [fp, #4]
    3bac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3bb0:	f8db 3008 	ldr.w	r3, [fp, #8]
    3bb4:	f02a 0a03 	bic.w	sl, sl, #3
    3bb8:	eba3 030a 	sub.w	r3, r3, sl
    3bbc:	f8cb 3008 	str.w	r3, [fp, #8]
    3bc0:	f109 0908 	add.w	r9, r9, #8
    3bc4:	2b00      	cmp	r3, #0
    3bc6:	d1d8      	bne.n	3b7a <__sprint_r.part.0+0x1a>
    3bc8:	2000      	movs	r0, #0
    3bca:	e7ea      	b.n	3ba2 <__sprint_r.part.0+0x42>
    3bcc:	f002 f9ca 	bl	5f64 <__sfvwrite_r>
    3bd0:	2300      	movs	r3, #0
    3bd2:	f8cb 3008 	str.w	r3, [fp, #8]
    3bd6:	f8cb 3004 	str.w	r3, [fp, #4]
    3bda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3bde:	bf00      	nop

00003be0 <_vfiprintf_r>:
    3be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3be4:	b0ad      	sub	sp, #180	; 0xb4
    3be6:	461d      	mov	r5, r3
    3be8:	468b      	mov	fp, r1
    3bea:	4690      	mov	r8, r2
    3bec:	9307      	str	r3, [sp, #28]
    3bee:	9006      	str	r0, [sp, #24]
    3bf0:	b118      	cbz	r0, 3bfa <_vfiprintf_r+0x1a>
    3bf2:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3bf4:	2b00      	cmp	r3, #0
    3bf6:	f000 80f3 	beq.w	3de0 <_vfiprintf_r+0x200>
    3bfa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3bfe:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
    3c02:	07df      	lsls	r7, r3, #31
    3c04:	b281      	uxth	r1, r0
    3c06:	d402      	bmi.n	3c0e <_vfiprintf_r+0x2e>
    3c08:	058e      	lsls	r6, r1, #22
    3c0a:	f140 80fc 	bpl.w	3e06 <_vfiprintf_r+0x226>
    3c0e:	048c      	lsls	r4, r1, #18
    3c10:	d40a      	bmi.n	3c28 <_vfiprintf_r+0x48>
    3c12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3c16:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
    3c1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3c1e:	f8ab 100c 	strh.w	r1, [fp, #12]
    3c22:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
    3c26:	b289      	uxth	r1, r1
    3c28:	0708      	lsls	r0, r1, #28
    3c2a:	f140 80b3 	bpl.w	3d94 <_vfiprintf_r+0x1b4>
    3c2e:	f8db 3010 	ldr.w	r3, [fp, #16]
    3c32:	2b00      	cmp	r3, #0
    3c34:	f000 80ae 	beq.w	3d94 <_vfiprintf_r+0x1b4>
    3c38:	f001 031a 	and.w	r3, r1, #26
    3c3c:	2b0a      	cmp	r3, #10
    3c3e:	f000 80b5 	beq.w	3dac <_vfiprintf_r+0x1cc>
    3c42:	2300      	movs	r3, #0
    3c44:	f10d 0970 	add.w	r9, sp, #112	; 0x70
    3c48:	930b      	str	r3, [sp, #44]	; 0x2c
    3c4a:	9311      	str	r3, [sp, #68]	; 0x44
    3c4c:	9310      	str	r3, [sp, #64]	; 0x40
    3c4e:	9303      	str	r3, [sp, #12]
    3c50:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    3c54:	46ca      	mov	sl, r9
    3c56:	f8cd b010 	str.w	fp, [sp, #16]
    3c5a:	f898 3000 	ldrb.w	r3, [r8]
    3c5e:	4644      	mov	r4, r8
    3c60:	b1fb      	cbz	r3, 3ca2 <_vfiprintf_r+0xc2>
    3c62:	2b25      	cmp	r3, #37	; 0x25
    3c64:	d102      	bne.n	3c6c <_vfiprintf_r+0x8c>
    3c66:	e01c      	b.n	3ca2 <_vfiprintf_r+0xc2>
    3c68:	2b25      	cmp	r3, #37	; 0x25
    3c6a:	d003      	beq.n	3c74 <_vfiprintf_r+0x94>
    3c6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    3c70:	2b00      	cmp	r3, #0
    3c72:	d1f9      	bne.n	3c68 <_vfiprintf_r+0x88>
    3c74:	eba4 0508 	sub.w	r5, r4, r8
    3c78:	b19d      	cbz	r5, 3ca2 <_vfiprintf_r+0xc2>
    3c7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3c7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3c7e:	f8ca 8000 	str.w	r8, [sl]
    3c82:	3301      	adds	r3, #1
    3c84:	442a      	add	r2, r5
    3c86:	2b07      	cmp	r3, #7
    3c88:	f8ca 5004 	str.w	r5, [sl, #4]
    3c8c:	9211      	str	r2, [sp, #68]	; 0x44
    3c8e:	9310      	str	r3, [sp, #64]	; 0x40
    3c90:	dd7a      	ble.n	3d88 <_vfiprintf_r+0x1a8>
    3c92:	2a00      	cmp	r2, #0
    3c94:	f040 84b0 	bne.w	45f8 <_vfiprintf_r+0xa18>
    3c98:	9b03      	ldr	r3, [sp, #12]
    3c9a:	9210      	str	r2, [sp, #64]	; 0x40
    3c9c:	442b      	add	r3, r5
    3c9e:	46ca      	mov	sl, r9
    3ca0:	9303      	str	r3, [sp, #12]
    3ca2:	7823      	ldrb	r3, [r4, #0]
    3ca4:	2b00      	cmp	r3, #0
    3ca6:	f000 83e0 	beq.w	446a <_vfiprintf_r+0x88a>
    3caa:	2000      	movs	r0, #0
    3cac:	f04f 0300 	mov.w	r3, #0
    3cb0:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    3cb4:	f104 0801 	add.w	r8, r4, #1
    3cb8:	7862      	ldrb	r2, [r4, #1]
    3cba:	4605      	mov	r5, r0
    3cbc:	4606      	mov	r6, r0
    3cbe:	4603      	mov	r3, r0
    3cc0:	f04f 34ff 	mov.w	r4, #4294967295
    3cc4:	f108 0801 	add.w	r8, r8, #1
    3cc8:	f1a2 0120 	sub.w	r1, r2, #32
    3ccc:	2958      	cmp	r1, #88	; 0x58
    3cce:	f200 82de 	bhi.w	428e <_vfiprintf_r+0x6ae>
    3cd2:	e8df f011 	tbh	[pc, r1, lsl #1]
    3cd6:	0221      	.short	0x0221
    3cd8:	02dc02dc 	.word	0x02dc02dc
    3cdc:	02dc0229 	.word	0x02dc0229
    3ce0:	02dc02dc 	.word	0x02dc02dc
    3ce4:	02dc02dc 	.word	0x02dc02dc
    3ce8:	028902dc 	.word	0x028902dc
    3cec:	02dc0295 	.word	0x02dc0295
    3cf0:	02bd00a2 	.word	0x02bd00a2
    3cf4:	019f02dc 	.word	0x019f02dc
    3cf8:	01a401a4 	.word	0x01a401a4
    3cfc:	01a401a4 	.word	0x01a401a4
    3d00:	01a401a4 	.word	0x01a401a4
    3d04:	01a401a4 	.word	0x01a401a4
    3d08:	02dc01a4 	.word	0x02dc01a4
    3d0c:	02dc02dc 	.word	0x02dc02dc
    3d10:	02dc02dc 	.word	0x02dc02dc
    3d14:	02dc02dc 	.word	0x02dc02dc
    3d18:	02dc02dc 	.word	0x02dc02dc
    3d1c:	01b202dc 	.word	0x01b202dc
    3d20:	02dc02dc 	.word	0x02dc02dc
    3d24:	02dc02dc 	.word	0x02dc02dc
    3d28:	02dc02dc 	.word	0x02dc02dc
    3d2c:	02dc02dc 	.word	0x02dc02dc
    3d30:	02dc02dc 	.word	0x02dc02dc
    3d34:	02dc0197 	.word	0x02dc0197
    3d38:	02dc02dc 	.word	0x02dc02dc
    3d3c:	02dc02dc 	.word	0x02dc02dc
    3d40:	02dc019b 	.word	0x02dc019b
    3d44:	025302dc 	.word	0x025302dc
    3d48:	02dc02dc 	.word	0x02dc02dc
    3d4c:	02dc02dc 	.word	0x02dc02dc
    3d50:	02dc02dc 	.word	0x02dc02dc
    3d54:	02dc02dc 	.word	0x02dc02dc
    3d58:	02dc02dc 	.word	0x02dc02dc
    3d5c:	021b025a 	.word	0x021b025a
    3d60:	02dc02dc 	.word	0x02dc02dc
    3d64:	026e02dc 	.word	0x026e02dc
    3d68:	02dc021b 	.word	0x02dc021b
    3d6c:	027302dc 	.word	0x027302dc
    3d70:	01f502dc 	.word	0x01f502dc
    3d74:	02090182 	.word	0x02090182
    3d78:	02dc02d7 	.word	0x02dc02d7
    3d7c:	02dc029a 	.word	0x02dc029a
    3d80:	02dc00a7 	.word	0x02dc00a7
    3d84:	022e02dc 	.word	0x022e02dc
    3d88:	f10a 0a08 	add.w	sl, sl, #8
    3d8c:	9b03      	ldr	r3, [sp, #12]
    3d8e:	442b      	add	r3, r5
    3d90:	9303      	str	r3, [sp, #12]
    3d92:	e786      	b.n	3ca2 <_vfiprintf_r+0xc2>
    3d94:	4659      	mov	r1, fp
    3d96:	9806      	ldr	r0, [sp, #24]
    3d98:	f000 fdac 	bl	48f4 <__swsetup_r>
    3d9c:	bb18      	cbnz	r0, 3de6 <_vfiprintf_r+0x206>
    3d9e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
    3da2:	f001 031a 	and.w	r3, r1, #26
    3da6:	2b0a      	cmp	r3, #10
    3da8:	f47f af4b 	bne.w	3c42 <_vfiprintf_r+0x62>
    3dac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
    3db0:	2b00      	cmp	r3, #0
    3db2:	f6ff af46 	blt.w	3c42 <_vfiprintf_r+0x62>
    3db6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3dba:	07db      	lsls	r3, r3, #31
    3dbc:	d405      	bmi.n	3dca <_vfiprintf_r+0x1ea>
    3dbe:	058f      	lsls	r7, r1, #22
    3dc0:	d403      	bmi.n	3dca <_vfiprintf_r+0x1ea>
    3dc2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    3dc6:	f002 fa91 	bl	62ec <__retarget_lock_release_recursive>
    3dca:	462b      	mov	r3, r5
    3dcc:	4642      	mov	r2, r8
    3dce:	4659      	mov	r1, fp
    3dd0:	9806      	ldr	r0, [sp, #24]
    3dd2:	f000 fd4d 	bl	4870 <__sbprintf>
    3dd6:	9003      	str	r0, [sp, #12]
    3dd8:	9803      	ldr	r0, [sp, #12]
    3dda:	b02d      	add	sp, #180	; 0xb4
    3ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3de0:	f001 feb4 	bl	5b4c <__sinit>
    3de4:	e709      	b.n	3bfa <_vfiprintf_r+0x1a>
    3de6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    3dea:	07d9      	lsls	r1, r3, #31
    3dec:	d404      	bmi.n	3df8 <_vfiprintf_r+0x218>
    3dee:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    3df2:	059a      	lsls	r2, r3, #22
    3df4:	f140 84aa 	bpl.w	474c <_vfiprintf_r+0xb6c>
    3df8:	f04f 33ff 	mov.w	r3, #4294967295
    3dfc:	9303      	str	r3, [sp, #12]
    3dfe:	9803      	ldr	r0, [sp, #12]
    3e00:	b02d      	add	sp, #180	; 0xb4
    3e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e06:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    3e0a:	f002 fa6d 	bl	62e8 <__retarget_lock_acquire_recursive>
    3e0e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
    3e12:	b281      	uxth	r1, r0
    3e14:	e6fb      	b.n	3c0e <_vfiprintf_r+0x2e>
    3e16:	4276      	negs	r6, r6
    3e18:	9207      	str	r2, [sp, #28]
    3e1a:	f043 0304 	orr.w	r3, r3, #4
    3e1e:	f898 2000 	ldrb.w	r2, [r8]
    3e22:	e74f      	b.n	3cc4 <_vfiprintf_r+0xe4>
    3e24:	9608      	str	r6, [sp, #32]
    3e26:	069e      	lsls	r6, r3, #26
    3e28:	f100 8450 	bmi.w	46cc <_vfiprintf_r+0xaec>
    3e2c:	9907      	ldr	r1, [sp, #28]
    3e2e:	06dd      	lsls	r5, r3, #27
    3e30:	460a      	mov	r2, r1
    3e32:	f100 83ef 	bmi.w	4614 <_vfiprintf_r+0xa34>
    3e36:	0658      	lsls	r0, r3, #25
    3e38:	f140 83ec 	bpl.w	4614 <_vfiprintf_r+0xa34>
    3e3c:	880e      	ldrh	r6, [r1, #0]
    3e3e:	3104      	adds	r1, #4
    3e40:	2700      	movs	r7, #0
    3e42:	2201      	movs	r2, #1
    3e44:	9107      	str	r1, [sp, #28]
    3e46:	f04f 0100 	mov.w	r1, #0
    3e4a:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
    3e4e:	2500      	movs	r5, #0
    3e50:	1c61      	adds	r1, r4, #1
    3e52:	f000 8116 	beq.w	4082 <_vfiprintf_r+0x4a2>
    3e56:	f023 0180 	bic.w	r1, r3, #128	; 0x80
    3e5a:	9102      	str	r1, [sp, #8]
    3e5c:	ea56 0107 	orrs.w	r1, r6, r7
    3e60:	f040 8114 	bne.w	408c <_vfiprintf_r+0x4ac>
    3e64:	2c00      	cmp	r4, #0
    3e66:	f040 835c 	bne.w	4522 <_vfiprintf_r+0x942>
    3e6a:	2a00      	cmp	r2, #0
    3e6c:	f040 83b7 	bne.w	45de <_vfiprintf_r+0x9fe>
    3e70:	f013 0301 	ands.w	r3, r3, #1
    3e74:	9305      	str	r3, [sp, #20]
    3e76:	f000 8457 	beq.w	4728 <_vfiprintf_r+0xb48>
    3e7a:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
    3e7e:	2330      	movs	r3, #48	; 0x30
    3e80:	f80b 3d41 	strb.w	r3, [fp, #-65]!
    3e84:	9b05      	ldr	r3, [sp, #20]
    3e86:	42a3      	cmp	r3, r4
    3e88:	bfb8      	it	lt
    3e8a:	4623      	movlt	r3, r4
    3e8c:	9301      	str	r3, [sp, #4]
    3e8e:	b10d      	cbz	r5, 3e94 <_vfiprintf_r+0x2b4>
    3e90:	3301      	adds	r3, #1
    3e92:	9301      	str	r3, [sp, #4]
    3e94:	9b02      	ldr	r3, [sp, #8]
    3e96:	f013 0302 	ands.w	r3, r3, #2
    3e9a:	9309      	str	r3, [sp, #36]	; 0x24
    3e9c:	d002      	beq.n	3ea4 <_vfiprintf_r+0x2c4>
    3e9e:	9b01      	ldr	r3, [sp, #4]
    3ea0:	3302      	adds	r3, #2
    3ea2:	9301      	str	r3, [sp, #4]
    3ea4:	9b02      	ldr	r3, [sp, #8]
    3ea6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
    3eaa:	930a      	str	r3, [sp, #40]	; 0x28
    3eac:	f040 8217 	bne.w	42de <_vfiprintf_r+0x6fe>
    3eb0:	9b08      	ldr	r3, [sp, #32]
    3eb2:	9a01      	ldr	r2, [sp, #4]
    3eb4:	1a9d      	subs	r5, r3, r2
    3eb6:	2d00      	cmp	r5, #0
    3eb8:	f340 8211 	ble.w	42de <_vfiprintf_r+0x6fe>
    3ebc:	2d10      	cmp	r5, #16
    3ebe:	f340 8490 	ble.w	47e2 <_vfiprintf_r+0xc02>
    3ec2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3ec4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3ec6:	4ec4      	ldr	r6, [pc, #784]	; (41d8 <_vfiprintf_r+0x5f8>)
    3ec8:	46d6      	mov	lr, sl
    3eca:	2710      	movs	r7, #16
    3ecc:	46a2      	mov	sl, r4
    3ece:	4619      	mov	r1, r3
    3ed0:	9c06      	ldr	r4, [sp, #24]
    3ed2:	e007      	b.n	3ee4 <_vfiprintf_r+0x304>
    3ed4:	f101 0c02 	add.w	ip, r1, #2
    3ed8:	f10e 0e08 	add.w	lr, lr, #8
    3edc:	4601      	mov	r1, r0
    3ede:	3d10      	subs	r5, #16
    3ee0:	2d10      	cmp	r5, #16
    3ee2:	dd11      	ble.n	3f08 <_vfiprintf_r+0x328>
    3ee4:	1c48      	adds	r0, r1, #1
    3ee6:	3210      	adds	r2, #16
    3ee8:	2807      	cmp	r0, #7
    3eea:	9211      	str	r2, [sp, #68]	; 0x44
    3eec:	e88e 00c0 	stmia.w	lr, {r6, r7}
    3ef0:	9010      	str	r0, [sp, #64]	; 0x40
    3ef2:	ddef      	ble.n	3ed4 <_vfiprintf_r+0x2f4>
    3ef4:	2a00      	cmp	r2, #0
    3ef6:	f040 81e4 	bne.w	42c2 <_vfiprintf_r+0x6e2>
    3efa:	3d10      	subs	r5, #16
    3efc:	2d10      	cmp	r5, #16
    3efe:	4611      	mov	r1, r2
    3f00:	f04f 0c01 	mov.w	ip, #1
    3f04:	46ce      	mov	lr, r9
    3f06:	dced      	bgt.n	3ee4 <_vfiprintf_r+0x304>
    3f08:	4654      	mov	r4, sl
    3f0a:	4661      	mov	r1, ip
    3f0c:	46f2      	mov	sl, lr
    3f0e:	442a      	add	r2, r5
    3f10:	2907      	cmp	r1, #7
    3f12:	9211      	str	r2, [sp, #68]	; 0x44
    3f14:	f8ca 6000 	str.w	r6, [sl]
    3f18:	f8ca 5004 	str.w	r5, [sl, #4]
    3f1c:	9110      	str	r1, [sp, #64]	; 0x40
    3f1e:	f300 82ec 	bgt.w	44fa <_vfiprintf_r+0x91a>
    3f22:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    3f26:	f10a 0a08 	add.w	sl, sl, #8
    3f2a:	1c48      	adds	r0, r1, #1
    3f2c:	2d00      	cmp	r5, #0
    3f2e:	f040 81de 	bne.w	42ee <_vfiprintf_r+0x70e>
    3f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3f34:	2b00      	cmp	r3, #0
    3f36:	f000 81f8 	beq.w	432a <_vfiprintf_r+0x74a>
    3f3a:	3202      	adds	r2, #2
    3f3c:	a90e      	add	r1, sp, #56	; 0x38
    3f3e:	2302      	movs	r3, #2
    3f40:	2807      	cmp	r0, #7
    3f42:	9211      	str	r2, [sp, #68]	; 0x44
    3f44:	9010      	str	r0, [sp, #64]	; 0x40
    3f46:	e88a 000a 	stmia.w	sl, {r1, r3}
    3f4a:	f340 81ea 	ble.w	4322 <_vfiprintf_r+0x742>
    3f4e:	2a00      	cmp	r2, #0
    3f50:	f040 838c 	bne.w	466c <_vfiprintf_r+0xa8c>
    3f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3f56:	2b80      	cmp	r3, #128	; 0x80
    3f58:	f04f 0001 	mov.w	r0, #1
    3f5c:	4611      	mov	r1, r2
    3f5e:	46ca      	mov	sl, r9
    3f60:	f040 81e7 	bne.w	4332 <_vfiprintf_r+0x752>
    3f64:	9b08      	ldr	r3, [sp, #32]
    3f66:	9d01      	ldr	r5, [sp, #4]
    3f68:	1b5e      	subs	r6, r3, r5
    3f6a:	2e00      	cmp	r6, #0
    3f6c:	f340 81e1 	ble.w	4332 <_vfiprintf_r+0x752>
    3f70:	2e10      	cmp	r6, #16
    3f72:	4d9a      	ldr	r5, [pc, #616]	; (41dc <_vfiprintf_r+0x5fc>)
    3f74:	f340 8450 	ble.w	4818 <_vfiprintf_r+0xc38>
    3f78:	46d4      	mov	ip, sl
    3f7a:	2710      	movs	r7, #16
    3f7c:	46a2      	mov	sl, r4
    3f7e:	9c06      	ldr	r4, [sp, #24]
    3f80:	e007      	b.n	3f92 <_vfiprintf_r+0x3b2>
    3f82:	f101 0e02 	add.w	lr, r1, #2
    3f86:	f10c 0c08 	add.w	ip, ip, #8
    3f8a:	4601      	mov	r1, r0
    3f8c:	3e10      	subs	r6, #16
    3f8e:	2e10      	cmp	r6, #16
    3f90:	dd11      	ble.n	3fb6 <_vfiprintf_r+0x3d6>
    3f92:	1c48      	adds	r0, r1, #1
    3f94:	3210      	adds	r2, #16
    3f96:	2807      	cmp	r0, #7
    3f98:	9211      	str	r2, [sp, #68]	; 0x44
    3f9a:	e88c 00a0 	stmia.w	ip, {r5, r7}
    3f9e:	9010      	str	r0, [sp, #64]	; 0x40
    3fa0:	ddef      	ble.n	3f82 <_vfiprintf_r+0x3a2>
    3fa2:	2a00      	cmp	r2, #0
    3fa4:	f040 829d 	bne.w	44e2 <_vfiprintf_r+0x902>
    3fa8:	3e10      	subs	r6, #16
    3faa:	2e10      	cmp	r6, #16
    3fac:	f04f 0e01 	mov.w	lr, #1
    3fb0:	4611      	mov	r1, r2
    3fb2:	46cc      	mov	ip, r9
    3fb4:	dced      	bgt.n	3f92 <_vfiprintf_r+0x3b2>
    3fb6:	4654      	mov	r4, sl
    3fb8:	46e2      	mov	sl, ip
    3fba:	4432      	add	r2, r6
    3fbc:	f1be 0f07 	cmp.w	lr, #7
    3fc0:	9211      	str	r2, [sp, #68]	; 0x44
    3fc2:	e88a 0060 	stmia.w	sl, {r5, r6}
    3fc6:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
    3fca:	f300 8369 	bgt.w	46a0 <_vfiprintf_r+0xac0>
    3fce:	f10a 0a08 	add.w	sl, sl, #8
    3fd2:	f10e 0001 	add.w	r0, lr, #1
    3fd6:	4671      	mov	r1, lr
    3fd8:	e1ab      	b.n	4332 <_vfiprintf_r+0x752>
    3fda:	9608      	str	r6, [sp, #32]
    3fdc:	f013 0220 	ands.w	r2, r3, #32
    3fe0:	f040 838c 	bne.w	46fc <_vfiprintf_r+0xb1c>
    3fe4:	f013 0110 	ands.w	r1, r3, #16
    3fe8:	f040 831a 	bne.w	4620 <_vfiprintf_r+0xa40>
    3fec:	f013 0240 	ands.w	r2, r3, #64	; 0x40
    3ff0:	f000 8316 	beq.w	4620 <_vfiprintf_r+0xa40>
    3ff4:	9807      	ldr	r0, [sp, #28]
    3ff6:	460a      	mov	r2, r1
    3ff8:	4601      	mov	r1, r0
    3ffa:	3104      	adds	r1, #4
    3ffc:	8806      	ldrh	r6, [r0, #0]
    3ffe:	9107      	str	r1, [sp, #28]
    4000:	2700      	movs	r7, #0
    4002:	e720      	b.n	3e46 <_vfiprintf_r+0x266>
    4004:	9608      	str	r6, [sp, #32]
    4006:	f043 0310 	orr.w	r3, r3, #16
    400a:	e7e7      	b.n	3fdc <_vfiprintf_r+0x3fc>
    400c:	9608      	str	r6, [sp, #32]
    400e:	f043 0310 	orr.w	r3, r3, #16
    4012:	e708      	b.n	3e26 <_vfiprintf_r+0x246>
    4014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4018:	f898 2000 	ldrb.w	r2, [r8]
    401c:	e652      	b.n	3cc4 <_vfiprintf_r+0xe4>
    401e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4022:	2600      	movs	r6, #0
    4024:	f818 2b01 	ldrb.w	r2, [r8], #1
    4028:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    402c:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    4030:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4034:	2909      	cmp	r1, #9
    4036:	d9f5      	bls.n	4024 <_vfiprintf_r+0x444>
    4038:	e646      	b.n	3cc8 <_vfiprintf_r+0xe8>
    403a:	9608      	str	r6, [sp, #32]
    403c:	2800      	cmp	r0, #0
    403e:	f040 8408 	bne.w	4852 <_vfiprintf_r+0xc72>
    4042:	f043 0310 	orr.w	r3, r3, #16
    4046:	069e      	lsls	r6, r3, #26
    4048:	f100 834c 	bmi.w	46e4 <_vfiprintf_r+0xb04>
    404c:	06dd      	lsls	r5, r3, #27
    404e:	f100 82f3 	bmi.w	4638 <_vfiprintf_r+0xa58>
    4052:	0658      	lsls	r0, r3, #25
    4054:	f140 82f0 	bpl.w	4638 <_vfiprintf_r+0xa58>
    4058:	9d07      	ldr	r5, [sp, #28]
    405a:	f9b5 6000 	ldrsh.w	r6, [r5]
    405e:	462a      	mov	r2, r5
    4060:	17f7      	asrs	r7, r6, #31
    4062:	3204      	adds	r2, #4
    4064:	4630      	mov	r0, r6
    4066:	4639      	mov	r1, r7
    4068:	9207      	str	r2, [sp, #28]
    406a:	2800      	cmp	r0, #0
    406c:	f171 0200 	sbcs.w	r2, r1, #0
    4070:	f2c0 835d 	blt.w	472e <_vfiprintf_r+0xb4e>
    4074:	1c61      	adds	r1, r4, #1
    4076:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    407a:	f04f 0201 	mov.w	r2, #1
    407e:	f47f aeea 	bne.w	3e56 <_vfiprintf_r+0x276>
    4082:	ea56 0107 	orrs.w	r1, r6, r7
    4086:	f000 824d 	beq.w	4524 <_vfiprintf_r+0x944>
    408a:	9302      	str	r3, [sp, #8]
    408c:	2a01      	cmp	r2, #1
    408e:	f000 828c 	beq.w	45aa <_vfiprintf_r+0x9ca>
    4092:	2a02      	cmp	r2, #2
    4094:	f040 825c 	bne.w	4550 <_vfiprintf_r+0x970>
    4098:	980b      	ldr	r0, [sp, #44]	; 0x2c
    409a:	46cb      	mov	fp, r9
    409c:	0933      	lsrs	r3, r6, #4
    409e:	f006 010f 	and.w	r1, r6, #15
    40a2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
    40a6:	093a      	lsrs	r2, r7, #4
    40a8:	461e      	mov	r6, r3
    40aa:	4617      	mov	r7, r2
    40ac:	5c43      	ldrb	r3, [r0, r1]
    40ae:	f80b 3d01 	strb.w	r3, [fp, #-1]!
    40b2:	ea56 0307 	orrs.w	r3, r6, r7
    40b6:	d1f1      	bne.n	409c <_vfiprintf_r+0x4bc>
    40b8:	eba9 030b 	sub.w	r3, r9, fp
    40bc:	9305      	str	r3, [sp, #20]
    40be:	e6e1      	b.n	3e84 <_vfiprintf_r+0x2a4>
    40c0:	2800      	cmp	r0, #0
    40c2:	f040 83c0 	bne.w	4846 <_vfiprintf_r+0xc66>
    40c6:	0699      	lsls	r1, r3, #26
    40c8:	f100 8367 	bmi.w	479a <_vfiprintf_r+0xbba>
    40cc:	06da      	lsls	r2, r3, #27
    40ce:	f100 80f1 	bmi.w	42b4 <_vfiprintf_r+0x6d4>
    40d2:	065b      	lsls	r3, r3, #25
    40d4:	f140 80ee 	bpl.w	42b4 <_vfiprintf_r+0x6d4>
    40d8:	9a07      	ldr	r2, [sp, #28]
    40da:	6813      	ldr	r3, [r2, #0]
    40dc:	3204      	adds	r2, #4
    40de:	9207      	str	r2, [sp, #28]
    40e0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    40e4:	801a      	strh	r2, [r3, #0]
    40e6:	e5b8      	b.n	3c5a <_vfiprintf_r+0x7a>
    40e8:	9807      	ldr	r0, [sp, #28]
    40ea:	4a3d      	ldr	r2, [pc, #244]	; (41e0 <_vfiprintf_r+0x600>)
    40ec:	9608      	str	r6, [sp, #32]
    40ee:	920b      	str	r2, [sp, #44]	; 0x2c
    40f0:	6806      	ldr	r6, [r0, #0]
    40f2:	2278      	movs	r2, #120	; 0x78
    40f4:	2130      	movs	r1, #48	; 0x30
    40f6:	3004      	adds	r0, #4
    40f8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
    40fc:	f043 0302 	orr.w	r3, r3, #2
    4100:	9007      	str	r0, [sp, #28]
    4102:	2700      	movs	r7, #0
    4104:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    4108:	2202      	movs	r2, #2
    410a:	e69c      	b.n	3e46 <_vfiprintf_r+0x266>
    410c:	9608      	str	r6, [sp, #32]
    410e:	2800      	cmp	r0, #0
    4110:	d099      	beq.n	4046 <_vfiprintf_r+0x466>
    4112:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4116:	e796      	b.n	4046 <_vfiprintf_r+0x466>
    4118:	f898 2000 	ldrb.w	r2, [r8]
    411c:	2d00      	cmp	r5, #0
    411e:	f47f add1 	bne.w	3cc4 <_vfiprintf_r+0xe4>
    4122:	2001      	movs	r0, #1
    4124:	2520      	movs	r5, #32
    4126:	e5cd      	b.n	3cc4 <_vfiprintf_r+0xe4>
    4128:	f043 0301 	orr.w	r3, r3, #1
    412c:	f898 2000 	ldrb.w	r2, [r8]
    4130:	e5c8      	b.n	3cc4 <_vfiprintf_r+0xe4>
    4132:	9608      	str	r6, [sp, #32]
    4134:	2800      	cmp	r0, #0
    4136:	f040 8393 	bne.w	4860 <_vfiprintf_r+0xc80>
    413a:	4929      	ldr	r1, [pc, #164]	; (41e0 <_vfiprintf_r+0x600>)
    413c:	910b      	str	r1, [sp, #44]	; 0x2c
    413e:	069f      	lsls	r7, r3, #26
    4140:	f100 82e8 	bmi.w	4714 <_vfiprintf_r+0xb34>
    4144:	9807      	ldr	r0, [sp, #28]
    4146:	06de      	lsls	r6, r3, #27
    4148:	4601      	mov	r1, r0
    414a:	f100 8270 	bmi.w	462e <_vfiprintf_r+0xa4e>
    414e:	065d      	lsls	r5, r3, #25
    4150:	f140 826d 	bpl.w	462e <_vfiprintf_r+0xa4e>
    4154:	3104      	adds	r1, #4
    4156:	8806      	ldrh	r6, [r0, #0]
    4158:	9107      	str	r1, [sp, #28]
    415a:	2700      	movs	r7, #0
    415c:	07d8      	lsls	r0, r3, #31
    415e:	f140 8222 	bpl.w	45a6 <_vfiprintf_r+0x9c6>
    4162:	ea56 0107 	orrs.w	r1, r6, r7
    4166:	f000 821e 	beq.w	45a6 <_vfiprintf_r+0x9c6>
    416a:	2130      	movs	r1, #48	; 0x30
    416c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
    4170:	f043 0302 	orr.w	r3, r3, #2
    4174:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
    4178:	2202      	movs	r2, #2
    417a:	e664      	b.n	3e46 <_vfiprintf_r+0x266>
    417c:	9608      	str	r6, [sp, #32]
    417e:	2800      	cmp	r0, #0
    4180:	f040 836b 	bne.w	485a <_vfiprintf_r+0xc7a>
    4184:	4917      	ldr	r1, [pc, #92]	; (41e4 <_vfiprintf_r+0x604>)
    4186:	910b      	str	r1, [sp, #44]	; 0x2c
    4188:	e7d9      	b.n	413e <_vfiprintf_r+0x55e>
    418a:	9907      	ldr	r1, [sp, #28]
    418c:	9608      	str	r6, [sp, #32]
    418e:	680a      	ldr	r2, [r1, #0]
    4190:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    4194:	f04f 0000 	mov.w	r0, #0
    4198:	460a      	mov	r2, r1
    419a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
    419e:	3204      	adds	r2, #4
    41a0:	2001      	movs	r0, #1
    41a2:	9001      	str	r0, [sp, #4]
    41a4:	9207      	str	r2, [sp, #28]
    41a6:	9005      	str	r0, [sp, #20]
    41a8:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
    41ac:	9302      	str	r3, [sp, #8]
    41ae:	2400      	movs	r4, #0
    41b0:	e670      	b.n	3e94 <_vfiprintf_r+0x2b4>
    41b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    41b6:	f898 2000 	ldrb.w	r2, [r8]
    41ba:	e583      	b.n	3cc4 <_vfiprintf_r+0xe4>
    41bc:	f898 2000 	ldrb.w	r2, [r8]
    41c0:	2a6c      	cmp	r2, #108	; 0x6c
    41c2:	bf03      	ittte	eq
    41c4:	f898 2001 	ldrbeq.w	r2, [r8, #1]
    41c8:	f043 0320 	orreq.w	r3, r3, #32
    41cc:	f108 0801 	addeq.w	r8, r8, #1
    41d0:	f043 0310 	orrne.w	r3, r3, #16
    41d4:	e576      	b.n	3cc4 <_vfiprintf_r+0xe4>
    41d6:	bf00      	nop
    41d8:	000088e4 	.word	0x000088e4
    41dc:	000088f4 	.word	0x000088f4
    41e0:	000088a4 	.word	0x000088a4
    41e4:	00008890 	.word	0x00008890
    41e8:	9907      	ldr	r1, [sp, #28]
    41ea:	680e      	ldr	r6, [r1, #0]
    41ec:	460a      	mov	r2, r1
    41ee:	2e00      	cmp	r6, #0
    41f0:	f102 0204 	add.w	r2, r2, #4
    41f4:	f6ff ae0f 	blt.w	3e16 <_vfiprintf_r+0x236>
    41f8:	9207      	str	r2, [sp, #28]
    41fa:	f898 2000 	ldrb.w	r2, [r8]
    41fe:	e561      	b.n	3cc4 <_vfiprintf_r+0xe4>
    4200:	f898 2000 	ldrb.w	r2, [r8]
    4204:	2001      	movs	r0, #1
    4206:	252b      	movs	r5, #43	; 0x2b
    4208:	e55c      	b.n	3cc4 <_vfiprintf_r+0xe4>
    420a:	9907      	ldr	r1, [sp, #28]
    420c:	9608      	str	r6, [sp, #32]
    420e:	f8d1 b000 	ldr.w	fp, [r1]
    4212:	f04f 0200 	mov.w	r2, #0
    4216:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
    421a:	1d0e      	adds	r6, r1, #4
    421c:	f1bb 0f00 	cmp.w	fp, #0
    4220:	f000 82e5 	beq.w	47ee <_vfiprintf_r+0xc0e>
    4224:	1c67      	adds	r7, r4, #1
    4226:	f000 82c4 	beq.w	47b2 <_vfiprintf_r+0xbd2>
    422a:	4622      	mov	r2, r4
    422c:	2100      	movs	r1, #0
    422e:	4658      	mov	r0, fp
    4230:	9301      	str	r3, [sp, #4]
    4232:	f002 fba5 	bl	6980 <memchr>
    4236:	9b01      	ldr	r3, [sp, #4]
    4238:	2800      	cmp	r0, #0
    423a:	f000 82e5 	beq.w	4808 <_vfiprintf_r+0xc28>
    423e:	eba0 020b 	sub.w	r2, r0, fp
    4242:	9205      	str	r2, [sp, #20]
    4244:	9607      	str	r6, [sp, #28]
    4246:	9302      	str	r3, [sp, #8]
    4248:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    424c:	2400      	movs	r4, #0
    424e:	e619      	b.n	3e84 <_vfiprintf_r+0x2a4>
    4250:	f898 2000 	ldrb.w	r2, [r8]
    4254:	2a2a      	cmp	r2, #42	; 0x2a
    4256:	f108 0701 	add.w	r7, r8, #1
    425a:	f000 82e9 	beq.w	4830 <_vfiprintf_r+0xc50>
    425e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4262:	2909      	cmp	r1, #9
    4264:	46b8      	mov	r8, r7
    4266:	f04f 0400 	mov.w	r4, #0
    426a:	f63f ad2d 	bhi.w	3cc8 <_vfiprintf_r+0xe8>
    426e:	f818 2b01 	ldrb.w	r2, [r8], #1
    4272:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    4276:	eb01 0444 	add.w	r4, r1, r4, lsl #1
    427a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    427e:	2909      	cmp	r1, #9
    4280:	d9f5      	bls.n	426e <_vfiprintf_r+0x68e>
    4282:	e521      	b.n	3cc8 <_vfiprintf_r+0xe8>
    4284:	f043 0320 	orr.w	r3, r3, #32
    4288:	f898 2000 	ldrb.w	r2, [r8]
    428c:	e51a      	b.n	3cc4 <_vfiprintf_r+0xe4>
    428e:	9608      	str	r6, [sp, #32]
    4290:	2800      	cmp	r0, #0
    4292:	f040 82db 	bne.w	484c <_vfiprintf_r+0xc6c>
    4296:	2a00      	cmp	r2, #0
    4298:	f000 80e7 	beq.w	446a <_vfiprintf_r+0x88a>
    429c:	2101      	movs	r1, #1
    429e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    42a2:	f04f 0200 	mov.w	r2, #0
    42a6:	9101      	str	r1, [sp, #4]
    42a8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
    42ac:	9105      	str	r1, [sp, #20]
    42ae:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
    42b2:	e77b      	b.n	41ac <_vfiprintf_r+0x5cc>
    42b4:	9a07      	ldr	r2, [sp, #28]
    42b6:	6813      	ldr	r3, [r2, #0]
    42b8:	3204      	adds	r2, #4
    42ba:	9207      	str	r2, [sp, #28]
    42bc:	9a03      	ldr	r2, [sp, #12]
    42be:	601a      	str	r2, [r3, #0]
    42c0:	e4cb      	b.n	3c5a <_vfiprintf_r+0x7a>
    42c2:	aa0f      	add	r2, sp, #60	; 0x3c
    42c4:	9904      	ldr	r1, [sp, #16]
    42c6:	4620      	mov	r0, r4
    42c8:	f7ff fc4a 	bl	3b60 <__sprint_r.part.0>
    42cc:	2800      	cmp	r0, #0
    42ce:	f040 8139 	bne.w	4544 <_vfiprintf_r+0x964>
    42d2:	9910      	ldr	r1, [sp, #64]	; 0x40
    42d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    42d6:	f101 0c01 	add.w	ip, r1, #1
    42da:	46ce      	mov	lr, r9
    42dc:	e5ff      	b.n	3ede <_vfiprintf_r+0x2fe>
    42de:	9910      	ldr	r1, [sp, #64]	; 0x40
    42e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    42e2:	1c48      	adds	r0, r1, #1
    42e4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    42e8:	2d00      	cmp	r5, #0
    42ea:	f43f ae22 	beq.w	3f32 <_vfiprintf_r+0x352>
    42ee:	3201      	adds	r2, #1
    42f0:	f10d 0537 	add.w	r5, sp, #55	; 0x37
    42f4:	2101      	movs	r1, #1
    42f6:	2807      	cmp	r0, #7
    42f8:	9211      	str	r2, [sp, #68]	; 0x44
    42fa:	9010      	str	r0, [sp, #64]	; 0x40
    42fc:	f8ca 5000 	str.w	r5, [sl]
    4300:	f8ca 1004 	str.w	r1, [sl, #4]
    4304:	f340 8108 	ble.w	4518 <_vfiprintf_r+0x938>
    4308:	2a00      	cmp	r2, #0
    430a:	f040 81bc 	bne.w	4686 <_vfiprintf_r+0xaa6>
    430e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4310:	2b00      	cmp	r3, #0
    4312:	f43f ae1f 	beq.w	3f54 <_vfiprintf_r+0x374>
    4316:	ab0e      	add	r3, sp, #56	; 0x38
    4318:	2202      	movs	r2, #2
    431a:	4608      	mov	r0, r1
    431c:	931c      	str	r3, [sp, #112]	; 0x70
    431e:	921d      	str	r2, [sp, #116]	; 0x74
    4320:	46ca      	mov	sl, r9
    4322:	4601      	mov	r1, r0
    4324:	f10a 0a08 	add.w	sl, sl, #8
    4328:	3001      	adds	r0, #1
    432a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    432c:	2b80      	cmp	r3, #128	; 0x80
    432e:	f43f ae19 	beq.w	3f64 <_vfiprintf_r+0x384>
    4332:	9b05      	ldr	r3, [sp, #20]
    4334:	1ae4      	subs	r4, r4, r3
    4336:	2c00      	cmp	r4, #0
    4338:	dd2e      	ble.n	4398 <_vfiprintf_r+0x7b8>
    433a:	2c10      	cmp	r4, #16
    433c:	4db3      	ldr	r5, [pc, #716]	; (460c <_vfiprintf_r+0xa2c>)
    433e:	dd1e      	ble.n	437e <_vfiprintf_r+0x79e>
    4340:	46d6      	mov	lr, sl
    4342:	2610      	movs	r6, #16
    4344:	9f06      	ldr	r7, [sp, #24]
    4346:	f8dd a010 	ldr.w	sl, [sp, #16]
    434a:	e006      	b.n	435a <_vfiprintf_r+0x77a>
    434c:	1c88      	adds	r0, r1, #2
    434e:	f10e 0e08 	add.w	lr, lr, #8
    4352:	4619      	mov	r1, r3
    4354:	3c10      	subs	r4, #16
    4356:	2c10      	cmp	r4, #16
    4358:	dd10      	ble.n	437c <_vfiprintf_r+0x79c>
    435a:	1c4b      	adds	r3, r1, #1
    435c:	3210      	adds	r2, #16
    435e:	2b07      	cmp	r3, #7
    4360:	9211      	str	r2, [sp, #68]	; 0x44
    4362:	e88e 0060 	stmia.w	lr, {r5, r6}
    4366:	9310      	str	r3, [sp, #64]	; 0x40
    4368:	ddf0      	ble.n	434c <_vfiprintf_r+0x76c>
    436a:	2a00      	cmp	r2, #0
    436c:	d165      	bne.n	443a <_vfiprintf_r+0x85a>
    436e:	3c10      	subs	r4, #16
    4370:	2c10      	cmp	r4, #16
    4372:	f04f 0001 	mov.w	r0, #1
    4376:	4611      	mov	r1, r2
    4378:	46ce      	mov	lr, r9
    437a:	dcee      	bgt.n	435a <_vfiprintf_r+0x77a>
    437c:	46f2      	mov	sl, lr
    437e:	4422      	add	r2, r4
    4380:	2807      	cmp	r0, #7
    4382:	9211      	str	r2, [sp, #68]	; 0x44
    4384:	f8ca 5000 	str.w	r5, [sl]
    4388:	f8ca 4004 	str.w	r4, [sl, #4]
    438c:	9010      	str	r0, [sp, #64]	; 0x40
    438e:	f300 8085 	bgt.w	449c <_vfiprintf_r+0x8bc>
    4392:	f10a 0a08 	add.w	sl, sl, #8
    4396:	3001      	adds	r0, #1
    4398:	9905      	ldr	r1, [sp, #20]
    439a:	f8ca b000 	str.w	fp, [sl]
    439e:	440a      	add	r2, r1
    43a0:	2807      	cmp	r0, #7
    43a2:	9211      	str	r2, [sp, #68]	; 0x44
    43a4:	f8ca 1004 	str.w	r1, [sl, #4]
    43a8:	9010      	str	r0, [sp, #64]	; 0x40
    43aa:	f340 8082 	ble.w	44b2 <_vfiprintf_r+0x8d2>
    43ae:	2a00      	cmp	r2, #0
    43b0:	f040 8118 	bne.w	45e4 <_vfiprintf_r+0xa04>
    43b4:	9b02      	ldr	r3, [sp, #8]
    43b6:	9210      	str	r2, [sp, #64]	; 0x40
    43b8:	0758      	lsls	r0, r3, #29
    43ba:	d535      	bpl.n	4428 <_vfiprintf_r+0x848>
    43bc:	9b08      	ldr	r3, [sp, #32]
    43be:	9901      	ldr	r1, [sp, #4]
    43c0:	1a5c      	subs	r4, r3, r1
    43c2:	2c00      	cmp	r4, #0
    43c4:	f340 80e7 	ble.w	4596 <_vfiprintf_r+0x9b6>
    43c8:	46ca      	mov	sl, r9
    43ca:	2c10      	cmp	r4, #16
    43cc:	f340 8218 	ble.w	4800 <_vfiprintf_r+0xc20>
    43d0:	9910      	ldr	r1, [sp, #64]	; 0x40
    43d2:	4e8f      	ldr	r6, [pc, #572]	; (4610 <_vfiprintf_r+0xa30>)
    43d4:	9f06      	ldr	r7, [sp, #24]
    43d6:	f8dd b010 	ldr.w	fp, [sp, #16]
    43da:	2510      	movs	r5, #16
    43dc:	e006      	b.n	43ec <_vfiprintf_r+0x80c>
    43de:	1c88      	adds	r0, r1, #2
    43e0:	f10a 0a08 	add.w	sl, sl, #8
    43e4:	4619      	mov	r1, r3
    43e6:	3c10      	subs	r4, #16
    43e8:	2c10      	cmp	r4, #16
    43ea:	dd11      	ble.n	4410 <_vfiprintf_r+0x830>
    43ec:	1c4b      	adds	r3, r1, #1
    43ee:	3210      	adds	r2, #16
    43f0:	2b07      	cmp	r3, #7
    43f2:	9211      	str	r2, [sp, #68]	; 0x44
    43f4:	f8ca 6000 	str.w	r6, [sl]
    43f8:	f8ca 5004 	str.w	r5, [sl, #4]
    43fc:	9310      	str	r3, [sp, #64]	; 0x40
    43fe:	ddee      	ble.n	43de <_vfiprintf_r+0x7fe>
    4400:	bb42      	cbnz	r2, 4454 <_vfiprintf_r+0x874>
    4402:	3c10      	subs	r4, #16
    4404:	2c10      	cmp	r4, #16
    4406:	f04f 0001 	mov.w	r0, #1
    440a:	4611      	mov	r1, r2
    440c:	46ca      	mov	sl, r9
    440e:	dced      	bgt.n	43ec <_vfiprintf_r+0x80c>
    4410:	4422      	add	r2, r4
    4412:	2807      	cmp	r0, #7
    4414:	9211      	str	r2, [sp, #68]	; 0x44
    4416:	f8ca 6000 	str.w	r6, [sl]
    441a:	f8ca 4004 	str.w	r4, [sl, #4]
    441e:	9010      	str	r0, [sp, #64]	; 0x40
    4420:	dd51      	ble.n	44c6 <_vfiprintf_r+0x8e6>
    4422:	2a00      	cmp	r2, #0
    4424:	f040 819b 	bne.w	475e <_vfiprintf_r+0xb7e>
    4428:	9b03      	ldr	r3, [sp, #12]
    442a:	9a08      	ldr	r2, [sp, #32]
    442c:	9901      	ldr	r1, [sp, #4]
    442e:	428a      	cmp	r2, r1
    4430:	bfac      	ite	ge
    4432:	189b      	addge	r3, r3, r2
    4434:	185b      	addlt	r3, r3, r1
    4436:	9303      	str	r3, [sp, #12]
    4438:	e04e      	b.n	44d8 <_vfiprintf_r+0x8f8>
    443a:	aa0f      	add	r2, sp, #60	; 0x3c
    443c:	4651      	mov	r1, sl
    443e:	4638      	mov	r0, r7
    4440:	f7ff fb8e 	bl	3b60 <__sprint_r.part.0>
    4444:	2800      	cmp	r0, #0
    4446:	f040 813f 	bne.w	46c8 <_vfiprintf_r+0xae8>
    444a:	9910      	ldr	r1, [sp, #64]	; 0x40
    444c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    444e:	1c48      	adds	r0, r1, #1
    4450:	46ce      	mov	lr, r9
    4452:	e77f      	b.n	4354 <_vfiprintf_r+0x774>
    4454:	aa0f      	add	r2, sp, #60	; 0x3c
    4456:	4659      	mov	r1, fp
    4458:	4638      	mov	r0, r7
    445a:	f7ff fb81 	bl	3b60 <__sprint_r.part.0>
    445e:	b960      	cbnz	r0, 447a <_vfiprintf_r+0x89a>
    4460:	9910      	ldr	r1, [sp, #64]	; 0x40
    4462:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4464:	1c48      	adds	r0, r1, #1
    4466:	46ca      	mov	sl, r9
    4468:	e7bd      	b.n	43e6 <_vfiprintf_r+0x806>
    446a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    446c:	f8dd b010 	ldr.w	fp, [sp, #16]
    4470:	2b00      	cmp	r3, #0
    4472:	f040 81d4 	bne.w	481e <_vfiprintf_r+0xc3e>
    4476:	2300      	movs	r3, #0
    4478:	9310      	str	r3, [sp, #64]	; 0x40
    447a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
    447e:	f013 0f01 	tst.w	r3, #1
    4482:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    4486:	d102      	bne.n	448e <_vfiprintf_r+0x8ae>
    4488:	059a      	lsls	r2, r3, #22
    448a:	f140 80de 	bpl.w	464a <_vfiprintf_r+0xa6a>
    448e:	065b      	lsls	r3, r3, #25
    4490:	f53f acb2 	bmi.w	3df8 <_vfiprintf_r+0x218>
    4494:	9803      	ldr	r0, [sp, #12]
    4496:	b02d      	add	sp, #180	; 0xb4
    4498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    449c:	2a00      	cmp	r2, #0
    449e:	f040 8106 	bne.w	46ae <_vfiprintf_r+0xace>
    44a2:	9a05      	ldr	r2, [sp, #20]
    44a4:	921d      	str	r2, [sp, #116]	; 0x74
    44a6:	2301      	movs	r3, #1
    44a8:	9211      	str	r2, [sp, #68]	; 0x44
    44aa:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
    44ae:	9310      	str	r3, [sp, #64]	; 0x40
    44b0:	46ca      	mov	sl, r9
    44b2:	f10a 0a08 	add.w	sl, sl, #8
    44b6:	9b02      	ldr	r3, [sp, #8]
    44b8:	0759      	lsls	r1, r3, #29
    44ba:	d504      	bpl.n	44c6 <_vfiprintf_r+0x8e6>
    44bc:	9b08      	ldr	r3, [sp, #32]
    44be:	9901      	ldr	r1, [sp, #4]
    44c0:	1a5c      	subs	r4, r3, r1
    44c2:	2c00      	cmp	r4, #0
    44c4:	dc81      	bgt.n	43ca <_vfiprintf_r+0x7ea>
    44c6:	9b03      	ldr	r3, [sp, #12]
    44c8:	9908      	ldr	r1, [sp, #32]
    44ca:	9801      	ldr	r0, [sp, #4]
    44cc:	4281      	cmp	r1, r0
    44ce:	bfac      	ite	ge
    44d0:	185b      	addge	r3, r3, r1
    44d2:	181b      	addlt	r3, r3, r0
    44d4:	9303      	str	r3, [sp, #12]
    44d6:	bb72      	cbnz	r2, 4536 <_vfiprintf_r+0x956>
    44d8:	2300      	movs	r3, #0
    44da:	9310      	str	r3, [sp, #64]	; 0x40
    44dc:	46ca      	mov	sl, r9
    44de:	f7ff bbbc 	b.w	3c5a <_vfiprintf_r+0x7a>
    44e2:	aa0f      	add	r2, sp, #60	; 0x3c
    44e4:	9904      	ldr	r1, [sp, #16]
    44e6:	4620      	mov	r0, r4
    44e8:	f7ff fb3a 	bl	3b60 <__sprint_r.part.0>
    44ec:	bb50      	cbnz	r0, 4544 <_vfiprintf_r+0x964>
    44ee:	9910      	ldr	r1, [sp, #64]	; 0x40
    44f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    44f2:	f101 0e01 	add.w	lr, r1, #1
    44f6:	46cc      	mov	ip, r9
    44f8:	e548      	b.n	3f8c <_vfiprintf_r+0x3ac>
    44fa:	2a00      	cmp	r2, #0
    44fc:	f040 8140 	bne.w	4780 <_vfiprintf_r+0xba0>
    4500:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
    4504:	2900      	cmp	r1, #0
    4506:	f000 811b 	beq.w	4740 <_vfiprintf_r+0xb60>
    450a:	2201      	movs	r2, #1
    450c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
    4510:	4610      	mov	r0, r2
    4512:	921d      	str	r2, [sp, #116]	; 0x74
    4514:	911c      	str	r1, [sp, #112]	; 0x70
    4516:	46ca      	mov	sl, r9
    4518:	4601      	mov	r1, r0
    451a:	f10a 0a08 	add.w	sl, sl, #8
    451e:	3001      	adds	r0, #1
    4520:	e507      	b.n	3f32 <_vfiprintf_r+0x352>
    4522:	9b02      	ldr	r3, [sp, #8]
    4524:	2a01      	cmp	r2, #1
    4526:	f000 8098 	beq.w	465a <_vfiprintf_r+0xa7a>
    452a:	2a02      	cmp	r2, #2
    452c:	d10d      	bne.n	454a <_vfiprintf_r+0x96a>
    452e:	9302      	str	r3, [sp, #8]
    4530:	2600      	movs	r6, #0
    4532:	2700      	movs	r7, #0
    4534:	e5b0      	b.n	4098 <_vfiprintf_r+0x4b8>
    4536:	aa0f      	add	r2, sp, #60	; 0x3c
    4538:	9904      	ldr	r1, [sp, #16]
    453a:	9806      	ldr	r0, [sp, #24]
    453c:	f7ff fb10 	bl	3b60 <__sprint_r.part.0>
    4540:	2800      	cmp	r0, #0
    4542:	d0c9      	beq.n	44d8 <_vfiprintf_r+0x8f8>
    4544:	f8dd b010 	ldr.w	fp, [sp, #16]
    4548:	e797      	b.n	447a <_vfiprintf_r+0x89a>
    454a:	9302      	str	r3, [sp, #8]
    454c:	2600      	movs	r6, #0
    454e:	2700      	movs	r7, #0
    4550:	4649      	mov	r1, r9
    4552:	e000      	b.n	4556 <_vfiprintf_r+0x976>
    4554:	4659      	mov	r1, fp
    4556:	08f2      	lsrs	r2, r6, #3
    4558:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
    455c:	08f8      	lsrs	r0, r7, #3
    455e:	f006 0307 	and.w	r3, r6, #7
    4562:	4607      	mov	r7, r0
    4564:	4616      	mov	r6, r2
    4566:	3330      	adds	r3, #48	; 0x30
    4568:	ea56 0207 	orrs.w	r2, r6, r7
    456c:	f801 3c01 	strb.w	r3, [r1, #-1]
    4570:	f101 3bff 	add.w	fp, r1, #4294967295
    4574:	d1ee      	bne.n	4554 <_vfiprintf_r+0x974>
    4576:	9a02      	ldr	r2, [sp, #8]
    4578:	07d6      	lsls	r6, r2, #31
    457a:	f57f ad9d 	bpl.w	40b8 <_vfiprintf_r+0x4d8>
    457e:	2b30      	cmp	r3, #48	; 0x30
    4580:	f43f ad9a 	beq.w	40b8 <_vfiprintf_r+0x4d8>
    4584:	3902      	subs	r1, #2
    4586:	2330      	movs	r3, #48	; 0x30
    4588:	f80b 3c01 	strb.w	r3, [fp, #-1]
    458c:	eba9 0301 	sub.w	r3, r9, r1
    4590:	9305      	str	r3, [sp, #20]
    4592:	468b      	mov	fp, r1
    4594:	e476      	b.n	3e84 <_vfiprintf_r+0x2a4>
    4596:	9b03      	ldr	r3, [sp, #12]
    4598:	9a08      	ldr	r2, [sp, #32]
    459a:	428a      	cmp	r2, r1
    459c:	bfac      	ite	ge
    459e:	189b      	addge	r3, r3, r2
    45a0:	185b      	addlt	r3, r3, r1
    45a2:	9303      	str	r3, [sp, #12]
    45a4:	e798      	b.n	44d8 <_vfiprintf_r+0x8f8>
    45a6:	2202      	movs	r2, #2
    45a8:	e44d      	b.n	3e46 <_vfiprintf_r+0x266>
    45aa:	2f00      	cmp	r7, #0
    45ac:	bf08      	it	eq
    45ae:	2e0a      	cmpeq	r6, #10
    45b0:	d352      	bcc.n	4658 <_vfiprintf_r+0xa78>
    45b2:	46cb      	mov	fp, r9
    45b4:	4630      	mov	r0, r6
    45b6:	4639      	mov	r1, r7
    45b8:	220a      	movs	r2, #10
    45ba:	2300      	movs	r3, #0
    45bc:	f003 ffba 	bl	8534 <__aeabi_uldivmod>
    45c0:	3230      	adds	r2, #48	; 0x30
    45c2:	f80b 2d01 	strb.w	r2, [fp, #-1]!
    45c6:	4630      	mov	r0, r6
    45c8:	4639      	mov	r1, r7
    45ca:	2300      	movs	r3, #0
    45cc:	220a      	movs	r2, #10
    45ce:	f003 ffb1 	bl	8534 <__aeabi_uldivmod>
    45d2:	4606      	mov	r6, r0
    45d4:	460f      	mov	r7, r1
    45d6:	ea56 0307 	orrs.w	r3, r6, r7
    45da:	d1eb      	bne.n	45b4 <_vfiprintf_r+0x9d4>
    45dc:	e56c      	b.n	40b8 <_vfiprintf_r+0x4d8>
    45de:	9405      	str	r4, [sp, #20]
    45e0:	46cb      	mov	fp, r9
    45e2:	e44f      	b.n	3e84 <_vfiprintf_r+0x2a4>
    45e4:	aa0f      	add	r2, sp, #60	; 0x3c
    45e6:	9904      	ldr	r1, [sp, #16]
    45e8:	9806      	ldr	r0, [sp, #24]
    45ea:	f7ff fab9 	bl	3b60 <__sprint_r.part.0>
    45ee:	2800      	cmp	r0, #0
    45f0:	d1a8      	bne.n	4544 <_vfiprintf_r+0x964>
    45f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    45f4:	46ca      	mov	sl, r9
    45f6:	e75e      	b.n	44b6 <_vfiprintf_r+0x8d6>
    45f8:	aa0f      	add	r2, sp, #60	; 0x3c
    45fa:	9904      	ldr	r1, [sp, #16]
    45fc:	9806      	ldr	r0, [sp, #24]
    45fe:	f7ff faaf 	bl	3b60 <__sprint_r.part.0>
    4602:	2800      	cmp	r0, #0
    4604:	d19e      	bne.n	4544 <_vfiprintf_r+0x964>
    4606:	46ca      	mov	sl, r9
    4608:	f7ff bbc0 	b.w	3d8c <_vfiprintf_r+0x1ac>
    460c:	000088f4 	.word	0x000088f4
    4610:	000088e4 	.word	0x000088e4
    4614:	3104      	adds	r1, #4
    4616:	6816      	ldr	r6, [r2, #0]
    4618:	9107      	str	r1, [sp, #28]
    461a:	2201      	movs	r2, #1
    461c:	2700      	movs	r7, #0
    461e:	e412      	b.n	3e46 <_vfiprintf_r+0x266>
    4620:	9807      	ldr	r0, [sp, #28]
    4622:	4601      	mov	r1, r0
    4624:	3104      	adds	r1, #4
    4626:	6806      	ldr	r6, [r0, #0]
    4628:	9107      	str	r1, [sp, #28]
    462a:	2700      	movs	r7, #0
    462c:	e40b      	b.n	3e46 <_vfiprintf_r+0x266>
    462e:	680e      	ldr	r6, [r1, #0]
    4630:	3104      	adds	r1, #4
    4632:	9107      	str	r1, [sp, #28]
    4634:	2700      	movs	r7, #0
    4636:	e591      	b.n	415c <_vfiprintf_r+0x57c>
    4638:	9907      	ldr	r1, [sp, #28]
    463a:	680e      	ldr	r6, [r1, #0]
    463c:	460a      	mov	r2, r1
    463e:	17f7      	asrs	r7, r6, #31
    4640:	3204      	adds	r2, #4
    4642:	9207      	str	r2, [sp, #28]
    4644:	4630      	mov	r0, r6
    4646:	4639      	mov	r1, r7
    4648:	e50f      	b.n	406a <_vfiprintf_r+0x48a>
    464a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    464e:	f001 fe4d 	bl	62ec <__retarget_lock_release_recursive>
    4652:	f8bb 300c 	ldrh.w	r3, [fp, #12]
    4656:	e71a      	b.n	448e <_vfiprintf_r+0x8ae>
    4658:	9b02      	ldr	r3, [sp, #8]
    465a:	9302      	str	r3, [sp, #8]
    465c:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
    4660:	3630      	adds	r6, #48	; 0x30
    4662:	2301      	movs	r3, #1
    4664:	f80b 6d41 	strb.w	r6, [fp, #-65]!
    4668:	9305      	str	r3, [sp, #20]
    466a:	e40b      	b.n	3e84 <_vfiprintf_r+0x2a4>
    466c:	aa0f      	add	r2, sp, #60	; 0x3c
    466e:	9904      	ldr	r1, [sp, #16]
    4670:	9806      	ldr	r0, [sp, #24]
    4672:	f7ff fa75 	bl	3b60 <__sprint_r.part.0>
    4676:	2800      	cmp	r0, #0
    4678:	f47f af64 	bne.w	4544 <_vfiprintf_r+0x964>
    467c:	9910      	ldr	r1, [sp, #64]	; 0x40
    467e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4680:	1c48      	adds	r0, r1, #1
    4682:	46ca      	mov	sl, r9
    4684:	e651      	b.n	432a <_vfiprintf_r+0x74a>
    4686:	aa0f      	add	r2, sp, #60	; 0x3c
    4688:	9904      	ldr	r1, [sp, #16]
    468a:	9806      	ldr	r0, [sp, #24]
    468c:	f7ff fa68 	bl	3b60 <__sprint_r.part.0>
    4690:	2800      	cmp	r0, #0
    4692:	f47f af57 	bne.w	4544 <_vfiprintf_r+0x964>
    4696:	9910      	ldr	r1, [sp, #64]	; 0x40
    4698:	9a11      	ldr	r2, [sp, #68]	; 0x44
    469a:	1c48      	adds	r0, r1, #1
    469c:	46ca      	mov	sl, r9
    469e:	e448      	b.n	3f32 <_vfiprintf_r+0x352>
    46a0:	2a00      	cmp	r2, #0
    46a2:	f040 8091 	bne.w	47c8 <_vfiprintf_r+0xbe8>
    46a6:	2001      	movs	r0, #1
    46a8:	4611      	mov	r1, r2
    46aa:	46ca      	mov	sl, r9
    46ac:	e641      	b.n	4332 <_vfiprintf_r+0x752>
    46ae:	aa0f      	add	r2, sp, #60	; 0x3c
    46b0:	9904      	ldr	r1, [sp, #16]
    46b2:	9806      	ldr	r0, [sp, #24]
    46b4:	f7ff fa54 	bl	3b60 <__sprint_r.part.0>
    46b8:	2800      	cmp	r0, #0
    46ba:	f47f af43 	bne.w	4544 <_vfiprintf_r+0x964>
    46be:	9810      	ldr	r0, [sp, #64]	; 0x40
    46c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    46c2:	3001      	adds	r0, #1
    46c4:	46ca      	mov	sl, r9
    46c6:	e667      	b.n	4398 <_vfiprintf_r+0x7b8>
    46c8:	46d3      	mov	fp, sl
    46ca:	e6d6      	b.n	447a <_vfiprintf_r+0x89a>
    46cc:	9e07      	ldr	r6, [sp, #28]
    46ce:	3607      	adds	r6, #7
    46d0:	f026 0207 	bic.w	r2, r6, #7
    46d4:	f102 0108 	add.w	r1, r2, #8
    46d8:	e9d2 6700 	ldrd	r6, r7, [r2]
    46dc:	9107      	str	r1, [sp, #28]
    46de:	2201      	movs	r2, #1
    46e0:	f7ff bbb1 	b.w	3e46 <_vfiprintf_r+0x266>
    46e4:	9e07      	ldr	r6, [sp, #28]
    46e6:	3607      	adds	r6, #7
    46e8:	f026 0607 	bic.w	r6, r6, #7
    46ec:	e9d6 0100 	ldrd	r0, r1, [r6]
    46f0:	f106 0208 	add.w	r2, r6, #8
    46f4:	9207      	str	r2, [sp, #28]
    46f6:	4606      	mov	r6, r0
    46f8:	460f      	mov	r7, r1
    46fa:	e4b6      	b.n	406a <_vfiprintf_r+0x48a>
    46fc:	9e07      	ldr	r6, [sp, #28]
    46fe:	3607      	adds	r6, #7
    4700:	f026 0207 	bic.w	r2, r6, #7
    4704:	f102 0108 	add.w	r1, r2, #8
    4708:	e9d2 6700 	ldrd	r6, r7, [r2]
    470c:	9107      	str	r1, [sp, #28]
    470e:	2200      	movs	r2, #0
    4710:	f7ff bb99 	b.w	3e46 <_vfiprintf_r+0x266>
    4714:	9e07      	ldr	r6, [sp, #28]
    4716:	3607      	adds	r6, #7
    4718:	f026 0107 	bic.w	r1, r6, #7
    471c:	f101 0008 	add.w	r0, r1, #8
    4720:	9007      	str	r0, [sp, #28]
    4722:	e9d1 6700 	ldrd	r6, r7, [r1]
    4726:	e519      	b.n	415c <_vfiprintf_r+0x57c>
    4728:	46cb      	mov	fp, r9
    472a:	f7ff bbab 	b.w	3e84 <_vfiprintf_r+0x2a4>
    472e:	252d      	movs	r5, #45	; 0x2d
    4730:	4276      	negs	r6, r6
    4732:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    4736:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    473a:	2201      	movs	r2, #1
    473c:	f7ff bb88 	b.w	3e50 <_vfiprintf_r+0x270>
    4740:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4742:	b9b3      	cbnz	r3, 4772 <_vfiprintf_r+0xb92>
    4744:	4611      	mov	r1, r2
    4746:	2001      	movs	r0, #1
    4748:	46ca      	mov	sl, r9
    474a:	e5f2      	b.n	4332 <_vfiprintf_r+0x752>
    474c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
    4750:	f001 fdcc 	bl	62ec <__retarget_lock_release_recursive>
    4754:	f04f 33ff 	mov.w	r3, #4294967295
    4758:	9303      	str	r3, [sp, #12]
    475a:	f7ff bb50 	b.w	3dfe <_vfiprintf_r+0x21e>
    475e:	aa0f      	add	r2, sp, #60	; 0x3c
    4760:	9904      	ldr	r1, [sp, #16]
    4762:	9806      	ldr	r0, [sp, #24]
    4764:	f7ff f9fc 	bl	3b60 <__sprint_r.part.0>
    4768:	2800      	cmp	r0, #0
    476a:	f47f aeeb 	bne.w	4544 <_vfiprintf_r+0x964>
    476e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4770:	e6a9      	b.n	44c6 <_vfiprintf_r+0x8e6>
    4772:	ab0e      	add	r3, sp, #56	; 0x38
    4774:	2202      	movs	r2, #2
    4776:	931c      	str	r3, [sp, #112]	; 0x70
    4778:	921d      	str	r2, [sp, #116]	; 0x74
    477a:	2001      	movs	r0, #1
    477c:	46ca      	mov	sl, r9
    477e:	e5d0      	b.n	4322 <_vfiprintf_r+0x742>
    4780:	aa0f      	add	r2, sp, #60	; 0x3c
    4782:	9904      	ldr	r1, [sp, #16]
    4784:	9806      	ldr	r0, [sp, #24]
    4786:	f7ff f9eb 	bl	3b60 <__sprint_r.part.0>
    478a:	2800      	cmp	r0, #0
    478c:	f47f aeda 	bne.w	4544 <_vfiprintf_r+0x964>
    4790:	9910      	ldr	r1, [sp, #64]	; 0x40
    4792:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4794:	1c48      	adds	r0, r1, #1
    4796:	46ca      	mov	sl, r9
    4798:	e5a4      	b.n	42e4 <_vfiprintf_r+0x704>
    479a:	9a07      	ldr	r2, [sp, #28]
    479c:	9903      	ldr	r1, [sp, #12]
    479e:	6813      	ldr	r3, [r2, #0]
    47a0:	17cd      	asrs	r5, r1, #31
    47a2:	4608      	mov	r0, r1
    47a4:	3204      	adds	r2, #4
    47a6:	4629      	mov	r1, r5
    47a8:	9207      	str	r2, [sp, #28]
    47aa:	e9c3 0100 	strd	r0, r1, [r3]
    47ae:	f7ff ba54 	b.w	3c5a <_vfiprintf_r+0x7a>
    47b2:	4658      	mov	r0, fp
    47b4:	9607      	str	r6, [sp, #28]
    47b6:	9302      	str	r3, [sp, #8]
    47b8:	f002 ff42 	bl	7640 <strlen>
    47bc:	2400      	movs	r4, #0
    47be:	9005      	str	r0, [sp, #20]
    47c0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    47c4:	f7ff bb5e 	b.w	3e84 <_vfiprintf_r+0x2a4>
    47c8:	aa0f      	add	r2, sp, #60	; 0x3c
    47ca:	9904      	ldr	r1, [sp, #16]
    47cc:	9806      	ldr	r0, [sp, #24]
    47ce:	f7ff f9c7 	bl	3b60 <__sprint_r.part.0>
    47d2:	2800      	cmp	r0, #0
    47d4:	f47f aeb6 	bne.w	4544 <_vfiprintf_r+0x964>
    47d8:	9910      	ldr	r1, [sp, #64]	; 0x40
    47da:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47dc:	1c48      	adds	r0, r1, #1
    47de:	46ca      	mov	sl, r9
    47e0:	e5a7      	b.n	4332 <_vfiprintf_r+0x752>
    47e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    47e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47e6:	4e20      	ldr	r6, [pc, #128]	; (4868 <_vfiprintf_r+0xc88>)
    47e8:	3101      	adds	r1, #1
    47ea:	f7ff bb90 	b.w	3f0e <_vfiprintf_r+0x32e>
    47ee:	2c06      	cmp	r4, #6
    47f0:	bf28      	it	cs
    47f2:	2406      	movcs	r4, #6
    47f4:	9405      	str	r4, [sp, #20]
    47f6:	9607      	str	r6, [sp, #28]
    47f8:	9401      	str	r4, [sp, #4]
    47fa:	f8df b070 	ldr.w	fp, [pc, #112]	; 486c <_vfiprintf_r+0xc8c>
    47fe:	e4d5      	b.n	41ac <_vfiprintf_r+0x5cc>
    4800:	9810      	ldr	r0, [sp, #64]	; 0x40
    4802:	4e19      	ldr	r6, [pc, #100]	; (4868 <_vfiprintf_r+0xc88>)
    4804:	3001      	adds	r0, #1
    4806:	e603      	b.n	4410 <_vfiprintf_r+0x830>
    4808:	9405      	str	r4, [sp, #20]
    480a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
    480e:	9607      	str	r6, [sp, #28]
    4810:	9302      	str	r3, [sp, #8]
    4812:	4604      	mov	r4, r0
    4814:	f7ff bb36 	b.w	3e84 <_vfiprintf_r+0x2a4>
    4818:	4686      	mov	lr, r0
    481a:	f7ff bbce 	b.w	3fba <_vfiprintf_r+0x3da>
    481e:	9806      	ldr	r0, [sp, #24]
    4820:	aa0f      	add	r2, sp, #60	; 0x3c
    4822:	4659      	mov	r1, fp
    4824:	f7ff f99c 	bl	3b60 <__sprint_r.part.0>
    4828:	2800      	cmp	r0, #0
    482a:	f43f ae24 	beq.w	4476 <_vfiprintf_r+0x896>
    482e:	e624      	b.n	447a <_vfiprintf_r+0x89a>
    4830:	9907      	ldr	r1, [sp, #28]
    4832:	f898 2001 	ldrb.w	r2, [r8, #1]
    4836:	680c      	ldr	r4, [r1, #0]
    4838:	3104      	adds	r1, #4
    483a:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
    483e:	46b8      	mov	r8, r7
    4840:	9107      	str	r1, [sp, #28]
    4842:	f7ff ba3f 	b.w	3cc4 <_vfiprintf_r+0xe4>
    4846:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    484a:	e43c      	b.n	40c6 <_vfiprintf_r+0x4e6>
    484c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4850:	e521      	b.n	4296 <_vfiprintf_r+0x6b6>
    4852:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4856:	f7ff bbf4 	b.w	4042 <_vfiprintf_r+0x462>
    485a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    485e:	e491      	b.n	4184 <_vfiprintf_r+0x5a4>
    4860:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
    4864:	e469      	b.n	413a <_vfiprintf_r+0x55a>
    4866:	bf00      	nop
    4868:	000088e4 	.word	0x000088e4
    486c:	000088b8 	.word	0x000088b8

00004870 <__sbprintf>:
    4870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4874:	460c      	mov	r4, r1
    4876:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
    487a:	8989      	ldrh	r1, [r1, #12]
    487c:	6e66      	ldr	r6, [r4, #100]	; 0x64
    487e:	89e5      	ldrh	r5, [r4, #14]
    4880:	9619      	str	r6, [sp, #100]	; 0x64
    4882:	f021 0102 	bic.w	r1, r1, #2
    4886:	4606      	mov	r6, r0
    4888:	69e0      	ldr	r0, [r4, #28]
    488a:	f8ad 100c 	strh.w	r1, [sp, #12]
    488e:	4617      	mov	r7, r2
    4890:	f44f 6180 	mov.w	r1, #1024	; 0x400
    4894:	6a62      	ldr	r2, [r4, #36]	; 0x24
    4896:	f8ad 500e 	strh.w	r5, [sp, #14]
    489a:	4698      	mov	r8, r3
    489c:	ad1a      	add	r5, sp, #104	; 0x68
    489e:	2300      	movs	r3, #0
    48a0:	9007      	str	r0, [sp, #28]
    48a2:	a816      	add	r0, sp, #88	; 0x58
    48a4:	9209      	str	r2, [sp, #36]	; 0x24
    48a6:	9306      	str	r3, [sp, #24]
    48a8:	9500      	str	r5, [sp, #0]
    48aa:	9504      	str	r5, [sp, #16]
    48ac:	9102      	str	r1, [sp, #8]
    48ae:	9105      	str	r1, [sp, #20]
    48b0:	f001 fd16 	bl	62e0 <__retarget_lock_init_recursive>
    48b4:	4643      	mov	r3, r8
    48b6:	463a      	mov	r2, r7
    48b8:	4669      	mov	r1, sp
    48ba:	4630      	mov	r0, r6
    48bc:	f7ff f990 	bl	3be0 <_vfiprintf_r>
    48c0:	1e05      	subs	r5, r0, #0
    48c2:	db07      	blt.n	48d4 <__sbprintf+0x64>
    48c4:	4630      	mov	r0, r6
    48c6:	4669      	mov	r1, sp
    48c8:	f001 f8e8 	bl	5a9c <_fflush_r>
    48cc:	2800      	cmp	r0, #0
    48ce:	bf18      	it	ne
    48d0:	f04f 35ff 	movne.w	r5, #4294967295
    48d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    48d8:	065b      	lsls	r3, r3, #25
    48da:	d503      	bpl.n	48e4 <__sbprintf+0x74>
    48dc:	89a3      	ldrh	r3, [r4, #12]
    48de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    48e2:	81a3      	strh	r3, [r4, #12]
    48e4:	9816      	ldr	r0, [sp, #88]	; 0x58
    48e6:	f001 fcfd 	bl	62e4 <__retarget_lock_close_recursive>
    48ea:	4628      	mov	r0, r5
    48ec:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
    48f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000048f4 <__swsetup_r>:
    48f4:	b538      	push	{r3, r4, r5, lr}
    48f6:	4b30      	ldr	r3, [pc, #192]	; (49b8 <__swsetup_r+0xc4>)
    48f8:	681b      	ldr	r3, [r3, #0]
    48fa:	4605      	mov	r5, r0
    48fc:	460c      	mov	r4, r1
    48fe:	b113      	cbz	r3, 4906 <__swsetup_r+0x12>
    4900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    4902:	2a00      	cmp	r2, #0
    4904:	d038      	beq.n	4978 <__swsetup_r+0x84>
    4906:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    490a:	b293      	uxth	r3, r2
    490c:	0718      	lsls	r0, r3, #28
    490e:	d50c      	bpl.n	492a <__swsetup_r+0x36>
    4910:	6920      	ldr	r0, [r4, #16]
    4912:	b1a8      	cbz	r0, 4940 <__swsetup_r+0x4c>
    4914:	f013 0201 	ands.w	r2, r3, #1
    4918:	d01e      	beq.n	4958 <__swsetup_r+0x64>
    491a:	6963      	ldr	r3, [r4, #20]
    491c:	2200      	movs	r2, #0
    491e:	425b      	negs	r3, r3
    4920:	61a3      	str	r3, [r4, #24]
    4922:	60a2      	str	r2, [r4, #8]
    4924:	b1f0      	cbz	r0, 4964 <__swsetup_r+0x70>
    4926:	2000      	movs	r0, #0
    4928:	bd38      	pop	{r3, r4, r5, pc}
    492a:	06d9      	lsls	r1, r3, #27
    492c:	d53c      	bpl.n	49a8 <__swsetup_r+0xb4>
    492e:	0758      	lsls	r0, r3, #29
    4930:	d426      	bmi.n	4980 <__swsetup_r+0x8c>
    4932:	6920      	ldr	r0, [r4, #16]
    4934:	f042 0308 	orr.w	r3, r2, #8
    4938:	81a3      	strh	r3, [r4, #12]
    493a:	b29b      	uxth	r3, r3
    493c:	2800      	cmp	r0, #0
    493e:	d1e9      	bne.n	4914 <__swsetup_r+0x20>
    4940:	f403 7220 	and.w	r2, r3, #640	; 0x280
    4944:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    4948:	d0e4      	beq.n	4914 <__swsetup_r+0x20>
    494a:	4628      	mov	r0, r5
    494c:	4621      	mov	r1, r4
    494e:	f001 fcfd 	bl	634c <__smakebuf_r>
    4952:	89a3      	ldrh	r3, [r4, #12]
    4954:	6920      	ldr	r0, [r4, #16]
    4956:	e7dd      	b.n	4914 <__swsetup_r+0x20>
    4958:	0799      	lsls	r1, r3, #30
    495a:	bf58      	it	pl
    495c:	6962      	ldrpl	r2, [r4, #20]
    495e:	60a2      	str	r2, [r4, #8]
    4960:	2800      	cmp	r0, #0
    4962:	d1e0      	bne.n	4926 <__swsetup_r+0x32>
    4964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    4968:	061a      	lsls	r2, r3, #24
    496a:	d5dd      	bpl.n	4928 <__swsetup_r+0x34>
    496c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4970:	81a3      	strh	r3, [r4, #12]
    4972:	f04f 30ff 	mov.w	r0, #4294967295
    4976:	bd38      	pop	{r3, r4, r5, pc}
    4978:	4618      	mov	r0, r3
    497a:	f001 f8e7 	bl	5b4c <__sinit>
    497e:	e7c2      	b.n	4906 <__swsetup_r+0x12>
    4980:	6b21      	ldr	r1, [r4, #48]	; 0x30
    4982:	b151      	cbz	r1, 499a <__swsetup_r+0xa6>
    4984:	f104 0340 	add.w	r3, r4, #64	; 0x40
    4988:	4299      	cmp	r1, r3
    498a:	d004      	beq.n	4996 <__swsetup_r+0xa2>
    498c:	4628      	mov	r0, r5
    498e:	f001 fa03 	bl	5d98 <_free_r>
    4992:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    4996:	2300      	movs	r3, #0
    4998:	6323      	str	r3, [r4, #48]	; 0x30
    499a:	2300      	movs	r3, #0
    499c:	6920      	ldr	r0, [r4, #16]
    499e:	6063      	str	r3, [r4, #4]
    49a0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
    49a4:	6020      	str	r0, [r4, #0]
    49a6:	e7c5      	b.n	4934 <__swsetup_r+0x40>
    49a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    49ac:	2309      	movs	r3, #9
    49ae:	602b      	str	r3, [r5, #0]
    49b0:	f04f 30ff 	mov.w	r0, #4294967295
    49b4:	81a2      	strh	r2, [r4, #12]
    49b6:	bd38      	pop	{r3, r4, r5, pc}
    49b8:	20000034 	.word	0x20000034

000049bc <register_fini>:
    49bc:	4b02      	ldr	r3, [pc, #8]	; (49c8 <register_fini+0xc>)
    49be:	b113      	cbz	r3, 49c6 <register_fini+0xa>
    49c0:	4802      	ldr	r0, [pc, #8]	; (49cc <register_fini+0x10>)
    49c2:	f000 b805 	b.w	49d0 <atexit>
    49c6:	4770      	bx	lr
    49c8:	00000000 	.word	0x00000000
    49cc:	00005bbd 	.word	0x00005bbd

000049d0 <atexit>:
    49d0:	2300      	movs	r3, #0
    49d2:	4601      	mov	r1, r0
    49d4:	461a      	mov	r2, r3
    49d6:	4618      	mov	r0, r3
    49d8:	f002 bfc4 	b.w	7964 <__register_exitproc>

000049dc <quorem>:
    49dc:	6902      	ldr	r2, [r0, #16]
    49de:	690b      	ldr	r3, [r1, #16]
    49e0:	4293      	cmp	r3, r2
    49e2:	f300 808d 	bgt.w	4b00 <quorem+0x124>
    49e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    49ea:	f103 38ff 	add.w	r8, r3, #4294967295
    49ee:	f101 0714 	add.w	r7, r1, #20
    49f2:	f100 0b14 	add.w	fp, r0, #20
    49f6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
    49fa:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
    49fe:	ea4f 0488 	mov.w	r4, r8, lsl #2
    4a02:	b083      	sub	sp, #12
    4a04:	3201      	adds	r2, #1
    4a06:	fbb3 f9f2 	udiv	r9, r3, r2
    4a0a:	eb0b 0304 	add.w	r3, fp, r4
    4a0e:	9400      	str	r4, [sp, #0]
    4a10:	eb07 0a04 	add.w	sl, r7, r4
    4a14:	9301      	str	r3, [sp, #4]
    4a16:	f1b9 0f00 	cmp.w	r9, #0
    4a1a:	d039      	beq.n	4a90 <quorem+0xb4>
    4a1c:	2500      	movs	r5, #0
    4a1e:	462e      	mov	r6, r5
    4a20:	46bc      	mov	ip, r7
    4a22:	46de      	mov	lr, fp
    4a24:	f85c 4b04 	ldr.w	r4, [ip], #4
    4a28:	f8de 3000 	ldr.w	r3, [lr]
    4a2c:	b2a2      	uxth	r2, r4
    4a2e:	fb09 5502 	mla	r5, r9, r2, r5
    4a32:	0c22      	lsrs	r2, r4, #16
    4a34:	0c2c      	lsrs	r4, r5, #16
    4a36:	fb09 4202 	mla	r2, r9, r2, r4
    4a3a:	b2ad      	uxth	r5, r5
    4a3c:	1b75      	subs	r5, r6, r5
    4a3e:	b296      	uxth	r6, r2
    4a40:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
    4a44:	fa15 f383 	uxtah	r3, r5, r3
    4a48:	eb06 4623 	add.w	r6, r6, r3, asr #16
    4a4c:	b29b      	uxth	r3, r3
    4a4e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    4a52:	45e2      	cmp	sl, ip
    4a54:	ea4f 4512 	mov.w	r5, r2, lsr #16
    4a58:	f84e 3b04 	str.w	r3, [lr], #4
    4a5c:	ea4f 4626 	mov.w	r6, r6, asr #16
    4a60:	d2e0      	bcs.n	4a24 <quorem+0x48>
    4a62:	9b00      	ldr	r3, [sp, #0]
    4a64:	f85b 3003 	ldr.w	r3, [fp, r3]
    4a68:	b993      	cbnz	r3, 4a90 <quorem+0xb4>
    4a6a:	9c01      	ldr	r4, [sp, #4]
    4a6c:	1f23      	subs	r3, r4, #4
    4a6e:	459b      	cmp	fp, r3
    4a70:	d20c      	bcs.n	4a8c <quorem+0xb0>
    4a72:	f854 3c04 	ldr.w	r3, [r4, #-4]
    4a76:	b94b      	cbnz	r3, 4a8c <quorem+0xb0>
    4a78:	f1a4 0308 	sub.w	r3, r4, #8
    4a7c:	e002      	b.n	4a84 <quorem+0xa8>
    4a7e:	681a      	ldr	r2, [r3, #0]
    4a80:	3b04      	subs	r3, #4
    4a82:	b91a      	cbnz	r2, 4a8c <quorem+0xb0>
    4a84:	459b      	cmp	fp, r3
    4a86:	f108 38ff 	add.w	r8, r8, #4294967295
    4a8a:	d3f8      	bcc.n	4a7e <quorem+0xa2>
    4a8c:	f8c0 8010 	str.w	r8, [r0, #16]
    4a90:	4604      	mov	r4, r0
    4a92:	f002 facd 	bl	7030 <__mcmp>
    4a96:	2800      	cmp	r0, #0
    4a98:	db2e      	blt.n	4af8 <quorem+0x11c>
    4a9a:	f109 0901 	add.w	r9, r9, #1
    4a9e:	465d      	mov	r5, fp
    4aa0:	2300      	movs	r3, #0
    4aa2:	f857 1b04 	ldr.w	r1, [r7], #4
    4aa6:	6828      	ldr	r0, [r5, #0]
    4aa8:	b28a      	uxth	r2, r1
    4aaa:	1a9a      	subs	r2, r3, r2
    4aac:	0c0b      	lsrs	r3, r1, #16
    4aae:	fa12 f280 	uxtah	r2, r2, r0
    4ab2:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
    4ab6:	eb03 4322 	add.w	r3, r3, r2, asr #16
    4aba:	b292      	uxth	r2, r2
    4abc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    4ac0:	45ba      	cmp	sl, r7
    4ac2:	f845 2b04 	str.w	r2, [r5], #4
    4ac6:	ea4f 4323 	mov.w	r3, r3, asr #16
    4aca:	d2ea      	bcs.n	4aa2 <quorem+0xc6>
    4acc:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
    4ad0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
    4ad4:	b982      	cbnz	r2, 4af8 <quorem+0x11c>
    4ad6:	1f1a      	subs	r2, r3, #4
    4ad8:	4593      	cmp	fp, r2
    4ada:	d20b      	bcs.n	4af4 <quorem+0x118>
    4adc:	f853 2c04 	ldr.w	r2, [r3, #-4]
    4ae0:	b942      	cbnz	r2, 4af4 <quorem+0x118>
    4ae2:	3b08      	subs	r3, #8
    4ae4:	e002      	b.n	4aec <quorem+0x110>
    4ae6:	681a      	ldr	r2, [r3, #0]
    4ae8:	3b04      	subs	r3, #4
    4aea:	b91a      	cbnz	r2, 4af4 <quorem+0x118>
    4aec:	459b      	cmp	fp, r3
    4aee:	f108 38ff 	add.w	r8, r8, #4294967295
    4af2:	d3f8      	bcc.n	4ae6 <quorem+0x10a>
    4af4:	f8c4 8010 	str.w	r8, [r4, #16]
    4af8:	4648      	mov	r0, r9
    4afa:	b003      	add	sp, #12
    4afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b00:	2000      	movs	r0, #0
    4b02:	4770      	bx	lr
    4b04:	0000      	movs	r0, r0
	...

00004b08 <_dtoa_r>:
    4b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
    4b0e:	b09b      	sub	sp, #108	; 0x6c
    4b10:	4604      	mov	r4, r0
    4b12:	9e27      	ldr	r6, [sp, #156]	; 0x9c
    4b14:	4692      	mov	sl, r2
    4b16:	469b      	mov	fp, r3
    4b18:	b141      	cbz	r1, 4b2c <_dtoa_r+0x24>
    4b1a:	6c42      	ldr	r2, [r0, #68]	; 0x44
    4b1c:	604a      	str	r2, [r1, #4]
    4b1e:	2301      	movs	r3, #1
    4b20:	4093      	lsls	r3, r2
    4b22:	608b      	str	r3, [r1, #8]
    4b24:	f002 f8ac 	bl	6c80 <_Bfree>
    4b28:	2300      	movs	r3, #0
    4b2a:	6423      	str	r3, [r4, #64]	; 0x40
    4b2c:	f1bb 0f00 	cmp.w	fp, #0
    4b30:	465d      	mov	r5, fp
    4b32:	db35      	blt.n	4ba0 <_dtoa_r+0x98>
    4b34:	2300      	movs	r3, #0
    4b36:	6033      	str	r3, [r6, #0]
    4b38:	4b9d      	ldr	r3, [pc, #628]	; (4db0 <_dtoa_r+0x2a8>)
    4b3a:	43ab      	bics	r3, r5
    4b3c:	d015      	beq.n	4b6a <_dtoa_r+0x62>
    4b3e:	4650      	mov	r0, sl
    4b40:	4659      	mov	r1, fp
    4b42:	2200      	movs	r2, #0
    4b44:	2300      	movs	r3, #0
    4b46:	f003 fc85 	bl	8454 <__aeabi_dcmpeq>
    4b4a:	4680      	mov	r8, r0
    4b4c:	2800      	cmp	r0, #0
    4b4e:	d02d      	beq.n	4bac <_dtoa_r+0xa4>
    4b50:	9a26      	ldr	r2, [sp, #152]	; 0x98
    4b52:	2301      	movs	r3, #1
    4b54:	6013      	str	r3, [r2, #0]
    4b56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4b58:	2b00      	cmp	r3, #0
    4b5a:	f000 80bd 	beq.w	4cd8 <_dtoa_r+0x1d0>
    4b5e:	4895      	ldr	r0, [pc, #596]	; (4db4 <_dtoa_r+0x2ac>)
    4b60:	6018      	str	r0, [r3, #0]
    4b62:	3801      	subs	r0, #1
    4b64:	b01b      	add	sp, #108	; 0x6c
    4b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b6a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    4b6c:	f242 730f 	movw	r3, #9999	; 0x270f
    4b70:	6013      	str	r3, [r2, #0]
    4b72:	f1ba 0f00 	cmp.w	sl, #0
    4b76:	d10d      	bne.n	4b94 <_dtoa_r+0x8c>
    4b78:	f3c5 0513 	ubfx	r5, r5, #0, #20
    4b7c:	b955      	cbnz	r5, 4b94 <_dtoa_r+0x8c>
    4b7e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4b80:	488d      	ldr	r0, [pc, #564]	; (4db8 <_dtoa_r+0x2b0>)
    4b82:	2b00      	cmp	r3, #0
    4b84:	d0ee      	beq.n	4b64 <_dtoa_r+0x5c>
    4b86:	f100 0308 	add.w	r3, r0, #8
    4b8a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    4b8c:	6013      	str	r3, [r2, #0]
    4b8e:	b01b      	add	sp, #108	; 0x6c
    4b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4b96:	4889      	ldr	r0, [pc, #548]	; (4dbc <_dtoa_r+0x2b4>)
    4b98:	2b00      	cmp	r3, #0
    4b9a:	d0e3      	beq.n	4b64 <_dtoa_r+0x5c>
    4b9c:	1cc3      	adds	r3, r0, #3
    4b9e:	e7f4      	b.n	4b8a <_dtoa_r+0x82>
    4ba0:	2301      	movs	r3, #1
    4ba2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
    4ba6:	6033      	str	r3, [r6, #0]
    4ba8:	46ab      	mov	fp, r5
    4baa:	e7c5      	b.n	4b38 <_dtoa_r+0x30>
    4bac:	aa18      	add	r2, sp, #96	; 0x60
    4bae:	ab19      	add	r3, sp, #100	; 0x64
    4bb0:	9201      	str	r2, [sp, #4]
    4bb2:	9300      	str	r3, [sp, #0]
    4bb4:	4652      	mov	r2, sl
    4bb6:	465b      	mov	r3, fp
    4bb8:	4620      	mov	r0, r4
    4bba:	f002 fad9 	bl	7170 <__d2b>
    4bbe:	0d2b      	lsrs	r3, r5, #20
    4bc0:	4681      	mov	r9, r0
    4bc2:	d071      	beq.n	4ca8 <_dtoa_r+0x1a0>
    4bc4:	f3cb 0213 	ubfx	r2, fp, #0, #20
    4bc8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
    4bcc:	9f18      	ldr	r7, [sp, #96]	; 0x60
    4bce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
    4bd2:	4650      	mov	r0, sl
    4bd4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
    4bd8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    4bdc:	2200      	movs	r2, #0
    4bde:	4b78      	ldr	r3, [pc, #480]	; (4dc0 <_dtoa_r+0x2b8>)
    4be0:	f003 f81c 	bl	7c1c <__aeabi_dsub>
    4be4:	a36c      	add	r3, pc, #432	; (adr r3, 4d98 <_dtoa_r+0x290>)
    4be6:	e9d3 2300 	ldrd	r2, r3, [r3]
    4bea:	f003 f9cb 	bl	7f84 <__aeabi_dmul>
    4bee:	a36c      	add	r3, pc, #432	; (adr r3, 4da0 <_dtoa_r+0x298>)
    4bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
    4bf4:	f003 f814 	bl	7c20 <__adddf3>
    4bf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
    4bfc:	4630      	mov	r0, r6
    4bfe:	f003 f95b 	bl	7eb8 <__aeabi_i2d>
    4c02:	a369      	add	r3, pc, #420	; (adr r3, 4da8 <_dtoa_r+0x2a0>)
    4c04:	e9d3 2300 	ldrd	r2, r3, [r3]
    4c08:	f003 f9bc 	bl	7f84 <__aeabi_dmul>
    4c0c:	4602      	mov	r2, r0
    4c0e:	460b      	mov	r3, r1
    4c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    4c14:	f003 f804 	bl	7c20 <__adddf3>
    4c18:	e9cd 0104 	strd	r0, r1, [sp, #16]
    4c1c:	f003 fc62 	bl	84e4 <__aeabi_d2iz>
    4c20:	2200      	movs	r2, #0
    4c22:	9002      	str	r0, [sp, #8]
    4c24:	2300      	movs	r3, #0
    4c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4c2a:	f003 fc1d 	bl	8468 <__aeabi_dcmplt>
    4c2e:	2800      	cmp	r0, #0
    4c30:	f040 8173 	bne.w	4f1a <_dtoa_r+0x412>
    4c34:	9d02      	ldr	r5, [sp, #8]
    4c36:	2d16      	cmp	r5, #22
    4c38:	f200 815d 	bhi.w	4ef6 <_dtoa_r+0x3ee>
    4c3c:	4b61      	ldr	r3, [pc, #388]	; (4dc4 <_dtoa_r+0x2bc>)
    4c3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
    4c42:	e9d3 0100 	ldrd	r0, r1, [r3]
    4c46:	4652      	mov	r2, sl
    4c48:	465b      	mov	r3, fp
    4c4a:	f003 fc2b 	bl	84a4 <__aeabi_dcmpgt>
    4c4e:	2800      	cmp	r0, #0
    4c50:	f000 81c5 	beq.w	4fde <_dtoa_r+0x4d6>
    4c54:	1e6b      	subs	r3, r5, #1
    4c56:	9302      	str	r3, [sp, #8]
    4c58:	2300      	movs	r3, #0
    4c5a:	930e      	str	r3, [sp, #56]	; 0x38
    4c5c:	1bbf      	subs	r7, r7, r6
    4c5e:	1e7b      	subs	r3, r7, #1
    4c60:	9306      	str	r3, [sp, #24]
    4c62:	f100 8154 	bmi.w	4f0e <_dtoa_r+0x406>
    4c66:	2300      	movs	r3, #0
    4c68:	9308      	str	r3, [sp, #32]
    4c6a:	9b02      	ldr	r3, [sp, #8]
    4c6c:	2b00      	cmp	r3, #0
    4c6e:	f2c0 8145 	blt.w	4efc <_dtoa_r+0x3f4>
    4c72:	9a06      	ldr	r2, [sp, #24]
    4c74:	930d      	str	r3, [sp, #52]	; 0x34
    4c76:	4611      	mov	r1, r2
    4c78:	4419      	add	r1, r3
    4c7a:	2300      	movs	r3, #0
    4c7c:	9106      	str	r1, [sp, #24]
    4c7e:	930c      	str	r3, [sp, #48]	; 0x30
    4c80:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4c82:	2b09      	cmp	r3, #9
    4c84:	d82a      	bhi.n	4cdc <_dtoa_r+0x1d4>
    4c86:	2b05      	cmp	r3, #5
    4c88:	f340 865b 	ble.w	5942 <_dtoa_r+0xe3a>
    4c8c:	3b04      	subs	r3, #4
    4c8e:	9324      	str	r3, [sp, #144]	; 0x90
    4c90:	2500      	movs	r5, #0
    4c92:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4c94:	3b02      	subs	r3, #2
    4c96:	2b03      	cmp	r3, #3
    4c98:	f200 8642 	bhi.w	5920 <_dtoa_r+0xe18>
    4c9c:	e8df f013 	tbh	[pc, r3, lsl #1]
    4ca0:	02c903d4 	.word	0x02c903d4
    4ca4:	046103df 	.word	0x046103df
    4ca8:	9f18      	ldr	r7, [sp, #96]	; 0x60
    4caa:	9e19      	ldr	r6, [sp, #100]	; 0x64
    4cac:	443e      	add	r6, r7
    4cae:	f206 4332 	addw	r3, r6, #1074	; 0x432
    4cb2:	2b20      	cmp	r3, #32
    4cb4:	f340 818e 	ble.w	4fd4 <_dtoa_r+0x4cc>
    4cb8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    4cbc:	f206 4012 	addw	r0, r6, #1042	; 0x412
    4cc0:	409d      	lsls	r5, r3
    4cc2:	fa2a f000 	lsr.w	r0, sl, r0
    4cc6:	4328      	orrs	r0, r5
    4cc8:	f003 f8e6 	bl	7e98 <__aeabi_ui2d>
    4ccc:	2301      	movs	r3, #1
    4cce:	3e01      	subs	r6, #1
    4cd0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    4cd4:	9314      	str	r3, [sp, #80]	; 0x50
    4cd6:	e781      	b.n	4bdc <_dtoa_r+0xd4>
    4cd8:	483b      	ldr	r0, [pc, #236]	; (4dc8 <_dtoa_r+0x2c0>)
    4cda:	e743      	b.n	4b64 <_dtoa_r+0x5c>
    4cdc:	2100      	movs	r1, #0
    4cde:	6461      	str	r1, [r4, #68]	; 0x44
    4ce0:	4620      	mov	r0, r4
    4ce2:	9125      	str	r1, [sp, #148]	; 0x94
    4ce4:	f001 ffa6 	bl	6c34 <_Balloc>
    4ce8:	f04f 33ff 	mov.w	r3, #4294967295
    4cec:	930a      	str	r3, [sp, #40]	; 0x28
    4cee:	9a25      	ldr	r2, [sp, #148]	; 0x94
    4cf0:	930f      	str	r3, [sp, #60]	; 0x3c
    4cf2:	2301      	movs	r3, #1
    4cf4:	9004      	str	r0, [sp, #16]
    4cf6:	6420      	str	r0, [r4, #64]	; 0x40
    4cf8:	9224      	str	r2, [sp, #144]	; 0x90
    4cfa:	930b      	str	r3, [sp, #44]	; 0x2c
    4cfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
    4cfe:	2b00      	cmp	r3, #0
    4d00:	f2c0 80d9 	blt.w	4eb6 <_dtoa_r+0x3ae>
    4d04:	9a02      	ldr	r2, [sp, #8]
    4d06:	2a0e      	cmp	r2, #14
    4d08:	f300 80d5 	bgt.w	4eb6 <_dtoa_r+0x3ae>
    4d0c:	4b2d      	ldr	r3, [pc, #180]	; (4dc4 <_dtoa_r+0x2bc>)
    4d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    4d12:	e9d3 2300 	ldrd	r2, r3, [r3]
    4d16:	e9cd 2308 	strd	r2, r3, [sp, #32]
    4d1a:	9b25      	ldr	r3, [sp, #148]	; 0x94
    4d1c:	2b00      	cmp	r3, #0
    4d1e:	f2c0 83ba 	blt.w	5496 <_dtoa_r+0x98e>
    4d22:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
    4d26:	4650      	mov	r0, sl
    4d28:	462a      	mov	r2, r5
    4d2a:	4633      	mov	r3, r6
    4d2c:	4659      	mov	r1, fp
    4d2e:	f003 fa53 	bl	81d8 <__aeabi_ddiv>
    4d32:	f003 fbd7 	bl	84e4 <__aeabi_d2iz>
    4d36:	4680      	mov	r8, r0
    4d38:	f003 f8be 	bl	7eb8 <__aeabi_i2d>
    4d3c:	462a      	mov	r2, r5
    4d3e:	4633      	mov	r3, r6
    4d40:	f003 f920 	bl	7f84 <__aeabi_dmul>
    4d44:	460b      	mov	r3, r1
    4d46:	4602      	mov	r2, r0
    4d48:	4659      	mov	r1, fp
    4d4a:	4650      	mov	r0, sl
    4d4c:	f002 ff66 	bl	7c1c <__aeabi_dsub>
    4d50:	9d04      	ldr	r5, [sp, #16]
    4d52:	f108 0330 	add.w	r3, r8, #48	; 0x30
    4d56:	702b      	strb	r3, [r5, #0]
    4d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4d5a:	2b01      	cmp	r3, #1
    4d5c:	4606      	mov	r6, r0
    4d5e:	460f      	mov	r7, r1
    4d60:	f105 0501 	add.w	r5, r5, #1
    4d64:	d068      	beq.n	4e38 <_dtoa_r+0x330>
    4d66:	2200      	movs	r2, #0
    4d68:	4b18      	ldr	r3, [pc, #96]	; (4dcc <_dtoa_r+0x2c4>)
    4d6a:	f003 f90b 	bl	7f84 <__aeabi_dmul>
    4d6e:	2200      	movs	r2, #0
    4d70:	2300      	movs	r3, #0
    4d72:	4606      	mov	r6, r0
    4d74:	460f      	mov	r7, r1
    4d76:	f003 fb6d 	bl	8454 <__aeabi_dcmpeq>
    4d7a:	2800      	cmp	r0, #0
    4d7c:	f040 8088 	bne.w	4e90 <_dtoa_r+0x388>
    4d80:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    4d84:	f04f 0a00 	mov.w	sl, #0
    4d88:	f8df b040 	ldr.w	fp, [pc, #64]	; 4dcc <_dtoa_r+0x2c4>
    4d8c:	940c      	str	r4, [sp, #48]	; 0x30
    4d8e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
    4d92:	e028      	b.n	4de6 <_dtoa_r+0x2de>
    4d94:	f3af 8000 	nop.w
    4d98:	636f4361 	.word	0x636f4361
    4d9c:	3fd287a7 	.word	0x3fd287a7
    4da0:	8b60c8b3 	.word	0x8b60c8b3
    4da4:	3fc68a28 	.word	0x3fc68a28
    4da8:	509f79fb 	.word	0x509f79fb
    4dac:	3fd34413 	.word	0x3fd34413
    4db0:	7ff00000 	.word	0x7ff00000
    4db4:	000088c1 	.word	0x000088c1
    4db8:	00008904 	.word	0x00008904
    4dbc:	00008910 	.word	0x00008910
    4dc0:	3ff80000 	.word	0x3ff80000
    4dc4:	00008950 	.word	0x00008950
    4dc8:	000088c0 	.word	0x000088c0
    4dcc:	40240000 	.word	0x40240000
    4dd0:	f003 f8d8 	bl	7f84 <__aeabi_dmul>
    4dd4:	2200      	movs	r2, #0
    4dd6:	2300      	movs	r3, #0
    4dd8:	4606      	mov	r6, r0
    4dda:	460f      	mov	r7, r1
    4ddc:	f003 fb3a 	bl	8454 <__aeabi_dcmpeq>
    4de0:	2800      	cmp	r0, #0
    4de2:	f040 83c1 	bne.w	5568 <_dtoa_r+0xa60>
    4de6:	4642      	mov	r2, r8
    4de8:	464b      	mov	r3, r9
    4dea:	4630      	mov	r0, r6
    4dec:	4639      	mov	r1, r7
    4dee:	f003 f9f3 	bl	81d8 <__aeabi_ddiv>
    4df2:	f003 fb77 	bl	84e4 <__aeabi_d2iz>
    4df6:	4604      	mov	r4, r0
    4df8:	f003 f85e 	bl	7eb8 <__aeabi_i2d>
    4dfc:	4642      	mov	r2, r8
    4dfe:	464b      	mov	r3, r9
    4e00:	f003 f8c0 	bl	7f84 <__aeabi_dmul>
    4e04:	4602      	mov	r2, r0
    4e06:	460b      	mov	r3, r1
    4e08:	4630      	mov	r0, r6
    4e0a:	4639      	mov	r1, r7
    4e0c:	f002 ff06 	bl	7c1c <__aeabi_dsub>
    4e10:	f104 0e30 	add.w	lr, r4, #48	; 0x30
    4e14:	9e04      	ldr	r6, [sp, #16]
    4e16:	f805 eb01 	strb.w	lr, [r5], #1
    4e1a:	eba5 0e06 	sub.w	lr, r5, r6
    4e1e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    4e20:	45b6      	cmp	lr, r6
    4e22:	e9cd 0106 	strd	r0, r1, [sp, #24]
    4e26:	4652      	mov	r2, sl
    4e28:	465b      	mov	r3, fp
    4e2a:	d1d1      	bne.n	4dd0 <_dtoa_r+0x2c8>
    4e2c:	46a0      	mov	r8, r4
    4e2e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    4e32:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4e34:	4606      	mov	r6, r0
    4e36:	460f      	mov	r7, r1
    4e38:	4632      	mov	r2, r6
    4e3a:	463b      	mov	r3, r7
    4e3c:	4630      	mov	r0, r6
    4e3e:	4639      	mov	r1, r7
    4e40:	f002 feee 	bl	7c20 <__adddf3>
    4e44:	4606      	mov	r6, r0
    4e46:	460f      	mov	r7, r1
    4e48:	4602      	mov	r2, r0
    4e4a:	460b      	mov	r3, r1
    4e4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4e50:	f003 fb0a 	bl	8468 <__aeabi_dcmplt>
    4e54:	b948      	cbnz	r0, 4e6a <_dtoa_r+0x362>
    4e56:	4632      	mov	r2, r6
    4e58:	463b      	mov	r3, r7
    4e5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4e5e:	f003 faf9 	bl	8454 <__aeabi_dcmpeq>
    4e62:	b1a8      	cbz	r0, 4e90 <_dtoa_r+0x388>
    4e64:	f018 0f01 	tst.w	r8, #1
    4e68:	d012      	beq.n	4e90 <_dtoa_r+0x388>
    4e6a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    4e6e:	9a04      	ldr	r2, [sp, #16]
    4e70:	1e6b      	subs	r3, r5, #1
    4e72:	e004      	b.n	4e7e <_dtoa_r+0x376>
    4e74:	429a      	cmp	r2, r3
    4e76:	f000 8401 	beq.w	567c <_dtoa_r+0xb74>
    4e7a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
    4e7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
    4e82:	f103 0501 	add.w	r5, r3, #1
    4e86:	d0f5      	beq.n	4e74 <_dtoa_r+0x36c>
    4e88:	f108 0801 	add.w	r8, r8, #1
    4e8c:	f883 8000 	strb.w	r8, [r3]
    4e90:	4649      	mov	r1, r9
    4e92:	4620      	mov	r0, r4
    4e94:	f001 fef4 	bl	6c80 <_Bfree>
    4e98:	2200      	movs	r2, #0
    4e9a:	9b02      	ldr	r3, [sp, #8]
    4e9c:	702a      	strb	r2, [r5, #0]
    4e9e:	9a26      	ldr	r2, [sp, #152]	; 0x98
    4ea0:	3301      	adds	r3, #1
    4ea2:	6013      	str	r3, [r2, #0]
    4ea4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    4ea6:	2b00      	cmp	r3, #0
    4ea8:	f000 839e 	beq.w	55e8 <_dtoa_r+0xae0>
    4eac:	9804      	ldr	r0, [sp, #16]
    4eae:	601d      	str	r5, [r3, #0]
    4eb0:	b01b      	add	sp, #108	; 0x6c
    4eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4eb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4eb8:	2a00      	cmp	r2, #0
    4eba:	d03e      	beq.n	4f3a <_dtoa_r+0x432>
    4ebc:	9a24      	ldr	r2, [sp, #144]	; 0x90
    4ebe:	2a01      	cmp	r2, #1
    4ec0:	f340 8311 	ble.w	54e6 <_dtoa_r+0x9de>
    4ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ec6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4ec8:	1e5f      	subs	r7, r3, #1
    4eca:	42ba      	cmp	r2, r7
    4ecc:	f2c0 838f 	blt.w	55ee <_dtoa_r+0xae6>
    4ed0:	1bd7      	subs	r7, r2, r7
    4ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ed4:	2b00      	cmp	r3, #0
    4ed6:	f2c0 848b 	blt.w	57f0 <_dtoa_r+0xce8>
    4eda:	9d08      	ldr	r5, [sp, #32]
    4edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ede:	9a08      	ldr	r2, [sp, #32]
    4ee0:	441a      	add	r2, r3
    4ee2:	9208      	str	r2, [sp, #32]
    4ee4:	9a06      	ldr	r2, [sp, #24]
    4ee6:	2101      	movs	r1, #1
    4ee8:	441a      	add	r2, r3
    4eea:	4620      	mov	r0, r4
    4eec:	9206      	str	r2, [sp, #24]
    4eee:	f001 ff61 	bl	6db4 <__i2b>
    4ef2:	4606      	mov	r6, r0
    4ef4:	e024      	b.n	4f40 <_dtoa_r+0x438>
    4ef6:	2301      	movs	r3, #1
    4ef8:	930e      	str	r3, [sp, #56]	; 0x38
    4efa:	e6af      	b.n	4c5c <_dtoa_r+0x154>
    4efc:	9a08      	ldr	r2, [sp, #32]
    4efe:	9b02      	ldr	r3, [sp, #8]
    4f00:	1ad2      	subs	r2, r2, r3
    4f02:	425b      	negs	r3, r3
    4f04:	930c      	str	r3, [sp, #48]	; 0x30
    4f06:	2300      	movs	r3, #0
    4f08:	9208      	str	r2, [sp, #32]
    4f0a:	930d      	str	r3, [sp, #52]	; 0x34
    4f0c:	e6b8      	b.n	4c80 <_dtoa_r+0x178>
    4f0e:	f1c7 0301 	rsb	r3, r7, #1
    4f12:	9308      	str	r3, [sp, #32]
    4f14:	2300      	movs	r3, #0
    4f16:	9306      	str	r3, [sp, #24]
    4f18:	e6a7      	b.n	4c6a <_dtoa_r+0x162>
    4f1a:	9d02      	ldr	r5, [sp, #8]
    4f1c:	4628      	mov	r0, r5
    4f1e:	f002 ffcb 	bl	7eb8 <__aeabi_i2d>
    4f22:	4602      	mov	r2, r0
    4f24:	460b      	mov	r3, r1
    4f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4f2a:	f003 fa93 	bl	8454 <__aeabi_dcmpeq>
    4f2e:	2800      	cmp	r0, #0
    4f30:	f47f ae80 	bne.w	4c34 <_dtoa_r+0x12c>
    4f34:	1e6b      	subs	r3, r5, #1
    4f36:	9302      	str	r3, [sp, #8]
    4f38:	e67c      	b.n	4c34 <_dtoa_r+0x12c>
    4f3a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    4f3c:	9d08      	ldr	r5, [sp, #32]
    4f3e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4f40:	2d00      	cmp	r5, #0
    4f42:	dd0c      	ble.n	4f5e <_dtoa_r+0x456>
    4f44:	9906      	ldr	r1, [sp, #24]
    4f46:	2900      	cmp	r1, #0
    4f48:	460b      	mov	r3, r1
    4f4a:	dd08      	ble.n	4f5e <_dtoa_r+0x456>
    4f4c:	42a9      	cmp	r1, r5
    4f4e:	9a08      	ldr	r2, [sp, #32]
    4f50:	bfa8      	it	ge
    4f52:	462b      	movge	r3, r5
    4f54:	1ad2      	subs	r2, r2, r3
    4f56:	1aed      	subs	r5, r5, r3
    4f58:	1acb      	subs	r3, r1, r3
    4f5a:	9208      	str	r2, [sp, #32]
    4f5c:	9306      	str	r3, [sp, #24]
    4f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4f60:	b1d3      	cbz	r3, 4f98 <_dtoa_r+0x490>
    4f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4f64:	2b00      	cmp	r3, #0
    4f66:	f000 82b7 	beq.w	54d8 <_dtoa_r+0x9d0>
    4f6a:	2f00      	cmp	r7, #0
    4f6c:	dd10      	ble.n	4f90 <_dtoa_r+0x488>
    4f6e:	4631      	mov	r1, r6
    4f70:	463a      	mov	r2, r7
    4f72:	4620      	mov	r0, r4
    4f74:	f001 ffba 	bl	6eec <__pow5mult>
    4f78:	464a      	mov	r2, r9
    4f7a:	4601      	mov	r1, r0
    4f7c:	4606      	mov	r6, r0
    4f7e:	4620      	mov	r0, r4
    4f80:	f001 ff22 	bl	6dc8 <__multiply>
    4f84:	4649      	mov	r1, r9
    4f86:	4680      	mov	r8, r0
    4f88:	4620      	mov	r0, r4
    4f8a:	f001 fe79 	bl	6c80 <_Bfree>
    4f8e:	46c1      	mov	r9, r8
    4f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4f92:	1bda      	subs	r2, r3, r7
    4f94:	f040 82a1 	bne.w	54da <_dtoa_r+0x9d2>
    4f98:	2101      	movs	r1, #1
    4f9a:	4620      	mov	r0, r4
    4f9c:	f001 ff0a 	bl	6db4 <__i2b>
    4fa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4fa2:	2b00      	cmp	r3, #0
    4fa4:	4680      	mov	r8, r0
    4fa6:	dd1c      	ble.n	4fe2 <_dtoa_r+0x4da>
    4fa8:	4601      	mov	r1, r0
    4faa:	461a      	mov	r2, r3
    4fac:	4620      	mov	r0, r4
    4fae:	f001 ff9d 	bl	6eec <__pow5mult>
    4fb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4fb4:	2b01      	cmp	r3, #1
    4fb6:	4680      	mov	r8, r0
    4fb8:	f340 8254 	ble.w	5464 <_dtoa_r+0x95c>
    4fbc:	2300      	movs	r3, #0
    4fbe:	930c      	str	r3, [sp, #48]	; 0x30
    4fc0:	f8d8 3010 	ldr.w	r3, [r8, #16]
    4fc4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    4fc8:	6918      	ldr	r0, [r3, #16]
    4fca:	f001 fea3 	bl	6d14 <__hi0bits>
    4fce:	f1c0 0020 	rsb	r0, r0, #32
    4fd2:	e010      	b.n	4ff6 <_dtoa_r+0x4ee>
    4fd4:	f1c3 0520 	rsb	r5, r3, #32
    4fd8:	fa0a f005 	lsl.w	r0, sl, r5
    4fdc:	e674      	b.n	4cc8 <_dtoa_r+0x1c0>
    4fde:	900e      	str	r0, [sp, #56]	; 0x38
    4fe0:	e63c      	b.n	4c5c <_dtoa_r+0x154>
    4fe2:	9b24      	ldr	r3, [sp, #144]	; 0x90
    4fe4:	2b01      	cmp	r3, #1
    4fe6:	f340 8287 	ble.w	54f8 <_dtoa_r+0x9f0>
    4fea:	2300      	movs	r3, #0
    4fec:	930c      	str	r3, [sp, #48]	; 0x30
    4fee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4ff0:	2001      	movs	r0, #1
    4ff2:	2b00      	cmp	r3, #0
    4ff4:	d1e4      	bne.n	4fc0 <_dtoa_r+0x4b8>
    4ff6:	9a06      	ldr	r2, [sp, #24]
    4ff8:	4410      	add	r0, r2
    4ffa:	f010 001f 	ands.w	r0, r0, #31
    4ffe:	f000 80a1 	beq.w	5144 <_dtoa_r+0x63c>
    5002:	f1c0 0320 	rsb	r3, r0, #32
    5006:	2b04      	cmp	r3, #4
    5008:	f340 849e 	ble.w	5948 <_dtoa_r+0xe40>
    500c:	9b08      	ldr	r3, [sp, #32]
    500e:	f1c0 001c 	rsb	r0, r0, #28
    5012:	4403      	add	r3, r0
    5014:	9308      	str	r3, [sp, #32]
    5016:	4613      	mov	r3, r2
    5018:	4403      	add	r3, r0
    501a:	4405      	add	r5, r0
    501c:	9306      	str	r3, [sp, #24]
    501e:	9b08      	ldr	r3, [sp, #32]
    5020:	2b00      	cmp	r3, #0
    5022:	dd05      	ble.n	5030 <_dtoa_r+0x528>
    5024:	4649      	mov	r1, r9
    5026:	461a      	mov	r2, r3
    5028:	4620      	mov	r0, r4
    502a:	f001 ffaf 	bl	6f8c <__lshift>
    502e:	4681      	mov	r9, r0
    5030:	9b06      	ldr	r3, [sp, #24]
    5032:	2b00      	cmp	r3, #0
    5034:	dd05      	ble.n	5042 <_dtoa_r+0x53a>
    5036:	4641      	mov	r1, r8
    5038:	461a      	mov	r2, r3
    503a:	4620      	mov	r0, r4
    503c:	f001 ffa6 	bl	6f8c <__lshift>
    5040:	4680      	mov	r8, r0
    5042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5044:	2b00      	cmp	r3, #0
    5046:	f040 8086 	bne.w	5156 <_dtoa_r+0x64e>
    504a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    504c:	2b00      	cmp	r3, #0
    504e:	f340 8266 	ble.w	551e <_dtoa_r+0xa16>
    5052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5054:	2b00      	cmp	r3, #0
    5056:	f000 8098 	beq.w	518a <_dtoa_r+0x682>
    505a:	2d00      	cmp	r5, #0
    505c:	dd05      	ble.n	506a <_dtoa_r+0x562>
    505e:	4631      	mov	r1, r6
    5060:	462a      	mov	r2, r5
    5062:	4620      	mov	r0, r4
    5064:	f001 ff92 	bl	6f8c <__lshift>
    5068:	4606      	mov	r6, r0
    506a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    506c:	2b00      	cmp	r3, #0
    506e:	f040 8337 	bne.w	56e0 <_dtoa_r+0xbd8>
    5072:	9606      	str	r6, [sp, #24]
    5074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5076:	9a04      	ldr	r2, [sp, #16]
    5078:	f8dd b018 	ldr.w	fp, [sp, #24]
    507c:	3b01      	subs	r3, #1
    507e:	18d3      	adds	r3, r2, r3
    5080:	930b      	str	r3, [sp, #44]	; 0x2c
    5082:	f00a 0301 	and.w	r3, sl, #1
    5086:	930c      	str	r3, [sp, #48]	; 0x30
    5088:	4617      	mov	r7, r2
    508a:	46c2      	mov	sl, r8
    508c:	4651      	mov	r1, sl
    508e:	4648      	mov	r0, r9
    5090:	f7ff fca4 	bl	49dc <quorem>
    5094:	4631      	mov	r1, r6
    5096:	4605      	mov	r5, r0
    5098:	4648      	mov	r0, r9
    509a:	f001 ffc9 	bl	7030 <__mcmp>
    509e:	465a      	mov	r2, fp
    50a0:	900a      	str	r0, [sp, #40]	; 0x28
    50a2:	4651      	mov	r1, sl
    50a4:	4620      	mov	r0, r4
    50a6:	f001 ffdf 	bl	7068 <__mdiff>
    50aa:	68c2      	ldr	r2, [r0, #12]
    50ac:	4680      	mov	r8, r0
    50ae:	f105 0330 	add.w	r3, r5, #48	; 0x30
    50b2:	2a00      	cmp	r2, #0
    50b4:	f040 822b 	bne.w	550e <_dtoa_r+0xa06>
    50b8:	4601      	mov	r1, r0
    50ba:	4648      	mov	r0, r9
    50bc:	9308      	str	r3, [sp, #32]
    50be:	f001 ffb7 	bl	7030 <__mcmp>
    50c2:	4641      	mov	r1, r8
    50c4:	9006      	str	r0, [sp, #24]
    50c6:	4620      	mov	r0, r4
    50c8:	f001 fdda 	bl	6c80 <_Bfree>
    50cc:	9a06      	ldr	r2, [sp, #24]
    50ce:	9b08      	ldr	r3, [sp, #32]
    50d0:	b932      	cbnz	r2, 50e0 <_dtoa_r+0x5d8>
    50d2:	9924      	ldr	r1, [sp, #144]	; 0x90
    50d4:	b921      	cbnz	r1, 50e0 <_dtoa_r+0x5d8>
    50d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    50d8:	2a00      	cmp	r2, #0
    50da:	f000 83ef 	beq.w	58bc <_dtoa_r+0xdb4>
    50de:	9a24      	ldr	r2, [sp, #144]	; 0x90
    50e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    50e2:	2900      	cmp	r1, #0
    50e4:	f2c0 829f 	blt.w	5626 <_dtoa_r+0xb1e>
    50e8:	d105      	bne.n	50f6 <_dtoa_r+0x5ee>
    50ea:	9924      	ldr	r1, [sp, #144]	; 0x90
    50ec:	b919      	cbnz	r1, 50f6 <_dtoa_r+0x5ee>
    50ee:	990c      	ldr	r1, [sp, #48]	; 0x30
    50f0:	2900      	cmp	r1, #0
    50f2:	f000 8298 	beq.w	5626 <_dtoa_r+0xb1e>
    50f6:	2a00      	cmp	r2, #0
    50f8:	f300 8306 	bgt.w	5708 <_dtoa_r+0xc00>
    50fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    50fe:	703b      	strb	r3, [r7, #0]
    5100:	f107 0801 	add.w	r8, r7, #1
    5104:	4297      	cmp	r7, r2
    5106:	4645      	mov	r5, r8
    5108:	f000 830c 	beq.w	5724 <_dtoa_r+0xc1c>
    510c:	4649      	mov	r1, r9
    510e:	2300      	movs	r3, #0
    5110:	220a      	movs	r2, #10
    5112:	4620      	mov	r0, r4
    5114:	f001 fdbe 	bl	6c94 <__multadd>
    5118:	455e      	cmp	r6, fp
    511a:	4681      	mov	r9, r0
    511c:	4631      	mov	r1, r6
    511e:	f04f 0300 	mov.w	r3, #0
    5122:	f04f 020a 	mov.w	r2, #10
    5126:	4620      	mov	r0, r4
    5128:	f000 81eb 	beq.w	5502 <_dtoa_r+0x9fa>
    512c:	f001 fdb2 	bl	6c94 <__multadd>
    5130:	4659      	mov	r1, fp
    5132:	4606      	mov	r6, r0
    5134:	2300      	movs	r3, #0
    5136:	220a      	movs	r2, #10
    5138:	4620      	mov	r0, r4
    513a:	f001 fdab 	bl	6c94 <__multadd>
    513e:	4647      	mov	r7, r8
    5140:	4683      	mov	fp, r0
    5142:	e7a3      	b.n	508c <_dtoa_r+0x584>
    5144:	201c      	movs	r0, #28
    5146:	9b08      	ldr	r3, [sp, #32]
    5148:	4403      	add	r3, r0
    514a:	9308      	str	r3, [sp, #32]
    514c:	9b06      	ldr	r3, [sp, #24]
    514e:	4403      	add	r3, r0
    5150:	4405      	add	r5, r0
    5152:	9306      	str	r3, [sp, #24]
    5154:	e763      	b.n	501e <_dtoa_r+0x516>
    5156:	4641      	mov	r1, r8
    5158:	4648      	mov	r0, r9
    515a:	f001 ff69 	bl	7030 <__mcmp>
    515e:	2800      	cmp	r0, #0
    5160:	f6bf af73 	bge.w	504a <_dtoa_r+0x542>
    5164:	9f02      	ldr	r7, [sp, #8]
    5166:	4649      	mov	r1, r9
    5168:	2300      	movs	r3, #0
    516a:	220a      	movs	r2, #10
    516c:	4620      	mov	r0, r4
    516e:	3f01      	subs	r7, #1
    5170:	9702      	str	r7, [sp, #8]
    5172:	f001 fd8f 	bl	6c94 <__multadd>
    5176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5178:	4681      	mov	r9, r0
    517a:	2b00      	cmp	r3, #0
    517c:	f040 83b6 	bne.w	58ec <_dtoa_r+0xde4>
    5180:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5182:	2b00      	cmp	r3, #0
    5184:	f340 83bf 	ble.w	5906 <_dtoa_r+0xdfe>
    5188:	930a      	str	r3, [sp, #40]	; 0x28
    518a:	f8dd b010 	ldr.w	fp, [sp, #16]
    518e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    5190:	465d      	mov	r5, fp
    5192:	e002      	b.n	519a <_dtoa_r+0x692>
    5194:	f001 fd7e 	bl	6c94 <__multadd>
    5198:	4681      	mov	r9, r0
    519a:	4641      	mov	r1, r8
    519c:	4648      	mov	r0, r9
    519e:	f7ff fc1d 	bl	49dc <quorem>
    51a2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
    51a6:	f805 ab01 	strb.w	sl, [r5], #1
    51aa:	eba5 030b 	sub.w	r3, r5, fp
    51ae:	42bb      	cmp	r3, r7
    51b0:	f04f 020a 	mov.w	r2, #10
    51b4:	f04f 0300 	mov.w	r3, #0
    51b8:	4649      	mov	r1, r9
    51ba:	4620      	mov	r0, r4
    51bc:	dbea      	blt.n	5194 <_dtoa_r+0x68c>
    51be:	9b04      	ldr	r3, [sp, #16]
    51c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    51c2:	2a01      	cmp	r2, #1
    51c4:	bfac      	ite	ge
    51c6:	189b      	addge	r3, r3, r2
    51c8:	3301      	addlt	r3, #1
    51ca:	461d      	mov	r5, r3
    51cc:	f04f 0b00 	mov.w	fp, #0
    51d0:	4649      	mov	r1, r9
    51d2:	2201      	movs	r2, #1
    51d4:	4620      	mov	r0, r4
    51d6:	f001 fed9 	bl	6f8c <__lshift>
    51da:	4641      	mov	r1, r8
    51dc:	4681      	mov	r9, r0
    51de:	f001 ff27 	bl	7030 <__mcmp>
    51e2:	2800      	cmp	r0, #0
    51e4:	f340 823d 	ble.w	5662 <_dtoa_r+0xb5a>
    51e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    51ec:	9904      	ldr	r1, [sp, #16]
    51ee:	1e6b      	subs	r3, r5, #1
    51f0:	e004      	b.n	51fc <_dtoa_r+0x6f4>
    51f2:	428b      	cmp	r3, r1
    51f4:	f000 81ae 	beq.w	5554 <_dtoa_r+0xa4c>
    51f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    51fc:	2a39      	cmp	r2, #57	; 0x39
    51fe:	f103 0501 	add.w	r5, r3, #1
    5202:	d0f6      	beq.n	51f2 <_dtoa_r+0x6ea>
    5204:	3201      	adds	r2, #1
    5206:	701a      	strb	r2, [r3, #0]
    5208:	4641      	mov	r1, r8
    520a:	4620      	mov	r0, r4
    520c:	f001 fd38 	bl	6c80 <_Bfree>
    5210:	2e00      	cmp	r6, #0
    5212:	f43f ae3d 	beq.w	4e90 <_dtoa_r+0x388>
    5216:	f1bb 0f00 	cmp.w	fp, #0
    521a:	d005      	beq.n	5228 <_dtoa_r+0x720>
    521c:	45b3      	cmp	fp, r6
    521e:	d003      	beq.n	5228 <_dtoa_r+0x720>
    5220:	4659      	mov	r1, fp
    5222:	4620      	mov	r0, r4
    5224:	f001 fd2c 	bl	6c80 <_Bfree>
    5228:	4631      	mov	r1, r6
    522a:	4620      	mov	r0, r4
    522c:	f001 fd28 	bl	6c80 <_Bfree>
    5230:	e62e      	b.n	4e90 <_dtoa_r+0x388>
    5232:	2300      	movs	r3, #0
    5234:	930b      	str	r3, [sp, #44]	; 0x2c
    5236:	9b02      	ldr	r3, [sp, #8]
    5238:	9a25      	ldr	r2, [sp, #148]	; 0x94
    523a:	4413      	add	r3, r2
    523c:	930f      	str	r3, [sp, #60]	; 0x3c
    523e:	3301      	adds	r3, #1
    5240:	2b01      	cmp	r3, #1
    5242:	461f      	mov	r7, r3
    5244:	461e      	mov	r6, r3
    5246:	930a      	str	r3, [sp, #40]	; 0x28
    5248:	bfb8      	it	lt
    524a:	2701      	movlt	r7, #1
    524c:	2100      	movs	r1, #0
    524e:	2f17      	cmp	r7, #23
    5250:	6461      	str	r1, [r4, #68]	; 0x44
    5252:	d90a      	bls.n	526a <_dtoa_r+0x762>
    5254:	2201      	movs	r2, #1
    5256:	2304      	movs	r3, #4
    5258:	005b      	lsls	r3, r3, #1
    525a:	f103 0014 	add.w	r0, r3, #20
    525e:	4287      	cmp	r7, r0
    5260:	4611      	mov	r1, r2
    5262:	f102 0201 	add.w	r2, r2, #1
    5266:	d2f7      	bcs.n	5258 <_dtoa_r+0x750>
    5268:	6461      	str	r1, [r4, #68]	; 0x44
    526a:	4620      	mov	r0, r4
    526c:	f001 fce2 	bl	6c34 <_Balloc>
    5270:	2e0e      	cmp	r6, #14
    5272:	9004      	str	r0, [sp, #16]
    5274:	6420      	str	r0, [r4, #64]	; 0x40
    5276:	f63f ad41 	bhi.w	4cfc <_dtoa_r+0x1f4>
    527a:	2d00      	cmp	r5, #0
    527c:	f43f ad3e 	beq.w	4cfc <_dtoa_r+0x1f4>
    5280:	9902      	ldr	r1, [sp, #8]
    5282:	2900      	cmp	r1, #0
    5284:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
    5288:	f340 8202 	ble.w	5690 <_dtoa_r+0xb88>
    528c:	4bb8      	ldr	r3, [pc, #736]	; (5570 <_dtoa_r+0xa68>)
    528e:	f001 020f 	and.w	r2, r1, #15
    5292:	110d      	asrs	r5, r1, #4
    5294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5298:	06e9      	lsls	r1, r5, #27
    529a:	e9d3 6700 	ldrd	r6, r7, [r3]
    529e:	f140 81ae 	bpl.w	55fe <_dtoa_r+0xaf6>
    52a2:	4bb4      	ldr	r3, [pc, #720]	; (5574 <_dtoa_r+0xa6c>)
    52a4:	4650      	mov	r0, sl
    52a6:	4659      	mov	r1, fp
    52a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    52ac:	f002 ff94 	bl	81d8 <__aeabi_ddiv>
    52b0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    52b4:	f005 050f 	and.w	r5, r5, #15
    52b8:	f04f 0a03 	mov.w	sl, #3
    52bc:	b18d      	cbz	r5, 52e2 <_dtoa_r+0x7da>
    52be:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 5574 <_dtoa_r+0xa6c>
    52c2:	07ea      	lsls	r2, r5, #31
    52c4:	d509      	bpl.n	52da <_dtoa_r+0x7d2>
    52c6:	4630      	mov	r0, r6
    52c8:	4639      	mov	r1, r7
    52ca:	e9d8 2300 	ldrd	r2, r3, [r8]
    52ce:	f002 fe59 	bl	7f84 <__aeabi_dmul>
    52d2:	f10a 0a01 	add.w	sl, sl, #1
    52d6:	4606      	mov	r6, r0
    52d8:	460f      	mov	r7, r1
    52da:	106d      	asrs	r5, r5, #1
    52dc:	f108 0808 	add.w	r8, r8, #8
    52e0:	d1ef      	bne.n	52c2 <_dtoa_r+0x7ba>
    52e2:	463b      	mov	r3, r7
    52e4:	4632      	mov	r2, r6
    52e6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    52ea:	f002 ff75 	bl	81d8 <__aeabi_ddiv>
    52ee:	4607      	mov	r7, r0
    52f0:	4688      	mov	r8, r1
    52f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    52f4:	b143      	cbz	r3, 5308 <_dtoa_r+0x800>
    52f6:	2200      	movs	r2, #0
    52f8:	4b9f      	ldr	r3, [pc, #636]	; (5578 <_dtoa_r+0xa70>)
    52fa:	4638      	mov	r0, r7
    52fc:	4641      	mov	r1, r8
    52fe:	f003 f8b3 	bl	8468 <__aeabi_dcmplt>
    5302:	2800      	cmp	r0, #0
    5304:	f040 8286 	bne.w	5814 <_dtoa_r+0xd0c>
    5308:	4650      	mov	r0, sl
    530a:	f002 fdd5 	bl	7eb8 <__aeabi_i2d>
    530e:	463a      	mov	r2, r7
    5310:	4643      	mov	r3, r8
    5312:	f002 fe37 	bl	7f84 <__aeabi_dmul>
    5316:	4b99      	ldr	r3, [pc, #612]	; (557c <_dtoa_r+0xa74>)
    5318:	2200      	movs	r2, #0
    531a:	f002 fc81 	bl	7c20 <__adddf3>
    531e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5320:	4605      	mov	r5, r0
    5322:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    5326:	2b00      	cmp	r3, #0
    5328:	f000 813e 	beq.w	55a8 <_dtoa_r+0xaa0>
    532c:	9b02      	ldr	r3, [sp, #8]
    532e:	9315      	str	r3, [sp, #84]	; 0x54
    5330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5332:	9312      	str	r3, [sp, #72]	; 0x48
    5334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5336:	2b00      	cmp	r3, #0
    5338:	f000 81fa 	beq.w	5730 <_dtoa_r+0xc28>
    533c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    533e:	4b8c      	ldr	r3, [pc, #560]	; (5570 <_dtoa_r+0xa68>)
    5340:	498f      	ldr	r1, [pc, #572]	; (5580 <_dtoa_r+0xa78>)
    5342:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5346:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    534a:	2000      	movs	r0, #0
    534c:	f002 ff44 	bl	81d8 <__aeabi_ddiv>
    5350:	462a      	mov	r2, r5
    5352:	4633      	mov	r3, r6
    5354:	f002 fc62 	bl	7c1c <__aeabi_dsub>
    5358:	4682      	mov	sl, r0
    535a:	468b      	mov	fp, r1
    535c:	4638      	mov	r0, r7
    535e:	4641      	mov	r1, r8
    5360:	f003 f8c0 	bl	84e4 <__aeabi_d2iz>
    5364:	4605      	mov	r5, r0
    5366:	f002 fda7 	bl	7eb8 <__aeabi_i2d>
    536a:	4602      	mov	r2, r0
    536c:	460b      	mov	r3, r1
    536e:	4638      	mov	r0, r7
    5370:	4641      	mov	r1, r8
    5372:	f002 fc53 	bl	7c1c <__aeabi_dsub>
    5376:	3530      	adds	r5, #48	; 0x30
    5378:	fa5f f885 	uxtb.w	r8, r5
    537c:	9d04      	ldr	r5, [sp, #16]
    537e:	4606      	mov	r6, r0
    5380:	460f      	mov	r7, r1
    5382:	f885 8000 	strb.w	r8, [r5]
    5386:	4602      	mov	r2, r0
    5388:	460b      	mov	r3, r1
    538a:	4650      	mov	r0, sl
    538c:	4659      	mov	r1, fp
    538e:	3501      	adds	r5, #1
    5390:	f003 f888 	bl	84a4 <__aeabi_dcmpgt>
    5394:	2800      	cmp	r0, #0
    5396:	d154      	bne.n	5442 <_dtoa_r+0x93a>
    5398:	4632      	mov	r2, r6
    539a:	463b      	mov	r3, r7
    539c:	2000      	movs	r0, #0
    539e:	4976      	ldr	r1, [pc, #472]	; (5578 <_dtoa_r+0xa70>)
    53a0:	f002 fc3c 	bl	7c1c <__aeabi_dsub>
    53a4:	4602      	mov	r2, r0
    53a6:	460b      	mov	r3, r1
    53a8:	4650      	mov	r0, sl
    53aa:	4659      	mov	r1, fp
    53ac:	f003 f87a 	bl	84a4 <__aeabi_dcmpgt>
    53b0:	2800      	cmp	r0, #0
    53b2:	f040 8270 	bne.w	5896 <_dtoa_r+0xd8e>
    53b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
    53b8:	2a01      	cmp	r2, #1
    53ba:	f000 8111 	beq.w	55e0 <_dtoa_r+0xad8>
    53be:	9b12      	ldr	r3, [sp, #72]	; 0x48
    53c0:	9a04      	ldr	r2, [sp, #16]
    53c2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    53c6:	4413      	add	r3, r2
    53c8:	4699      	mov	r9, r3
    53ca:	e00d      	b.n	53e8 <_dtoa_r+0x8e0>
    53cc:	2000      	movs	r0, #0
    53ce:	496a      	ldr	r1, [pc, #424]	; (5578 <_dtoa_r+0xa70>)
    53d0:	f002 fc24 	bl	7c1c <__aeabi_dsub>
    53d4:	4652      	mov	r2, sl
    53d6:	465b      	mov	r3, fp
    53d8:	f003 f846 	bl	8468 <__aeabi_dcmplt>
    53dc:	2800      	cmp	r0, #0
    53de:	f040 8258 	bne.w	5892 <_dtoa_r+0xd8a>
    53e2:	454d      	cmp	r5, r9
    53e4:	f000 80fa 	beq.w	55dc <_dtoa_r+0xad4>
    53e8:	4650      	mov	r0, sl
    53ea:	4659      	mov	r1, fp
    53ec:	2200      	movs	r2, #0
    53ee:	4b65      	ldr	r3, [pc, #404]	; (5584 <_dtoa_r+0xa7c>)
    53f0:	f002 fdc8 	bl	7f84 <__aeabi_dmul>
    53f4:	2200      	movs	r2, #0
    53f6:	4b63      	ldr	r3, [pc, #396]	; (5584 <_dtoa_r+0xa7c>)
    53f8:	4682      	mov	sl, r0
    53fa:	468b      	mov	fp, r1
    53fc:	4630      	mov	r0, r6
    53fe:	4639      	mov	r1, r7
    5400:	f002 fdc0 	bl	7f84 <__aeabi_dmul>
    5404:	460f      	mov	r7, r1
    5406:	4606      	mov	r6, r0
    5408:	f003 f86c 	bl	84e4 <__aeabi_d2iz>
    540c:	4680      	mov	r8, r0
    540e:	f002 fd53 	bl	7eb8 <__aeabi_i2d>
    5412:	4602      	mov	r2, r0
    5414:	460b      	mov	r3, r1
    5416:	4630      	mov	r0, r6
    5418:	4639      	mov	r1, r7
    541a:	f002 fbff 	bl	7c1c <__aeabi_dsub>
    541e:	f108 0830 	add.w	r8, r8, #48	; 0x30
    5422:	fa5f f888 	uxtb.w	r8, r8
    5426:	4652      	mov	r2, sl
    5428:	465b      	mov	r3, fp
    542a:	f805 8b01 	strb.w	r8, [r5], #1
    542e:	4606      	mov	r6, r0
    5430:	460f      	mov	r7, r1
    5432:	f003 f819 	bl	8468 <__aeabi_dcmplt>
    5436:	4632      	mov	r2, r6
    5438:	463b      	mov	r3, r7
    543a:	2800      	cmp	r0, #0
    543c:	d0c6      	beq.n	53cc <_dtoa_r+0x8c4>
    543e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    5442:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5444:	9302      	str	r3, [sp, #8]
    5446:	e523      	b.n	4e90 <_dtoa_r+0x388>
    5448:	2300      	movs	r3, #0
    544a:	930b      	str	r3, [sp, #44]	; 0x2c
    544c:	9b25      	ldr	r3, [sp, #148]	; 0x94
    544e:	2b00      	cmp	r3, #0
    5450:	f340 80dc 	ble.w	560c <_dtoa_r+0xb04>
    5454:	461f      	mov	r7, r3
    5456:	461e      	mov	r6, r3
    5458:	930f      	str	r3, [sp, #60]	; 0x3c
    545a:	930a      	str	r3, [sp, #40]	; 0x28
    545c:	e6f6      	b.n	524c <_dtoa_r+0x744>
    545e:	2301      	movs	r3, #1
    5460:	930b      	str	r3, [sp, #44]	; 0x2c
    5462:	e7f3      	b.n	544c <_dtoa_r+0x944>
    5464:	f1ba 0f00 	cmp.w	sl, #0
    5468:	f47f ada8 	bne.w	4fbc <_dtoa_r+0x4b4>
    546c:	f3cb 0313 	ubfx	r3, fp, #0, #20
    5470:	2b00      	cmp	r3, #0
    5472:	f47f adba 	bne.w	4fea <_dtoa_r+0x4e2>
    5476:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
    547a:	0d3f      	lsrs	r7, r7, #20
    547c:	053f      	lsls	r7, r7, #20
    547e:	2f00      	cmp	r7, #0
    5480:	f000 820d 	beq.w	589e <_dtoa_r+0xd96>
    5484:	9b08      	ldr	r3, [sp, #32]
    5486:	3301      	adds	r3, #1
    5488:	9308      	str	r3, [sp, #32]
    548a:	9b06      	ldr	r3, [sp, #24]
    548c:	3301      	adds	r3, #1
    548e:	9306      	str	r3, [sp, #24]
    5490:	2301      	movs	r3, #1
    5492:	930c      	str	r3, [sp, #48]	; 0x30
    5494:	e5ab      	b.n	4fee <_dtoa_r+0x4e6>
    5496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5498:	2b00      	cmp	r3, #0
    549a:	f73f ac42 	bgt.w	4d22 <_dtoa_r+0x21a>
    549e:	f040 8221 	bne.w	58e4 <_dtoa_r+0xddc>
    54a2:	2200      	movs	r2, #0
    54a4:	4b38      	ldr	r3, [pc, #224]	; (5588 <_dtoa_r+0xa80>)
    54a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    54aa:	f002 fd6b 	bl	7f84 <__aeabi_dmul>
    54ae:	4652      	mov	r2, sl
    54b0:	465b      	mov	r3, fp
    54b2:	f002 ffed 	bl	8490 <__aeabi_dcmpge>
    54b6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    54ba:	4646      	mov	r6, r8
    54bc:	2800      	cmp	r0, #0
    54be:	d041      	beq.n	5544 <_dtoa_r+0xa3c>
    54c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
    54c2:	9d04      	ldr	r5, [sp, #16]
    54c4:	43db      	mvns	r3, r3
    54c6:	9302      	str	r3, [sp, #8]
    54c8:	4641      	mov	r1, r8
    54ca:	4620      	mov	r0, r4
    54cc:	f001 fbd8 	bl	6c80 <_Bfree>
    54d0:	2e00      	cmp	r6, #0
    54d2:	f43f acdd 	beq.w	4e90 <_dtoa_r+0x388>
    54d6:	e6a7      	b.n	5228 <_dtoa_r+0x720>
    54d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    54da:	4649      	mov	r1, r9
    54dc:	4620      	mov	r0, r4
    54de:	f001 fd05 	bl	6eec <__pow5mult>
    54e2:	4681      	mov	r9, r0
    54e4:	e558      	b.n	4f98 <_dtoa_r+0x490>
    54e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
    54e8:	2a00      	cmp	r2, #0
    54ea:	f000 8187 	beq.w	57fc <_dtoa_r+0xcf4>
    54ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
    54f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    54f4:	9d08      	ldr	r5, [sp, #32]
    54f6:	e4f2      	b.n	4ede <_dtoa_r+0x3d6>
    54f8:	f1ba 0f00 	cmp.w	sl, #0
    54fc:	f47f ad75 	bne.w	4fea <_dtoa_r+0x4e2>
    5500:	e7b4      	b.n	546c <_dtoa_r+0x964>
    5502:	f001 fbc7 	bl	6c94 <__multadd>
    5506:	4647      	mov	r7, r8
    5508:	4606      	mov	r6, r0
    550a:	4683      	mov	fp, r0
    550c:	e5be      	b.n	508c <_dtoa_r+0x584>
    550e:	4601      	mov	r1, r0
    5510:	4620      	mov	r0, r4
    5512:	9306      	str	r3, [sp, #24]
    5514:	f001 fbb4 	bl	6c80 <_Bfree>
    5518:	2201      	movs	r2, #1
    551a:	9b06      	ldr	r3, [sp, #24]
    551c:	e5e0      	b.n	50e0 <_dtoa_r+0x5d8>
    551e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5520:	2b02      	cmp	r3, #2
    5522:	f77f ad96 	ble.w	5052 <_dtoa_r+0x54a>
    5526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5528:	2b00      	cmp	r3, #0
    552a:	d1c9      	bne.n	54c0 <_dtoa_r+0x9b8>
    552c:	4641      	mov	r1, r8
    552e:	2205      	movs	r2, #5
    5530:	4620      	mov	r0, r4
    5532:	f001 fbaf 	bl	6c94 <__multadd>
    5536:	4601      	mov	r1, r0
    5538:	4680      	mov	r8, r0
    553a:	4648      	mov	r0, r9
    553c:	f001 fd78 	bl	7030 <__mcmp>
    5540:	2800      	cmp	r0, #0
    5542:	ddbd      	ble.n	54c0 <_dtoa_r+0x9b8>
    5544:	9a02      	ldr	r2, [sp, #8]
    5546:	9904      	ldr	r1, [sp, #16]
    5548:	2331      	movs	r3, #49	; 0x31
    554a:	3201      	adds	r2, #1
    554c:	9202      	str	r2, [sp, #8]
    554e:	700b      	strb	r3, [r1, #0]
    5550:	1c4d      	adds	r5, r1, #1
    5552:	e7b9      	b.n	54c8 <_dtoa_r+0x9c0>
    5554:	9a02      	ldr	r2, [sp, #8]
    5556:	3201      	adds	r2, #1
    5558:	9202      	str	r2, [sp, #8]
    555a:	9a04      	ldr	r2, [sp, #16]
    555c:	2331      	movs	r3, #49	; 0x31
    555e:	7013      	strb	r3, [r2, #0]
    5560:	e652      	b.n	5208 <_dtoa_r+0x700>
    5562:	2301      	movs	r3, #1
    5564:	930b      	str	r3, [sp, #44]	; 0x2c
    5566:	e666      	b.n	5236 <_dtoa_r+0x72e>
    5568:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    556c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    556e:	e48f      	b.n	4e90 <_dtoa_r+0x388>
    5570:	00008950 	.word	0x00008950
    5574:	00008928 	.word	0x00008928
    5578:	3ff00000 	.word	0x3ff00000
    557c:	401c0000 	.word	0x401c0000
    5580:	3fe00000 	.word	0x3fe00000
    5584:	40240000 	.word	0x40240000
    5588:	40140000 	.word	0x40140000
    558c:	4650      	mov	r0, sl
    558e:	f002 fc93 	bl	7eb8 <__aeabi_i2d>
    5592:	463a      	mov	r2, r7
    5594:	4643      	mov	r3, r8
    5596:	f002 fcf5 	bl	7f84 <__aeabi_dmul>
    559a:	2200      	movs	r2, #0
    559c:	4bc1      	ldr	r3, [pc, #772]	; (58a4 <_dtoa_r+0xd9c>)
    559e:	f002 fb3f 	bl	7c20 <__adddf3>
    55a2:	4605      	mov	r5, r0
    55a4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    55a8:	4641      	mov	r1, r8
    55aa:	2200      	movs	r2, #0
    55ac:	4bbe      	ldr	r3, [pc, #760]	; (58a8 <_dtoa_r+0xda0>)
    55ae:	4638      	mov	r0, r7
    55b0:	f002 fb34 	bl	7c1c <__aeabi_dsub>
    55b4:	462a      	mov	r2, r5
    55b6:	4633      	mov	r3, r6
    55b8:	4682      	mov	sl, r0
    55ba:	468b      	mov	fp, r1
    55bc:	f002 ff72 	bl	84a4 <__aeabi_dcmpgt>
    55c0:	4680      	mov	r8, r0
    55c2:	2800      	cmp	r0, #0
    55c4:	f040 8110 	bne.w	57e8 <_dtoa_r+0xce0>
    55c8:	462a      	mov	r2, r5
    55ca:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    55ce:	4650      	mov	r0, sl
    55d0:	4659      	mov	r1, fp
    55d2:	f002 ff49 	bl	8468 <__aeabi_dcmplt>
    55d6:	b118      	cbz	r0, 55e0 <_dtoa_r+0xad8>
    55d8:	4646      	mov	r6, r8
    55da:	e771      	b.n	54c0 <_dtoa_r+0x9b8>
    55dc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    55e0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
    55e4:	f7ff bb8a 	b.w	4cfc <_dtoa_r+0x1f4>
    55e8:	9804      	ldr	r0, [sp, #16]
    55ea:	f7ff babb 	b.w	4b64 <_dtoa_r+0x5c>
    55ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    55f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    55f2:	970c      	str	r7, [sp, #48]	; 0x30
    55f4:	1afb      	subs	r3, r7, r3
    55f6:	441a      	add	r2, r3
    55f8:	920d      	str	r2, [sp, #52]	; 0x34
    55fa:	2700      	movs	r7, #0
    55fc:	e469      	b.n	4ed2 <_dtoa_r+0x3ca>
    55fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    5602:	f04f 0a02 	mov.w	sl, #2
    5606:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    560a:	e657      	b.n	52bc <_dtoa_r+0x7b4>
    560c:	2100      	movs	r1, #0
    560e:	2301      	movs	r3, #1
    5610:	6461      	str	r1, [r4, #68]	; 0x44
    5612:	4620      	mov	r0, r4
    5614:	9325      	str	r3, [sp, #148]	; 0x94
    5616:	f001 fb0d 	bl	6c34 <_Balloc>
    561a:	9b25      	ldr	r3, [sp, #148]	; 0x94
    561c:	9004      	str	r0, [sp, #16]
    561e:	6420      	str	r0, [r4, #64]	; 0x40
    5620:	930a      	str	r3, [sp, #40]	; 0x28
    5622:	930f      	str	r3, [sp, #60]	; 0x3c
    5624:	e629      	b.n	527a <_dtoa_r+0x772>
    5626:	2a00      	cmp	r2, #0
    5628:	46d0      	mov	r8, sl
    562a:	f8cd b018 	str.w	fp, [sp, #24]
    562e:	469a      	mov	sl, r3
    5630:	dd11      	ble.n	5656 <_dtoa_r+0xb4e>
    5632:	4649      	mov	r1, r9
    5634:	2201      	movs	r2, #1
    5636:	4620      	mov	r0, r4
    5638:	f001 fca8 	bl	6f8c <__lshift>
    563c:	4641      	mov	r1, r8
    563e:	4681      	mov	r9, r0
    5640:	f001 fcf6 	bl	7030 <__mcmp>
    5644:	2800      	cmp	r0, #0
    5646:	f340 8146 	ble.w	58d6 <_dtoa_r+0xdce>
    564a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
    564e:	f000 8106 	beq.w	585e <_dtoa_r+0xd56>
    5652:	f105 0a31 	add.w	sl, r5, #49	; 0x31
    5656:	46b3      	mov	fp, r6
    5658:	f887 a000 	strb.w	sl, [r7]
    565c:	1c7d      	adds	r5, r7, #1
    565e:	9e06      	ldr	r6, [sp, #24]
    5660:	e5d2      	b.n	5208 <_dtoa_r+0x700>
    5662:	d104      	bne.n	566e <_dtoa_r+0xb66>
    5664:	f01a 0f01 	tst.w	sl, #1
    5668:	d001      	beq.n	566e <_dtoa_r+0xb66>
    566a:	e5bd      	b.n	51e8 <_dtoa_r+0x6e0>
    566c:	4615      	mov	r5, r2
    566e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    5672:	2b30      	cmp	r3, #48	; 0x30
    5674:	f105 32ff 	add.w	r2, r5, #4294967295
    5678:	d0f8      	beq.n	566c <_dtoa_r+0xb64>
    567a:	e5c5      	b.n	5208 <_dtoa_r+0x700>
    567c:	9904      	ldr	r1, [sp, #16]
    567e:	2230      	movs	r2, #48	; 0x30
    5680:	700a      	strb	r2, [r1, #0]
    5682:	9a02      	ldr	r2, [sp, #8]
    5684:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    5688:	3201      	adds	r2, #1
    568a:	9202      	str	r2, [sp, #8]
    568c:	f7ff bbfc 	b.w	4e88 <_dtoa_r+0x380>
    5690:	f000 80bb 	beq.w	580a <_dtoa_r+0xd02>
    5694:	9b02      	ldr	r3, [sp, #8]
    5696:	425d      	negs	r5, r3
    5698:	4b84      	ldr	r3, [pc, #528]	; (58ac <_dtoa_r+0xda4>)
    569a:	f005 020f 	and.w	r2, r5, #15
    569e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    56a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    56a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    56aa:	f002 fc6b 	bl	7f84 <__aeabi_dmul>
    56ae:	112d      	asrs	r5, r5, #4
    56b0:	4607      	mov	r7, r0
    56b2:	4688      	mov	r8, r1
    56b4:	f000 812c 	beq.w	5910 <_dtoa_r+0xe08>
    56b8:	4e7d      	ldr	r6, [pc, #500]	; (58b0 <_dtoa_r+0xda8>)
    56ba:	f04f 0a02 	mov.w	sl, #2
    56be:	07eb      	lsls	r3, r5, #31
    56c0:	d509      	bpl.n	56d6 <_dtoa_r+0xbce>
    56c2:	4638      	mov	r0, r7
    56c4:	4641      	mov	r1, r8
    56c6:	e9d6 2300 	ldrd	r2, r3, [r6]
    56ca:	f002 fc5b 	bl	7f84 <__aeabi_dmul>
    56ce:	f10a 0a01 	add.w	sl, sl, #1
    56d2:	4607      	mov	r7, r0
    56d4:	4688      	mov	r8, r1
    56d6:	106d      	asrs	r5, r5, #1
    56d8:	f106 0608 	add.w	r6, r6, #8
    56dc:	d1ef      	bne.n	56be <_dtoa_r+0xbb6>
    56de:	e608      	b.n	52f2 <_dtoa_r+0x7ea>
    56e0:	6871      	ldr	r1, [r6, #4]
    56e2:	4620      	mov	r0, r4
    56e4:	f001 faa6 	bl	6c34 <_Balloc>
    56e8:	6933      	ldr	r3, [r6, #16]
    56ea:	3302      	adds	r3, #2
    56ec:	009a      	lsls	r2, r3, #2
    56ee:	4605      	mov	r5, r0
    56f0:	f106 010c 	add.w	r1, r6, #12
    56f4:	300c      	adds	r0, #12
    56f6:	f001 f993 	bl	6a20 <memcpy>
    56fa:	4629      	mov	r1, r5
    56fc:	2201      	movs	r2, #1
    56fe:	4620      	mov	r0, r4
    5700:	f001 fc44 	bl	6f8c <__lshift>
    5704:	9006      	str	r0, [sp, #24]
    5706:	e4b5      	b.n	5074 <_dtoa_r+0x56c>
    5708:	2b39      	cmp	r3, #57	; 0x39
    570a:	f8cd b018 	str.w	fp, [sp, #24]
    570e:	46d0      	mov	r8, sl
    5710:	f000 80a5 	beq.w	585e <_dtoa_r+0xd56>
    5714:	f103 0a01 	add.w	sl, r3, #1
    5718:	46b3      	mov	fp, r6
    571a:	f887 a000 	strb.w	sl, [r7]
    571e:	1c7d      	adds	r5, r7, #1
    5720:	9e06      	ldr	r6, [sp, #24]
    5722:	e571      	b.n	5208 <_dtoa_r+0x700>
    5724:	465a      	mov	r2, fp
    5726:	46d0      	mov	r8, sl
    5728:	46b3      	mov	fp, r6
    572a:	469a      	mov	sl, r3
    572c:	4616      	mov	r6, r2
    572e:	e54f      	b.n	51d0 <_dtoa_r+0x6c8>
    5730:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5732:	495e      	ldr	r1, [pc, #376]	; (58ac <_dtoa_r+0xda4>)
    5734:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    5738:	462a      	mov	r2, r5
    573a:	4633      	mov	r3, r6
    573c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    5740:	f002 fc20 	bl	7f84 <__aeabi_dmul>
    5744:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
    5748:	4638      	mov	r0, r7
    574a:	4641      	mov	r1, r8
    574c:	f002 feca 	bl	84e4 <__aeabi_d2iz>
    5750:	4605      	mov	r5, r0
    5752:	f002 fbb1 	bl	7eb8 <__aeabi_i2d>
    5756:	460b      	mov	r3, r1
    5758:	4602      	mov	r2, r0
    575a:	4641      	mov	r1, r8
    575c:	4638      	mov	r0, r7
    575e:	f002 fa5d 	bl	7c1c <__aeabi_dsub>
    5762:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5764:	460f      	mov	r7, r1
    5766:	9904      	ldr	r1, [sp, #16]
    5768:	3530      	adds	r5, #48	; 0x30
    576a:	2b01      	cmp	r3, #1
    576c:	700d      	strb	r5, [r1, #0]
    576e:	4606      	mov	r6, r0
    5770:	f101 0501 	add.w	r5, r1, #1
    5774:	d026      	beq.n	57c4 <_dtoa_r+0xcbc>
    5776:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5778:	9a04      	ldr	r2, [sp, #16]
    577a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 58b8 <_dtoa_r+0xdb0>
    577e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    5782:	4413      	add	r3, r2
    5784:	f04f 0a00 	mov.w	sl, #0
    5788:	4699      	mov	r9, r3
    578a:	4652      	mov	r2, sl
    578c:	465b      	mov	r3, fp
    578e:	4630      	mov	r0, r6
    5790:	4639      	mov	r1, r7
    5792:	f002 fbf7 	bl	7f84 <__aeabi_dmul>
    5796:	460f      	mov	r7, r1
    5798:	4606      	mov	r6, r0
    579a:	f002 fea3 	bl	84e4 <__aeabi_d2iz>
    579e:	4680      	mov	r8, r0
    57a0:	f002 fb8a 	bl	7eb8 <__aeabi_i2d>
    57a4:	f108 0830 	add.w	r8, r8, #48	; 0x30
    57a8:	4602      	mov	r2, r0
    57aa:	460b      	mov	r3, r1
    57ac:	4630      	mov	r0, r6
    57ae:	4639      	mov	r1, r7
    57b0:	f002 fa34 	bl	7c1c <__aeabi_dsub>
    57b4:	f805 8b01 	strb.w	r8, [r5], #1
    57b8:	454d      	cmp	r5, r9
    57ba:	4606      	mov	r6, r0
    57bc:	460f      	mov	r7, r1
    57be:	d1e4      	bne.n	578a <_dtoa_r+0xc82>
    57c0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    57c4:	4b3b      	ldr	r3, [pc, #236]	; (58b4 <_dtoa_r+0xdac>)
    57c6:	2200      	movs	r2, #0
    57c8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    57cc:	f002 fa28 	bl	7c20 <__adddf3>
    57d0:	4632      	mov	r2, r6
    57d2:	463b      	mov	r3, r7
    57d4:	f002 fe48 	bl	8468 <__aeabi_dcmplt>
    57d8:	2800      	cmp	r0, #0
    57da:	d046      	beq.n	586a <_dtoa_r+0xd62>
    57dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
    57de:	9302      	str	r3, [sp, #8]
    57e0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    57e4:	f7ff bb43 	b.w	4e6e <_dtoa_r+0x366>
    57e8:	f04f 0800 	mov.w	r8, #0
    57ec:	4646      	mov	r6, r8
    57ee:	e6a9      	b.n	5544 <_dtoa_r+0xa3c>
    57f0:	9b08      	ldr	r3, [sp, #32]
    57f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    57f4:	1a9d      	subs	r5, r3, r2
    57f6:	2300      	movs	r3, #0
    57f8:	f7ff bb71 	b.w	4ede <_dtoa_r+0x3d6>
    57fc:	9b18      	ldr	r3, [sp, #96]	; 0x60
    57fe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    5800:	9d08      	ldr	r5, [sp, #32]
    5802:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    5806:	f7ff bb6a 	b.w	4ede <_dtoa_r+0x3d6>
    580a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
    580e:	f04f 0a02 	mov.w	sl, #2
    5812:	e56e      	b.n	52f2 <_dtoa_r+0x7ea>
    5814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5816:	2b00      	cmp	r3, #0
    5818:	f43f aeb8 	beq.w	558c <_dtoa_r+0xa84>
    581c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    581e:	2b00      	cmp	r3, #0
    5820:	f77f aede 	ble.w	55e0 <_dtoa_r+0xad8>
    5824:	2200      	movs	r2, #0
    5826:	4b24      	ldr	r3, [pc, #144]	; (58b8 <_dtoa_r+0xdb0>)
    5828:	4638      	mov	r0, r7
    582a:	4641      	mov	r1, r8
    582c:	f002 fbaa 	bl	7f84 <__aeabi_dmul>
    5830:	4607      	mov	r7, r0
    5832:	4688      	mov	r8, r1
    5834:	f10a 0001 	add.w	r0, sl, #1
    5838:	f002 fb3e 	bl	7eb8 <__aeabi_i2d>
    583c:	463a      	mov	r2, r7
    583e:	4643      	mov	r3, r8
    5840:	f002 fba0 	bl	7f84 <__aeabi_dmul>
    5844:	2200      	movs	r2, #0
    5846:	4b17      	ldr	r3, [pc, #92]	; (58a4 <_dtoa_r+0xd9c>)
    5848:	f002 f9ea 	bl	7c20 <__adddf3>
    584c:	9a02      	ldr	r2, [sp, #8]
    584e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5850:	9312      	str	r3, [sp, #72]	; 0x48
    5852:	3a01      	subs	r2, #1
    5854:	4605      	mov	r5, r0
    5856:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    585a:	9215      	str	r2, [sp, #84]	; 0x54
    585c:	e56a      	b.n	5334 <_dtoa_r+0x82c>
    585e:	2239      	movs	r2, #57	; 0x39
    5860:	46b3      	mov	fp, r6
    5862:	703a      	strb	r2, [r7, #0]
    5864:	9e06      	ldr	r6, [sp, #24]
    5866:	1c7d      	adds	r5, r7, #1
    5868:	e4c0      	b.n	51ec <_dtoa_r+0x6e4>
    586a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
    586e:	2000      	movs	r0, #0
    5870:	4910      	ldr	r1, [pc, #64]	; (58b4 <_dtoa_r+0xdac>)
    5872:	f002 f9d3 	bl	7c1c <__aeabi_dsub>
    5876:	4632      	mov	r2, r6
    5878:	463b      	mov	r3, r7
    587a:	f002 fe13 	bl	84a4 <__aeabi_dcmpgt>
    587e:	b908      	cbnz	r0, 5884 <_dtoa_r+0xd7c>
    5880:	e6ae      	b.n	55e0 <_dtoa_r+0xad8>
    5882:	4615      	mov	r5, r2
    5884:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    5888:	2b30      	cmp	r3, #48	; 0x30
    588a:	f105 32ff 	add.w	r2, r5, #4294967295
    588e:	d0f8      	beq.n	5882 <_dtoa_r+0xd7a>
    5890:	e5d7      	b.n	5442 <_dtoa_r+0x93a>
    5892:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    5896:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5898:	9302      	str	r3, [sp, #8]
    589a:	f7ff bae8 	b.w	4e6e <_dtoa_r+0x366>
    589e:	970c      	str	r7, [sp, #48]	; 0x30
    58a0:	f7ff bba5 	b.w	4fee <_dtoa_r+0x4e6>
    58a4:	401c0000 	.word	0x401c0000
    58a8:	40140000 	.word	0x40140000
    58ac:	00008950 	.word	0x00008950
    58b0:	00008928 	.word	0x00008928
    58b4:	3fe00000 	.word	0x3fe00000
    58b8:	40240000 	.word	0x40240000
    58bc:	2b39      	cmp	r3, #57	; 0x39
    58be:	f8cd b018 	str.w	fp, [sp, #24]
    58c2:	46d0      	mov	r8, sl
    58c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    58c8:	469a      	mov	sl, r3
    58ca:	d0c8      	beq.n	585e <_dtoa_r+0xd56>
    58cc:	f1bb 0f00 	cmp.w	fp, #0
    58d0:	f73f aebf 	bgt.w	5652 <_dtoa_r+0xb4a>
    58d4:	e6bf      	b.n	5656 <_dtoa_r+0xb4e>
    58d6:	f47f aebe 	bne.w	5656 <_dtoa_r+0xb4e>
    58da:	f01a 0f01 	tst.w	sl, #1
    58de:	f43f aeba 	beq.w	5656 <_dtoa_r+0xb4e>
    58e2:	e6b2      	b.n	564a <_dtoa_r+0xb42>
    58e4:	f04f 0800 	mov.w	r8, #0
    58e8:	4646      	mov	r6, r8
    58ea:	e5e9      	b.n	54c0 <_dtoa_r+0x9b8>
    58ec:	4631      	mov	r1, r6
    58ee:	2300      	movs	r3, #0
    58f0:	220a      	movs	r2, #10
    58f2:	4620      	mov	r0, r4
    58f4:	f001 f9ce 	bl	6c94 <__multadd>
    58f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    58fa:	2b00      	cmp	r3, #0
    58fc:	4606      	mov	r6, r0
    58fe:	dd0a      	ble.n	5916 <_dtoa_r+0xe0e>
    5900:	930a      	str	r3, [sp, #40]	; 0x28
    5902:	f7ff bbaa 	b.w	505a <_dtoa_r+0x552>
    5906:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5908:	2b02      	cmp	r3, #2
    590a:	dc23      	bgt.n	5954 <_dtoa_r+0xe4c>
    590c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    590e:	e43b      	b.n	5188 <_dtoa_r+0x680>
    5910:	f04f 0a02 	mov.w	sl, #2
    5914:	e4ed      	b.n	52f2 <_dtoa_r+0x7ea>
    5916:	9b24      	ldr	r3, [sp, #144]	; 0x90
    5918:	2b02      	cmp	r3, #2
    591a:	dc1b      	bgt.n	5954 <_dtoa_r+0xe4c>
    591c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    591e:	e7ef      	b.n	5900 <_dtoa_r+0xdf8>
    5920:	2500      	movs	r5, #0
    5922:	6465      	str	r5, [r4, #68]	; 0x44
    5924:	4629      	mov	r1, r5
    5926:	4620      	mov	r0, r4
    5928:	f001 f984 	bl	6c34 <_Balloc>
    592c:	f04f 33ff 	mov.w	r3, #4294967295
    5930:	930a      	str	r3, [sp, #40]	; 0x28
    5932:	930f      	str	r3, [sp, #60]	; 0x3c
    5934:	2301      	movs	r3, #1
    5936:	9004      	str	r0, [sp, #16]
    5938:	9525      	str	r5, [sp, #148]	; 0x94
    593a:	6420      	str	r0, [r4, #64]	; 0x40
    593c:	930b      	str	r3, [sp, #44]	; 0x2c
    593e:	f7ff b9dd 	b.w	4cfc <_dtoa_r+0x1f4>
    5942:	2501      	movs	r5, #1
    5944:	f7ff b9a5 	b.w	4c92 <_dtoa_r+0x18a>
    5948:	f43f ab69 	beq.w	501e <_dtoa_r+0x516>
    594c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
    5950:	f7ff bbf9 	b.w	5146 <_dtoa_r+0x63e>
    5954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5956:	930a      	str	r3, [sp, #40]	; 0x28
    5958:	e5e5      	b.n	5526 <_dtoa_r+0xa1e>
    595a:	bf00      	nop

0000595c <__sflush_r>:
    595c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
    5960:	b29a      	uxth	r2, r3
    5962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5966:	460d      	mov	r5, r1
    5968:	0711      	lsls	r1, r2, #28
    596a:	4680      	mov	r8, r0
    596c:	d43a      	bmi.n	59e4 <__sflush_r+0x88>
    596e:	686a      	ldr	r2, [r5, #4]
    5970:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5974:	2a00      	cmp	r2, #0
    5976:	81ab      	strh	r3, [r5, #12]
    5978:	dd6f      	ble.n	5a5a <__sflush_r+0xfe>
    597a:	6aac      	ldr	r4, [r5, #40]	; 0x28
    597c:	2c00      	cmp	r4, #0
    597e:	d049      	beq.n	5a14 <__sflush_r+0xb8>
    5980:	2200      	movs	r2, #0
    5982:	b29b      	uxth	r3, r3
    5984:	f8d8 6000 	ldr.w	r6, [r8]
    5988:	f8c8 2000 	str.w	r2, [r8]
    598c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    5990:	d067      	beq.n	5a62 <__sflush_r+0x106>
    5992:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    5994:	075f      	lsls	r7, r3, #29
    5996:	d505      	bpl.n	59a4 <__sflush_r+0x48>
    5998:	6869      	ldr	r1, [r5, #4]
    599a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    599c:	1a52      	subs	r2, r2, r1
    599e:	b10b      	cbz	r3, 59a4 <__sflush_r+0x48>
    59a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    59a2:	1ad2      	subs	r2, r2, r3
    59a4:	2300      	movs	r3, #0
    59a6:	69e9      	ldr	r1, [r5, #28]
    59a8:	4640      	mov	r0, r8
    59aa:	47a0      	blx	r4
    59ac:	1c44      	adds	r4, r0, #1
    59ae:	d03c      	beq.n	5a2a <__sflush_r+0xce>
    59b0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
    59b4:	692a      	ldr	r2, [r5, #16]
    59b6:	602a      	str	r2, [r5, #0]
    59b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    59bc:	2200      	movs	r2, #0
    59be:	81ab      	strh	r3, [r5, #12]
    59c0:	04db      	lsls	r3, r3, #19
    59c2:	606a      	str	r2, [r5, #4]
    59c4:	d447      	bmi.n	5a56 <__sflush_r+0xfa>
    59c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
    59c8:	f8c8 6000 	str.w	r6, [r8]
    59cc:	b311      	cbz	r1, 5a14 <__sflush_r+0xb8>
    59ce:	f105 0340 	add.w	r3, r5, #64	; 0x40
    59d2:	4299      	cmp	r1, r3
    59d4:	d002      	beq.n	59dc <__sflush_r+0x80>
    59d6:	4640      	mov	r0, r8
    59d8:	f000 f9de 	bl	5d98 <_free_r>
    59dc:	2000      	movs	r0, #0
    59de:	6328      	str	r0, [r5, #48]	; 0x30
    59e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    59e4:	692e      	ldr	r6, [r5, #16]
    59e6:	b1ae      	cbz	r6, 5a14 <__sflush_r+0xb8>
    59e8:	682c      	ldr	r4, [r5, #0]
    59ea:	602e      	str	r6, [r5, #0]
    59ec:	0791      	lsls	r1, r2, #30
    59ee:	bf0c      	ite	eq
    59f0:	696b      	ldreq	r3, [r5, #20]
    59f2:	2300      	movne	r3, #0
    59f4:	1ba4      	subs	r4, r4, r6
    59f6:	60ab      	str	r3, [r5, #8]
    59f8:	e00a      	b.n	5a10 <__sflush_r+0xb4>
    59fa:	4623      	mov	r3, r4
    59fc:	4632      	mov	r2, r6
    59fe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    5a00:	69e9      	ldr	r1, [r5, #28]
    5a02:	4640      	mov	r0, r8
    5a04:	47b8      	blx	r7
    5a06:	2800      	cmp	r0, #0
    5a08:	eba4 0400 	sub.w	r4, r4, r0
    5a0c:	4406      	add	r6, r0
    5a0e:	dd04      	ble.n	5a1a <__sflush_r+0xbe>
    5a10:	2c00      	cmp	r4, #0
    5a12:	dcf2      	bgt.n	59fa <__sflush_r+0x9e>
    5a14:	2000      	movs	r0, #0
    5a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5a1a:	89ab      	ldrh	r3, [r5, #12]
    5a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5a20:	81ab      	strh	r3, [r5, #12]
    5a22:	f04f 30ff 	mov.w	r0, #4294967295
    5a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5a2a:	f8d8 4000 	ldr.w	r4, [r8]
    5a2e:	2c1d      	cmp	r4, #29
    5a30:	d8f3      	bhi.n	5a1a <__sflush_r+0xbe>
    5a32:	4b19      	ldr	r3, [pc, #100]	; (5a98 <__sflush_r+0x13c>)
    5a34:	40e3      	lsrs	r3, r4
    5a36:	43db      	mvns	r3, r3
    5a38:	f013 0301 	ands.w	r3, r3, #1
    5a3c:	d1ed      	bne.n	5a1a <__sflush_r+0xbe>
    5a3e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
    5a42:	606b      	str	r3, [r5, #4]
    5a44:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
    5a48:	6929      	ldr	r1, [r5, #16]
    5a4a:	81ab      	strh	r3, [r5, #12]
    5a4c:	04da      	lsls	r2, r3, #19
    5a4e:	6029      	str	r1, [r5, #0]
    5a50:	d5b9      	bpl.n	59c6 <__sflush_r+0x6a>
    5a52:	2c00      	cmp	r4, #0
    5a54:	d1b7      	bne.n	59c6 <__sflush_r+0x6a>
    5a56:	6528      	str	r0, [r5, #80]	; 0x50
    5a58:	e7b5      	b.n	59c6 <__sflush_r+0x6a>
    5a5a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
    5a5c:	2a00      	cmp	r2, #0
    5a5e:	dc8c      	bgt.n	597a <__sflush_r+0x1e>
    5a60:	e7d8      	b.n	5a14 <__sflush_r+0xb8>
    5a62:	2301      	movs	r3, #1
    5a64:	69e9      	ldr	r1, [r5, #28]
    5a66:	4640      	mov	r0, r8
    5a68:	47a0      	blx	r4
    5a6a:	1c43      	adds	r3, r0, #1
    5a6c:	4602      	mov	r2, r0
    5a6e:	d002      	beq.n	5a76 <__sflush_r+0x11a>
    5a70:	89ab      	ldrh	r3, [r5, #12]
    5a72:	6aac      	ldr	r4, [r5, #40]	; 0x28
    5a74:	e78e      	b.n	5994 <__sflush_r+0x38>
    5a76:	f8d8 3000 	ldr.w	r3, [r8]
    5a7a:	2b00      	cmp	r3, #0
    5a7c:	d0f8      	beq.n	5a70 <__sflush_r+0x114>
    5a7e:	2b1d      	cmp	r3, #29
    5a80:	d001      	beq.n	5a86 <__sflush_r+0x12a>
    5a82:	2b16      	cmp	r3, #22
    5a84:	d102      	bne.n	5a8c <__sflush_r+0x130>
    5a86:	f8c8 6000 	str.w	r6, [r8]
    5a8a:	e7c3      	b.n	5a14 <__sflush_r+0xb8>
    5a8c:	89ab      	ldrh	r3, [r5, #12]
    5a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5a92:	81ab      	strh	r3, [r5, #12]
    5a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5a98:	20400001 	.word	0x20400001

00005a9c <_fflush_r>:
    5a9c:	b538      	push	{r3, r4, r5, lr}
    5a9e:	460d      	mov	r5, r1
    5aa0:	4604      	mov	r4, r0
    5aa2:	b108      	cbz	r0, 5aa8 <_fflush_r+0xc>
    5aa4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    5aa6:	b1bb      	cbz	r3, 5ad8 <_fflush_r+0x3c>
    5aa8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
    5aac:	b188      	cbz	r0, 5ad2 <_fflush_r+0x36>
    5aae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    5ab0:	07db      	lsls	r3, r3, #31
    5ab2:	d401      	bmi.n	5ab8 <_fflush_r+0x1c>
    5ab4:	0581      	lsls	r1, r0, #22
    5ab6:	d517      	bpl.n	5ae8 <_fflush_r+0x4c>
    5ab8:	4620      	mov	r0, r4
    5aba:	4629      	mov	r1, r5
    5abc:	f7ff ff4e 	bl	595c <__sflush_r>
    5ac0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    5ac2:	07da      	lsls	r2, r3, #31
    5ac4:	4604      	mov	r4, r0
    5ac6:	d402      	bmi.n	5ace <_fflush_r+0x32>
    5ac8:	89ab      	ldrh	r3, [r5, #12]
    5aca:	059b      	lsls	r3, r3, #22
    5acc:	d507      	bpl.n	5ade <_fflush_r+0x42>
    5ace:	4620      	mov	r0, r4
    5ad0:	bd38      	pop	{r3, r4, r5, pc}
    5ad2:	4604      	mov	r4, r0
    5ad4:	4620      	mov	r0, r4
    5ad6:	bd38      	pop	{r3, r4, r5, pc}
    5ad8:	f000 f838 	bl	5b4c <__sinit>
    5adc:	e7e4      	b.n	5aa8 <_fflush_r+0xc>
    5ade:	6da8      	ldr	r0, [r5, #88]	; 0x58
    5ae0:	f000 fc04 	bl	62ec <__retarget_lock_release_recursive>
    5ae4:	4620      	mov	r0, r4
    5ae6:	bd38      	pop	{r3, r4, r5, pc}
    5ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    5aea:	f000 fbfd 	bl	62e8 <__retarget_lock_acquire_recursive>
    5aee:	e7e3      	b.n	5ab8 <_fflush_r+0x1c>

00005af0 <_cleanup_r>:
    5af0:	4901      	ldr	r1, [pc, #4]	; (5af8 <_cleanup_r+0x8>)
    5af2:	f000 bbaf 	b.w	6254 <_fwalk_reent>
    5af6:	bf00      	nop
    5af8:	00007aad 	.word	0x00007aad

00005afc <std.isra.0>:
    5afc:	b510      	push	{r4, lr}
    5afe:	2300      	movs	r3, #0
    5b00:	4604      	mov	r4, r0
    5b02:	8181      	strh	r1, [r0, #12]
    5b04:	81c2      	strh	r2, [r0, #14]
    5b06:	6003      	str	r3, [r0, #0]
    5b08:	6043      	str	r3, [r0, #4]
    5b0a:	6083      	str	r3, [r0, #8]
    5b0c:	6643      	str	r3, [r0, #100]	; 0x64
    5b0e:	6103      	str	r3, [r0, #16]
    5b10:	6143      	str	r3, [r0, #20]
    5b12:	6183      	str	r3, [r0, #24]
    5b14:	4619      	mov	r1, r3
    5b16:	2208      	movs	r2, #8
    5b18:	305c      	adds	r0, #92	; 0x5c
    5b1a:	f7fc fcaf 	bl	247c <memset>
    5b1e:	4807      	ldr	r0, [pc, #28]	; (5b3c <std.isra.0+0x40>)
    5b20:	4907      	ldr	r1, [pc, #28]	; (5b40 <std.isra.0+0x44>)
    5b22:	4a08      	ldr	r2, [pc, #32]	; (5b44 <std.isra.0+0x48>)
    5b24:	4b08      	ldr	r3, [pc, #32]	; (5b48 <std.isra.0+0x4c>)
    5b26:	6220      	str	r0, [r4, #32]
    5b28:	61e4      	str	r4, [r4, #28]
    5b2a:	6261      	str	r1, [r4, #36]	; 0x24
    5b2c:	62a2      	str	r2, [r4, #40]	; 0x28
    5b2e:	62e3      	str	r3, [r4, #44]	; 0x2c
    5b30:	f104 0058 	add.w	r0, r4, #88	; 0x58
    5b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5b38:	f000 bbd2 	b.w	62e0 <__retarget_lock_init_recursive>
    5b3c:	00007599 	.word	0x00007599
    5b40:	000075bd 	.word	0x000075bd
    5b44:	000075f9 	.word	0x000075f9
    5b48:	00007619 	.word	0x00007619

00005b4c <__sinit>:
    5b4c:	b510      	push	{r4, lr}
    5b4e:	4604      	mov	r4, r0
    5b50:	4812      	ldr	r0, [pc, #72]	; (5b9c <__sinit+0x50>)
    5b52:	f000 fbc9 	bl	62e8 <__retarget_lock_acquire_recursive>
    5b56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    5b58:	b9d2      	cbnz	r2, 5b90 <__sinit+0x44>
    5b5a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
    5b5e:	4810      	ldr	r0, [pc, #64]	; (5ba0 <__sinit+0x54>)
    5b60:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
    5b64:	2103      	movs	r1, #3
    5b66:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
    5b6a:	63e0      	str	r0, [r4, #60]	; 0x3c
    5b6c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
    5b70:	6860      	ldr	r0, [r4, #4]
    5b72:	2104      	movs	r1, #4
    5b74:	f7ff ffc2 	bl	5afc <std.isra.0>
    5b78:	2201      	movs	r2, #1
    5b7a:	2109      	movs	r1, #9
    5b7c:	68a0      	ldr	r0, [r4, #8]
    5b7e:	f7ff ffbd 	bl	5afc <std.isra.0>
    5b82:	2202      	movs	r2, #2
    5b84:	2112      	movs	r1, #18
    5b86:	68e0      	ldr	r0, [r4, #12]
    5b88:	f7ff ffb8 	bl	5afc <std.isra.0>
    5b8c:	2301      	movs	r3, #1
    5b8e:	63a3      	str	r3, [r4, #56]	; 0x38
    5b90:	4802      	ldr	r0, [pc, #8]	; (5b9c <__sinit+0x50>)
    5b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5b96:	f000 bba9 	b.w	62ec <__retarget_lock_release_recursive>
    5b9a:	bf00      	nop
    5b9c:	20000afc 	.word	0x20000afc
    5ba0:	00005af1 	.word	0x00005af1

00005ba4 <__sfp_lock_acquire>:
    5ba4:	4801      	ldr	r0, [pc, #4]	; (5bac <__sfp_lock_acquire+0x8>)
    5ba6:	f000 bb9f 	b.w	62e8 <__retarget_lock_acquire_recursive>
    5baa:	bf00      	nop
    5bac:	20000b10 	.word	0x20000b10

00005bb0 <__sfp_lock_release>:
    5bb0:	4801      	ldr	r0, [pc, #4]	; (5bb8 <__sfp_lock_release+0x8>)
    5bb2:	f000 bb9b 	b.w	62ec <__retarget_lock_release_recursive>
    5bb6:	bf00      	nop
    5bb8:	20000b10 	.word	0x20000b10

00005bbc <__libc_fini_array>:
    5bbc:	b538      	push	{r3, r4, r5, lr}
    5bbe:	4c0a      	ldr	r4, [pc, #40]	; (5be8 <__libc_fini_array+0x2c>)
    5bc0:	4d0a      	ldr	r5, [pc, #40]	; (5bec <__libc_fini_array+0x30>)
    5bc2:	1b64      	subs	r4, r4, r5
    5bc4:	10a4      	asrs	r4, r4, #2
    5bc6:	d00a      	beq.n	5bde <__libc_fini_array+0x22>
    5bc8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    5bcc:	3b01      	subs	r3, #1
    5bce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    5bd2:	3c01      	subs	r4, #1
    5bd4:	f855 3904 	ldr.w	r3, [r5], #-4
    5bd8:	4798      	blx	r3
    5bda:	2c00      	cmp	r4, #0
    5bdc:	d1f9      	bne.n	5bd2 <__libc_fini_array+0x16>
    5bde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5be2:	f002 bfab 	b.w	8b3c <_fini>
    5be6:	bf00      	nop
    5be8:	00008b4c 	.word	0x00008b4c
    5bec:	00008b48 	.word	0x00008b48

00005bf0 <__fputwc>:
    5bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5bf4:	b082      	sub	sp, #8
    5bf6:	4680      	mov	r8, r0
    5bf8:	4689      	mov	r9, r1
    5bfa:	4614      	mov	r4, r2
    5bfc:	f000 fb54 	bl	62a8 <__locale_mb_cur_max>
    5c00:	2801      	cmp	r0, #1
    5c02:	d036      	beq.n	5c72 <__fputwc+0x82>
    5c04:	464a      	mov	r2, r9
    5c06:	f104 035c 	add.w	r3, r4, #92	; 0x5c
    5c0a:	a901      	add	r1, sp, #4
    5c0c:	4640      	mov	r0, r8
    5c0e:	f001 fe5b 	bl	78c8 <_wcrtomb_r>
    5c12:	1c42      	adds	r2, r0, #1
    5c14:	4606      	mov	r6, r0
    5c16:	d025      	beq.n	5c64 <__fputwc+0x74>
    5c18:	b3a8      	cbz	r0, 5c86 <__fputwc+0x96>
    5c1a:	f89d e004 	ldrb.w	lr, [sp, #4]
    5c1e:	2500      	movs	r5, #0
    5c20:	f10d 0a04 	add.w	sl, sp, #4
    5c24:	e009      	b.n	5c3a <__fputwc+0x4a>
    5c26:	6823      	ldr	r3, [r4, #0]
    5c28:	1c5a      	adds	r2, r3, #1
    5c2a:	6022      	str	r2, [r4, #0]
    5c2c:	f883 e000 	strb.w	lr, [r3]
    5c30:	3501      	adds	r5, #1
    5c32:	42b5      	cmp	r5, r6
    5c34:	d227      	bcs.n	5c86 <__fputwc+0x96>
    5c36:	f815 e00a 	ldrb.w	lr, [r5, sl]
    5c3a:	68a3      	ldr	r3, [r4, #8]
    5c3c:	3b01      	subs	r3, #1
    5c3e:	2b00      	cmp	r3, #0
    5c40:	60a3      	str	r3, [r4, #8]
    5c42:	daf0      	bge.n	5c26 <__fputwc+0x36>
    5c44:	69a7      	ldr	r7, [r4, #24]
    5c46:	42bb      	cmp	r3, r7
    5c48:	4671      	mov	r1, lr
    5c4a:	4622      	mov	r2, r4
    5c4c:	4640      	mov	r0, r8
    5c4e:	db02      	blt.n	5c56 <__fputwc+0x66>
    5c50:	f1be 0f0a 	cmp.w	lr, #10
    5c54:	d1e7      	bne.n	5c26 <__fputwc+0x36>
    5c56:	f001 fddf 	bl	7818 <__swbuf_r>
    5c5a:	1c43      	adds	r3, r0, #1
    5c5c:	d1e8      	bne.n	5c30 <__fputwc+0x40>
    5c5e:	b002      	add	sp, #8
    5c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5c64:	89a3      	ldrh	r3, [r4, #12]
    5c66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5c6a:	81a3      	strh	r3, [r4, #12]
    5c6c:	b002      	add	sp, #8
    5c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5c72:	f109 33ff 	add.w	r3, r9, #4294967295
    5c76:	2bfe      	cmp	r3, #254	; 0xfe
    5c78:	d8c4      	bhi.n	5c04 <__fputwc+0x14>
    5c7a:	fa5f fe89 	uxtb.w	lr, r9
    5c7e:	4606      	mov	r6, r0
    5c80:	f88d e004 	strb.w	lr, [sp, #4]
    5c84:	e7cb      	b.n	5c1e <__fputwc+0x2e>
    5c86:	4648      	mov	r0, r9
    5c88:	b002      	add	sp, #8
    5c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5c8e:	bf00      	nop

00005c90 <_fputwc_r>:
    5c90:	b530      	push	{r4, r5, lr}
    5c92:	6e53      	ldr	r3, [r2, #100]	; 0x64
    5c94:	f013 0f01 	tst.w	r3, #1
    5c98:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
    5c9c:	4614      	mov	r4, r2
    5c9e:	b083      	sub	sp, #12
    5ca0:	4605      	mov	r5, r0
    5ca2:	b29a      	uxth	r2, r3
    5ca4:	d101      	bne.n	5caa <_fputwc_r+0x1a>
    5ca6:	0590      	lsls	r0, r2, #22
    5ca8:	d51c      	bpl.n	5ce4 <_fputwc_r+0x54>
    5caa:	0490      	lsls	r0, r2, #18
    5cac:	d406      	bmi.n	5cbc <_fputwc_r+0x2c>
    5cae:	6e62      	ldr	r2, [r4, #100]	; 0x64
    5cb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    5cb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    5cb8:	81a3      	strh	r3, [r4, #12]
    5cba:	6662      	str	r2, [r4, #100]	; 0x64
    5cbc:	4628      	mov	r0, r5
    5cbe:	4622      	mov	r2, r4
    5cc0:	f7ff ff96 	bl	5bf0 <__fputwc>
    5cc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
    5cc6:	07da      	lsls	r2, r3, #31
    5cc8:	4605      	mov	r5, r0
    5cca:	d402      	bmi.n	5cd2 <_fputwc_r+0x42>
    5ccc:	89a3      	ldrh	r3, [r4, #12]
    5cce:	059b      	lsls	r3, r3, #22
    5cd0:	d502      	bpl.n	5cd8 <_fputwc_r+0x48>
    5cd2:	4628      	mov	r0, r5
    5cd4:	b003      	add	sp, #12
    5cd6:	bd30      	pop	{r4, r5, pc}
    5cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
    5cda:	f000 fb07 	bl	62ec <__retarget_lock_release_recursive>
    5cde:	4628      	mov	r0, r5
    5ce0:	b003      	add	sp, #12
    5ce2:	bd30      	pop	{r4, r5, pc}
    5ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
    5ce6:	9101      	str	r1, [sp, #4]
    5ce8:	f000 fafe 	bl	62e8 <__retarget_lock_acquire_recursive>
    5cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    5cf0:	9901      	ldr	r1, [sp, #4]
    5cf2:	b29a      	uxth	r2, r3
    5cf4:	e7d9      	b.n	5caa <_fputwc_r+0x1a>
    5cf6:	bf00      	nop

00005cf8 <_malloc_trim_r>:
    5cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cfa:	4f24      	ldr	r7, [pc, #144]	; (5d8c <_malloc_trim_r+0x94>)
    5cfc:	460c      	mov	r4, r1
    5cfe:	4606      	mov	r6, r0
    5d00:	f000 ff8c 	bl	6c1c <__malloc_lock>
    5d04:	68bb      	ldr	r3, [r7, #8]
    5d06:	685d      	ldr	r5, [r3, #4]
    5d08:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
    5d0c:	310f      	adds	r1, #15
    5d0e:	f025 0503 	bic.w	r5, r5, #3
    5d12:	4429      	add	r1, r5
    5d14:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    5d18:	f021 010f 	bic.w	r1, r1, #15
    5d1c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    5d20:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    5d24:	db07      	blt.n	5d36 <_malloc_trim_r+0x3e>
    5d26:	2100      	movs	r1, #0
    5d28:	4630      	mov	r0, r6
    5d2a:	f001 fc23 	bl	7574 <_sbrk_r>
    5d2e:	68bb      	ldr	r3, [r7, #8]
    5d30:	442b      	add	r3, r5
    5d32:	4298      	cmp	r0, r3
    5d34:	d004      	beq.n	5d40 <_malloc_trim_r+0x48>
    5d36:	4630      	mov	r0, r6
    5d38:	f000 ff76 	bl	6c28 <__malloc_unlock>
    5d3c:	2000      	movs	r0, #0
    5d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5d40:	4261      	negs	r1, r4
    5d42:	4630      	mov	r0, r6
    5d44:	f001 fc16 	bl	7574 <_sbrk_r>
    5d48:	3001      	adds	r0, #1
    5d4a:	d00d      	beq.n	5d68 <_malloc_trim_r+0x70>
    5d4c:	4b10      	ldr	r3, [pc, #64]	; (5d90 <_malloc_trim_r+0x98>)
    5d4e:	68ba      	ldr	r2, [r7, #8]
    5d50:	6819      	ldr	r1, [r3, #0]
    5d52:	1b2d      	subs	r5, r5, r4
    5d54:	f045 0501 	orr.w	r5, r5, #1
    5d58:	4630      	mov	r0, r6
    5d5a:	1b09      	subs	r1, r1, r4
    5d5c:	6055      	str	r5, [r2, #4]
    5d5e:	6019      	str	r1, [r3, #0]
    5d60:	f000 ff62 	bl	6c28 <__malloc_unlock>
    5d64:	2001      	movs	r0, #1
    5d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5d68:	2100      	movs	r1, #0
    5d6a:	4630      	mov	r0, r6
    5d6c:	f001 fc02 	bl	7574 <_sbrk_r>
    5d70:	68ba      	ldr	r2, [r7, #8]
    5d72:	1a83      	subs	r3, r0, r2
    5d74:	2b0f      	cmp	r3, #15
    5d76:	ddde      	ble.n	5d36 <_malloc_trim_r+0x3e>
    5d78:	4c06      	ldr	r4, [pc, #24]	; (5d94 <_malloc_trim_r+0x9c>)
    5d7a:	4905      	ldr	r1, [pc, #20]	; (5d90 <_malloc_trim_r+0x98>)
    5d7c:	6824      	ldr	r4, [r4, #0]
    5d7e:	f043 0301 	orr.w	r3, r3, #1
    5d82:	1b00      	subs	r0, r0, r4
    5d84:	6053      	str	r3, [r2, #4]
    5d86:	6008      	str	r0, [r1, #0]
    5d88:	e7d5      	b.n	5d36 <_malloc_trim_r+0x3e>
    5d8a:	bf00      	nop
    5d8c:	200005d0 	.word	0x200005d0
    5d90:	20000a44 	.word	0x20000a44
    5d94:	200009d8 	.word	0x200009d8

00005d98 <_free_r>:
    5d98:	2900      	cmp	r1, #0
    5d9a:	d044      	beq.n	5e26 <_free_r+0x8e>
    5d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5da0:	460d      	mov	r5, r1
    5da2:	4680      	mov	r8, r0
    5da4:	f000 ff3a 	bl	6c1c <__malloc_lock>
    5da8:	f855 7c04 	ldr.w	r7, [r5, #-4]
    5dac:	4969      	ldr	r1, [pc, #420]	; (5f54 <_free_r+0x1bc>)
    5dae:	f027 0301 	bic.w	r3, r7, #1
    5db2:	f1a5 0408 	sub.w	r4, r5, #8
    5db6:	18e2      	adds	r2, r4, r3
    5db8:	688e      	ldr	r6, [r1, #8]
    5dba:	6850      	ldr	r0, [r2, #4]
    5dbc:	42b2      	cmp	r2, r6
    5dbe:	f020 0003 	bic.w	r0, r0, #3
    5dc2:	d05e      	beq.n	5e82 <_free_r+0xea>
    5dc4:	07fe      	lsls	r6, r7, #31
    5dc6:	6050      	str	r0, [r2, #4]
    5dc8:	d40b      	bmi.n	5de2 <_free_r+0x4a>
    5dca:	f855 7c08 	ldr.w	r7, [r5, #-8]
    5dce:	1be4      	subs	r4, r4, r7
    5dd0:	f101 0e08 	add.w	lr, r1, #8
    5dd4:	68a5      	ldr	r5, [r4, #8]
    5dd6:	4575      	cmp	r5, lr
    5dd8:	443b      	add	r3, r7
    5dda:	d06d      	beq.n	5eb8 <_free_r+0x120>
    5ddc:	68e7      	ldr	r7, [r4, #12]
    5dde:	60ef      	str	r7, [r5, #12]
    5de0:	60bd      	str	r5, [r7, #8]
    5de2:	1815      	adds	r5, r2, r0
    5de4:	686d      	ldr	r5, [r5, #4]
    5de6:	07ed      	lsls	r5, r5, #31
    5de8:	d53e      	bpl.n	5e68 <_free_r+0xd0>
    5dea:	f043 0201 	orr.w	r2, r3, #1
    5dee:	6062      	str	r2, [r4, #4]
    5df0:	50e3      	str	r3, [r4, r3]
    5df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5df6:	d217      	bcs.n	5e28 <_free_r+0x90>
    5df8:	08db      	lsrs	r3, r3, #3
    5dfa:	1c58      	adds	r0, r3, #1
    5dfc:	109a      	asrs	r2, r3, #2
    5dfe:	684d      	ldr	r5, [r1, #4]
    5e00:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
    5e04:	60a7      	str	r7, [r4, #8]
    5e06:	2301      	movs	r3, #1
    5e08:	4093      	lsls	r3, r2
    5e0a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
    5e0e:	432b      	orrs	r3, r5
    5e10:	3a08      	subs	r2, #8
    5e12:	60e2      	str	r2, [r4, #12]
    5e14:	604b      	str	r3, [r1, #4]
    5e16:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
    5e1a:	60fc      	str	r4, [r7, #12]
    5e1c:	4640      	mov	r0, r8
    5e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5e22:	f000 bf01 	b.w	6c28 <__malloc_unlock>
    5e26:	4770      	bx	lr
    5e28:	0a5a      	lsrs	r2, r3, #9
    5e2a:	2a04      	cmp	r2, #4
    5e2c:	d852      	bhi.n	5ed4 <_free_r+0x13c>
    5e2e:	099a      	lsrs	r2, r3, #6
    5e30:	f102 0739 	add.w	r7, r2, #57	; 0x39
    5e34:	00ff      	lsls	r7, r7, #3
    5e36:	f102 0538 	add.w	r5, r2, #56	; 0x38
    5e3a:	19c8      	adds	r0, r1, r7
    5e3c:	59ca      	ldr	r2, [r1, r7]
    5e3e:	3808      	subs	r0, #8
    5e40:	4290      	cmp	r0, r2
    5e42:	d04f      	beq.n	5ee4 <_free_r+0x14c>
    5e44:	6851      	ldr	r1, [r2, #4]
    5e46:	f021 0103 	bic.w	r1, r1, #3
    5e4a:	428b      	cmp	r3, r1
    5e4c:	d232      	bcs.n	5eb4 <_free_r+0x11c>
    5e4e:	6892      	ldr	r2, [r2, #8]
    5e50:	4290      	cmp	r0, r2
    5e52:	d1f7      	bne.n	5e44 <_free_r+0xac>
    5e54:	68c3      	ldr	r3, [r0, #12]
    5e56:	60a0      	str	r0, [r4, #8]
    5e58:	60e3      	str	r3, [r4, #12]
    5e5a:	609c      	str	r4, [r3, #8]
    5e5c:	60c4      	str	r4, [r0, #12]
    5e5e:	4640      	mov	r0, r8
    5e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5e64:	f000 bee0 	b.w	6c28 <__malloc_unlock>
    5e68:	6895      	ldr	r5, [r2, #8]
    5e6a:	4f3b      	ldr	r7, [pc, #236]	; (5f58 <_free_r+0x1c0>)
    5e6c:	42bd      	cmp	r5, r7
    5e6e:	4403      	add	r3, r0
    5e70:	d040      	beq.n	5ef4 <_free_r+0x15c>
    5e72:	68d0      	ldr	r0, [r2, #12]
    5e74:	60e8      	str	r0, [r5, #12]
    5e76:	f043 0201 	orr.w	r2, r3, #1
    5e7a:	6085      	str	r5, [r0, #8]
    5e7c:	6062      	str	r2, [r4, #4]
    5e7e:	50e3      	str	r3, [r4, r3]
    5e80:	e7b7      	b.n	5df2 <_free_r+0x5a>
    5e82:	07ff      	lsls	r7, r7, #31
    5e84:	4403      	add	r3, r0
    5e86:	d407      	bmi.n	5e98 <_free_r+0x100>
    5e88:	f855 2c08 	ldr.w	r2, [r5, #-8]
    5e8c:	1aa4      	subs	r4, r4, r2
    5e8e:	4413      	add	r3, r2
    5e90:	68a0      	ldr	r0, [r4, #8]
    5e92:	68e2      	ldr	r2, [r4, #12]
    5e94:	60c2      	str	r2, [r0, #12]
    5e96:	6090      	str	r0, [r2, #8]
    5e98:	4a30      	ldr	r2, [pc, #192]	; (5f5c <_free_r+0x1c4>)
    5e9a:	6812      	ldr	r2, [r2, #0]
    5e9c:	f043 0001 	orr.w	r0, r3, #1
    5ea0:	4293      	cmp	r3, r2
    5ea2:	6060      	str	r0, [r4, #4]
    5ea4:	608c      	str	r4, [r1, #8]
    5ea6:	d3b9      	bcc.n	5e1c <_free_r+0x84>
    5ea8:	4b2d      	ldr	r3, [pc, #180]	; (5f60 <_free_r+0x1c8>)
    5eaa:	4640      	mov	r0, r8
    5eac:	6819      	ldr	r1, [r3, #0]
    5eae:	f7ff ff23 	bl	5cf8 <_malloc_trim_r>
    5eb2:	e7b3      	b.n	5e1c <_free_r+0x84>
    5eb4:	4610      	mov	r0, r2
    5eb6:	e7cd      	b.n	5e54 <_free_r+0xbc>
    5eb8:	1811      	adds	r1, r2, r0
    5eba:	6849      	ldr	r1, [r1, #4]
    5ebc:	07c9      	lsls	r1, r1, #31
    5ebe:	d444      	bmi.n	5f4a <_free_r+0x1b2>
    5ec0:	6891      	ldr	r1, [r2, #8]
    5ec2:	68d2      	ldr	r2, [r2, #12]
    5ec4:	60ca      	str	r2, [r1, #12]
    5ec6:	4403      	add	r3, r0
    5ec8:	f043 0001 	orr.w	r0, r3, #1
    5ecc:	6091      	str	r1, [r2, #8]
    5ece:	6060      	str	r0, [r4, #4]
    5ed0:	50e3      	str	r3, [r4, r3]
    5ed2:	e7a3      	b.n	5e1c <_free_r+0x84>
    5ed4:	2a14      	cmp	r2, #20
    5ed6:	d816      	bhi.n	5f06 <_free_r+0x16e>
    5ed8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    5edc:	00ff      	lsls	r7, r7, #3
    5ede:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    5ee2:	e7aa      	b.n	5e3a <_free_r+0xa2>
    5ee4:	10aa      	asrs	r2, r5, #2
    5ee6:	2301      	movs	r3, #1
    5ee8:	684d      	ldr	r5, [r1, #4]
    5eea:	4093      	lsls	r3, r2
    5eec:	432b      	orrs	r3, r5
    5eee:	604b      	str	r3, [r1, #4]
    5ef0:	4603      	mov	r3, r0
    5ef2:	e7b0      	b.n	5e56 <_free_r+0xbe>
    5ef4:	f043 0201 	orr.w	r2, r3, #1
    5ef8:	614c      	str	r4, [r1, #20]
    5efa:	610c      	str	r4, [r1, #16]
    5efc:	60e5      	str	r5, [r4, #12]
    5efe:	60a5      	str	r5, [r4, #8]
    5f00:	6062      	str	r2, [r4, #4]
    5f02:	50e3      	str	r3, [r4, r3]
    5f04:	e78a      	b.n	5e1c <_free_r+0x84>
    5f06:	2a54      	cmp	r2, #84	; 0x54
    5f08:	d806      	bhi.n	5f18 <_free_r+0x180>
    5f0a:	0b1a      	lsrs	r2, r3, #12
    5f0c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    5f10:	00ff      	lsls	r7, r7, #3
    5f12:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    5f16:	e790      	b.n	5e3a <_free_r+0xa2>
    5f18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5f1c:	d806      	bhi.n	5f2c <_free_r+0x194>
    5f1e:	0bda      	lsrs	r2, r3, #15
    5f20:	f102 0778 	add.w	r7, r2, #120	; 0x78
    5f24:	00ff      	lsls	r7, r7, #3
    5f26:	f102 0577 	add.w	r5, r2, #119	; 0x77
    5f2a:	e786      	b.n	5e3a <_free_r+0xa2>
    5f2c:	f240 5054 	movw	r0, #1364	; 0x554
    5f30:	4282      	cmp	r2, r0
    5f32:	d806      	bhi.n	5f42 <_free_r+0x1aa>
    5f34:	0c9a      	lsrs	r2, r3, #18
    5f36:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    5f3a:	00ff      	lsls	r7, r7, #3
    5f3c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    5f40:	e77b      	b.n	5e3a <_free_r+0xa2>
    5f42:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
    5f46:	257e      	movs	r5, #126	; 0x7e
    5f48:	e777      	b.n	5e3a <_free_r+0xa2>
    5f4a:	f043 0101 	orr.w	r1, r3, #1
    5f4e:	6061      	str	r1, [r4, #4]
    5f50:	6013      	str	r3, [r2, #0]
    5f52:	e763      	b.n	5e1c <_free_r+0x84>
    5f54:	200005d0 	.word	0x200005d0
    5f58:	200005d8 	.word	0x200005d8
    5f5c:	200009dc 	.word	0x200009dc
    5f60:	20000a74 	.word	0x20000a74

00005f64 <__sfvwrite_r>:
    5f64:	6893      	ldr	r3, [r2, #8]
    5f66:	2b00      	cmp	r3, #0
    5f68:	d073      	beq.n	6052 <__sfvwrite_r+0xee>
    5f6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f6e:	898b      	ldrh	r3, [r1, #12]
    5f70:	b083      	sub	sp, #12
    5f72:	460c      	mov	r4, r1
    5f74:	0719      	lsls	r1, r3, #28
    5f76:	9000      	str	r0, [sp, #0]
    5f78:	4616      	mov	r6, r2
    5f7a:	d526      	bpl.n	5fca <__sfvwrite_r+0x66>
    5f7c:	6922      	ldr	r2, [r4, #16]
    5f7e:	b322      	cbz	r2, 5fca <__sfvwrite_r+0x66>
    5f80:	f013 0002 	ands.w	r0, r3, #2
    5f84:	6835      	ldr	r5, [r6, #0]
    5f86:	d02c      	beq.n	5fe2 <__sfvwrite_r+0x7e>
    5f88:	f04f 0900 	mov.w	r9, #0
    5f8c:	4fb0      	ldr	r7, [pc, #704]	; (6250 <__sfvwrite_r+0x2ec>)
    5f8e:	46c8      	mov	r8, r9
    5f90:	46b2      	mov	sl, r6
    5f92:	45b8      	cmp	r8, r7
    5f94:	4643      	mov	r3, r8
    5f96:	464a      	mov	r2, r9
    5f98:	bf28      	it	cs
    5f9a:	463b      	movcs	r3, r7
    5f9c:	9800      	ldr	r0, [sp, #0]
    5f9e:	f1b8 0f00 	cmp.w	r8, #0
    5fa2:	d050      	beq.n	6046 <__sfvwrite_r+0xe2>
    5fa4:	69e1      	ldr	r1, [r4, #28]
    5fa6:	6a66      	ldr	r6, [r4, #36]	; 0x24
    5fa8:	47b0      	blx	r6
    5faa:	2800      	cmp	r0, #0
    5fac:	dd58      	ble.n	6060 <__sfvwrite_r+0xfc>
    5fae:	f8da 3008 	ldr.w	r3, [sl, #8]
    5fb2:	1a1b      	subs	r3, r3, r0
    5fb4:	4481      	add	r9, r0
    5fb6:	eba8 0800 	sub.w	r8, r8, r0
    5fba:	f8ca 3008 	str.w	r3, [sl, #8]
    5fbe:	2b00      	cmp	r3, #0
    5fc0:	d1e7      	bne.n	5f92 <__sfvwrite_r+0x2e>
    5fc2:	2000      	movs	r0, #0
    5fc4:	b003      	add	sp, #12
    5fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5fca:	4621      	mov	r1, r4
    5fcc:	9800      	ldr	r0, [sp, #0]
    5fce:	f7fe fc91 	bl	48f4 <__swsetup_r>
    5fd2:	2800      	cmp	r0, #0
    5fd4:	f040 8133 	bne.w	623e <__sfvwrite_r+0x2da>
    5fd8:	89a3      	ldrh	r3, [r4, #12]
    5fda:	6835      	ldr	r5, [r6, #0]
    5fdc:	f013 0002 	ands.w	r0, r3, #2
    5fe0:	d1d2      	bne.n	5f88 <__sfvwrite_r+0x24>
    5fe2:	f013 0901 	ands.w	r9, r3, #1
    5fe6:	d145      	bne.n	6074 <__sfvwrite_r+0x110>
    5fe8:	464f      	mov	r7, r9
    5fea:	9601      	str	r6, [sp, #4]
    5fec:	b337      	cbz	r7, 603c <__sfvwrite_r+0xd8>
    5fee:	059a      	lsls	r2, r3, #22
    5ff0:	f8d4 8008 	ldr.w	r8, [r4, #8]
    5ff4:	f140 8083 	bpl.w	60fe <__sfvwrite_r+0x19a>
    5ff8:	4547      	cmp	r7, r8
    5ffa:	46c3      	mov	fp, r8
    5ffc:	f0c0 80ab 	bcc.w	6156 <__sfvwrite_r+0x1f2>
    6000:	f413 6f90 	tst.w	r3, #1152	; 0x480
    6004:	f040 80ac 	bne.w	6160 <__sfvwrite_r+0x1fc>
    6008:	6820      	ldr	r0, [r4, #0]
    600a:	46ba      	mov	sl, r7
    600c:	465a      	mov	r2, fp
    600e:	4649      	mov	r1, r9
    6010:	f000 fda0 	bl	6b54 <memmove>
    6014:	68a2      	ldr	r2, [r4, #8]
    6016:	6823      	ldr	r3, [r4, #0]
    6018:	eba2 0208 	sub.w	r2, r2, r8
    601c:	445b      	add	r3, fp
    601e:	60a2      	str	r2, [r4, #8]
    6020:	6023      	str	r3, [r4, #0]
    6022:	9a01      	ldr	r2, [sp, #4]
    6024:	6893      	ldr	r3, [r2, #8]
    6026:	eba3 030a 	sub.w	r3, r3, sl
    602a:	44d1      	add	r9, sl
    602c:	eba7 070a 	sub.w	r7, r7, sl
    6030:	6093      	str	r3, [r2, #8]
    6032:	2b00      	cmp	r3, #0
    6034:	d0c5      	beq.n	5fc2 <__sfvwrite_r+0x5e>
    6036:	89a3      	ldrh	r3, [r4, #12]
    6038:	2f00      	cmp	r7, #0
    603a:	d1d8      	bne.n	5fee <__sfvwrite_r+0x8a>
    603c:	f8d5 9000 	ldr.w	r9, [r5]
    6040:	686f      	ldr	r7, [r5, #4]
    6042:	3508      	adds	r5, #8
    6044:	e7d2      	b.n	5fec <__sfvwrite_r+0x88>
    6046:	f8d5 9000 	ldr.w	r9, [r5]
    604a:	f8d5 8004 	ldr.w	r8, [r5, #4]
    604e:	3508      	adds	r5, #8
    6050:	e79f      	b.n	5f92 <__sfvwrite_r+0x2e>
    6052:	2000      	movs	r0, #0
    6054:	4770      	bx	lr
    6056:	4621      	mov	r1, r4
    6058:	9800      	ldr	r0, [sp, #0]
    605a:	f7ff fd1f 	bl	5a9c <_fflush_r>
    605e:	b370      	cbz	r0, 60be <__sfvwrite_r+0x15a>
    6060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    6064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6068:	f04f 30ff 	mov.w	r0, #4294967295
    606c:	81a3      	strh	r3, [r4, #12]
    606e:	b003      	add	sp, #12
    6070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6074:	4681      	mov	r9, r0
    6076:	4633      	mov	r3, r6
    6078:	464e      	mov	r6, r9
    607a:	46a8      	mov	r8, r5
    607c:	469a      	mov	sl, r3
    607e:	464d      	mov	r5, r9
    6080:	b34e      	cbz	r6, 60d6 <__sfvwrite_r+0x172>
    6082:	b380      	cbz	r0, 60e6 <__sfvwrite_r+0x182>
    6084:	6820      	ldr	r0, [r4, #0]
    6086:	6923      	ldr	r3, [r4, #16]
    6088:	6962      	ldr	r2, [r4, #20]
    608a:	45b1      	cmp	r9, r6
    608c:	46cb      	mov	fp, r9
    608e:	bf28      	it	cs
    6090:	46b3      	movcs	fp, r6
    6092:	4298      	cmp	r0, r3
    6094:	465f      	mov	r7, fp
    6096:	d904      	bls.n	60a2 <__sfvwrite_r+0x13e>
    6098:	68a3      	ldr	r3, [r4, #8]
    609a:	4413      	add	r3, r2
    609c:	459b      	cmp	fp, r3
    609e:	f300 80a6 	bgt.w	61ee <__sfvwrite_r+0x28a>
    60a2:	4593      	cmp	fp, r2
    60a4:	db4b      	blt.n	613e <__sfvwrite_r+0x1da>
    60a6:	4613      	mov	r3, r2
    60a8:	6a67      	ldr	r7, [r4, #36]	; 0x24
    60aa:	69e1      	ldr	r1, [r4, #28]
    60ac:	9800      	ldr	r0, [sp, #0]
    60ae:	462a      	mov	r2, r5
    60b0:	47b8      	blx	r7
    60b2:	1e07      	subs	r7, r0, #0
    60b4:	ddd4      	ble.n	6060 <__sfvwrite_r+0xfc>
    60b6:	ebb9 0907 	subs.w	r9, r9, r7
    60ba:	d0cc      	beq.n	6056 <__sfvwrite_r+0xf2>
    60bc:	2001      	movs	r0, #1
    60be:	f8da 3008 	ldr.w	r3, [sl, #8]
    60c2:	1bdb      	subs	r3, r3, r7
    60c4:	443d      	add	r5, r7
    60c6:	1bf6      	subs	r6, r6, r7
    60c8:	f8ca 3008 	str.w	r3, [sl, #8]
    60cc:	2b00      	cmp	r3, #0
    60ce:	f43f af78 	beq.w	5fc2 <__sfvwrite_r+0x5e>
    60d2:	2e00      	cmp	r6, #0
    60d4:	d1d5      	bne.n	6082 <__sfvwrite_r+0x11e>
    60d6:	f108 0308 	add.w	r3, r8, #8
    60da:	e913 0060 	ldmdb	r3, {r5, r6}
    60de:	4698      	mov	r8, r3
    60e0:	3308      	adds	r3, #8
    60e2:	2e00      	cmp	r6, #0
    60e4:	d0f9      	beq.n	60da <__sfvwrite_r+0x176>
    60e6:	4632      	mov	r2, r6
    60e8:	210a      	movs	r1, #10
    60ea:	4628      	mov	r0, r5
    60ec:	f000 fc48 	bl	6980 <memchr>
    60f0:	2800      	cmp	r0, #0
    60f2:	f000 80a1 	beq.w	6238 <__sfvwrite_r+0x2d4>
    60f6:	3001      	adds	r0, #1
    60f8:	eba0 0905 	sub.w	r9, r0, r5
    60fc:	e7c2      	b.n	6084 <__sfvwrite_r+0x120>
    60fe:	6820      	ldr	r0, [r4, #0]
    6100:	6923      	ldr	r3, [r4, #16]
    6102:	4298      	cmp	r0, r3
    6104:	d802      	bhi.n	610c <__sfvwrite_r+0x1a8>
    6106:	6963      	ldr	r3, [r4, #20]
    6108:	429f      	cmp	r7, r3
    610a:	d25d      	bcs.n	61c8 <__sfvwrite_r+0x264>
    610c:	45b8      	cmp	r8, r7
    610e:	bf28      	it	cs
    6110:	46b8      	movcs	r8, r7
    6112:	4642      	mov	r2, r8
    6114:	4649      	mov	r1, r9
    6116:	f000 fd1d 	bl	6b54 <memmove>
    611a:	68a3      	ldr	r3, [r4, #8]
    611c:	6822      	ldr	r2, [r4, #0]
    611e:	eba3 0308 	sub.w	r3, r3, r8
    6122:	4442      	add	r2, r8
    6124:	60a3      	str	r3, [r4, #8]
    6126:	6022      	str	r2, [r4, #0]
    6128:	b10b      	cbz	r3, 612e <__sfvwrite_r+0x1ca>
    612a:	46c2      	mov	sl, r8
    612c:	e779      	b.n	6022 <__sfvwrite_r+0xbe>
    612e:	4621      	mov	r1, r4
    6130:	9800      	ldr	r0, [sp, #0]
    6132:	f7ff fcb3 	bl	5a9c <_fflush_r>
    6136:	2800      	cmp	r0, #0
    6138:	d192      	bne.n	6060 <__sfvwrite_r+0xfc>
    613a:	46c2      	mov	sl, r8
    613c:	e771      	b.n	6022 <__sfvwrite_r+0xbe>
    613e:	465a      	mov	r2, fp
    6140:	4629      	mov	r1, r5
    6142:	f000 fd07 	bl	6b54 <memmove>
    6146:	68a2      	ldr	r2, [r4, #8]
    6148:	6823      	ldr	r3, [r4, #0]
    614a:	eba2 020b 	sub.w	r2, r2, fp
    614e:	445b      	add	r3, fp
    6150:	60a2      	str	r2, [r4, #8]
    6152:	6023      	str	r3, [r4, #0]
    6154:	e7af      	b.n	60b6 <__sfvwrite_r+0x152>
    6156:	6820      	ldr	r0, [r4, #0]
    6158:	46b8      	mov	r8, r7
    615a:	46ba      	mov	sl, r7
    615c:	46bb      	mov	fp, r7
    615e:	e755      	b.n	600c <__sfvwrite_r+0xa8>
    6160:	6962      	ldr	r2, [r4, #20]
    6162:	6820      	ldr	r0, [r4, #0]
    6164:	6921      	ldr	r1, [r4, #16]
    6166:	eb02 0842 	add.w	r8, r2, r2, lsl #1
    616a:	eba0 0a01 	sub.w	sl, r0, r1
    616e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
    6172:	f10a 0001 	add.w	r0, sl, #1
    6176:	ea4f 0868 	mov.w	r8, r8, asr #1
    617a:	4438      	add	r0, r7
    617c:	4540      	cmp	r0, r8
    617e:	4642      	mov	r2, r8
    6180:	bf84      	itt	hi
    6182:	4680      	movhi	r8, r0
    6184:	4642      	movhi	r2, r8
    6186:	055b      	lsls	r3, r3, #21
    6188:	d544      	bpl.n	6214 <__sfvwrite_r+0x2b0>
    618a:	4611      	mov	r1, r2
    618c:	9800      	ldr	r0, [sp, #0]
    618e:	f000 f92f 	bl	63f0 <_malloc_r>
    6192:	4683      	mov	fp, r0
    6194:	2800      	cmp	r0, #0
    6196:	d055      	beq.n	6244 <__sfvwrite_r+0x2e0>
    6198:	4652      	mov	r2, sl
    619a:	6921      	ldr	r1, [r4, #16]
    619c:	f000 fc40 	bl	6a20 <memcpy>
    61a0:	89a3      	ldrh	r3, [r4, #12]
    61a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    61a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    61aa:	81a3      	strh	r3, [r4, #12]
    61ac:	eb0b 000a 	add.w	r0, fp, sl
    61b0:	eba8 030a 	sub.w	r3, r8, sl
    61b4:	f8c4 b010 	str.w	fp, [r4, #16]
    61b8:	f8c4 8014 	str.w	r8, [r4, #20]
    61bc:	6020      	str	r0, [r4, #0]
    61be:	60a3      	str	r3, [r4, #8]
    61c0:	46b8      	mov	r8, r7
    61c2:	46ba      	mov	sl, r7
    61c4:	46bb      	mov	fp, r7
    61c6:	e721      	b.n	600c <__sfvwrite_r+0xa8>
    61c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    61cc:	42b9      	cmp	r1, r7
    61ce:	bf28      	it	cs
    61d0:	4639      	movcs	r1, r7
    61d2:	464a      	mov	r2, r9
    61d4:	fb91 f1f3 	sdiv	r1, r1, r3
    61d8:	9800      	ldr	r0, [sp, #0]
    61da:	6a66      	ldr	r6, [r4, #36]	; 0x24
    61dc:	fb03 f301 	mul.w	r3, r3, r1
    61e0:	69e1      	ldr	r1, [r4, #28]
    61e2:	47b0      	blx	r6
    61e4:	f1b0 0a00 	subs.w	sl, r0, #0
    61e8:	f73f af1b 	bgt.w	6022 <__sfvwrite_r+0xbe>
    61ec:	e738      	b.n	6060 <__sfvwrite_r+0xfc>
    61ee:	461a      	mov	r2, r3
    61f0:	4629      	mov	r1, r5
    61f2:	9301      	str	r3, [sp, #4]
    61f4:	f000 fcae 	bl	6b54 <memmove>
    61f8:	6822      	ldr	r2, [r4, #0]
    61fa:	9b01      	ldr	r3, [sp, #4]
    61fc:	9800      	ldr	r0, [sp, #0]
    61fe:	441a      	add	r2, r3
    6200:	6022      	str	r2, [r4, #0]
    6202:	4621      	mov	r1, r4
    6204:	f7ff fc4a 	bl	5a9c <_fflush_r>
    6208:	9b01      	ldr	r3, [sp, #4]
    620a:	2800      	cmp	r0, #0
    620c:	f47f af28 	bne.w	6060 <__sfvwrite_r+0xfc>
    6210:	461f      	mov	r7, r3
    6212:	e750      	b.n	60b6 <__sfvwrite_r+0x152>
    6214:	9800      	ldr	r0, [sp, #0]
    6216:	f001 f807 	bl	7228 <_realloc_r>
    621a:	4683      	mov	fp, r0
    621c:	2800      	cmp	r0, #0
    621e:	d1c5      	bne.n	61ac <__sfvwrite_r+0x248>
    6220:	9d00      	ldr	r5, [sp, #0]
    6222:	6921      	ldr	r1, [r4, #16]
    6224:	4628      	mov	r0, r5
    6226:	f7ff fdb7 	bl	5d98 <_free_r>
    622a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    622e:	220c      	movs	r2, #12
    6230:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    6234:	602a      	str	r2, [r5, #0]
    6236:	e715      	b.n	6064 <__sfvwrite_r+0x100>
    6238:	f106 0901 	add.w	r9, r6, #1
    623c:	e722      	b.n	6084 <__sfvwrite_r+0x120>
    623e:	f04f 30ff 	mov.w	r0, #4294967295
    6242:	e6bf      	b.n	5fc4 <__sfvwrite_r+0x60>
    6244:	9a00      	ldr	r2, [sp, #0]
    6246:	230c      	movs	r3, #12
    6248:	6013      	str	r3, [r2, #0]
    624a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    624e:	e709      	b.n	6064 <__sfvwrite_r+0x100>
    6250:	7ffffc00 	.word	0x7ffffc00

00006254 <_fwalk_reent>:
    6254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6258:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
    625c:	d01f      	beq.n	629e <_fwalk_reent+0x4a>
    625e:	4688      	mov	r8, r1
    6260:	4606      	mov	r6, r0
    6262:	f04f 0900 	mov.w	r9, #0
    6266:	687d      	ldr	r5, [r7, #4]
    6268:	68bc      	ldr	r4, [r7, #8]
    626a:	3d01      	subs	r5, #1
    626c:	d411      	bmi.n	6292 <_fwalk_reent+0x3e>
    626e:	89a3      	ldrh	r3, [r4, #12]
    6270:	2b01      	cmp	r3, #1
    6272:	f105 35ff 	add.w	r5, r5, #4294967295
    6276:	d908      	bls.n	628a <_fwalk_reent+0x36>
    6278:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    627c:	3301      	adds	r3, #1
    627e:	4621      	mov	r1, r4
    6280:	4630      	mov	r0, r6
    6282:	d002      	beq.n	628a <_fwalk_reent+0x36>
    6284:	47c0      	blx	r8
    6286:	ea49 0900 	orr.w	r9, r9, r0
    628a:	1c6b      	adds	r3, r5, #1
    628c:	f104 0468 	add.w	r4, r4, #104	; 0x68
    6290:	d1ed      	bne.n	626e <_fwalk_reent+0x1a>
    6292:	683f      	ldr	r7, [r7, #0]
    6294:	2f00      	cmp	r7, #0
    6296:	d1e6      	bne.n	6266 <_fwalk_reent+0x12>
    6298:	4648      	mov	r0, r9
    629a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    629e:	46b9      	mov	r9, r7
    62a0:	4648      	mov	r0, r9
    62a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    62a6:	bf00      	nop

000062a8 <__locale_mb_cur_max>:
    62a8:	4b04      	ldr	r3, [pc, #16]	; (62bc <__locale_mb_cur_max+0x14>)
    62aa:	4a05      	ldr	r2, [pc, #20]	; (62c0 <__locale_mb_cur_max+0x18>)
    62ac:	681b      	ldr	r3, [r3, #0]
    62ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    62b0:	2b00      	cmp	r3, #0
    62b2:	bf08      	it	eq
    62b4:	4613      	moveq	r3, r2
    62b6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
    62ba:	4770      	bx	lr
    62bc:	20000034 	.word	0x20000034
    62c0:	20000464 	.word	0x20000464

000062c4 <_localeconv_r>:
    62c4:	4a04      	ldr	r2, [pc, #16]	; (62d8 <_localeconv_r+0x14>)
    62c6:	4b05      	ldr	r3, [pc, #20]	; (62dc <_localeconv_r+0x18>)
    62c8:	6812      	ldr	r2, [r2, #0]
    62ca:	6b50      	ldr	r0, [r2, #52]	; 0x34
    62cc:	2800      	cmp	r0, #0
    62ce:	bf08      	it	eq
    62d0:	4618      	moveq	r0, r3
    62d2:	30f0      	adds	r0, #240	; 0xf0
    62d4:	4770      	bx	lr
    62d6:	bf00      	nop
    62d8:	20000034 	.word	0x20000034
    62dc:	20000464 	.word	0x20000464

000062e0 <__retarget_lock_init_recursive>:
    62e0:	4770      	bx	lr
    62e2:	bf00      	nop

000062e4 <__retarget_lock_close_recursive>:
    62e4:	4770      	bx	lr
    62e6:	bf00      	nop

000062e8 <__retarget_lock_acquire_recursive>:
    62e8:	4770      	bx	lr
    62ea:	bf00      	nop

000062ec <__retarget_lock_release_recursive>:
    62ec:	4770      	bx	lr
    62ee:	bf00      	nop

000062f0 <__swhatbuf_r>:
    62f0:	b570      	push	{r4, r5, r6, lr}
    62f2:	460c      	mov	r4, r1
    62f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    62f8:	2900      	cmp	r1, #0
    62fa:	b090      	sub	sp, #64	; 0x40
    62fc:	4615      	mov	r5, r2
    62fe:	461e      	mov	r6, r3
    6300:	db14      	blt.n	632c <__swhatbuf_r+0x3c>
    6302:	aa01      	add	r2, sp, #4
    6304:	f001 fc34 	bl	7b70 <_fstat_r>
    6308:	2800      	cmp	r0, #0
    630a:	db0f      	blt.n	632c <__swhatbuf_r+0x3c>
    630c:	9a02      	ldr	r2, [sp, #8]
    630e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    6312:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
    6316:	fab2 f282 	clz	r2, r2
    631a:	0952      	lsrs	r2, r2, #5
    631c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    6320:	f44f 6000 	mov.w	r0, #2048	; 0x800
    6324:	6032      	str	r2, [r6, #0]
    6326:	602b      	str	r3, [r5, #0]
    6328:	b010      	add	sp, #64	; 0x40
    632a:	bd70      	pop	{r4, r5, r6, pc}
    632c:	89a2      	ldrh	r2, [r4, #12]
    632e:	2300      	movs	r3, #0
    6330:	f012 0080 	ands.w	r0, r2, #128	; 0x80
    6334:	6033      	str	r3, [r6, #0]
    6336:	d004      	beq.n	6342 <__swhatbuf_r+0x52>
    6338:	2240      	movs	r2, #64	; 0x40
    633a:	4618      	mov	r0, r3
    633c:	602a      	str	r2, [r5, #0]
    633e:	b010      	add	sp, #64	; 0x40
    6340:	bd70      	pop	{r4, r5, r6, pc}
    6342:	f44f 6380 	mov.w	r3, #1024	; 0x400
    6346:	602b      	str	r3, [r5, #0]
    6348:	b010      	add	sp, #64	; 0x40
    634a:	bd70      	pop	{r4, r5, r6, pc}

0000634c <__smakebuf_r>:
    634c:	898a      	ldrh	r2, [r1, #12]
    634e:	0792      	lsls	r2, r2, #30
    6350:	460b      	mov	r3, r1
    6352:	d506      	bpl.n	6362 <__smakebuf_r+0x16>
    6354:	f101 0243 	add.w	r2, r1, #67	; 0x43
    6358:	2101      	movs	r1, #1
    635a:	601a      	str	r2, [r3, #0]
    635c:	611a      	str	r2, [r3, #16]
    635e:	6159      	str	r1, [r3, #20]
    6360:	4770      	bx	lr
    6362:	b5f0      	push	{r4, r5, r6, r7, lr}
    6364:	b083      	sub	sp, #12
    6366:	ab01      	add	r3, sp, #4
    6368:	466a      	mov	r2, sp
    636a:	460c      	mov	r4, r1
    636c:	4606      	mov	r6, r0
    636e:	f7ff ffbf 	bl	62f0 <__swhatbuf_r>
    6372:	9900      	ldr	r1, [sp, #0]
    6374:	4605      	mov	r5, r0
    6376:	4630      	mov	r0, r6
    6378:	f000 f83a 	bl	63f0 <_malloc_r>
    637c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    6380:	b1d8      	cbz	r0, 63ba <__smakebuf_r+0x6e>
    6382:	9a01      	ldr	r2, [sp, #4]
    6384:	4f15      	ldr	r7, [pc, #84]	; (63dc <__smakebuf_r+0x90>)
    6386:	9900      	ldr	r1, [sp, #0]
    6388:	63f7      	str	r7, [r6, #60]	; 0x3c
    638a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    638e:	81a3      	strh	r3, [r4, #12]
    6390:	6020      	str	r0, [r4, #0]
    6392:	6120      	str	r0, [r4, #16]
    6394:	6161      	str	r1, [r4, #20]
    6396:	b91a      	cbnz	r2, 63a0 <__smakebuf_r+0x54>
    6398:	432b      	orrs	r3, r5
    639a:	81a3      	strh	r3, [r4, #12]
    639c:	b003      	add	sp, #12
    639e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63a0:	4630      	mov	r0, r6
    63a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    63a6:	f001 fbf7 	bl	7b98 <_isatty_r>
    63aa:	b1a0      	cbz	r0, 63d6 <__smakebuf_r+0x8a>
    63ac:	89a3      	ldrh	r3, [r4, #12]
    63ae:	f023 0303 	bic.w	r3, r3, #3
    63b2:	f043 0301 	orr.w	r3, r3, #1
    63b6:	b21b      	sxth	r3, r3
    63b8:	e7ee      	b.n	6398 <__smakebuf_r+0x4c>
    63ba:	059a      	lsls	r2, r3, #22
    63bc:	d4ee      	bmi.n	639c <__smakebuf_r+0x50>
    63be:	f023 0303 	bic.w	r3, r3, #3
    63c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
    63c6:	f043 0302 	orr.w	r3, r3, #2
    63ca:	2101      	movs	r1, #1
    63cc:	81a3      	strh	r3, [r4, #12]
    63ce:	6022      	str	r2, [r4, #0]
    63d0:	6122      	str	r2, [r4, #16]
    63d2:	6161      	str	r1, [r4, #20]
    63d4:	e7e2      	b.n	639c <__smakebuf_r+0x50>
    63d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    63da:	e7dd      	b.n	6398 <__smakebuf_r+0x4c>
    63dc:	00005af1 	.word	0x00005af1

000063e0 <malloc>:
    63e0:	4b02      	ldr	r3, [pc, #8]	; (63ec <malloc+0xc>)
    63e2:	4601      	mov	r1, r0
    63e4:	6818      	ldr	r0, [r3, #0]
    63e6:	f000 b803 	b.w	63f0 <_malloc_r>
    63ea:	bf00      	nop
    63ec:	20000034 	.word	0x20000034

000063f0 <_malloc_r>:
    63f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    63f4:	f101 060b 	add.w	r6, r1, #11
    63f8:	2e16      	cmp	r6, #22
    63fa:	b083      	sub	sp, #12
    63fc:	4605      	mov	r5, r0
    63fe:	f240 809e 	bls.w	653e <_malloc_r+0x14e>
    6402:	f036 0607 	bics.w	r6, r6, #7
    6406:	f100 80bd 	bmi.w	6584 <_malloc_r+0x194>
    640a:	42b1      	cmp	r1, r6
    640c:	f200 80ba 	bhi.w	6584 <_malloc_r+0x194>
    6410:	f000 fc04 	bl	6c1c <__malloc_lock>
    6414:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
    6418:	f0c0 8293 	bcc.w	6942 <_malloc_r+0x552>
    641c:	0a73      	lsrs	r3, r6, #9
    641e:	f000 80b8 	beq.w	6592 <_malloc_r+0x1a2>
    6422:	2b04      	cmp	r3, #4
    6424:	f200 8179 	bhi.w	671a <_malloc_r+0x32a>
    6428:	09b3      	lsrs	r3, r6, #6
    642a:	f103 0039 	add.w	r0, r3, #57	; 0x39
    642e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
    6432:	00c3      	lsls	r3, r0, #3
    6434:	4fbf      	ldr	r7, [pc, #764]	; (6734 <_malloc_r+0x344>)
    6436:	443b      	add	r3, r7
    6438:	f1a3 0108 	sub.w	r1, r3, #8
    643c:	685c      	ldr	r4, [r3, #4]
    643e:	42a1      	cmp	r1, r4
    6440:	d106      	bne.n	6450 <_malloc_r+0x60>
    6442:	e00c      	b.n	645e <_malloc_r+0x6e>
    6444:	2a00      	cmp	r2, #0
    6446:	f280 80aa 	bge.w	659e <_malloc_r+0x1ae>
    644a:	68e4      	ldr	r4, [r4, #12]
    644c:	42a1      	cmp	r1, r4
    644e:	d006      	beq.n	645e <_malloc_r+0x6e>
    6450:	6863      	ldr	r3, [r4, #4]
    6452:	f023 0303 	bic.w	r3, r3, #3
    6456:	1b9a      	subs	r2, r3, r6
    6458:	2a0f      	cmp	r2, #15
    645a:	ddf3      	ble.n	6444 <_malloc_r+0x54>
    645c:	4670      	mov	r0, lr
    645e:	693c      	ldr	r4, [r7, #16]
    6460:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 6748 <_malloc_r+0x358>
    6464:	4574      	cmp	r4, lr
    6466:	f000 81ab 	beq.w	67c0 <_malloc_r+0x3d0>
    646a:	6863      	ldr	r3, [r4, #4]
    646c:	f023 0303 	bic.w	r3, r3, #3
    6470:	1b9a      	subs	r2, r3, r6
    6472:	2a0f      	cmp	r2, #15
    6474:	f300 8190 	bgt.w	6798 <_malloc_r+0x3a8>
    6478:	2a00      	cmp	r2, #0
    647a:	f8c7 e014 	str.w	lr, [r7, #20]
    647e:	f8c7 e010 	str.w	lr, [r7, #16]
    6482:	f280 809d 	bge.w	65c0 <_malloc_r+0x1d0>
    6486:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    648a:	f080 8161 	bcs.w	6750 <_malloc_r+0x360>
    648e:	08db      	lsrs	r3, r3, #3
    6490:	f103 0c01 	add.w	ip, r3, #1
    6494:	1099      	asrs	r1, r3, #2
    6496:	687a      	ldr	r2, [r7, #4]
    6498:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
    649c:	f8c4 8008 	str.w	r8, [r4, #8]
    64a0:	2301      	movs	r3, #1
    64a2:	408b      	lsls	r3, r1
    64a4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
    64a8:	4313      	orrs	r3, r2
    64aa:	3908      	subs	r1, #8
    64ac:	60e1      	str	r1, [r4, #12]
    64ae:	607b      	str	r3, [r7, #4]
    64b0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
    64b4:	f8c8 400c 	str.w	r4, [r8, #12]
    64b8:	1082      	asrs	r2, r0, #2
    64ba:	2401      	movs	r4, #1
    64bc:	4094      	lsls	r4, r2
    64be:	429c      	cmp	r4, r3
    64c0:	f200 808b 	bhi.w	65da <_malloc_r+0x1ea>
    64c4:	421c      	tst	r4, r3
    64c6:	d106      	bne.n	64d6 <_malloc_r+0xe6>
    64c8:	f020 0003 	bic.w	r0, r0, #3
    64cc:	0064      	lsls	r4, r4, #1
    64ce:	421c      	tst	r4, r3
    64d0:	f100 0004 	add.w	r0, r0, #4
    64d4:	d0fa      	beq.n	64cc <_malloc_r+0xdc>
    64d6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    64da:	46cc      	mov	ip, r9
    64dc:	4680      	mov	r8, r0
    64de:	f8dc 300c 	ldr.w	r3, [ip, #12]
    64e2:	459c      	cmp	ip, r3
    64e4:	d107      	bne.n	64f6 <_malloc_r+0x106>
    64e6:	e16d      	b.n	67c4 <_malloc_r+0x3d4>
    64e8:	2a00      	cmp	r2, #0
    64ea:	f280 817b 	bge.w	67e4 <_malloc_r+0x3f4>
    64ee:	68db      	ldr	r3, [r3, #12]
    64f0:	459c      	cmp	ip, r3
    64f2:	f000 8167 	beq.w	67c4 <_malloc_r+0x3d4>
    64f6:	6859      	ldr	r1, [r3, #4]
    64f8:	f021 0103 	bic.w	r1, r1, #3
    64fc:	1b8a      	subs	r2, r1, r6
    64fe:	2a0f      	cmp	r2, #15
    6500:	ddf2      	ble.n	64e8 <_malloc_r+0xf8>
    6502:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    6506:	f8d3 8008 	ldr.w	r8, [r3, #8]
    650a:	9300      	str	r3, [sp, #0]
    650c:	199c      	adds	r4, r3, r6
    650e:	4628      	mov	r0, r5
    6510:	f046 0601 	orr.w	r6, r6, #1
    6514:	f042 0501 	orr.w	r5, r2, #1
    6518:	605e      	str	r6, [r3, #4]
    651a:	f8c8 c00c 	str.w	ip, [r8, #12]
    651e:	f8cc 8008 	str.w	r8, [ip, #8]
    6522:	617c      	str	r4, [r7, #20]
    6524:	613c      	str	r4, [r7, #16]
    6526:	f8c4 e00c 	str.w	lr, [r4, #12]
    652a:	f8c4 e008 	str.w	lr, [r4, #8]
    652e:	6065      	str	r5, [r4, #4]
    6530:	505a      	str	r2, [r3, r1]
    6532:	f000 fb79 	bl	6c28 <__malloc_unlock>
    6536:	9b00      	ldr	r3, [sp, #0]
    6538:	f103 0408 	add.w	r4, r3, #8
    653c:	e01e      	b.n	657c <_malloc_r+0x18c>
    653e:	2910      	cmp	r1, #16
    6540:	d820      	bhi.n	6584 <_malloc_r+0x194>
    6542:	f000 fb6b 	bl	6c1c <__malloc_lock>
    6546:	2610      	movs	r6, #16
    6548:	2318      	movs	r3, #24
    654a:	2002      	movs	r0, #2
    654c:	4f79      	ldr	r7, [pc, #484]	; (6734 <_malloc_r+0x344>)
    654e:	443b      	add	r3, r7
    6550:	f1a3 0208 	sub.w	r2, r3, #8
    6554:	685c      	ldr	r4, [r3, #4]
    6556:	4294      	cmp	r4, r2
    6558:	f000 813d 	beq.w	67d6 <_malloc_r+0x3e6>
    655c:	6863      	ldr	r3, [r4, #4]
    655e:	68e1      	ldr	r1, [r4, #12]
    6560:	68a6      	ldr	r6, [r4, #8]
    6562:	f023 0303 	bic.w	r3, r3, #3
    6566:	4423      	add	r3, r4
    6568:	4628      	mov	r0, r5
    656a:	685a      	ldr	r2, [r3, #4]
    656c:	60f1      	str	r1, [r6, #12]
    656e:	f042 0201 	orr.w	r2, r2, #1
    6572:	608e      	str	r6, [r1, #8]
    6574:	605a      	str	r2, [r3, #4]
    6576:	f000 fb57 	bl	6c28 <__malloc_unlock>
    657a:	3408      	adds	r4, #8
    657c:	4620      	mov	r0, r4
    657e:	b003      	add	sp, #12
    6580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6584:	2400      	movs	r4, #0
    6586:	230c      	movs	r3, #12
    6588:	4620      	mov	r0, r4
    658a:	602b      	str	r3, [r5, #0]
    658c:	b003      	add	sp, #12
    658e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6592:	2040      	movs	r0, #64	; 0x40
    6594:	f44f 7300 	mov.w	r3, #512	; 0x200
    6598:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
    659c:	e74a      	b.n	6434 <_malloc_r+0x44>
    659e:	4423      	add	r3, r4
    65a0:	68e1      	ldr	r1, [r4, #12]
    65a2:	685a      	ldr	r2, [r3, #4]
    65a4:	68a6      	ldr	r6, [r4, #8]
    65a6:	f042 0201 	orr.w	r2, r2, #1
    65aa:	60f1      	str	r1, [r6, #12]
    65ac:	4628      	mov	r0, r5
    65ae:	608e      	str	r6, [r1, #8]
    65b0:	605a      	str	r2, [r3, #4]
    65b2:	f000 fb39 	bl	6c28 <__malloc_unlock>
    65b6:	3408      	adds	r4, #8
    65b8:	4620      	mov	r0, r4
    65ba:	b003      	add	sp, #12
    65bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    65c0:	4423      	add	r3, r4
    65c2:	4628      	mov	r0, r5
    65c4:	685a      	ldr	r2, [r3, #4]
    65c6:	f042 0201 	orr.w	r2, r2, #1
    65ca:	605a      	str	r2, [r3, #4]
    65cc:	f000 fb2c 	bl	6c28 <__malloc_unlock>
    65d0:	3408      	adds	r4, #8
    65d2:	4620      	mov	r0, r4
    65d4:	b003      	add	sp, #12
    65d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    65da:	68bc      	ldr	r4, [r7, #8]
    65dc:	6863      	ldr	r3, [r4, #4]
    65de:	f023 0803 	bic.w	r8, r3, #3
    65e2:	45b0      	cmp	r8, r6
    65e4:	d304      	bcc.n	65f0 <_malloc_r+0x200>
    65e6:	eba8 0306 	sub.w	r3, r8, r6
    65ea:	2b0f      	cmp	r3, #15
    65ec:	f300 8085 	bgt.w	66fa <_malloc_r+0x30a>
    65f0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 674c <_malloc_r+0x35c>
    65f4:	4b50      	ldr	r3, [pc, #320]	; (6738 <_malloc_r+0x348>)
    65f6:	f8d9 2000 	ldr.w	r2, [r9]
    65fa:	681b      	ldr	r3, [r3, #0]
    65fc:	3201      	adds	r2, #1
    65fe:	4433      	add	r3, r6
    6600:	eb04 0a08 	add.w	sl, r4, r8
    6604:	f000 8155 	beq.w	68b2 <_malloc_r+0x4c2>
    6608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    660c:	330f      	adds	r3, #15
    660e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
    6612:	f02b 0b0f 	bic.w	fp, fp, #15
    6616:	4659      	mov	r1, fp
    6618:	4628      	mov	r0, r5
    661a:	f000 ffab 	bl	7574 <_sbrk_r>
    661e:	1c41      	adds	r1, r0, #1
    6620:	4602      	mov	r2, r0
    6622:	f000 80fc 	beq.w	681e <_malloc_r+0x42e>
    6626:	4582      	cmp	sl, r0
    6628:	f200 80f7 	bhi.w	681a <_malloc_r+0x42a>
    662c:	4b43      	ldr	r3, [pc, #268]	; (673c <_malloc_r+0x34c>)
    662e:	6819      	ldr	r1, [r3, #0]
    6630:	4459      	add	r1, fp
    6632:	6019      	str	r1, [r3, #0]
    6634:	f000 814d 	beq.w	68d2 <_malloc_r+0x4e2>
    6638:	f8d9 0000 	ldr.w	r0, [r9]
    663c:	3001      	adds	r0, #1
    663e:	bf1b      	ittet	ne
    6640:	eba2 0a0a 	subne.w	sl, r2, sl
    6644:	4451      	addne	r1, sl
    6646:	f8c9 2000 	streq.w	r2, [r9]
    664a:	6019      	strne	r1, [r3, #0]
    664c:	f012 0107 	ands.w	r1, r2, #7
    6650:	f000 8115 	beq.w	687e <_malloc_r+0x48e>
    6654:	f1c1 0008 	rsb	r0, r1, #8
    6658:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    665c:	4402      	add	r2, r0
    665e:	3108      	adds	r1, #8
    6660:	eb02 090b 	add.w	r9, r2, fp
    6664:	f3c9 090b 	ubfx	r9, r9, #0, #12
    6668:	eba1 0909 	sub.w	r9, r1, r9
    666c:	4649      	mov	r1, r9
    666e:	4628      	mov	r0, r5
    6670:	9301      	str	r3, [sp, #4]
    6672:	9200      	str	r2, [sp, #0]
    6674:	f000 ff7e 	bl	7574 <_sbrk_r>
    6678:	1c43      	adds	r3, r0, #1
    667a:	e89d 000c 	ldmia.w	sp, {r2, r3}
    667e:	f000 8143 	beq.w	6908 <_malloc_r+0x518>
    6682:	1a80      	subs	r0, r0, r2
    6684:	4448      	add	r0, r9
    6686:	f040 0001 	orr.w	r0, r0, #1
    668a:	6819      	ldr	r1, [r3, #0]
    668c:	60ba      	str	r2, [r7, #8]
    668e:	4449      	add	r1, r9
    6690:	42bc      	cmp	r4, r7
    6692:	6050      	str	r0, [r2, #4]
    6694:	6019      	str	r1, [r3, #0]
    6696:	d017      	beq.n	66c8 <_malloc_r+0x2d8>
    6698:	f1b8 0f0f 	cmp.w	r8, #15
    669c:	f240 80fb 	bls.w	6896 <_malloc_r+0x4a6>
    66a0:	6860      	ldr	r0, [r4, #4]
    66a2:	f1a8 020c 	sub.w	r2, r8, #12
    66a6:	f022 0207 	bic.w	r2, r2, #7
    66aa:	eb04 0e02 	add.w	lr, r4, r2
    66ae:	f000 0001 	and.w	r0, r0, #1
    66b2:	f04f 0c05 	mov.w	ip, #5
    66b6:	4310      	orrs	r0, r2
    66b8:	2a0f      	cmp	r2, #15
    66ba:	6060      	str	r0, [r4, #4]
    66bc:	f8ce c004 	str.w	ip, [lr, #4]
    66c0:	f8ce c008 	str.w	ip, [lr, #8]
    66c4:	f200 8117 	bhi.w	68f6 <_malloc_r+0x506>
    66c8:	4b1d      	ldr	r3, [pc, #116]	; (6740 <_malloc_r+0x350>)
    66ca:	68bc      	ldr	r4, [r7, #8]
    66cc:	681a      	ldr	r2, [r3, #0]
    66ce:	4291      	cmp	r1, r2
    66d0:	bf88      	it	hi
    66d2:	6019      	strhi	r1, [r3, #0]
    66d4:	4b1b      	ldr	r3, [pc, #108]	; (6744 <_malloc_r+0x354>)
    66d6:	681a      	ldr	r2, [r3, #0]
    66d8:	4291      	cmp	r1, r2
    66da:	6862      	ldr	r2, [r4, #4]
    66dc:	bf88      	it	hi
    66de:	6019      	strhi	r1, [r3, #0]
    66e0:	f022 0203 	bic.w	r2, r2, #3
    66e4:	4296      	cmp	r6, r2
    66e6:	eba2 0306 	sub.w	r3, r2, r6
    66ea:	d801      	bhi.n	66f0 <_malloc_r+0x300>
    66ec:	2b0f      	cmp	r3, #15
    66ee:	dc04      	bgt.n	66fa <_malloc_r+0x30a>
    66f0:	4628      	mov	r0, r5
    66f2:	f000 fa99 	bl	6c28 <__malloc_unlock>
    66f6:	2400      	movs	r4, #0
    66f8:	e740      	b.n	657c <_malloc_r+0x18c>
    66fa:	19a2      	adds	r2, r4, r6
    66fc:	f043 0301 	orr.w	r3, r3, #1
    6700:	f046 0601 	orr.w	r6, r6, #1
    6704:	6066      	str	r6, [r4, #4]
    6706:	4628      	mov	r0, r5
    6708:	60ba      	str	r2, [r7, #8]
    670a:	6053      	str	r3, [r2, #4]
    670c:	f000 fa8c 	bl	6c28 <__malloc_unlock>
    6710:	3408      	adds	r4, #8
    6712:	4620      	mov	r0, r4
    6714:	b003      	add	sp, #12
    6716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    671a:	2b14      	cmp	r3, #20
    671c:	d971      	bls.n	6802 <_malloc_r+0x412>
    671e:	2b54      	cmp	r3, #84	; 0x54
    6720:	f200 80a3 	bhi.w	686a <_malloc_r+0x47a>
    6724:	0b33      	lsrs	r3, r6, #12
    6726:	f103 006f 	add.w	r0, r3, #111	; 0x6f
    672a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
    672e:	00c3      	lsls	r3, r0, #3
    6730:	e680      	b.n	6434 <_malloc_r+0x44>
    6732:	bf00      	nop
    6734:	200005d0 	.word	0x200005d0
    6738:	20000a74 	.word	0x20000a74
    673c:	20000a44 	.word	0x20000a44
    6740:	20000a6c 	.word	0x20000a6c
    6744:	20000a70 	.word	0x20000a70
    6748:	200005d8 	.word	0x200005d8
    674c:	200009d8 	.word	0x200009d8
    6750:	0a5a      	lsrs	r2, r3, #9
    6752:	2a04      	cmp	r2, #4
    6754:	d95b      	bls.n	680e <_malloc_r+0x41e>
    6756:	2a14      	cmp	r2, #20
    6758:	f200 80ae 	bhi.w	68b8 <_malloc_r+0x4c8>
    675c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    6760:	00c9      	lsls	r1, r1, #3
    6762:	325b      	adds	r2, #91	; 0x5b
    6764:	eb07 0c01 	add.w	ip, r7, r1
    6768:	5879      	ldr	r1, [r7, r1]
    676a:	f1ac 0c08 	sub.w	ip, ip, #8
    676e:	458c      	cmp	ip, r1
    6770:	f000 8088 	beq.w	6884 <_malloc_r+0x494>
    6774:	684a      	ldr	r2, [r1, #4]
    6776:	f022 0203 	bic.w	r2, r2, #3
    677a:	4293      	cmp	r3, r2
    677c:	d273      	bcs.n	6866 <_malloc_r+0x476>
    677e:	6889      	ldr	r1, [r1, #8]
    6780:	458c      	cmp	ip, r1
    6782:	d1f7      	bne.n	6774 <_malloc_r+0x384>
    6784:	f8dc 200c 	ldr.w	r2, [ip, #12]
    6788:	687b      	ldr	r3, [r7, #4]
    678a:	60e2      	str	r2, [r4, #12]
    678c:	f8c4 c008 	str.w	ip, [r4, #8]
    6790:	6094      	str	r4, [r2, #8]
    6792:	f8cc 400c 	str.w	r4, [ip, #12]
    6796:	e68f      	b.n	64b8 <_malloc_r+0xc8>
    6798:	19a1      	adds	r1, r4, r6
    679a:	f046 0c01 	orr.w	ip, r6, #1
    679e:	f042 0601 	orr.w	r6, r2, #1
    67a2:	f8c4 c004 	str.w	ip, [r4, #4]
    67a6:	4628      	mov	r0, r5
    67a8:	6179      	str	r1, [r7, #20]
    67aa:	6139      	str	r1, [r7, #16]
    67ac:	f8c1 e00c 	str.w	lr, [r1, #12]
    67b0:	f8c1 e008 	str.w	lr, [r1, #8]
    67b4:	604e      	str	r6, [r1, #4]
    67b6:	50e2      	str	r2, [r4, r3]
    67b8:	f000 fa36 	bl	6c28 <__malloc_unlock>
    67bc:	3408      	adds	r4, #8
    67be:	e6dd      	b.n	657c <_malloc_r+0x18c>
    67c0:	687b      	ldr	r3, [r7, #4]
    67c2:	e679      	b.n	64b8 <_malloc_r+0xc8>
    67c4:	f108 0801 	add.w	r8, r8, #1
    67c8:	f018 0f03 	tst.w	r8, #3
    67cc:	f10c 0c08 	add.w	ip, ip, #8
    67d0:	f47f ae85 	bne.w	64de <_malloc_r+0xee>
    67d4:	e02d      	b.n	6832 <_malloc_r+0x442>
    67d6:	68dc      	ldr	r4, [r3, #12]
    67d8:	42a3      	cmp	r3, r4
    67da:	bf08      	it	eq
    67dc:	3002      	addeq	r0, #2
    67de:	f43f ae3e 	beq.w	645e <_malloc_r+0x6e>
    67e2:	e6bb      	b.n	655c <_malloc_r+0x16c>
    67e4:	4419      	add	r1, r3
    67e6:	461c      	mov	r4, r3
    67e8:	684a      	ldr	r2, [r1, #4]
    67ea:	68db      	ldr	r3, [r3, #12]
    67ec:	f854 6f08 	ldr.w	r6, [r4, #8]!
    67f0:	f042 0201 	orr.w	r2, r2, #1
    67f4:	604a      	str	r2, [r1, #4]
    67f6:	4628      	mov	r0, r5
    67f8:	60f3      	str	r3, [r6, #12]
    67fa:	609e      	str	r6, [r3, #8]
    67fc:	f000 fa14 	bl	6c28 <__malloc_unlock>
    6800:	e6bc      	b.n	657c <_malloc_r+0x18c>
    6802:	f103 005c 	add.w	r0, r3, #92	; 0x5c
    6806:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
    680a:	00c3      	lsls	r3, r0, #3
    680c:	e612      	b.n	6434 <_malloc_r+0x44>
    680e:	099a      	lsrs	r2, r3, #6
    6810:	f102 0139 	add.w	r1, r2, #57	; 0x39
    6814:	00c9      	lsls	r1, r1, #3
    6816:	3238      	adds	r2, #56	; 0x38
    6818:	e7a4      	b.n	6764 <_malloc_r+0x374>
    681a:	42bc      	cmp	r4, r7
    681c:	d054      	beq.n	68c8 <_malloc_r+0x4d8>
    681e:	68bc      	ldr	r4, [r7, #8]
    6820:	6862      	ldr	r2, [r4, #4]
    6822:	f022 0203 	bic.w	r2, r2, #3
    6826:	e75d      	b.n	66e4 <_malloc_r+0x2f4>
    6828:	f859 3908 	ldr.w	r3, [r9], #-8
    682c:	4599      	cmp	r9, r3
    682e:	f040 8086 	bne.w	693e <_malloc_r+0x54e>
    6832:	f010 0f03 	tst.w	r0, #3
    6836:	f100 30ff 	add.w	r0, r0, #4294967295
    683a:	d1f5      	bne.n	6828 <_malloc_r+0x438>
    683c:	687b      	ldr	r3, [r7, #4]
    683e:	ea23 0304 	bic.w	r3, r3, r4
    6842:	607b      	str	r3, [r7, #4]
    6844:	0064      	lsls	r4, r4, #1
    6846:	429c      	cmp	r4, r3
    6848:	f63f aec7 	bhi.w	65da <_malloc_r+0x1ea>
    684c:	2c00      	cmp	r4, #0
    684e:	f43f aec4 	beq.w	65da <_malloc_r+0x1ea>
    6852:	421c      	tst	r4, r3
    6854:	4640      	mov	r0, r8
    6856:	f47f ae3e 	bne.w	64d6 <_malloc_r+0xe6>
    685a:	0064      	lsls	r4, r4, #1
    685c:	421c      	tst	r4, r3
    685e:	f100 0004 	add.w	r0, r0, #4
    6862:	d0fa      	beq.n	685a <_malloc_r+0x46a>
    6864:	e637      	b.n	64d6 <_malloc_r+0xe6>
    6866:	468c      	mov	ip, r1
    6868:	e78c      	b.n	6784 <_malloc_r+0x394>
    686a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    686e:	d815      	bhi.n	689c <_malloc_r+0x4ac>
    6870:	0bf3      	lsrs	r3, r6, #15
    6872:	f103 0078 	add.w	r0, r3, #120	; 0x78
    6876:	f103 0e77 	add.w	lr, r3, #119	; 0x77
    687a:	00c3      	lsls	r3, r0, #3
    687c:	e5da      	b.n	6434 <_malloc_r+0x44>
    687e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    6882:	e6ed      	b.n	6660 <_malloc_r+0x270>
    6884:	687b      	ldr	r3, [r7, #4]
    6886:	1092      	asrs	r2, r2, #2
    6888:	2101      	movs	r1, #1
    688a:	fa01 f202 	lsl.w	r2, r1, r2
    688e:	4313      	orrs	r3, r2
    6890:	607b      	str	r3, [r7, #4]
    6892:	4662      	mov	r2, ip
    6894:	e779      	b.n	678a <_malloc_r+0x39a>
    6896:	2301      	movs	r3, #1
    6898:	6053      	str	r3, [r2, #4]
    689a:	e729      	b.n	66f0 <_malloc_r+0x300>
    689c:	f240 5254 	movw	r2, #1364	; 0x554
    68a0:	4293      	cmp	r3, r2
    68a2:	d822      	bhi.n	68ea <_malloc_r+0x4fa>
    68a4:	0cb3      	lsrs	r3, r6, #18
    68a6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
    68aa:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
    68ae:	00c3      	lsls	r3, r0, #3
    68b0:	e5c0      	b.n	6434 <_malloc_r+0x44>
    68b2:	f103 0b10 	add.w	fp, r3, #16
    68b6:	e6ae      	b.n	6616 <_malloc_r+0x226>
    68b8:	2a54      	cmp	r2, #84	; 0x54
    68ba:	d829      	bhi.n	6910 <_malloc_r+0x520>
    68bc:	0b1a      	lsrs	r2, r3, #12
    68be:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    68c2:	00c9      	lsls	r1, r1, #3
    68c4:	326e      	adds	r2, #110	; 0x6e
    68c6:	e74d      	b.n	6764 <_malloc_r+0x374>
    68c8:	4b20      	ldr	r3, [pc, #128]	; (694c <_malloc_r+0x55c>)
    68ca:	6819      	ldr	r1, [r3, #0]
    68cc:	4459      	add	r1, fp
    68ce:	6019      	str	r1, [r3, #0]
    68d0:	e6b2      	b.n	6638 <_malloc_r+0x248>
    68d2:	f3ca 000b 	ubfx	r0, sl, #0, #12
    68d6:	2800      	cmp	r0, #0
    68d8:	f47f aeae 	bne.w	6638 <_malloc_r+0x248>
    68dc:	eb08 030b 	add.w	r3, r8, fp
    68e0:	68ba      	ldr	r2, [r7, #8]
    68e2:	f043 0301 	orr.w	r3, r3, #1
    68e6:	6053      	str	r3, [r2, #4]
    68e8:	e6ee      	b.n	66c8 <_malloc_r+0x2d8>
    68ea:	207f      	movs	r0, #127	; 0x7f
    68ec:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
    68f0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
    68f4:	e59e      	b.n	6434 <_malloc_r+0x44>
    68f6:	f104 0108 	add.w	r1, r4, #8
    68fa:	4628      	mov	r0, r5
    68fc:	9300      	str	r3, [sp, #0]
    68fe:	f7ff fa4b 	bl	5d98 <_free_r>
    6902:	9b00      	ldr	r3, [sp, #0]
    6904:	6819      	ldr	r1, [r3, #0]
    6906:	e6df      	b.n	66c8 <_malloc_r+0x2d8>
    6908:	2001      	movs	r0, #1
    690a:	f04f 0900 	mov.w	r9, #0
    690e:	e6bc      	b.n	668a <_malloc_r+0x29a>
    6910:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    6914:	d805      	bhi.n	6922 <_malloc_r+0x532>
    6916:	0bda      	lsrs	r2, r3, #15
    6918:	f102 0178 	add.w	r1, r2, #120	; 0x78
    691c:	00c9      	lsls	r1, r1, #3
    691e:	3277      	adds	r2, #119	; 0x77
    6920:	e720      	b.n	6764 <_malloc_r+0x374>
    6922:	f240 5154 	movw	r1, #1364	; 0x554
    6926:	428a      	cmp	r2, r1
    6928:	d805      	bhi.n	6936 <_malloc_r+0x546>
    692a:	0c9a      	lsrs	r2, r3, #18
    692c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    6930:	00c9      	lsls	r1, r1, #3
    6932:	327c      	adds	r2, #124	; 0x7c
    6934:	e716      	b.n	6764 <_malloc_r+0x374>
    6936:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
    693a:	227e      	movs	r2, #126	; 0x7e
    693c:	e712      	b.n	6764 <_malloc_r+0x374>
    693e:	687b      	ldr	r3, [r7, #4]
    6940:	e780      	b.n	6844 <_malloc_r+0x454>
    6942:	08f0      	lsrs	r0, r6, #3
    6944:	f106 0308 	add.w	r3, r6, #8
    6948:	e600      	b.n	654c <_malloc_r+0x15c>
    694a:	bf00      	nop
    694c:	20000a44 	.word	0x20000a44

00006950 <__ascii_mbtowc>:
    6950:	b082      	sub	sp, #8
    6952:	b149      	cbz	r1, 6968 <__ascii_mbtowc+0x18>
    6954:	b15a      	cbz	r2, 696e <__ascii_mbtowc+0x1e>
    6956:	b16b      	cbz	r3, 6974 <__ascii_mbtowc+0x24>
    6958:	7813      	ldrb	r3, [r2, #0]
    695a:	600b      	str	r3, [r1, #0]
    695c:	7812      	ldrb	r2, [r2, #0]
    695e:	1c10      	adds	r0, r2, #0
    6960:	bf18      	it	ne
    6962:	2001      	movne	r0, #1
    6964:	b002      	add	sp, #8
    6966:	4770      	bx	lr
    6968:	a901      	add	r1, sp, #4
    696a:	2a00      	cmp	r2, #0
    696c:	d1f3      	bne.n	6956 <__ascii_mbtowc+0x6>
    696e:	4610      	mov	r0, r2
    6970:	b002      	add	sp, #8
    6972:	4770      	bx	lr
    6974:	f06f 0001 	mvn.w	r0, #1
    6978:	e7f4      	b.n	6964 <__ascii_mbtowc+0x14>
    697a:	bf00      	nop
    697c:	0000      	movs	r0, r0
	...

00006980 <memchr>:
    6980:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6984:	2a10      	cmp	r2, #16
    6986:	db2b      	blt.n	69e0 <memchr+0x60>
    6988:	f010 0f07 	tst.w	r0, #7
    698c:	d008      	beq.n	69a0 <memchr+0x20>
    698e:	f810 3b01 	ldrb.w	r3, [r0], #1
    6992:	3a01      	subs	r2, #1
    6994:	428b      	cmp	r3, r1
    6996:	d02d      	beq.n	69f4 <memchr+0x74>
    6998:	f010 0f07 	tst.w	r0, #7
    699c:	b342      	cbz	r2, 69f0 <memchr+0x70>
    699e:	d1f6      	bne.n	698e <memchr+0xe>
    69a0:	b4f0      	push	{r4, r5, r6, r7}
    69a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    69a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    69aa:	f022 0407 	bic.w	r4, r2, #7
    69ae:	f07f 0700 	mvns.w	r7, #0
    69b2:	2300      	movs	r3, #0
    69b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    69b8:	3c08      	subs	r4, #8
    69ba:	ea85 0501 	eor.w	r5, r5, r1
    69be:	ea86 0601 	eor.w	r6, r6, r1
    69c2:	fa85 f547 	uadd8	r5, r5, r7
    69c6:	faa3 f587 	sel	r5, r3, r7
    69ca:	fa86 f647 	uadd8	r6, r6, r7
    69ce:	faa5 f687 	sel	r6, r5, r7
    69d2:	b98e      	cbnz	r6, 69f8 <memchr+0x78>
    69d4:	d1ee      	bne.n	69b4 <memchr+0x34>
    69d6:	bcf0      	pop	{r4, r5, r6, r7}
    69d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69dc:	f002 0207 	and.w	r2, r2, #7
    69e0:	b132      	cbz	r2, 69f0 <memchr+0x70>
    69e2:	f810 3b01 	ldrb.w	r3, [r0], #1
    69e6:	3a01      	subs	r2, #1
    69e8:	ea83 0301 	eor.w	r3, r3, r1
    69ec:	b113      	cbz	r3, 69f4 <memchr+0x74>
    69ee:	d1f8      	bne.n	69e2 <memchr+0x62>
    69f0:	2000      	movs	r0, #0
    69f2:	4770      	bx	lr
    69f4:	3801      	subs	r0, #1
    69f6:	4770      	bx	lr
    69f8:	2d00      	cmp	r5, #0
    69fa:	bf06      	itte	eq
    69fc:	4635      	moveq	r5, r6
    69fe:	3803      	subeq	r0, #3
    6a00:	3807      	subne	r0, #7
    6a02:	f015 0f01 	tst.w	r5, #1
    6a06:	d107      	bne.n	6a18 <memchr+0x98>
    6a08:	3001      	adds	r0, #1
    6a0a:	f415 7f80 	tst.w	r5, #256	; 0x100
    6a0e:	bf02      	ittt	eq
    6a10:	3001      	addeq	r0, #1
    6a12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    6a16:	3001      	addeq	r0, #1
    6a18:	bcf0      	pop	{r4, r5, r6, r7}
    6a1a:	3801      	subs	r0, #1
    6a1c:	4770      	bx	lr
    6a1e:	bf00      	nop

00006a20 <memcpy>:
    6a20:	4684      	mov	ip, r0
    6a22:	ea41 0300 	orr.w	r3, r1, r0
    6a26:	f013 0303 	ands.w	r3, r3, #3
    6a2a:	d16d      	bne.n	6b08 <memcpy+0xe8>
    6a2c:	3a40      	subs	r2, #64	; 0x40
    6a2e:	d341      	bcc.n	6ab4 <memcpy+0x94>
    6a30:	f851 3b04 	ldr.w	r3, [r1], #4
    6a34:	f840 3b04 	str.w	r3, [r0], #4
    6a38:	f851 3b04 	ldr.w	r3, [r1], #4
    6a3c:	f840 3b04 	str.w	r3, [r0], #4
    6a40:	f851 3b04 	ldr.w	r3, [r1], #4
    6a44:	f840 3b04 	str.w	r3, [r0], #4
    6a48:	f851 3b04 	ldr.w	r3, [r1], #4
    6a4c:	f840 3b04 	str.w	r3, [r0], #4
    6a50:	f851 3b04 	ldr.w	r3, [r1], #4
    6a54:	f840 3b04 	str.w	r3, [r0], #4
    6a58:	f851 3b04 	ldr.w	r3, [r1], #4
    6a5c:	f840 3b04 	str.w	r3, [r0], #4
    6a60:	f851 3b04 	ldr.w	r3, [r1], #4
    6a64:	f840 3b04 	str.w	r3, [r0], #4
    6a68:	f851 3b04 	ldr.w	r3, [r1], #4
    6a6c:	f840 3b04 	str.w	r3, [r0], #4
    6a70:	f851 3b04 	ldr.w	r3, [r1], #4
    6a74:	f840 3b04 	str.w	r3, [r0], #4
    6a78:	f851 3b04 	ldr.w	r3, [r1], #4
    6a7c:	f840 3b04 	str.w	r3, [r0], #4
    6a80:	f851 3b04 	ldr.w	r3, [r1], #4
    6a84:	f840 3b04 	str.w	r3, [r0], #4
    6a88:	f851 3b04 	ldr.w	r3, [r1], #4
    6a8c:	f840 3b04 	str.w	r3, [r0], #4
    6a90:	f851 3b04 	ldr.w	r3, [r1], #4
    6a94:	f840 3b04 	str.w	r3, [r0], #4
    6a98:	f851 3b04 	ldr.w	r3, [r1], #4
    6a9c:	f840 3b04 	str.w	r3, [r0], #4
    6aa0:	f851 3b04 	ldr.w	r3, [r1], #4
    6aa4:	f840 3b04 	str.w	r3, [r0], #4
    6aa8:	f851 3b04 	ldr.w	r3, [r1], #4
    6aac:	f840 3b04 	str.w	r3, [r0], #4
    6ab0:	3a40      	subs	r2, #64	; 0x40
    6ab2:	d2bd      	bcs.n	6a30 <memcpy+0x10>
    6ab4:	3230      	adds	r2, #48	; 0x30
    6ab6:	d311      	bcc.n	6adc <memcpy+0xbc>
    6ab8:	f851 3b04 	ldr.w	r3, [r1], #4
    6abc:	f840 3b04 	str.w	r3, [r0], #4
    6ac0:	f851 3b04 	ldr.w	r3, [r1], #4
    6ac4:	f840 3b04 	str.w	r3, [r0], #4
    6ac8:	f851 3b04 	ldr.w	r3, [r1], #4
    6acc:	f840 3b04 	str.w	r3, [r0], #4
    6ad0:	f851 3b04 	ldr.w	r3, [r1], #4
    6ad4:	f840 3b04 	str.w	r3, [r0], #4
    6ad8:	3a10      	subs	r2, #16
    6ada:	d2ed      	bcs.n	6ab8 <memcpy+0x98>
    6adc:	320c      	adds	r2, #12
    6ade:	d305      	bcc.n	6aec <memcpy+0xcc>
    6ae0:	f851 3b04 	ldr.w	r3, [r1], #4
    6ae4:	f840 3b04 	str.w	r3, [r0], #4
    6ae8:	3a04      	subs	r2, #4
    6aea:	d2f9      	bcs.n	6ae0 <memcpy+0xc0>
    6aec:	3204      	adds	r2, #4
    6aee:	d008      	beq.n	6b02 <memcpy+0xe2>
    6af0:	07d2      	lsls	r2, r2, #31
    6af2:	bf1c      	itt	ne
    6af4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    6af8:	f800 3b01 	strbne.w	r3, [r0], #1
    6afc:	d301      	bcc.n	6b02 <memcpy+0xe2>
    6afe:	880b      	ldrh	r3, [r1, #0]
    6b00:	8003      	strh	r3, [r0, #0]
    6b02:	4660      	mov	r0, ip
    6b04:	4770      	bx	lr
    6b06:	bf00      	nop
    6b08:	2a08      	cmp	r2, #8
    6b0a:	d313      	bcc.n	6b34 <memcpy+0x114>
    6b0c:	078b      	lsls	r3, r1, #30
    6b0e:	d08d      	beq.n	6a2c <memcpy+0xc>
    6b10:	f010 0303 	ands.w	r3, r0, #3
    6b14:	d08a      	beq.n	6a2c <memcpy+0xc>
    6b16:	f1c3 0304 	rsb	r3, r3, #4
    6b1a:	1ad2      	subs	r2, r2, r3
    6b1c:	07db      	lsls	r3, r3, #31
    6b1e:	bf1c      	itt	ne
    6b20:	f811 3b01 	ldrbne.w	r3, [r1], #1
    6b24:	f800 3b01 	strbne.w	r3, [r0], #1
    6b28:	d380      	bcc.n	6a2c <memcpy+0xc>
    6b2a:	f831 3b02 	ldrh.w	r3, [r1], #2
    6b2e:	f820 3b02 	strh.w	r3, [r0], #2
    6b32:	e77b      	b.n	6a2c <memcpy+0xc>
    6b34:	3a04      	subs	r2, #4
    6b36:	d3d9      	bcc.n	6aec <memcpy+0xcc>
    6b38:	3a01      	subs	r2, #1
    6b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
    6b3e:	f800 3b01 	strb.w	r3, [r0], #1
    6b42:	d2f9      	bcs.n	6b38 <memcpy+0x118>
    6b44:	780b      	ldrb	r3, [r1, #0]
    6b46:	7003      	strb	r3, [r0, #0]
    6b48:	784b      	ldrb	r3, [r1, #1]
    6b4a:	7043      	strb	r3, [r0, #1]
    6b4c:	788b      	ldrb	r3, [r1, #2]
    6b4e:	7083      	strb	r3, [r0, #2]
    6b50:	4660      	mov	r0, ip
    6b52:	4770      	bx	lr

00006b54 <memmove>:
    6b54:	4288      	cmp	r0, r1
    6b56:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b58:	d90d      	bls.n	6b76 <memmove+0x22>
    6b5a:	188b      	adds	r3, r1, r2
    6b5c:	4298      	cmp	r0, r3
    6b5e:	d20a      	bcs.n	6b76 <memmove+0x22>
    6b60:	1884      	adds	r4, r0, r2
    6b62:	2a00      	cmp	r2, #0
    6b64:	d051      	beq.n	6c0a <memmove+0xb6>
    6b66:	4622      	mov	r2, r4
    6b68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    6b6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
    6b70:	4299      	cmp	r1, r3
    6b72:	d1f9      	bne.n	6b68 <memmove+0x14>
    6b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6b76:	2a0f      	cmp	r2, #15
    6b78:	d948      	bls.n	6c0c <memmove+0xb8>
    6b7a:	ea41 0300 	orr.w	r3, r1, r0
    6b7e:	079b      	lsls	r3, r3, #30
    6b80:	d146      	bne.n	6c10 <memmove+0xbc>
    6b82:	f100 0410 	add.w	r4, r0, #16
    6b86:	f101 0310 	add.w	r3, r1, #16
    6b8a:	4615      	mov	r5, r2
    6b8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
    6b90:	f844 6c10 	str.w	r6, [r4, #-16]
    6b94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
    6b98:	f844 6c0c 	str.w	r6, [r4, #-12]
    6b9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
    6ba0:	f844 6c08 	str.w	r6, [r4, #-8]
    6ba4:	3d10      	subs	r5, #16
    6ba6:	f853 6c04 	ldr.w	r6, [r3, #-4]
    6baa:	f844 6c04 	str.w	r6, [r4, #-4]
    6bae:	2d0f      	cmp	r5, #15
    6bb0:	f103 0310 	add.w	r3, r3, #16
    6bb4:	f104 0410 	add.w	r4, r4, #16
    6bb8:	d8e8      	bhi.n	6b8c <memmove+0x38>
    6bba:	f1a2 0310 	sub.w	r3, r2, #16
    6bbe:	f023 030f 	bic.w	r3, r3, #15
    6bc2:	f002 0e0f 	and.w	lr, r2, #15
    6bc6:	3310      	adds	r3, #16
    6bc8:	f1be 0f03 	cmp.w	lr, #3
    6bcc:	4419      	add	r1, r3
    6bce:	4403      	add	r3, r0
    6bd0:	d921      	bls.n	6c16 <memmove+0xc2>
    6bd2:	1f1e      	subs	r6, r3, #4
    6bd4:	460d      	mov	r5, r1
    6bd6:	4674      	mov	r4, lr
    6bd8:	3c04      	subs	r4, #4
    6bda:	f855 7b04 	ldr.w	r7, [r5], #4
    6bde:	f846 7f04 	str.w	r7, [r6, #4]!
    6be2:	2c03      	cmp	r4, #3
    6be4:	d8f8      	bhi.n	6bd8 <memmove+0x84>
    6be6:	f1ae 0404 	sub.w	r4, lr, #4
    6bea:	f024 0403 	bic.w	r4, r4, #3
    6bee:	3404      	adds	r4, #4
    6bf0:	4421      	add	r1, r4
    6bf2:	4423      	add	r3, r4
    6bf4:	f002 0203 	and.w	r2, r2, #3
    6bf8:	b162      	cbz	r2, 6c14 <memmove+0xc0>
    6bfa:	3b01      	subs	r3, #1
    6bfc:	440a      	add	r2, r1
    6bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
    6c02:	f803 4f01 	strb.w	r4, [r3, #1]!
    6c06:	428a      	cmp	r2, r1
    6c08:	d1f9      	bne.n	6bfe <memmove+0xaa>
    6c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c0c:	4603      	mov	r3, r0
    6c0e:	e7f3      	b.n	6bf8 <memmove+0xa4>
    6c10:	4603      	mov	r3, r0
    6c12:	e7f2      	b.n	6bfa <memmove+0xa6>
    6c14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c16:	4672      	mov	r2, lr
    6c18:	e7ee      	b.n	6bf8 <memmove+0xa4>
    6c1a:	bf00      	nop

00006c1c <__malloc_lock>:
    6c1c:	4801      	ldr	r0, [pc, #4]	; (6c24 <__malloc_lock+0x8>)
    6c1e:	f7ff bb63 	b.w	62e8 <__retarget_lock_acquire_recursive>
    6c22:	bf00      	nop
    6c24:	20000b00 	.word	0x20000b00

00006c28 <__malloc_unlock>:
    6c28:	4801      	ldr	r0, [pc, #4]	; (6c30 <__malloc_unlock+0x8>)
    6c2a:	f7ff bb5f 	b.w	62ec <__retarget_lock_release_recursive>
    6c2e:	bf00      	nop
    6c30:	20000b00 	.word	0x20000b00

00006c34 <_Balloc>:
    6c34:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    6c36:	b570      	push	{r4, r5, r6, lr}
    6c38:	4605      	mov	r5, r0
    6c3a:	460c      	mov	r4, r1
    6c3c:	b14b      	cbz	r3, 6c52 <_Balloc+0x1e>
    6c3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    6c42:	b180      	cbz	r0, 6c66 <_Balloc+0x32>
    6c44:	6802      	ldr	r2, [r0, #0]
    6c46:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    6c4a:	2300      	movs	r3, #0
    6c4c:	6103      	str	r3, [r0, #16]
    6c4e:	60c3      	str	r3, [r0, #12]
    6c50:	bd70      	pop	{r4, r5, r6, pc}
    6c52:	2221      	movs	r2, #33	; 0x21
    6c54:	2104      	movs	r1, #4
    6c56:	f000 fee7 	bl	7a28 <_calloc_r>
    6c5a:	64e8      	str	r0, [r5, #76]	; 0x4c
    6c5c:	4603      	mov	r3, r0
    6c5e:	2800      	cmp	r0, #0
    6c60:	d1ed      	bne.n	6c3e <_Balloc+0xa>
    6c62:	2000      	movs	r0, #0
    6c64:	bd70      	pop	{r4, r5, r6, pc}
    6c66:	2101      	movs	r1, #1
    6c68:	fa01 f604 	lsl.w	r6, r1, r4
    6c6c:	1d72      	adds	r2, r6, #5
    6c6e:	4628      	mov	r0, r5
    6c70:	0092      	lsls	r2, r2, #2
    6c72:	f000 fed9 	bl	7a28 <_calloc_r>
    6c76:	2800      	cmp	r0, #0
    6c78:	d0f3      	beq.n	6c62 <_Balloc+0x2e>
    6c7a:	6044      	str	r4, [r0, #4]
    6c7c:	6086      	str	r6, [r0, #8]
    6c7e:	e7e4      	b.n	6c4a <_Balloc+0x16>

00006c80 <_Bfree>:
    6c80:	b131      	cbz	r1, 6c90 <_Bfree+0x10>
    6c82:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    6c84:	684a      	ldr	r2, [r1, #4]
    6c86:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    6c8a:	6008      	str	r0, [r1, #0]
    6c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    6c90:	4770      	bx	lr
    6c92:	bf00      	nop

00006c94 <__multadd>:
    6c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c96:	690c      	ldr	r4, [r1, #16]
    6c98:	b083      	sub	sp, #12
    6c9a:	460d      	mov	r5, r1
    6c9c:	4606      	mov	r6, r0
    6c9e:	f101 0e14 	add.w	lr, r1, #20
    6ca2:	2700      	movs	r7, #0
    6ca4:	f8de 0000 	ldr.w	r0, [lr]
    6ca8:	b281      	uxth	r1, r0
    6caa:	fb02 3301 	mla	r3, r2, r1, r3
    6cae:	0c01      	lsrs	r1, r0, #16
    6cb0:	0c18      	lsrs	r0, r3, #16
    6cb2:	fb02 0101 	mla	r1, r2, r1, r0
    6cb6:	b29b      	uxth	r3, r3
    6cb8:	3701      	adds	r7, #1
    6cba:	eb03 4301 	add.w	r3, r3, r1, lsl #16
    6cbe:	42bc      	cmp	r4, r7
    6cc0:	f84e 3b04 	str.w	r3, [lr], #4
    6cc4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6cc8:	dcec      	bgt.n	6ca4 <__multadd+0x10>
    6cca:	b13b      	cbz	r3, 6cdc <__multadd+0x48>
    6ccc:	68aa      	ldr	r2, [r5, #8]
    6cce:	4294      	cmp	r4, r2
    6cd0:	da07      	bge.n	6ce2 <__multadd+0x4e>
    6cd2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    6cd6:	3401      	adds	r4, #1
    6cd8:	6153      	str	r3, [r2, #20]
    6cda:	612c      	str	r4, [r5, #16]
    6cdc:	4628      	mov	r0, r5
    6cde:	b003      	add	sp, #12
    6ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ce2:	6869      	ldr	r1, [r5, #4]
    6ce4:	9301      	str	r3, [sp, #4]
    6ce6:	3101      	adds	r1, #1
    6ce8:	4630      	mov	r0, r6
    6cea:	f7ff ffa3 	bl	6c34 <_Balloc>
    6cee:	692a      	ldr	r2, [r5, #16]
    6cf0:	3202      	adds	r2, #2
    6cf2:	f105 010c 	add.w	r1, r5, #12
    6cf6:	4607      	mov	r7, r0
    6cf8:	0092      	lsls	r2, r2, #2
    6cfa:	300c      	adds	r0, #12
    6cfc:	f7ff fe90 	bl	6a20 <memcpy>
    6d00:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
    6d02:	6869      	ldr	r1, [r5, #4]
    6d04:	9b01      	ldr	r3, [sp, #4]
    6d06:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
    6d0a:	6028      	str	r0, [r5, #0]
    6d0c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
    6d10:	463d      	mov	r5, r7
    6d12:	e7de      	b.n	6cd2 <__multadd+0x3e>

00006d14 <__hi0bits>:
    6d14:	0c02      	lsrs	r2, r0, #16
    6d16:	0412      	lsls	r2, r2, #16
    6d18:	4603      	mov	r3, r0
    6d1a:	b9b2      	cbnz	r2, 6d4a <__hi0bits+0x36>
    6d1c:	0403      	lsls	r3, r0, #16
    6d1e:	2010      	movs	r0, #16
    6d20:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    6d24:	bf04      	itt	eq
    6d26:	021b      	lsleq	r3, r3, #8
    6d28:	3008      	addeq	r0, #8
    6d2a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    6d2e:	bf04      	itt	eq
    6d30:	011b      	lsleq	r3, r3, #4
    6d32:	3004      	addeq	r0, #4
    6d34:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    6d38:	bf04      	itt	eq
    6d3a:	009b      	lsleq	r3, r3, #2
    6d3c:	3002      	addeq	r0, #2
    6d3e:	2b00      	cmp	r3, #0
    6d40:	db02      	blt.n	6d48 <__hi0bits+0x34>
    6d42:	005b      	lsls	r3, r3, #1
    6d44:	d403      	bmi.n	6d4e <__hi0bits+0x3a>
    6d46:	2020      	movs	r0, #32
    6d48:	4770      	bx	lr
    6d4a:	2000      	movs	r0, #0
    6d4c:	e7e8      	b.n	6d20 <__hi0bits+0xc>
    6d4e:	3001      	adds	r0, #1
    6d50:	4770      	bx	lr
    6d52:	bf00      	nop

00006d54 <__lo0bits>:
    6d54:	6803      	ldr	r3, [r0, #0]
    6d56:	f013 0207 	ands.w	r2, r3, #7
    6d5a:	4601      	mov	r1, r0
    6d5c:	d007      	beq.n	6d6e <__lo0bits+0x1a>
    6d5e:	07da      	lsls	r2, r3, #31
    6d60:	d421      	bmi.n	6da6 <__lo0bits+0x52>
    6d62:	0798      	lsls	r0, r3, #30
    6d64:	d421      	bmi.n	6daa <__lo0bits+0x56>
    6d66:	089b      	lsrs	r3, r3, #2
    6d68:	600b      	str	r3, [r1, #0]
    6d6a:	2002      	movs	r0, #2
    6d6c:	4770      	bx	lr
    6d6e:	b298      	uxth	r0, r3
    6d70:	b198      	cbz	r0, 6d9a <__lo0bits+0x46>
    6d72:	4610      	mov	r0, r2
    6d74:	f013 0fff 	tst.w	r3, #255	; 0xff
    6d78:	bf04      	itt	eq
    6d7a:	0a1b      	lsreq	r3, r3, #8
    6d7c:	3008      	addeq	r0, #8
    6d7e:	071a      	lsls	r2, r3, #28
    6d80:	bf04      	itt	eq
    6d82:	091b      	lsreq	r3, r3, #4
    6d84:	3004      	addeq	r0, #4
    6d86:	079a      	lsls	r2, r3, #30
    6d88:	bf04      	itt	eq
    6d8a:	089b      	lsreq	r3, r3, #2
    6d8c:	3002      	addeq	r0, #2
    6d8e:	07da      	lsls	r2, r3, #31
    6d90:	d407      	bmi.n	6da2 <__lo0bits+0x4e>
    6d92:	085b      	lsrs	r3, r3, #1
    6d94:	d104      	bne.n	6da0 <__lo0bits+0x4c>
    6d96:	2020      	movs	r0, #32
    6d98:	4770      	bx	lr
    6d9a:	0c1b      	lsrs	r3, r3, #16
    6d9c:	2010      	movs	r0, #16
    6d9e:	e7e9      	b.n	6d74 <__lo0bits+0x20>
    6da0:	3001      	adds	r0, #1
    6da2:	600b      	str	r3, [r1, #0]
    6da4:	4770      	bx	lr
    6da6:	2000      	movs	r0, #0
    6da8:	4770      	bx	lr
    6daa:	085b      	lsrs	r3, r3, #1
    6dac:	600b      	str	r3, [r1, #0]
    6dae:	2001      	movs	r0, #1
    6db0:	4770      	bx	lr
    6db2:	bf00      	nop

00006db4 <__i2b>:
    6db4:	b510      	push	{r4, lr}
    6db6:	460c      	mov	r4, r1
    6db8:	2101      	movs	r1, #1
    6dba:	f7ff ff3b 	bl	6c34 <_Balloc>
    6dbe:	2201      	movs	r2, #1
    6dc0:	6144      	str	r4, [r0, #20]
    6dc2:	6102      	str	r2, [r0, #16]
    6dc4:	bd10      	pop	{r4, pc}
    6dc6:	bf00      	nop

00006dc8 <__multiply>:
    6dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6dcc:	690c      	ldr	r4, [r1, #16]
    6dce:	6915      	ldr	r5, [r2, #16]
    6dd0:	42ac      	cmp	r4, r5
    6dd2:	b083      	sub	sp, #12
    6dd4:	468b      	mov	fp, r1
    6dd6:	4616      	mov	r6, r2
    6dd8:	da04      	bge.n	6de4 <__multiply+0x1c>
    6dda:	4622      	mov	r2, r4
    6ddc:	46b3      	mov	fp, r6
    6dde:	462c      	mov	r4, r5
    6de0:	460e      	mov	r6, r1
    6de2:	4615      	mov	r5, r2
    6de4:	f8db 3008 	ldr.w	r3, [fp, #8]
    6de8:	f8db 1004 	ldr.w	r1, [fp, #4]
    6dec:	eb04 0805 	add.w	r8, r4, r5
    6df0:	4598      	cmp	r8, r3
    6df2:	bfc8      	it	gt
    6df4:	3101      	addgt	r1, #1
    6df6:	f7ff ff1d 	bl	6c34 <_Balloc>
    6dfa:	f100 0914 	add.w	r9, r0, #20
    6dfe:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
    6e02:	45d1      	cmp	r9, sl
    6e04:	9000      	str	r0, [sp, #0]
    6e06:	d205      	bcs.n	6e14 <__multiply+0x4c>
    6e08:	464b      	mov	r3, r9
    6e0a:	2100      	movs	r1, #0
    6e0c:	f843 1b04 	str.w	r1, [r3], #4
    6e10:	459a      	cmp	sl, r3
    6e12:	d8fb      	bhi.n	6e0c <__multiply+0x44>
    6e14:	f106 0c14 	add.w	ip, r6, #20
    6e18:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
    6e1c:	f10b 0b14 	add.w	fp, fp, #20
    6e20:	459c      	cmp	ip, r3
    6e22:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
    6e26:	d24c      	bcs.n	6ec2 <__multiply+0xfa>
    6e28:	f8cd a004 	str.w	sl, [sp, #4]
    6e2c:	469a      	mov	sl, r3
    6e2e:	f8dc 5000 	ldr.w	r5, [ip]
    6e32:	b2af      	uxth	r7, r5
    6e34:	b1ef      	cbz	r7, 6e72 <__multiply+0xaa>
    6e36:	2100      	movs	r1, #0
    6e38:	464d      	mov	r5, r9
    6e3a:	465e      	mov	r6, fp
    6e3c:	460c      	mov	r4, r1
    6e3e:	f856 2b04 	ldr.w	r2, [r6], #4
    6e42:	6828      	ldr	r0, [r5, #0]
    6e44:	b293      	uxth	r3, r2
    6e46:	b281      	uxth	r1, r0
    6e48:	fb07 1303 	mla	r3, r7, r3, r1
    6e4c:	0c12      	lsrs	r2, r2, #16
    6e4e:	0c01      	lsrs	r1, r0, #16
    6e50:	4423      	add	r3, r4
    6e52:	fb07 1102 	mla	r1, r7, r2, r1
    6e56:	eb01 4113 	add.w	r1, r1, r3, lsr #16
    6e5a:	b29b      	uxth	r3, r3
    6e5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    6e60:	45b6      	cmp	lr, r6
    6e62:	f845 3b04 	str.w	r3, [r5], #4
    6e66:	ea4f 4411 	mov.w	r4, r1, lsr #16
    6e6a:	d8e8      	bhi.n	6e3e <__multiply+0x76>
    6e6c:	602c      	str	r4, [r5, #0]
    6e6e:	f8dc 5000 	ldr.w	r5, [ip]
    6e72:	0c2d      	lsrs	r5, r5, #16
    6e74:	d01d      	beq.n	6eb2 <__multiply+0xea>
    6e76:	f8d9 3000 	ldr.w	r3, [r9]
    6e7a:	4648      	mov	r0, r9
    6e7c:	461c      	mov	r4, r3
    6e7e:	4659      	mov	r1, fp
    6e80:	2200      	movs	r2, #0
    6e82:	880e      	ldrh	r6, [r1, #0]
    6e84:	0c24      	lsrs	r4, r4, #16
    6e86:	fb05 4406 	mla	r4, r5, r6, r4
    6e8a:	4422      	add	r2, r4
    6e8c:	b29b      	uxth	r3, r3
    6e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    6e92:	f840 3b04 	str.w	r3, [r0], #4
    6e96:	f851 3b04 	ldr.w	r3, [r1], #4
    6e9a:	6804      	ldr	r4, [r0, #0]
    6e9c:	0c1b      	lsrs	r3, r3, #16
    6e9e:	b2a6      	uxth	r6, r4
    6ea0:	fb05 6303 	mla	r3, r5, r3, r6
    6ea4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    6ea8:	458e      	cmp	lr, r1
    6eaa:	ea4f 4213 	mov.w	r2, r3, lsr #16
    6eae:	d8e8      	bhi.n	6e82 <__multiply+0xba>
    6eb0:	6003      	str	r3, [r0, #0]
    6eb2:	f10c 0c04 	add.w	ip, ip, #4
    6eb6:	45e2      	cmp	sl, ip
    6eb8:	f109 0904 	add.w	r9, r9, #4
    6ebc:	d8b7      	bhi.n	6e2e <__multiply+0x66>
    6ebe:	f8dd a004 	ldr.w	sl, [sp, #4]
    6ec2:	f1b8 0f00 	cmp.w	r8, #0
    6ec6:	dd0b      	ble.n	6ee0 <__multiply+0x118>
    6ec8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
    6ecc:	f1aa 0a04 	sub.w	sl, sl, #4
    6ed0:	b11b      	cbz	r3, 6eda <__multiply+0x112>
    6ed2:	e005      	b.n	6ee0 <__multiply+0x118>
    6ed4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
    6ed8:	b913      	cbnz	r3, 6ee0 <__multiply+0x118>
    6eda:	f1b8 0801 	subs.w	r8, r8, #1
    6ede:	d1f9      	bne.n	6ed4 <__multiply+0x10c>
    6ee0:	9800      	ldr	r0, [sp, #0]
    6ee2:	f8c0 8010 	str.w	r8, [r0, #16]
    6ee6:	b003      	add	sp, #12
    6ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00006eec <__pow5mult>:
    6eec:	f012 0303 	ands.w	r3, r2, #3
    6ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ef4:	4614      	mov	r4, r2
    6ef6:	4607      	mov	r7, r0
    6ef8:	d12e      	bne.n	6f58 <__pow5mult+0x6c>
    6efa:	460d      	mov	r5, r1
    6efc:	10a4      	asrs	r4, r4, #2
    6efe:	d01c      	beq.n	6f3a <__pow5mult+0x4e>
    6f00:	6cbe      	ldr	r6, [r7, #72]	; 0x48
    6f02:	b396      	cbz	r6, 6f6a <__pow5mult+0x7e>
    6f04:	07e3      	lsls	r3, r4, #31
    6f06:	f04f 0800 	mov.w	r8, #0
    6f0a:	d406      	bmi.n	6f1a <__pow5mult+0x2e>
    6f0c:	1064      	asrs	r4, r4, #1
    6f0e:	d014      	beq.n	6f3a <__pow5mult+0x4e>
    6f10:	6830      	ldr	r0, [r6, #0]
    6f12:	b1a8      	cbz	r0, 6f40 <__pow5mult+0x54>
    6f14:	4606      	mov	r6, r0
    6f16:	07e3      	lsls	r3, r4, #31
    6f18:	d5f8      	bpl.n	6f0c <__pow5mult+0x20>
    6f1a:	4632      	mov	r2, r6
    6f1c:	4629      	mov	r1, r5
    6f1e:	4638      	mov	r0, r7
    6f20:	f7ff ff52 	bl	6dc8 <__multiply>
    6f24:	b1b5      	cbz	r5, 6f54 <__pow5mult+0x68>
    6f26:	686a      	ldr	r2, [r5, #4]
    6f28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6f2a:	1064      	asrs	r4, r4, #1
    6f2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    6f30:	6029      	str	r1, [r5, #0]
    6f32:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
    6f36:	4605      	mov	r5, r0
    6f38:	d1ea      	bne.n	6f10 <__pow5mult+0x24>
    6f3a:	4628      	mov	r0, r5
    6f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f40:	4632      	mov	r2, r6
    6f42:	4631      	mov	r1, r6
    6f44:	4638      	mov	r0, r7
    6f46:	f7ff ff3f 	bl	6dc8 <__multiply>
    6f4a:	6030      	str	r0, [r6, #0]
    6f4c:	f8c0 8000 	str.w	r8, [r0]
    6f50:	4606      	mov	r6, r0
    6f52:	e7e0      	b.n	6f16 <__pow5mult+0x2a>
    6f54:	4605      	mov	r5, r0
    6f56:	e7d9      	b.n	6f0c <__pow5mult+0x20>
    6f58:	1e5a      	subs	r2, r3, #1
    6f5a:	4d0b      	ldr	r5, [pc, #44]	; (6f88 <__pow5mult+0x9c>)
    6f5c:	2300      	movs	r3, #0
    6f5e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    6f62:	f7ff fe97 	bl	6c94 <__multadd>
    6f66:	4605      	mov	r5, r0
    6f68:	e7c8      	b.n	6efc <__pow5mult+0x10>
    6f6a:	2101      	movs	r1, #1
    6f6c:	4638      	mov	r0, r7
    6f6e:	f7ff fe61 	bl	6c34 <_Balloc>
    6f72:	f240 2171 	movw	r1, #625	; 0x271
    6f76:	2201      	movs	r2, #1
    6f78:	2300      	movs	r3, #0
    6f7a:	6141      	str	r1, [r0, #20]
    6f7c:	6102      	str	r2, [r0, #16]
    6f7e:	4606      	mov	r6, r0
    6f80:	64b8      	str	r0, [r7, #72]	; 0x48
    6f82:	6003      	str	r3, [r0, #0]
    6f84:	e7be      	b.n	6f04 <__pow5mult+0x18>
    6f86:	bf00      	nop
    6f88:	00008a18 	.word	0x00008a18

00006f8c <__lshift>:
    6f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6f90:	4691      	mov	r9, r2
    6f92:	690a      	ldr	r2, [r1, #16]
    6f94:	688b      	ldr	r3, [r1, #8]
    6f96:	ea4f 1469 	mov.w	r4, r9, asr #5
    6f9a:	eb04 0802 	add.w	r8, r4, r2
    6f9e:	f108 0501 	add.w	r5, r8, #1
    6fa2:	429d      	cmp	r5, r3
    6fa4:	460e      	mov	r6, r1
    6fa6:	4607      	mov	r7, r0
    6fa8:	6849      	ldr	r1, [r1, #4]
    6faa:	dd04      	ble.n	6fb6 <__lshift+0x2a>
    6fac:	005b      	lsls	r3, r3, #1
    6fae:	429d      	cmp	r5, r3
    6fb0:	f101 0101 	add.w	r1, r1, #1
    6fb4:	dcfa      	bgt.n	6fac <__lshift+0x20>
    6fb6:	4638      	mov	r0, r7
    6fb8:	f7ff fe3c 	bl	6c34 <_Balloc>
    6fbc:	2c00      	cmp	r4, #0
    6fbe:	f100 0314 	add.w	r3, r0, #20
    6fc2:	dd06      	ble.n	6fd2 <__lshift+0x46>
    6fc4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
    6fc8:	2100      	movs	r1, #0
    6fca:	f843 1b04 	str.w	r1, [r3], #4
    6fce:	429a      	cmp	r2, r3
    6fd0:	d1fb      	bne.n	6fca <__lshift+0x3e>
    6fd2:	6934      	ldr	r4, [r6, #16]
    6fd4:	f106 0114 	add.w	r1, r6, #20
    6fd8:	f019 091f 	ands.w	r9, r9, #31
    6fdc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
    6fe0:	d01d      	beq.n	701e <__lshift+0x92>
    6fe2:	f1c9 0c20 	rsb	ip, r9, #32
    6fe6:	2200      	movs	r2, #0
    6fe8:	680c      	ldr	r4, [r1, #0]
    6fea:	fa04 f409 	lsl.w	r4, r4, r9
    6fee:	4314      	orrs	r4, r2
    6ff0:	f843 4b04 	str.w	r4, [r3], #4
    6ff4:	f851 2b04 	ldr.w	r2, [r1], #4
    6ff8:	458e      	cmp	lr, r1
    6ffa:	fa22 f20c 	lsr.w	r2, r2, ip
    6ffe:	d8f3      	bhi.n	6fe8 <__lshift+0x5c>
    7000:	601a      	str	r2, [r3, #0]
    7002:	b10a      	cbz	r2, 7008 <__lshift+0x7c>
    7004:	f108 0502 	add.w	r5, r8, #2
    7008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    700a:	6872      	ldr	r2, [r6, #4]
    700c:	3d01      	subs	r5, #1
    700e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    7012:	6105      	str	r5, [r0, #16]
    7014:	6031      	str	r1, [r6, #0]
    7016:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    701a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    701e:	3b04      	subs	r3, #4
    7020:	f851 2b04 	ldr.w	r2, [r1], #4
    7024:	f843 2f04 	str.w	r2, [r3, #4]!
    7028:	458e      	cmp	lr, r1
    702a:	d8f9      	bhi.n	7020 <__lshift+0x94>
    702c:	e7ec      	b.n	7008 <__lshift+0x7c>
    702e:	bf00      	nop

00007030 <__mcmp>:
    7030:	b430      	push	{r4, r5}
    7032:	690b      	ldr	r3, [r1, #16]
    7034:	4605      	mov	r5, r0
    7036:	6900      	ldr	r0, [r0, #16]
    7038:	1ac0      	subs	r0, r0, r3
    703a:	d10f      	bne.n	705c <__mcmp+0x2c>
    703c:	009b      	lsls	r3, r3, #2
    703e:	3514      	adds	r5, #20
    7040:	3114      	adds	r1, #20
    7042:	4419      	add	r1, r3
    7044:	442b      	add	r3, r5
    7046:	e001      	b.n	704c <__mcmp+0x1c>
    7048:	429d      	cmp	r5, r3
    704a:	d207      	bcs.n	705c <__mcmp+0x2c>
    704c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
    7050:	f851 2d04 	ldr.w	r2, [r1, #-4]!
    7054:	4294      	cmp	r4, r2
    7056:	d0f7      	beq.n	7048 <__mcmp+0x18>
    7058:	d302      	bcc.n	7060 <__mcmp+0x30>
    705a:	2001      	movs	r0, #1
    705c:	bc30      	pop	{r4, r5}
    705e:	4770      	bx	lr
    7060:	f04f 30ff 	mov.w	r0, #4294967295
    7064:	e7fa      	b.n	705c <__mcmp+0x2c>
    7066:	bf00      	nop

00007068 <__mdiff>:
    7068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    706c:	690f      	ldr	r7, [r1, #16]
    706e:	460e      	mov	r6, r1
    7070:	6911      	ldr	r1, [r2, #16]
    7072:	1a7f      	subs	r7, r7, r1
    7074:	2f00      	cmp	r7, #0
    7076:	4690      	mov	r8, r2
    7078:	d117      	bne.n	70aa <__mdiff+0x42>
    707a:	0089      	lsls	r1, r1, #2
    707c:	f106 0514 	add.w	r5, r6, #20
    7080:	f102 0e14 	add.w	lr, r2, #20
    7084:	186b      	adds	r3, r5, r1
    7086:	4471      	add	r1, lr
    7088:	e001      	b.n	708e <__mdiff+0x26>
    708a:	429d      	cmp	r5, r3
    708c:	d25c      	bcs.n	7148 <__mdiff+0xe0>
    708e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    7092:	f851 4d04 	ldr.w	r4, [r1, #-4]!
    7096:	42a2      	cmp	r2, r4
    7098:	d0f7      	beq.n	708a <__mdiff+0x22>
    709a:	d25e      	bcs.n	715a <__mdiff+0xf2>
    709c:	4633      	mov	r3, r6
    709e:	462c      	mov	r4, r5
    70a0:	4646      	mov	r6, r8
    70a2:	4675      	mov	r5, lr
    70a4:	4698      	mov	r8, r3
    70a6:	2701      	movs	r7, #1
    70a8:	e005      	b.n	70b6 <__mdiff+0x4e>
    70aa:	db58      	blt.n	715e <__mdiff+0xf6>
    70ac:	f106 0514 	add.w	r5, r6, #20
    70b0:	f108 0414 	add.w	r4, r8, #20
    70b4:	2700      	movs	r7, #0
    70b6:	6871      	ldr	r1, [r6, #4]
    70b8:	f7ff fdbc 	bl	6c34 <_Balloc>
    70bc:	f8d8 3010 	ldr.w	r3, [r8, #16]
    70c0:	6936      	ldr	r6, [r6, #16]
    70c2:	60c7      	str	r7, [r0, #12]
    70c4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
    70c8:	46a6      	mov	lr, r4
    70ca:	eb05 0786 	add.w	r7, r5, r6, lsl #2
    70ce:	f100 0414 	add.w	r4, r0, #20
    70d2:	2300      	movs	r3, #0
    70d4:	f85e 1b04 	ldr.w	r1, [lr], #4
    70d8:	f855 8b04 	ldr.w	r8, [r5], #4
    70dc:	b28a      	uxth	r2, r1
    70de:	fa13 f388 	uxtah	r3, r3, r8
    70e2:	0c09      	lsrs	r1, r1, #16
    70e4:	1a9a      	subs	r2, r3, r2
    70e6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
    70ea:	eb03 4322 	add.w	r3, r3, r2, asr #16
    70ee:	b292      	uxth	r2, r2
    70f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    70f4:	45f4      	cmp	ip, lr
    70f6:	f844 2b04 	str.w	r2, [r4], #4
    70fa:	ea4f 4323 	mov.w	r3, r3, asr #16
    70fe:	d8e9      	bhi.n	70d4 <__mdiff+0x6c>
    7100:	42af      	cmp	r7, r5
    7102:	d917      	bls.n	7134 <__mdiff+0xcc>
    7104:	46a4      	mov	ip, r4
    7106:	46ae      	mov	lr, r5
    7108:	f85e 2b04 	ldr.w	r2, [lr], #4
    710c:	fa13 f382 	uxtah	r3, r3, r2
    7110:	1419      	asrs	r1, r3, #16
    7112:	eb01 4112 	add.w	r1, r1, r2, lsr #16
    7116:	b29b      	uxth	r3, r3
    7118:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
    711c:	4577      	cmp	r7, lr
    711e:	f84c 2b04 	str.w	r2, [ip], #4
    7122:	ea4f 4321 	mov.w	r3, r1, asr #16
    7126:	d8ef      	bhi.n	7108 <__mdiff+0xa0>
    7128:	43ed      	mvns	r5, r5
    712a:	442f      	add	r7, r5
    712c:	f027 0703 	bic.w	r7, r7, #3
    7130:	3704      	adds	r7, #4
    7132:	443c      	add	r4, r7
    7134:	3c04      	subs	r4, #4
    7136:	b922      	cbnz	r2, 7142 <__mdiff+0xda>
    7138:	f854 3d04 	ldr.w	r3, [r4, #-4]!
    713c:	3e01      	subs	r6, #1
    713e:	2b00      	cmp	r3, #0
    7140:	d0fa      	beq.n	7138 <__mdiff+0xd0>
    7142:	6106      	str	r6, [r0, #16]
    7144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7148:	2100      	movs	r1, #0
    714a:	f7ff fd73 	bl	6c34 <_Balloc>
    714e:	2201      	movs	r2, #1
    7150:	2300      	movs	r3, #0
    7152:	6102      	str	r2, [r0, #16]
    7154:	6143      	str	r3, [r0, #20]
    7156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    715a:	4674      	mov	r4, lr
    715c:	e7ab      	b.n	70b6 <__mdiff+0x4e>
    715e:	4633      	mov	r3, r6
    7160:	f106 0414 	add.w	r4, r6, #20
    7164:	f102 0514 	add.w	r5, r2, #20
    7168:	4616      	mov	r6, r2
    716a:	2701      	movs	r7, #1
    716c:	4698      	mov	r8, r3
    716e:	e7a2      	b.n	70b6 <__mdiff+0x4e>

00007170 <__d2b>:
    7170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7174:	b082      	sub	sp, #8
    7176:	2101      	movs	r1, #1
    7178:	461c      	mov	r4, r3
    717a:	f3c3 570a 	ubfx	r7, r3, #20, #11
    717e:	4615      	mov	r5, r2
    7180:	9e08      	ldr	r6, [sp, #32]
    7182:	f7ff fd57 	bl	6c34 <_Balloc>
    7186:	f3c4 0413 	ubfx	r4, r4, #0, #20
    718a:	4680      	mov	r8, r0
    718c:	b10f      	cbz	r7, 7192 <__d2b+0x22>
    718e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
    7192:	9401      	str	r4, [sp, #4]
    7194:	b31d      	cbz	r5, 71de <__d2b+0x6e>
    7196:	a802      	add	r0, sp, #8
    7198:	f840 5d08 	str.w	r5, [r0, #-8]!
    719c:	f7ff fdda 	bl	6d54 <__lo0bits>
    71a0:	2800      	cmp	r0, #0
    71a2:	d134      	bne.n	720e <__d2b+0x9e>
    71a4:	e89d 000c 	ldmia.w	sp, {r2, r3}
    71a8:	f8c8 2014 	str.w	r2, [r8, #20]
    71ac:	2b00      	cmp	r3, #0
    71ae:	bf0c      	ite	eq
    71b0:	2101      	moveq	r1, #1
    71b2:	2102      	movne	r1, #2
    71b4:	f8c8 3018 	str.w	r3, [r8, #24]
    71b8:	f8c8 1010 	str.w	r1, [r8, #16]
    71bc:	b9df      	cbnz	r7, 71f6 <__d2b+0x86>
    71be:	eb08 0381 	add.w	r3, r8, r1, lsl #2
    71c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
    71c6:	6030      	str	r0, [r6, #0]
    71c8:	6918      	ldr	r0, [r3, #16]
    71ca:	f7ff fda3 	bl	6d14 <__hi0bits>
    71ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
    71d0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
    71d4:	6018      	str	r0, [r3, #0]
    71d6:	4640      	mov	r0, r8
    71d8:	b002      	add	sp, #8
    71da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    71de:	a801      	add	r0, sp, #4
    71e0:	f7ff fdb8 	bl	6d54 <__lo0bits>
    71e4:	9b01      	ldr	r3, [sp, #4]
    71e6:	f8c8 3014 	str.w	r3, [r8, #20]
    71ea:	2101      	movs	r1, #1
    71ec:	3020      	adds	r0, #32
    71ee:	f8c8 1010 	str.w	r1, [r8, #16]
    71f2:	2f00      	cmp	r7, #0
    71f4:	d0e3      	beq.n	71be <__d2b+0x4e>
    71f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    71f8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
    71fc:	4407      	add	r7, r0
    71fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
    7202:	6037      	str	r7, [r6, #0]
    7204:	6018      	str	r0, [r3, #0]
    7206:	4640      	mov	r0, r8
    7208:	b002      	add	sp, #8
    720a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    720e:	e89d 000a 	ldmia.w	sp, {r1, r3}
    7212:	f1c0 0220 	rsb	r2, r0, #32
    7216:	fa03 f202 	lsl.w	r2, r3, r2
    721a:	430a      	orrs	r2, r1
    721c:	40c3      	lsrs	r3, r0
    721e:	9301      	str	r3, [sp, #4]
    7220:	f8c8 2014 	str.w	r2, [r8, #20]
    7224:	e7c2      	b.n	71ac <__d2b+0x3c>
    7226:	bf00      	nop

00007228 <_realloc_r>:
    7228:	2900      	cmp	r1, #0
    722a:	f000 8095 	beq.w	7358 <_realloc_r+0x130>
    722e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7232:	460d      	mov	r5, r1
    7234:	4616      	mov	r6, r2
    7236:	b083      	sub	sp, #12
    7238:	4680      	mov	r8, r0
    723a:	f106 070b 	add.w	r7, r6, #11
    723e:	f7ff fced 	bl	6c1c <__malloc_lock>
    7242:	f855 ec04 	ldr.w	lr, [r5, #-4]
    7246:	2f16      	cmp	r7, #22
    7248:	f02e 0403 	bic.w	r4, lr, #3
    724c:	f1a5 0908 	sub.w	r9, r5, #8
    7250:	d83c      	bhi.n	72cc <_realloc_r+0xa4>
    7252:	2210      	movs	r2, #16
    7254:	4617      	mov	r7, r2
    7256:	42be      	cmp	r6, r7
    7258:	d83d      	bhi.n	72d6 <_realloc_r+0xae>
    725a:	4294      	cmp	r4, r2
    725c:	da43      	bge.n	72e6 <_realloc_r+0xbe>
    725e:	4bc4      	ldr	r3, [pc, #784]	; (7570 <_realloc_r+0x348>)
    7260:	6899      	ldr	r1, [r3, #8]
    7262:	eb09 0004 	add.w	r0, r9, r4
    7266:	4288      	cmp	r0, r1
    7268:	f000 80b4 	beq.w	73d4 <_realloc_r+0x1ac>
    726c:	6843      	ldr	r3, [r0, #4]
    726e:	f023 0101 	bic.w	r1, r3, #1
    7272:	4401      	add	r1, r0
    7274:	6849      	ldr	r1, [r1, #4]
    7276:	07c9      	lsls	r1, r1, #31
    7278:	d54c      	bpl.n	7314 <_realloc_r+0xec>
    727a:	f01e 0f01 	tst.w	lr, #1
    727e:	f000 809b 	beq.w	73b8 <_realloc_r+0x190>
    7282:	4631      	mov	r1, r6
    7284:	4640      	mov	r0, r8
    7286:	f7ff f8b3 	bl	63f0 <_malloc_r>
    728a:	4606      	mov	r6, r0
    728c:	2800      	cmp	r0, #0
    728e:	d03a      	beq.n	7306 <_realloc_r+0xde>
    7290:	f855 3c04 	ldr.w	r3, [r5, #-4]
    7294:	f023 0301 	bic.w	r3, r3, #1
    7298:	444b      	add	r3, r9
    729a:	f1a0 0208 	sub.w	r2, r0, #8
    729e:	429a      	cmp	r2, r3
    72a0:	f000 8121 	beq.w	74e6 <_realloc_r+0x2be>
    72a4:	1f22      	subs	r2, r4, #4
    72a6:	2a24      	cmp	r2, #36	; 0x24
    72a8:	f200 8107 	bhi.w	74ba <_realloc_r+0x292>
    72ac:	2a13      	cmp	r2, #19
    72ae:	f200 80db 	bhi.w	7468 <_realloc_r+0x240>
    72b2:	4603      	mov	r3, r0
    72b4:	462a      	mov	r2, r5
    72b6:	6811      	ldr	r1, [r2, #0]
    72b8:	6019      	str	r1, [r3, #0]
    72ba:	6851      	ldr	r1, [r2, #4]
    72bc:	6059      	str	r1, [r3, #4]
    72be:	6892      	ldr	r2, [r2, #8]
    72c0:	609a      	str	r2, [r3, #8]
    72c2:	4629      	mov	r1, r5
    72c4:	4640      	mov	r0, r8
    72c6:	f7fe fd67 	bl	5d98 <_free_r>
    72ca:	e01c      	b.n	7306 <_realloc_r+0xde>
    72cc:	f027 0707 	bic.w	r7, r7, #7
    72d0:	2f00      	cmp	r7, #0
    72d2:	463a      	mov	r2, r7
    72d4:	dabf      	bge.n	7256 <_realloc_r+0x2e>
    72d6:	2600      	movs	r6, #0
    72d8:	230c      	movs	r3, #12
    72da:	4630      	mov	r0, r6
    72dc:	f8c8 3000 	str.w	r3, [r8]
    72e0:	b003      	add	sp, #12
    72e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    72e6:	462e      	mov	r6, r5
    72e8:	1be3      	subs	r3, r4, r7
    72ea:	2b0f      	cmp	r3, #15
    72ec:	d81e      	bhi.n	732c <_realloc_r+0x104>
    72ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
    72f2:	f003 0301 	and.w	r3, r3, #1
    72f6:	4323      	orrs	r3, r4
    72f8:	444c      	add	r4, r9
    72fa:	f8c9 3004 	str.w	r3, [r9, #4]
    72fe:	6863      	ldr	r3, [r4, #4]
    7300:	f043 0301 	orr.w	r3, r3, #1
    7304:	6063      	str	r3, [r4, #4]
    7306:	4640      	mov	r0, r8
    7308:	f7ff fc8e 	bl	6c28 <__malloc_unlock>
    730c:	4630      	mov	r0, r6
    730e:	b003      	add	sp, #12
    7310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7314:	f023 0303 	bic.w	r3, r3, #3
    7318:	18e1      	adds	r1, r4, r3
    731a:	4291      	cmp	r1, r2
    731c:	db1f      	blt.n	735e <_realloc_r+0x136>
    731e:	68c3      	ldr	r3, [r0, #12]
    7320:	6882      	ldr	r2, [r0, #8]
    7322:	462e      	mov	r6, r5
    7324:	60d3      	str	r3, [r2, #12]
    7326:	460c      	mov	r4, r1
    7328:	609a      	str	r2, [r3, #8]
    732a:	e7dd      	b.n	72e8 <_realloc_r+0xc0>
    732c:	f8d9 2004 	ldr.w	r2, [r9, #4]
    7330:	eb09 0107 	add.w	r1, r9, r7
    7334:	f002 0201 	and.w	r2, r2, #1
    7338:	444c      	add	r4, r9
    733a:	f043 0301 	orr.w	r3, r3, #1
    733e:	4317      	orrs	r7, r2
    7340:	f8c9 7004 	str.w	r7, [r9, #4]
    7344:	604b      	str	r3, [r1, #4]
    7346:	6863      	ldr	r3, [r4, #4]
    7348:	f043 0301 	orr.w	r3, r3, #1
    734c:	3108      	adds	r1, #8
    734e:	6063      	str	r3, [r4, #4]
    7350:	4640      	mov	r0, r8
    7352:	f7fe fd21 	bl	5d98 <_free_r>
    7356:	e7d6      	b.n	7306 <_realloc_r+0xde>
    7358:	4611      	mov	r1, r2
    735a:	f7ff b849 	b.w	63f0 <_malloc_r>
    735e:	f01e 0f01 	tst.w	lr, #1
    7362:	d18e      	bne.n	7282 <_realloc_r+0x5a>
    7364:	f855 1c08 	ldr.w	r1, [r5, #-8]
    7368:	eba9 0a01 	sub.w	sl, r9, r1
    736c:	f8da 1004 	ldr.w	r1, [sl, #4]
    7370:	f021 0103 	bic.w	r1, r1, #3
    7374:	440b      	add	r3, r1
    7376:	4423      	add	r3, r4
    7378:	4293      	cmp	r3, r2
    737a:	db25      	blt.n	73c8 <_realloc_r+0x1a0>
    737c:	68c2      	ldr	r2, [r0, #12]
    737e:	6881      	ldr	r1, [r0, #8]
    7380:	4656      	mov	r6, sl
    7382:	60ca      	str	r2, [r1, #12]
    7384:	6091      	str	r1, [r2, #8]
    7386:	f8da 100c 	ldr.w	r1, [sl, #12]
    738a:	f856 0f08 	ldr.w	r0, [r6, #8]!
    738e:	1f22      	subs	r2, r4, #4
    7390:	2a24      	cmp	r2, #36	; 0x24
    7392:	60c1      	str	r1, [r0, #12]
    7394:	6088      	str	r0, [r1, #8]
    7396:	f200 8094 	bhi.w	74c2 <_realloc_r+0x29a>
    739a:	2a13      	cmp	r2, #19
    739c:	d96f      	bls.n	747e <_realloc_r+0x256>
    739e:	6829      	ldr	r1, [r5, #0]
    73a0:	f8ca 1008 	str.w	r1, [sl, #8]
    73a4:	6869      	ldr	r1, [r5, #4]
    73a6:	f8ca 100c 	str.w	r1, [sl, #12]
    73aa:	2a1b      	cmp	r2, #27
    73ac:	f200 80a2 	bhi.w	74f4 <_realloc_r+0x2cc>
    73b0:	3508      	adds	r5, #8
    73b2:	f10a 0210 	add.w	r2, sl, #16
    73b6:	e063      	b.n	7480 <_realloc_r+0x258>
    73b8:	f855 3c08 	ldr.w	r3, [r5, #-8]
    73bc:	eba9 0a03 	sub.w	sl, r9, r3
    73c0:	f8da 1004 	ldr.w	r1, [sl, #4]
    73c4:	f021 0103 	bic.w	r1, r1, #3
    73c8:	1863      	adds	r3, r4, r1
    73ca:	4293      	cmp	r3, r2
    73cc:	f6ff af59 	blt.w	7282 <_realloc_r+0x5a>
    73d0:	4656      	mov	r6, sl
    73d2:	e7d8      	b.n	7386 <_realloc_r+0x15e>
    73d4:	6841      	ldr	r1, [r0, #4]
    73d6:	f021 0b03 	bic.w	fp, r1, #3
    73da:	44a3      	add	fp, r4
    73dc:	f107 0010 	add.w	r0, r7, #16
    73e0:	4583      	cmp	fp, r0
    73e2:	da56      	bge.n	7492 <_realloc_r+0x26a>
    73e4:	f01e 0f01 	tst.w	lr, #1
    73e8:	f47f af4b 	bne.w	7282 <_realloc_r+0x5a>
    73ec:	f855 1c08 	ldr.w	r1, [r5, #-8]
    73f0:	eba9 0a01 	sub.w	sl, r9, r1
    73f4:	f8da 1004 	ldr.w	r1, [sl, #4]
    73f8:	f021 0103 	bic.w	r1, r1, #3
    73fc:	448b      	add	fp, r1
    73fe:	4558      	cmp	r0, fp
    7400:	dce2      	bgt.n	73c8 <_realloc_r+0x1a0>
    7402:	4656      	mov	r6, sl
    7404:	f8da 100c 	ldr.w	r1, [sl, #12]
    7408:	f856 0f08 	ldr.w	r0, [r6, #8]!
    740c:	1f22      	subs	r2, r4, #4
    740e:	2a24      	cmp	r2, #36	; 0x24
    7410:	60c1      	str	r1, [r0, #12]
    7412:	6088      	str	r0, [r1, #8]
    7414:	f200 808f 	bhi.w	7536 <_realloc_r+0x30e>
    7418:	2a13      	cmp	r2, #19
    741a:	f240 808a 	bls.w	7532 <_realloc_r+0x30a>
    741e:	6829      	ldr	r1, [r5, #0]
    7420:	f8ca 1008 	str.w	r1, [sl, #8]
    7424:	6869      	ldr	r1, [r5, #4]
    7426:	f8ca 100c 	str.w	r1, [sl, #12]
    742a:	2a1b      	cmp	r2, #27
    742c:	f200 808a 	bhi.w	7544 <_realloc_r+0x31c>
    7430:	3508      	adds	r5, #8
    7432:	f10a 0210 	add.w	r2, sl, #16
    7436:	6829      	ldr	r1, [r5, #0]
    7438:	6011      	str	r1, [r2, #0]
    743a:	6869      	ldr	r1, [r5, #4]
    743c:	6051      	str	r1, [r2, #4]
    743e:	68a9      	ldr	r1, [r5, #8]
    7440:	6091      	str	r1, [r2, #8]
    7442:	eb0a 0107 	add.w	r1, sl, r7
    7446:	ebab 0207 	sub.w	r2, fp, r7
    744a:	f042 0201 	orr.w	r2, r2, #1
    744e:	6099      	str	r1, [r3, #8]
    7450:	604a      	str	r2, [r1, #4]
    7452:	f8da 3004 	ldr.w	r3, [sl, #4]
    7456:	f003 0301 	and.w	r3, r3, #1
    745a:	431f      	orrs	r7, r3
    745c:	4640      	mov	r0, r8
    745e:	f8ca 7004 	str.w	r7, [sl, #4]
    7462:	f7ff fbe1 	bl	6c28 <__malloc_unlock>
    7466:	e751      	b.n	730c <_realloc_r+0xe4>
    7468:	682b      	ldr	r3, [r5, #0]
    746a:	6003      	str	r3, [r0, #0]
    746c:	686b      	ldr	r3, [r5, #4]
    746e:	6043      	str	r3, [r0, #4]
    7470:	2a1b      	cmp	r2, #27
    7472:	d82d      	bhi.n	74d0 <_realloc_r+0x2a8>
    7474:	f100 0308 	add.w	r3, r0, #8
    7478:	f105 0208 	add.w	r2, r5, #8
    747c:	e71b      	b.n	72b6 <_realloc_r+0x8e>
    747e:	4632      	mov	r2, r6
    7480:	6829      	ldr	r1, [r5, #0]
    7482:	6011      	str	r1, [r2, #0]
    7484:	6869      	ldr	r1, [r5, #4]
    7486:	6051      	str	r1, [r2, #4]
    7488:	68a9      	ldr	r1, [r5, #8]
    748a:	6091      	str	r1, [r2, #8]
    748c:	461c      	mov	r4, r3
    748e:	46d1      	mov	r9, sl
    7490:	e72a      	b.n	72e8 <_realloc_r+0xc0>
    7492:	eb09 0107 	add.w	r1, r9, r7
    7496:	ebab 0b07 	sub.w	fp, fp, r7
    749a:	f04b 0201 	orr.w	r2, fp, #1
    749e:	6099      	str	r1, [r3, #8]
    74a0:	604a      	str	r2, [r1, #4]
    74a2:	f855 3c04 	ldr.w	r3, [r5, #-4]
    74a6:	f003 0301 	and.w	r3, r3, #1
    74aa:	431f      	orrs	r7, r3
    74ac:	4640      	mov	r0, r8
    74ae:	f845 7c04 	str.w	r7, [r5, #-4]
    74b2:	f7ff fbb9 	bl	6c28 <__malloc_unlock>
    74b6:	462e      	mov	r6, r5
    74b8:	e728      	b.n	730c <_realloc_r+0xe4>
    74ba:	4629      	mov	r1, r5
    74bc:	f7ff fb4a 	bl	6b54 <memmove>
    74c0:	e6ff      	b.n	72c2 <_realloc_r+0x9a>
    74c2:	4629      	mov	r1, r5
    74c4:	4630      	mov	r0, r6
    74c6:	461c      	mov	r4, r3
    74c8:	46d1      	mov	r9, sl
    74ca:	f7ff fb43 	bl	6b54 <memmove>
    74ce:	e70b      	b.n	72e8 <_realloc_r+0xc0>
    74d0:	68ab      	ldr	r3, [r5, #8]
    74d2:	6083      	str	r3, [r0, #8]
    74d4:	68eb      	ldr	r3, [r5, #12]
    74d6:	60c3      	str	r3, [r0, #12]
    74d8:	2a24      	cmp	r2, #36	; 0x24
    74da:	d017      	beq.n	750c <_realloc_r+0x2e4>
    74dc:	f100 0310 	add.w	r3, r0, #16
    74e0:	f105 0210 	add.w	r2, r5, #16
    74e4:	e6e7      	b.n	72b6 <_realloc_r+0x8e>
    74e6:	f850 3c04 	ldr.w	r3, [r0, #-4]
    74ea:	f023 0303 	bic.w	r3, r3, #3
    74ee:	441c      	add	r4, r3
    74f0:	462e      	mov	r6, r5
    74f2:	e6f9      	b.n	72e8 <_realloc_r+0xc0>
    74f4:	68a9      	ldr	r1, [r5, #8]
    74f6:	f8ca 1010 	str.w	r1, [sl, #16]
    74fa:	68e9      	ldr	r1, [r5, #12]
    74fc:	f8ca 1014 	str.w	r1, [sl, #20]
    7500:	2a24      	cmp	r2, #36	; 0x24
    7502:	d00c      	beq.n	751e <_realloc_r+0x2f6>
    7504:	3510      	adds	r5, #16
    7506:	f10a 0218 	add.w	r2, sl, #24
    750a:	e7b9      	b.n	7480 <_realloc_r+0x258>
    750c:	692b      	ldr	r3, [r5, #16]
    750e:	6103      	str	r3, [r0, #16]
    7510:	696b      	ldr	r3, [r5, #20]
    7512:	6143      	str	r3, [r0, #20]
    7514:	f105 0218 	add.w	r2, r5, #24
    7518:	f100 0318 	add.w	r3, r0, #24
    751c:	e6cb      	b.n	72b6 <_realloc_r+0x8e>
    751e:	692a      	ldr	r2, [r5, #16]
    7520:	f8ca 2018 	str.w	r2, [sl, #24]
    7524:	696a      	ldr	r2, [r5, #20]
    7526:	f8ca 201c 	str.w	r2, [sl, #28]
    752a:	3518      	adds	r5, #24
    752c:	f10a 0220 	add.w	r2, sl, #32
    7530:	e7a6      	b.n	7480 <_realloc_r+0x258>
    7532:	4632      	mov	r2, r6
    7534:	e77f      	b.n	7436 <_realloc_r+0x20e>
    7536:	4629      	mov	r1, r5
    7538:	4630      	mov	r0, r6
    753a:	9301      	str	r3, [sp, #4]
    753c:	f7ff fb0a 	bl	6b54 <memmove>
    7540:	9b01      	ldr	r3, [sp, #4]
    7542:	e77e      	b.n	7442 <_realloc_r+0x21a>
    7544:	68a9      	ldr	r1, [r5, #8]
    7546:	f8ca 1010 	str.w	r1, [sl, #16]
    754a:	68e9      	ldr	r1, [r5, #12]
    754c:	f8ca 1014 	str.w	r1, [sl, #20]
    7550:	2a24      	cmp	r2, #36	; 0x24
    7552:	d003      	beq.n	755c <_realloc_r+0x334>
    7554:	3510      	adds	r5, #16
    7556:	f10a 0218 	add.w	r2, sl, #24
    755a:	e76c      	b.n	7436 <_realloc_r+0x20e>
    755c:	692a      	ldr	r2, [r5, #16]
    755e:	f8ca 2018 	str.w	r2, [sl, #24]
    7562:	696a      	ldr	r2, [r5, #20]
    7564:	f8ca 201c 	str.w	r2, [sl, #28]
    7568:	3518      	adds	r5, #24
    756a:	f10a 0220 	add.w	r2, sl, #32
    756e:	e762      	b.n	7436 <_realloc_r+0x20e>
    7570:	200005d0 	.word	0x200005d0

00007574 <_sbrk_r>:
    7574:	b538      	push	{r3, r4, r5, lr}
    7576:	4c07      	ldr	r4, [pc, #28]	; (7594 <_sbrk_r+0x20>)
    7578:	2300      	movs	r3, #0
    757a:	4605      	mov	r5, r0
    757c:	4608      	mov	r0, r1
    757e:	6023      	str	r3, [r4, #0]
    7580:	f7fa fd60 	bl	2044 <_sbrk>
    7584:	1c43      	adds	r3, r0, #1
    7586:	d000      	beq.n	758a <_sbrk_r+0x16>
    7588:	bd38      	pop	{r3, r4, r5, pc}
    758a:	6823      	ldr	r3, [r4, #0]
    758c:	2b00      	cmp	r3, #0
    758e:	d0fb      	beq.n	7588 <_sbrk_r+0x14>
    7590:	602b      	str	r3, [r5, #0]
    7592:	bd38      	pop	{r3, r4, r5, pc}
    7594:	20000b14 	.word	0x20000b14

00007598 <__sread>:
    7598:	b510      	push	{r4, lr}
    759a:	460c      	mov	r4, r1
    759c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    75a0:	f000 fb22 	bl	7be8 <_read_r>
    75a4:	2800      	cmp	r0, #0
    75a6:	db03      	blt.n	75b0 <__sread+0x18>
    75a8:	6d23      	ldr	r3, [r4, #80]	; 0x50
    75aa:	4403      	add	r3, r0
    75ac:	6523      	str	r3, [r4, #80]	; 0x50
    75ae:	bd10      	pop	{r4, pc}
    75b0:	89a3      	ldrh	r3, [r4, #12]
    75b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    75b6:	81a3      	strh	r3, [r4, #12]
    75b8:	bd10      	pop	{r4, pc}
    75ba:	bf00      	nop

000075bc <__swrite>:
    75bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    75c0:	4616      	mov	r6, r2
    75c2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
    75c6:	461f      	mov	r7, r3
    75c8:	05d3      	lsls	r3, r2, #23
    75ca:	460c      	mov	r4, r1
    75cc:	4605      	mov	r5, r0
    75ce:	d507      	bpl.n	75e0 <__swrite+0x24>
    75d0:	2200      	movs	r2, #0
    75d2:	2302      	movs	r3, #2
    75d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    75d8:	f000 faf0 	bl	7bbc <_lseek_r>
    75dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    75e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    75e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    75e8:	81a2      	strh	r2, [r4, #12]
    75ea:	463b      	mov	r3, r7
    75ec:	4632      	mov	r2, r6
    75ee:	4628      	mov	r0, r5
    75f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    75f4:	f000 b9a0 	b.w	7938 <_write_r>

000075f8 <__sseek>:
    75f8:	b510      	push	{r4, lr}
    75fa:	460c      	mov	r4, r1
    75fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7600:	f000 fadc 	bl	7bbc <_lseek_r>
    7604:	89a3      	ldrh	r3, [r4, #12]
    7606:	1c42      	adds	r2, r0, #1
    7608:	bf0e      	itee	eq
    760a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    760e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    7612:	6520      	strne	r0, [r4, #80]	; 0x50
    7614:	81a3      	strh	r3, [r4, #12]
    7616:	bd10      	pop	{r4, pc}

00007618 <__sclose>:
    7618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    761c:	f000 ba34 	b.w	7a88 <_close_r>
	...

00007640 <strlen>:
    7640:	f890 f000 	pld	[r0]
    7644:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    7648:	f020 0107 	bic.w	r1, r0, #7
    764c:	f06f 0c00 	mvn.w	ip, #0
    7650:	f010 0407 	ands.w	r4, r0, #7
    7654:	f891 f020 	pld	[r1, #32]
    7658:	f040 8049 	bne.w	76ee <strlen+0xae>
    765c:	f04f 0400 	mov.w	r4, #0
    7660:	f06f 0007 	mvn.w	r0, #7
    7664:	e9d1 2300 	ldrd	r2, r3, [r1]
    7668:	f891 f040 	pld	[r1, #64]	; 0x40
    766c:	f100 0008 	add.w	r0, r0, #8
    7670:	fa82 f24c 	uadd8	r2, r2, ip
    7674:	faa4 f28c 	sel	r2, r4, ip
    7678:	fa83 f34c 	uadd8	r3, r3, ip
    767c:	faa2 f38c 	sel	r3, r2, ip
    7680:	bb4b      	cbnz	r3, 76d6 <strlen+0x96>
    7682:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    7686:	fa82 f24c 	uadd8	r2, r2, ip
    768a:	f100 0008 	add.w	r0, r0, #8
    768e:	faa4 f28c 	sel	r2, r4, ip
    7692:	fa83 f34c 	uadd8	r3, r3, ip
    7696:	faa2 f38c 	sel	r3, r2, ip
    769a:	b9e3      	cbnz	r3, 76d6 <strlen+0x96>
    769c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    76a0:	fa82 f24c 	uadd8	r2, r2, ip
    76a4:	f100 0008 	add.w	r0, r0, #8
    76a8:	faa4 f28c 	sel	r2, r4, ip
    76ac:	fa83 f34c 	uadd8	r3, r3, ip
    76b0:	faa2 f38c 	sel	r3, r2, ip
    76b4:	b97b      	cbnz	r3, 76d6 <strlen+0x96>
    76b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    76ba:	f101 0120 	add.w	r1, r1, #32
    76be:	fa82 f24c 	uadd8	r2, r2, ip
    76c2:	f100 0008 	add.w	r0, r0, #8
    76c6:	faa4 f28c 	sel	r2, r4, ip
    76ca:	fa83 f34c 	uadd8	r3, r3, ip
    76ce:	faa2 f38c 	sel	r3, r2, ip
    76d2:	2b00      	cmp	r3, #0
    76d4:	d0c6      	beq.n	7664 <strlen+0x24>
    76d6:	2a00      	cmp	r2, #0
    76d8:	bf04      	itt	eq
    76da:	3004      	addeq	r0, #4
    76dc:	461a      	moveq	r2, r3
    76de:	ba12      	rev	r2, r2
    76e0:	fab2 f282 	clz	r2, r2
    76e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    76e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    76ec:	4770      	bx	lr
    76ee:	e9d1 2300 	ldrd	r2, r3, [r1]
    76f2:	f004 0503 	and.w	r5, r4, #3
    76f6:	f1c4 0000 	rsb	r0, r4, #0
    76fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    76fe:	f014 0f04 	tst.w	r4, #4
    7702:	f891 f040 	pld	[r1, #64]	; 0x40
    7706:	fa0c f505 	lsl.w	r5, ip, r5
    770a:	ea62 0205 	orn	r2, r2, r5
    770e:	bf1c      	itt	ne
    7710:	ea63 0305 	ornne	r3, r3, r5
    7714:	4662      	movne	r2, ip
    7716:	f04f 0400 	mov.w	r4, #0
    771a:	e7a9      	b.n	7670 <strlen+0x30>

0000771c <__ssprint_r>:
    771c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7720:	6893      	ldr	r3, [r2, #8]
    7722:	b083      	sub	sp, #12
    7724:	4690      	mov	r8, r2
    7726:	2b00      	cmp	r3, #0
    7728:	d070      	beq.n	780c <__ssprint_r+0xf0>
    772a:	4682      	mov	sl, r0
    772c:	460c      	mov	r4, r1
    772e:	6817      	ldr	r7, [r2, #0]
    7730:	688d      	ldr	r5, [r1, #8]
    7732:	6808      	ldr	r0, [r1, #0]
    7734:	e042      	b.n	77bc <__ssprint_r+0xa0>
    7736:	89a3      	ldrh	r3, [r4, #12]
    7738:	f413 6f90 	tst.w	r3, #1152	; 0x480
    773c:	d02e      	beq.n	779c <__ssprint_r+0x80>
    773e:	6965      	ldr	r5, [r4, #20]
    7740:	6921      	ldr	r1, [r4, #16]
    7742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    7746:	eba0 0b01 	sub.w	fp, r0, r1
    774a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
    774e:	f10b 0001 	add.w	r0, fp, #1
    7752:	106d      	asrs	r5, r5, #1
    7754:	4430      	add	r0, r6
    7756:	42a8      	cmp	r0, r5
    7758:	462a      	mov	r2, r5
    775a:	bf84      	itt	hi
    775c:	4605      	movhi	r5, r0
    775e:	462a      	movhi	r2, r5
    7760:	055b      	lsls	r3, r3, #21
    7762:	d538      	bpl.n	77d6 <__ssprint_r+0xba>
    7764:	4611      	mov	r1, r2
    7766:	4650      	mov	r0, sl
    7768:	f7fe fe42 	bl	63f0 <_malloc_r>
    776c:	2800      	cmp	r0, #0
    776e:	d03c      	beq.n	77ea <__ssprint_r+0xce>
    7770:	465a      	mov	r2, fp
    7772:	6921      	ldr	r1, [r4, #16]
    7774:	9001      	str	r0, [sp, #4]
    7776:	f7ff f953 	bl	6a20 <memcpy>
    777a:	89a2      	ldrh	r2, [r4, #12]
    777c:	9b01      	ldr	r3, [sp, #4]
    777e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7782:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7786:	81a2      	strh	r2, [r4, #12]
    7788:	eba5 020b 	sub.w	r2, r5, fp
    778c:	eb03 000b 	add.w	r0, r3, fp
    7790:	6165      	str	r5, [r4, #20]
    7792:	6123      	str	r3, [r4, #16]
    7794:	6020      	str	r0, [r4, #0]
    7796:	60a2      	str	r2, [r4, #8]
    7798:	4635      	mov	r5, r6
    779a:	46b3      	mov	fp, r6
    779c:	465a      	mov	r2, fp
    779e:	4649      	mov	r1, r9
    77a0:	f7ff f9d8 	bl	6b54 <memmove>
    77a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    77a8:	68a2      	ldr	r2, [r4, #8]
    77aa:	6820      	ldr	r0, [r4, #0]
    77ac:	1b55      	subs	r5, r2, r5
    77ae:	4458      	add	r0, fp
    77b0:	1b9e      	subs	r6, r3, r6
    77b2:	60a5      	str	r5, [r4, #8]
    77b4:	6020      	str	r0, [r4, #0]
    77b6:	f8c8 6008 	str.w	r6, [r8, #8]
    77ba:	b33e      	cbz	r6, 780c <__ssprint_r+0xf0>
    77bc:	687e      	ldr	r6, [r7, #4]
    77be:	463b      	mov	r3, r7
    77c0:	3708      	adds	r7, #8
    77c2:	2e00      	cmp	r6, #0
    77c4:	d0fa      	beq.n	77bc <__ssprint_r+0xa0>
    77c6:	42ae      	cmp	r6, r5
    77c8:	f8d3 9000 	ldr.w	r9, [r3]
    77cc:	46ab      	mov	fp, r5
    77ce:	d2b2      	bcs.n	7736 <__ssprint_r+0x1a>
    77d0:	4635      	mov	r5, r6
    77d2:	46b3      	mov	fp, r6
    77d4:	e7e2      	b.n	779c <__ssprint_r+0x80>
    77d6:	4650      	mov	r0, sl
    77d8:	f7ff fd26 	bl	7228 <_realloc_r>
    77dc:	4603      	mov	r3, r0
    77de:	2800      	cmp	r0, #0
    77e0:	d1d2      	bne.n	7788 <__ssprint_r+0x6c>
    77e2:	6921      	ldr	r1, [r4, #16]
    77e4:	4650      	mov	r0, sl
    77e6:	f7fe fad7 	bl	5d98 <_free_r>
    77ea:	230c      	movs	r3, #12
    77ec:	f8ca 3000 	str.w	r3, [sl]
    77f0:	89a3      	ldrh	r3, [r4, #12]
    77f2:	2200      	movs	r2, #0
    77f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    77f8:	f04f 30ff 	mov.w	r0, #4294967295
    77fc:	81a3      	strh	r3, [r4, #12]
    77fe:	f8c8 2008 	str.w	r2, [r8, #8]
    7802:	f8c8 2004 	str.w	r2, [r8, #4]
    7806:	b003      	add	sp, #12
    7808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    780c:	2000      	movs	r0, #0
    780e:	f8c8 0004 	str.w	r0, [r8, #4]
    7812:	b003      	add	sp, #12
    7814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00007818 <__swbuf_r>:
    7818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    781a:	460d      	mov	r5, r1
    781c:	4614      	mov	r4, r2
    781e:	4606      	mov	r6, r0
    7820:	b110      	cbz	r0, 7828 <__swbuf_r+0x10>
    7822:	6b83      	ldr	r3, [r0, #56]	; 0x38
    7824:	2b00      	cmp	r3, #0
    7826:	d04b      	beq.n	78c0 <__swbuf_r+0xa8>
    7828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    782c:	69a3      	ldr	r3, [r4, #24]
    782e:	60a3      	str	r3, [r4, #8]
    7830:	b291      	uxth	r1, r2
    7832:	0708      	lsls	r0, r1, #28
    7834:	d539      	bpl.n	78aa <__swbuf_r+0x92>
    7836:	6923      	ldr	r3, [r4, #16]
    7838:	2b00      	cmp	r3, #0
    783a:	d036      	beq.n	78aa <__swbuf_r+0x92>
    783c:	b2ed      	uxtb	r5, r5
    783e:	0489      	lsls	r1, r1, #18
    7840:	462f      	mov	r7, r5
    7842:	d515      	bpl.n	7870 <__swbuf_r+0x58>
    7844:	6822      	ldr	r2, [r4, #0]
    7846:	6961      	ldr	r1, [r4, #20]
    7848:	1ad3      	subs	r3, r2, r3
    784a:	428b      	cmp	r3, r1
    784c:	da1c      	bge.n	7888 <__swbuf_r+0x70>
    784e:	3301      	adds	r3, #1
    7850:	68a1      	ldr	r1, [r4, #8]
    7852:	1c50      	adds	r0, r2, #1
    7854:	3901      	subs	r1, #1
    7856:	60a1      	str	r1, [r4, #8]
    7858:	6020      	str	r0, [r4, #0]
    785a:	7015      	strb	r5, [r2, #0]
    785c:	6962      	ldr	r2, [r4, #20]
    785e:	429a      	cmp	r2, r3
    7860:	d01a      	beq.n	7898 <__swbuf_r+0x80>
    7862:	89a3      	ldrh	r3, [r4, #12]
    7864:	07db      	lsls	r3, r3, #31
    7866:	d501      	bpl.n	786c <__swbuf_r+0x54>
    7868:	2d0a      	cmp	r5, #10
    786a:	d015      	beq.n	7898 <__swbuf_r+0x80>
    786c:	4638      	mov	r0, r7
    786e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7870:	6e61      	ldr	r1, [r4, #100]	; 0x64
    7872:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    7876:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
    787a:	81a2      	strh	r2, [r4, #12]
    787c:	6822      	ldr	r2, [r4, #0]
    787e:	6661      	str	r1, [r4, #100]	; 0x64
    7880:	6961      	ldr	r1, [r4, #20]
    7882:	1ad3      	subs	r3, r2, r3
    7884:	428b      	cmp	r3, r1
    7886:	dbe2      	blt.n	784e <__swbuf_r+0x36>
    7888:	4621      	mov	r1, r4
    788a:	4630      	mov	r0, r6
    788c:	f7fe f906 	bl	5a9c <_fflush_r>
    7890:	b940      	cbnz	r0, 78a4 <__swbuf_r+0x8c>
    7892:	6822      	ldr	r2, [r4, #0]
    7894:	2301      	movs	r3, #1
    7896:	e7db      	b.n	7850 <__swbuf_r+0x38>
    7898:	4621      	mov	r1, r4
    789a:	4630      	mov	r0, r6
    789c:	f7fe f8fe 	bl	5a9c <_fflush_r>
    78a0:	2800      	cmp	r0, #0
    78a2:	d0e3      	beq.n	786c <__swbuf_r+0x54>
    78a4:	f04f 37ff 	mov.w	r7, #4294967295
    78a8:	e7e0      	b.n	786c <__swbuf_r+0x54>
    78aa:	4621      	mov	r1, r4
    78ac:	4630      	mov	r0, r6
    78ae:	f7fd f821 	bl	48f4 <__swsetup_r>
    78b2:	2800      	cmp	r0, #0
    78b4:	d1f6      	bne.n	78a4 <__swbuf_r+0x8c>
    78b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    78ba:	6923      	ldr	r3, [r4, #16]
    78bc:	b291      	uxth	r1, r2
    78be:	e7bd      	b.n	783c <__swbuf_r+0x24>
    78c0:	f7fe f944 	bl	5b4c <__sinit>
    78c4:	e7b0      	b.n	7828 <__swbuf_r+0x10>
    78c6:	bf00      	nop

000078c8 <_wcrtomb_r>:
    78c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    78ca:	4606      	mov	r6, r0
    78cc:	b085      	sub	sp, #20
    78ce:	461f      	mov	r7, r3
    78d0:	b189      	cbz	r1, 78f6 <_wcrtomb_r+0x2e>
    78d2:	4c10      	ldr	r4, [pc, #64]	; (7914 <_wcrtomb_r+0x4c>)
    78d4:	4d10      	ldr	r5, [pc, #64]	; (7918 <_wcrtomb_r+0x50>)
    78d6:	6824      	ldr	r4, [r4, #0]
    78d8:	6b64      	ldr	r4, [r4, #52]	; 0x34
    78da:	2c00      	cmp	r4, #0
    78dc:	bf08      	it	eq
    78de:	462c      	moveq	r4, r5
    78e0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
    78e4:	47a0      	blx	r4
    78e6:	1c43      	adds	r3, r0, #1
    78e8:	d103      	bne.n	78f2 <_wcrtomb_r+0x2a>
    78ea:	2200      	movs	r2, #0
    78ec:	238a      	movs	r3, #138	; 0x8a
    78ee:	603a      	str	r2, [r7, #0]
    78f0:	6033      	str	r3, [r6, #0]
    78f2:	b005      	add	sp, #20
    78f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78f6:	460c      	mov	r4, r1
    78f8:	4906      	ldr	r1, [pc, #24]	; (7914 <_wcrtomb_r+0x4c>)
    78fa:	4a07      	ldr	r2, [pc, #28]	; (7918 <_wcrtomb_r+0x50>)
    78fc:	6809      	ldr	r1, [r1, #0]
    78fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
    7900:	2900      	cmp	r1, #0
    7902:	bf08      	it	eq
    7904:	4611      	moveq	r1, r2
    7906:	4622      	mov	r2, r4
    7908:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
    790c:	a901      	add	r1, sp, #4
    790e:	47a0      	blx	r4
    7910:	e7e9      	b.n	78e6 <_wcrtomb_r+0x1e>
    7912:	bf00      	nop
    7914:	20000034 	.word	0x20000034
    7918:	20000464 	.word	0x20000464

0000791c <__ascii_wctomb>:
    791c:	b121      	cbz	r1, 7928 <__ascii_wctomb+0xc>
    791e:	2aff      	cmp	r2, #255	; 0xff
    7920:	d804      	bhi.n	792c <__ascii_wctomb+0x10>
    7922:	700a      	strb	r2, [r1, #0]
    7924:	2001      	movs	r0, #1
    7926:	4770      	bx	lr
    7928:	4608      	mov	r0, r1
    792a:	4770      	bx	lr
    792c:	238a      	movs	r3, #138	; 0x8a
    792e:	6003      	str	r3, [r0, #0]
    7930:	f04f 30ff 	mov.w	r0, #4294967295
    7934:	4770      	bx	lr
    7936:	bf00      	nop

00007938 <_write_r>:
    7938:	b570      	push	{r4, r5, r6, lr}
    793a:	460d      	mov	r5, r1
    793c:	4c08      	ldr	r4, [pc, #32]	; (7960 <_write_r+0x28>)
    793e:	4611      	mov	r1, r2
    7940:	4606      	mov	r6, r0
    7942:	461a      	mov	r2, r3
    7944:	4628      	mov	r0, r5
    7946:	2300      	movs	r3, #0
    7948:	6023      	str	r3, [r4, #0]
    794a:	f7f8 fc6d 	bl	228 <_write>
    794e:	1c43      	adds	r3, r0, #1
    7950:	d000      	beq.n	7954 <_write_r+0x1c>
    7952:	bd70      	pop	{r4, r5, r6, pc}
    7954:	6823      	ldr	r3, [r4, #0]
    7956:	2b00      	cmp	r3, #0
    7958:	d0fb      	beq.n	7952 <_write_r+0x1a>
    795a:	6033      	str	r3, [r6, #0]
    795c:	bd70      	pop	{r4, r5, r6, pc}
    795e:	bf00      	nop
    7960:	20000b14 	.word	0x20000b14

00007964 <__register_exitproc>:
    7964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7968:	4d2c      	ldr	r5, [pc, #176]	; (7a1c <__register_exitproc+0xb8>)
    796a:	4606      	mov	r6, r0
    796c:	6828      	ldr	r0, [r5, #0]
    796e:	4698      	mov	r8, r3
    7970:	460f      	mov	r7, r1
    7972:	4691      	mov	r9, r2
    7974:	f7fe fcb8 	bl	62e8 <__retarget_lock_acquire_recursive>
    7978:	4b29      	ldr	r3, [pc, #164]	; (7a20 <__register_exitproc+0xbc>)
    797a:	681c      	ldr	r4, [r3, #0]
    797c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    7980:	2b00      	cmp	r3, #0
    7982:	d03e      	beq.n	7a02 <__register_exitproc+0x9e>
    7984:	685a      	ldr	r2, [r3, #4]
    7986:	2a1f      	cmp	r2, #31
    7988:	dc1c      	bgt.n	79c4 <__register_exitproc+0x60>
    798a:	f102 0e01 	add.w	lr, r2, #1
    798e:	b176      	cbz	r6, 79ae <__register_exitproc+0x4a>
    7990:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    7994:	2401      	movs	r4, #1
    7996:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
    799a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
    799e:	4094      	lsls	r4, r2
    79a0:	4320      	orrs	r0, r4
    79a2:	2e02      	cmp	r6, #2
    79a4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    79a8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
    79ac:	d023      	beq.n	79f6 <__register_exitproc+0x92>
    79ae:	3202      	adds	r2, #2
    79b0:	f8c3 e004 	str.w	lr, [r3, #4]
    79b4:	6828      	ldr	r0, [r5, #0]
    79b6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
    79ba:	f7fe fc97 	bl	62ec <__retarget_lock_release_recursive>
    79be:	2000      	movs	r0, #0
    79c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    79c4:	4b17      	ldr	r3, [pc, #92]	; (7a24 <__register_exitproc+0xc0>)
    79c6:	b30b      	cbz	r3, 7a0c <__register_exitproc+0xa8>
    79c8:	f44f 70c8 	mov.w	r0, #400	; 0x190
    79cc:	f7fe fd08 	bl	63e0 <malloc>
    79d0:	4603      	mov	r3, r0
    79d2:	b1d8      	cbz	r0, 7a0c <__register_exitproc+0xa8>
    79d4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    79d8:	6002      	str	r2, [r0, #0]
    79da:	2100      	movs	r1, #0
    79dc:	6041      	str	r1, [r0, #4]
    79de:	460a      	mov	r2, r1
    79e0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    79e4:	f04f 0e01 	mov.w	lr, #1
    79e8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    79ec:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
    79f0:	2e00      	cmp	r6, #0
    79f2:	d0dc      	beq.n	79ae <__register_exitproc+0x4a>
    79f4:	e7cc      	b.n	7990 <__register_exitproc+0x2c>
    79f6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
    79fa:	430c      	orrs	r4, r1
    79fc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
    7a00:	e7d5      	b.n	79ae <__register_exitproc+0x4a>
    7a02:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
    7a06:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    7a0a:	e7bb      	b.n	7984 <__register_exitproc+0x20>
    7a0c:	6828      	ldr	r0, [r5, #0]
    7a0e:	f7fe fc6d 	bl	62ec <__retarget_lock_release_recursive>
    7a12:	f04f 30ff 	mov.w	r0, #4294967295
    7a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7a1a:	bf00      	nop
    7a1c:	20000460 	.word	0x20000460
    7a20:	0000887c 	.word	0x0000887c
    7a24:	000063e1 	.word	0x000063e1

00007a28 <_calloc_r>:
    7a28:	b510      	push	{r4, lr}
    7a2a:	fb02 f101 	mul.w	r1, r2, r1
    7a2e:	f7fe fcdf 	bl	63f0 <_malloc_r>
    7a32:	4604      	mov	r4, r0
    7a34:	b1d8      	cbz	r0, 7a6e <_calloc_r+0x46>
    7a36:	f850 2c04 	ldr.w	r2, [r0, #-4]
    7a3a:	f022 0203 	bic.w	r2, r2, #3
    7a3e:	3a04      	subs	r2, #4
    7a40:	2a24      	cmp	r2, #36	; 0x24
    7a42:	d818      	bhi.n	7a76 <_calloc_r+0x4e>
    7a44:	2a13      	cmp	r2, #19
    7a46:	d914      	bls.n	7a72 <_calloc_r+0x4a>
    7a48:	2300      	movs	r3, #0
    7a4a:	2a1b      	cmp	r2, #27
    7a4c:	6003      	str	r3, [r0, #0]
    7a4e:	6043      	str	r3, [r0, #4]
    7a50:	d916      	bls.n	7a80 <_calloc_r+0x58>
    7a52:	2a24      	cmp	r2, #36	; 0x24
    7a54:	6083      	str	r3, [r0, #8]
    7a56:	60c3      	str	r3, [r0, #12]
    7a58:	bf11      	iteee	ne
    7a5a:	f100 0210 	addne.w	r2, r0, #16
    7a5e:	6103      	streq	r3, [r0, #16]
    7a60:	6143      	streq	r3, [r0, #20]
    7a62:	f100 0218 	addeq.w	r2, r0, #24
    7a66:	2300      	movs	r3, #0
    7a68:	6013      	str	r3, [r2, #0]
    7a6a:	6053      	str	r3, [r2, #4]
    7a6c:	6093      	str	r3, [r2, #8]
    7a6e:	4620      	mov	r0, r4
    7a70:	bd10      	pop	{r4, pc}
    7a72:	4602      	mov	r2, r0
    7a74:	e7f7      	b.n	7a66 <_calloc_r+0x3e>
    7a76:	2100      	movs	r1, #0
    7a78:	f7fa fd00 	bl	247c <memset>
    7a7c:	4620      	mov	r0, r4
    7a7e:	bd10      	pop	{r4, pc}
    7a80:	f100 0208 	add.w	r2, r0, #8
    7a84:	e7ef      	b.n	7a66 <_calloc_r+0x3e>
    7a86:	bf00      	nop

00007a88 <_close_r>:
    7a88:	b538      	push	{r3, r4, r5, lr}
    7a8a:	4c07      	ldr	r4, [pc, #28]	; (7aa8 <_close_r+0x20>)
    7a8c:	2300      	movs	r3, #0
    7a8e:	4605      	mov	r5, r0
    7a90:	4608      	mov	r0, r1
    7a92:	6023      	str	r3, [r4, #0]
    7a94:	f7fa faf2 	bl	207c <_close>
    7a98:	1c43      	adds	r3, r0, #1
    7a9a:	d000      	beq.n	7a9e <_close_r+0x16>
    7a9c:	bd38      	pop	{r3, r4, r5, pc}
    7a9e:	6823      	ldr	r3, [r4, #0]
    7aa0:	2b00      	cmp	r3, #0
    7aa2:	d0fb      	beq.n	7a9c <_close_r+0x14>
    7aa4:	602b      	str	r3, [r5, #0]
    7aa6:	bd38      	pop	{r3, r4, r5, pc}
    7aa8:	20000b14 	.word	0x20000b14

00007aac <_fclose_r>:
    7aac:	b570      	push	{r4, r5, r6, lr}
    7aae:	b159      	cbz	r1, 7ac8 <_fclose_r+0x1c>
    7ab0:	4605      	mov	r5, r0
    7ab2:	460c      	mov	r4, r1
    7ab4:	b110      	cbz	r0, 7abc <_fclose_r+0x10>
    7ab6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    7ab8:	2b00      	cmp	r3, #0
    7aba:	d03c      	beq.n	7b36 <_fclose_r+0x8a>
    7abc:	6e63      	ldr	r3, [r4, #100]	; 0x64
    7abe:	07d8      	lsls	r0, r3, #31
    7ac0:	d505      	bpl.n	7ace <_fclose_r+0x22>
    7ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7ac6:	b92b      	cbnz	r3, 7ad4 <_fclose_r+0x28>
    7ac8:	2600      	movs	r6, #0
    7aca:	4630      	mov	r0, r6
    7acc:	bd70      	pop	{r4, r5, r6, pc}
    7ace:	89a3      	ldrh	r3, [r4, #12]
    7ad0:	0599      	lsls	r1, r3, #22
    7ad2:	d53c      	bpl.n	7b4e <_fclose_r+0xa2>
    7ad4:	4621      	mov	r1, r4
    7ad6:	4628      	mov	r0, r5
    7ad8:	f7fd ff40 	bl	595c <__sflush_r>
    7adc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    7ade:	4606      	mov	r6, r0
    7ae0:	b133      	cbz	r3, 7af0 <_fclose_r+0x44>
    7ae2:	69e1      	ldr	r1, [r4, #28]
    7ae4:	4628      	mov	r0, r5
    7ae6:	4798      	blx	r3
    7ae8:	2800      	cmp	r0, #0
    7aea:	bfb8      	it	lt
    7aec:	f04f 36ff 	movlt.w	r6, #4294967295
    7af0:	89a3      	ldrh	r3, [r4, #12]
    7af2:	061a      	lsls	r2, r3, #24
    7af4:	d422      	bmi.n	7b3c <_fclose_r+0x90>
    7af6:	6b21      	ldr	r1, [r4, #48]	; 0x30
    7af8:	b141      	cbz	r1, 7b0c <_fclose_r+0x60>
    7afa:	f104 0340 	add.w	r3, r4, #64	; 0x40
    7afe:	4299      	cmp	r1, r3
    7b00:	d002      	beq.n	7b08 <_fclose_r+0x5c>
    7b02:	4628      	mov	r0, r5
    7b04:	f7fe f948 	bl	5d98 <_free_r>
    7b08:	2300      	movs	r3, #0
    7b0a:	6323      	str	r3, [r4, #48]	; 0x30
    7b0c:	6c61      	ldr	r1, [r4, #68]	; 0x44
    7b0e:	b121      	cbz	r1, 7b1a <_fclose_r+0x6e>
    7b10:	4628      	mov	r0, r5
    7b12:	f7fe f941 	bl	5d98 <_free_r>
    7b16:	2300      	movs	r3, #0
    7b18:	6463      	str	r3, [r4, #68]	; 0x44
    7b1a:	f7fe f843 	bl	5ba4 <__sfp_lock_acquire>
    7b1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    7b20:	2200      	movs	r2, #0
    7b22:	07db      	lsls	r3, r3, #31
    7b24:	81a2      	strh	r2, [r4, #12]
    7b26:	d50e      	bpl.n	7b46 <_fclose_r+0x9a>
    7b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
    7b2a:	f7fe fbdb 	bl	62e4 <__retarget_lock_close_recursive>
    7b2e:	f7fe f83f 	bl	5bb0 <__sfp_lock_release>
    7b32:	4630      	mov	r0, r6
    7b34:	bd70      	pop	{r4, r5, r6, pc}
    7b36:	f7fe f809 	bl	5b4c <__sinit>
    7b3a:	e7bf      	b.n	7abc <_fclose_r+0x10>
    7b3c:	6921      	ldr	r1, [r4, #16]
    7b3e:	4628      	mov	r0, r5
    7b40:	f7fe f92a 	bl	5d98 <_free_r>
    7b44:	e7d7      	b.n	7af6 <_fclose_r+0x4a>
    7b46:	6da0      	ldr	r0, [r4, #88]	; 0x58
    7b48:	f7fe fbd0 	bl	62ec <__retarget_lock_release_recursive>
    7b4c:	e7ec      	b.n	7b28 <_fclose_r+0x7c>
    7b4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
    7b50:	f7fe fbca 	bl	62e8 <__retarget_lock_acquire_recursive>
    7b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7b58:	2b00      	cmp	r3, #0
    7b5a:	d1bb      	bne.n	7ad4 <_fclose_r+0x28>
    7b5c:	6e66      	ldr	r6, [r4, #100]	; 0x64
    7b5e:	f016 0601 	ands.w	r6, r6, #1
    7b62:	d1b1      	bne.n	7ac8 <_fclose_r+0x1c>
    7b64:	6da0      	ldr	r0, [r4, #88]	; 0x58
    7b66:	f7fe fbc1 	bl	62ec <__retarget_lock_release_recursive>
    7b6a:	4630      	mov	r0, r6
    7b6c:	bd70      	pop	{r4, r5, r6, pc}
    7b6e:	bf00      	nop

00007b70 <_fstat_r>:
    7b70:	b538      	push	{r3, r4, r5, lr}
    7b72:	460b      	mov	r3, r1
    7b74:	4c07      	ldr	r4, [pc, #28]	; (7b94 <_fstat_r+0x24>)
    7b76:	4605      	mov	r5, r0
    7b78:	4611      	mov	r1, r2
    7b7a:	4618      	mov	r0, r3
    7b7c:	2300      	movs	r3, #0
    7b7e:	6023      	str	r3, [r4, #0]
    7b80:	f7fa fa7f 	bl	2082 <_fstat>
    7b84:	1c43      	adds	r3, r0, #1
    7b86:	d000      	beq.n	7b8a <_fstat_r+0x1a>
    7b88:	bd38      	pop	{r3, r4, r5, pc}
    7b8a:	6823      	ldr	r3, [r4, #0]
    7b8c:	2b00      	cmp	r3, #0
    7b8e:	d0fb      	beq.n	7b88 <_fstat_r+0x18>
    7b90:	602b      	str	r3, [r5, #0]
    7b92:	bd38      	pop	{r3, r4, r5, pc}
    7b94:	20000b14 	.word	0x20000b14

00007b98 <_isatty_r>:
    7b98:	b538      	push	{r3, r4, r5, lr}
    7b9a:	4c07      	ldr	r4, [pc, #28]	; (7bb8 <_isatty_r+0x20>)
    7b9c:	2300      	movs	r3, #0
    7b9e:	4605      	mov	r5, r0
    7ba0:	4608      	mov	r0, r1
    7ba2:	6023      	str	r3, [r4, #0]
    7ba4:	f7fa fa72 	bl	208c <_isatty>
    7ba8:	1c43      	adds	r3, r0, #1
    7baa:	d000      	beq.n	7bae <_isatty_r+0x16>
    7bac:	bd38      	pop	{r3, r4, r5, pc}
    7bae:	6823      	ldr	r3, [r4, #0]
    7bb0:	2b00      	cmp	r3, #0
    7bb2:	d0fb      	beq.n	7bac <_isatty_r+0x14>
    7bb4:	602b      	str	r3, [r5, #0]
    7bb6:	bd38      	pop	{r3, r4, r5, pc}
    7bb8:	20000b14 	.word	0x20000b14

00007bbc <_lseek_r>:
    7bbc:	b570      	push	{r4, r5, r6, lr}
    7bbe:	460d      	mov	r5, r1
    7bc0:	4c08      	ldr	r4, [pc, #32]	; (7be4 <_lseek_r+0x28>)
    7bc2:	4611      	mov	r1, r2
    7bc4:	4606      	mov	r6, r0
    7bc6:	461a      	mov	r2, r3
    7bc8:	4628      	mov	r0, r5
    7bca:	2300      	movs	r3, #0
    7bcc:	6023      	str	r3, [r4, #0]
    7bce:	f7fa fa5f 	bl	2090 <_lseek>
    7bd2:	1c43      	adds	r3, r0, #1
    7bd4:	d000      	beq.n	7bd8 <_lseek_r+0x1c>
    7bd6:	bd70      	pop	{r4, r5, r6, pc}
    7bd8:	6823      	ldr	r3, [r4, #0]
    7bda:	2b00      	cmp	r3, #0
    7bdc:	d0fb      	beq.n	7bd6 <_lseek_r+0x1a>
    7bde:	6033      	str	r3, [r6, #0]
    7be0:	bd70      	pop	{r4, r5, r6, pc}
    7be2:	bf00      	nop
    7be4:	20000b14 	.word	0x20000b14

00007be8 <_read_r>:
    7be8:	b570      	push	{r4, r5, r6, lr}
    7bea:	460d      	mov	r5, r1
    7bec:	4c08      	ldr	r4, [pc, #32]	; (7c10 <_read_r+0x28>)
    7bee:	4611      	mov	r1, r2
    7bf0:	4606      	mov	r6, r0
    7bf2:	461a      	mov	r2, r3
    7bf4:	4628      	mov	r0, r5
    7bf6:	2300      	movs	r3, #0
    7bf8:	6023      	str	r3, [r4, #0]
    7bfa:	f7f8 faf7 	bl	1ec <_read>
    7bfe:	1c43      	adds	r3, r0, #1
    7c00:	d000      	beq.n	7c04 <_read_r+0x1c>
    7c02:	bd70      	pop	{r4, r5, r6, pc}
    7c04:	6823      	ldr	r3, [r4, #0]
    7c06:	2b00      	cmp	r3, #0
    7c08:	d0fb      	beq.n	7c02 <_read_r+0x1a>
    7c0a:	6033      	str	r3, [r6, #0]
    7c0c:	bd70      	pop	{r4, r5, r6, pc}
    7c0e:	bf00      	nop
    7c10:	20000b14 	.word	0x20000b14

00007c14 <__aeabi_drsub>:
    7c14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    7c18:	e002      	b.n	7c20 <__adddf3>
    7c1a:	bf00      	nop

00007c1c <__aeabi_dsub>:
    7c1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007c20 <__adddf3>:
    7c20:	b530      	push	{r4, r5, lr}
    7c22:	ea4f 0441 	mov.w	r4, r1, lsl #1
    7c26:	ea4f 0543 	mov.w	r5, r3, lsl #1
    7c2a:	ea94 0f05 	teq	r4, r5
    7c2e:	bf08      	it	eq
    7c30:	ea90 0f02 	teqeq	r0, r2
    7c34:	bf1f      	itttt	ne
    7c36:	ea54 0c00 	orrsne.w	ip, r4, r0
    7c3a:	ea55 0c02 	orrsne.w	ip, r5, r2
    7c3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    7c42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7c46:	f000 80e2 	beq.w	7e0e <__adddf3+0x1ee>
    7c4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    7c4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    7c52:	bfb8      	it	lt
    7c54:	426d      	neglt	r5, r5
    7c56:	dd0c      	ble.n	7c72 <__adddf3+0x52>
    7c58:	442c      	add	r4, r5
    7c5a:	ea80 0202 	eor.w	r2, r0, r2
    7c5e:	ea81 0303 	eor.w	r3, r1, r3
    7c62:	ea82 0000 	eor.w	r0, r2, r0
    7c66:	ea83 0101 	eor.w	r1, r3, r1
    7c6a:	ea80 0202 	eor.w	r2, r0, r2
    7c6e:	ea81 0303 	eor.w	r3, r1, r3
    7c72:	2d36      	cmp	r5, #54	; 0x36
    7c74:	bf88      	it	hi
    7c76:	bd30      	pophi	{r4, r5, pc}
    7c78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7c7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7c80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    7c84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    7c88:	d002      	beq.n	7c90 <__adddf3+0x70>
    7c8a:	4240      	negs	r0, r0
    7c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7c90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7c94:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7c98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7c9c:	d002      	beq.n	7ca4 <__adddf3+0x84>
    7c9e:	4252      	negs	r2, r2
    7ca0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7ca4:	ea94 0f05 	teq	r4, r5
    7ca8:	f000 80a7 	beq.w	7dfa <__adddf3+0x1da>
    7cac:	f1a4 0401 	sub.w	r4, r4, #1
    7cb0:	f1d5 0e20 	rsbs	lr, r5, #32
    7cb4:	db0d      	blt.n	7cd2 <__adddf3+0xb2>
    7cb6:	fa02 fc0e 	lsl.w	ip, r2, lr
    7cba:	fa22 f205 	lsr.w	r2, r2, r5
    7cbe:	1880      	adds	r0, r0, r2
    7cc0:	f141 0100 	adc.w	r1, r1, #0
    7cc4:	fa03 f20e 	lsl.w	r2, r3, lr
    7cc8:	1880      	adds	r0, r0, r2
    7cca:	fa43 f305 	asr.w	r3, r3, r5
    7cce:	4159      	adcs	r1, r3
    7cd0:	e00e      	b.n	7cf0 <__adddf3+0xd0>
    7cd2:	f1a5 0520 	sub.w	r5, r5, #32
    7cd6:	f10e 0e20 	add.w	lr, lr, #32
    7cda:	2a01      	cmp	r2, #1
    7cdc:	fa03 fc0e 	lsl.w	ip, r3, lr
    7ce0:	bf28      	it	cs
    7ce2:	f04c 0c02 	orrcs.w	ip, ip, #2
    7ce6:	fa43 f305 	asr.w	r3, r3, r5
    7cea:	18c0      	adds	r0, r0, r3
    7cec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7cf0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7cf4:	d507      	bpl.n	7d06 <__adddf3+0xe6>
    7cf6:	f04f 0e00 	mov.w	lr, #0
    7cfa:	f1dc 0c00 	rsbs	ip, ip, #0
    7cfe:	eb7e 0000 	sbcs.w	r0, lr, r0
    7d02:	eb6e 0101 	sbc.w	r1, lr, r1
    7d06:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    7d0a:	d31b      	bcc.n	7d44 <__adddf3+0x124>
    7d0c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    7d10:	d30c      	bcc.n	7d2c <__adddf3+0x10c>
    7d12:	0849      	lsrs	r1, r1, #1
    7d14:	ea5f 0030 	movs.w	r0, r0, rrx
    7d18:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7d1c:	f104 0401 	add.w	r4, r4, #1
    7d20:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7d24:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    7d28:	f080 809a 	bcs.w	7e60 <__adddf3+0x240>
    7d2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    7d30:	bf08      	it	eq
    7d32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7d36:	f150 0000 	adcs.w	r0, r0, #0
    7d3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7d3e:	ea41 0105 	orr.w	r1, r1, r5
    7d42:	bd30      	pop	{r4, r5, pc}
    7d44:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    7d48:	4140      	adcs	r0, r0
    7d4a:	eb41 0101 	adc.w	r1, r1, r1
    7d4e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7d52:	f1a4 0401 	sub.w	r4, r4, #1
    7d56:	d1e9      	bne.n	7d2c <__adddf3+0x10c>
    7d58:	f091 0f00 	teq	r1, #0
    7d5c:	bf04      	itt	eq
    7d5e:	4601      	moveq	r1, r0
    7d60:	2000      	moveq	r0, #0
    7d62:	fab1 f381 	clz	r3, r1
    7d66:	bf08      	it	eq
    7d68:	3320      	addeq	r3, #32
    7d6a:	f1a3 030b 	sub.w	r3, r3, #11
    7d6e:	f1b3 0220 	subs.w	r2, r3, #32
    7d72:	da0c      	bge.n	7d8e <__adddf3+0x16e>
    7d74:	320c      	adds	r2, #12
    7d76:	dd08      	ble.n	7d8a <__adddf3+0x16a>
    7d78:	f102 0c14 	add.w	ip, r2, #20
    7d7c:	f1c2 020c 	rsb	r2, r2, #12
    7d80:	fa01 f00c 	lsl.w	r0, r1, ip
    7d84:	fa21 f102 	lsr.w	r1, r1, r2
    7d88:	e00c      	b.n	7da4 <__adddf3+0x184>
    7d8a:	f102 0214 	add.w	r2, r2, #20
    7d8e:	bfd8      	it	le
    7d90:	f1c2 0c20 	rsble	ip, r2, #32
    7d94:	fa01 f102 	lsl.w	r1, r1, r2
    7d98:	fa20 fc0c 	lsr.w	ip, r0, ip
    7d9c:	bfdc      	itt	le
    7d9e:	ea41 010c 	orrle.w	r1, r1, ip
    7da2:	4090      	lslle	r0, r2
    7da4:	1ae4      	subs	r4, r4, r3
    7da6:	bfa2      	ittt	ge
    7da8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7dac:	4329      	orrge	r1, r5
    7dae:	bd30      	popge	{r4, r5, pc}
    7db0:	ea6f 0404 	mvn.w	r4, r4
    7db4:	3c1f      	subs	r4, #31
    7db6:	da1c      	bge.n	7df2 <__adddf3+0x1d2>
    7db8:	340c      	adds	r4, #12
    7dba:	dc0e      	bgt.n	7dda <__adddf3+0x1ba>
    7dbc:	f104 0414 	add.w	r4, r4, #20
    7dc0:	f1c4 0220 	rsb	r2, r4, #32
    7dc4:	fa20 f004 	lsr.w	r0, r0, r4
    7dc8:	fa01 f302 	lsl.w	r3, r1, r2
    7dcc:	ea40 0003 	orr.w	r0, r0, r3
    7dd0:	fa21 f304 	lsr.w	r3, r1, r4
    7dd4:	ea45 0103 	orr.w	r1, r5, r3
    7dd8:	bd30      	pop	{r4, r5, pc}
    7dda:	f1c4 040c 	rsb	r4, r4, #12
    7dde:	f1c4 0220 	rsb	r2, r4, #32
    7de2:	fa20 f002 	lsr.w	r0, r0, r2
    7de6:	fa01 f304 	lsl.w	r3, r1, r4
    7dea:	ea40 0003 	orr.w	r0, r0, r3
    7dee:	4629      	mov	r1, r5
    7df0:	bd30      	pop	{r4, r5, pc}
    7df2:	fa21 f004 	lsr.w	r0, r1, r4
    7df6:	4629      	mov	r1, r5
    7df8:	bd30      	pop	{r4, r5, pc}
    7dfa:	f094 0f00 	teq	r4, #0
    7dfe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7e02:	bf06      	itte	eq
    7e04:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    7e08:	3401      	addeq	r4, #1
    7e0a:	3d01      	subne	r5, #1
    7e0c:	e74e      	b.n	7cac <__adddf3+0x8c>
    7e0e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7e12:	bf18      	it	ne
    7e14:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7e18:	d029      	beq.n	7e6e <__adddf3+0x24e>
    7e1a:	ea94 0f05 	teq	r4, r5
    7e1e:	bf08      	it	eq
    7e20:	ea90 0f02 	teqeq	r0, r2
    7e24:	d005      	beq.n	7e32 <__adddf3+0x212>
    7e26:	ea54 0c00 	orrs.w	ip, r4, r0
    7e2a:	bf04      	itt	eq
    7e2c:	4619      	moveq	r1, r3
    7e2e:	4610      	moveq	r0, r2
    7e30:	bd30      	pop	{r4, r5, pc}
    7e32:	ea91 0f03 	teq	r1, r3
    7e36:	bf1e      	ittt	ne
    7e38:	2100      	movne	r1, #0
    7e3a:	2000      	movne	r0, #0
    7e3c:	bd30      	popne	{r4, r5, pc}
    7e3e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    7e42:	d105      	bne.n	7e50 <__adddf3+0x230>
    7e44:	0040      	lsls	r0, r0, #1
    7e46:	4149      	adcs	r1, r1
    7e48:	bf28      	it	cs
    7e4a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    7e4e:	bd30      	pop	{r4, r5, pc}
    7e50:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    7e54:	bf3c      	itt	cc
    7e56:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    7e5a:	bd30      	popcc	{r4, r5, pc}
    7e5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7e60:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    7e64:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7e68:	f04f 0000 	mov.w	r0, #0
    7e6c:	bd30      	pop	{r4, r5, pc}
    7e6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7e72:	bf1a      	itte	ne
    7e74:	4619      	movne	r1, r3
    7e76:	4610      	movne	r0, r2
    7e78:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7e7c:	bf1c      	itt	ne
    7e7e:	460b      	movne	r3, r1
    7e80:	4602      	movne	r2, r0
    7e82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7e86:	bf06      	itte	eq
    7e88:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7e8c:	ea91 0f03 	teqeq	r1, r3
    7e90:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7e94:	bd30      	pop	{r4, r5, pc}
    7e96:	bf00      	nop

00007e98 <__aeabi_ui2d>:
    7e98:	f090 0f00 	teq	r0, #0
    7e9c:	bf04      	itt	eq
    7e9e:	2100      	moveq	r1, #0
    7ea0:	4770      	bxeq	lr
    7ea2:	b530      	push	{r4, r5, lr}
    7ea4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7ea8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7eac:	f04f 0500 	mov.w	r5, #0
    7eb0:	f04f 0100 	mov.w	r1, #0
    7eb4:	e750      	b.n	7d58 <__adddf3+0x138>
    7eb6:	bf00      	nop

00007eb8 <__aeabi_i2d>:
    7eb8:	f090 0f00 	teq	r0, #0
    7ebc:	bf04      	itt	eq
    7ebe:	2100      	moveq	r1, #0
    7ec0:	4770      	bxeq	lr
    7ec2:	b530      	push	{r4, r5, lr}
    7ec4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7ec8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7ecc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7ed0:	bf48      	it	mi
    7ed2:	4240      	negmi	r0, r0
    7ed4:	f04f 0100 	mov.w	r1, #0
    7ed8:	e73e      	b.n	7d58 <__adddf3+0x138>
    7eda:	bf00      	nop

00007edc <__aeabi_f2d>:
    7edc:	0042      	lsls	r2, r0, #1
    7ede:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7ee2:	ea4f 0131 	mov.w	r1, r1, rrx
    7ee6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    7eea:	bf1f      	itttt	ne
    7eec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7ef0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7ef4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    7ef8:	4770      	bxne	lr
    7efa:	f092 0f00 	teq	r2, #0
    7efe:	bf14      	ite	ne
    7f00:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7f04:	4770      	bxeq	lr
    7f06:	b530      	push	{r4, r5, lr}
    7f08:	f44f 7460 	mov.w	r4, #896	; 0x380
    7f0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7f10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7f14:	e720      	b.n	7d58 <__adddf3+0x138>
    7f16:	bf00      	nop

00007f18 <__aeabi_ul2d>:
    7f18:	ea50 0201 	orrs.w	r2, r0, r1
    7f1c:	bf08      	it	eq
    7f1e:	4770      	bxeq	lr
    7f20:	b530      	push	{r4, r5, lr}
    7f22:	f04f 0500 	mov.w	r5, #0
    7f26:	e00a      	b.n	7f3e <__aeabi_l2d+0x16>

00007f28 <__aeabi_l2d>:
    7f28:	ea50 0201 	orrs.w	r2, r0, r1
    7f2c:	bf08      	it	eq
    7f2e:	4770      	bxeq	lr
    7f30:	b530      	push	{r4, r5, lr}
    7f32:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    7f36:	d502      	bpl.n	7f3e <__aeabi_l2d+0x16>
    7f38:	4240      	negs	r0, r0
    7f3a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7f3e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7f42:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7f46:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    7f4a:	f43f aedc 	beq.w	7d06 <__adddf3+0xe6>
    7f4e:	f04f 0203 	mov.w	r2, #3
    7f52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7f56:	bf18      	it	ne
    7f58:	3203      	addne	r2, #3
    7f5a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7f5e:	bf18      	it	ne
    7f60:	3203      	addne	r2, #3
    7f62:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    7f66:	f1c2 0320 	rsb	r3, r2, #32
    7f6a:	fa00 fc03 	lsl.w	ip, r0, r3
    7f6e:	fa20 f002 	lsr.w	r0, r0, r2
    7f72:	fa01 fe03 	lsl.w	lr, r1, r3
    7f76:	ea40 000e 	orr.w	r0, r0, lr
    7f7a:	fa21 f102 	lsr.w	r1, r1, r2
    7f7e:	4414      	add	r4, r2
    7f80:	e6c1      	b.n	7d06 <__adddf3+0xe6>
    7f82:	bf00      	nop

00007f84 <__aeabi_dmul>:
    7f84:	b570      	push	{r4, r5, r6, lr}
    7f86:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7f8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7f8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7f92:	bf1d      	ittte	ne
    7f94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7f98:	ea94 0f0c 	teqne	r4, ip
    7f9c:	ea95 0f0c 	teqne	r5, ip
    7fa0:	f000 f8de 	bleq	8160 <__aeabi_dmul+0x1dc>
    7fa4:	442c      	add	r4, r5
    7fa6:	ea81 0603 	eor.w	r6, r1, r3
    7faa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7fae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7fb2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    7fb6:	bf18      	it	ne
    7fb8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7fbc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7fc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7fc4:	d038      	beq.n	8038 <__aeabi_dmul+0xb4>
    7fc6:	fba0 ce02 	umull	ip, lr, r0, r2
    7fca:	f04f 0500 	mov.w	r5, #0
    7fce:	fbe1 e502 	umlal	lr, r5, r1, r2
    7fd2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    7fd6:	fbe0 e503 	umlal	lr, r5, r0, r3
    7fda:	f04f 0600 	mov.w	r6, #0
    7fde:	fbe1 5603 	umlal	r5, r6, r1, r3
    7fe2:	f09c 0f00 	teq	ip, #0
    7fe6:	bf18      	it	ne
    7fe8:	f04e 0e01 	orrne.w	lr, lr, #1
    7fec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7ff0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7ff4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    7ff8:	d204      	bcs.n	8004 <__aeabi_dmul+0x80>
    7ffa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7ffe:	416d      	adcs	r5, r5
    8000:	eb46 0606 	adc.w	r6, r6, r6
    8004:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    8008:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    800c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    8010:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    8014:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    8018:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    801c:	bf88      	it	hi
    801e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    8022:	d81e      	bhi.n	8062 <__aeabi_dmul+0xde>
    8024:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    8028:	bf08      	it	eq
    802a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    802e:	f150 0000 	adcs.w	r0, r0, #0
    8032:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8036:	bd70      	pop	{r4, r5, r6, pc}
    8038:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    803c:	ea46 0101 	orr.w	r1, r6, r1
    8040:	ea40 0002 	orr.w	r0, r0, r2
    8044:	ea81 0103 	eor.w	r1, r1, r3
    8048:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    804c:	bfc2      	ittt	gt
    804e:	ebd4 050c 	rsbsgt	r5, r4, ip
    8052:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    8056:	bd70      	popgt	{r4, r5, r6, pc}
    8058:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    805c:	f04f 0e00 	mov.w	lr, #0
    8060:	3c01      	subs	r4, #1
    8062:	f300 80ab 	bgt.w	81bc <__aeabi_dmul+0x238>
    8066:	f114 0f36 	cmn.w	r4, #54	; 0x36
    806a:	bfde      	ittt	le
    806c:	2000      	movle	r0, #0
    806e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    8072:	bd70      	pople	{r4, r5, r6, pc}
    8074:	f1c4 0400 	rsb	r4, r4, #0
    8078:	3c20      	subs	r4, #32
    807a:	da35      	bge.n	80e8 <__aeabi_dmul+0x164>
    807c:	340c      	adds	r4, #12
    807e:	dc1b      	bgt.n	80b8 <__aeabi_dmul+0x134>
    8080:	f104 0414 	add.w	r4, r4, #20
    8084:	f1c4 0520 	rsb	r5, r4, #32
    8088:	fa00 f305 	lsl.w	r3, r0, r5
    808c:	fa20 f004 	lsr.w	r0, r0, r4
    8090:	fa01 f205 	lsl.w	r2, r1, r5
    8094:	ea40 0002 	orr.w	r0, r0, r2
    8098:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    809c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    80a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    80a4:	fa21 f604 	lsr.w	r6, r1, r4
    80a8:	eb42 0106 	adc.w	r1, r2, r6
    80ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    80b0:	bf08      	it	eq
    80b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    80b6:	bd70      	pop	{r4, r5, r6, pc}
    80b8:	f1c4 040c 	rsb	r4, r4, #12
    80bc:	f1c4 0520 	rsb	r5, r4, #32
    80c0:	fa00 f304 	lsl.w	r3, r0, r4
    80c4:	fa20 f005 	lsr.w	r0, r0, r5
    80c8:	fa01 f204 	lsl.w	r2, r1, r4
    80cc:	ea40 0002 	orr.w	r0, r0, r2
    80d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    80d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    80d8:	f141 0100 	adc.w	r1, r1, #0
    80dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    80e0:	bf08      	it	eq
    80e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    80e6:	bd70      	pop	{r4, r5, r6, pc}
    80e8:	f1c4 0520 	rsb	r5, r4, #32
    80ec:	fa00 f205 	lsl.w	r2, r0, r5
    80f0:	ea4e 0e02 	orr.w	lr, lr, r2
    80f4:	fa20 f304 	lsr.w	r3, r0, r4
    80f8:	fa01 f205 	lsl.w	r2, r1, r5
    80fc:	ea43 0302 	orr.w	r3, r3, r2
    8100:	fa21 f004 	lsr.w	r0, r1, r4
    8104:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8108:	fa21 f204 	lsr.w	r2, r1, r4
    810c:	ea20 0002 	bic.w	r0, r0, r2
    8110:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    8114:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    8118:	bf08      	it	eq
    811a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    811e:	bd70      	pop	{r4, r5, r6, pc}
    8120:	f094 0f00 	teq	r4, #0
    8124:	d10f      	bne.n	8146 <__aeabi_dmul+0x1c2>
    8126:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    812a:	0040      	lsls	r0, r0, #1
    812c:	eb41 0101 	adc.w	r1, r1, r1
    8130:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8134:	bf08      	it	eq
    8136:	3c01      	subeq	r4, #1
    8138:	d0f7      	beq.n	812a <__aeabi_dmul+0x1a6>
    813a:	ea41 0106 	orr.w	r1, r1, r6
    813e:	f095 0f00 	teq	r5, #0
    8142:	bf18      	it	ne
    8144:	4770      	bxne	lr
    8146:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    814a:	0052      	lsls	r2, r2, #1
    814c:	eb43 0303 	adc.w	r3, r3, r3
    8150:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    8154:	bf08      	it	eq
    8156:	3d01      	subeq	r5, #1
    8158:	d0f7      	beq.n	814a <__aeabi_dmul+0x1c6>
    815a:	ea43 0306 	orr.w	r3, r3, r6
    815e:	4770      	bx	lr
    8160:	ea94 0f0c 	teq	r4, ip
    8164:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8168:	bf18      	it	ne
    816a:	ea95 0f0c 	teqne	r5, ip
    816e:	d00c      	beq.n	818a <__aeabi_dmul+0x206>
    8170:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    8174:	bf18      	it	ne
    8176:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    817a:	d1d1      	bne.n	8120 <__aeabi_dmul+0x19c>
    817c:	ea81 0103 	eor.w	r1, r1, r3
    8180:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8184:	f04f 0000 	mov.w	r0, #0
    8188:	bd70      	pop	{r4, r5, r6, pc}
    818a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    818e:	bf06      	itte	eq
    8190:	4610      	moveq	r0, r2
    8192:	4619      	moveq	r1, r3
    8194:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    8198:	d019      	beq.n	81ce <__aeabi_dmul+0x24a>
    819a:	ea94 0f0c 	teq	r4, ip
    819e:	d102      	bne.n	81a6 <__aeabi_dmul+0x222>
    81a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    81a4:	d113      	bne.n	81ce <__aeabi_dmul+0x24a>
    81a6:	ea95 0f0c 	teq	r5, ip
    81aa:	d105      	bne.n	81b8 <__aeabi_dmul+0x234>
    81ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    81b0:	bf1c      	itt	ne
    81b2:	4610      	movne	r0, r2
    81b4:	4619      	movne	r1, r3
    81b6:	d10a      	bne.n	81ce <__aeabi_dmul+0x24a>
    81b8:	ea81 0103 	eor.w	r1, r1, r3
    81bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    81c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    81c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    81c8:	f04f 0000 	mov.w	r0, #0
    81cc:	bd70      	pop	{r4, r5, r6, pc}
    81ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    81d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    81d6:	bd70      	pop	{r4, r5, r6, pc}

000081d8 <__aeabi_ddiv>:
    81d8:	b570      	push	{r4, r5, r6, lr}
    81da:	f04f 0cff 	mov.w	ip, #255	; 0xff
    81de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    81e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    81e6:	bf1d      	ittte	ne
    81e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    81ec:	ea94 0f0c 	teqne	r4, ip
    81f0:	ea95 0f0c 	teqne	r5, ip
    81f4:	f000 f8a7 	bleq	8346 <__aeabi_ddiv+0x16e>
    81f8:	eba4 0405 	sub.w	r4, r4, r5
    81fc:	ea81 0e03 	eor.w	lr, r1, r3
    8200:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8204:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8208:	f000 8088 	beq.w	831c <__aeabi_ddiv+0x144>
    820c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    8210:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8214:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8218:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    821c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    8220:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8224:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8228:	ea4f 2600 	mov.w	r6, r0, lsl #8
    822c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    8230:	429d      	cmp	r5, r3
    8232:	bf08      	it	eq
    8234:	4296      	cmpeq	r6, r2
    8236:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    823a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    823e:	d202      	bcs.n	8246 <__aeabi_ddiv+0x6e>
    8240:	085b      	lsrs	r3, r3, #1
    8242:	ea4f 0232 	mov.w	r2, r2, rrx
    8246:	1ab6      	subs	r6, r6, r2
    8248:	eb65 0503 	sbc.w	r5, r5, r3
    824c:	085b      	lsrs	r3, r3, #1
    824e:	ea4f 0232 	mov.w	r2, r2, rrx
    8252:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    8256:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    825a:	ebb6 0e02 	subs.w	lr, r6, r2
    825e:	eb75 0e03 	sbcs.w	lr, r5, r3
    8262:	bf22      	ittt	cs
    8264:	1ab6      	subcs	r6, r6, r2
    8266:	4675      	movcs	r5, lr
    8268:	ea40 000c 	orrcs.w	r0, r0, ip
    826c:	085b      	lsrs	r3, r3, #1
    826e:	ea4f 0232 	mov.w	r2, r2, rrx
    8272:	ebb6 0e02 	subs.w	lr, r6, r2
    8276:	eb75 0e03 	sbcs.w	lr, r5, r3
    827a:	bf22      	ittt	cs
    827c:	1ab6      	subcs	r6, r6, r2
    827e:	4675      	movcs	r5, lr
    8280:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8284:	085b      	lsrs	r3, r3, #1
    8286:	ea4f 0232 	mov.w	r2, r2, rrx
    828a:	ebb6 0e02 	subs.w	lr, r6, r2
    828e:	eb75 0e03 	sbcs.w	lr, r5, r3
    8292:	bf22      	ittt	cs
    8294:	1ab6      	subcs	r6, r6, r2
    8296:	4675      	movcs	r5, lr
    8298:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    829c:	085b      	lsrs	r3, r3, #1
    829e:	ea4f 0232 	mov.w	r2, r2, rrx
    82a2:	ebb6 0e02 	subs.w	lr, r6, r2
    82a6:	eb75 0e03 	sbcs.w	lr, r5, r3
    82aa:	bf22      	ittt	cs
    82ac:	1ab6      	subcs	r6, r6, r2
    82ae:	4675      	movcs	r5, lr
    82b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    82b4:	ea55 0e06 	orrs.w	lr, r5, r6
    82b8:	d018      	beq.n	82ec <__aeabi_ddiv+0x114>
    82ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
    82be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    82c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    82c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    82ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    82ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    82d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    82d6:	d1c0      	bne.n	825a <__aeabi_ddiv+0x82>
    82d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    82dc:	d10b      	bne.n	82f6 <__aeabi_ddiv+0x11e>
    82de:	ea41 0100 	orr.w	r1, r1, r0
    82e2:	f04f 0000 	mov.w	r0, #0
    82e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    82ea:	e7b6      	b.n	825a <__aeabi_ddiv+0x82>
    82ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    82f0:	bf04      	itt	eq
    82f2:	4301      	orreq	r1, r0
    82f4:	2000      	moveq	r0, #0
    82f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    82fa:	bf88      	it	hi
    82fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    8300:	f63f aeaf 	bhi.w	8062 <__aeabi_dmul+0xde>
    8304:	ebb5 0c03 	subs.w	ip, r5, r3
    8308:	bf04      	itt	eq
    830a:	ebb6 0c02 	subseq.w	ip, r6, r2
    830e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    8312:	f150 0000 	adcs.w	r0, r0, #0
    8316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    831a:	bd70      	pop	{r4, r5, r6, pc}
    831c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    8320:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8324:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8328:	bfc2      	ittt	gt
    832a:	ebd4 050c 	rsbsgt	r5, r4, ip
    832e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    8332:	bd70      	popgt	{r4, r5, r6, pc}
    8334:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8338:	f04f 0e00 	mov.w	lr, #0
    833c:	3c01      	subs	r4, #1
    833e:	e690      	b.n	8062 <__aeabi_dmul+0xde>
    8340:	ea45 0e06 	orr.w	lr, r5, r6
    8344:	e68d      	b.n	8062 <__aeabi_dmul+0xde>
    8346:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    834a:	ea94 0f0c 	teq	r4, ip
    834e:	bf08      	it	eq
    8350:	ea95 0f0c 	teqeq	r5, ip
    8354:	f43f af3b 	beq.w	81ce <__aeabi_dmul+0x24a>
    8358:	ea94 0f0c 	teq	r4, ip
    835c:	d10a      	bne.n	8374 <__aeabi_ddiv+0x19c>
    835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    8362:	f47f af34 	bne.w	81ce <__aeabi_dmul+0x24a>
    8366:	ea95 0f0c 	teq	r5, ip
    836a:	f47f af25 	bne.w	81b8 <__aeabi_dmul+0x234>
    836e:	4610      	mov	r0, r2
    8370:	4619      	mov	r1, r3
    8372:	e72c      	b.n	81ce <__aeabi_dmul+0x24a>
    8374:	ea95 0f0c 	teq	r5, ip
    8378:	d106      	bne.n	8388 <__aeabi_ddiv+0x1b0>
    837a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    837e:	f43f aefd 	beq.w	817c <__aeabi_dmul+0x1f8>
    8382:	4610      	mov	r0, r2
    8384:	4619      	mov	r1, r3
    8386:	e722      	b.n	81ce <__aeabi_dmul+0x24a>
    8388:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    838c:	bf18      	it	ne
    838e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    8392:	f47f aec5 	bne.w	8120 <__aeabi_dmul+0x19c>
    8396:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    839a:	f47f af0d 	bne.w	81b8 <__aeabi_dmul+0x234>
    839e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    83a2:	f47f aeeb 	bne.w	817c <__aeabi_dmul+0x1f8>
    83a6:	e712      	b.n	81ce <__aeabi_dmul+0x24a>

000083a8 <__gedf2>:
    83a8:	f04f 3cff 	mov.w	ip, #4294967295
    83ac:	e006      	b.n	83bc <__cmpdf2+0x4>
    83ae:	bf00      	nop

000083b0 <__ledf2>:
    83b0:	f04f 0c01 	mov.w	ip, #1
    83b4:	e002      	b.n	83bc <__cmpdf2+0x4>
    83b6:	bf00      	nop

000083b8 <__cmpdf2>:
    83b8:	f04f 0c01 	mov.w	ip, #1
    83bc:	f84d cd04 	str.w	ip, [sp, #-4]!
    83c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    83c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    83c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    83cc:	bf18      	it	ne
    83ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    83d2:	d01b      	beq.n	840c <__cmpdf2+0x54>
    83d4:	b001      	add	sp, #4
    83d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    83da:	bf0c      	ite	eq
    83dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    83e0:	ea91 0f03 	teqne	r1, r3
    83e4:	bf02      	ittt	eq
    83e6:	ea90 0f02 	teqeq	r0, r2
    83ea:	2000      	moveq	r0, #0
    83ec:	4770      	bxeq	lr
    83ee:	f110 0f00 	cmn.w	r0, #0
    83f2:	ea91 0f03 	teq	r1, r3
    83f6:	bf58      	it	pl
    83f8:	4299      	cmppl	r1, r3
    83fa:	bf08      	it	eq
    83fc:	4290      	cmpeq	r0, r2
    83fe:	bf2c      	ite	cs
    8400:	17d8      	asrcs	r0, r3, #31
    8402:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    8406:	f040 0001 	orr.w	r0, r0, #1
    840a:	4770      	bx	lr
    840c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8410:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8414:	d102      	bne.n	841c <__cmpdf2+0x64>
    8416:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    841a:	d107      	bne.n	842c <__cmpdf2+0x74>
    841c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8420:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8424:	d1d6      	bne.n	83d4 <__cmpdf2+0x1c>
    8426:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    842a:	d0d3      	beq.n	83d4 <__cmpdf2+0x1c>
    842c:	f85d 0b04 	ldr.w	r0, [sp], #4
    8430:	4770      	bx	lr
    8432:	bf00      	nop

00008434 <__aeabi_cdrcmple>:
    8434:	4684      	mov	ip, r0
    8436:	4610      	mov	r0, r2
    8438:	4662      	mov	r2, ip
    843a:	468c      	mov	ip, r1
    843c:	4619      	mov	r1, r3
    843e:	4663      	mov	r3, ip
    8440:	e000      	b.n	8444 <__aeabi_cdcmpeq>
    8442:	bf00      	nop

00008444 <__aeabi_cdcmpeq>:
    8444:	b501      	push	{r0, lr}
    8446:	f7ff ffb7 	bl	83b8 <__cmpdf2>
    844a:	2800      	cmp	r0, #0
    844c:	bf48      	it	mi
    844e:	f110 0f00 	cmnmi.w	r0, #0
    8452:	bd01      	pop	{r0, pc}

00008454 <__aeabi_dcmpeq>:
    8454:	f84d ed08 	str.w	lr, [sp, #-8]!
    8458:	f7ff fff4 	bl	8444 <__aeabi_cdcmpeq>
    845c:	bf0c      	ite	eq
    845e:	2001      	moveq	r0, #1
    8460:	2000      	movne	r0, #0
    8462:	f85d fb08 	ldr.w	pc, [sp], #8
    8466:	bf00      	nop

00008468 <__aeabi_dcmplt>:
    8468:	f84d ed08 	str.w	lr, [sp, #-8]!
    846c:	f7ff ffea 	bl	8444 <__aeabi_cdcmpeq>
    8470:	bf34      	ite	cc
    8472:	2001      	movcc	r0, #1
    8474:	2000      	movcs	r0, #0
    8476:	f85d fb08 	ldr.w	pc, [sp], #8
    847a:	bf00      	nop

0000847c <__aeabi_dcmple>:
    847c:	f84d ed08 	str.w	lr, [sp, #-8]!
    8480:	f7ff ffe0 	bl	8444 <__aeabi_cdcmpeq>
    8484:	bf94      	ite	ls
    8486:	2001      	movls	r0, #1
    8488:	2000      	movhi	r0, #0
    848a:	f85d fb08 	ldr.w	pc, [sp], #8
    848e:	bf00      	nop

00008490 <__aeabi_dcmpge>:
    8490:	f84d ed08 	str.w	lr, [sp, #-8]!
    8494:	f7ff ffce 	bl	8434 <__aeabi_cdrcmple>
    8498:	bf94      	ite	ls
    849a:	2001      	movls	r0, #1
    849c:	2000      	movhi	r0, #0
    849e:	f85d fb08 	ldr.w	pc, [sp], #8
    84a2:	bf00      	nop

000084a4 <__aeabi_dcmpgt>:
    84a4:	f84d ed08 	str.w	lr, [sp, #-8]!
    84a8:	f7ff ffc4 	bl	8434 <__aeabi_cdrcmple>
    84ac:	bf34      	ite	cc
    84ae:	2001      	movcc	r0, #1
    84b0:	2000      	movcs	r0, #0
    84b2:	f85d fb08 	ldr.w	pc, [sp], #8
    84b6:	bf00      	nop

000084b8 <__aeabi_dcmpun>:
    84b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    84bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    84c0:	d102      	bne.n	84c8 <__aeabi_dcmpun+0x10>
    84c2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    84c6:	d10a      	bne.n	84de <__aeabi_dcmpun+0x26>
    84c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    84cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    84d0:	d102      	bne.n	84d8 <__aeabi_dcmpun+0x20>
    84d2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    84d6:	d102      	bne.n	84de <__aeabi_dcmpun+0x26>
    84d8:	f04f 0000 	mov.w	r0, #0
    84dc:	4770      	bx	lr
    84de:	f04f 0001 	mov.w	r0, #1
    84e2:	4770      	bx	lr

000084e4 <__aeabi_d2iz>:
    84e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    84e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    84ec:	d215      	bcs.n	851a <__aeabi_d2iz+0x36>
    84ee:	d511      	bpl.n	8514 <__aeabi_d2iz+0x30>
    84f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    84f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    84f8:	d912      	bls.n	8520 <__aeabi_d2iz+0x3c>
    84fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    84fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    8502:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    8506:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    850a:	fa23 f002 	lsr.w	r0, r3, r2
    850e:	bf18      	it	ne
    8510:	4240      	negne	r0, r0
    8512:	4770      	bx	lr
    8514:	f04f 0000 	mov.w	r0, #0
    8518:	4770      	bx	lr
    851a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    851e:	d105      	bne.n	852c <__aeabi_d2iz+0x48>
    8520:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    8524:	bf08      	it	eq
    8526:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    852a:	4770      	bx	lr
    852c:	f04f 0000 	mov.w	r0, #0
    8530:	4770      	bx	lr
    8532:	bf00      	nop

00008534 <__aeabi_uldivmod>:
    8534:	b953      	cbnz	r3, 854c <__aeabi_uldivmod+0x18>
    8536:	b94a      	cbnz	r2, 854c <__aeabi_uldivmod+0x18>
    8538:	2900      	cmp	r1, #0
    853a:	bf08      	it	eq
    853c:	2800      	cmpeq	r0, #0
    853e:	bf1c      	itt	ne
    8540:	f04f 31ff 	movne.w	r1, #4294967295
    8544:	f04f 30ff 	movne.w	r0, #4294967295
    8548:	f000 b97a 	b.w	8840 <__aeabi_idiv0>
    854c:	f1ad 0c08 	sub.w	ip, sp, #8
    8550:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8554:	f000 f806 	bl	8564 <__udivmoddi4>
    8558:	f8dd e004 	ldr.w	lr, [sp, #4]
    855c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8560:	b004      	add	sp, #16
    8562:	4770      	bx	lr

00008564 <__udivmoddi4>:
    8564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8568:	468c      	mov	ip, r1
    856a:	460d      	mov	r5, r1
    856c:	4604      	mov	r4, r0
    856e:	9e08      	ldr	r6, [sp, #32]
    8570:	2b00      	cmp	r3, #0
    8572:	d151      	bne.n	8618 <__udivmoddi4+0xb4>
    8574:	428a      	cmp	r2, r1
    8576:	4617      	mov	r7, r2
    8578:	d96d      	bls.n	8656 <__udivmoddi4+0xf2>
    857a:	fab2 fe82 	clz	lr, r2
    857e:	f1be 0f00 	cmp.w	lr, #0
    8582:	d00b      	beq.n	859c <__udivmoddi4+0x38>
    8584:	f1ce 0c20 	rsb	ip, lr, #32
    8588:	fa01 f50e 	lsl.w	r5, r1, lr
    858c:	fa20 fc0c 	lsr.w	ip, r0, ip
    8590:	fa02 f70e 	lsl.w	r7, r2, lr
    8594:	ea4c 0c05 	orr.w	ip, ip, r5
    8598:	fa00 f40e 	lsl.w	r4, r0, lr
    859c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    85a0:	0c25      	lsrs	r5, r4, #16
    85a2:	fbbc f8fa 	udiv	r8, ip, sl
    85a6:	fa1f f987 	uxth.w	r9, r7
    85aa:	fb0a cc18 	mls	ip, sl, r8, ip
    85ae:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    85b2:	fb08 f309 	mul.w	r3, r8, r9
    85b6:	42ab      	cmp	r3, r5
    85b8:	d90a      	bls.n	85d0 <__udivmoddi4+0x6c>
    85ba:	19ed      	adds	r5, r5, r7
    85bc:	f108 32ff 	add.w	r2, r8, #4294967295
    85c0:	f080 8123 	bcs.w	880a <__udivmoddi4+0x2a6>
    85c4:	42ab      	cmp	r3, r5
    85c6:	f240 8120 	bls.w	880a <__udivmoddi4+0x2a6>
    85ca:	f1a8 0802 	sub.w	r8, r8, #2
    85ce:	443d      	add	r5, r7
    85d0:	1aed      	subs	r5, r5, r3
    85d2:	b2a4      	uxth	r4, r4
    85d4:	fbb5 f0fa 	udiv	r0, r5, sl
    85d8:	fb0a 5510 	mls	r5, sl, r0, r5
    85dc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    85e0:	fb00 f909 	mul.w	r9, r0, r9
    85e4:	45a1      	cmp	r9, r4
    85e6:	d909      	bls.n	85fc <__udivmoddi4+0x98>
    85e8:	19e4      	adds	r4, r4, r7
    85ea:	f100 33ff 	add.w	r3, r0, #4294967295
    85ee:	f080 810a 	bcs.w	8806 <__udivmoddi4+0x2a2>
    85f2:	45a1      	cmp	r9, r4
    85f4:	f240 8107 	bls.w	8806 <__udivmoddi4+0x2a2>
    85f8:	3802      	subs	r0, #2
    85fa:	443c      	add	r4, r7
    85fc:	eba4 0409 	sub.w	r4, r4, r9
    8600:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    8604:	2100      	movs	r1, #0
    8606:	2e00      	cmp	r6, #0
    8608:	d061      	beq.n	86ce <__udivmoddi4+0x16a>
    860a:	fa24 f40e 	lsr.w	r4, r4, lr
    860e:	2300      	movs	r3, #0
    8610:	6034      	str	r4, [r6, #0]
    8612:	6073      	str	r3, [r6, #4]
    8614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8618:	428b      	cmp	r3, r1
    861a:	d907      	bls.n	862c <__udivmoddi4+0xc8>
    861c:	2e00      	cmp	r6, #0
    861e:	d054      	beq.n	86ca <__udivmoddi4+0x166>
    8620:	2100      	movs	r1, #0
    8622:	e886 0021 	stmia.w	r6, {r0, r5}
    8626:	4608      	mov	r0, r1
    8628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    862c:	fab3 f183 	clz	r1, r3
    8630:	2900      	cmp	r1, #0
    8632:	f040 808e 	bne.w	8752 <__udivmoddi4+0x1ee>
    8636:	42ab      	cmp	r3, r5
    8638:	d302      	bcc.n	8640 <__udivmoddi4+0xdc>
    863a:	4282      	cmp	r2, r0
    863c:	f200 80fa 	bhi.w	8834 <__udivmoddi4+0x2d0>
    8640:	1a84      	subs	r4, r0, r2
    8642:	eb65 0503 	sbc.w	r5, r5, r3
    8646:	2001      	movs	r0, #1
    8648:	46ac      	mov	ip, r5
    864a:	2e00      	cmp	r6, #0
    864c:	d03f      	beq.n	86ce <__udivmoddi4+0x16a>
    864e:	e886 1010 	stmia.w	r6, {r4, ip}
    8652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8656:	b912      	cbnz	r2, 865e <__udivmoddi4+0xfa>
    8658:	2701      	movs	r7, #1
    865a:	fbb7 f7f2 	udiv	r7, r7, r2
    865e:	fab7 fe87 	clz	lr, r7
    8662:	f1be 0f00 	cmp.w	lr, #0
    8666:	d134      	bne.n	86d2 <__udivmoddi4+0x16e>
    8668:	1beb      	subs	r3, r5, r7
    866a:	0c3a      	lsrs	r2, r7, #16
    866c:	fa1f fc87 	uxth.w	ip, r7
    8670:	2101      	movs	r1, #1
    8672:	fbb3 f8f2 	udiv	r8, r3, r2
    8676:	0c25      	lsrs	r5, r4, #16
    8678:	fb02 3318 	mls	r3, r2, r8, r3
    867c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    8680:	fb0c f308 	mul.w	r3, ip, r8
    8684:	42ab      	cmp	r3, r5
    8686:	d907      	bls.n	8698 <__udivmoddi4+0x134>
    8688:	19ed      	adds	r5, r5, r7
    868a:	f108 30ff 	add.w	r0, r8, #4294967295
    868e:	d202      	bcs.n	8696 <__udivmoddi4+0x132>
    8690:	42ab      	cmp	r3, r5
    8692:	f200 80d1 	bhi.w	8838 <__udivmoddi4+0x2d4>
    8696:	4680      	mov	r8, r0
    8698:	1aed      	subs	r5, r5, r3
    869a:	b2a3      	uxth	r3, r4
    869c:	fbb5 f0f2 	udiv	r0, r5, r2
    86a0:	fb02 5510 	mls	r5, r2, r0, r5
    86a4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    86a8:	fb0c fc00 	mul.w	ip, ip, r0
    86ac:	45a4      	cmp	ip, r4
    86ae:	d907      	bls.n	86c0 <__udivmoddi4+0x15c>
    86b0:	19e4      	adds	r4, r4, r7
    86b2:	f100 33ff 	add.w	r3, r0, #4294967295
    86b6:	d202      	bcs.n	86be <__udivmoddi4+0x15a>
    86b8:	45a4      	cmp	ip, r4
    86ba:	f200 80b8 	bhi.w	882e <__udivmoddi4+0x2ca>
    86be:	4618      	mov	r0, r3
    86c0:	eba4 040c 	sub.w	r4, r4, ip
    86c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    86c8:	e79d      	b.n	8606 <__udivmoddi4+0xa2>
    86ca:	4631      	mov	r1, r6
    86cc:	4630      	mov	r0, r6
    86ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    86d2:	f1ce 0420 	rsb	r4, lr, #32
    86d6:	fa05 f30e 	lsl.w	r3, r5, lr
    86da:	fa07 f70e 	lsl.w	r7, r7, lr
    86de:	fa20 f804 	lsr.w	r8, r0, r4
    86e2:	0c3a      	lsrs	r2, r7, #16
    86e4:	fa25 f404 	lsr.w	r4, r5, r4
    86e8:	ea48 0803 	orr.w	r8, r8, r3
    86ec:	fbb4 f1f2 	udiv	r1, r4, r2
    86f0:	ea4f 4518 	mov.w	r5, r8, lsr #16
    86f4:	fb02 4411 	mls	r4, r2, r1, r4
    86f8:	fa1f fc87 	uxth.w	ip, r7
    86fc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
    8700:	fb01 f30c 	mul.w	r3, r1, ip
    8704:	42ab      	cmp	r3, r5
    8706:	fa00 f40e 	lsl.w	r4, r0, lr
    870a:	d909      	bls.n	8720 <__udivmoddi4+0x1bc>
    870c:	19ed      	adds	r5, r5, r7
    870e:	f101 30ff 	add.w	r0, r1, #4294967295
    8712:	f080 808a 	bcs.w	882a <__udivmoddi4+0x2c6>
    8716:	42ab      	cmp	r3, r5
    8718:	f240 8087 	bls.w	882a <__udivmoddi4+0x2c6>
    871c:	3902      	subs	r1, #2
    871e:	443d      	add	r5, r7
    8720:	1aeb      	subs	r3, r5, r3
    8722:	fa1f f588 	uxth.w	r5, r8
    8726:	fbb3 f0f2 	udiv	r0, r3, r2
    872a:	fb02 3310 	mls	r3, r2, r0, r3
    872e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    8732:	fb00 f30c 	mul.w	r3, r0, ip
    8736:	42ab      	cmp	r3, r5
    8738:	d907      	bls.n	874a <__udivmoddi4+0x1e6>
    873a:	19ed      	adds	r5, r5, r7
    873c:	f100 38ff 	add.w	r8, r0, #4294967295
    8740:	d26f      	bcs.n	8822 <__udivmoddi4+0x2be>
    8742:	42ab      	cmp	r3, r5
    8744:	d96d      	bls.n	8822 <__udivmoddi4+0x2be>
    8746:	3802      	subs	r0, #2
    8748:	443d      	add	r5, r7
    874a:	1aeb      	subs	r3, r5, r3
    874c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    8750:	e78f      	b.n	8672 <__udivmoddi4+0x10e>
    8752:	f1c1 0720 	rsb	r7, r1, #32
    8756:	fa22 f807 	lsr.w	r8, r2, r7
    875a:	408b      	lsls	r3, r1
    875c:	fa05 f401 	lsl.w	r4, r5, r1
    8760:	ea48 0303 	orr.w	r3, r8, r3
    8764:	fa20 fe07 	lsr.w	lr, r0, r7
    8768:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    876c:	40fd      	lsrs	r5, r7
    876e:	ea4e 0e04 	orr.w	lr, lr, r4
    8772:	fbb5 f9fc 	udiv	r9, r5, ip
    8776:	ea4f 441e 	mov.w	r4, lr, lsr #16
    877a:	fb0c 5519 	mls	r5, ip, r9, r5
    877e:	fa1f f883 	uxth.w	r8, r3
    8782:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
    8786:	fb09 f408 	mul.w	r4, r9, r8
    878a:	42ac      	cmp	r4, r5
    878c:	fa02 f201 	lsl.w	r2, r2, r1
    8790:	fa00 fa01 	lsl.w	sl, r0, r1
    8794:	d908      	bls.n	87a8 <__udivmoddi4+0x244>
    8796:	18ed      	adds	r5, r5, r3
    8798:	f109 30ff 	add.w	r0, r9, #4294967295
    879c:	d243      	bcs.n	8826 <__udivmoddi4+0x2c2>
    879e:	42ac      	cmp	r4, r5
    87a0:	d941      	bls.n	8826 <__udivmoddi4+0x2c2>
    87a2:	f1a9 0902 	sub.w	r9, r9, #2
    87a6:	441d      	add	r5, r3
    87a8:	1b2d      	subs	r5, r5, r4
    87aa:	fa1f fe8e 	uxth.w	lr, lr
    87ae:	fbb5 f0fc 	udiv	r0, r5, ip
    87b2:	fb0c 5510 	mls	r5, ip, r0, r5
    87b6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
    87ba:	fb00 f808 	mul.w	r8, r0, r8
    87be:	45a0      	cmp	r8, r4
    87c0:	d907      	bls.n	87d2 <__udivmoddi4+0x26e>
    87c2:	18e4      	adds	r4, r4, r3
    87c4:	f100 35ff 	add.w	r5, r0, #4294967295
    87c8:	d229      	bcs.n	881e <__udivmoddi4+0x2ba>
    87ca:	45a0      	cmp	r8, r4
    87cc:	d927      	bls.n	881e <__udivmoddi4+0x2ba>
    87ce:	3802      	subs	r0, #2
    87d0:	441c      	add	r4, r3
    87d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    87d6:	eba4 0408 	sub.w	r4, r4, r8
    87da:	fba0 8902 	umull	r8, r9, r0, r2
    87de:	454c      	cmp	r4, r9
    87e0:	46c6      	mov	lr, r8
    87e2:	464d      	mov	r5, r9
    87e4:	d315      	bcc.n	8812 <__udivmoddi4+0x2ae>
    87e6:	d012      	beq.n	880e <__udivmoddi4+0x2aa>
    87e8:	b156      	cbz	r6, 8800 <__udivmoddi4+0x29c>
    87ea:	ebba 030e 	subs.w	r3, sl, lr
    87ee:	eb64 0405 	sbc.w	r4, r4, r5
    87f2:	fa04 f707 	lsl.w	r7, r4, r7
    87f6:	40cb      	lsrs	r3, r1
    87f8:	431f      	orrs	r7, r3
    87fa:	40cc      	lsrs	r4, r1
    87fc:	6037      	str	r7, [r6, #0]
    87fe:	6074      	str	r4, [r6, #4]
    8800:	2100      	movs	r1, #0
    8802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8806:	4618      	mov	r0, r3
    8808:	e6f8      	b.n	85fc <__udivmoddi4+0x98>
    880a:	4690      	mov	r8, r2
    880c:	e6e0      	b.n	85d0 <__udivmoddi4+0x6c>
    880e:	45c2      	cmp	sl, r8
    8810:	d2ea      	bcs.n	87e8 <__udivmoddi4+0x284>
    8812:	ebb8 0e02 	subs.w	lr, r8, r2
    8816:	eb69 0503 	sbc.w	r5, r9, r3
    881a:	3801      	subs	r0, #1
    881c:	e7e4      	b.n	87e8 <__udivmoddi4+0x284>
    881e:	4628      	mov	r0, r5
    8820:	e7d7      	b.n	87d2 <__udivmoddi4+0x26e>
    8822:	4640      	mov	r0, r8
    8824:	e791      	b.n	874a <__udivmoddi4+0x1e6>
    8826:	4681      	mov	r9, r0
    8828:	e7be      	b.n	87a8 <__udivmoddi4+0x244>
    882a:	4601      	mov	r1, r0
    882c:	e778      	b.n	8720 <__udivmoddi4+0x1bc>
    882e:	3802      	subs	r0, #2
    8830:	443c      	add	r4, r7
    8832:	e745      	b.n	86c0 <__udivmoddi4+0x15c>
    8834:	4608      	mov	r0, r1
    8836:	e708      	b.n	864a <__udivmoddi4+0xe6>
    8838:	f1a8 0802 	sub.w	r8, r8, #2
    883c:	443d      	add	r5, r7
    883e:	e72b      	b.n	8698 <__udivmoddi4+0x134>

00008840 <__aeabi_idiv0>:
    8840:	4770      	bx	lr
    8842:	bf00      	nop
    8844:	00643425 	.word	0x00643425
    8848:	20746553 	.word	0x20746553
    884c:	206e6970 	.word	0x206e6970
    8850:	6c6c6163 	.word	0x6c6c6163
    8854:	6b636162 	.word	0x6b636162
    8858:	69616620 	.word	0x69616620
    885c:	6572756c 	.word	0x6572756c
    8860:	000a0d21 	.word	0x000a0d21
    8864:	4f495047 	.word	0x4f495047
    8868:	20642520 	.word	0x20642520
    886c:	2f722f2e 	.word	0x2f722f2e
    8870:	4945206e 	.word	0x4945206e
    8874:	64252043 	.word	0x64252043
    8878:	00000020 	.word	0x00000020

0000887c <_global_impure_ptr>:
    887c:	20000038 00464e49 00666e69 004e414e     8.. INF.inf.NAN.
    888c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
    889c:	46454443 00000000 33323130 37363534     CDEF....01234567
    88ac:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
    88bc:	0000296c 00000030                       l)..0...

000088c4 <blanks.7223>:
    88c4:	20202020 20202020 20202020 20202020                     

000088d4 <zeroes.7224>:
    88d4:	30303030 30303030 30303030 30303030     0000000000000000

000088e4 <blanks.7217>:
    88e4:	20202020 20202020 20202020 20202020                     

000088f4 <zeroes.7218>:
    88f4:	30303030 30303030 30303030 30303030     0000000000000000
    8904:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
    8914:	00000043 49534f50 00000058 0000002e     C...POSIX.......
    8924:	00000000                                ....

00008928 <__mprec_bigtens>:
    8928:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    8938:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    8948:	7f73bf3c 75154fdd                       <.s..O.u

00008950 <__mprec_tens>:
    8950:	00000000 3ff00000 00000000 40240000     .......?......$@
    8960:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8970:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8980:	00000000 412e8480 00000000 416312d0     .......A......cA
    8990:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    89a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    89b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    89c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    89d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    89e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    89f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8a00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    8a10:	79d99db4 44ea7843                       ...yCx.D

00008a18 <p05.6055>:
    8a18:	00000005 00000019 0000007d              ........}...

00008a24 <_ctype_>:
    8a24:	20202000 20202020 28282020 20282828     .         ((((( 
    8a34:	20202020 20202020 20202020 20202020                     
    8a44:	10108820 10101010 10101010 10101010      ...............
    8a54:	04040410 04040404 10040404 10101010     ................
    8a64:	41411010 41414141 01010101 01010101     ..AAAAAA........
    8a74:	01010101 01010101 01010101 10101010     ................
    8a84:	42421010 42424242 02020202 02020202     ..BBBBBB........
    8a94:	02020202 02020202 02020202 10101010     ................
    8aa4:	00000020 00000000 00000000 00000000      ...............
	...

00008b28 <_init>:
    8b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b2a:	bf00      	nop
    8b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b2e:	bc08      	pop	{r3}
    8b30:	469e      	mov	lr, r3
    8b32:	4770      	bx	lr

00008b34 <__init_array_start>:
    8b34:	000049bd 	.word	0x000049bd

00008b38 <__frame_dummy_init_array_entry>:
    8b38:	000001a5                                ....

00008b3c <_fini>:
    8b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b3e:	bf00      	nop
    8b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b42:	bc08      	pop	{r3}
    8b44:	469e      	mov	lr, r3
    8b46:	4770      	bx	lr

00008b48 <__fini_array_start>:
    8b48:	00000181 	.word	0x00000181

Disassembly of section .relocate:

20000000 <bpm_ps_no_halt_exec>:
	BPM_UNLOCK(PMCON);
20000000:	4a07      	ldr	r2, [pc, #28]	; (20000020 <bpm_ps_no_halt_exec+0x20>)
20000002:	4b08      	ldr	r3, [pc, #32]	; (20000024 <bpm_ps_no_halt_exec+0x24>)
20000004:	619a      	str	r2, [r3, #24]
	bpm->BPM_PMCON = pmcon;
20000006:	61c1      	str	r1, [r0, #28]
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
20000008:	4619      	mov	r1, r3
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000000a:	4a07      	ldr	r2, [pc, #28]	; (20000028 <bpm_ps_no_halt_exec+0x28>)
		b_psok = (BPM->BPM_SR & BPM_SR_PSOK);
2000000c:	6948      	ldr	r0, [r1, #20]
		b_timeout = (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk);
2000000e:	6813      	ldr	r3, [r2, #0]
20000010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
	} while (!b_psok && !b_timeout);
20000014:	f010 0001 	ands.w	r0, r0, #1
20000018:	d101      	bne.n	2000001e <bpm_ps_no_halt_exec+0x1e>
2000001a:	2b00      	cmp	r3, #0
2000001c:	d0f6      	beq.n	2000000c <bpm_ps_no_halt_exec+0xc>
}
2000001e:	4770      	bx	lr
20000020:	aa00001c 	.word	0xaa00001c
20000024:	400f0000 	.word	0x400f0000
20000028:	e000e010 	.word	0xe000e010

2000002c <g_interrupt_enabled>:
2000002c:	00000001                                ....

20000030 <flashcalw_wait_until_ready>:
20000030:	00001d95                                ....

20000034 <_impure_ptr>:
20000034:	20000038                                8.. 

20000038 <impure_data>:
20000038:	00000000 20000324 2000038c 200003f4     ....$.. ... ... 
	...
200000e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200000f0:	0005deec 0000000b 00000000 00000000     ................
	...

20000460 <__atexit_recursive_mutex>:
20000460:	20000af0                                ... 

20000464 <__global_locale>:
20000464:	00000043 00000000 00000000 00000000     C...............
	...
20000484:	00000043 00000000 00000000 00000000     C...............
	...
200004a4:	00000043 00000000 00000000 00000000     C...............
	...
200004c4:	00000043 00000000 00000000 00000000     C...............
	...
200004e4:	00000043 00000000 00000000 00000000     C...............
	...
20000504:	00000043 00000000 00000000 00000000     C...............
	...
20000524:	00000043 00000000 00000000 00000000     C...............
	...
20000544:	0000791d 00006951 00000000 00008a24     .y..Qi......$...
20000554:	00008920 000088a0 000088a0 000088a0      ...............
20000564:	000088a0 000088a0 000088a0 000088a0     ................
20000574:	000088a0 000088a0 ffffffff ffffffff     ................
20000584:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200005ac:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200005d0 <__malloc_av_>:
	...
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 
200009c8:	200009c0 200009c0 200009c8 200009c8     ... ... ... ... 

200009d8 <__malloc_sbrk_base>:
200009d8:	ffffffff                                ....

200009dc <__malloc_trim_threshold>:
200009dc:	00020000                                ....
