Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=hackathon_iputf_input --spd=C:/intelFPGA_lite/fpgah2023/Team_A7/Team_A7/hackathon-base-main/hackathon-base-main-reference/hackathon-base-main/quartus_project/ip_cores/fp_mul_cplx.spd --spd=C:/intelFPGA_lite/fpgah2023/Team_A7/Team_A7/hackathon-base-main/hackathon-base-main-reference/hackathon-base-main/quartus_project/ip_cores/fp_add.spd --spd=C:/intelFPGA_lite/fpgah2023/Team_A7/Team_A7/hackathon-base-main/hackathon-base-main-reference/hackathon-base-main/quartus_project/ip_cores/fp_sub.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File hackathon_run_msim_rtl_systemverilog.do already exists - backing up current file as hackathon_run_msim_rtl_systemverilog.do.bak
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
