# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -wlf /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/output/waves/Shifter_tb.wlf Shifter_tb.Shifter_tb -logfile /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/output/logs/transcript/Shifter_tb_transcript.log -voptargs="+acc" -do "add wave /Shifter_tb/iDUT/Mode; add wave /Shifter_tb/iDUT/Shift_In; add wave /Shifter_tb/iDUT/Shift_Val; add wave /Shifter_tb/iDUT/Shift_SLL_step; add wave /Shifter_tb/iDUT/Shift_SRA_step; add wave /Shifter_tb/iDUT/Shift_ROR_step; add wave /Shifter_tb/iDUT/Shift_SLL_Out; add wave /Shifter_tb/iDUT/Shift_SRA_Out; add wave /Shifter_tb/iDUT/Shift_ROR_Out; add wave /Shifter_tb/iDUT/Shift_Out; add wave /Shifter_tb/expected_result; run -all; write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/output/waves/Shifter_tb.do; log -flush /*; quit -f;" 
# Start time: 22:12:54 on Feb 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Shifter_tb(fast)
# Loading work.Shifter(fast)
# add wave /Shifter_tb/iDUT/Mode
#  add wave /Shifter_tb/iDUT/Shift_In
#  add wave /Shifter_tb/iDUT/Shift_Val
#  add wave /Shifter_tb/iDUT/Shift_SLL_step
#  add wave /Shifter_tb/iDUT/Shift_SRA_step
#  add wave /Shifter_tb/iDUT/Shift_ROR_step
#  add wave /Shifter_tb/iDUT/Shift_SLL_Out
#  add wave /Shifter_tb/iDUT/Shift_SRA_Out
#  add wave /Shifter_tb/iDUT/Shift_ROR_Out
#  add wave /Shifter_tb/iDUT/Shift_Out
#  add wave /Shifter_tb/expected_result
#  run -all
# 
# Total operations performed: 0x186a0.
# Number of Successful No-ops Performed: 0x0618d.
# Number of Successful SLLs Performed: 0x06326.
# Number of Successful ASRs Performed: 0x0610f.
# Number of Successful RORs Performed: 0x060de.
# YAHOO!! All tests passed.
# ** Note: $stop    : /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/Shifter_tb.v(140)
#    Time: 600005 ns  Iteration: 0  Instance: /Shifter_tb
# Break in Module Shifter_tb at /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/Shifter_tb.v line 140
#  write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/s/sjonnalagad2/WISC-S25-MIPS-CPU/Phase-1/output/waves/Shifter_tb.do
#  log -flush /*
#  quit -f
# End time: 22:13:37 on Feb 27,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
