<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simulation</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part32.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part34.htm">Next &gt;</a></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark32">&zwnj;</a>Simulation</p><p style="text-indent: 0pt;text-align: left;"><span><img width="93" height="44" alt="image" src="Image_246.png"/></span></p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The simulation <span class="s8">Makefile </span>processes the demo Tcl script with ACE to create a Simulation Command File (.txt).</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 109%;text-align: left;">This file is written to the <span class="s8">/sim </span>directory. The simulation command file has the same format as the &quot;Configuration File Format&quot; shown in Device Simulation Model.</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The testbench reads this file after the DSM has entered user mode, and applies the sequence via the DSM FCU to the ACX_NAP_AXI_MASTER, and to the register array. This flow is shown in the following diagram.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="500" height="105" alt="image" src="Image_247.png"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;">Figure 1 â€¢ Register Control Block Simulation Flow</h1><p style="padding-top: 9pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">For further details on the simulation flow, please refer to Simulating the Reference Design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part32.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part34.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
