#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 18 09:16:03 2018
# Process ID: 12498
# Current directory: /home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1
# Command line: vivado -log vp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp.tcl
# Log file: /home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/vp.vds
# Journal file: /home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vp.tcl -notrace
Command: synth_design -top vp -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12505 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.527 ; gain = 84.996 ; free physical = 10776 ; free virtual = 28856
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp' [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-638] synthesizing module 'LUT' [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/realtime/LUT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LUT' (1#1) [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/realtime/LUT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vp' (2#1) [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.srcs/sources_1/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.059 ; gain = 125.527 ; free physical = 10789 ; free virtual = 28869
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.059 ; gain = 125.527 ; free physical = 10788 ; free virtual = 28869
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'r_lut'
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'r_lut'
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'g_lut'
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'g_lut'
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'b_lut'
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/.Xil/Vivado-12498-debian/dcp1/LUT_in_context.xdc] for cell 'b_lut'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.824 ; gain = 0.000 ; free physical = 10549 ; free virtual = 28629
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10608 ; free virtual = 28697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10608 ; free virtual = 28697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for b_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for g_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for r_lut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10610 ; free virtual = 28699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10609 ; free virtual = 28698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10600 ; free virtual = 28689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10482 ; free virtual = 28562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1657.824 ; gain = 427.293 ; free physical = 10482 ; free virtual = 28562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |LUT           |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT    |     1|
|2     |LUT__1 |     1|
|3     |LUT__2 |     1|
|4     |BUFG   |     1|
|5     |FDRE   |     3|
|6     |IBUF   |    28|
|7     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    83|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.824 ; gain = 428.293 ; free physical = 10481 ; free virtual = 28561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1658.824 ; gain = 126.527 ; free physical = 10539 ; free virtual = 28619
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1658.832 ; gain = 428.293 ; free physical = 10540 ; free virtual = 28619
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1663.824 ; gain = 458.121 ; free physical = 10523 ; free virtual = 28603
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/vp/vp.runs/synth_1/vp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_utilization_synth.rpt -pb vp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1663.824 ; gain = 0.000 ; free physical = 10524 ; free virtual = 28604
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 09:17:09 2018...
