evAL6.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devAL6 : device CLMA
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "LUT6"
    );
    port
    (
        input A0,
        input A1,
        input A2,
        input A3,
        input A4,
        input A5,
        output Y0
    );
}; // end of device devAL6


structure netlist of devAL6
{

    wire  ntA5      ;
    wire  ntA4      ;
    wire  ntA3      ;
    wire  ntA2      ;
    wire  ntA1      ;
    wire  ntA0      ;
    wire  ntL6A     ;
    ntA5        <= A5      ;
    ntA4        <= A4      ;
    ntA3        <= A3      ;
    ntA2        <= A2      ;
    ntA1        <= A1      ;
    ntA0        <= A0      ;
    Y0          <= ntL6A   ;
    device LUT6 FYA
       parameter map
       (
             CP_INIT         => CP_INITA       ,
             CP_MODE         => CP_MODEA
       )
       port map
       (
             A0      => ntA0                                 ,
             A1      => ntA1                                 ,
             A2      => ntA2                                 ,
             A3      => ntA3                                 ,
             A4      => ntA4                                 ,
             A5      => ntA5                                 ,
             L6      => ntL6A
       );
}; // end of structure netlist of devAL6



