INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/REGS_ALU/REGS_ALU.srcs/sources_1/new/Multi_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muti_ALU
INFO: [VRFC 10-311] analyzing module Input
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Output
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/REGS_ALU/REGS_ALU.srcs/sources_1/new/REGS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/REGS_ALU/REGS_ALU.srcs/sources_1/new/REGS_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGS_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/REGS_ALU/REGS_ALU.srcs/sources_1/new/nixie_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixie_tube
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/REGS_ALU/REGS_ALU.srcs/sim_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST
