app(GateSizing GateSizing.cpp FileReader.cpp Verilog.cpp CellLib.cpp Sdc.cpp)
