// Seed: 3355775148
module module_0;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8
);
  assign id_0 = 1;
  assign id_6 = 1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7
);
  wire id_9;
  module_0();
  wire id_10;
  tri  id_11 = 1 + 1, id_12;
endmodule
