Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 31 17:31:01 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PUFFD1DD4_timing_summary_routed.rpt -pb PUFFD1DD4_timing_summary_routed.pb -rpx PUFFD1DD4_timing_summary_routed.rpx -warn_on_violation
| Design       : PUFFD1DD4
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               10          
TIMING-23  Warning           Combinational loop found        9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (11)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (18)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (336)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: challenge[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challenge[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challenge[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challenge[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: challenge[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GO_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: RO_sel_cntr/DOUT_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: RO_sel_cntr/DOUT_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: RO_sel_cntr/DOUT_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: RO_sel_cntr/DOUT_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line127/my_clk/tmp_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: puffy/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: puffy/FSM_onehot_PS_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (18)
----------------------
 There are 18 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.585        0.000                      0                 5787        0.045        0.000                      0                 5787        9.500        0.000                       0                  2755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.585        0.000                      0                 5730        0.045        0.000                      0                 5730        9.500        0.000                       0                  2755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             16.844        0.000                      0                   57        0.491        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.227ns  (logic 7.219ns (39.607%)  route 11.008ns (60.393%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.157 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.157    nolabel_line126/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.472 r  nolabel_line126/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.599    23.071    nolabel_line126/sha256_comp/in14[31]
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.307    23.378 r  nolabel_line126/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    23.378    nolabel_line126/sha256_comp/a[31]_i_3_n_0
    SLICE_X32Y36         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.440    24.781    nolabel_line126/sha256_comp/CLK
    SLICE_X32Y36         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[31]/C
                         clock pessimism              0.188    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X32Y36         FDSE (Setup_fdse_C_D)        0.029    24.963    nolabel_line126/sha256_comp/a_reg[31]
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.095ns  (logic 7.226ns (39.934%)  route 10.869ns (60.066%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.157 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.157    nolabel_line126/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.480 r  nolabel_line126/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.460    22.940    nolabel_line126/sha256_comp/in14[29]
    SLICE_X29Y33         LUT4 (Prop_lut4_I2_O)        0.306    23.246 r  nolabel_line126/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    23.246    nolabel_line126/sha256_comp/a[29]_i_1_n_0
    SLICE_X29Y33         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.440    24.781    nolabel_line126/sha256_comp/CLK
    SLICE_X29Y33         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[29]/C
                         clock pessimism              0.188    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X29Y33         FDSE (Setup_fdse_C_D)        0.029    24.963    nolabel_line126/sha256_comp/a_reg[29]
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                         -23.246    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 7.109ns (39.250%)  route 11.003ns (60.750%))
  Logic Levels:           24  (CARRY4=9 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.363 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.594    22.957    nolabel_line126/sha256_comp/in14[25]
    SLICE_X34Y36         LUT4 (Prop_lut4_I2_O)        0.306    23.263 r  nolabel_line126/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    23.263    nolabel_line126/sha256_comp/a[25]_i_1_n_0
    SLICE_X34Y36         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.439    24.780    nolabel_line126/sha256_comp/CLK
    SLICE_X34Y36         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[25]/C
                         clock pessimism              0.188    24.968    
                         clock uncertainty           -0.035    24.933    
    SLICE_X34Y36         FDSE (Setup_fdse_C_D)        0.077    25.010    nolabel_line126/sha256_comp/a_reg[25]
  -------------------------------------------------------------------
                         required time                         25.010    
                         arrival time                         -23.263    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.978ns  (logic 7.102ns (39.504%)  route 10.876ns (60.496%))
  Logic Levels:           24  (CARRY4=9 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.355 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.467    22.822    nolabel_line126/sha256_comp/in14[27]
    SLICE_X28Y32         LUT4 (Prop_lut4_I2_O)        0.307    23.129 r  nolabel_line126/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    23.129    nolabel_line126/sha256_comp/a[27]_i_1_n_0
    SLICE_X28Y32         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.439    24.780    nolabel_line126/sha256_comp/CLK
    SLICE_X28Y32         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[27]/C
                         clock pessimism              0.188    24.968    
                         clock uncertainty           -0.035    24.933    
    SLICE_X28Y32         FDSE (Setup_fdse_C_D)        0.029    24.962    nolabel_line126/sha256_comp/a_reg[27]
  -------------------------------------------------------------------
                         required time                         24.962    
                         arrival time                         -23.129    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.011ns  (logic 7.020ns (38.977%)  route 10.991ns (61.023%))
  Logic Levels:           24  (CARRY4=9 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 24.780 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.279 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.582    22.861    nolabel_line126/sha256_comp/in14[26]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.301    23.162 r  nolabel_line126/sha256_comp/a[26]_i_1/O
                         net (fo=1, routed)           0.000    23.162    nolabel_line126/sha256_comp/a[26]_i_1_n_0
    SLICE_X37Y34         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.439    24.780    nolabel_line126/sha256_comp/CLK
    SLICE_X37Y34         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[26]/C
                         clock pessimism              0.260    25.040    
                         clock uncertainty           -0.035    25.005    
    SLICE_X37Y34         FDSE (Setup_fdse_C_D)        0.031    25.036    nolabel_line126/sha256_comp/a_reg[26]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -23.162    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.975ns  (logic 7.111ns (39.561%)  route 10.864ns (60.439%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.157 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.157    nolabel_line126/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.376 r  nolabel_line126/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.455    22.831    nolabel_line126/sha256_comp/in14[28]
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.295    23.126 r  nolabel_line126/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    23.126    nolabel_line126/sha256_comp/a[28]_i_1_n_0
    SLICE_X34Y37         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.440    24.781    nolabel_line126/sha256_comp/CLK
    SLICE_X34Y37         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[28]/C
                         clock pessimism              0.188    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X34Y37         FDSE (Setup_fdse_C_D)        0.077    25.011    nolabel_line126/sha256_comp/a_reg[28]
  -------------------------------------------------------------------
                         required time                         25.011    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.977ns  (logic 7.137ns (39.702%)  route 10.840ns (60.298%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.040 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.040    nolabel_line126/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.157 r  nolabel_line126/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.157    nolabel_line126/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.396 r  nolabel_line126/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.431    22.827    nolabel_line126/sha256_comp/in14[30]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.301    23.128 r  nolabel_line126/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    23.128    nolabel_line126/sha256_comp/a[30]_i_1_n_0
    SLICE_X36Y33         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.438    24.779    nolabel_line126/sha256_comp/CLK
    SLICE_X36Y33         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[30]/C
                         clock pessimism              0.260    25.039    
                         clock uncertainty           -0.035    25.004    
    SLICE_X36Y33         FDSE (Setup_fdse_C_D)        0.029    25.033    nolabel_line126/sha256_comp/a_reg[30]
  -------------------------------------------------------------------
                         required time                         25.033    
                         arrival time                         -23.128    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.895ns  (logic 6.992ns (39.073%)  route 10.903ns (60.927%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.246 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.494    22.740    nolabel_line126/sha256_comp/in14[21]
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.306    23.046 r  nolabel_line126/sha256_comp/a[21]_i_1/O
                         net (fo=1, routed)           0.000    23.046    nolabel_line126/sha256_comp/a[21]_i_1_n_0
    SLICE_X37Y31         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.435    24.776    nolabel_line126/sha256_comp/CLK
    SLICE_X37Y31         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[21]/C
                         clock pessimism              0.260    25.036    
                         clock uncertainty           -0.035    25.001    
    SLICE_X37Y31         FDSE (Setup_fdse_C_D)        0.029    25.030    nolabel_line126/sha256_comp/a_reg[21]
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -23.046    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 6.765ns (38.090%)  route 10.996ns (61.910%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 24.770 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.018 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.587    22.605    nolabel_line126/sha256_comp/in14[19]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.307    22.912 r  nolabel_line126/sha256_comp/a[19]_i_1/O
                         net (fo=1, routed)           0.000    22.912    nolabel_line126/sha256_comp/a[19]_i_1_n_0
    SLICE_X35Y26         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.429    24.770    nolabel_line126/sha256_comp/CLK
    SLICE_X35Y26         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[19]/C
                         clock pessimism              0.188    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X35Y26         FDSE (Setup_fdse_C_D)        0.031    24.954    nolabel_line126/sha256_comp/a_reg[19]
  -------------------------------------------------------------------
                         required time                         24.954    
                         arrival time                         -22.912    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/a_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.814ns  (logic 6.903ns (38.750%)  route 10.911ns (61.250%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.630     5.151    nolabel_line126/sha256_comp/CLK
    SLICE_X58Y34         FDCE                                         r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3/Q
                         net (fo=115, routed)         2.309     7.916    nolabel_line126/sha256_comp/current_iteration_reg[1]_rep__3_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.040 r  nolabel_line126/sha256_comp/W[0][23]_i_466/O
                         net (fo=1, routed)           0.000     8.040    nolabel_line126/sha256_comp/W[0][23]_i_466_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.257 r  nolabel_line126/sha256_comp/W_reg[0][23]_i_331/O
                         net (fo=2, routed)           0.970     9.228    nolabel_line126/sha256_comp/W_reg[0][23]_i_331_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.299     9.527 r  nolabel_line126/sha256_comp/W[0][19]_i_137/O
                         net (fo=1, routed)           0.000     9.527    nolabel_line126/sha256_comp/W[0][19]_i_137_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     9.741 r  nolabel_line126/sha256_comp/W_reg[0][19]_i_58/O
                         net (fo=5, routed)           1.188    10.929    nolabel_line126/sha256_comp/ROTATE_RIGHT8_in[11]
    SLICE_X49Y44         LUT3 (Prop_lut3_I0_O)        0.297    11.226 r  nolabel_line126/sha256_comp/W[0][3]_i_18/O
                         net (fo=2, routed)           0.438    11.664    nolabel_line126/sha256_comp/o0[0]
    SLICE_X51Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.788 r  nolabel_line126/sha256_comp/W[0][3]_i_6/O
                         net (fo=2, routed)           0.615    12.403    nolabel_line126/sha256_comp/W[0][3]_i_6_n_0
    SLICE_X50Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.527 r  nolabel_line126/sha256_comp/W[0][3]_i_10/O
                         net (fo=1, routed)           0.000    12.527    nolabel_line126/sha256_comp/W[0][3]_i_10_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.040 r  nolabel_line126/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.040    nolabel_line126/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.259 r  nolabel_line126/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=1, routed)           0.303    13.563    nolabel_line126/sha256_comp/schedule0[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I4_O)        0.295    13.858 r  nolabel_line126/sha256_comp/W[0][4]_i_1/O
                         net (fo=66, routed)          0.966    14.823    nolabel_line126/sha256_comp/W[4]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.124    14.947 r  nolabel_line126/sha256_comp/a[15]_i_35/O
                         net (fo=2, routed)           0.658    15.605    nolabel_line126/sha256_comp/a[15]_i_35_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.729 r  nolabel_line126/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.729    nolabel_line126/sha256_comp/a[15]_i_39_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.262 r  nolabel_line126/sha256_comp/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.262    nolabel_line126/sha256_comp/a_reg[15]_i_31_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.481 r  nolabel_line126/sha256_comp/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.621    17.102    nolabel_line126/sha256_comp/a_reg[19]_i_31_n_7
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.295    17.397 r  nolabel_line126/sha256_comp/a[15]_i_22/O
                         net (fo=2, routed)           0.521    17.918    nolabel_line126/sha256_comp/a[15]_i_22_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.042 r  nolabel_line126/sha256_comp/a[15]_i_26/O
                         net (fo=1, routed)           0.000    18.042    nolabel_line126/sha256_comp/a[15]_i_26_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.592 r  nolabel_line126/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.592    nolabel_line126/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.905 r  nolabel_line126/sha256_comp/a_reg[19]_i_15/O[3]
                         net (fo=3, routed)           0.996    19.902    nolabel_line126/sha256_comp/p_1_in[15]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.331    20.233 r  nolabel_line126/sha256_comp/a[19]_i_6/O
                         net (fo=2, routed)           0.823    21.055    nolabel_line126/sha256_comp/a[19]_i_6_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.355    21.410 r  nolabel_line126/sha256_comp/a[19]_i_10/O
                         net (fo=1, routed)           0.000    21.410    nolabel_line126/sha256_comp/a[19]_i_10_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.923 r  nolabel_line126/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.923    nolabel_line126/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.162 r  nolabel_line126/sha256_comp/a_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.502    22.665    nolabel_line126/sha256_comp/in14[22]
    SLICE_X36Y31         LUT4 (Prop_lut4_I2_O)        0.301    22.966 r  nolabel_line126/sha256_comp/a[22]_i_1/O
                         net (fo=1, routed)           0.000    22.966    nolabel_line126/sha256_comp/a[22]_i_1_n_0
    SLICE_X36Y31         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.435    24.776    nolabel_line126/sha256_comp/CLK
    SLICE_X36Y31         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[22]/C
                         clock pessimism              0.260    25.036    
                         clock uncertainty           -0.035    25.001    
    SLICE_X36Y31         FDSE (Setup_fdse_C_D)        0.031    25.032    nolabel_line126/sha256_comp/a_reg[22]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -22.966    
  -------------------------------------------------------------------
                         slack                                  2.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/e_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/f_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.273%)  route 0.216ns (53.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.559     1.442    nolabel_line126/sha256_comp/CLK
    SLICE_X35Y37         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  nolabel_line126/sha256_comp/e_reg[24]/Q
                         net (fo=8, routed)           0.216     1.799    nolabel_line126/sha256_comp/ROTATE_RIGHT3_in[18]
    SLICE_X36Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  nolabel_line126/sha256_comp/f[24]_i_1/O
                         net (fo=1, routed)           0.000     1.844    nolabel_line126/sha256_comp/f[24]_i_1_n_0
    SLICE_X36Y39         FDSE                                         r  nolabel_line126/sha256_comp/f_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.830     1.957    nolabel_line126/sha256_comp/CLK
    SLICE_X36Y39         FDSE                                         r  nolabel_line126/sha256_comp/f_reg[24]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDSE (Hold_fdse_C_D)         0.091     1.799    nolabel_line126/sha256_comp/f_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h1_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/b_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.455%)  route 0.214ns (53.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.553     1.436    nolabel_line126/sha256_comp/CLK
    SLICE_X31Y28         FDPE                                         r  nolabel_line126/sha256_comp/h1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  nolabel_line126/sha256_comp/h1_reg[15]/Q
                         net (fo=2, routed)           0.214     1.792    nolabel_line126/sha256_comp/h1_reg_n_0_[15]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.837 r  nolabel_line126/sha256_comp/b[15]_i_1/O
                         net (fo=1, routed)           0.000     1.837    nolabel_line126/sha256_comp/b[15]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.821     1.948    nolabel_line126/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[15]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092     1.791    nolabel_line126/sha256_comp/b_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h4_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/e_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.109%)  route 0.235ns (52.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.562     1.445    nolabel_line126/sha256_comp/CLK
    SLICE_X38Y40         FDCE                                         r  nolabel_line126/sha256_comp/h4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  nolabel_line126/sha256_comp/h4_reg[29]/Q
                         net (fo=3, routed)           0.235     1.844    nolabel_line126/sha256_comp/DATA_OUT[125]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  nolabel_line126/sha256_comp/e[29]_i_1/O
                         net (fo=1, routed)           0.000     1.889    nolabel_line126/sha256_comp/e[29]_i_1_n_0
    SLICE_X35Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.829     1.956    nolabel_line126/sha256_comp/CLK
    SLICE_X35Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[29]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDSE (Hold_fdse_C_D)         0.092     1.799    nolabel_line126/sha256_comp/e_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/b_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.759%)  route 0.247ns (52.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.556     1.439    nolabel_line126/sha256_comp/CLK
    SLICE_X29Y31         FDCE                                         r  nolabel_line126/sha256_comp/h1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  nolabel_line126/sha256_comp/h1_reg[19]/Q
                         net (fo=2, routed)           0.247     1.814    nolabel_line126/sha256_comp/h1_reg_n_0_[19]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.098     1.912 r  nolabel_line126/sha256_comp/b[19]_i_1/O
                         net (fo=1, routed)           0.000     1.912    nolabel_line126/sha256_comp/b[19]_i_1_n_0
    SLICE_X38Y32         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.824     1.951    nolabel_line126/sha256_comp/CLK
    SLICE_X38Y32         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[19]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X38Y32         FDSE (Hold_fdse_C_D)         0.120     1.822    nolabel_line126/sha256_comp/b_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h4_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/e_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.266%)  route 0.313ns (62.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.562     1.445    nolabel_line126/sha256_comp/CLK
    SLICE_X39Y41         FDCE                                         r  nolabel_line126/sha256_comp/h4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  nolabel_line126/sha256_comp/h4_reg[25]/Q
                         net (fo=3, routed)           0.313     1.899    nolabel_line126/sha256_comp/DATA_OUT[121]
    SLICE_X34Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.944 r  nolabel_line126/sha256_comp/e[25]_i_1/O
                         net (fo=1, routed)           0.000     1.944    nolabel_line126/sha256_comp/e[25]_i_1_n_0
    SLICE_X34Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.829     1.956    nolabel_line126/sha256_comp/CLK
    SLICE_X34Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[25]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y38         FDSE (Hold_fdse_C_D)         0.120     1.827    nolabel_line126/sha256_comp/e_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h4_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/e_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.661%)  route 0.293ns (58.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.561     1.444    nolabel_line126/sha256_comp/CLK
    SLICE_X38Y39         FDCE                                         r  nolabel_line126/sha256_comp/h4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  nolabel_line126/sha256_comp/h4_reg[31]/Q
                         net (fo=3, routed)           0.293     1.901    nolabel_line126/sha256_comp/DATA_OUT[127]
    SLICE_X34Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.946 r  nolabel_line126/sha256_comp/e[31]_i_1/O
                         net (fo=1, routed)           0.000     1.946    nolabel_line126/sha256_comp/e[31]_i_1_n_0
    SLICE_X34Y39         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.829     1.956    nolabel_line126/sha256_comp/CLK
    SLICE_X34Y39         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[31]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y39         FDSE (Hold_fdse_C_D)         0.120     1.827    nolabel_line126/sha256_comp/e_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/a_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/b_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.879%)  route 0.292ns (61.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.559     1.442    nolabel_line126/sha256_comp/CLK
    SLICE_X37Y34         FDSE                                         r  nolabel_line126/sha256_comp/a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  nolabel_line126/sha256_comp/a_reg[26]/Q
                         net (fo=11, routed)          0.292     1.876    nolabel_line126/sha256_comp/ROTATE_RIGHT[24]
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.921 r  nolabel_line126/sha256_comp/b[26]_i_1/O
                         net (fo=1, routed)           0.000     1.921    nolabel_line126/sha256_comp/b[26]_i_1_n_0
    SLICE_X29Y35         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.828     1.955    nolabel_line126/sha256_comp/CLK
    SLICE_X29Y35         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[26]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X29Y35         FDSE (Hold_fdse_C_D)         0.091     1.797    nolabel_line126/sha256_comp/b_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/d_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.206%)  route 0.253ns (52.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.553     1.436    nolabel_line126/sha256_comp/CLK
    SLICE_X36Y28         FDCE                                         r  nolabel_line126/sha256_comp/h3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  nolabel_line126/sha256_comp/h3_reg[0]/Q
                         net (fo=2, routed)           0.253     1.817    nolabel_line126/sha256_comp/h3_reg_n_0_[0]
    SLICE_X35Y28         LUT4 (Prop_lut4_I0_O)        0.098     1.915 r  nolabel_line126/sha256_comp/d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    nolabel_line126/sha256_comp/d[0]_i_1_n_0
    SLICE_X35Y28         FDSE                                         r  nolabel_line126/sha256_comp/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.819     1.946    nolabel_line126/sha256_comp/CLK
    SLICE_X35Y28         FDSE                                         r  nolabel_line126/sha256_comp/d_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X35Y28         FDSE (Hold_fdse_C_D)         0.092     1.789    nolabel_line126/sha256_comp/d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/h4_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/e_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.308%)  route 0.274ns (56.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.562     1.445    nolabel_line126/sha256_comp/CLK
    SLICE_X38Y40         FDCE                                         r  nolabel_line126/sha256_comp/h4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  nolabel_line126/sha256_comp/h4_reg[27]/Q
                         net (fo=3, routed)           0.274     1.883    nolabel_line126/sha256_comp/DATA_OUT[123]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.928 r  nolabel_line126/sha256_comp/e[27]_i_1/O
                         net (fo=1, routed)           0.000     1.928    nolabel_line126/sha256_comp/e[27]_i_1_n_0
    SLICE_X35Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.829     1.956    nolabel_line126/sha256_comp/CLK
    SLICE_X35Y38         FDSE                                         r  nolabel_line126/sha256_comp/e_reg[27]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDSE (Hold_fdse_C_D)         0.092     1.799    nolabel_line126/sha256_comp/e_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line126/sha256_comp/b_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line126/sha256_comp/c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.841%)  route 0.306ns (62.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.553     1.436    nolabel_line126/sha256_comp/CLK
    SLICE_X28Y28         FDSE                                         r  nolabel_line126/sha256_comp/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  nolabel_line126/sha256_comp/b_reg[4]/Q
                         net (fo=5, routed)           0.306     1.883    nolabel_line126/sha256_comp/b_reg_n_0_[4]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.928 r  nolabel_line126/sha256_comp/c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.928    nolabel_line126/sha256_comp/c[4]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  nolabel_line126/sha256_comp/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.821     1.948    nolabel_line126/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  nolabel_line126/sha256_comp/c_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092     1.791    nolabel_line126/sha256_comp/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y38   DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   DISPLAY_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y40   DISPLAY_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y41   DISPLAY_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y41   DISPLAY_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y39   DISPLAY_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   DISPLAY_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y38   DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y31   DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y38   DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y38   DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   DISPLAY_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   DISPLAY_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y40   DISPLAY_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y40   DISPLAY_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y38   DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y38   DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   DISPLAY_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   DISPLAY_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y40   DISPLAY_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y40   DISPLAY_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y41   DISPLAY_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.531%)  route 2.114ns (78.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          1.441     7.945    STD_cntr/CLR
    SLICE_X29Y115        FDCE                                         f  STD_cntr/DOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.605    24.946    STD_cntr/CLK
    SLICE_X29Y115        FDCE                                         r  STD_cntr/DOUT_reg[0]/C
                         clock pessimism              0.283    25.229    
                         clock uncertainty           -0.035    25.194    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    24.789    STD_cntr/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.531%)  route 2.114ns (78.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          1.441     7.945    STD_cntr/CLR
    SLICE_X29Y115        FDCE                                         f  STD_cntr/DOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.605    24.946    STD_cntr/CLK
    SLICE_X29Y115        FDCE                                         r  STD_cntr/DOUT_reg[1]/C
                         clock pessimism              0.283    25.229    
                         clock uncertainty           -0.035    25.194    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    24.789    STD_cntr/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.531%)  route 2.114ns (78.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          1.441     7.945    STD_cntr/CLR
    SLICE_X29Y115        FDCE                                         f  STD_cntr/DOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.605    24.946    STD_cntr/CLK
    SLICE_X29Y115        FDCE                                         r  STD_cntr/DOUT_reg[2]/C
                         clock pessimism              0.283    25.229    
                         clock uncertainty           -0.035    25.194    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    24.789    STD_cntr/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             16.844ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.580ns (21.531%)  route 2.114ns (78.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          1.441     7.945    STD_cntr/CLR
    SLICE_X29Y115        FDCE                                         f  STD_cntr/DOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.605    24.946    STD_cntr/CLK
    SLICE_X29Y115        FDCE                                         r  STD_cntr/DOUT_reg[3]/C
                         clock pessimism              0.283    25.229    
                         clock uncertainty           -0.035    25.194    
    SLICE_X29Y115        FDCE (Recov_fdce_C_CLR)     -0.405    24.789    STD_cntr/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 16.844    

Slack (MET) :             17.181ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.580ns (24.698%)  route 1.768ns (75.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          1.095     7.600    STD_cntr/CLR
    SLICE_X29Y121        FDCE                                         f  STD_cntr/DOUT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.599    24.940    STD_cntr/CLK
    SLICE_X29Y121        FDCE                                         r  STD_cntr/DOUT_reg[24]/C
                         clock pessimism              0.281    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X29Y121        FDCE (Recov_fdce_C_CLR)     -0.405    24.781    STD_cntr/DOUT_reg[24]
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 17.181    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.245%)  route 1.630ns (73.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          0.957     7.461    STD_cntr/CLR
    SLICE_X29Y120        FDCE                                         f  STD_cntr/DOUT_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.600    24.941    STD_cntr/CLK
    SLICE_X29Y120        FDCE                                         r  STD_cntr/DOUT_reg[20]/C
                         clock pessimism              0.281    25.222    
                         clock uncertainty           -0.035    25.187    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.782    STD_cntr/DOUT_reg[20]
  -------------------------------------------------------------------
                         required time                         24.782    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.245%)  route 1.630ns (73.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          0.957     7.461    STD_cntr/CLR
    SLICE_X29Y120        FDCE                                         f  STD_cntr/DOUT_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.600    24.941    STD_cntr/CLK
    SLICE_X29Y120        FDCE                                         r  STD_cntr/DOUT_reg[21]/C
                         clock pessimism              0.281    25.222    
                         clock uncertainty           -0.035    25.187    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.782    STD_cntr/DOUT_reg[21]
  -------------------------------------------------------------------
                         required time                         24.782    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.245%)  route 1.630ns (73.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          0.957     7.461    STD_cntr/CLR
    SLICE_X29Y120        FDCE                                         f  STD_cntr/DOUT_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.600    24.941    STD_cntr/CLK
    SLICE_X29Y120        FDCE                                         r  STD_cntr/DOUT_reg[22]/C
                         clock pessimism              0.281    25.222    
                         clock uncertainty           -0.035    25.187    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.782    STD_cntr/DOUT_reg[22]
  -------------------------------------------------------------------
                         required time                         24.782    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            STD_cntr/DOUT_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.245%)  route 1.630ns (73.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.730     5.251    puffy/CLK
    SLICE_X28Y115        FDRE                                         r  puffy/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  puffy/FSM_onehot_PS_reg[4]/Q
                         net (fo=3, routed)           0.673     6.380    puffy/PS[4]
    SLICE_X28Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.504 f  puffy/ROSTD_clr_INST_0/O
                         net (fo=57, routed)          0.957     7.461    STD_cntr/CLR
    SLICE_X29Y120        FDCE                                         f  STD_cntr/DOUT_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.600    24.941    STD_cntr/CLK
    SLICE_X29Y120        FDCE                                         r  STD_cntr/DOUT_reg[23]/C
                         clock pessimism              0.281    25.222    
                         clock uncertainty           -0.035    25.187    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.405    24.782    STD_cntr/DOUT_reg[23]
  -------------------------------------------------------------------
                         required time                         24.782    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.182%)  route 1.600ns (77.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.732     5.253    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.456     5.709 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          1.600     7.309    RO_sel_cntr/CLR
    SLICE_X26Y123        FDCE                                         f  RO_sel_cntr/DOUT_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.597    24.938    RO_sel_cntr/CLK
    SLICE_X26Y123        FDCE                                         r  RO_sel_cntr/DOUT_reg[28]/C
                         clock pessimism              0.267    25.205    
                         clock uncertainty           -0.035    25.170    
    SLICE_X26Y123        FDCE (Recov_fdce_C_CLR)     -0.405    24.765    RO_sel_cntr/DOUT_reg[28]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 17.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.292     1.955    RO_sel_cntr/CLR
    SLICE_X26Y116        FDCE                                         f  RO_sel_cntr/DOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.911     2.039    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[0]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X26Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.465    RO_sel_cntr/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.292     1.955    RO_sel_cntr/CLR
    SLICE_X26Y116        FDCE                                         f  RO_sel_cntr/DOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.911     2.039    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[1]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X26Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.465    RO_sel_cntr/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.292     1.955    RO_sel_cntr/CLR
    SLICE_X26Y116        FDCE                                         f  RO_sel_cntr/DOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.911     2.039    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[2]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X26Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.465    RO_sel_cntr/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.599%)  route 0.292ns (67.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.292     1.955    RO_sel_cntr/CLR
    SLICE_X26Y116        FDCE                                         f  RO_sel_cntr/DOUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.911     2.039    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[3]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X26Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.465    RO_sel_cntr/DOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.658%)  route 0.351ns (71.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.351     2.015    RO_sel_cntr/CLR
    SLICE_X26Y118        FDCE                                         f  RO_sel_cntr/DOUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.909     2.037    RO_sel_cntr/CLK
    SLICE_X26Y118        FDCE                                         r  RO_sel_cntr/DOUT_reg[10]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X26Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.463    RO_sel_cntr/DOUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.658%)  route 0.351ns (71.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.351     2.015    RO_sel_cntr/CLR
    SLICE_X26Y118        FDCE                                         f  RO_sel_cntr/DOUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.909     2.037    RO_sel_cntr/CLK
    SLICE_X26Y118        FDCE                                         r  RO_sel_cntr/DOUT_reg[11]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X26Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.463    RO_sel_cntr/DOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.658%)  route 0.351ns (71.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.351     2.015    RO_sel_cntr/CLR
    SLICE_X26Y118        FDCE                                         f  RO_sel_cntr/DOUT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.909     2.037    RO_sel_cntr/CLK
    SLICE_X26Y118        FDCE                                         r  RO_sel_cntr/DOUT_reg[8]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X26Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.463    RO_sel_cntr/DOUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.658%)  route 0.351ns (71.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.351     2.015    RO_sel_cntr/CLR
    SLICE_X26Y118        FDCE                                         f  RO_sel_cntr/DOUT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.909     2.037    RO_sel_cntr/CLK
    SLICE_X26Y118        FDCE                                         r  RO_sel_cntr/DOUT_reg[9]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X26Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.463    RO_sel_cntr/DOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.776%)  route 0.406ns (74.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.406     2.070    RO_sel_cntr/CLR
    SLICE_X26Y117        FDCE                                         f  RO_sel_cntr/DOUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.910     2.038    RO_sel_cntr/CLK
    SLICE_X26Y117        FDCE                                         r  RO_sel_cntr/DOUT_reg[4]/C
                         clock pessimism             -0.482     1.556    
    SLICE_X26Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.464    RO_sel_cntr/DOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 puffy/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_sel_cntr/DOUT_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.776%)  route 0.406ns (74.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    puffy/CLK
    SLICE_X28Y114        FDSE                                         r  puffy/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDSE (Prop_fdse_C_Q)         0.141     1.664 f  puffy/FSM_onehot_PS_reg[0]/Q
                         net (fo=69, routed)          0.406     2.070    RO_sel_cntr/CLR
    SLICE_X26Y117        FDCE                                         f  RO_sel_cntr/DOUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.910     2.038    RO_sel_cntr/CLK
    SLICE_X26Y117        FDCE                                         r  RO_sel_cntr/DOUT_reg[5]/C
                         clock pessimism             -0.482     1.556    
    SLICE_X26Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.464    RO_sel_cntr/DOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.606    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.423ns  (logic 4.132ns (36.171%)  route 7.291ns (63.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[7]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[7]/Q
                         net (fo=5, routed)           7.291     7.922    response_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.423 r  response_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.423    response[7]
    V14                                                               r  response[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.137ns (36.972%)  route 7.053ns (63.028%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[6]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[6]/Q
                         net (fo=5, routed)           7.053     7.684    response_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.190 r  response_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.190    response[6]
    U14                                                               r  response[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 4.140ns (37.865%)  route 6.793ns (62.135%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[4]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[4]/Q
                         net (fo=5, routed)           6.793     7.424    response_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.933 r  response_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.933    response[4]
    W18                                                               r  response[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 4.136ns (38.287%)  route 6.666ns (61.713%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[0]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[0]/Q
                         net (fo=5, routed)           6.666     7.297    response_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.802 r  response_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.802    response[0]
    U16                                                               r  response[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.738ns  (logic 4.140ns (38.555%)  route 6.598ns (61.445%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[3]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[3]/Q
                         net (fo=5, routed)           6.598     7.229    response_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.738 r  response_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.738    response[3]
    V19                                                               r  response[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.612ns  (logic 4.132ns (38.938%)  route 6.480ns (61.062%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[2]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[2]/Q
                         net (fo=5, routed)           6.480     7.111    response_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.612 r  response_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.612    response[2]
    U19                                                               r  response[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 4.145ns (39.849%)  route 6.257ns (60.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[5]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[5]/Q
                         net (fo=5, routed)           6.257     6.888    response_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.403 r  response_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.403    response[5]
    U15                                                               r  response[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.161ns (41.368%)  route 5.897ns (58.632%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[1]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.631     0.631 r  response_reg[1]/Q
                         net (fo=5, routed)           5.897     6.528    response_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.058 r  response_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.058    response[1]
    E19                                                               r  response[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.410ns (44.352%)  route 5.534ns (55.648%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  nolabel_line127/cnt_dig_reg[1]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  nolabel_line127/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.207     1.838    nolabel_line127/cnt_dig[1]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.962 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.998     2.960    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.084 r  nolabel_line127/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.328     6.413    CATHODES_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.944 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.944    CATHODES[0]
    U7                                                                r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.619ns (46.634%)  route 5.286ns (53.366%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  nolabel_line127/cnt_dig_reg[1]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  nolabel_line127/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.207     1.838    nolabel_line127/cnt_dig[1]
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     1.962 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.998     2.960    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.153     3.113 r  nolabel_line127/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.081     6.194    CATHODES_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.906 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.906    CATHODES[1]
    V5                                                                r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.240ns (57.905%)  route 0.174ns (42.095%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[0]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.195     0.195 r  response_reg[0]/Q
                         net (fo=5, routed)           0.174     0.369    response_OBUF[0]
    SLICE_X24Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.414 r  response[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    response[0]_i_1_n_0
    SLICE_X24Y103        FDRE                                         r  response_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.240ns (57.790%)  route 0.175ns (42.210%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[5]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.195     0.195 r  response_reg[5]/Q
                         net (fo=5, routed)           0.175     0.370    response_OBUF[5]
    SLICE_X24Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.415 r  response[5]_i_1/O
                         net (fo=1, routed)           0.000     0.415    response[5]_i_1_n_0
    SLICE_X24Y104        FDRE                                         r  response_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line127/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.240ns (57.042%)  route 0.181ns (42.958%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  nolabel_line127/cnt_dig_reg[0]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 f  nolabel_line127/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.181     0.376    nolabel_line127/cnt_dig[0]
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  nolabel_line127/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    nolabel_line127/plusOp[0]
    SLICE_X33Y41         FDRE                                         r  nolabel_line127/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RO_cntr/DOUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[27]/C
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[27]/Q
                         net (fo=8, routed)           0.149     0.313    RO_cntr/DOUT[27]
    SLICE_X30Y123        LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  RO_cntr/DOUT[27]_i_2/O
                         net (fo=1, routed)           0.000     0.358    RO_cntr/DOUT[27]_i_2_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  RO_cntr/DOUT_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    RO_cntr/DOUT_reg[27]_i_1_n_4
    SLICE_X30Y123        FDCE                                         r  RO_cntr/DOUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RO_cntr/DOUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[3]/C
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[3]/Q
                         net (fo=8, routed)           0.149     0.313    RO_cntr/DOUT[3]
    SLICE_X30Y117        LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  RO_cntr/DOUT[3]_i_3/O
                         net (fo=1, routed)           0.000     0.358    RO_cntr/DOUT[3]_i_3_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  RO_cntr/DOUT_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    RO_cntr/DOUT_reg[3]_i_1_n_4
    SLICE_X30Y117        FDCE                                         r  RO_cntr/DOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RO_cntr/DOUT_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[31]/C
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[31]/Q
                         net (fo=8, routed)           0.149     0.313    RO_cntr/DOUT[31]
    SLICE_X30Y124        LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  RO_cntr/DOUT[31]_i_3/O
                         net (fo=1, routed)           0.000     0.358    RO_cntr/DOUT[31]_i_3_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  RO_cntr/DOUT_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.422    RO_cntr/DOUT_reg[31]_i_2_n_4
    SLICE_X30Y124        FDCE                                         r  RO_cntr/DOUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line127/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.240ns (56.772%)  route 0.183ns (43.228%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  nolabel_line127/cnt_dig_reg[0]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  nolabel_line127/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.183     0.378    nolabel_line127/cnt_dig[0]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.423 r  nolabel_line127/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.423    nolabel_line127/plusOp[1]
    SLICE_X33Y41         FDRE                                         r  nolabel_line127/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.240ns (56.320%)  route 0.186ns (43.680%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE                         0.000     0.000 r  response_reg[1]/C
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.195     0.195 r  response_reg[1]/Q
                         net (fo=5, routed)           0.186     0.381    response_OBUF[1]
    SLICE_X24Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.426 r  response[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    response[1]_i_1_n_0
    SLICE_X24Y104        FDRE                                         r  response_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            response_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.240ns (56.211%)  route 0.187ns (43.789%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y103        FDRE                         0.000     0.000 r  response_reg[4]/C
    SLICE_X24Y103        FDRE (Prop_fdre_C_Q)         0.195     0.195 r  response_reg[4]/Q
                         net (fo=5, routed)           0.187     0.382    response_OBUF[4]
    SLICE_X24Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.427 r  response[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    response[4]_i_1_n_0
    SLICE_X24Y103        FDRE                                         r  response_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RO_cntr/DOUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[15]/C
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[15]/Q
                         net (fo=8, routed)           0.161     0.325    RO_cntr/DOUT[15]
    SLICE_X30Y120        LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  RO_cntr/DOUT[15]_i_2/O
                         net (fo=1, routed)           0.000     0.370    RO_cntr/DOUT[15]_i_2_n_0
    SLICE_X30Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  RO_cntr/DOUT_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    RO_cntr/DOUT_reg[15]_i_1_n_4
    SLICE_X30Y120        FDCE                                         r  RO_cntr/DOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line126/sha256_comp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HASHDONE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 4.101ns (39.440%)  route 6.298ns (60.560%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.553     5.074    nolabel_line126/sha256_comp/CLK
    SLICE_X40Y29         FDPE                                         r  nolabel_line126/sha256_comp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  nolabel_line126/sha256_comp/FSM_onehot_state_reg[0]/Q
                         net (fo=170, routed)         3.764     9.294    HASHREADY
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.124     9.418 r  HASHDONE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.534    11.952    HASHDONE_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.473 r  HASHDONE_OBUF_inst/O
                         net (fo=0)                   0.000    15.473    HASHDONE
    L1                                                                r  HASHDONE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.719ns  (logic 4.235ns (43.577%)  route 5.484ns (56.423%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.998     7.822    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.946 r  nolabel_line127/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.328    11.274    CATHODES_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.806 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.806    CATHODES[0]
    U7                                                                r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.444ns (45.909%)  route 5.236ns (54.091%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.998     7.822    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.153     7.975 r  nolabel_line127/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.081    11.056    CATHODES_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.767 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.767    CATHODES[1]
    V5                                                                r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.625ns  (logic 4.463ns (46.372%)  route 5.161ns (53.628%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.971     7.795    nolabel_line127/sel0[0]
    SLICE_X46Y42         LUT5 (Prop_lut5_I1_O)        0.150     7.945 r  nolabel_line127/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.033    10.978    CATHODES_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.733    14.711 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.711    CATHODES[5]
    W6                                                                r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.224ns (44.052%)  route 5.365ns (55.948%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.012     7.836    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.960 r  nolabel_line127/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.195    11.155    CATHODES_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.675 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.675    CATHODES[2]
    U5                                                                r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.549ns  (logic 4.504ns (47.163%)  route 5.045ns (52.837%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 r  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.012     7.836    nolabel_line127/sel0[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.157     7.993 r  nolabel_line127/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           2.876    10.869    CATHODES_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.767    14.635 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.635    CATHODES[3]
    V8                                                                r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 4.239ns (45.121%)  route 5.156ns (54.879%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.565     5.086    clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  DISPLAY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  DISPLAY_reg[4]/Q
                         net (fo=1, routed)           1.158     6.700    nolabel_line127/COUNT[4]
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.824 f  nolabel_line127/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.971     7.795    nolabel_line127/sel0[0]
    SLICE_X46Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.919 r  nolabel_line127/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.027    10.946    CATHODES_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.481 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.481    CATHODES[4]
    U8                                                                r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 4.215ns (45.460%)  route 5.057ns (54.540%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  DISPLAY_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DISPLAY_reg[15]/Q
                         net (fo=1, routed)           1.054     6.595    nolabel_line127/COUNT[15]
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  nolabel_line127/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.003     7.722    nolabel_line127/sel0[3]
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.124     7.846 r  nolabel_line127/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           2.999    10.845    CATHODES_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.355 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.355    CATHODES[6]
    W7                                                                r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DONE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 3.971ns (47.233%)  route 4.437ns (52.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.731     5.252    clk_IBUF_BUFG
    SLICE_X24Y115        FDRE                                         r  DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  DONE_reg/Q
                         net (fo=1, routed)           4.437    10.145    DONE_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.660 r  DONE_OBUF_inst/O
                         net (fo=0)                   0.000    13.660    DONE
    P1                                                                r  DONE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_RO_reg/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            response_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 1.916ns (33.854%)  route 3.744ns (66.146%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.724     5.245    prev_RO_reg/CLK
    SLICE_X32Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  prev_RO_reg/DOUT_reg[2]/Q
                         net (fo=5, routed)           1.005     6.706    ResponseBit/b[2]
    SLICE_X33Y120        LUT4 (Prop_lut4_I1_O)        0.124     6.830 r  ResponseBit/lt_INST_0_i_63/O
                         net (fo=1, routed)           0.000     6.830    ResponseBit/lt_INST_0_i_63_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.380 r  ResponseBit/lt_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.380    ResponseBit/lt_INST_0_i_39_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  ResponseBit/lt_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.494    ResponseBit/lt_INST_0_i_21_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.608 r  ResponseBit/lt_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.608    ResponseBit/lt_INST_0_i_3_n_0
    SLICE_X33Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  ResponseBit/lt_INST_0_i_1/CO[3]
                         net (fo=2, routed)           0.870     8.592    ResponseBit/lt1
    SLICE_X34Y122        LUT2 (Prop_lut2_I0_O)        0.116     8.708 r  ResponseBit/gt_INST_0/O
                         net (fo=8, routed)           1.868    10.577    resp
    SLICE_X24Y104        LUT6 (Prop_lut6_I0_O)        0.328    10.905 r  response[1]_i_1/O
                         net (fo=1, routed)           0.000    10.905    response[1]_i_1_n_0
    SLICE_X24Y104        FDRE                                         r  response_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GO_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            puffy/GO_taken_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.961%)  route 0.187ns (57.039%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.640     1.524    clk_IBUF_BUFG
    SLICE_X24Y114        FDRE                                         r  GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y114        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  GO_reg/Q
                         net (fo=5, routed)           0.187     1.852    puffy/GO
    SLICE_X27Y114        LDCE                                         r  puffy/GO_taken_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.190ns (47.573%)  route 0.209ns (52.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 f  RO_sel_cntr/DOUT_reg[0]/Q
                         net (fo=26, routed)          0.209     1.873    RO_sel[0]
    SLICE_X24Y117        LUT4 (Prop_lut4_I1_O)        0.049     1.922 r  RO_en_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    RO_en_reg[4]_i_1_n_0
    SLICE_X24Y117        LDCE                                         r  RO_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.189ns (36.571%)  route 0.328ns (63.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 f  RO_sel_cntr/DOUT_reg[0]/Q
                         net (fo=26, routed)          0.208     1.872    RO_sel[0]
    SLICE_X24Y117        LUT4 (Prop_lut4_I2_O)        0.048     1.920 r  RO_en_reg[6]_i_1/O
                         net (fo=1, routed)           0.119     2.039    RO_en_reg[6]_i_1_n_0
    SLICE_X24Y117        LDCE                                         r  RO_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.186ns (35.960%)  route 0.331ns (64.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[0]/Q
                         net (fo=26, routed)          0.209     1.873    RO_sel[0]
    SLICE_X24Y117        LUT4 (Prop_lut4_I0_O)        0.045     1.918 r  RO_en_reg[3]_i_1/O
                         net (fo=1, routed)           0.122     2.040    RO_en_reg[3]_i_1_n_0
    SLICE_X24Y117        LDCE                                         r  RO_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            response_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.186ns (32.682%)  route 0.383ns (67.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[2]/Q
                         net (fo=24, routed)          0.383     2.047    RO_sel[2]
    SLICE_X24Y104        LUT6 (Prop_lut6_I3_O)        0.045     2.092 r  response[3]_i_1/O
                         net (fo=1, routed)           0.000     2.092    response[3]_i_1_n_0
    SLICE_X24Y104        FDRE                                         r  response_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            response_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.616%)  route 0.384ns (67.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[2]/Q
                         net (fo=24, routed)          0.384     2.048    RO_sel[2]
    SLICE_X24Y104        LUT6 (Prop_lut6_I3_O)        0.045     2.093 r  response[5]_i_1/O
                         net (fo=1, routed)           0.000     2.093    response[5]_i_1_n_0
    SLICE_X24Y104        FDRE                                         r  response_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.141ns (23.793%)  route 0.452ns (76.207%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[3]/Q
                         net (fo=24, routed)          0.452     2.115    RO_sel[3]
    SLICE_X20Y121        LDCE                                         r  RO_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.186ns (31.015%)  route 0.414ns (68.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[1]/Q
                         net (fo=25, routed)          0.308     1.972    RO_sel[1]
    SLICE_X22Y117        LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  RO_en_reg[5]_i_1/O
                         net (fo=1, routed)           0.106     2.122    RO_en_reg[5]_i_1_n_0
    SLICE_X20Y117        LDCE                                         r  RO_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            response_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.186ns (30.118%)  route 0.432ns (69.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  RO_sel_cntr/DOUT_reg[3]/Q
                         net (fo=24, routed)          0.432     2.095    RO_sel[3]
    SLICE_X24Y103        LUT6 (Prop_lut6_I3_O)        0.045     2.140 r  response[0]_i_1/O
                         net (fo=1, routed)           0.000     2.140    response[0]_i_1_n_0
    SLICE_X24Y103        FDRE                                         r  response_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RO_sel_cntr/DOUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RO_en_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.186ns (29.989%)  route 0.434ns (70.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.639     1.523    RO_sel_cntr/CLK
    SLICE_X26Y116        FDCE                                         r  RO_sel_cntr/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116        FDCE (Prop_fdce_C_Q)         0.141     1.664 f  RO_sel_cntr/DOUT_reg[1]/Q
                         net (fo=25, routed)          0.308     1.972    RO_sel[1]
    SLICE_X22Y117        LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  RO_en_reg[7]_i_1/O
                         net (fo=1, routed)           0.126     2.143    RO_en_reg[7]_i_1_n_0
    SLICE_X22Y117        LDCE                                         r  RO_en_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4777 Endpoints
Min Delay          4777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.075ns  (logic 1.593ns (9.912%)  route 14.482ns (90.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          5.408    16.075    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.441     4.782    nolabel_line126/sha256_comp/CLK
    SLICE_X56Y28         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.075ns  (logic 1.593ns (9.912%)  route 14.482ns (90.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          5.408    16.075    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.441     4.782    nolabel_line126/sha256_comp/CLK
    SLICE_X56Y28         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.877ns  (logic 1.593ns (10.035%)  route 14.283ns (89.965%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          5.209    15.877    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.447     4.788    nolabel_line126/sha256_comp/CLK
    SLICE_X55Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.877ns  (logic 1.593ns (10.035%)  route 14.283ns (89.965%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          5.209    15.877    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.447     4.788    nolabel_line126/sha256_comp/CLK
    SLICE_X55Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.493ns  (logic 1.593ns (10.284%)  route 13.900ns (89.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          4.826    15.493    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.513     4.854    nolabel_line126/sha256_comp/CLK
    SLICE_X59Y35         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][19]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.332ns  (logic 1.593ns (10.392%)  route 13.739ns (89.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          4.665    15.332    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.513     4.854    nolabel_line126/sha256_comp/CLK
    SLICE_X63Y34         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[28][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.845ns  (logic 1.593ns (10.733%)  route 13.251ns (89.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         9.074    10.515    nolabel_line126/sha256_comp/RESET
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.667 r  nolabel_line126/sha256_comp/W[28][31]_i_1/O
                         net (fo=32, routed)          4.178    14.845    nolabel_line126/sha256_comp/W[28][31]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.518     4.859    nolabel_line126/sha256_comp/CLK
    SLICE_X64Y41         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[28][0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[43][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.565ns (10.545%)  route 13.278ns (89.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         8.610    10.051    nolabel_line126/sha256_comp/RESET
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.175 r  nolabel_line126/sha256_comp/W[43][31]_i_1/O
                         net (fo=32, routed)          4.668    14.843    nolabel_line126/sha256_comp/W[43][31]_i_1_n_0
    SLICE_X61Y45         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.518     4.859    nolabel_line126/sha256_comp/CLK
    SLICE_X61Y45         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[43][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.769ns  (logic 1.565ns (10.599%)  route 13.203ns (89.401%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         8.610    10.051    nolabel_line126/sha256_comp/RESET
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.175 r  nolabel_line126/sha256_comp/W[43][31]_i_1/O
                         net (fo=32, routed)          4.593    14.769    nolabel_line126/sha256_comp/W[43][31]_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.510     4.851    nolabel_line126/sha256_comp/CLK
    SLICE_X64Y52         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][20]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            nolabel_line126/sha256_comp/W_reg[43][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.769ns  (logic 1.565ns (10.599%)  route 13.203ns (89.401%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=370, routed)         8.610    10.051    nolabel_line126/sha256_comp/RESET
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.175 r  nolabel_line126/sha256_comp/W[43][31]_i_1/O
                         net (fo=32, routed)          4.593    14.769    nolabel_line126/sha256_comp/W[43][31]_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        1.510     4.851    nolabel_line126/sha256_comp/CLK
    SLICE_X64Y52         FDRE                                         r  nolabel_line126/sha256_comp/W_reg[43][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.035%)  route 0.124ns (42.965%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[6]/C
    SLICE_X30Y118        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[6]/Q
                         net (fo=8, routed)           0.124     0.288    prev_RO_reg/DIN[6]
    SLICE_X33Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.906     2.034    prev_RO_reg/CLK
    SLICE_X33Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[6]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.263%)  route 0.133ns (44.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[18]/C
    SLICE_X30Y121        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[18]/Q
                         net (fo=8, routed)           0.133     0.297    prev_RO_reg/DIN[18]
    SLICE_X33Y122        FDRE                                         r  prev_RO_reg/DOUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.903     2.031    prev_RO_reg/CLK
    SLICE_X33Y122        FDRE                                         r  prev_RO_reg/DOUT_reg[18]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.816%)  route 0.135ns (45.184%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[13]/C
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[13]/Q
                         net (fo=8, routed)           0.135     0.299    prev_RO_reg/DIN[13]
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.905     2.033    prev_RO_reg/CLK
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[13]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.786%)  route 0.141ns (46.214%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[16]/C
    SLICE_X30Y121        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[16]/Q
                         net (fo=8, routed)           0.141     0.305    prev_RO_reg/DIN[16]
    SLICE_X33Y122        FDRE                                         r  prev_RO_reg/DOUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.903     2.031    prev_RO_reg/CLK
    SLICE_X33Y122        FDRE                                         r  prev_RO_reg/DOUT_reg[16]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.244%)  route 0.144ns (46.756%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[14]/C
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[14]/Q
                         net (fo=8, routed)           0.144     0.308    prev_RO_reg/DIN[14]
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.905     2.033    prev_RO_reg/CLK
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[14]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.042%)  route 0.177ns (51.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[2]/C
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[2]/Q
                         net (fo=8, routed)           0.177     0.341    prev_RO_reg/DIN[2]
    SLICE_X32Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.906     2.034    prev_RO_reg/CLK
    SLICE_X32Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[2]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.576%)  route 0.188ns (53.424%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[10]/C
    SLICE_X30Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[10]/Q
                         net (fo=8, routed)           0.188     0.352    prev_RO_reg/DIN[10]
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.905     2.033    prev_RO_reg/CLK
    SLICE_X33Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[10]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.520%)  route 0.189ns (53.480%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[1]/C
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[1]/Q
                         net (fo=8, routed)           0.189     0.353    prev_RO_reg/DIN[1]
    SLICE_X32Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.906     2.034    prev_RO_reg/CLK
    SLICE_X32Y119        FDRE                                         r  prev_RO_reg/DOUT_reg[1]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.515%)  route 0.189ns (53.485%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[24]/C
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[24]/Q
                         net (fo=8, routed)           0.189     0.353    prev_RO_reg/DIN[24]
    SLICE_X33Y121        FDRE                                         r  prev_RO_reg/DOUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.904     2.032    prev_RO_reg/CLK
    SLICE_X33Y121        FDRE                                         r  prev_RO_reg/DOUT_reg[24]/C

Slack:                    inf
  Source:                 RO_cntr/DOUT_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            prev_RO_reg/DOUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.307%)  route 0.190ns (53.693%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE                         0.000     0.000 r  RO_cntr/DOUT_reg[15]/C
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RO_cntr/DOUT_reg[15]/Q
                         net (fo=8, routed)           0.190     0.354    prev_RO_reg/DIN[15]
    SLICE_X32Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2754, routed)        0.905     2.033    prev_RO_reg/CLK
    SLICE_X32Y120        FDRE                                         r  prev_RO_reg/DOUT_reg[15]/C





