/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis  -sap  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.sap  -otap  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.tap  -omap  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.map   -part M2GL010  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synlog/report/top_sd_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.top_sd  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/scratchproject.prs  -multisrs  -ovm  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.vm   -freq 100.000   -tcl  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/designer/top_sd/synthesis.fdc  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/top_sd_prem.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/igloo2.v  -ologparam  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/syntmp/top_sd.plg  -osyn  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.srm  -prjdir  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/  -prjname  top_sd_syn  -log  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synlog/top_sd_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../top_sd.sap -otap ../top_sd.tap -omap ../top_sd.map -part M2GL010 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/top_sd_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.top_sd -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../top_sd.vm -freq 100.000 -tcl ../../designer/top_sd/synthesis.fdc ../synwork/top_sd_prem.srd -devicelib /usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/igloo2.v -ologparam top_sd.plg -osyn ../top_sd.srm -prjdir ../ -prjname top_sd_syn -log ../synlog/top_sd_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:11
file:../top_sd.sap|io:o|time:1729693580|size:6379|exec:0|csum:
file:../top_sd.tap|io:o|time:0|size:-1|exec:0|csum:
file:../top_sd.map|io:o|time:1729693591|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1729693573|size:9997|exec:0|csum:
file:../top_sd.vm|io:o|time:1729693590|size:779246|exec:0|csum:
file:../../designer/top_sd/synthesis.fdc|io:i|time:1729693572|size:627|exec:0|csum:7BFB343FAFE18054040FA0A684D648DA
file:../synwork/top_sd_prem.srd|io:i|time:1729693579|size:316285|exec:0|csum:773C9BD2AEE684EF6326D4E28CECFA24
file:/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/igloo2.v|io:i|time:1679050973|size:15557|exec:0|csum:D3DF1A20EECC203C3DF8DAAD32DE5FA4
file:top_sd.plg|io:o|time:1729693591|size:1063|exec:0|csum:
file:../top_sd.srm|io:o|time:1729693591|size:10432|exec:0|csum:
file:../synlog/top_sd_fpga_mapper.srr|io:o|time:1729693591|size:59737|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/linux_a_64/m_generic|io:i|time:1679050978|size:52390144|exec:1|csum:091EA02DE86CF8150C5A95BF726F264A
file:/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/m_generic|io:i|time:1679050963|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
