v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 47200 42900 1 0 0 asic-nmos-1.sym
{
T 48600 43700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48000 43700 5 10 1 1 0 0 1
refdes=M4
T 48000 43500 5 8 1 1 0 0 1
model-name=nmos4
T 48000 43200 5 8 1 0 0 0 1
w=1u
T 48000 43000 5 8 1 0 0 0 1
l=1u
}
C 47200 44400 1 0 0 asic-pmos-1.sym
{
T 48600 45200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48000 45200 5 10 1 1 0 0 1
refdes=M3
T 48000 45000 5 8 1 1 0 0 1
model-name=pmos4
T 48000 44700 5 8 1 0 0 0 1
w=10u
T 48000 44500 5 8 1 0 0 0 1
l=4u
}
N 47200 44900 47200 43400 4
N 47800 44400 47800 43900 4
C 47600 42600 1 0 0 ground.sym
C 48300 43100 1 0 0 ground.sym
N 48500 43400 47900 43400 4
N 47800 45400 47800 46100 4
T 48100 45700 9 10 1 0 0 0 1
Vdd
C 47800 45900 1 0 0 voltage-3.sym
{
T 48000 46600 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48100 46400 5 10 1 1 0 0 1
refdes=3.3v
}
C 48500 45800 1 0 0 ground.sym
N 47800 45600 48600 45600 4
N 48600 45600 48600 44900 4
N 47900 44900 48600 44900 4
C 46000 49100 1 270 0 asic-pmos-1.sym
{
T 46800 47700 5 8 0 0 270 0 1
device=PMOS_TRANSISTOR
T 46800 48300 5 10 1 1 270 0 1
refdes=M1
T 46600 48300 5 8 1 1 270 0 1
model-name=pmos4
T 46300 48300 5 8 1 0 270 0 1
w=4u
T 46100 48300 5 8 1 0 270 0 1
l=1u
}
C 47000 45800 1 90 0 asic-nmos-1.sym
{
T 46200 47200 5 8 0 0 90 0 1
device=NMOS_TRANSISTOR
T 46200 46600 5 10 1 1 90 0 1
refdes=M2
T 46400 46600 5 8 1 1 90 0 1
model-name=nmos4
T 46700 46600 5 8 1 0 90 0 1
w=2u
T 46900 46600 5 8 1 0 90 0 1
l=1u
}
N 46000 48500 46000 46400 4
N 47000 48500 47000 46400 4
C 46700 46800 1 180 0 ground.sym
N 46500 44200 46500 45800 4
N 49400 44100 49400 50400 4
N 49400 50400 46500 50400 4
N 46500 50400 46500 49100 4
N 46500 44200 47200 44200 4
N 49400 44100 47800 44100 4
N 46500 48400 46500 48000 4
T 46400 47700 9 10 1 0 0 0 1
Vdd
C 48100 46700 1 90 0 capacitor-1.sym
{
T 47400 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 47600 46900 5 10 1 1 90 0 1
refdes=1p
T 47200 46900 5 10 0 0 90 0 1
symversion=0.1
}
C 47700 46400 1 0 0 ground.sym
N 47000 47600 48500 47600 4
T 48400 47400 9 10 1 0 0 0 1
OUT
N 46000 47500 45200 47500 4
C 45000 47500 1 270 0 voltage-1.sym
{
T 45500 47400 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 45500 47200 5 10 1 1 270 0 1
refdes=3.3v
}
C 45000 46300 1 0 0 ground.sym
