--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HLi/FPGA_Inputs/FPGA_Inputs - Async - Trigger/FPGA_Inputs/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml FPGA_Inputs.twx FPGA_Inputs.ncd -o
FPGA_Inputs.twr FPGA_Inputs.pcf -ucf Pins.ucf

Design file:              FPGA_Inputs.ncd
Physical constraint file: FPGA_Inputs.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Enable      |    1.710(R)|      SLOW  |   -1.080(R)|      FAST  |Clk_BUFGP         |   0.000|
Next_Round  |    5.019(R)|      SLOW  |   -1.002(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
DRV_Down_Out      |         9.252(R)|      SLOW  |         4.584(R)|      FAST  |Clk_BUFGP         |   0.000|
DRV_Up_Out        |         8.987(R)|      SLOW  |         4.408(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_BackL_Down_Out|         9.651(R)|      SLOW  |         4.792(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_BackL_Up_Out  |         9.488(R)|      SLOW  |         4.723(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_BackR_Down_Out|         9.446(R)|      SLOW  |         4.684(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_BackR_Up_Out  |         9.265(R)|      SLOW  |         4.605(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_Front_Down_Out|         9.170(R)|      SLOW  |         4.536(R)|      FAST  |Clk_BUFGP         |   0.000|
PSG_Front_Up_Out  |         9.386(R)|      SLOW  |         4.644(R)|      FAST  |Clk_BUFGP         |   0.000|
UART_TX           |         7.672(R)|      SLOW  |         4.005(R)|      FAST  |Clk_BUFGP         |   0.000|
currentsense_0_Out|         8.647(R)|      SLOW  |         4.177(R)|      FAST  |Clk_BUFGP         |   0.000|
currentsense_1_Out|         8.943(R)|      SLOW  |         4.335(R)|      FAST  |Clk_BUFGP         |   0.000|
endofrange_Out    |         8.171(R)|      SLOW  |         3.864(R)|      FAST  |Clk_BUFGP         |   0.000|
ready_Out         |         8.236(R)|      SLOW  |         4.370(R)|      FAST  |Clk_BUFGP         |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.369|         |         |         |
Reset          |    8.024|    8.024|         |         |
TimeStamp      |    3.273|    5.104|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |   -0.006|         |
Reset          |         |         |    0.512|    0.512|
TimeStamp      |         |         |   -0.859|   -0.859|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TimeStamp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |   -0.006|         |
Reset          |         |         |    2.158|    2.158|
TimeStamp      |         |         |    0.430|    0.430|
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 10 12:47:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



