//==============================================================================
// Copyright (c) 2010-2021 Advanced Micro Devices, Inc. All rights reserved.
/// @author AMD Developer Tools Team
/// @file
/// @brief CL counter definitions for GFX10.
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project.

#ifndef GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_CL_GFX10_H_
#define GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_CL_GFX10_H_

// clang-format off

#include <set>

struct GpaHardwareCounterDesc;
struct GpaCounterGroupDesc;
struct GpaSqCounterGroupDesc;

namespace counter_cl_gfx10
{
    extern GpaHardwareCounterDesc*           kClCounterGroupArrayGfx10[]; ///< Array of hardware counter groups for Cl for Gfx10 family
    extern GpaHardwareCounterDesc*           kClExposedCountersGroupArrayGfx10[]; ///< Array of hardware exposed counter groups for Cl for Gfx10 family
    extern GpaCounterGroupDesc               kHwClGroupsGfx10[]; ///< Array of counter groups for Cl for Gfx10 family
    extern GpaCounterGroupExposedCounterDesc kHwClExposedCountersByGroupGfx10[]; ///< Array of exposed counter groups for Cl for Gfx10 family
    extern GpaPaddedCounterDesc              kClPaddedCounterByGroupGfx10[]; ///< Array of reserved counter for Cl for Gfx10 family
    extern GpaSqCounterGroupDesc             kHwClSqGroupsGfx10[]; ///< Array of SQ groups for Cl for Gfx10 family
    extern unsigned int                       kHwClSqIsolatedGroupsGfx10[]; ///< Array of counter groups isolated from SQ counter groups for Cl for Gfx10 family
    extern const std::set<unsigned int>       kHwClTimestampBlockIdsGfx10; ///< Timestamp block id's for Cl for Gfx10 family
    extern const std::set<unsigned int>       kHwClTimeCounterIndicesGfx10; ///< Timestamp counter indices for Cl for Gfx10 family
    extern const unsigned int                 kHwClGroupCountGfx10; ///< Hardware Group Count for Cl for Gfx10 family
    extern const unsigned int                 kHwClExposedCountersGroupCountGfx10; ///< Whitelist hardware counter Group Count for Cl for Gfx10 family
    extern const unsigned int                 kClPaddedCounterGroupCountGfx10; ///< reserved counter group count for Cl for Gfx10 family
    extern const unsigned int                 kHwClSqGroupCountGfx10; ///< Hardware SQ Group Count for Cl for Gfx10 family
    extern const unsigned int                 kHwClSqIsolatedGroupCountGfx10; ///< Hardware Isolated Group Count for Cl for Gfx10 family

/// @brief If the requested ASIC type is supported, then the global GPU generation block instance counters are updated.
///
/// @param [in] asic_type The ASIC type that is currently in use.
///
/// @return True if the ASIC is matched by this file and block instances are updated, otherwise false.
inline bool OverrideMaxBlockEvents(GDT_HW_ASIC_TYPE asic_type)
{
    UNREFERENCED_PARAMETER(asic_type);


    return true;
}
} //  namespace counter_cl_gfx10

// clang-format on

#endif  // GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_CL_GFX10_H_
