<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_Subsystem2_block1.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_Subsystem2_block1.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_Subsystem2_block1.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/IP_Core_SS_Switch_and_PWM/PWM_and_SS_control_V4_ip_src_Subsystem2_block1.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2023-10-12 16:25:24</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.14 and HDL Coder 4.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_Subsystem2_block1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control/GenPWM/Triangle shift2/Subsystem2</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_Subsystem2_block1 <span class="KW">IS</span>
</span><span><a class="LN" name="23">   23   </a>  <span class="KW">PORT</span>( triangle_in                       :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" name="24">   24   </a>        modified_triangle_shift           :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" name="25">   25   </a>        standardized_peak_of_triangle     :   <span class="KW">IN</span>    std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21_En17</span>
</span><span><a class="LN" name="26">   26   </a>        Zero_input                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        direction_down                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        shifted_triangle_in_signal        :   <span class="KW">OUT</span>   std_logic_vector(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" name="29">   29   </a>        enable_out                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="30">   30   </a>        );
</span><span><a class="LN" name="31">   31   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_Subsystem2_block1;
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_Subsystem2_block1 <span class="KW">IS</span>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">SIGNAL</span> standardized_peak_of_triangle_unsigned : unsigned(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix21_En17</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">SIGNAL</span> modified_triangle_shift_signed   : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">SIGNAL</span> Sum1_sub_cast                    : signed(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix23_En17</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">SIGNAL</span> Sum1_sub_cast_1                  : signed(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix23_En17</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> Sum1_out1                        : signed(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix23_En17</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> Sum5_stage2_add_cast             : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En17</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> Sum5_stage2_add_cast_1           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En17</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> Sum5_op_stage1                   : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En17</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> triangle_in_signed               : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En17</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Sum5_stage3_sub_cast             : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En17</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> Sum5_stage3_sub_temp             : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En17</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Sum5_out1                        : signed(20 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix21_En17</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> Relational_Operator9_1_cast      : signed(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix23_En17</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> Relational_Operator9_relop1      : std_logic;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> and_out1                         : std_logic;
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="55">   55   </a>  standardized_peak_of_triangle_unsigned &lt;= unsigned(standardized_peak_of_triangle);
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a>  modified_triangle_shift_signed &lt;= signed(modified_triangle_shift);
</span><span><a class="LN" name="58">   58   </a>
</span><span><a class="LN" name="59">   59   </a>  Sum1_sub_cast &lt;= signed(resize(standardized_peak_of_triangle_unsigned, 23));
</span><span><a class="LN" name="60">   60   </a>  Sum1_sub_cast_1 &lt;= resize(modified_triangle_shift_signed, 23);
</span><span><a class="LN" name="61">   61   </a>  Sum1_out1 &lt;= Sum1_sub_cast - Sum1_sub_cast_1;
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a>  Sum5_stage2_add_cast &lt;= resize(Sum1_out1, 24);
</span><span><a class="LN" name="64">   64   </a>  Sum5_stage2_add_cast_1 &lt;= signed(resize(standardized_peak_of_triangle_unsigned, 24));
</span><span><a class="LN" name="65">   65   </a>  Sum5_op_stage1 &lt;= Sum5_stage2_add_cast + Sum5_stage2_add_cast_1;
</span><span><a class="LN" name="66">   66   </a>
</span><span><a class="LN" name="67">   67   </a>  triangle_in_signed &lt;= signed(triangle_in);
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a>  Sum5_stage3_sub_cast &lt;= resize(triangle_in_signed, 24);
</span><span><a class="LN" name="70">   70   </a>  Sum5_stage3_sub_temp &lt;= Sum5_op_stage1 - Sum5_stage3_sub_cast;
</span><span><a class="LN" name="71">   71   </a>  Sum5_out1 &lt;= Sum5_stage3_sub_temp(20 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="72">   72   </a>
</span><span><a class="LN" name="73">   73   </a>  shifted_triangle_in_signal &lt;= std_logic_vector(Sum5_out1);
</span><span><a class="LN" name="74">   74   </a>
</span><span><a class="LN" name="75">   75   </a>  
</span><span><a class="LN" name="76">   76   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> direction_down &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="77">   77   </a>      '0';
</span><span><a class="LN" name="78">   78   </a>
</span><span><a class="LN" name="79">   79   </a>  Relational_Operator9_1_cast &lt;= resize(triangle_in_signed, 23);
</span><span><a class="LN" name="80">   80   </a>  
</span><span><a class="LN" name="81">   81   </a>  Relational_Operator9_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator9_1_cast &gt;= Sum1_out1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="82">   82   </a>      '0';
</span><span><a class="LN" name="83">   83   </a>
</span><span><a class="LN" name="84">   84   </a>  
</span><span><a class="LN" name="85">   85   </a>  and_out1 &lt;= Zero_input <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="86">   86   </a>      Relational_Operator9_relop1;
</span><span><a class="LN" name="87">   87   </a>
</span><span><a class="LN" name="88">   88   </a>  enable_out &lt;= and_out1;
</span><span><a class="LN" name="89">   89   </a>
</span><span><a class="LN" name="90">   90   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="91">   91   </a>
</span><span><a class="LN" name="92">   92   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>