<stg><name>llama_layer_Pipeline_VITIS_LOOP_19_11</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_local = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_local"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln19 = store i10 0, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln18 = store i32 0, i32 %sum_local

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i49:0 %i = load i10 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i49:1 %add_ln19 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i49:2 %icmp_ln19 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i49:3 %br_ln19 = br i1 %icmp_ln19, void %for.inc.i49.split, void %for.end.i53.exitStub

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="10">
<![CDATA[
for.inc.i49.split:0 %trunc_ln19 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i49.split:4 %lshr_ln18_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln18_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i49.split:5 %zext_ln18 = zext i7 %lshr_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:6 %layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:7 %layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_28_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:8 %layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_29_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:9 %layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_30_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:10 %layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_31_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:11 %layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_32_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:12 %layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_33_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i49.split:13 %layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="layer_output_34_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:14 %muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:15 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:16 %muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_28_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:17 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:18 %muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_29_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:19 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:20 %muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_30_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:21 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:22 %muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_31_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:23 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:24 %muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_32_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:25 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:26 %muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_33_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:27 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:28 %muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_34_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:29 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i49.split:31 %icmp_ln21 = icmp_eq  i10 %add_ln19, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i49.split:33 %store_ln19 = store i10 %add_ln19, i10 %i_7

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:15 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:17 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:19 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:21 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:23 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:25 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:27 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i49.split:29 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc.i49.split:30 %v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln19

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="2" lat="2">
<core>FMac_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.i49.split:32 %sum_local_2 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="sum_local_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.i53.exitStub:0 %sum_local_load = load i32 %sum_local

]]></Node>
<StgValue><ssdm name="sum_local_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i53.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_4_out, i32 %sum_local_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.end.i53.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i49.split:1 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i49.split:2 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i49.split:3 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>FMac_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.i49.split:32 %sum_local_2 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="sum_local_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i49.split:34 %store_ln18 = store i32 %sum_local_2, i32 %sum_local

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i49.split:35 %br_ln19 = br void %for.inc.i49

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="sum_local_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_local_4_out"/></StgValue>
</port>
<port id="78" name="layer_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="layer_output_28" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="layer_output_29" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="layer_output_30" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="layer_output_31" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="layer_output_32" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="layer_output_33" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="layer_output_34" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer_output_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="sum_local" fromId="86" toId="7">
</dataflow>
<dataflow id="88" from="StgValue_86" to="i_7" fromId="86" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln19" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="i_7" to="store_ln19" fromId="8" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln18" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="sum_local" to="store_ln18" fromId="7" toId="10">
</dataflow>
<dataflow id="95" from="i_7" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="96" from="i" to="add_ln19" fromId="12" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln19" fromId="97" toId="13">
</dataflow>
<dataflow id="99" from="i" to="icmp_ln19" fromId="12" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_100" to="icmp_ln19" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="icmp_ln19" to="br_ln19" fromId="14" toId="15">
</dataflow>
<dataflow id="103" from="i" to="trunc_ln19" fromId="12" toId="16">
</dataflow>
<dataflow id="105" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln18_2" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="i" to="lshr_ln18_2" fromId="12" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="lshr_ln18_2" fromId="107" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="lshr_ln18_2" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="lshr_ln18_2" to="zext_ln18" fromId="17" toId="18">
</dataflow>
<dataflow id="112" from="layer_output" to="layer_output_addr" fromId="78" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_113" to="layer_output_addr" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="zext_ln18" to="layer_output_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="layer_output_28" to="layer_output_28_addr" fromId="79" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_113" to="layer_output_28_addr" fromId="113" toId="20">
</dataflow>
<dataflow id="118" from="zext_ln18" to="layer_output_28_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="119" from="layer_output_29" to="layer_output_29_addr" fromId="80" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_113" to="layer_output_29_addr" fromId="113" toId="21">
</dataflow>
<dataflow id="121" from="zext_ln18" to="layer_output_29_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="122" from="layer_output_30" to="layer_output_30_addr" fromId="81" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_113" to="layer_output_30_addr" fromId="113" toId="22">
</dataflow>
<dataflow id="124" from="zext_ln18" to="layer_output_30_addr" fromId="18" toId="22">
</dataflow>
<dataflow id="125" from="layer_output_31" to="layer_output_31_addr" fromId="82" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_113" to="layer_output_31_addr" fromId="113" toId="23">
</dataflow>
<dataflow id="127" from="zext_ln18" to="layer_output_31_addr" fromId="18" toId="23">
</dataflow>
<dataflow id="128" from="layer_output_32" to="layer_output_32_addr" fromId="83" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_113" to="layer_output_32_addr" fromId="113" toId="24">
</dataflow>
<dataflow id="130" from="zext_ln18" to="layer_output_32_addr" fromId="18" toId="24">
</dataflow>
<dataflow id="131" from="layer_output_33" to="layer_output_33_addr" fromId="84" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_113" to="layer_output_33_addr" fromId="113" toId="25">
</dataflow>
<dataflow id="133" from="zext_ln18" to="layer_output_33_addr" fromId="18" toId="25">
</dataflow>
<dataflow id="134" from="layer_output_34" to="layer_output_34_addr" fromId="85" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_113" to="layer_output_34_addr" fromId="113" toId="26">
</dataflow>
<dataflow id="136" from="zext_ln18" to="layer_output_34_addr" fromId="18" toId="26">
</dataflow>
<dataflow id="137" from="layer_output_addr" to="muxLogicRAMAddr_to_layer_output_load" fromId="19" toId="27">
</dataflow>
<dataflow id="138" from="layer_output_addr" to="layer_output_load" fromId="19" toId="28">
</dataflow>
<dataflow id="139" from="layer_output_28_addr" to="muxLogicRAMAddr_to_layer_output_28_load" fromId="20" toId="29">
</dataflow>
<dataflow id="140" from="layer_output_28_addr" to="layer_output_28_load" fromId="20" toId="30">
</dataflow>
<dataflow id="141" from="layer_output_29_addr" to="muxLogicRAMAddr_to_layer_output_29_load" fromId="21" toId="31">
</dataflow>
<dataflow id="142" from="layer_output_29_addr" to="layer_output_29_load" fromId="21" toId="32">
</dataflow>
<dataflow id="143" from="layer_output_30_addr" to="muxLogicRAMAddr_to_layer_output_30_load" fromId="22" toId="33">
</dataflow>
<dataflow id="144" from="layer_output_30_addr" to="layer_output_30_load" fromId="22" toId="34">
</dataflow>
<dataflow id="145" from="layer_output_31_addr" to="muxLogicRAMAddr_to_layer_output_31_load" fromId="23" toId="35">
</dataflow>
<dataflow id="146" from="layer_output_31_addr" to="layer_output_31_load" fromId="23" toId="36">
</dataflow>
<dataflow id="147" from="layer_output_32_addr" to="muxLogicRAMAddr_to_layer_output_32_load" fromId="24" toId="37">
</dataflow>
<dataflow id="148" from="layer_output_32_addr" to="layer_output_32_load" fromId="24" toId="38">
</dataflow>
<dataflow id="149" from="layer_output_33_addr" to="muxLogicRAMAddr_to_layer_output_33_load" fromId="25" toId="39">
</dataflow>
<dataflow id="150" from="layer_output_33_addr" to="layer_output_33_load" fromId="25" toId="40">
</dataflow>
<dataflow id="151" from="layer_output_34_addr" to="muxLogicRAMAddr_to_layer_output_34_load" fromId="26" toId="41">
</dataflow>
<dataflow id="152" from="layer_output_34_addr" to="layer_output_34_load" fromId="26" toId="42">
</dataflow>
<dataflow id="153" from="add_ln19" to="icmp_ln21" fromId="13" toId="43">
</dataflow>
<dataflow id="154" from="StgValue_100" to="icmp_ln21" fromId="100" toId="43">
</dataflow>
<dataflow id="155" from="add_ln19" to="store_ln19" fromId="13" toId="44">
</dataflow>
<dataflow id="156" from="i_7" to="store_ln19" fromId="8" toId="44">
</dataflow>
<dataflow id="157" from="layer_output_addr" to="layer_output_load" fromId="19" toId="45">
</dataflow>
<dataflow id="158" from="layer_output_28_addr" to="layer_output_28_load" fromId="20" toId="46">
</dataflow>
<dataflow id="159" from="layer_output_29_addr" to="layer_output_29_load" fromId="21" toId="47">
</dataflow>
<dataflow id="160" from="layer_output_30_addr" to="layer_output_30_load" fromId="22" toId="48">
</dataflow>
<dataflow id="161" from="layer_output_31_addr" to="layer_output_31_load" fromId="23" toId="49">
</dataflow>
<dataflow id="162" from="layer_output_32_addr" to="layer_output_32_load" fromId="24" toId="50">
</dataflow>
<dataflow id="163" from="layer_output_33_addr" to="layer_output_33_load" fromId="25" toId="51">
</dataflow>
<dataflow id="164" from="layer_output_34_addr" to="layer_output_34_load" fromId="26" toId="52">
</dataflow>
<dataflow id="166" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="v" fromId="165" toId="53">
</dataflow>
<dataflow id="168" from="StgValue_167" to="v" fromId="167" toId="53">
</dataflow>
<dataflow id="169" from="layer_output_load" to="v" fromId="45" toId="53">
</dataflow>
<dataflow id="171" from="StgValue_170" to="v" fromId="170" toId="53">
</dataflow>
<dataflow id="172" from="layer_output_28_load" to="v" fromId="46" toId="53">
</dataflow>
<dataflow id="174" from="StgValue_173" to="v" fromId="173" toId="53">
</dataflow>
<dataflow id="175" from="layer_output_29_load" to="v" fromId="47" toId="53">
</dataflow>
<dataflow id="177" from="StgValue_176" to="v" fromId="176" toId="53">
</dataflow>
<dataflow id="178" from="layer_output_30_load" to="v" fromId="48" toId="53">
</dataflow>
<dataflow id="180" from="StgValue_179" to="v" fromId="179" toId="53">
</dataflow>
<dataflow id="181" from="layer_output_31_load" to="v" fromId="49" toId="53">
</dataflow>
<dataflow id="183" from="StgValue_182" to="v" fromId="182" toId="53">
</dataflow>
<dataflow id="184" from="layer_output_32_load" to="v" fromId="50" toId="53">
</dataflow>
<dataflow id="186" from="StgValue_185" to="v" fromId="185" toId="53">
</dataflow>
<dataflow id="187" from="layer_output_33_load" to="v" fromId="51" toId="53">
</dataflow>
<dataflow id="189" from="StgValue_188" to="v" fromId="188" toId="53">
</dataflow>
<dataflow id="190" from="layer_output_34_load" to="v" fromId="52" toId="53">
</dataflow>
<dataflow id="192" from="StgValue_191" to="v" fromId="191" toId="53">
</dataflow>
<dataflow id="193" from="trunc_ln19" to="v" fromId="16" toId="53">
</dataflow>
<dataflow id="195" from="_ssdm_op_FMACC" to="sum_local_2" fromId="194" toId="54">
</dataflow>
<dataflow id="196" from="v" to="sum_local_2" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="v" to="sum_local_2" fromId="53" toId="54">
</dataflow>
<dataflow id="198" from="icmp_ln21" to="sum_local_2" fromId="43" toId="54">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecPipeline" to="specpipeline_ln18" fromId="199" toId="55">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specpipeline_ln18" fromId="201" toId="55">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specpipeline_ln18" fromId="203" toId="55">
</dataflow>
<dataflow id="205" from="StgValue_203" to="specpipeline_ln18" fromId="203" toId="55">
</dataflow>
<dataflow id="206" from="StgValue_203" to="specpipeline_ln18" fromId="203" toId="55">
</dataflow>
<dataflow id="208" from="empty_107" to="specpipeline_ln18" fromId="207" toId="55">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="209" toId="56">
</dataflow>
<dataflow id="212" from="StgValue_211" to="speclooptripcount_ln18" fromId="211" toId="56">
</dataflow>
<dataflow id="213" from="StgValue_211" to="speclooptripcount_ln18" fromId="211" toId="56">
</dataflow>
<dataflow id="214" from="StgValue_211" to="speclooptripcount_ln18" fromId="211" toId="56">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="215" toId="57">
</dataflow>
<dataflow id="218" from="empty_72" to="specloopname_ln19" fromId="217" toId="57">
</dataflow>
<dataflow id="219" from="_ssdm_op_FMACC" to="sum_local_2" fromId="194" toId="58">
</dataflow>
<dataflow id="220" from="v" to="sum_local_2" fromId="53" toId="58">
</dataflow>
<dataflow id="221" from="v" to="sum_local_2" fromId="53" toId="58">
</dataflow>
<dataflow id="222" from="icmp_ln21" to="sum_local_2" fromId="43" toId="58">
</dataflow>
<dataflow id="223" from="sum_local_2" to="store_ln18" fromId="58" toId="59">
</dataflow>
<dataflow id="224" from="sum_local" to="store_ln18" fromId="7" toId="59">
</dataflow>
<dataflow id="225" from="sum_local" to="sum_local_load" fromId="7" toId="61">
</dataflow>
<dataflow id="227" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="226" toId="62">
</dataflow>
<dataflow id="228" from="sum_local_4_out" to="write_ln0" fromId="77" toId="62">
</dataflow>
<dataflow id="229" from="sum_local_load" to="write_ln0" fromId="61" toId="62">
</dataflow>
<dataflow id="230" from="icmp_ln19" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="231" from="icmp_ln19" to="StgValue_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
