{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648542728280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648542728281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 10:32:08 2022 " "Processing started: Tue Mar 29 10:32:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648542728281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648542728281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Exercise_5_6 -c Exercise_5_6 --generate_functional_sim_netlist " "Command: quartus_map Exercise_5_6 -c Exercise_5_6 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648542728282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648542728887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-clock_gen_impl " "Found design unit 1: clock_gen-clock_gen_impl" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729467 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648542729467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_digit_clock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_digit_clock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 One_digit_clock_tester-One_digit_clock_tester_impl " "Found design unit 1: One_digit_clock_tester-One_digit_clock_tester_impl" {  } { { "One_digit_clock_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/One_digit_clock_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729473 ""} { "Info" "ISGN_ENTITY_NAME" "1 One_digit_clock_tester " "Found entity 1: One_digit_clock_tester" {  } { { "One_digit_clock_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/One_digit_clock_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648542729473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter_tester-multi_counter_tester_impl " "Found design unit 1: multi_counter_tester-multi_counter_tester_impl" {  } { { "multi_counter_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/multi_counter_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729477 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter_tester " "Found entity 1: multi_counter_tester" {  } { { "multi_counter_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/multi_counter_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648542729477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_segment-bin_to_7_segment_impl " "Found design unit 1: bin_to_7_segment-bin_to_7_segment_impl" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/bin_to_7_segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729481 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_segment " "Found entity 1: bin_to_7_segment" {  } { { "bin_to_7_segment.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/bin_to_7_segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648542729481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter-multi_counter_impl " "Found design unit 1: multi_counter-multi_counter_impl" {  } { { "multi_counter.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/multi_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729485 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter " "Found entity 1: multi_counter" {  } { { "multi_counter.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/multi_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648542729485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648542729485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_gen " "Elaborating entity \"clock_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648542729529 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed clock_gen.vhd(29) " "VHDL Process Statement warning at clock_gen.vhd(29): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648542729533 "|clock_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clock_gen.vhd(33) " "VHDL Process Statement warning at clock_gen.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648542729533 "|clock_gen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_out clock_gen.vhd(21) " "VHDL Process Statement warning at clock_gen.vhd(21): inferring latch(es) for signal or variable \"clk_out\", which holds its previous value in one or more paths through the process" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648542729535 "|clock_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out clock_gen.vhd(21) " "Inferred latch for \"clk_out\" at clock_gen.vhd(21)" {  } { { "clock_gen.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/Exercise_4_5/clock_gen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648542729536 "|clock_gen"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648542729698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 10:32:09 2022 " "Processing ended: Tue Mar 29 10:32:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648542729698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648542729698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648542729698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648542729698 ""}
