# vsim -c -do "run -all;exit;" tb 
# Start time: 09:53:40 on Jul 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO reg_seq.sv(15) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG1 ======
# UVM_INFO reg_seq.sv(19) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Initial REG1 -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(24) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After set REG1 -> Desired: 1, Mirrored: 0
# UVM_INFO driver.sv(42) @ 50: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 1
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(29) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After update  REG1 -> Desired: 1, Mirrored: 1, Read: 0
# -----MONITOR BEGIN-----
# UVM_INFO driver.sv(42) @ 130: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 1
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(36) @ 150: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After write REG1 -> Desired: 1, Mirrored: 1, Read: 0
# -----MONITOR BEGIN-----
# UVM_INFO driver.sv(55) @ 210: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 0
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(40) @ 230: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After read REG1 -> Desired: 0, Mirrored: 0, Read: 0
# UVM_INFO reg_seq.sv(44) @ 230: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG2 ======
# UVM_INFO reg_seq.sv(48) @ 230: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Initial REG2 -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(53) @ 230: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After set REG2 -> Desired: 11, Mirrored: 0
# UVM_INFO monitor.sv(33) @ 250: uvm_test_top.env.agent_inst.mon [MON] Mode : Write RDATA : 0 ADDR : 4
# UVM_INFO driver.sv(42) @ 290: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 11
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(58) @ 310: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After update  REG2 -> Desired: 11, Mirrored: 11, Read: 0
# UVM_INFO monitor.sv(28) @ 330: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 17 ADDR : 8
# UVM_INFO driver.sv(42) @ 370: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 11
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(65) @ 390: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After write REG2 -> Desired: 11, Mirrored: 11, Read: 0
# UVM_INFO monitor.sv(28) @ 410: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 17 ADDR : 8
# UVM_INFO driver.sv(55) @ 450: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 0
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(69) @ 470: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After read REG2 -> Desired: 0, Mirrored: 0, Read: 0
# UVM_INFO reg_seq.sv(72) @ 470: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG3 ======
# UVM_INFO reg_seq.sv(76) @ 470: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Initial REG3 -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(81) @ 470: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After set REG3 -> Desired: 22, Mirrored: 0
# UVM_INFO monitor.sv(33) @ 490: uvm_test_top.env.agent_inst.mon [MON] Mode : Write RDATA : 17 ADDR : 8
# UVM_INFO driver.sv(42) @ 530: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 22
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(86) @ 550: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After update REG3 -> Desired: 22, Mirrored: 22, Read: 0
# UVM_INFO monitor.sv(28) @ 570: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 34 ADDR : 12
# UVM_INFO driver.sv(42) @ 610: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 12
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(91) @ 630: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After write REG3 -> Desired: 12, Mirrored: 12, Read: 0
# UVM_INFO monitor.sv(28) @ 650: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 18 ADDR : 12
# UVM_INFO driver.sv(55) @ 690: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 11
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(95) @ 710: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After read REG3 -> Desired: 11, Mirrored: 11, Read: 11
# UVM_INFO reg_seq.sv(100) @ 710: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG4 ======
# UVM_INFO reg_seq.sv(104) @ 710: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Initial REG4 -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(109) @ 710: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After set REG4 -> Desired: 33, Mirrored: 0
# UVM_INFO monitor.sv(33) @ 730: uvm_test_top.env.agent_inst.mon [MON] Mode : Write RDATA : 18 ADDR : 12
# UVM_INFO driver.sv(42) @ 770: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 33
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(114) @ 790: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After update REG4 -> Desired: 33, Mirrored: 33, Read: 11
# UVM_INFO monitor.sv(28) @ 810: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 51 ADDR : 16
# UVM_INFO driver.sv(42) @ 850: uvm_test_top.env.agent_inst.drv [DRV] Data Write -> Wdata : 23
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(119) @ 870: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After write REG4 -> Desired: 23, Mirrored: 23, Read: 11
# UVM_INFO monitor.sv(28) @ 890: uvm_test_top.env.agent_inst.mon [MON] Mode : Write WDATA : 35 ADDR : 16
# UVM_INFO driver.sv(55) @ 930: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 12
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_INFO reg_seq.sv(123) @ 950: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After read REG4 -> Desired: 12, Mirrored: 12, Read: 12
# UVM_INFO reg_seq.sv(125) @ 950: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG2 RESET ======
# UVM_INFO reg_seq.sv(129) @ 950: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ]  RESET for REG2 -> reset value:12349876
# UVM_INFO reg_seq.sv(134) @ 950: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] before reset REG2 -> Desired: 0, Mirrored: 0
# ------applying reset to reg2------------
# UVM_INFO reg_seq.sv(139) @ 950: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After reset REG2 -> Desired: 12349876, Mirrored: 12349876, Read: 12
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 970: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO monitor.sv(33) @ 970: uvm_test_top.env.agent_inst.mon [MON] Mode : Write RDATA : 35 ADDR : 16
# UVM_INFO scoreboard.sv(200) @ 970: uvm_test_top.env.scb [SCOREBOARD] ------------------ FINAL SCOREBOARD REPORT ------------------
# UVM_INFO scoreboard.sv(201) @ 970: uvm_test_top.env.scb [SCOREBOARD] Total Matches   : 0
# UVM_INFO scoreboard.sv(202) @ 970: uvm_test_top.env.scb [SCOREBOARD] Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   57
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]    12
# [MON]    10
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     3
# [SEQ]    28
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 970 ns  Iteration: 53  Instance: /tb
# End time: 09:53:43 on Jul 30,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
