

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Tue Dec 12 20:50:22 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.825 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   263731|   263731| 0.659 ms | 0.659 ms |  263731|  263731|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                           |     1536|     1536|         2|          1|          1|    1536|    yes   |
        |- Loop 2                           |        9|        9|         1|          1|          1|       9|    yes   |
        |- VITIS_LOOP_95_1_VITIS_LOOP_96_2  |   262180|   262180|        38|          1|          1|  262144|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      6|        -|        -|     -|
|Expression           |        -|      -|        0|     1640|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|        0|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      326|     -|
|Register             |        -|      -|     2439|      320|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      6|     2439|     2286|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+--------------------------------+---------+----+---+----+-----+
    |fsqrt_32ns_32ns_32_17_no_dsp_1_U8  |fsqrt_32ns_32ns_32_17_no_dsp_1  |        0|   0|  0|   0|    0|
    |sdiv_20s_11s_20_24_1_U9            |sdiv_20s_11s_20_24_1            |        0|   0|  0|   0|    0|
    |sitofp_32s_32_6_no_dsp_1_U7        |sitofp_32s_32_6_no_dsp_1        |        0|   0|  0|   0|    0|
    +-----------------------------------+--------------------------------+---------+----+---+----+-----+
    |Total                              |                                |        0|   0|  0|   0|    0|
    +-----------------------------------+--------------------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_11s_11s_22s_22_4_1_U13  |mac_muladd_11s_11s_22s_22_4_1  | i0 + i1 * i1 |
    |mul_mul_11s_11s_22_4_1_U10         |mul_mul_11s_11s_22_4_1         |    i0 * i0   |
    |mul_mul_11s_11s_31_4_1_U11         |mul_mul_11s_11s_31_4_1         |    i0 * i1   |
    |mul_mul_11s_8ns_28_4_1_U15         |mul_mul_11s_8ns_28_4_1         |    i0 * i1   |
    |mul_mul_11s_8s_28_4_1_U12          |mul_mul_11s_8s_28_4_1          |    i0 * i1   |
    |mul_mul_11s_8s_28_4_1_U14          |mul_mul_11s_8s_28_4_1          |    i0 * i1   |
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U  |gau6_line_buf  |        1|  0|   0|    0|   512|   24|     1|        12288|
    +------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |               |        1|  0|   0|    0|   512|   24|     1|        12288|
    +------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln109_fu_789_p2        |     +    |   0|  0|   25|          18|          18|
    |add_ln129_1_fu_964_p2      |     +    |   0|  0|   21|          11|          11|
    |add_ln129_fu_907_p2        |     +    |   0|  0|   18|          11|          11|
    |add_ln136_1_fu_934_p2      |     +    |   0|  0|   17|          10|          10|
    |add_ln136_fu_925_p2        |     +    |   0|  0|   16|           9|           9|
    |add_ln340_fu_1244_p2       |     +    |   0|  0|   16|           8|           9|
    |add_ln95_1_fu_718_p2       |     +    |   0|  0|   17|           1|          10|
    |add_ln95_fu_698_p2         |     +    |   0|  0|   26|          19|           1|
    |add_ln96_fu_829_p2         |     +    |   0|  0|   17|           1|          10|
    |empty_40_fu_452_p2         |     +    |   0|  0|   18|          11|           1|
    |empty_56_fu_588_p2         |     +    |   0|  0|   12|           4|           1|
    |next_mul_fu_594_p2         |     +    |   0|  0|   15|           5|           8|
    |next_urem_fu_644_p2        |     +    |   0|  0|   12|           4|           1|
    |empty_46_fu_500_p2         |     -    |   0|  0|   15|           5|           5|
    |result_V_1_fu_1337_p2      |     -    |   0|  0|   39|           1|          32|
    |sub_ln129_1_fu_959_p2      |     -    |   0|  0|   21|          11|          11|
    |sub_ln129_fu_895_p2        |     -    |   0|  0|   16|           9|           9|
    |sub_ln1311_fu_1258_p2      |     -    |   0|  0|   15|           7|           8|
    |sub_ln136_1_fu_989_p2      |     -    |   0|  0|   21|          11|          11|
    |sub_ln136_fu_981_p2        |     -    |   0|  0|   18|          11|          11|
    |sub_ln150_1_fu_995_p2      |     -    |   0|  0|   21|          11|          11|
    |sub_ln150_fu_972_p2        |     -    |   0|  0|   18|          11|          11|
    |and_ln157_fu_1107_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln161_fu_1179_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln165_fu_1201_p2       |    and   |   0|  0|    2|           1|           1|
    |ap_condition_920           |    and   |   0|  0|    2|           1|           1|
    |ap_condition_961           |    and   |   0|  0|    2|           1|           1|
    |ap_condition_964           |    and   |   0|  0|    2|           1|           1|
    |empty_52_fu_547_p2         |    and   |   0|  0|   24|          24|           1|
    |p_demorgan_fu_541_p2       |    and   |   0|  0|   24|          24|          24|
    |cmp88_not_fu_680_p2        |   icmp   |   0|  0|   13|          10|           9|
    |cmp88_not_mid1_fu_760_p2   |   icmp   |   0|  0|   13|          10|           9|
    |empty_43_fu_486_p2         |   icmp   |   0|  0|   11|           5|           5|
    |empty_58_fu_650_p2         |   icmp   |   0|  0|    9|           4|           2|
    |exitcond5115_fu_582_p2     |   icmp   |   0|  0|    9|           4|           4|
    |exitcond5216_fu_446_p2     |   icmp   |   0|  0|   13|          11|          11|
    |icmp75_fu_754_p2           |   icmp   |   0|  0|   11|           8|           1|
    |icmp_fu_674_p2             |   icmp   |   0|  0|   11|           8|           1|
    |icmp_ln143_fu_1358_p2      |   icmp   |   0|  0|   20|          24|           1|
    |icmp_ln149_fu_1001_p2      |   icmp   |   0|  0|   13|          11|          11|
    |icmp_ln157_1_fu_1054_p2    |   icmp   |   0|  0|   20|          31|          31|
    |icmp_ln157_2_fu_1077_p2    |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln157_3_fu_1088_p2    |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln157_fu_1049_p2      |   icmp   |   0|  0|   20|          31|          31|
    |icmp_ln161_1_fu_1138_p2    |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln161_2_fu_1161_p2    |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln161_3_fu_1166_p2    |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln161_fu_1133_p2      |   icmp   |   0|  0|   20|          28|          28|
    |icmp_ln165_1_fu_1195_p2    |   icmp   |   0|  0|   20|          32|          10|
    |icmp_ln165_fu_1189_p2      |   icmp   |   0|  0|   20|          32|           7|
    |icmp_ln174_1_fu_811_p2     |   icmp   |   0|  0|   13|          10|           9|
    |icmp_ln174_fu_805_p2       |   icmp   |   0|  0|   11|           8|           1|
    |icmp_ln95_fu_692_p2        |   icmp   |   0|  0|   20|          19|          20|
    |icmp_ln96_fu_704_p2        |   icmp   |   0|  0|   13|          10|          11|
    |empty_51_fu_535_p2         |   lshr   |   0|  0|   63|           2|          24|
    |r_V_fu_1296_p2             |   lshr   |   0|  0|  243|          79|          79|
    |ap_block_state1            |    or    |   0|  0|    2|           1|           1|
    |ap_condition_603           |    or    |   0|  0|    2|           1|           1|
    |empty_42_fu_480_p2         |    or    |   0|  0|    5|           5|           3|
    |or_ln174_1_fu_686_p2       |    or    |   0|  0|    2|           1|           1|
    |or_ln174_2_fu_823_p2       |    or    |   0|  0|    2|           1|           1|
    |or_ln174_3_fu_1379_p2      |    or    |   0|  0|    2|           1|           1|
    |or_ln174_4_fu_766_p2       |    or    |   0|  0|    2|           1|           1|
    |or_ln174_fu_817_p2         |    or    |   0|  0|    2|           1|           1|
    |empty_44_fu_492_p3         |  select  |   0|  0|    5|           1|           5|
    |empty_45_fu_510_p3         |  select  |   0|  0|    5|           1|           5|
    |empty_49_fu_522_p3         |  select  |   0|  0|    2|           1|           1|
    |idx_urem_fu_656_p3         |  select  |   0|  0|    4|           1|           4|
    |p_Val2_3_fu_1342_p3        |  select  |   0|  0|   32|           1|          32|
    |select_ln157_1_fu_1099_p3  |  select  |   0|  0|    2|           1|           1|
    |select_ln157_fu_1059_p3    |  select  |   0|  0|    2|           1|           1|
    |select_ln161_1_fu_1171_p3  |  select  |   0|  0|    2|           1|           1|
    |select_ln161_fu_1143_p3    |  select  |   0|  0|    2|           1|           1|
    |select_ln165_fu_1207_p3    |  select  |   0|  0|    7|           1|           6|
    |select_ln174_1_fu_1384_p3  |  select  |   0|  0|    8|           1|           8|
    |select_ln174_fu_1371_p3    |  select  |   0|  0|    2|           1|           2|
    |select_ln95_1_fu_724_p3    |  select  |   0|  0|   10|           1|          10|
    |select_ln95_2_fu_772_p3    |  select  |   0|  0|    2|           1|           1|
    |select_ln95_fu_710_p3      |  select  |   0|  0|   10|           1|           1|
    |ush_fu_1268_p3             |  select  |   0|  0|    9|           1|           9|
    |val_V_fu_1330_p3           |  select  |   0|  0|   32|           1|          32|
    |empty_50_fu_529_p2         |    shl   |   0|  0|   63|           2|          24|
    |mask_fu_557_p2             |    shl   |   0|  0|    7|           1|           3|
    |r_V_1_fu_1302_p2           |    shl   |   0|  0|  243|          79|          79|
    |ap_enable_pp0              |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp2              |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |   0|  0|    2|           2|           1|
    |xor_ln157_1_fu_1093_p2     |    xor   |   0|  0|    2|           1|           2|
    |xor_ln157_fu_1082_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln174_fu_1366_p2       |    xor   |   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1640|         878|         932|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter37                   |   9|          2|    1|          2|
    |ap_phi_mux_window_buf_0_1_3_phi_fu_404_p4  |   9|          2|    8|         16|
    |ap_phi_mux_window_buf_1_1_3_phi_fu_384_p4  |   9|          2|    8|         16|
    |ap_phi_mux_window_buf_2_1_3_phi_fu_364_p4  |   9|          2|    8|         16|
    |ap_phi_mux_yi_phi_fu_333_p4                |   9|          2|   10|         20|
    |ap_phi_reg_pp2_iter10_grad_sobel_reg_422   |   9|          2|    8|         16|
    |ap_phi_reg_pp2_iter29_grad_sobel_reg_422   |   9|          2|    8|         16|
    |ap_phi_reg_pp2_iter29_t_int_06368_reg_411  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter30_grad_sobel_reg_422   |   9|          2|    8|         16|
    |ap_phi_reg_pp2_iter6_t_int_06368_reg_411   |   9|          2|   32|         64|
    |empty_54_reg_285                           |   9|          2|    4|          8|
    |empty_reg_274                              |   9|          2|   11|         22|
    |indvar_flatten_reg_318                     |   9|          2|   19|         38|
    |line_buf_address0                          |  15|          3|    9|         27|
    |line_buf_d0                                |  15|          3|   24|         72|
    |line_buf_we0                               |  15|          3|    3|          9|
    |phi_mul_reg_296                            |   9|          2|    8|         16|
    |phi_urem_reg_307                           |   9|          2|    4|          8|
    |window_buf_0_1_3_reg_401                   |   9|          2|    8|         16|
    |window_buf_0_1_reg_391                     |   9|          2|    8|         16|
    |window_buf_1_1_3_reg_381                   |   9|          2|    8|         16|
    |window_buf_1_1_reg_371                     |   9|          2|    8|         16|
    |window_buf_2_1_3_reg_361                   |   9|          2|    8|         16|
    |window_buf_2_1_reg_351                     |   9|          2|    8|         16|
    |xi_reg_340                                 |   9|          2|   10|         20|
    |yi_reg_329                                 |   9|          2|   10|         20|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 326|         70|  277|        597|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln109_reg_1588                         |  18|   0|   18|          0|
    |add_ln129_reg_1656                         |  11|   0|   11|          0|
    |add_ln136_1_reg_1661                       |  10|   0|   10|          0|
    |add_ln140_reg_1754                         |  22|   0|   22|          0|
    |and_ln157_reg_1740                         |   1|   0|    1|          0|
    |and_ln161_reg_1764                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter10_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter10_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter11_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter11_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter12_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter12_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter13_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter13_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter14_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter14_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter15_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter15_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter16_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter16_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter17_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter17_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter18_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter18_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter19_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter19_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter1_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter1_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter20_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter20_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter21_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter21_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter22_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter22_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter23_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter23_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter24_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter24_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter25_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter25_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter26_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter26_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter27_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter27_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter28_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter28_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter29_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter29_t_int_06368_reg_411  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter2_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter2_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter30_grad_sobel_reg_422   |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter3_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter3_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter4_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter4_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter5_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter5_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter6_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter6_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter7_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter7_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter8_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter8_t_int_06368_reg_411   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter9_grad_sobel_reg_422    |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter9_t_int_06368_reg_411   |  32|   0|   32|          0|
    |empty_41_reg_1447                          |   9|   0|    9|          0|
    |empty_42_reg_1462                          |   2|   0|    5|          3|
    |empty_43_reg_1467                          |   1|   0|    1|          0|
    |empty_46_reg_1473                          |   5|   0|    5|          0|
    |empty_54_reg_285                           |   4|   0|    4|          0|
    |empty_reg_274                              |  11|   0|   11|          0|
    |exitcond5216_reg_1438                      |   1|   0|    1|          0|
    |f_reg_1783                                 |  32|   0|   32|          0|
    |icmp_ln149_reg_1687                        |   1|   0|    1|          0|
    |icmp_ln95_reg_1568                         |   1|   0|    1|          0|
    |indvar_flatten_reg_318                     |  19|   0|   19|          0|
    |isNeg_reg_1798                             |   1|   0|    1|          0|
    |line_buf_addr_1_reg_1582                   |   9|   0|    9|          0|
    |or_ln174_2_reg_1593                        |   1|   0|    1|          0|
    |p_Repl2_s_reg_1793                         |  23|   0|   23|          0|
    |p_Result_s_reg_1788                        |   1|   0|    1|          0|
    |p_Result_s_reg_1788_pp2_iter34_reg         |   1|   0|    1|          0|
    |p_Val2_3_reg_1814                          |  32|   0|   32|          0|
    |phi_mul_reg_296                            |   8|   0|    8|          0|
    |phi_urem_reg_307                           |   4|   0|    4|          0|
    |select_ln174_1_reg_1824                    |   8|   0|    8|          0|
    |select_ln95_1_reg_1577                     |  10|   0|   10|          0|
    |sext_ln150_1_reg_1710                      |  20|   0|   20|          0|
    |shl_ln136_1_reg_1666                       |   8|   0|    9|          1|
    |shl_ln2_reg_1697                           |  11|   0|   19|          8|
    |shl_ln_reg_1645                            |   8|   0|    9|          1|
    |sub_ln150_1_reg_1681                       |  11|   0|   11|          0|
    |sub_ln150_reg_1671                         |  11|   0|   11|          0|
    |tmp_10_reg_1819                            |  24|   0|   24|          0|
    |tmp_1_reg_1634                             |  16|   0|   16|          0|
    |tmp_2_reg_1452                             |   2|   0|    2|          0|
    |tmp_3_reg_1457                             |   2|   0|    5|          3|
    |ush_reg_1803                               |   9|   0|    9|          0|
    |val_V_reg_1808                             |  32|   0|   32|          0|
    |window_buf_0_1_3_cast7_reg_1639            |   8|   0|    9|          1|
    |window_buf_0_1_3_reg_401                   |   8|   0|    8|          0|
    |window_buf_0_1_reg_391                     |   8|   0|    8|          0|
    |window_buf_0_2_reg_1615                    |   8|   0|    8|          0|
    |window_buf_1_1_3_reg_381                   |   8|   0|    8|          0|
    |window_buf_1_1_reg_371                     |   8|   0|    8|          0|
    |window_buf_1_2_reg_1621                    |   8|   0|    8|          0|
    |window_buf_1_2_reg_1621_pp2_iter3_reg      |   8|   0|    8|          0|
    |window_buf_2_1_3_reg_361                   |   8|   0|    8|          0|
    |window_buf_2_1_reg_351                     |   8|   0|    8|          0|
    |window_buf_2_2_reg_1627                    |   8|   0|    8|          0|
    |window_buf_2_2_reg_1627_pp2_iter3_reg      |   8|   0|    8|          0|
    |x_assign_reg_1768                          |  32|   0|   32|          0|
    |xi_reg_340                                 |  10|   0|   10|          0|
    |yi_reg_329                                 |  10|   0|   10|          0|
    |zext_ln109_reg_1604                        |  18|   0|   64|         46|
    |zext_ln129_3_reg_1650                      |   8|   0|   11|          3|
    |zext_ln129_3_reg_1650_pp2_iter3_reg        |   8|   0|   11|          3|
    |and_ln157_reg_1740                         |  64|  32|    1|          0|
    |and_ln161_reg_1764                         |  64|  32|    1|          0|
    |icmp_ln149_reg_1687                        |  64|  32|    1|          0|
    |icmp_ln95_reg_1568                         |  64|  32|    1|          0|
    |line_buf_addr_1_reg_1582                   |  64|  32|    9|          0|
    |or_ln174_2_reg_1593                        |  64|  32|    1|          0|
    |sext_ln150_1_reg_1710                      |  64|  32|   20|          0|
    |shl_ln2_reg_1697                           |  64|  32|   19|          8|
    |sub_ln150_reg_1671                         |  64|  32|   11|          0|
    |zext_ln109_reg_1604                        |  64|  32|   64|         46|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2439| 320| 1996|        123|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     sobel    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     sobel    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     sobel    | return value |
|data_address0   | out |   18|  ap_memory |     data     |     array    |
|data_ce0        | out |    1|  ap_memory |     data     |     array    |
|data_q0         |  in |    8|  ap_memory |     data     |     array    |
|out_0_address0  | out |   18|  ap_memory |     out_0    |     array    |
|out_0_ce0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0        | out |    8|  ap_memory |     out_0    |     array    |
|out_1_address0  | out |   18|  ap_memory |     out_1    |     array    |
|out_1_ce0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_we0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_d0        | out |    8|  ap_memory |     out_1    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

