
ubuntu-preinstalled/expiry:     file format elf32-littlearm


Disassembly of section .init:

00000e0c <.init>:
 e0c:	push	{r3, lr}
 e10:	bl	13d4 <__assert_fail@plt+0x2a0>
 e14:	pop	{r3, pc}

Disassembly of section .plt:

00000e18 <calloc@plt-0x14>:
     e18:	push	{lr}		; (str lr, [sp, #-4]!)
     e1c:	ldr	lr, [pc, #4]	; e28 <calloc@plt-0x4>
     e20:	add	lr, pc, lr
     e24:	ldr	pc, [lr, #8]!
     e28:	muleq	r1, r8, r0

00000e2c <calloc@plt>:
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #73728	; 0x12000
     e34:	ldr	pc, [ip, #152]!	; 0x98

00000e38 <endgrent@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #73728	; 0x12000
     e40:	ldr	pc, [ip, #144]!	; 0x90

00000e44 <getpwuid_r@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #73728	; 0x12000
     e4c:	ldr	pc, [ip, #136]!	; 0x88

00000e50 <strcmp@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #73728	; 0x12000
     e58:	ldr	pc, [ip, #128]!	; 0x80

00000e5c <__cxa_finalize@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #73728	; 0x12000
     e64:	ldr	pc, [ip, #120]!	; 0x78

00000e68 <getlogin@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #73728	; 0x12000
     e70:	ldr	pc, [ip, #112]!	; 0x70

00000e74 <fflush@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #73728	; 0x12000
     e7c:	ldr	pc, [ip, #104]!	; 0x68

00000e80 <getuid@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #73728	; 0x12000
     e88:	ldr	pc, [ip, #96]!	; 0x60

00000e8c <getspnam@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #73728	; 0x12000
     e94:	ldr	pc, [ip, #88]!	; 0x58

00000e98 <free@plt>:
     e98:			; <UNDEFINED> instruction: 0xe7fd4778
     e9c:	add	ip, pc, #0, 12
     ea0:	add	ip, ip, #73728	; 0x12000
     ea4:	ldr	pc, [ip, #76]!	; 0x4c

00000ea8 <fgets@plt>:
     ea8:	add	ip, pc, #0, 12
     eac:	add	ip, ip, #73728	; 0x12000
     eb0:	ldr	pc, [ip, #68]!	; 0x44

00000eb4 <_exit@plt>:
     eb4:	add	ip, pc, #0, 12
     eb8:	add	ip, ip, #73728	; 0x12000
     ebc:	ldr	pc, [ip, #60]!	; 0x3c

00000ec0 <memcpy@plt>:
     ec0:	add	ip, pc, #0, 12
     ec4:	add	ip, ip, #73728	; 0x12000
     ec8:	ldr	pc, [ip, #52]!	; 0x34

00000ecc <signal@plt>:
     ecc:	add	ip, pc, #0, 12
     ed0:	add	ip, ip, #73728	; 0x12000
     ed4:	ldr	pc, [ip, #44]!	; 0x2c

00000ed8 <time@plt>:
     ed8:	add	ip, pc, #0, 12
     edc:	add	ip, ip, #73728	; 0x12000
     ee0:	ldr	pc, [ip, #36]!	; 0x24

00000ee4 <stpcpy@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #73728	; 0x12000
     eec:	ldr	pc, [ip, #28]!

00000ef0 <dcgettext@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #73728	; 0x12000
     ef8:	ldr	pc, [ip, #20]!

00000efc <__strncpy_chk@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #73728	; 0x12000
     f04:	ldr	pc, [ip, #12]!

00000f08 <strdup@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #73728	; 0x12000
     f10:	ldr	pc, [ip, #4]!

00000f14 <__stack_chk_fail@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #69632	; 0x11000
     f1c:	ldr	pc, [ip, #4092]!	; 0xffc

00000f20 <rewind@plt>:
     f20:			; <UNDEFINED> instruction: 0xe7fd4778
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #69632	; 0x11000
     f2c:	ldr	pc, [ip, #4080]!	; 0xff0

00000f30 <realloc@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #69632	; 0x11000
     f38:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f3c <initgroups@plt>:
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #69632	; 0x11000
     f44:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f48 <wait@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #69632	; 0x11000
     f50:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f54 <textdomain@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #69632	; 0x11000
     f5c:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f60 <perror@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #69632	; 0x11000
     f68:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f6c <strcpy@plt>:
     f6c:			; <UNDEFINED> instruction: 0xe7fd4778
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #69632	; 0x11000
     f78:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f7c <puts@plt>:
     f7c:			; <UNDEFINED> instruction: 0xe7fd4778
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #69632	; 0x11000
     f88:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f8c <setgid@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #69632	; 0x11000
     f94:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f98 <malloc@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #69632	; 0x11000
     fa0:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fa4 <__libc_start_main@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #69632	; 0x11000
     fac:	ldr	pc, [ip, #3992]!	; 0xf98

00000fb0 <strerror@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #69632	; 0x11000
     fb8:	ldr	pc, [ip, #3984]!	; 0xf90

00000fbc <closelog@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #69632	; 0x11000
     fc4:	ldr	pc, [ip, #3976]!	; 0xf88

00000fc8 <__gmon_start__@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #69632	; 0x11000
     fd0:	ldr	pc, [ip, #3968]!	; 0xf80

00000fd4 <getopt_long@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #69632	; 0x11000
     fdc:	ldr	pc, [ip, #3960]!	; 0xf78

00000fe0 <exit@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #69632	; 0x11000
     fe8:	ldr	pc, [ip, #3952]!	; 0xf70

00000fec <feof@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #69632	; 0x11000
     ff4:	ldr	pc, [ip, #3944]!	; 0xf68

00000ff8 <strlen@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #69632	; 0x11000
    1000:	ldr	pc, [ip, #3936]!	; 0xf60

00001004 <strchr@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #69632	; 0x11000
    100c:	ldr	pc, [ip, #3928]!	; 0xf58

00001010 <getpwnam_r@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #69632	; 0x11000
    1018:	ldr	pc, [ip, #3920]!	; 0xf50

0000101c <__errno_location@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #69632	; 0x11000
    1024:	ldr	pc, [ip, #3912]!	; 0xf48

00001028 <memset@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #69632	; 0x11000
    1030:	ldr	pc, [ip, #3904]!	; 0xf40

00001034 <strncpy@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #69632	; 0x11000
    103c:	ldr	pc, [ip, #3896]!	; 0xf38

00001040 <__printf_chk@plt>:
    1040:			; <UNDEFINED> instruction: 0xe7fd4778
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #69632	; 0x11000
    104c:	ldr	pc, [ip, #3884]!	; 0xf2c

00001050 <endspent@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #69632	; 0x11000
    1058:	ldr	pc, [ip, #3876]!	; 0xf24

0000105c <__fprintf_chk@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #69632	; 0x11000
    1064:	ldr	pc, [ip, #3868]!	; 0xf1c

00001068 <fclose@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #69632	; 0x11000
    1070:	ldr	pc, [ip, #3860]!	; 0xf14

00001074 <__syslog_chk@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #69632	; 0x11000
    107c:	ldr	pc, [ip, #3852]!	; 0xf0c

00001080 <setlocale@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #69632	; 0x11000
    1088:	ldr	pc, [ip, #3844]!	; 0xf04

0000108c <fork@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #69632	; 0x11000
    1094:	ldr	pc, [ip, #3836]!	; 0xefc

00001098 <endpwent@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #69632	; 0x11000
    10a0:	ldr	pc, [ip, #3828]!	; 0xef4

000010a4 <execl@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #69632	; 0x11000
    10ac:	ldr	pc, [ip, #3820]!	; 0xeec

000010b0 <strrchr@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #69632	; 0x11000
    10b8:	ldr	pc, [ip, #3812]!	; 0xee4

000010bc <fputc@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #69632	; 0x11000
    10c4:	ldr	pc, [ip, #3804]!	; 0xedc

000010c8 <setuid@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #69632	; 0x11000
    10d0:	ldr	pc, [ip, #3796]!	; 0xed4

000010d4 <openlog@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #69632	; 0x11000
    10dc:	ldr	pc, [ip, #3788]!	; 0xecc

000010e0 <putc@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #69632	; 0x11000
    10e8:	ldr	pc, [ip, #3780]!	; 0xec4

000010ec <fopen64@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #69632	; 0x11000
    10f4:	ldr	pc, [ip, #3772]!	; 0xebc

000010f8 <bindtextdomain@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #69632	; 0x11000
    1100:	ldr	pc, [ip, #3764]!	; 0xeb4

00001104 <fputs@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #69632	; 0x11000
    110c:	ldr	pc, [ip, #3756]!	; 0xeac

00001110 <strncmp@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #69632	; 0x11000
    1118:	ldr	pc, [ip, #3748]!	; 0xea4

0000111c <abort@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #69632	; 0x11000
    1124:	ldr	pc, [ip, #3740]!	; 0xe9c

00001128 <__snprintf_chk@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #69632	; 0x11000
    1130:	ldr	pc, [ip, #3732]!	; 0xe94

00001134 <__assert_fail@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #69632	; 0x11000
    113c:	ldr	pc, [ip, #3724]!	; 0xe8c

Disassembly of section .text:

00001140 <setsgent@@Base-0xfd0>:
    1140:	svcmi	0x00f0e92d
    1144:	addlt	r4, r5, r7, lsl #12
    1148:	strmi	r6, [sp], -r8, lsl #16
    114c:	blx	fffbd154 <putsgent@@Base+0xfffbaddc>
    1150:	ldrdhi	pc, [r0, #143]!	; 0x8f
    1154:	blmi	1e0a95c <putsgent@@Base+0x1e085e4>
    1158:	cfldrdmi	mvd4, [r8], #-992	; 0xfffffc20
    115c:	ldrdlt	pc, [r0, #143]!	; 0x8f
    1160:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1164:	ldrbtmi	r4, [fp], #1148	; 0x47c
    1168:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    116c:	ldrsbls	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    1170:	ldrbtmi	r9, [sl], #771	; 0x303
    1174:			; <UNDEFINED> instruction: 0x601844f9
    1178:	mrrc2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    117c:	andcs	r4, r1, r1, lsr #12
    1180:			; <UNDEFINED> instruction: 0xf7ff9402
    1184:	stmdbls	r2, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    1188:			; <UNDEFINED> instruction: 0xf7ff2002
    118c:	stmdbls	r2, {r5, r7, r9, sl, fp, sp, lr, pc}
    1190:	stclmi	0, cr2, [lr], #-12
    1194:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    1198:	andscs	r9, r4, r2, lsl #18
    119c:			; <UNDEFINED> instruction: 0xf7ff447c
    11a0:	stmdbmi	fp!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    11a4:	ldrbtmi	r2, [r9], #-6
    11a8:	svc	0x006af7ff
    11ac:	ldrbmi	r4, [r8], -r9, ror #18
    11b0:			; <UNDEFINED> instruction: 0xf7ff4479
    11b4:	ldrbmi	lr, [r8], -r2, lsr #31
    11b8:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    11bc:	subscs	r4, r0, #6684672	; 0x660000
    11c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    11c4:	svc	0x0086f7ff
    11c8:	bleq	3d30c <putsgent@@Base+0x3af94>
    11cc:			; <UNDEFINED> instruction: 0x464a4653
    11d0:	ldrtmi	r4, [r8], -r9, lsr #12
    11d4:	andlt	pc, r0, sp, asr #17
    11d8:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    11dc:	andle	r1, ip, r3, asr #24
    11e0:			; <UNDEFINED> instruction: 0xf04f2866
    11e4:	tstle	r1, r1, lsl #24
    11e8:	strb	r4, [pc, r6, ror #12]!
    11ec:	suble	r2, r1, r8, ror #16
    11f0:	teqle	ip, r3, ror #16
    11f4:	andgt	pc, r0, r4, lsl #17
    11f8:	blmi	163b198 <putsgent@@Base+0x1638e20>
    11fc:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1200:	vmlscs.f16	s22, s1, s7	; <UNPREDICTABLE>
    1204:	blmi	15b52d8 <putsgent@@Base+0x15b2f60>
    1208:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    120c:	addsmi	r6, pc, #2293760	; 0x230000
    1210:			; <UNDEFINED> instruction: 0xf000d133
    1214:	strmi	pc, [r4], -r1, asr #25
    1218:	suble	r2, r6, r0, lsl #16
    121c:			; <UNDEFINED> instruction: 0xf7ff6800
    1220:	blmi	143cb00 <putsgent@@Base+0x143a788>
    1224:	ldmdavc	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1228:	stccs	6, cr4, [r0, #-4]
    122c:	strtmi	sp, [r0], -lr, ror #2
    1230:			; <UNDEFINED> instruction: 0xf984f000
    1234:	andlt	r4, r5, r8, lsr #12
    1238:	svchi	0x00f0e8bd
    123c:	rscle	r2, r2, r0, lsl #28
    1240:	andcs	r4, r5, #74752	; 0x12400
    1244:	andcs	r4, r0, r9, asr #18
    1248:			; <UNDEFINED> instruction: 0xf8584c49
    124c:	ldrbtmi	r3, [r9], #-3
    1250:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    1254:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1258:	stmdbmi	r6, {r0, r1, r8, r9, fp, ip, pc}^
    125c:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
    1260:	tstls	r1, r0, lsl #8
    1264:	strmi	r2, [r2], -r1, lsl #2
    1268:			; <UNDEFINED> instruction: 0xf7ff4628
    126c:	strdcs	lr, [r2], -r8
    1270:			; <UNDEFINED> instruction: 0xf918f000
    1274:			; <UNDEFINED> instruction: 0xf0002000
    1278:	blmi	eff6d4 <putsgent@@Base+0xefd35c>
    127c:	ldmdbmi	lr!, {r0, r2, r9, sp}
    1280:			; <UNDEFINED> instruction: 0xf8582000
    1284:	ldrbtmi	r3, [r9], #-3
    1288:			; <UNDEFINED> instruction: 0xf7ff681f
    128c:	stmdavs	r4!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    1290:	blls	c969c <putsgent@@Base+0xc7324>
    1294:	eormi	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    1298:	strls	r6, [r0], #-2075	; 0xfffff7e5
    129c:	ldrtmi	r4, [r8], -r2, lsl #12
    12a0:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    12a4:			; <UNDEFINED> instruction: 0xf0002002
    12a8:	blmi	bff6a4 <putsgent@@Base+0xbfd32c>
    12ac:	ldmdbmi	r3!, {r0, r2, r9, sp}
    12b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    12b4:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    12b8:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    12bc:	tstcs	r1, r3, lsl #22
    12c0:			; <UNDEFINED> instruction: 0x4602681b
    12c4:			; <UNDEFINED> instruction: 0xf7ff4628
    12c8:	strtmi	lr, [r1], -sl, asr #29
    12cc:			; <UNDEFINED> instruction: 0xf7ff2006
    12d0:			; <UNDEFINED> instruction: 0xb320eed8
    12d4:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    12d8:	movwlt	r4, #1540	; 0x604
    12dc:	andcs	r4, r6, r8, lsr #18
    12e0:			; <UNDEFINED> instruction: 0xf7ff4479
    12e4:			; <UNDEFINED> instruction: 0xf7ffeece
    12e8:	bmi	9bca20 <putsgent@@Base+0x9ba6a8>
    12ec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    12f0:	andcs	r4, r4, r3, lsl #12
    12f4:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
    12f8:	andcs	r4, r6, r1, lsr #12
    12fc:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1300:			; <UNDEFINED> instruction: 0xf7ff4620
    1304:	andcs	lr, sl, ip, asr #27
    1308:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    130c:			; <UNDEFINED> instruction: 0xf0009002
    1310:	stmdbls	r2, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    1314:			; <UNDEFINED> instruction: 0xf0004620
    1318:			; <UNDEFINED> instruction: 0xf7fffbef
    131c:			; <UNDEFINED> instruction: 0xf7ffee62
    1320:	bmi	67c9e8 <putsgent@@Base+0x67a670>
    1324:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1328:	andcs	r4, r4, r3, lsl #12
    132c:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1330:	svclt	0x0000e7e9
    1334:	andeq	r1, r1, r4, ror #26
    1338:	andeq	r0, r0, r0, lsr #2
    133c:	andeq	r0, r0, r5, lsr r3
    1340:	andeq	r1, r0, sl, lsr #11
    1344:	muleq	r1, r2, lr
    1348:	andeq	r1, r0, ip, lsr #11
    134c:	strdeq	r1, [r1], -r1	; <UNPREDICTABLE>
    1350:	andeq	r1, r0, lr, lsl #10
    1354:	andeq	r1, r0, ip, asr #10
    1358:	andeq	r1, r0, r6, asr r5
    135c:	muleq	r1, r1, lr
    1360:	andeq	r0, r0, ip, lsl r1
    1364:	andeq	r1, r1, r9, ror #28
    1368:	andeq	r0, r0, r4, lsr #2
    136c:	ldrdeq	r1, [r0], -r6
    1370:	strdeq	r1, [r0], -r8
    1374:	andeq	r1, r0, r6, ror #9
    1378:	andeq	r1, r0, r6, asr #9
    137c:			; <UNDEFINED> instruction: 0x000014b8
    1380:			; <UNDEFINED> instruction: 0x000014b4
    1384:	andeq	r1, r0, sl, lsr #9
    1388:	andeq	r1, r0, r2, ror r4
    138c:	bleq	3d4d0 <putsgent@@Base+0x3b158>
    1390:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1394:	strbtmi	fp, [sl], -r2, lsl #24
    1398:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    139c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    13a0:	ldrmi	sl, [sl], #776	; 0x308
    13a4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    13a8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    13ac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    13b0:			; <UNDEFINED> instruction: 0xf85a4b06
    13b4:	stmdami	r6, {r0, r1, ip, sp}
    13b8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    13bc:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    13c0:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    13c4:	strdeq	r1, [r1], -ip
    13c8:	andeq	r0, r0, ip, lsl #2
    13cc:	andeq	r0, r0, ip, lsr #2
    13d0:	andeq	r0, r0, r4, lsr r1
    13d4:	ldr	r3, [pc, #20]	; 13f0 <__assert_fail@plt+0x2bc>
    13d8:	ldr	r2, [pc, #20]	; 13f4 <__assert_fail@plt+0x2c0>
    13dc:	add	r3, pc, r3
    13e0:	ldr	r2, [r3, r2]
    13e4:	cmp	r2, #0
    13e8:	bxeq	lr
    13ec:	b	fc8 <__gmon_start__@plt>
    13f0:	ldrdeq	r1, [r1], -ip
    13f4:	andeq	r0, r0, r8, lsr #2
    13f8:	blmi	1d3418 <putsgent@@Base+0x1d10a0>
    13fc:	bmi	1d25e4 <putsgent@@Base+0x1d026c>
    1400:	addmi	r4, r3, #2063597568	; 0x7b000000
    1404:	andle	r4, r3, sl, ror r4
    1408:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    140c:	ldrmi	fp, [r8, -r3, lsl #2]
    1410:	svclt	0x00004770
    1414:	muleq	r1, r0, ip
    1418:	andeq	r1, r1, ip, lsl #25
    141c:			; <UNDEFINED> instruction: 0x00011ab8
    1420:	andeq	r0, r0, r4, lsl r1
    1424:	stmdbmi	r9, {r3, fp, lr}
    1428:	bmi	252610 <putsgent@@Base+0x250298>
    142c:	bne	252618 <putsgent@@Base+0x2502a0>
    1430:	svceq	0x00cb447a
    1434:			; <UNDEFINED> instruction: 0x01a1eb03
    1438:	andle	r1, r3, r9, asr #32
    143c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1440:	ldrmi	fp, [r8, -r3, lsl #2]
    1444:	svclt	0x00004770
    1448:	andeq	r1, r1, r4, ror #24
    144c:	andeq	r1, r1, r0, ror #24
    1450:	andeq	r1, r1, ip, lsl #21
    1454:	andeq	r0, r0, r8, lsr r1
    1458:	blmi	2ae880 <putsgent@@Base+0x2ac508>
    145c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1460:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1464:	blmi	26fa18 <putsgent@@Base+0x26d6a0>
    1468:	ldrdlt	r5, [r3, -r3]!
    146c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1470:			; <UNDEFINED> instruction: 0xf7ff6818
    1474:			; <UNDEFINED> instruction: 0xf7ffecf4
    1478:	blmi	1c137c <putsgent@@Base+0x1bf004>
    147c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1480:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1484:	andeq	r1, r1, lr, lsr #24
    1488:	andeq	r1, r1, ip, asr sl
    148c:	andeq	r0, r0, r0, lsl r1
    1490:	muleq	r1, r2, fp
    1494:	andeq	r1, r1, lr, lsl #24
    1498:	svclt	0x0000e7c4
    149c:	strlt	r2, [r8, #-10]
    14a0:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    14a4:			; <UNDEFINED> instruction: 0x4605b570
    14a8:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
    14ac:	blmi	72e2f4 <putsgent@@Base+0x72bf7c>
    14b0:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14b4:	andcs	r4, r5, #442368	; 0x6c000
    14b8:	ldrbtmi	r2, [r9], #-0
    14bc:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    14c0:	tstcs	r1, r9, lsl fp
    14c4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    14c8:	strtmi	r4, [r0], -r2, lsl #12
    14cc:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    14d0:	andcs	r4, r5, #360448	; 0x58000
    14d4:	ldrbtmi	r2, [r9], #-0
    14d8:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    14dc:			; <UNDEFINED> instruction: 0xf7ff4621
    14e0:	ldmdbmi	r3, {r1, r4, r9, sl, fp, sp, lr, pc}
    14e4:	andcs	r2, r0, r5, lsl #4
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:	strtmi	lr, [r1], -r2, lsl #26
    14f0:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    14f4:	andcs	r4, r5, #245760	; 0x3c000
    14f8:	ldrbtmi	r2, [r9], #-0
    14fc:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    1500:			; <UNDEFINED> instruction: 0xf7ff4621
    1504:	strtmi	lr, [r1], -r0, lsl #28
    1508:			; <UNDEFINED> instruction: 0xf7ff200a
    150c:			; <UNDEFINED> instruction: 0x4628edd8
    1510:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1514:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
    1518:	bfi	r6, ip, (invalid: 16:11)
    151c:	andeq	r1, r1, r2, lsl sl
    1520:	andeq	r0, r0, r4, lsr #2
    1524:	andeq	r1, r0, sl, lsl r1
    1528:	andeq	r0, r0, r0, lsr #2
    152c:	andeq	r1, r0, lr, lsl r1
    1530:	andeq	r1, r0, r4, asr r1
    1534:			; <UNDEFINED> instruction: 0x000011be
    1538:	andeq	r0, r0, r0, lsr r1
    153c:	blmi	1313e70 <putsgent@@Base+0x1311af8>
    1540:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    1544:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1548:	stclmi	6, cr4, [sl, #-48]	; 0xffffffd0
    154c:	movwls	r6, #6171	; 0x181b
    1550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1554:	hvclt	37965	; 0x944d
    1558:			; <UNDEFINED> instruction: 0xf0004606
    155c:	andls	pc, r0, sp, asr #21
    1560:	ldmdale	sl, {r0, r1, fp, sp}
    1564:			; <UNDEFINED> instruction: 0xf000e8df
    1568:	ldrbpl	r0, [r1, #-3331]	; 0xfffff2fd
    156c:	bmi	1092d94 <putsgent@@Base+0x1090a1c>
    1570:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    1574:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1578:	subsmi	r9, sl, r1, lsl #22
    157c:	andlt	sp, r2, r1, ror #2
    1580:	ldmdbmi	lr!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    1584:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1588:			; <UNDEFINED> instruction: 0xf7ff2000
    158c:	blmi	f3c85c <putsgent@@Base+0xf3a4e4>
    1590:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1594:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1598:	stmdacs	r1, {fp, ip, pc}
    159c:	ldmib	r4, {r0, r1, r4, r6, sl, fp, ip, lr, pc}^
    15a0:	addsmi	r3, sl, #805306368	; 0x30000000
    15a4:	ldmdbmi	r7!, {r0, r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}
    15a8:	andcs	r2, r0, r5, lsl #4
    15ac:			; <UNDEFINED> instruction: 0xf7ff4479
    15b0:			; <UNDEFINED> instruction: 0xf7ffeca0
    15b4:	blmi	cbc954 <putsgent@@Base+0xcba5dc>
    15b8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    15bc:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    15c0:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    15c4:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    15c8:	ldc2	0, cr15, [sl]
    15cc:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    15d0:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    15d4:	orrlt	r4, r8, r4, lsl #12
    15d8:	eorsle	r1, pc, r3, asr #24
    15dc:	and	r4, r1, sp, ror #12
    15e0:	andle	r3, r8, r1
    15e4:			; <UNDEFINED> instruction: 0xf7ff4628
    15e8:	addmi	lr, r4, #176, 24	; 0xb000
    15ec:	blls	35dd4 <putsgent@@Base+0x33a5c>
    15f0:	blcs	95fc <putsgent@@Base+0x7284>
    15f4:	strhcs	sp, [r1], -fp
    15f8:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    15fc:			; <UNDEFINED> instruction: 0xf0004630
    1600:	cmplt	r0, sp, asr #23	; <UNPREDICTABLE>
    1604:			; <UNDEFINED> instruction: 0xf7ff207e
    1608:	ldmdbmi	pc, {r1, r2, r4, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    160c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1610:	ldmdbmi	lr, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1614:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1618:	ldmdbmi	sp, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    161c:	ldmdavs	r2!, {r0, r1, r9, sl, lr}
    1620:			; <UNDEFINED> instruction: 0x46084479
    1624:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1628:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    162c:	ldmdami	r9, {r2, fp, sp, lr}
    1630:			; <UNDEFINED> instruction: 0xf7ff4478
    1634:	stccs	12, cr14, [r2], {150}	; 0x96
    1638:	rsbscs	fp, pc, ip, lsl #30
    163c:			; <UNDEFINED> instruction: 0xf7ff207e
    1640:			; <UNDEFINED> instruction: 0xf7ffec3a
    1644:	ldmdbmi	r4, {r3, r5, r6, sl, fp, sp, lr, pc}
    1648:	andcs	r2, r0, r5, lsl #4
    164c:			; <UNDEFINED> instruction: 0xf7ff4479
    1650:			; <UNDEFINED> instruction: 0xf7ffec50
    1654:	mulcs	r1, r6, ip
    1658:	stcl	7, cr15, [r2], {255}	; 0xff
    165c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    1660:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1664:			; <UNDEFINED> instruction: 0xf7ff2001
    1668:	svclt	0x0000ecbc
    166c:	andeq	r1, r1, ip, ror r9
    1670:	andeq	r0, r0, r8, lsl r1
    1674:	andeq	r1, r1, r8, ror #18
    1678:	andeq	r1, r1, sl, asr #18
    167c:	andeq	r1, r0, r2, ror #4
    1680:	andeq	r0, r0, r0, lsr r1
    1684:			; <UNDEFINED> instruction: 0x000012b0
    1688:	strdeq	r1, [r0], -r6
    168c:	andeq	r1, r0, sl, lsl #4
    1690:	andeq	r1, r0, r8, asr r2
    1694:	andeq	r1, r0, r8, asr r2
    1698:	andeq	r1, r0, ip, ror #3
    169c:	andeq	r1, r0, sl, asr #4
    16a0:			; <UNDEFINED> instruction: 0x4604b538
    16a4:			; <UNDEFINED> instruction: 0xf7ff2000
    16a8:	bicslt	lr, ip, r8, lsl ip
    16ac:	mrrcne	8, 10, r6, sl, cr3
    16b0:	stmdbvs	r1!, {r3, r4, ip, lr, pc}
    16b4:	andsle	r1, r5, sp, asr #24
    16b8:			; <UNDEFINED> instruction: 0x1c6a6965
    16bc:	orrslt	sp, r3, r2, lsl r0
    16c0:	andpl	pc, r7, #68, 4	; 0x40000004
    16c4:	eorcs	pc, lr, #204, 4	; 0xc000000c
    16c8:	strbne	r4, [r4, fp, lsl #8]
    16cc:	andne	pc, r0, #133120	; 0x20800
    16d0:	bl	ff112718 <putsgent@@Base+0xff1103a0>
    16d4:	bne	71175c <putsgent@@Base+0x70f3e4>
    16d8:	blle	d2174 <putsgent@@Base+0xcfdfc>
    16dc:	stcle	12, cr2, [ip], {1}
    16e0:			; <UNDEFINED> instruction: 0xb1bcd022
    16e4:	ldmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    16e8:	andcs	r4, r5, #24, 12	; 0x1800000
    16ec:			; <UNDEFINED> instruction: 0xf7ff4479
    16f0:	pop	{sl, fp, sp, lr, pc}
    16f4:			; <UNDEFINED> instruction: 0xf7ff4038
    16f8:	ldmdbmi	r1, {r0, r6, sl, fp, ip, sp, pc}
    16fc:	andcs	r2, r0, r5, lsl #4
    1700:			; <UNDEFINED> instruction: 0xf7ff4479
    1704:			; <UNDEFINED> instruction: 0x4622ebf6
    1708:	ldrhtmi	lr, [r8], -sp
    170c:	andcs	r4, r1, r1, lsl #12
    1710:	ldclt	7, cr15, [r6], {255}	; 0xff
    1714:	strtmi	r4, [r0], -fp, lsl #18
    1718:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    171c:	bl	ffa3f720 <putsgent@@Base+0xffa3d3a8>
    1720:	ldrhtmi	lr, [r8], -sp
    1724:	stclt	7, cr15, [sl], #-1020	; 0xfffffc04
    1728:	andcs	r4, r5, #114688	; 0x1c000
    172c:	ldrbtmi	r2, [r9], #-0
    1730:	bl	ff7bf734 <putsgent@@Base+0xff7bd3bc>
    1734:	ldrhtmi	lr, [r8], -sp
    1738:	stclt	7, cr15, [r0], #-1020	; 0xfffffc04
    173c:	andeq	r1, r0, r4, asr #3
    1740:	ldrdeq	r1, [r0], -r0
    1744:	andeq	r1, r0, r2, lsl #4
    1748:	andeq	r1, r0, sl, asr #3
    174c:			; <UNDEFINED> instruction: 0x212fb510
    1750:			; <UNDEFINED> instruction: 0xf7ff4604
    1754:	smlatblt	r8, lr, ip, lr
    1758:	ldclt	0, cr3, [r0, #-4]
    175c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1760:	subcs	fp, r0, r8, lsl #10
    1764:	stc2l	0, cr15, [r0], #-0
    1768:	andcs	r4, r0, #2048	; 0x800
    176c:	andsvs	r4, r8, fp, ror r4
    1770:	stclt	0, cr6, [r8, #-8]
    1774:	andeq	r1, r1, r4, lsr #18
    1778:	svcmi	0x00f0e92d
    177c:	blmi	152d9a0 <putsgent@@Base+0x152b628>
    1780:	movwls	r4, #21627	; 0x547b
    1784:	rsble	r2, r8, r0, lsl #18
    1788:	strmi	r4, [r7], -sp, lsl #12
    178c:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1790:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    1794:	strtmi	r4, [r8], -r4, lsl #12
    1798:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    179c:	cfstrsne	mvf4, [r1], #16
    17a0:	strcc	r9, [r1], #-260	; 0xfffffefc
    17a4:			; <UNDEFINED> instruction: 0xf0004608
    17a8:	smuadxls	r1, pc, ip	; <UNPREDICTABLE>
    17ac:			; <UNDEFINED> instruction: 0xf04f9904
    17b0:	andcs	r3, r1, #-67108861	; 0xfc000003
    17b4:	strls	r9, [r0], -r2, lsl #10
    17b8:			; <UNDEFINED> instruction: 0xf7ff4607
    17bc:	addmi	lr, r4, #46592	; 0xb600
    17c0:	teqcs	sp, r6, ror #2
    17c4:			; <UNDEFINED> instruction: 0xf7ff4638
    17c8:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    17cc:	blmi	10b5924 <putsgent@@Base+0x10b35ac>
    17d0:	bleq	1fc658 <putsgent@@Base+0x1fa2e0>
    17d4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    17d8:			; <UNDEFINED> instruction: 0xf1b8a800
    17dc:	subsle	r0, r1, r0, lsl #30
    17e0:	streq	pc, [r4], -sl, lsr #3
    17e4:			; <UNDEFINED> instruction: 0xf8562400
    17e8:	ldrbmi	r5, [sl], -r4, lsl #30
    17ec:	b	13d30d4 <putsgent@@Base+0x13d0d5c>
    17f0:	strtmi	r0, [r9], -r4, lsl #19
    17f4:	stc	7, cr15, [ip], {255}	; 0xff
    17f8:			; <UNDEFINED> instruction: 0xf815b928
    17fc:	blcs	d830 <putsgent@@Base+0xb4b8>
    1800:	blcs	f71468 <putsgent@@Base+0xf6f0f0>
    1804:	strcc	sp, [r1], #-45	; 0xffffffd3
    1808:	mvnle	r4, r4, asr #10
    180c:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    1810:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    1814:	ldreq	r6, [fp, -fp, rrx]
    1818:	tstcc	r4, r8, lsl pc
    181c:	eorvc	pc, r4, sl, asr #16
    1820:	movwcs	sp, #5
    1824:	andcc	pc, r1, sl, asr #16
    1828:	pop	{r0, r1, r2, ip, sp, pc}
    182c:	usub8mi	r8, r0, r0
    1830:			; <UNDEFINED> instruction: 0xf7ff3144
    1834:			; <UNDEFINED> instruction: 0x4682eb7e
    1838:	eorsle	r2, r2, r0, lsl #16
    183c:	blmi	a27c58 <putsgent@@Base+0xa258e0>
    1840:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    1844:	addsmi	r6, r1, #1638400	; 0x190000
    1848:			; <UNDEFINED> instruction: 0xf8c3bf08
    184c:	blmi	969854 <putsgent@@Base+0x9674dc>
    1850:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1854:	addeq	r6, r9, r8, lsl r0
    1858:			; <UNDEFINED> instruction: 0xf000e7e3
    185c:			; <UNDEFINED> instruction: 0x4607fc13
    1860:	strtmi	lr, [r8], -pc, lsr #15
    1864:	bl	6bf868 <putsgent@@Base+0x6bd4f0>
    1868:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    186c:			; <UNDEFINED> instruction: 0xf843681b
    1870:	andlt	r7, r7, r9
    1874:	svchi	0x00f0e8bd
    1878:	andlt	r4, r7, r8, lsr r6
    187c:	svcmi	0x00f0e8bd
    1880:	bllt	2bf884 <putsgent@@Base+0x2bd50c>
    1884:	tstcs	r4, r1, lsl #4
    1888:			; <UNDEFINED> instruction: 0xf8ca605a
    188c:	strb	r7, [r8, r0]
    1890:	rsbcs	r4, r4, #22528	; 0x5800
    1894:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    1898:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    189c:			; <UNDEFINED> instruction: 0xf7ff4478
    18a0:	ldmdbmi	r5, {r1, r3, r6, sl, fp, sp, lr, pc}
    18a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18a8:	bl	8bf8ac <putsgent@@Base+0x8bd534>
    18ac:	blmi	4e80c8 <putsgent@@Base+0x4e5d50>
    18b0:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    18b4:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    18b8:	movwcs	lr, #2517	; 0x9d5
    18bc:	rsbvs	r3, fp, r1, lsl #22
    18c0:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    18c4:	b	ffabf8c8 <putsgent@@Base+0xffabd550>
    18c8:	ldrdge	lr, [r0, -r5]
    18cc:	str	r0, [r8, r9, lsl #1]!
    18d0:	andeq	r1, r1, ip, lsr r7
    18d4:	andeq	r1, r0, lr, lsr #3
    18d8:			; <UNDEFINED> instruction: 0x000118bc
    18dc:	andeq	r1, r1, lr, ror r8
    18e0:	andeq	r0, r0, ip, lsr r1
    18e4:	andeq	r1, r1, r0, asr #16
    18e8:	andeq	r1, r1, r6, lsr #16
    18ec:	muleq	r0, r4, r1
    18f0:	andeq	r1, r0, lr, lsr #1
    18f4:	strheq	r1, [r0], -r4
    18f8:	andeq	r1, r0, r2, asr #1
    18fc:	andeq	r0, r0, r4, lsr #2
    1900:	svcmi	0x00f0e92d
    1904:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1908:	blhi	bcdc4 <putsgent@@Base+0xbaa4c>
    190c:	blmi	fd420c <putsgent@@Base+0xfd1e94>
    1910:			; <UNDEFINED> instruction: 0xf2ad447a
    1914:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    1918:			; <UNDEFINED> instruction: 0xf8cd681b
    191c:			; <UNDEFINED> instruction: 0xf04f3414
    1920:	stclle	3, cr0, [r8, #-0]
    1924:			; <UNDEFINED> instruction: 0xf1a14b3a
    1928:			; <UNDEFINED> instruction: 0xf8df0904
    192c:			; <UNDEFINED> instruction: 0xf04fa0e8
    1930:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    1934:	blmi	e26548 <putsgent@@Base+0xe241d0>
    1938:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    193c:	bcc	43d164 <putsgent@@Base+0x43adec>
    1940:	svcvs	0x0004f859
    1944:			; <UNDEFINED> instruction: 0xf7ff4630
    1948:			; <UNDEFINED> instruction: 0xf5b0eb58
    194c:	eorle	r6, pc, #128, 30	; 0x200
    1950:			; <UNDEFINED> instruction: 0x4630213d
    1954:	bl	15bf958 <putsgent@@Base+0x15bd5e0>
    1958:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    195c:			; <UNDEFINED> instruction: 0xf8dad03a
    1960:	ldrbmi	r4, [r5], -r0
    1964:	sub	fp, r8, r4, lsr #18
    1968:	svcmi	0x0004f855
    196c:	suble	r2, r4, r0, lsl #24
    1970:			; <UNDEFINED> instruction: 0xf7ff4620
    1974:	strtmi	lr, [r1], -r2, asr #22
    1978:	ldrtmi	r4, [r0], -r2, lsl #12
    197c:	bl	ff23f980 <putsgent@@Base+0xff23d608>
    1980:	mvnsle	r2, r0, lsl #16
    1984:	blne	fefecda0 <putsgent@@Base+0xfefeaa28>
    1988:	ldrtmi	r4, [r1], -r4, lsl #12
    198c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1990:			; <UNDEFINED> instruction: 0x4628463a
    1994:	b	fecbf998 <putsgent@@Base+0xfecbd620>
    1998:	bne	43d200 <putsgent@@Base+0x43ae88>
    199c:	strtmi	r2, [r0], -r5, lsl #4
    19a0:			; <UNDEFINED> instruction: 0xf7ff55ec
    19a4:	strtmi	lr, [sl], -r6, lsr #21
    19a8:	andcs	r4, r1, r1, lsl #12
    19ac:	bl	12bf9b0 <putsgent@@Base+0x12bd638>
    19b0:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    19b4:	bmi	6760cc <putsgent@@Base+0x673d54>
    19b8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    19bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19c0:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    19c4:	tstle	sp, sl, asr r0
    19c8:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    19cc:	blhi	bccc8 <putsgent@@Base+0xba950>
    19d0:	svchi	0x00f0e8bd
    19d4:			; <UNDEFINED> instruction: 0xac059a03
    19d8:	orrvs	pc, r0, #1325400064	; 0x4f000000
    19dc:	andlt	pc, r4, sp, asr #17
    19e0:			; <UNDEFINED> instruction: 0x46204619
    19e4:	andcs	r9, r1, #0, 4
    19e8:			; <UNDEFINED> instruction: 0xf7ff4493
    19ec:			; <UNDEFINED> instruction: 0xf8d9eb9e
    19f0:	strtmi	r1, [r0], -r0
    19f4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    19f8:			; <UNDEFINED> instruction: 0x4630e7da
    19fc:			; <UNDEFINED> instruction: 0xf7ff2100
    1a00:			; <UNDEFINED> instruction: 0xe7d5febb
    1a04:	b	fe1bfa08 <putsgent@@Base+0xfe1bd690>
    1a08:	andeq	r1, r1, ip, lsr #11
    1a0c:	andeq	r0, r0, r8, lsl r1
    1a10:	andeq	r1, r0, lr, asr #32
    1a14:	andeq	r1, r1, ip, lsl #14
    1a18:	andeq	r1, r0, sl, asr #32
    1a1c:	andeq	r1, r1, r2, lsl #10
    1a20:	mvnsmi	lr, #737280	; 0xb4000
    1a24:	bmi	c546ec <putsgent@@Base+0xc52374>
    1a28:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1a2c:			; <UNDEFINED> instruction: 0xf8d6681e
    1a30:			; <UNDEFINED> instruction: 0xf1b99000
    1a34:	suble	r0, r5, r0, lsl #30
    1a38:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    1a3c:	ldrbtmi	r4, [r8], #1591	; 0x637
    1a40:	ldrdmi	pc, [r0], -r8
    1a44:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    1a48:			; <UNDEFINED> instruction: 0xf855e047
    1a4c:	stccs	15, cr4, [r0], {4}
    1a50:	strtmi	sp, [r0], -r3, asr #32
    1a54:	b	ff43fa58 <putsgent@@Base+0xff43d6e0>
    1a58:	strmi	r4, [r2], -r1, lsr #12
    1a5c:			; <UNDEFINED> instruction: 0xf7ff4648
    1a60:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1a64:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    1a68:			; <UNDEFINED> instruction: 0x463bb153
    1a6c:			; <UNDEFINED> instruction: 0xf843685a
    1a70:	bcs	c688 <putsgent@@Base+0xa310>
    1a74:			; <UNDEFINED> instruction: 0xf8d7d1fa
    1a78:			; <UNDEFINED> instruction: 0xf1b99000
    1a7c:	bicsle	r0, pc, r0, lsl #30
    1a80:	mvnslt	r6, r5, lsr r8
    1a84:	ldrbtmi	r4, [pc], #-3867	; 1a8c <__assert_fail@plt+0x958>
    1a88:			; <UNDEFINED> instruction: 0xf1076bbc
    1a8c:	mvnslt	r0, r8, lsr r8
    1a90:			; <UNDEFINED> instruction: 0xf7ff4620
    1a94:			; <UNDEFINED> instruction: 0x4621eab2
    1a98:	strtmi	r4, [r8], -r2, lsl #12
    1a9c:	bl	e3faa0 <putsgent@@Base+0xe3d728>
    1aa0:	strmi	r2, [r3], -pc, lsr #2
    1aa4:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    1aa8:	b	feb3faac <putsgent@@Base+0xfeb3d734>
    1aac:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    1ab0:	ldrtmi	fp, [r3], -r3, asr #2
    1ab4:			; <UNDEFINED> instruction: 0xf843685a
    1ab8:	bcs	c6d0 <putsgent@@Base+0xa358>
    1abc:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1ac0:	mvnle	r2, r0, lsl #26
    1ac4:	mvnshi	lr, #12386304	; 0xbd0000
    1ac8:	svcmi	0x0004f858
    1acc:	bicsle	r2, pc, r0, lsl #24
    1ad0:	svcpl	0x0004f856
    1ad4:	bicsle	r2, r7, r0, lsl #26
    1ad8:			; <UNDEFINED> instruction: 0xf857e7f4
    1adc:			; <UNDEFINED> instruction: 0xf1b99f04
    1ae0:			; <UNDEFINED> instruction: 0xd1ad0f00
    1ae4:	svclt	0x0000e7cc
    1ae8:	muleq	r1, r4, r4
    1aec:	andeq	r0, r0, ip, lsr r1
    1af0:	andeq	r1, r1, r6, lsl #12
    1af4:			; <UNDEFINED> instruction: 0x000115be
    1af8:			; <UNDEFINED> instruction: 0x4605b570
    1afc:	strmi	r2, [ip], -r0
    1b00:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b04:	movwpl	pc, #29252	; 0x7244	; <UNPREDICTABLE>
    1b08:	msrcs	CPSR_fsx, #204, 4	; 0xc000000c
    1b0c:	andcc	pc, r0, #134144	; 0x20c00
    1b10:	ldmdane	r3, {r0, r6, r7, r8, r9, sl, ip}
    1b14:			; <UNDEFINED> instruction: 0x4323ebc1
    1b18:	eorsle	r2, r0, r0, lsl #24
    1b1c:	bcs	1c2ac <putsgent@@Base+0x19f34>
    1b20:	andcs	fp, r1, ip, asr #31
    1b24:	addsmi	r2, sl, #0
    1b28:	andcs	fp, r0, r8, asr #31
    1b2c:	teqle	r0, r0, lsl #16
    1b30:	cdpcs	8, 0, cr6, cr0, cr6, {5}
    1b34:	stcle	0, cr13, [r9, #-48]!	; 0xffffffd0
    1b38:	stmdacs	r0, {r5, r8, fp, sp, lr}
    1b3c:	stmibvs	r2!, {r0, r2, r3, r8, r9, fp, ip, lr, pc}
    1b40:	blle	28c348 <putsgent@@Base+0x289fd0>
    1b44:	strmi	r1, [sl], #-2097	; 0xfffff7cf
    1b48:	sfmle	f4, 4, [r6], {154}	; 0x9a
    1b4c:	ldcllt	0, cr2, [r0, #-8]!
    1b50:	ldmdavc	r1, {r1, r3, r5, r6, fp, sp, lr}
    1b54:	andsle	r2, r4, r8, ror r9
    1b58:	vmla.i8	d22, d2, d16
    1b5c:	addsmi	r7, r0, #-268435456	; 0xf0000000
    1b60:	andcs	fp, r0, #212, 30	; 0x350
    1b64:			; <UNDEFINED> instruction: 0xf1b02201
    1b68:	svclt	0x00083fff
    1b6c:	andeq	pc, r1, #66	; 0x42
    1b70:	ldrtmi	fp, [r0], #-2346	; 0xfffff6d6
    1b74:	svclt	0x00cc4298
    1b78:	andcs	r2, r1, r0
    1b7c:	andcs	fp, r0, r0, ror sp
    1b80:	ldmdavc	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    1b84:	bcs	9b90 <putsgent@@Base+0x7818>
    1b88:	ldfltp	f5, [r0, #-920]!	; 0xfffffc68
    1b8c:	mvnle	r1, r2, ror ip
    1b90:	andcs	fp, r3, r0, ror sp
    1b94:	svclt	0x0000bd70
    1b98:			; <UNDEFINED> instruction: 0xf7ffb538
    1b9c:	strmi	lr, [r4], -r6, ror #18
    1ba0:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba4:	tstlt	ip, r5, lsl #12
    1ba8:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    1bac:	pop	{r3, r5, r9, sl, lr}
    1bb0:			; <UNDEFINED> instruction: 0xf0004038
    1bb4:			; <UNDEFINED> instruction: 0x4620b99d
    1bb8:			; <UNDEFINED> instruction: 0xf8fef000
    1bbc:	rscsle	r2, r5, r0, lsl #16
    1bc0:	adcmi	r6, fp, #8585216	; 0x830000
    1bc4:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    1bc8:			; <UNDEFINED> instruction: 0x4604b570
    1bcc:	stmiavs	r0, {r2, r7, ip, sp, pc}^
    1bd0:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bd4:	andle	r3, r9, r1
    1bd8:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
    1bdc:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be0:	svclt	0x00183001
    1be4:	eorsle	r2, r4, r0
    1be8:	ldcllt	0, cr11, [r0, #-16]!
    1bec:	b	5bfbf0 <putsgent@@Base+0x5bd878>
    1bf0:	ldmdami	r9!, {r0, r1, r9, sl, lr}
    1bf4:	ldrbtmi	r6, [r8], #-2078	; 0xfffff7e2
    1bf8:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bfc:	andcs	r2, r6, r0, lsl #2
    1c00:	b	fbfc04 <putsgent@@Base+0xfbd88c>
    1c04:	suble	r2, r8, r0, lsl #16
    1c08:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1c10:	ldmdbmi	r2!, {r0, r1, r6, ip, lr, pc}
    1c14:	ldrbtmi	r2, [r9], #-6
    1c18:	b	cbfc1c <putsgent@@Base+0xcbd8a4>
    1c1c:	ldrtmi	r6, [r0], -r3, ror #17
    1c20:	movwls	r6, #14372	; 0x3824
    1c24:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c28:	tstcs	r1, sp, lsr #20
    1c2c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    1c30:	andmi	lr, r0, sp, asr #19
    1c34:			; <UNDEFINED> instruction: 0xf7ff2003
    1c38:			; <UNDEFINED> instruction: 0x4629ea1e
    1c3c:			; <UNDEFINED> instruction: 0xf7ff2006
    1c40:	strtmi	lr, [r8], -r0, lsr #20
    1c44:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c48:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c4c:	rscscc	pc, pc, pc, asr #32
    1c50:			; <UNDEFINED> instruction: 0xf7ffe7ca
    1c54:	strmi	lr, [r3], -r4, ror #19
    1c58:	ldmdavs	lr, {r1, r5, fp, lr}
    1c5c:			; <UNDEFINED> instruction: 0xf7ff4478
    1c60:	smlabbcs	r0, r0, r9, lr
    1c64:			; <UNDEFINED> instruction: 0xf7ff2006
    1c68:	teqlt	r0, #12, 20	; 0xc000
    1c6c:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c70:	tstlt	r0, #5242880	; 0x500000
    1c74:	andcs	r4, r6, ip, lsl r9
    1c78:			; <UNDEFINED> instruction: 0xf7ff4479
    1c7c:	stmdavs	r3!, {r1, r9, fp, sp, lr, pc}
    1c80:	movwls	r4, #13872	; 0x3630
    1c84:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c88:	tstcs	r1, r8, lsl sl
    1c8c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    1c90:	andcs	r9, r3, r0
    1c94:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c98:	stmiavs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1c9c:	stmdavs	r4!, {r4, r5, r9, sl, lr}
    1ca0:			; <UNDEFINED> instruction: 0xf7ff9303
    1ca4:	bmi	4bc2c4 <putsgent@@Base+0x4b9f4c>
    1ca8:	blls	ca0b4 <putsgent@@Base+0xc7d3c>
    1cac:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1cb0:	andcs	r4, r3, r0
    1cb4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cb8:	stmdavs	r3!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    1cbc:	movwls	r4, #13872	; 0x3630
    1cc0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc4:	tstcs	r1, fp, lsl #20
    1cc8:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    1ccc:	andcs	r9, r3, r0
    1cd0:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd4:	svclt	0x0000e7b8
    1cd8:	andeq	r0, r0, lr, lsr lr
    1cdc:	andeq	r0, r0, lr, ror fp
    1ce0:	andeq	r0, r0, lr, lsl #28
    1ce4:	andeq	r0, r0, r8, lsl #28
    1ce8:	andeq	r0, r0, ip, lsl fp
    1cec:	andeq	r0, r0, r2, ror #27
    1cf0:	muleq	r0, r0, sp
    1cf4:	andeq	r0, r0, r6, lsr #27
    1cf8:			; <UNDEFINED> instruction: 0x4604b570
    1cfc:	stmvs	r0, {r2, r7, ip, sp, pc}
    1d00:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d04:	andlt	fp, r4, r8, lsl #18
    1d08:			; <UNDEFINED> instruction: 0xf7ffbd70
    1d0c:	strmi	lr, [r3], -r8, lsl #19
    1d10:	ldmdavs	lr, {r1, r2, r3, r4, fp, lr}
    1d14:			; <UNDEFINED> instruction: 0xf7ff4478
    1d18:	tstcs	r0, r4, lsr #18
    1d1c:			; <UNDEFINED> instruction: 0xf7ff2006
    1d20:	tstlt	r8, #176, 18	; 0x2c0000
    1d24:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d28:	mvnslt	r4, r5, lsl #12
    1d2c:	andcs	r4, r6, r8, lsl r9
    1d30:			; <UNDEFINED> instruction: 0xf7ff4479
    1d34:	stmiavs	r3!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    1d38:	stmdavs	r4!, {r4, r5, r9, sl, lr}
    1d3c:			; <UNDEFINED> instruction: 0xf7ff9303
    1d40:	bmi	53c228 <putsgent@@Base+0x539eb0>
    1d44:	blls	ca150 <putsgent@@Base+0xc7dd8>
    1d48:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1d4c:	andcs	r4, r3, r0
    1d50:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d54:	andcs	r4, r6, r9, lsr #12
    1d58:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d5c:			; <UNDEFINED> instruction: 0xf7ff4628
    1d60:			; <UNDEFINED> instruction: 0xf7ffe89e
    1d64:			; <UNDEFINED> instruction: 0xf04fe92c
    1d68:			; <UNDEFINED> instruction: 0xe7cc30ff
    1d6c:	ldrtmi	r6, [r0], -r3, lsr #17
    1d70:	movwls	r6, #14372	; 0x3824
    1d74:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d78:	tstcs	r1, r7, lsl #20
    1d7c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    1d80:	andmi	lr, r0, sp, asr #19
    1d84:			; <UNDEFINED> instruction: 0xf7ff2003
    1d88:			; <UNDEFINED> instruction: 0xe7eae976
    1d8c:	andeq	r0, r0, r4, lsl #27
    1d90:	andeq	r0, r0, r4, ror #20
    1d94:	andeq	r0, r0, r8, asr sp
    1d98:	andeq	r0, r0, r2, lsr #26
    1d9c:			; <UNDEFINED> instruction: 0x4604b510
    1da0:			; <UNDEFINED> instruction: 0xff12f7ff
    1da4:	blle	10bdac <putsgent@@Base+0x109a34>
    1da8:			; <UNDEFINED> instruction: 0xf7ff4620
    1dac:	strbne	pc, [r0, r5, lsr #31]	; <UNPREDICTABLE>
    1db0:			; <UNDEFINED> instruction: 0xf04fbd10
    1db4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    1db8:	blmi	11546d0 <putsgent@@Base+0x1152358>
    1dbc:	push	{r1, r3, r4, r5, r6, sl, lr}
    1dc0:			; <UNDEFINED> instruction: 0x46804ff0
    1dc4:	ldrdlt	r5, [r5], r3
    1dc8:			; <UNDEFINED> instruction: 0xf8df201c
    1dcc:	ldmdavs	fp, {r3, r8, sp, pc}
    1dd0:			; <UNDEFINED> instruction: 0xf04f9303
    1dd4:			; <UNDEFINED> instruction: 0xf7ff0300
    1dd8:	ldrbtmi	lr, [sl], #2272	; 0x8e0
    1ddc:	rsble	r2, r5, r0, lsl #16
    1de0:			; <UNDEFINED> instruction: 0xf10d2400
    1de4:	strmi	r0, [r7], -r8, lsl #18
    1de8:	vst1.8	{d20-d22}, [pc :128], r6
    1dec:	strtmi	r7, [r0], -r0, lsl #23
    1df0:			; <UNDEFINED> instruction: 0x96024659
    1df4:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1df8:			; <UNDEFINED> instruction: 0xb3284604
    1dfc:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e00:			; <UNDEFINED> instruction: 0x4622465b
    1e04:	andvs	r4, r6, r9, lsr r6
    1e08:			; <UNDEFINED> instruction: 0xf8cd4605
    1e0c:	strbmi	r9, [r0], -r0
    1e10:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e14:	blls	b025c <putsgent@@Base+0xadee4>
    1e18:	ldrhtle	r4, [fp], -fp
    1e1c:	blcs	89bed0 <putsgent@@Base+0x899b58>
    1e20:			; <UNDEFINED> instruction: 0xf1bbd125
    1e24:	svclt	0x00384f80
    1e28:	bleq	fe2fc76c <putsgent@@Base+0xfe2fa3f4>
    1e2c:			; <UNDEFINED> instruction: 0xf1bbd3df
    1e30:			; <UNDEFINED> instruction: 0xd01c3fff
    1e34:	blcc	ffffdf78 <putsgent@@Base+0xffffbc00>
    1e38:	ldrbmi	r4, [r9], -r0, lsr #12
    1e3c:			; <UNDEFINED> instruction: 0xf7ff9602
    1e40:			; <UNDEFINED> instruction: 0x4604e878
    1e44:	bicsle	r2, r9, r0, lsl #16
    1e48:	andcs	r4, r5, #35840	; 0x8c00
    1e4c:			; <UNDEFINED> instruction: 0xf85a4923
    1e50:	ldrbtmi	r3, [r9], #-3
    1e54:			; <UNDEFINED> instruction: 0xf7ff681c
    1e58:	blmi	87bf90 <putsgent@@Base+0x879c18>
    1e5c:			; <UNDEFINED> instruction: 0x4602447b
    1e60:	strtmi	r2, [r0], -r1, lsl #2
    1e64:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e68:			; <UNDEFINED> instruction: 0xf7ff200d
    1e6c:			; <UNDEFINED> instruction: 0x4620e8ba
    1e70:			; <UNDEFINED> instruction: 0xf7ff2400
    1e74:			; <UNDEFINED> instruction: 0x4638e814
    1e78:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e7c:	blmi	5146e8 <putsgent@@Base+0x512370>
    1e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e84:	blls	dbef4 <putsgent@@Base+0xd9b7c>
    1e88:	tstle	ip, sl, asr r0
    1e8c:	andlt	r4, r5, r0, lsr #12
    1e90:	svchi	0x00f0e8bd
    1e94:			; <UNDEFINED> instruction: 0xf0004638
    1e98:	strmi	pc, [r3], -pc, lsl #22
    1e9c:	ldrmi	r4, [ip], -r0, lsr #12
    1ea0:	svc	0x00fcf7fe
    1ea4:			; <UNDEFINED> instruction: 0xf7fe4638
    1ea8:			; <UNDEFINED> instruction: 0xe7e7effa
    1eac:	andcs	r4, r5, #10240	; 0x2800
    1eb0:			; <UNDEFINED> instruction: 0xf85a490d
    1eb4:	ldrbtmi	r3, [r9], #-3
    1eb8:			; <UNDEFINED> instruction: 0xf7ff681c
    1ebc:	blmi	2fbf2c <putsgent@@Base+0x2f9bb4>
    1ec0:			; <UNDEFINED> instruction: 0x4602447b
    1ec4:			; <UNDEFINED> instruction: 0xf7ffe7cc
    1ec8:	svclt	0x0000e826
    1ecc:	andeq	r1, r1, r0, lsl #2
    1ed0:	andeq	r0, r0, r8, lsl r1
    1ed4:	andeq	r1, r1, r2, ror #1
    1ed8:	andeq	r0, r0, r4, lsr #2
    1edc:	andeq	r0, r0, r2, ror ip
    1ee0:	andeq	r0, r0, ip, ror ip
    1ee4:	andeq	r1, r1, ip, lsr r0
    1ee8:	andeq	r0, r0, lr, lsl #24
    1eec:	andeq	r0, r0, r8, lsl ip
    1ef0:	blmi	1154808 <putsgent@@Base+0x1152490>
    1ef4:	push	{r1, r3, r4, r5, r6, sl, lr}
    1ef8:			; <UNDEFINED> instruction: 0x46804ff0
    1efc:	ldrdlt	r5, [r5], r3
    1f00:			; <UNDEFINED> instruction: 0xf8df201c
    1f04:	ldmdavs	fp, {r3, r8, sp, pc}
    1f08:			; <UNDEFINED> instruction: 0xf04f9303
    1f0c:			; <UNDEFINED> instruction: 0xf7ff0300
    1f10:	ldrbtmi	lr, [sl], #2116	; 0x844
    1f14:	rsble	r2, r5, r0, lsl #16
    1f18:			; <UNDEFINED> instruction: 0xf10d2400
    1f1c:	strmi	r0, [r7], -r8, lsl #18
    1f20:	vst1.8	{d20-d22}, [pc :128], r6
    1f24:	strtmi	r7, [r0], -r0, lsl #23
    1f28:			; <UNDEFINED> instruction: 0x96024659
    1f2c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f30:			; <UNDEFINED> instruction: 0xb3284604
    1f34:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f38:			; <UNDEFINED> instruction: 0x4622465b
    1f3c:	andvs	r4, r6, r9, lsr r6
    1f40:			; <UNDEFINED> instruction: 0xf8cd4605
    1f44:	strbmi	r9, [r0], -r0
    1f48:	svc	0x007cf7fe
    1f4c:	blls	b0394 <putsgent@@Base+0xae01c>
    1f50:	ldrhtle	r4, [fp], -fp
    1f54:	blcs	89c008 <putsgent@@Base+0x899c90>
    1f58:			; <UNDEFINED> instruction: 0xf1bbd125
    1f5c:	svclt	0x00384f80
    1f60:	bleq	fe2fc8a4 <putsgent@@Base+0xfe2fa52c>
    1f64:			; <UNDEFINED> instruction: 0xf1bbd3df
    1f68:			; <UNDEFINED> instruction: 0xd01c3fff
    1f6c:	blcc	ffffe0b0 <putsgent@@Base+0xffffbd38>
    1f70:	ldrbmi	r4, [r9], -r0, lsr #12
    1f74:			; <UNDEFINED> instruction: 0xf7fe9602
    1f78:			; <UNDEFINED> instruction: 0x4604efdc
    1f7c:	bicsle	r2, r9, r0, lsl #16
    1f80:	andcs	r4, r5, #35840	; 0x8c00
    1f84:			; <UNDEFINED> instruction: 0xf85a4923
    1f88:	ldrbtmi	r3, [r9], #-3
    1f8c:			; <UNDEFINED> instruction: 0xf7fe681c
    1f90:	blmi	87de58 <putsgent@@Base+0x87bae0>
    1f94:			; <UNDEFINED> instruction: 0x4602447b
    1f98:	strtmi	r2, [r0], -r1, lsl #2
    1f9c:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fa0:			; <UNDEFINED> instruction: 0xf7ff200d
    1fa4:			; <UNDEFINED> instruction: 0x4620e81e
    1fa8:			; <UNDEFINED> instruction: 0xf7fe2400
    1fac:	shsub16mi	lr, r8, r8
    1fb0:	svc	0x0074f7fe
    1fb4:	blmi	514820 <putsgent@@Base+0x5124a8>
    1fb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1fbc:	blls	dc02c <putsgent@@Base+0xd9cb4>
    1fc0:	tstle	ip, sl, asr r0
    1fc4:	andlt	r4, r5, r0, lsr #12
    1fc8:	svchi	0x00f0e8bd
    1fcc:			; <UNDEFINED> instruction: 0xf0004638
    1fd0:			; <UNDEFINED> instruction: 0x4603fa73
    1fd4:	ldrmi	r4, [ip], -r0, lsr #12
    1fd8:	svc	0x0060f7fe
    1fdc:			; <UNDEFINED> instruction: 0xf7fe4638
    1fe0:	ubfx	lr, lr, #30, #8
    1fe4:	andcs	r4, r5, #10240	; 0x2800
    1fe8:			; <UNDEFINED> instruction: 0xf85a490d
    1fec:	ldrbtmi	r3, [r9], #-3
    1ff0:			; <UNDEFINED> instruction: 0xf7fe681c
    1ff4:	blmi	2fddf4 <putsgent@@Base+0x2fba7c>
    1ff8:			; <UNDEFINED> instruction: 0x4602447b
    1ffc:			; <UNDEFINED> instruction: 0xf7fee7cc
    2000:	svclt	0x0000ef8a
    2004:	andeq	r0, r1, r8, asr #31
    2008:	andeq	r0, r0, r8, lsl r1
    200c:	andeq	r0, r1, sl, lsr #31
    2010:	andeq	r0, r0, r4, lsr #2
    2014:	andeq	r0, r0, sl, lsr fp
    2018:	andeq	r0, r0, r0, asr fp
    201c:	andeq	r0, r1, r4, lsl #30
    2020:	ldrdeq	r0, [r0], -r6
    2024:	andeq	r0, r0, ip, ror #21
    2028:	addlt	fp, r5, r0, lsr r5
    202c:	svc	0x00b4f7fe
    2030:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    2034:	andlt	fp, r5, r8, lsl #2
    2038:	blmi	3f1500 <putsgent@@Base+0x3ef188>
    203c:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    2040:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2044:			; <UNDEFINED> instruction: 0xf7fe681d
    2048:	blmi	37dda0 <putsgent@@Base+0x37ba28>
    204c:	stmiapl	r3!, {r0, r1, ip, pc}^
    2050:	movwls	r6, #10267	; 0x281b
    2054:	svc	0x00e2f7fe
    2058:			; <UNDEFINED> instruction: 0xf7fe6800
    205c:	ldmib	sp, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    2060:	strmi	r3, [r1], -r2, lsl #4
    2064:	tstls	r0, r8, lsr #12
    2068:			; <UNDEFINED> instruction: 0xf7fe2101
    206c:	strdcs	lr, [sp], -r8
    2070:	svc	0x00b6f7fe
    2074:	andeq	r0, r1, sl, lsl #29
    2078:	andeq	r0, r0, r4, lsr #2
    207c:	andeq	r0, r0, lr, lsr #21
    2080:	andeq	r0, r0, r0, lsr #2
    2084:	addlt	fp, r3, r0, lsl #10
    2088:			; <UNDEFINED> instruction: 0xf7fe9001
    208c:			; <UNDEFINED> instruction: 0x3001efb6
    2090:			; <UNDEFINED> instruction: 0xffcaf7ff
    2094:	andlt	r9, r3, r1, lsl #18
    2098:	bl	140214 <putsgent@@Base+0x13de9c>
    209c:	svclt	0x0066f7fe
    20a0:	svcmi	0x00f8e92d
    20a4:			; <UNDEFINED> instruction: 0xf8d24688
    20a8:	ldrmi	fp, [r1], r0
    20ac:	strmi	r6, [r4], -sp, lsl #16
    20b0:	beq	3e1f4 <putsgent@@Base+0x3be7c>
    20b4:	streq	pc, [r1, -fp, lsl #2]
    20b8:			; <UNDEFINED> instruction: 0x463100be
    20bc:	biclt	r4, r4, r8, lsr #12
    20c0:			; <UNDEFINED> instruction: 0xb1b37823
    20c4:	svc	0x0034f7fe
    20c8:	mvnslt	r4, r5, lsl #12
    20cc:			; <UNDEFINED> instruction: 0x212c4406
    20d0:			; <UNDEFINED> instruction: 0xf8464620
    20d4:			; <UNDEFINED> instruction: 0xf8c84c04
    20d8:			; <UNDEFINED> instruction: 0xf8c95000
    20dc:			; <UNDEFINED> instruction: 0xf7fe7000
    20e0:			; <UNDEFINED> instruction: 0x4604ef92
    20e4:			; <UNDEFINED> instruction: 0xf804b118
    20e8:			; <UNDEFINED> instruction: 0xf8d8ab01
    20ec:	ldrtmi	r5, [fp], r0
    20f0:	ldrtmi	lr, [r1], -r0, ror #15
    20f4:			; <UNDEFINED> instruction: 0xf7fe4628
    20f8:			; <UNDEFINED> instruction: 0xb120ef1c
    20fc:			; <UNDEFINED> instruction: 0xf8402300
    2100:			; <UNDEFINED> instruction: 0xf8c8302b
    2104:	pop	{}	; <UNPREDICTABLE>
    2108:			; <UNDEFINED> instruction: 0xf8d88ff8
    210c:	ldrb	r5, [r4, r0]

00002110 <setsgent@@Base>:
    2110:	push	{r4, lr}
    2112:	ldr	r4, [pc, #32]	; (2134 <setsgent@@Base+0x24>)
    2114:	add	r4, pc
    2116:	ldr	r0, [r4, #0]
    2118:	cbz	r0, 2122 <setsgent@@Base+0x12>
    211a:	ldmia.w	sp!, {r4, lr}
    211e:	b.w	f20 <rewind@plt>
    2122:	ldr	r1, [pc, #20]	; (2138 <setsgent@@Base+0x28>)
    2124:	ldr	r0, [pc, #20]	; (213c <setsgent@@Base+0x2c>)
    2126:	add	r1, pc
    2128:	add	r0, pc
    212a:	blx	10ec <fopen64@plt>
    212e:	str	r0, [r4, #0]
    2130:	pop	{r4, pc}
    2132:	nop
    2134:	lsrs	r4, r0, #30
    2136:	movs	r1, r0
    2138:	lsrs	r6, r5, #7
    213a:	movs	r0, r0
    213c:	lsrs	r0, r6, #7
	...

00002140 <endsgent@@Base>:
    2140:	push	{r3, lr}
    2142:	ldr	r3, [pc, #20]	; (2158 <endsgent@@Base+0x18>)
    2144:	add	r3, pc
    2146:	ldr	r0, [r3, #0]
    2148:	cbz	r0, 214e <endsgent@@Base+0xe>
    214a:	blx	1068 <fclose@plt>
    214e:	ldr	r3, [pc, #12]	; (215c <endsgent@@Base+0x1c>)
    2150:	movs	r2, #0
    2152:	add	r3, pc
    2154:	str	r2, [r3, #0]
    2156:	pop	{r3, pc}
    2158:	lsrs	r4, r2, #29
    215a:	movs	r1, r0
    215c:	lsrs	r6, r0, #29
    215e:	movs	r1, r0

00002160 <sgetsgent@@Base>:
    2160:	ldr	r2, [pc, #248]	; (225c <sgetsgent@@Base+0xfc>)
    2162:	ldr	r3, [pc, #252]	; (2260 <sgetsgent@@Base+0x100>)
    2164:	add	r2, pc
    2166:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    216a:	sub	sp, #24
    216c:	ldr	r3, [r2, r3]
    216e:	mov	r6, r0
    2170:	ldr.w	r8, [pc, #240]	; 2264 <sgetsgent@@Base+0x104>
    2174:	ldr	r3, [r3, #0]
    2176:	str	r3, [sp, #20]
    2178:	mov.w	r3, #0
    217c:	blx	ff8 <strlen@plt>
    2180:	add	r8, pc
    2182:	ldr.w	r3, [r8, #24]
    2186:	ldr.w	r4, [r8, #20]
    218a:	adds	r7, r0, #1
    218c:	mov	r5, r0
    218e:	cmp	r3, r7
    2190:	bcs.n	21a2 <sgetsgent@@Base+0x42>
    2192:	mov	r0, r4
    2194:	mov	r1, r7
    2196:	blx	f30 <realloc@plt>
    219a:	mov	r4, r0
    219c:	cbz	r0, 21dc <sgetsgent@@Base+0x7c>
    219e:	strd	r0, r7, [r8, #20]
    21a2:	mov	r1, r6
    21a4:	mov	r2, r7
    21a6:	mov	r0, r4
    21a8:	movs	r6, #0
    21aa:	blx	1034 <strncpy@plt>
    21ae:	movs	r1, #10
    21b0:	mov	r0, r4
    21b2:	strb	r6, [r4, r5]
    21b4:	blx	10b0 <strrchr@plt>
    21b8:	cbz	r0, 21bc <sgetsgent@@Base+0x5c>
    21ba:	strb	r6, [r0, #0]
    21bc:	movs	r5, #0
    21be:	add	r6, sp, #4
    21c0:	mov	r7, r5
    21c2:	mov	r0, r4
    21c4:	str.w	r4, [r6], #4
    21c8:	movs	r1, #58	; 0x3a
    21ca:	adds	r5, #1
    21cc:	blx	1004 <strchr@plt>
    21d0:	mov	r4, r0
    21d2:	cbz	r0, 21e0 <sgetsgent@@Base+0x80>
    21d4:	cmp	r5, #3
    21d6:	strb.w	r7, [r4], #1
    21da:	ble.n	21c2 <sgetsgent@@Base+0x62>
    21dc:	movs	r0, #0
    21de:	b.n	2226 <sgetsgent@@Base+0xc6>
    21e0:	cmp	r5, #4
    21e2:	bne.n	21dc <sgetsgent@@Base+0x7c>
    21e4:	ldr	r5, [pc, #128]	; (2268 <sgetsgent@@Base+0x108>)
    21e6:	ldrd	r1, r2, [sp, #4]
    21ea:	add	r5, pc
    21ec:	ldr	r3, [r5, #28]
    21ee:	strd	r1, r2, [r5, #4]
    21f2:	cbnz	r3, 224a <sgetsgent@@Base+0xea>
    21f4:	ldr	r4, [pc, #116]	; (226c <sgetsgent@@Base+0x10c>)
    21f6:	add	r4, pc
    21f8:	ldr	r3, [r4, #36]	; 0x24
    21fa:	cbnz	r3, 223c <sgetsgent@@Base+0xdc>
    21fc:	ldr	r4, [pc, #112]	; (2270 <sgetsgent@@Base+0x110>)
    21fe:	ldr	r0, [sp, #12]
    2200:	add	r4, pc
    2202:	add.w	r2, r4, #28
    2206:	add.w	r1, r4, #32
    220a:	bl	20a0 <__assert_fail@plt+0xf6c>
    220e:	add.w	r2, r4, #36	; 0x24
    2212:	add.w	r1, r4, #40	; 0x28
    2216:	mov	r3, r0
    2218:	ldr	r0, [sp, #16]
    221a:	str	r3, [r4, #12]
    221c:	bl	20a0 <__assert_fail@plt+0xf6c>
    2220:	mov	r3, r0
    2222:	adds	r0, r4, #4
    2224:	str	r3, [r4, #16]
    2226:	ldr	r2, [pc, #76]	; (2274 <sgetsgent@@Base+0x114>)
    2228:	ldr	r3, [pc, #52]	; (2260 <sgetsgent@@Base+0x100>)
    222a:	add	r2, pc
    222c:	ldr	r3, [r2, r3]
    222e:	ldr	r2, [r3, #0]
    2230:	ldr	r3, [sp, #20]
    2232:	eors	r2, r3
    2234:	bne.n	2256 <sgetsgent@@Base+0xf6>
    2236:	add	sp, #24
    2238:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    223c:	ldr	r0, [r4, #40]	; 0x28
    223e:	movs	r5, #0
    2240:	str	r5, [r4, #36]	; 0x24
    2242:	blx	e9c <free@plt+0x4>
    2246:	str	r5, [r4, #40]	; 0x28
    2248:	b.n	21fc <sgetsgent@@Base+0x9c>
    224a:	ldr	r0, [r5, #32]
    224c:	str	r4, [r5, #28]
    224e:	blx	e9c <free@plt+0x4>
    2252:	str	r4, [r5, #32]
    2254:	b.n	21f4 <sgetsgent@@Base+0x94>
    2256:	blx	f14 <__stack_chk_fail@plt>
    225a:	nop
    225c:	lsrs	r0, r3, #21
    225e:	movs	r1, r0
    2260:	lsls	r0, r3, #4
    2262:	movs	r0, r0
    2264:	lsrs	r0, r3, #28
    2266:	movs	r1, r0
    2268:	lsrs	r6, r5, #26
    226a:	movs	r1, r0
    226c:	lsrs	r2, r4, #26
    226e:	movs	r1, r0
    2270:	lsrs	r0, r3, #26
    2272:	movs	r1, r0
    2274:	lsrs	r2, r2, #18
    2276:	movs	r1, r0

00002278 <fgetsgent@@Base>:
    2278:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    227c:	mov	r8, r0
    227e:	ldr	r4, [pc, #164]	; (2324 <fgetsgent@@Base+0xac>)
    2280:	add	r4, pc
    2282:	ldr	r3, [r4, #44]	; 0x2c
    2284:	cmp	r3, #0
    2286:	beq.n	2300 <fgetsgent@@Base+0x88>
    2288:	cmp.w	r8, #0
    228c:	beq.n	22fa <fgetsgent@@Base+0x82>
    228e:	ldr	r4, [pc, #152]	; (2328 <fgetsgent@@Base+0xb0>)
    2290:	mov	r2, r8
    2292:	add	r4, pc
    2294:	ldrd	r1, r0, [r4, #44]	; 0x2c
    2298:	bl	251c <putsgent@@Base+0x1a4>
    229c:	ldr	r5, [r4, #48]	; 0x30
    229e:	cmp	r5, r0
    22a0:	bne.n	22fa <fgetsgent@@Base+0x82>
    22a2:	ldr	r7, [pc, #136]	; (232c <fgetsgent@@Base+0xb4>)
    22a4:	add	r7, pc
    22a6:	b.n	22dc <fgetsgent@@Base+0x64>
    22a8:	blx	fec <feof@plt>
    22ac:	mov	r3, r0
    22ae:	mov	r0, r5
    22b0:	cbnz	r3, 2316 <fgetsgent@@Base+0x9e>
    22b2:	ldr	r6, [r7, #44]	; 0x2c
    22b4:	lsls	r6, r6, #1
    22b6:	mov	r1, r6
    22b8:	blx	f30 <realloc@plt>
    22bc:	mov	r5, r0
    22be:	cbz	r0, 22fa <fgetsgent@@Base+0x82>
    22c0:	strd	r6, r0, [r7, #44]	; 0x2c
    22c4:	blx	ff8 <strlen@plt>
    22c8:	mov	r2, r8
    22ca:	subs	r1, r6, r0
    22cc:	mov	r4, r0
    22ce:	adds	r0, r5, r0
    22d0:	bl	251c <putsgent@@Base+0x1a4>
    22d4:	ldr	r5, [r7, #48]	; 0x30
    22d6:	add	r4, r5
    22d8:	cmp	r0, r4
    22da:	bne.n	22fa <fgetsgent@@Base+0x82>
    22dc:	movs	r1, #10
    22de:	mov	r0, r5
    22e0:	blx	10b0 <strrchr@plt>
    22e4:	mov	r3, r0
    22e6:	mov	r0, r8
    22e8:	cmp	r3, #0
    22ea:	beq.n	22a8 <fgetsgent@@Base+0x30>
    22ec:	movs	r2, #0
    22ee:	strb	r2, [r3, #0]
    22f0:	mov	r0, r5
    22f2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    22f6:	b.w	2160 <sgetsgent@@Base>
    22fa:	movs	r0, #0
    22fc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2300:	mov.w	r0, #8192	; 0x2000
    2304:	blx	f98 <malloc@plt>
    2308:	str	r0, [r4, #48]	; 0x30
    230a:	cmp	r0, #0
    230c:	beq.n	22fa <fgetsgent@@Base+0x82>
    230e:	mov.w	r3, #8192	; 0x2000
    2312:	str	r3, [r4, #44]	; 0x2c
    2314:	b.n	2288 <fgetsgent@@Base+0x10>
    2316:	movs	r1, #10
    2318:	blx	10b0 <strrchr@plt>
    231c:	mov	r3, r0
    231e:	cmp	r0, #0
    2320:	beq.n	22f0 <fgetsgent@@Base+0x78>
    2322:	b.n	22ec <fgetsgent@@Base+0x74>
    2324:	lsrs	r0, r3, #24
    2326:	movs	r1, r0
    2328:	lsrs	r6, r0, #24
    232a:	movs	r1, r0
    232c:	lsrs	r4, r6, #23
    232e:	movs	r1, r0

00002330 <getsgent@@Base>:
    2330:	push	{r4, lr}
    2332:	ldr	r4, [pc, #28]	; (2350 <getsgent@@Base+0x20>)
    2334:	add	r4, pc
    2336:	ldr	r0, [r4, #0]
    2338:	cbz	r0, 2342 <getsgent@@Base+0x12>
    233a:	ldmia.w	sp!, {r4, lr}
    233e:	b.w	2278 <fgetsgent@@Base>
    2342:	bl	2110 <setsgent@@Base>
    2346:	ldr	r0, [r4, #0]
    2348:	ldmia.w	sp!, {r4, lr}
    234c:	b.w	2278 <fgetsgent@@Base>
    2350:	lsrs	r4, r4, #21
    2352:	movs	r1, r0

00002354 <getsgnam@@Base>:
    2354:	push	{r3, r4, r5, lr}
    2356:	mov	r5, r0
    2358:	bl	2110 <setsgent@@Base>
    235c:	b.n	2366 <getsgnam@@Base+0x12>
    235e:	ldr	r1, [r4, #0]
    2360:	blx	e50 <strcmp@plt>
    2364:	cbz	r0, 2372 <getsgnam@@Base+0x1e>
    2366:	bl	2330 <getsgent@@Base>
    236a:	mov	r4, r0
    236c:	mov	r0, r5
    236e:	cmp	r4, #0
    2370:	bne.n	235e <getsgnam@@Base+0xa>
    2372:	mov	r0, r4
    2374:	pop	{r3, r4, r5, pc}
    2376:	nop

00002378 <putsgent@@Base>:
    2378:	cmp	r0, #0
    237a:	it	ne
    237c:	cmpne	r1, #0
    237e:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2382:	beq.n	2470 <putsgent@@Base+0xf8>
    2384:	ldr.w	sl, [r0]
    2388:	mov	r5, r0
    238a:	mov	r7, r1
    238c:	mov	r0, sl
    238e:	blx	ff8 <strlen@plt>
    2392:	ldr.w	r9, [r5, #4]
    2396:	mov	r8, r0
    2398:	mov	r0, r9
    239a:	blx	ff8 <strlen@plt>
    239e:	ldr	r6, [r5, #8]
    23a0:	add	r0, r8
    23a2:	add.w	r4, r0, #10
    23a6:	cbz	r6, 23be <putsgent@@Base+0x46>
    23a8:	sub.w	fp, r6, #4
    23ac:	b.n	23b6 <putsgent@@Base+0x3e>
    23ae:	blx	ff8 <strlen@plt>
    23b2:	adds	r0, #1
    23b4:	add	r4, r0
    23b6:	ldr.w	r0, [fp, #4]!
    23ba:	cmp	r0, #0
    23bc:	bne.n	23ae <putsgent@@Base+0x36>
    23be:	ldr	r5, [r5, #12]
    23c0:	cbz	r5, 23d8 <putsgent@@Base+0x60>
    23c2:	sub.w	fp, r5, #4
    23c6:	b.n	23d0 <putsgent@@Base+0x58>
    23c8:	blx	ff8 <strlen@plt>
    23cc:	adds	r0, #1
    23ce:	add	r4, r0
    23d0:	ldr.w	r0, [fp, #4]!
    23d4:	cmp	r0, #0
    23d6:	bne.n	23c8 <putsgent@@Base+0x50>
    23d8:	mov	r0, r4
    23da:	blx	f98 <malloc@plt>
    23de:	mov	r4, r0
    23e0:	cmp	r0, #0
    23e2:	beq.n	2470 <putsgent@@Base+0xf8>
    23e4:	mov	r1, sl
    23e6:	mov	r2, r8
    23e8:	blx	ec0 <memcpy@plt>
    23ec:	add.w	r0, r4, r8
    23f0:	mov	r1, r9
    23f2:	adds	r0, #1
    23f4:	mov.w	r9, #58	; 0x3a
    23f8:	strb.w	r9, [r4, r8]
    23fc:	blx	ee4 <stpcpy@plt>
    2400:	mov	r3, r0
    2402:	strb.w	r9, [r0], #1
    2406:	ldr	r1, [r6, #0]
    2408:	cbz	r1, 246a <putsgent@@Base+0xf2>
    240a:	mov.w	r8, #44	; 0x2c
    240e:	b.n	2416 <putsgent@@Base+0x9e>
    2410:	strb.w	r8, [r3]
    2414:	ldr	r1, [r6, #0]
    2416:	blx	ee4 <stpcpy@plt>
    241a:	ldr.w	r2, [r6, #4]!
    241e:	mov	r3, r0
    2420:	mov	r1, r0
    2422:	adds	r0, #1
    2424:	cmp	r2, #0
    2426:	bne.n	2410 <putsgent@@Base+0x98>
    2428:	movs	r3, #58	; 0x3a
    242a:	strb	r3, [r1, #0]
    242c:	ldr	r1, [r5, #0]
    242e:	cbz	r1, 2446 <putsgent@@Base+0xce>
    2430:	movs	r6, #44	; 0x2c
    2432:	b.n	243a <putsgent@@Base+0xc2>
    2434:	strb.w	r6, [r0], #1
    2438:	ldr	r1, [r5, #0]
    243a:	blx	ee4 <stpcpy@plt>
    243e:	ldr.w	r3, [r5, #4]!
    2442:	cmp	r3, #0
    2444:	bne.n	2434 <putsgent@@Base+0xbc>
    2446:	movs	r3, #10
    2448:	movs	r6, #0
    244a:	strb	r3, [r0, #0]
    244c:	mov	r1, r7
    244e:	strb	r6, [r0, #1]
    2450:	mov	r0, r4
    2452:	bl	2564 <putsgent@@Base+0x1ec>
    2456:	mov	r5, r0
    2458:	adds	r3, r5, #1
    245a:	mov	r0, r4
    245c:	it	ne
    245e:	movne	r5, r6
    2460:	blx	e9c <free@plt+0x4>
    2464:	mov	r0, r5
    2466:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    246a:	mov	r1, r0
    246c:	adds	r0, r3, #2
    246e:	b.n	2428 <putsgent@@Base+0xb0>
    2470:	mov.w	r5, #4294967295	; 0xffffffff
    2474:	b.n	2464 <putsgent@@Base+0xec>
    2476:	nop
    2478:	push	{r3, r4, r5, lr}
    247a:	mov	r4, r0
    247c:	ldr	r0, [r0, #0]
    247e:	blx	e9c <free@plt+0x4>
    2482:	ldr	r5, [r4, #4]
    2484:	cbz	r5, 249c <putsgent@@Base+0x124>
    2486:	mov	r0, r5
    2488:	blx	ff8 <strlen@plt>
    248c:	movs	r1, #0
    248e:	mov	r2, r0
    2490:	mov	r0, r5
    2492:	blx	1028 <memset@plt>
    2496:	ldr	r0, [r4, #4]
    2498:	blx	e9c <free@plt+0x4>
    249c:	ldr	r0, [r4, #16]
    249e:	blx	e9c <free@plt+0x4>
    24a2:	ldr	r0, [r4, #20]
    24a4:	blx	e9c <free@plt+0x4>
    24a8:	ldr	r0, [r4, #24]
    24aa:	blx	e9c <free@plt+0x4>
    24ae:	mov	r0, r4
    24b0:	ldmia.w	sp!, {r3, r4, r5, lr}
    24b4:	b.w	e98 <free@plt>
    24b8:	push	{r3, r4, r5, lr}
    24ba:	movs	r1, #1
    24bc:	mov	r5, r0
    24be:	movs	r0, #28
    24c0:	blx	e2c <calloc@plt>
    24c4:	mov	r4, r0
    24c6:	cbz	r0, 250c <putsgent@@Base+0x194>
    24c8:	ldrd	r2, r3, [r5, #8]
    24cc:	ldr	r0, [r5, #0]
    24ce:	strd	r2, r3, [r4, #8]
    24d2:	blx	f08 <strdup@plt>
    24d6:	mov	r3, r0
    24d8:	str	r0, [r4, #0]
    24da:	cbz	r0, 2510 <putsgent@@Base+0x198>
    24dc:	ldr	r0, [r5, #4]
    24de:	blx	f08 <strdup@plt>
    24e2:	mov	r3, r0
    24e4:	str	r0, [r4, #4]
    24e6:	cbz	r0, 2510 <putsgent@@Base+0x198>
    24e8:	ldr	r0, [r5, #16]
    24ea:	blx	f08 <strdup@plt>
    24ee:	mov	r3, r0
    24f0:	str	r0, [r4, #16]
    24f2:	cbz	r0, 2510 <putsgent@@Base+0x198>
    24f4:	ldr	r0, [r5, #20]
    24f6:	blx	f08 <strdup@plt>
    24fa:	mov	r3, r0
    24fc:	str	r0, [r4, #20]
    24fe:	cbz	r0, 2510 <putsgent@@Base+0x198>
    2500:	ldr	r0, [r5, #24]
    2502:	blx	f08 <strdup@plt>
    2506:	mov	r3, r0
    2508:	str	r0, [r4, #24]
    250a:	cbz	r0, 2510 <putsgent@@Base+0x198>
    250c:	mov	r0, r4
    250e:	pop	{r3, r4, r5, pc}
    2510:	mov	r0, r4
    2512:	mov	r4, r3
    2514:	bl	2478 <putsgent@@Base+0x100>
    2518:	b.n	250c <putsgent@@Base+0x194>
    251a:	nop
    251c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2520:	subs	r5, r1, #0
    2522:	mov	r8, r0
    2524:	ble.n	255e <putsgent@@Base+0x1e6>
    2526:	mov	r6, r2
    2528:	mov	r4, r0
    252a:	movs	r7, #0
    252c:	mov	r1, r5
    252e:	mov	r2, r6
    2530:	mov	r0, r4
    2532:	blx	ea8 <fgets@plt>
    2536:	movs	r1, #92	; 0x5c
    2538:	cmp	r4, r0
    253a:	bne.n	2556 <putsgent@@Base+0x1de>
    253c:	blx	10b0 <strrchr@plt>
    2540:	subs	r4, r0, r4
    2542:	subs	r5, r5, r4
    2544:	cbz	r0, 255e <putsgent@@Base+0x1e6>
    2546:	ldrb	r3, [r0, #1]
    2548:	mov	r4, r0
    254a:	cmp	r3, #10
    254c:	bne.n	255e <putsgent@@Base+0x1e6>
    254e:	cmp	r5, #0
    2550:	ble.n	255e <putsgent@@Base+0x1e6>
    2552:	strb	r7, [r0, #0]
    2554:	b.n	252c <putsgent@@Base+0x1b4>
    2556:	cmp	r4, r8
    2558:	it	eq
    255a:	moveq.w	r8, #0
    255e:	mov	r0, r8
    2560:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2564:	push	{r3, r4, r5, lr}
    2566:	mov	r4, r0
    2568:	ldrb	r0, [r0, #0]
    256a:	cbz	r0, 2582 <putsgent@@Base+0x20a>
    256c:	mov	r5, r1
    256e:	b.n	2576 <putsgent@@Base+0x1fe>
    2570:	ldrb.w	r0, [r4, #1]!
    2574:	cbz	r0, 2582 <putsgent@@Base+0x20a>
    2576:	mov	r1, r5
    2578:	blx	10e0 <putc@plt>
    257c:	adds	r3, r0, #1
    257e:	bne.n	2570 <putsgent@@Base+0x1f8>
    2580:	pop	{r3, r4, r5, pc}
    2582:	movs	r0, #0
    2584:	pop	{r3, r4, r5, pc}
    2586:	nop
    2588:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    258c:	mov	r7, r0
    258e:	ldr	r6, [pc, #48]	; (25c0 <putsgent@@Base+0x248>)
    2590:	mov	r8, r1
    2592:	ldr	r5, [pc, #48]	; (25c4 <putsgent@@Base+0x24c>)
    2594:	mov	r9, r2
    2596:	add	r6, pc
    2598:	blx	e0c <calloc@plt-0x20>
    259c:	add	r5, pc
    259e:	subs	r6, r6, r5
    25a0:	asrs	r6, r6, #2
    25a2:	beq.n	25ba <putsgent@@Base+0x242>
    25a4:	subs	r5, #4
    25a6:	movs	r4, #0
    25a8:	ldr.w	r3, [r5, #4]!
    25ac:	adds	r4, #1
    25ae:	mov	r2, r9
    25b0:	mov	r1, r8
    25b2:	mov	r0, r7
    25b4:	blx	r3
    25b6:	cmp	r6, r4
    25b8:	bne.n	25a8 <putsgent@@Base+0x230>
    25ba:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    25be:	nop
    25c0:	lsrs	r2, r4, #32
    25c2:	movs	r1, r0
    25c4:	lsrs	r0, r3, #32
    25c6:	movs	r1, r0
    25c8:	bx	lr
    25ca:	nop

Disassembly of section .fini:

000025cc <.fini>:
    25cc:	push	{r3, lr}
    25d0:	pop	{r3, pc}
