###################################
idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# Poll the config_master.cfg_diagnostic_reset_status register
#  until it has a value indicating that all of the hardware
#  reset initialization writes have completed. 

wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0

#poll to Wait for reset to be done
poll config_master.cfg_diagnostic_reset_status 0x80000bff 0x80000bff 500
#poll to Wait for unit_idle to be done
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500

###################################
sai 7
wr hqm_sif_csr.HQM_CSR_CP_LO  0xfffffff7
sai 3
wr hqm_sif_csr.HQM_CSR_CP_HI  0xffffffff
wr hqm_sif_csr.HQM_CSR_RAC_LO 0xfffffff7
wr hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff
wr hqm_sif_csr.HQM_CSR_WAC_LO 0xfffffff7
wr hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff

###################################
wr hqm_pf_cfg_i.pm_cap_control_status.ps 3
idle 1000
wr hqm_pf_cfg_i.pm_cap_control_status.ps 0
idle 1000

###################################
rd hqm_sif_csr.HQM_CSR_CP_LO  0xfffffff7
rd hqm_sif_csr.HQM_CSR_CP_HI  0xffffffff
rd hqm_sif_csr.HQM_CSR_RAC_LO 0xfffffff7
rd hqm_sif_csr.HQM_CSR_RAC_HI 0xffffffff
rd hqm_sif_csr.HQM_CSR_WAC_LO 0xfffffff7
rd hqm_sif_csr.HQM_CSR_WAC_HI 0xffffffff

###################################
wr hqm_sif_csr.HQM_CSR_CP_LO  0x00000008
sai 7
wr hqm_sif_csr.HQM_CSR_CP_HI  0x00000000
wr hqm_sif_csr.HQM_CSR_RAC_LO 0x00000008
wr hqm_sif_csr.HQM_CSR_RAC_HI 0x00000000
wr hqm_sif_csr.HQM_CSR_WAC_LO 0x00000008
wr hqm_sif_csr.HQM_CSR_WAC_HI 0x00000000

###################################
wr hqm_pf_cfg_i.pm_cap_control_status.ps 3
idle 1000
wr hqm_pf_cfg_i.pm_cap_control_status.ps 0
idle 1000

###################################
rd hqm_sif_csr.HQM_CSR_CP_LO  0x00000008
rd hqm_sif_csr.HQM_CSR_CP_HI  0x00000000
rd hqm_sif_csr.HQM_CSR_RAC_LO 0x00000008
rd hqm_sif_csr.HQM_CSR_RAC_HI 0x00000000
rd hqm_sif_csr.HQM_CSR_WAC_LO 0x00000008
rd hqm_sif_csr.HQM_CSR_WAC_HI 0x00000000

