$date
  Thu Nov 13 12:20:00 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module types $end
$upscope $end
$scope module tb_lfsr_3bits $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # enable_lfsr $end
$var reg 1 $ load_seed $end
$var reg 3 % seed[2:0] $end
$comment indice_vector is not handled $end
$scope module uut $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( enable_lfsr $end
$var reg 1 ) load_seed $end
$var reg 3 * seed[2:0] $end
$comment indice_vector is not handled $end
$var reg 3 + reg[2:0] $end
$comment results is not handled $end
$var integer 32 , count $end
$var reg 1 - running $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
b001 %
0&
1'
0(
0)
b001 *
b001 +
b0 ,
0-
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0"
0&
0'
#25000000
1!
1&
#30000000
0!
0&
#35000000
1!
1$
1&
1)
#40000000
0!
0&
#45000000
1!
1#
0$
1&
1(
0)
1-
#50000000
0!
0&
#55000000
1!
1&
b100 +
b1 ,
#60000000
0!
0&
#65000000
1!
1&
b110 +
b10 ,
#70000000
0!
0&
#75000000
1!
1&
b111 +
b11 ,
#80000000
0!
0&
#85000000
1!
1&
b011 +
b100 ,
#90000000
0!
0&
#95000000
1!
1&
b101 +
b101 ,
#100000000
0!
0&
#105000000
1!
1&
b010 +
b110 ,
#110000000
0!
0&
#115000000
1!
1&
b001 +
0-
#120000000
0!
0&
#125000000
1!
0#
1&
0(
#130000000
0!
0&
#135000000
1!
1&
#140000000
0!
0&
#145000000
1!
1&
#150000000
0!
0&
#155000000
1!
1&
#160000000
0!
0&
