Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  1 11:13:06 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eje2_timing_summary_routed.rpt -pb eje2_timing_summary_routed.pb -rpx eje2_timing_summary_routed.rpx -warn_on_violation
| Design       : eje2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       4           
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CL (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.506ns (53.043%)  route 3.989ns (46.957%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     1.946 r  display_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.856     2.803    display_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.331     3.134 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.858     4.991    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.496 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.496    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.538ns (53.598%)  route 3.928ns (46.402%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     1.946 r  display_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.830     2.777    display_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.331     3.108 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.823     4.930    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.466 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.466    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.514ns (54.175%)  route 3.818ns (45.825%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.917 f  display_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.634     2.551    display_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.150     2.701 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.610    display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.332 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.332    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.531ns (55.066%)  route 3.697ns (44.934%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     1.946 r  display_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.763     2.710    display_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.331     3.041 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.699    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.229 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.229    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.513ns (56.503%)  route 3.474ns (43.497%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     1.946 r  display_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.531     2.477    display_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I1_O)        0.331     2.808 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.476    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.987 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.987    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.886ns  (logic 4.301ns (54.540%)  route 3.585ns (45.460%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.275     1.793    cuenta_IBUF[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.917 r  display_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.634     2.551    display_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.675 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.676     4.351    display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.886 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.886    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 4.156ns (54.857%)  route 3.420ns (45.143%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cuenta_reg[1]/Q
                         net (fo=9, routed)           3.420     3.898    cuenta_IBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.678     7.577 r  cuenta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.577    cuenta[1]
    N3                                                                r  cuenta[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 3.977ns (52.991%)  route 3.528ns (47.009%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  cuenta_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cuenta_reg[3]/Q
                         net (fo=9, routed)           3.528     3.984    cuenta_IBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.506 r  cuenta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.506    cuenta[3]
    L1                                                                r  cuenta[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.173ns (56.776%)  route 3.177ns (43.224%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cuenta_reg[0]/Q
                         net (fo=12, routed)          1.258     1.776    cuenta_IBUF[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     1.900 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.819    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.351 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.351    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.036ns (57.157%)  route 3.025ns (42.843%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cuenta_reg[0]/Q
                         net (fo=12, routed)          3.025     3.543    cuenta_IBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.061 r  cuenta_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.061    cuenta[0]
    P3                                                                r  cuenta[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  cuenta_reg[0]/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cuenta_reg[0]/Q
                         net (fo=12, routed)          0.192     0.356    cuenta_IBUF[0]
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.401 r  cuenta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.401    plusOp[0]
    SLICE_X64Y32         FDRE                                         r  cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cuenta_reg[2]/Q
                         net (fo=10, routed)          0.201     0.365    cuenta_IBUF[2]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.410 r  cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.410    plusOp[2]
    SLICE_X64Y23         FDRE                                         r  cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.654%)  route 0.496ns (70.346%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cuenta_reg[2]/Q
                         net (fo=10, routed)          0.347     0.511    cuenta_IBUF[2]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.556 r  cuenta[3]_i_1/O
                         net (fo=1, routed)           0.149     0.705    plusOp[3]
    SLICE_X65Y23         FDRE                                         r  cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.246ns (31.665%)  route 0.531ns (68.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cuenta_reg[1]/Q
                         net (fo=9, routed)           0.415     0.563    cuenta_IBUF[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.098     0.661 r  cuenta[1]_i_1/O
                         net (fo=1, routed)           0.116     0.777    plusOp[1]
    SLICE_X64Y23         FDRE                                         r  cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.422ns (73.137%)  route 0.522ns (26.863%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  cuenta_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cuenta_reg[3]/Q
                         net (fo=9, routed)           0.195     0.336    cuenta_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.708    display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.944 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.944    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.439ns (72.909%)  route 0.535ns (27.091%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cuenta_reg[2]/Q
                         net (fo=10, routed)          0.209     0.373    cuenta_IBUF[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.418 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.326     0.744    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.974 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.974    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.418ns (71.219%)  route 0.573ns (28.781%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  cuenta_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cuenta_reg[3]/Q
                         net (fo=9, routed)           0.130     0.271    cuenta_IBUF[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.316 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.759    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.992 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.992    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.445ns (71.415%)  route 0.579ns (28.585%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cuenta_reg[2]/Q
                         net (fo=10, routed)          0.209     0.373    cuenta_IBUF[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.418 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.370     0.788    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.024 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.024    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.466ns (70.367%)  route 0.617ns (29.633%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  cuenta_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cuenta_reg[3]/Q
                         net (fo=9, routed)           0.195     0.336    cuenta_IBUF[3]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.042     0.378 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.422     0.800    display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.283     2.083 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.083    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.421ns (67.520%)  route 0.683ns (32.480%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cuenta_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cuenta_reg[2]/Q
                         net (fo=10, routed)          0.347     0.511    cuenta_IBUF[2]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.556 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.892    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.104 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.104    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





