set ::env(PROJECT_NAME) ecg
set ::env(DESIGN_TOP) f3m_mult3
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ecg/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ecg/rtl/f3m.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
