{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449751456813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751456817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:44:16 2015 " "Processing started: Thu Dec 10 13:44:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751456817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449751456817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449751456817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449751457213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_3_wire_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_3_wire_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_3_wire_master-logic " "Found design unit 1: spi_3_wire_master-logic" {  } { { "spi_3_wire_master.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi_3_wire_master.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751467795 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_3_wire_master " "Found entity 1: spi_3_wire_master" {  } { { "spi_3_wire_master.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi_3_wire_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751467795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449751467795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-logic " "Found design unit 1: spi-logic" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751467797 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449751467797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449751467797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449751467827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_value spi.vhd(36) " "VHDL Signal Declaration warning at spi.vhd(36): used implicit default value for signal \"address_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449751467828 "|spi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_n spi.vhd(40) " "Verilog HDL or VHDL warning at spi.vhd(40): object \"ss_n\" assigned a value but never read" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data spi.vhd(42) " "Verilog HDL or VHDL warning at spi.vhd(42): object \"rx_data\" assigned a value but never read" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "send_nread spi.vhd(45) " "VHDL Signal Declaration warning at spi.vhd(45): used explicit default value for signal \"send_nread\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_s spi.vhd(48) " "VHDL Signal Declaration warning at spi.vhd(48): used explicit default value for signal \"o_s\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uni spi.vhd(50) " "VHDL Signal Declaration warning at spi.vhd(50): used explicit default value for signal \"uni\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slp spi.vhd(51) " "VHDL Signal Declaration warning at spi.vhd(51): used explicit default value for signal \"slp\" because signal was never assigned a value" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1449751467829 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi.vhd(91) " "VHDL Process Statement warning at spi.vhd(91): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467830 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slp spi.vhd(171) " "VHDL Process Statement warning at spi.vhd(171): signal \"slp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467831 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o_s spi.vhd(172) " "VHDL Process Statement warning at spi.vhd(172): signal \"o_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467831 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address spi.vhd(173) " "VHDL Process Statement warning at spi.vhd(173): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address spi.vhd(174) " "VHDL Process Statement warning at spi.vhd(174): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uni spi.vhd(175) " "VHDL Process Statement warning at spi.vhd(175): signal \"uni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slp spi.vhd(176) " "VHDL Process Statement warning at spi.vhd(176): signal \"slp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"test\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spi_cmd spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"spi_cmd\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spi_data spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"spi_data\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs spi.vhd(140) " "VHDL Process Statement warning at spi.vhd(140): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1449751467832 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs spi.vhd(140) " "Inferred latch for \"cs\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[0\] spi.vhd(140) " "Inferred latch for \"spi_data\[0\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[1\] spi.vhd(140) " "Inferred latch for \"spi_data\[1\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[2\] spi.vhd(140) " "Inferred latch for \"spi_data\[2\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[3\] spi.vhd(140) " "Inferred latch for \"spi_data\[3\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[4\] spi.vhd(140) " "Inferred latch for \"spi_data\[4\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[5\] spi.vhd(140) " "Inferred latch for \"spi_data\[5\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[6\] spi.vhd(140) " "Inferred latch for \"spi_data\[6\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[7\] spi.vhd(140) " "Inferred latch for \"spi_data\[7\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[8\] spi.vhd(140) " "Inferred latch for \"spi_data\[8\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467834 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[9\] spi.vhd(140) " "Inferred latch for \"spi_data\[9\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[10\] spi.vhd(140) " "Inferred latch for \"spi_data\[10\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_data\[11\] spi.vhd(140) " "Inferred latch for \"spi_data\[11\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[0\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[0\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[1\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[1\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[2\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[2\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[3\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[3\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[4\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[4\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_cmd\[5\] spi.vhd(140) " "Inferred latch for \"spi_cmd\[5\]\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable spi.vhd(140) " "Inferred latch for \"enable\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test spi.vhd(140) " "Inferred latch for \"test\" at spi.vhd(140)" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449751467835 "|spi"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "adc_sdot adc_sdo spi.vhd(19) " "Bidirectional port \"adc_sdo\" at spi.vhd(19) has a one-way connection to bidirectional port \"adc_sdot\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751467837 "|spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_3_wire_master spi_3_wire_master:st7735 " "Elaborating entity \"spi_3_wire_master\" for hierarchy \"spi_3_wire_master:st7735\"" {  } { { "spi.vhd" "st7735" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449751467852 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "adc_sdot~synth " "Node \"adc_sdot~synth\"" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751468533 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1449751468533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs VCC " "Pin \"cs\" is stuck at VCC" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449751468534 "|spi|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "convst VCC " "Pin \"convst\" is stuck at VCC" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449751468534 "|spi|convst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449751468534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449751468626 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "adc_sdi sdio " "Output pin \"adc_sdi\" driven by bidirectional pin \"sdio\" cannot be tri-stated" {  } { { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 20 -1 0 } } { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 14 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1449751468789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449751468852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449751468996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449751468996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449751469057 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449751469057 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449751469057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449751469057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449751469057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751469082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:44:29 2015 " "Processing ended: Thu Dec 10 13:44:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751469082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751469082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751469082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449751469082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449751471279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751471284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:44:30 2015 " "Processing started: Thu Dec 10 13:44:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751471284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449751471284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449751471284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449751471388 ""}
{ "Info" "0" "" "Project  = spi" {  } {  } 0 0 "Project  = spi" 0 0 "Fitter" 0 0 1449751471388 ""}
{ "Info" "0" "" "Revision = spi" {  } {  } 0 0 "Revision = spi" 0 0 "Fitter" 0 0 1449751471388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449751471539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"spi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449751471545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449751471594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449751471594 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449751472041 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449751472059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449751472153 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1449751472367 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1449751478856 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 88 global CLKCTRL_G12 " "clk~inputCLKENA0 with 88 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1449751478907 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1449751478907 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751478941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449751478944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449751478945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449751478946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449751478947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449751478947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449751478948 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449751479665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi.sdc " "Synopsys Design Constraints File file not found: 'spi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449751479666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449751479666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449751479671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449751479672 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449751479672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449751479691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449751479691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449751479691 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751479728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449751487523 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1449751487736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751488532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449751489472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449751490435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751490435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449751492073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449751500270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449751500270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751502631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449751502632 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449751502632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1449751503978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449751504144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449751504760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449751504896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449751506141 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449751509620 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "adc_sdo a permanently disabled " "Pin adc_sdo has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { adc_sdo } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_sdo" } } } } { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/" { { 0 { 0 ""} 0 6 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449751509859 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "adc_sdot a permanently enabled " "Pin adc_sdot has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { adc_sdot } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_sdot" } } } } { "spi.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/spi.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/" { { 0 { 0 ""} 0 5 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1449751509859 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1449751509859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/output_files/spi.fit.smsg " "Generated suppressed messages file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/output_files/spi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449751509916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1859 " "Peak virtual memory: 1859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751510756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:45:10 2015 " "Processing ended: Thu Dec 10 13:45:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751510756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751510756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751510756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449751510756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449751512869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751512874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:45:12 2015 " "Processing started: Thu Dec 10 13:45:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751512874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449751512874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449751512874 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449751519530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751521493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:45:21 2015 " "Processing ended: Thu Dec 10 13:45:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751521493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751521493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751521493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449751521493 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449751522136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449751523694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751523699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:45:23 2015 " "Processing started: Thu Dec 10 13:45:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751523699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449751523699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spi -c spi " "Command: quartus_sta spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449751523699 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1449751523804 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449751524572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449751524620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449751524620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449751525527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi.sdc " "Synopsys Design Constraints File file not found: 'spi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449751525687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449751525687 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.wait_between_sent state.wait_between_sent " "create_clock -period 1.000 -name state.wait_between_sent state.wait_between_sent" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.send_spi state.send_spi " "create_clock -period 1.000 -name state.send_spi state.send_spi" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.wait_input state.wait_input " "create_clock -period 1.000 -name state.wait_input state.wait_input" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1449751525691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525692 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449751525693 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1449751525706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449751525729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449751525729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.639 " "Worst-case setup slack is -4.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.639            -300.015 clk  " "   -4.639            -300.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472              -3.472 state.send_spi  " "   -3.472              -3.472 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.281              -6.926 state.wait_input  " "   -3.281              -6.926 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.942              -1.942 state.wait_between_sent  " "   -1.942              -1.942 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751525732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.043 " "Worst-case hold slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.060 clk  " "   -0.043              -0.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 state.wait_input  " "    0.302               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 state.wait_between_sent  " "    0.648               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.622               0.000 state.send_spi  " "    2.622               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751525737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751525740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751525759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -68.563 clk  " "   -0.538             -68.563 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 state.send_spi  " "    0.333               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 state.wait_input  " "    0.399               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 state.wait_between_sent  " "    0.422               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751525763 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1449751525798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449751525856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449751527674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449751527838 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449751527838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.551 " "Worst-case setup slack is -4.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.551            -292.285 clk  " "   -4.551            -292.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624              -3.624 state.send_spi  " "   -3.624              -3.624 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405              -6.929 state.wait_input  " "   -3.405              -6.929 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877              -1.877 state.wait_between_sent  " "   -1.877              -1.877 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751527844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.336 " "Worst-case hold slack is -0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -1.377 clk  " "   -0.336              -1.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 state.wait_input  " "    0.121               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 state.wait_between_sent  " "    0.527               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.673               0.000 state.send_spi  " "    2.673               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751527856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751527867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751527872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -69.217 clk  " "   -0.538             -69.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 state.send_spi  " "    0.297               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 state.wait_between_sent  " "    0.362               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 state.wait_input  " "    0.364               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751527877 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1449751527902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449751528216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449751529263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449751529349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449751529349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.894 " "Worst-case setup slack is -1.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.894            -118.424 clk  " "   -1.894            -118.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055              -1.055 state.send_spi  " "   -1.055              -1.055 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -2.434 state.wait_input  " "   -0.963              -2.434 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -0.782 state.wait_between_sent  " "   -0.782              -0.782 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.038 " "Worst-case hold slack is 0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 clk  " "    0.038               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 state.wait_input  " "    0.234               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 state.wait_between_sent  " "    0.369               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255               0.000 state.send_spi  " "    1.255               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751529366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751529372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.105 " "Worst-case minimum pulse width slack is -0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -8.926 clk  " "   -0.105              -8.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 state.wait_input  " "    0.398               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 state.send_spi  " "    0.458               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 state.wait_between_sent  " "    0.473               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529379 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1449751529431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529926 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1449751529928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449751529928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.621 " "Worst-case setup slack is -1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -95.164 clk  " "   -1.621             -95.164 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -1.002 state.send_spi  " "   -1.002              -1.002 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -2.121 state.wait_input  " "   -0.910              -2.121 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -0.661 state.wait_between_sent  " "   -0.661              -0.661 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.130 " "Worst-case hold slack is -0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.212 clk  " "   -0.130              -0.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 state.wait_input  " "    0.163               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 state.wait_between_sent  " "    0.304               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 state.send_spi  " "    1.222               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751529947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449751529953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.101 " "Worst-case minimum pulse width slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -8.663 clk  " "   -0.101              -8.663 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 state.wait_input  " "    0.416               0.000 state.wait_input " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 state.send_spi  " "    0.453               0.000 state.send_spi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 state.wait_between_sent  " "    0.465               0.000 state.wait_between_sent " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449751529959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449751531467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449751531467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1040 " "Peak virtual memory: 1040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751531560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:45:31 2015 " "Processing ended: Thu Dec 10 13:45:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751531560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751531560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751531560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449751531560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449751533733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449751533738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 13:45:33 2015 " "Processing started: Thu Dec 10 13:45:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449751533738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449751533738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi -c spi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449751533738 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1449751534806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi.vho C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/simulation/modelsim/ simulation " "Generated file spi.vho in folder \"C:/Users/Daichi/hubiC/ELN/FPGA/Projects/SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449751535016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449751535099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 13:45:35 2015 " "Processing ended: Thu Dec 10 13:45:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449751535099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449751535099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449751535099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449751535099 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449751535755 ""}
