****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:30 2023
****************************************

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   1.757
  Critical Path Slack:                    0.707
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   0.735
  Critical Path Slack:                    1.335
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   1.948
  Critical Path Slack:                    0.845
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   1.786
  Critical Path Slack:                    0.530
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_pclk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.182
  Critical Path Slack:                    0.274
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.186
  Critical Path Slack:                    0.230
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.442
  Critical Path Slack:                    0.230
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.357
  Critical Path Slack:                    0.149
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     14
  min_capacitance Count:                     16
  max_transition Count:                       5
  sequential_clock_pulse_width Cost:     -0.097
  max_capacitance Cost:                -185.872
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.132
  Total DRC Cost:                      -187.525
  ---------------------------------------------

1
