/*
 * linux/include/s4x.h
 *
 *  Copyright (C) 2003-2007 Samsung Electronics
 *  Author: seongkoo.cheong@samsung.com
 *
 */

#ifndef __S4LX_H
#define __S4LX_H

typedef volatile u8	S4LX_REG8;
typedef volatile u16	S4LX_REG16;
typedef volatile u32	S4LX_REG32;

typedef struct {
	S4LX_REG32	ULCON;
	S4LX_REG32	UCON;
	S4LX_REG32	UFCON;
	S4LX_REG32	UMCON;
	S4LX_REG32	UTRSTAT;
	S4LX_REG32	UERSTAT;
	S4LX_REG32	UFSTAT;
	S4LX_REG32	UMSTAT;
	S4LX_REG32	UTXH;
	S4LX_REG32	URXH;
	S4LX_REG32	UBRDIV;
}/*__attribute__((__packed__))*/ S4LX_UART;

typedef struct {
	S4LX_REG32	PCIHID;
	S4LX_REG32	PCIHSC;
	S4LX_REG32	PCIHCODE;
	S4LX_REG32	PCIHLINE;
	S4LX_REG32	PCIHBAR0;
	S4LX_REG32	PCIHBAR1;
	S4LX_REG32	PCIHBAR2;
	S4LX_REG32	res1[4];
	S4LX_REG32	PCIHCISP;
	S4LX_REG32	PCIHSSID;
	S4LX_REG32	res2[1];
	S4LX_REG32	PCIHCAP;
	S4LX_REG32	PCIHLTIT;
	S4LX_REG32	PCIHTIMER;
	S4LX_REG32	res3[38];
	S4LX_REG32	PCIHPMR0;
	S4LX_REG32	PCIHPMR1;
	S4LX_REG32	res4[7];
	S4LX_REG32	PCICON;
	S4LX_REG32	PCISET;
	S4LX_REG32	PCIINTEN;
	S4LX_REG32	PCIINTST;
	S4LX_REG32	PCIINTAD;
	S4LX_REG32	PCIBATAPM;
	S4LX_REG32	PCIBATAPI;
	S4LX_REG32	PCIRCC;
	S4LX_REG32	PCIDIAG0;
	S4LX_REG32	PCIDIAG1;
	S4LX_REG32	PCIBELAP;
	S4LX_REG32	PCIBELPA;
	S4LX_REG32	PCIMAIL0;
	S4LX_REG32	PCIMAIL1;
	S4LX_REG32	PCIMAIL2;
	S4LX_REG32	PCIMAIL3;
	S4LX_REG32	PCIBATPA0;
	S4LX_REG32	PCIBAM0;
	S4LX_REG32	PCIBATPA1;
	S4LX_REG32	PCIBAM1;
	S4LX_REG32	PCIBATPA2;
	S4LX_REG32	PCIBAM2;
	S4LX_REG32	PCISWAP;
	S4LX_REG32	PCCARDEVT;
	S4LX_REG32	PCCARDEVM;
	S4LX_REG32	PCCARDPRS;
	S4LX_REG32	PCCARDFEV;
	S4LX_REG32	PCCARDCON;
	S4LX_REG32	PCCARD16C;
	S4LX_REG32	PCCARD16M;
	S4LX_REG32	PCCARD16I;
	S4LX_REG32	PDMACON0;
	S4LX_REG32	PDMASRC0;
	S4LX_REG32	PDMADST0;
	S4LX_REG32	PDMACNT0;
	S4LX_REG32	PDMARUN0;
	S4LX_REG32	PDMACON1;
	S4LX_REG32	PDMASRC1;
	S4LX_REG32	PDMADST1;
	S4LX_REG32	PDMACNT1;
	S4LX_REG32	PDMARUN1;
}/*__attribute__((__packed__))*/ S4LX_PCI;

typedef struct {
	S4LX_REG32	TMCON0;
	S4LX_REG32	TMDATA0;
	S4LX_REG32	TMCNT0;
	S4LX_REG32	TMDMASEL;
	S4LX_REG32	TMCON1;
	S4LX_REG32	TMDATA1;
	S4LX_REG32	TMCNT1;
	S4LX_REG32	res1;
	S4LX_REG32	TMCON2;
	S4LX_REG32	TMDATA2;
	S4LX_REG32	TMCNT2;
	S4LX_REG32	res2;
	S4LX_REG32	TMSTAT;
}/*__attribute__((__packed__))*/ S4LX_TIMER;

 
typedef struct {
	S4LX_REG32	DDRPLLCON;
	S4LX_REG32	MODCON;
	S4LX_REG32	FCLKCON;
	S4LX_REG32	HCLKCON;
	S4LX_REG32	PCLKCON;
	S4LX_REG32	CLKMOD;
	S4LX_REG32	LDTCNT;
	S4LX_REG32	RSETCON;
	S4LX_REG32	TESTCON;
	S4LX_REG32	RESPTIM;
	S4LX_REG32	USB_PCI_SET;
	S4LX_REG32	SOFTRES;
	S4LX_REG32	ECLKCON;
	S4LX_REG32	ARMPLLCON;
	S4LX_REG32	DDRLOCATON_ADDR;
}/*__attribute__((__packed__))*/ S4LX_CLOCK_POWER;

typedef struct {
	S4LX_REG32	WTPSV;
	S4LX_REG32	WTCON;
	S4LX_REG32	WTCNT;
}/*__attribute__((__packed__))*/ S4LX_WATCHDOG;

typedef struct {
	S4LX_REG32	RTCCON;
	S4LX_REG32	RTCRST;
	S4LX_REG32	RTCALM;
	S4LX_REG32	ALMSEC;
	S4LX_REG32	ALMMIN;
	S4LX_REG32	ALMHOUR;
	S4LX_REG32	ALMDATE;
	S4LX_REG32	ALMDAY;
	S4LX_REG32	ALMMON;
	S4LX_REG32	ALMYEAR;
	S4LX_REG32	BCDSEC;
	S4LX_REG32	BCDMIN;
	S4LX_REG32	BCDHOUR;
	S4LX_REG32	BCDDATE;
	S4LX_REG32	BCDDAY;
	S4LX_REG32	BCDMON;
	S4LX_REG32	BCDYEAR;
	S4LX_REG32	RTCIM;
	S4LX_REG32	RTCPEND;
} S4LX_RTC;

#endif /* __S4LX_H */
