<stg><name>sha_stream</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
<literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="11" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="15" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %store_ln144 = store i32 1732584193, i32 0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %store_ln149 = store i32 0, i32 %sha_info_count_lo

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %store_ln150 = store i32 0, i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:16 %store_ln201 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:8 %call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %store_ln145 = store i32 4023233417, i32 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln146 = store i32 2562383102, i32 2

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln196"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:8 %call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %store_ln147 = store i32 271733878, i32 3

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln148 = store i32 3285377520, i32 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln216 = br void %for.inc21

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc21:0 %j_1 = load i2 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2">
<![CDATA[
for.inc21:1 %trunc_ln216 = trunc i2 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc21:2 %icmp_ln216 = icmp_eq  i2 %j_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc21:3 %add_ln216 = add i2 %j_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc21:4 %br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="2">
<![CDATA[
for.inc21.split:0 %zext_ln216 = zext i2 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc21.split:4 %in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="in_i_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
for.inc21.split:5 %i = load i1 %in_i_addr

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end23:0 %lo_bit_count = load i32 %sha_info_count_lo

]]></Node>
<StgValue><ssdm name="lo_bit_count"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end23:1 %hi_bit_count = load i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="hi_bit_count"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end23:2 %count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="6">
<![CDATA[
for.end23:3 %zext_ln174 = zext i6 %count

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end23:4 %count_1 = add i7 %zext_ln174, i7 1

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="6">
<![CDATA[
for.end23:5 %zext_ln179 = zext i6 %count

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end23:6 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end23:7 %sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="sha_info_data_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end23:8 %store_ln179 = store i32 128, i4 %sha_info_data_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end23:9 %icmp_ln181 = icmp_ugt  i7 %count_1, i7 56

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end23:10 %add_ln61 = add i4 %trunc_ln, i4 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end23:11 %br_ln181 = br i1 %icmp_ln181, void %if.else.i, void %if.then.i22

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
for.inc21.split:1 %tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln216, i13 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc21.split:2 %speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln217"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc21.split:3 %specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln216"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
for.inc21.split:5 %i = load i1 %in_i_addr

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc21.split:6 %sha_info_count_lo_load = load i32 %sha_info_count_lo

]]></Node>
<StgValue><ssdm name="sha_info_count_lo_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:7 %shl_ln155 = shl i32 %i, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln155"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:8 %add_ln155 = add i32 %sha_info_count_lo_load, i32 %shl_ln155

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc21.split:9 %icmp_ln155 = icmp_ult  i32 %add_ln155, i32 %sha_info_count_lo_load

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc21.split:10 %br_ln155 = br i1 %icmp_ln155, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i:0 %sha_info_count_hi_load = load i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="sha_info_count_hi_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:1 %add_ln156 = add i32 %sha_info_count_hi_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:2 %store_ln156 = store i32 %add_ln156, i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:3 %br_ln157 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i:0 %store_ln158 = store i32 %add_ln155, i32 %sha_info_count_lo

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i:1 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %i, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="3">
<![CDATA[
if.end.i:2 %zext_ln159 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:3 %sha_info_count_hi_load_1 = load i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="sha_info_count_hi_load_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:4 %add_ln159 = add i32 %sha_info_count_hi_load_1, i32 %zext_ln159

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end.i:5 %store_ln159 = store i32 %add_ln159, i32 %sha_info_count_hi

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i:6 %tmp_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %i, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i:7 %icmp_ln162 = icmp_sgt  i26 %tmp_3, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:8 %br_ln162 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i:0 %count_assign_1 = phi i32 %i, void %if.end.i, i32 %add_ln167, void %local_memcpy.exit.i

]]></Node>
<StgValue><ssdm name="count_assign_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i:1 %idx = phi i32 0, void %if.end.i, i32 %add_ln162, void %local_memcpy.exit.i

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:2 %tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_assign_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
while.body.i:3 %icmp_ln162_1 = icmp_sgt  i26 %tmp_4, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:4 %br_ln162 = br i1 %icmp_ln162_1, void %while.end.loopexit.i, void %while.body.i.split

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="32">
<![CDATA[
while.body.i.split:0 %trunc_ln162 = trunc i32 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.split:1 %speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 128, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln163"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.split:2 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.split:3 %br_ln79 = br void %while.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32">
<![CDATA[
while.end.loopexit.i:0 %trunc_ln162_1 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.end.loopexit.i:1 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
while.end.loopexit.i:2 %and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
while.end.loopexit.i:3 %zext_ln72 = zext i6 %trunc_ln162_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.loopexit.i:4 %select_ln72 = select i1 %icmp_ln162, i32 %zext_ln72, i32 %i

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
while.end.loopexit.i:5 %select_ln72_1 = select i1 %icmp_ln162, i14 %and_ln, i14 0

]]></Node>
<StgValue><ssdm name="select_ln72_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.loopexit.i:6 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln72, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.loopexit.i:7 %sub_ln76 = sub i32 0, i32 %select_ln72

]]></Node>
<StgValue><ssdm name="sub_ln76"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.end.loopexit.i:8 %tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln76, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="30">
<![CDATA[
while.end.loopexit.i:9 %zext_ln76 = zext i30 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
while.end.loopexit.i:10 %sub_ln76_1 = sub i31 0, i31 %zext_ln76

]]></Node>
<StgValue><ssdm name="sub_ln76_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.end.loopexit.i:11 %tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln72, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="30">
<![CDATA[
while.end.loopexit.i:12 %zext_ln76_1 = zext i30 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
while.end.loopexit.i:13 %m_1 = select i1 %tmp_5, i31 %sub_ln76_1, i31 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit.i:14 %br_ln79 = br void %while.body.i25.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
while.body.i.i:0 %idx25 = phi i7 0, void %while.body.i.split, i7 %add_ln79, void %while.body.i.i.split

]]></Node>
<StgValue><ssdm name="idx25"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
while.body.i.i:1 %idx27 = phi i5 0, void %while.body.i.split, i5 %add_ln79_1, void %while.body.i.i.split

]]></Node>
<StgValue><ssdm name="idx27"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i.i:2 %icmp_ln79 = icmp_eq  i5 %idx27, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i.i:4 %add_ln79_1 = add i5 %idx27, i5 1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i:5 %br_ln79 = br i1 %icmp_ln79, void %while.body.i.i.split, void %local_memcpy.exit.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="7">
<![CDATA[
while.body.i.i.split:1 %zext_ln79_1 = zext i7 %idx25

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:4 %add_ln73 = add i14 %zext_ln79_1, i14 %trunc_ln162

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:5 %add_ln73_2 = add i14 %tmp_9, i14 %add_ln73

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="14">
<![CDATA[
while.body.i.i.split:6 %zext_ln73 = zext i14 %add_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i.split:7 %p2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:8 %or_ln82 = or i14 %add_ln73, i14 1

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:9 %add_ln82 = add i14 %tmp_9, i14 %or_ln82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="14">
<![CDATA[
while.body.i.i.split:10 %zext_ln82 = zext i14 %add_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i.split:11 %p2_1 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="p2_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:12 %p2_load = load i14 %p2

]]></Node>
<StgValue><ssdm name="p2_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:17 %p2_1_load = load i14 %p2_1

]]></Node>
<StgValue><ssdm name="p2_1_load"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i.i.split:26 %add_ln79 = add i7 %idx25, i7 4

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
local_memcpy.exit.i:0 %call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
local_memcpy.exit.i:1 %add_ln167 = add i32 %count_assign_1, i32 4294967232

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
local_memcpy.exit.i:2 %add_ln162 = add i32 %idx, i32 64

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:12 %p2_load = load i14 %p2

]]></Node>
<StgValue><ssdm name="p2_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:13 %or_ln83 = or i14 %add_ln73, i14 2

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:14 %add_ln83 = add i14 %tmp_9, i14 %or_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="14">
<![CDATA[
while.body.i.i.split:15 %zext_ln83 = zext i14 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i.split:16 %p2_2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="p2_2"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:17 %p2_1_load = load i14 %p2_1

]]></Node>
<StgValue><ssdm name="p2_1_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:18 %or_ln84 = or i14 %add_ln73, i14 3

]]></Node>
<StgValue><ssdm name="or_ln84"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i.i.split:19 %add_ln84 = add i14 %tmp_9, i14 %or_ln84

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
while.body.i.i.split:20 %zext_ln84 = zext i14 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i.split:21 %p2_3 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="p2_3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:22 %p2_2_load = load i14 %p2_2

]]></Node>
<StgValue><ssdm name="p2_2_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:23 %p2_3_load = load i14 %p2_3

]]></Node>
<StgValue><ssdm name="p2_3_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="5">
<![CDATA[
while.body.i.i.split:0 %zext_ln79 = zext i5 %idx27

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i.split:2 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i.split:3 %p1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:22 %p2_2_load = load i14 %p2_2

]]></Node>
<StgValue><ssdm name="p2_2_load"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="14">
<![CDATA[
while.body.i.i.split:23 %p2_3_load = load i14 %p2_3

]]></Node>
<StgValue><ssdm name="p2_3_load"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
while.body.i.i.split:24 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_3_load, i8 %p2_2_load, i8 %p2_1_load, i8 %p2_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
while.body.i.i.split:25 %store_ln86 = store i32 %tmp, i4 %p1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.i.split:27 %br_ln79 = br void %while.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
local_memcpy.exit.i:0 %call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
local_memcpy.exit.i:3 %br_ln162 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i25.i:0 %idx30 = phi i32 0, void %while.end.loopexit.i, i32 %add_ln79_2, void %while.body.i25.i.split

]]></Node>
<StgValue><ssdm name="idx30"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
while.body.i25.i:1 %idx32 = phi i5 0, void %while.end.loopexit.i, i5 %add_ln79_3, void %while.body.i25.i.split

]]></Node>
<StgValue><ssdm name="idx32"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="5">
<![CDATA[
while.body.i25.i:2 %zext_ln79_3 = zext i5 %idx32

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
while.body.i25.i:3 %icmp_ln79_1 = icmp_slt  i31 %zext_ln79_3, i31 %m_1

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i25.i:4 %add_ln79_3 = add i5 %idx32, i5 1

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i25.i:5 %br_ln79 = br i1 %icmp_ln79_1, void %sha_update.exit.loopexit, void %while.body.i25.i.split

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="32">
<![CDATA[
while.body.i25.i.split:1 %trunc_ln79 = trunc i32 %idx30

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:5 %add_ln73_1 = add i14 %trunc_ln79, i14 %select_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:6 %add_ln73_3 = add i14 %tmp_9, i14 %add_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:7 %zext_ln73_1 = zext i14 %add_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i25.i.split:8 %p2_4 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="p2_4"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:9 %or_ln82_1 = or i14 %add_ln73_1, i14 1

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:10 %add_ln82_1 = add i14 %tmp_9, i14 %or_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:11 %zext_ln82_1 = zext i14 %add_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i25.i.split:12 %p2_5 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="p2_5"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:13 %p2_4_load = load i14 %p2_4

]]></Node>
<StgValue><ssdm name="p2_4_load"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:18 %p2_5_load = load i14 %p2_5

]]></Node>
<StgValue><ssdm name="p2_5_load"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i25.i.split:27 %add_ln79_2 = add i32 %idx30, i32 4

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
sha_update.exit.loopexit:0 %store_ln201 = store i2 %add_ln216, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
sha_update.exit.loopexit:1 %br_ln216 = br void %for.inc21

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="175" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:13 %p2_4_load = load i14 %p2_4

]]></Node>
<StgValue><ssdm name="p2_4_load"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:14 %or_ln83_1 = or i14 %add_ln73_1, i14 2

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:15 %add_ln83_1 = add i14 %tmp_9, i14 %or_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:16 %zext_ln83_1 = zext i14 %add_ln83_1

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i25.i.split:17 %p2_6 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="p2_6"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:18 %p2_5_load = load i14 %p2_5

]]></Node>
<StgValue><ssdm name="p2_5_load"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:19 %or_ln84_1 = or i14 %add_ln73_1, i14 3

]]></Node>
<StgValue><ssdm name="or_ln84_1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
while.body.i25.i.split:20 %add_ln84_1 = add i14 %tmp_9, i14 %or_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:21 %zext_ln84_1 = zext i14 %add_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i25.i.split:22 %p2_7 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="p2_7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:23 %p2_6_load = load i14 %p2_6

]]></Node>
<StgValue><ssdm name="p2_6_load"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:24 %p2_7_load = load i14 %p2_7

]]></Node>
<StgValue><ssdm name="p2_7_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
while.body.i25.i.split:0 %zext_ln79_2 = zext i5 %idx32

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i25.i.split:2 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i25.i.split:3 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i25.i.split:4 %p1_1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="p1_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:23 %p2_6_load = load i14 %p2_6

]]></Node>
<StgValue><ssdm name="p2_6_load"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="14">
<![CDATA[
while.body.i25.i.split:24 %p2_7_load = load i14 %p2_7

]]></Node>
<StgValue><ssdm name="p2_7_load"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
while.body.i25.i.split:25 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_7_load, i8 %p2_6_load, i8 %p2_5_load, i8 %p2_4_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
while.body.i25.i.split:26 %store_ln86 = store i32 %tmp_1, i4 %p1_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
while.body.i25.i.split:28 %br_ln79 = br void %while.body.i25.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else.i:0 %sub_ln58 = sub i7 55, i7 %zext_ln174

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.else.i:1 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln58, i32 6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else.i:2 %sub_ln58_1 = sub i7 0, i7 %sub_ln58

]]></Node>
<StgValue><ssdm name="sub_ln58_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:3 %trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58_1, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln58_2"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="5">
<![CDATA[
if.else.i:4 %sext_ln58 = sext i5 %trunc_ln58_2

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="6">
<![CDATA[
if.else.i:5 %zext_ln58 = zext i6 %sext_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else.i:6 %sub_ln58_2 = sub i7 0, i7 %zext_ln58

]]></Node>
<StgValue><ssdm name="sub_ln58_2"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:7 %trunc_ln58_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="trunc_ln58_3"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="5">
<![CDATA[
if.else.i:8 %sext_ln58_1 = sext i5 %trunc_ln58_3

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="6">
<![CDATA[
if.else.i:9 %zext_ln58_1 = zext i6 %sext_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
if.else.i:10 %select_ln58 = select i1 %tmp_2, i7 %sub_ln58_2, i7 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.else.i:11 %call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="208" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="4" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.else.i:11 %call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:12 %br_ln0 = br void %sha_final.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i22:0 %trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 5, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.i22:1 %m = xor i4 %trunc_ln1, i4 15

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i22:2 %call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="213" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i22:2 %call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="214" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i22:3 %call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i22:3 %call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="216" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i22:4 %call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i22:4 %call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
if.then.i22:5 %br_ln0 = br void %sha_final.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
sha_final.exit:0 %store_ln189 = store i32 %hi_bit_count, i32 14

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
sha_final.exit:1 %store_ln190 = store i32 %lo_bit_count, i32 15

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="221" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
sha_final.exit:2 %call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="222" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
sha_final.exit:2 %call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="223" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sha_final.exit:3 %call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="224" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
sha_final.exit:3 %call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
sha_final.exit:4 %ret_ln229 = ret

]]></Node>
<StgValue><ssdm name="ret_ln229"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
