C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Microsemi\Projects\cariomart_cc\synthesis   -part A2F200M3F  -package FBGA484  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Microsemi\Projects\cariomart_cc\synthesis\synlog\report\cariomart_toplevel_fpga_mapper.xml  -top_level_module  cariomart_toplevel  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Microsemi\Projects\cariomart_cc\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.edn   -freq 100.000   -tcl  C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\mss_tshell_syn.sdc  C:\Microsemi\Projects\cariomart_cc\synthesis\synwork\cariomart_toplevel_prem.srd  -sap  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.sap  -otap  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.tap  -omap  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v  -sap  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.sap  -ologparam  C:\Microsemi\Projects\cariomart_cc\synthesis\syntmp\cariomart_toplevel.plg  -osyn  C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srm  -prjdir  C:\Microsemi\Projects\cariomart_cc\synthesis\  -prjname  cariomart_toplevel_syn  -log  C:\Microsemi\Projects\cariomart_cc\synthesis\synlog\cariomart_toplevel_fpga_mapper.srr 
rc:0 success:1 runtime:1
file:C:\Microsemi\Projects\cariomart_cc\synthesis\scratchproject.prs|io:o|time:1575432804|size:2918|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.edn|io:o|time:1575432808|size:214100|exec:0
file:C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\mss_tshell_syn.sdc|io:i|time:1575432780|size:198|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\synwork\cariomart_toplevel_prem.srd|io:i|time:1575432807|size:29811|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.sap|io:o|time:1575432807|size:942|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.tap|io:o|time:0|size:0|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.map|io:o|time:1575432808|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v|io:i|time:1487963250|size:72817|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.sap|io:o|time:1575432807|size:942|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\syntmp\cariomart_toplevel.plg|io:o|time:1575432808|size:772|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srm|io:o|time:1575432808|size:66169|exec:0
file:C:\Microsemi\Projects\cariomart_cc\synthesis\synlog\cariomart_toplevel_fpga_mapper.srr|io:o|time:1575432808|size:45139|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_proasic.exe|io:i|time:1479395834|size:10978304|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479397240|size:14125056|exec:1
