<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>
defines: 
time_elapsed: 2.192s
ram usage: 45808 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpaec865nm/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:2</a>: No timescale set for &#34;main&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:31</a>: No timescale set for &#34;TEST&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:31</a>: Compile module &#34;work@TEST&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:2</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:13</a>: Compile generate block &#34;work@main.loop[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:13</a>: Compile generate block &#34;work@main.loop[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:13</a>: Compile generate block &#34;work@main.loop[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:13</a>: Compile generate block &#34;work@main.loop[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v:2</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpaec865nm/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpaec865nm/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpaec865nm/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@TEST, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:31, parent:work@main
   |vpiDefName:work@TEST
   |vpiFullName:work@TEST
   |vpiPort:
   \_port: (in), line:31
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:31
         |vpiName:in
         |vpiFullName:work@TEST.in
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:31
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:31
         |vpiName:out
         |vpiFullName:work@TEST.out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:32
     |vpiRhs:
     \_operation: , line:32
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (in), line:32
         |vpiName:in
         |vpiFullName:work@TEST.in
     |vpiLhs:
     \_ref_obj: (out), line:32
       |vpiName:out
       |vpiFullName:work@TEST.out
   |vpiNet:
   \_logic_net: (in), line:31
   |vpiNet:
   \_logic_net: (out), line:31
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:2, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:18
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:19
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (ival), line:19
           |vpiName:ival
           |vpiFullName:work@main.ival
         |vpiRhs:
         \_constant: , line:19
           |vpiConstType:5
           |vpiDecompile:&#39;hx3x2x1x0
           |HEX:&#39;hx3x2x1x0
       |vpiStmt:
       \_delay_control: , line:20
         |#1
         |vpiStmt:
         \_sys_func_call: ($display), line:20
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:20
             |vpiConstType:6
             |vpiDecompile:&#34;ival = %h, oval = %h&#34;
             |vpiSize:22
             |STRING:&#34;ival = %h, oval = %h&#34;
           |vpiArgument:
           \_ref_obj: (ival), line:20
             |vpiName:ival
           |vpiArgument:
           \_ref_obj: (oval), line:20
             |vpiName:oval
       |vpiStmt:
       \_if_stmt: , line:21
         |vpiCondition:
         \_operation: , line:21
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (oval), line:21
             |vpiName:oval
             |vpiFullName:work@main.oval
           |vpiOperand:
           \_constant: , line:21
             |vpiConstType:5
             |vpiDecompile:64&#39;hzzxxzzxxzzxdzzxf
             |vpiSize:64
             |HEX:64&#39;hzzxxzzxxzzxdzzxf
         |vpiStmt:
         \_begin: , line:21
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:22
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:22
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED -- oval=%h&#34;
               |vpiSize:19
               |STRING:&#34;FAILED -- oval=%h&#34;
             |vpiArgument:
             \_ref_obj: (oval), line:22
               |vpiName:oval
           |vpiStmt:
           \_sys_func_call: ($finish), line:23
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:25
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:25
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:26
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (ival), line:9
     |vpiName:ival
     |vpiFullName:work@main.ival
   |vpiNet:
   \_logic_net: (oval), line:10
     |vpiName:oval
     |vpiFullName:work@main.oval
   |vpiTypedef:
   \_struct_typespec: (foo_s), line:4
     |vpiPacked:1
     |vpiName:foo_s
     |vpiTypespecMember:
     \_typespec_member: (adr), line:5
       |vpiName:adr
       |vpiTypespec:
       \_logic_typespec: , line:5
         |vpiRange:
         \_range: , line:5, parent:foo_s
           |vpiLeftRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (val), line:6
       |vpiName:val
       |vpiTypespec:
       \_logic_typespec: , line:6
         |vpiRange:
         \_range: , line:6, parent:foo_s
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:2
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiGenScopeArray:
   \_gen_scope_array: (loop[0]), line:13, parent:work@main
     |vpiName:loop[0]
     |vpiFullName:work@main.loop[0]
     |vpiGenScope:
     \_gen_scope: , parent:loop[0]
       |vpiFullName:work@main.loop[0]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:14
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.loop[0].dut
         |vpiPort:
         \_port: (in), line:31, parent:dut
           |vpiName:in
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (ival), line:14
             |vpiName:ival
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (in), line:31, parent:dut
               |vpiName:in
               |vpiFullName:work@main.loop[0].dut.in
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiPort:
         \_port: (out), line:31, parent:dut
           |vpiName:out
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (oval), line:15
             |vpiName:oval
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (out), line:31, parent:dut
               |vpiName:out
               |vpiFullName:work@main.loop[0].dut.out
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (in), line:31, parent:dut
         |vpiNet:
         \_logic_net: (out), line:31, parent:dut
       |vpiParameter:
       \_parameter: (g), line:13
         |vpiName:g
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (loop[1]), line:13, parent:work@main
     |vpiName:loop[1]
     |vpiFullName:work@main.loop[1]
     |vpiGenScope:
     \_gen_scope: , parent:loop[1]
       |vpiFullName:work@main.loop[1]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:14
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.loop[1].dut
         |vpiPort:
         \_port: (in), line:31, parent:dut
           |vpiName:in
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (ival), line:14
             |vpiName:ival
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (in), line:31, parent:dut
               |vpiName:in
               |vpiFullName:work@main.loop[1].dut.in
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiPort:
         \_port: (out), line:31, parent:dut
           |vpiName:out
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (oval), line:15
             |vpiName:oval
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (out), line:31, parent:dut
               |vpiName:out
               |vpiFullName:work@main.loop[1].dut.out
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (in), line:31, parent:dut
         |vpiNet:
         \_logic_net: (out), line:31, parent:dut
       |vpiParameter:
       \_parameter: (g), line:13
         |vpiName:g
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (loop[2]), line:13, parent:work@main
     |vpiName:loop[2]
     |vpiFullName:work@main.loop[2]
     |vpiGenScope:
     \_gen_scope: , parent:loop[2]
       |vpiFullName:work@main.loop[2]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:14
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.loop[2].dut
         |vpiPort:
         \_port: (in), line:31, parent:dut
           |vpiName:in
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (ival), line:14
             |vpiName:ival
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (in), line:31, parent:dut
               |vpiName:in
               |vpiFullName:work@main.loop[2].dut.in
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiPort:
         \_port: (out), line:31, parent:dut
           |vpiName:out
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (oval), line:15
             |vpiName:oval
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (out), line:31, parent:dut
               |vpiName:out
               |vpiFullName:work@main.loop[2].dut.out
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (in), line:31, parent:dut
         |vpiNet:
         \_logic_net: (out), line:31, parent:dut
       |vpiParameter:
       \_parameter: (g), line:13
         |vpiName:g
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (loop[3]), line:13, parent:work@main
     |vpiName:loop[3]
     |vpiFullName:work@main.loop[3]
     |vpiGenScope:
     \_gen_scope: , parent:loop[3]
       |vpiFullName:work@main.loop[3]
       |vpiModule:
       \_module: work@TEST (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_packed_port2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_packed_port2.v</a>, line:14
         |vpiDefName:work@TEST
         |vpiName:dut
         |vpiFullName:work@main.loop[3].dut
         |vpiPort:
         \_port: (in), line:31, parent:dut
           |vpiName:in
           |vpiDirection:1
           |vpiHighConn:
           \_ref_obj: (ival), line:14
             |vpiName:ival
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (in), line:31, parent:dut
               |vpiName:in
               |vpiFullName:work@main.loop[3].dut.in
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiPort:
         \_port: (out), line:31, parent:dut
           |vpiName:out
           |vpiDirection:2
           |vpiHighConn:
           \_ref_obj: (oval), line:15
             |vpiName:oval
           |vpiLowConn:
           \_ref_obj: 
             |vpiActual:
             \_logic_net: (out), line:31, parent:dut
               |vpiName:out
               |vpiFullName:work@main.loop[3].dut.out
               |vpiNetType:1
               |vpiRange:
               \_range: , line:31
                 |vpiLeftRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:7
                   |vpiSize:32
                   |INT:7
                 |vpiRightRange:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
         |vpiNet:
         \_logic_net: (in), line:31, parent:dut
         |vpiNet:
         \_logic_net: (out), line:31, parent:dut
       |vpiParameter:
       \_parameter: (g), line:13
         |vpiName:g
         |INT:3
   |vpiNet:
   \_logic_net: (ival), line:9, parent:work@main
     |vpiName:ival
     |vpiFullName:work@main.ival
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (oval), line:10, parent:work@main
     |vpiName:oval
     |vpiFullName:work@main.oval
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \loop[0] of type 133
Object:  of type 134
Object: \g of type 41
Object: \dut of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \loop[1] of type 133
Object:  of type 134
Object: \g of type 41
Object: \dut of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \loop[2] of type 133
Object:  of type 134
Object: \g of type 41
Object: \dut of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \loop[3] of type 133
Object:  of type 134
Object: \g of type 41
Object: \dut of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ival of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oval of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_TEST of type 32
Object: \in of type 44
Object: \out of type 44
Object:  of type 8
Object: \out of type 608
Object:  of type 39
Object: \in of type 608
Object: \in of type 36
Object: \out of type 36
Object: \work_main of type 32
Object: \foo_s of type 638
Object: \adr of type 644
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \val of type 644
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \ival of type 608
Object:  of type 7
ERROR: Failed to parse hexadecimal string: &#39;hx3x2x1x0

</pre>
</body>