# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../vhdl_src/types.vhd" \
"../../../../../vhdl_src/neuron.vhd" \
"../../../../../vhdl_sim/neuron_tb.vhd" \

# Do not sort compile order
nosort
