("project_final:/\tproject_final ee315_project schematic" (("open" (nil hierarchy "/{ee315_project project_final schematic }:a"))) (((-5.59375 -5.03125) (6.59375 2.73125)) "a" "analogArtist-Schematic" 0))("dac_tb:/\tdac_tb ee315_project schematic" (("open" (nil hierarchy "/{ee315_project dac_tb schematic }:a"))) (((6.34375 -1.24375) (12.69375 2.8)) "a" "Schematics" 0))("cap_DAC_real:/\tcap_DAC_real ee315_project symbol" (("open" (nil hierarchy "/{ee315_project cap_DAC_real symbol }:a"))) (((-0.61875 -1.66875) (1.86875 -0.08125)) "a" "Symbol" 5))("cap_DAC_real:/\tcap_DAC_real ee315_project schematic" (("open" (nil hierarchy "/{ee315_project cap_DAC_real schematic }:a"))) (((-8.575 -3.3) (4.3875 3.0875)) "a" "Schematics" 7))("cap_DAC:/\tcap_DAC ee315_project schematic" (("open" (nil hierarchy "/{ee315_project cap_DAC schematic }:a"))) (((-9.5625 -3.55625) (3.3125 4.64375)) "a" "Schematics" 0))("bin2v_10bit:/\tbin2v_10bit Project_Lib2 veriloga" (("open" (nil hierarchy "/{Project_Lib2 bin2v_10bit veriloga }:r"))) nil)("bin2v_10bit:/\tbin2v_10bit ee315_project veriloga" (("xtopen" (nil hierarchy "/{ee315_project bin2v_10bit veriloga}:a"))) nil)("BUFFD1_4-64:/\tBUFFD1_4-64 ee315_project symbol" (("open" (nil hierarchy "/{ee315_project BUFFD1_4-64 symbol }:a"))) (((-0.075 -0.325) (0.95 0.325)) "a" "Symbol" 2))("real_TH:/\treal_TH ee315_project schematic" (("open" (nil hierarchy "/{ee315_project real_TH schematic }:a"))) (((-2.7625 -2.75625) (2.4375 0.425)) "a" "Schematics" 0))("real_TH:/\treal_TH ee315_project symbol" (("open" (nil hierarchy "/{ee315_project real_TH symbol }:a"))) (((-0.14375 -0.90625) (2.23125 0.60625)) "a" "Symbol" 2))