/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[73];
  assign celloutsig_1_13z = ~celloutsig_1_6z;
  assign celloutsig_1_19z = ~celloutsig_1_1z;
  assign celloutsig_0_4z = ~((celloutsig_0_2z[1] | celloutsig_0_1z[0]) & in_data[94]);
  assign celloutsig_0_17z = ~((celloutsig_0_13z[3] | celloutsig_0_3z[4]) & celloutsig_0_11z[2]);
  assign celloutsig_0_19z = ~((celloutsig_0_4z | celloutsig_0_15z) & celloutsig_0_12z[11]);
  assign celloutsig_0_30z = ~((_00_ | celloutsig_0_6z[4]) & celloutsig_0_6z[3]);
  assign celloutsig_0_32z = ~((celloutsig_0_25z[11] | celloutsig_0_0z) & celloutsig_0_17z);
  assign celloutsig_1_1z = in_data[126] | ~(in_data[160]);
  assign celloutsig_1_6z = celloutsig_1_2z | ~(_01_);
  assign celloutsig_1_18z = ~(celloutsig_1_13z ^ celloutsig_1_2z);
  reg [12:0] _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 13'h0000;
    else _16_ <= in_data[112:100];
  assign { _03_[12:9], _01_, _03_[7:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_1z)
    if (!celloutsig_1_1z) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_3z[5:3];
  assign { _00_, _04_[1], _02_ } = _17_;
  assign celloutsig_0_7z = { in_data[33:32], celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, in_data[76:67] };
  assign celloutsig_0_13z = celloutsig_0_2z[7:1] / { 1'h1, in_data[61:56] };
  assign celloutsig_1_2z = in_data[152:148] <= in_data[170:166];
  assign celloutsig_0_15z = celloutsig_0_3z[4:2] <= celloutsig_0_3z[3:1];
  assign celloutsig_0_18z = { celloutsig_0_16z[3:2], celloutsig_0_14z } <= celloutsig_0_8z[6:4];
  assign celloutsig_0_27z = celloutsig_0_7z <= { celloutsig_0_20z[3:2], celloutsig_0_2z };
  assign celloutsig_0_40z = in_data[73] ? { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_23z } : { celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_0_6z = in_data[73] ? celloutsig_0_2z[8:4] : celloutsig_0_3z[5:1];
  assign celloutsig_0_20z = celloutsig_0_9z ? celloutsig_0_12z[9:6] : { celloutsig_0_1z[1], _00_, _04_[1], _02_ };
  assign celloutsig_0_9z = | { in_data[37:32], celloutsig_0_0z };
  assign celloutsig_0_14z = | { celloutsig_0_7z[9:4], celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_13z[4:3], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_3z } <<< { celloutsig_0_2z[7:0], celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_32z };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z } <<< celloutsig_0_2z[6:0];
  assign celloutsig_0_1z = in_data[62:60] <<< { in_data[36:35], celloutsig_0_0z };
  assign celloutsig_0_11z = in_data[61:59] <<< { _00_, _04_[1], _02_ };
  assign celloutsig_0_12z = { celloutsig_0_2z[2], celloutsig_0_11z, celloutsig_0_2z } <<< { celloutsig_0_6z[4:2], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_16z = { in_data[85:81], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z } <<< celloutsig_0_7z[7:0];
  assign celloutsig_0_22z = celloutsig_0_20z[2:0] <<< celloutsig_0_12z[3:1];
  assign celloutsig_0_23z = celloutsig_0_13z[3:0] ~^ { celloutsig_0_8z[3:1], celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[47:43], celloutsig_0_0z } ~^ { celloutsig_0_2z[7:5], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[61:53] ^ { in_data[68:61], celloutsig_0_0z };
  assign celloutsig_0_25z = { in_data[38:28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z } ^ { in_data[15:6], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_19z };
  assign _03_[8] = _01_;
  assign { _04_[2], _04_[0] } = { _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
