Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  2 18:50:40 2025
| Host         : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command      : report_design_analysis -file ./report/stencil3d_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                Path #1                                                                                               |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                                                                |
| Path Delay                | 4.545                                                                                                                                                                                                |
| Logic Delay               | 3.330(74%)                                                                                                                                                                                           |
| Net Delay                 | 1.215(26%)                                                                                                                                                                                           |
| Clock Skew                | -0.008                                                                                                                                                                                               |
| Slack                     | 3.437                                                                                                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                |
| Clock Relationship        | Safely Timed                                                                                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                                                                                           |
| Logic Levels              | 18                                                                                                                                                                                                   |
| Routes                    | NA                                                                                                                                                                                                   |
| Logical Path              | FDRE/C-(3)-LUT6-(1)-CARRY8-CARRY8-LUT3-(1)-CARRY8-(1)-CARRY8-LUT3-(2)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                               |
| End Point Clock           | ap_clk                                                                                                                                                                                               |
| DSP Block                 | Comb                                                                                                                                                                                                 |
| RAM Registers             | None-None                                                                                                                                                                                            |
| IO Crossings              | 0                                                                                                                                                                                                    |
| SLR Crossings             | 0                                                                                                                                                                                                    |
| PBlocks                   | 0                                                                                                                                                                                                    |
| High Fanout               | 3                                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                                    |
| Mark Debug                | 0                                                                                                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                               |
| Start Point Pin           | add_ln57_reg_1115_reg[0]/C                                                                                                                                                                           |
| End Point Pin             | mul_ln57_1_reg_1120_reg[31]/D                                                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+---+---+---+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 | 3 | 4 | 5 | 11 | 12 | 14 | 17 | 18 |
+-----------------+-------------+-----+-----+----+---+---+---+----+----+----+----+----+
| ap_clk          | 8.000ns     | 400 | 183 | 21 | 8 | 8 | 8 |  8 | 24 |  2 | 14 | 16 |
+-----------------+-------------+-----+-----+----+---+---+---+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 692 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


