

================================================================
== Synthesis Summary Report of 'aes_table'
================================================================
+ General Information: 
    * Date:           Sat May 17 12:36:17 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        aes_table
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |         Modules         | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |            |     |
    |         & Loops         | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ aes_table              |     -|  1.02|       34|  170.000|         -|       35|     -|        no|     -|   -|  275 (~0%)|  1079 (~0%)|    -|
    | + aes_table_Pipeline_1  |     -|  1.93|        6|   30.000|         -|        6|     -|        no|     -|   -|    5 (~0%)|   138 (~0%)|    -|
    |  o Loop 1               |     -|  3.65|        4|   20.000|         1|        1|     4|       yes|     -|   -|          -|           -|    -|
    | + aes_table_Pipeline_2  |     -|  1.93|        6|   30.000|         -|        6|     -|        no|     -|   -|    5 (~0%)|   142 (~0%)|    -|
    |  o Loop 1               |     -|  3.65|        4|   20.000|         1|        1|     4|       yes|     -|   -|          -|           -|    -|
    | + aes_table_Pipeline_3  |     -|  1.93|        6|   30.000|         -|        6|     -|        no|     -|   -|    5 (~0%)|   138 (~0%)|    -|
    |  o Loop 1               |     -|  3.65|        4|   20.000|         1|        1|     4|       yes|     -|   -|          -|           -|    -|
    | + aes_table_Pipeline_4  |     -|  1.93|        6|   30.000|         -|        6|     -|        no|     -|   -|    5 (~0%)|   142 (~0%)|    -|
    |  o Loop 1               |     -|  3.65|        4|   20.000|         1|        1|     4|       yes|     -|   -|          -|           -|    -|
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| in_r_address0  | 4        |
| in_r_address1  | 4        |
| in_r_d0        | 8        |
| in_r_d1        | 8        |
| in_r_q0        | 8        |
| in_r_q1        | 8        |
| out_r_address0 | 4        |
| out_r_d0       | 8        |
| rk_address0    | 6        |
| rk_address1    | 6        |
| rk_q0          | 32       |
| rk_q1          | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------+
| Argument | Direction | Datatype              |
+----------+-----------+-----------------------+
| in       | unused    | unsigned char const * |
| out      | out       | unsigned char*        |
| rk       | in        | unsigned int const *  |
+----------+-----------+-----------------------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| in       | in_r_address0  | port    | offset   |
| in       | in_r_ce0       | port    |          |
| in       | in_r_we0       | port    |          |
| in       | in_r_d0        | port    |          |
| in       | in_r_q0        | port    |          |
| in       | in_r_address1  | port    | offset   |
| in       | in_r_ce1       | port    |          |
| in       | in_r_we1       | port    |          |
| in       | in_r_d1        | port    |          |
| in       | in_r_q1        | port    |          |
| out      | out_r_address0 | port    | offset   |
| out      | out_r_ce0      | port    |          |
| out      | out_r_we0      | port    |          |
| out      | out_r_d0       | port    |          |
| rk       | rk_address0    | port    | offset   |
| rk       | rk_ce0         | port    |          |
| rk       | rk_q0          | port    |          |
| rk       | rk_address1    | port    | offset   |
| rk       | rk_ce1         | port    |          |
| rk       | rk_q1          | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + aes_table             | 0   |        |          |     |        |         |
|  + aes_table_Pipeline_1 | 0   |        |          |     |        |         |
|    empty_18_fu_73_p2    | -   |        | empty_18 | add | fabric | 0       |
|  + aes_table_Pipeline_2 | 0   |        |          |     |        |         |
|    empty_14_fu_73_p2    | -   |        | empty_14 | add | fabric | 0       |
|  + aes_table_Pipeline_3 | 0   |        |          |     |        |         |
|    empty_10_fu_77_p2    | -   |        | empty_10 | add | fabric | 0       |
|  + aes_table_Pipeline_4 | 0   |        |          |     |        |         |
|    empty_6_fu_73_p2     | -   |        | empty_6  | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + aes_table | 0    | 0    |        |          |         |      |         |
|   S_U       | -    | -    |        | S        | rom_np  | auto | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

