# devg-omap35xx.so parameters for tailoring to specific panels and display modes.
#
# hsw		   Horizontal Sync Width
# hfp 		   Horizontal Front Porch	
# hbp		   Horizontal Back Porch	
# vsw		   Vertical sync pulse width	
# vfp		   Vertical Front Porch	
# vbp		   Vertical Back Porch	
# phsvs		   Hsync/Vsync pixel clock control on/off
# phsvsrf	   Program Hsync/Vsync rise and fall
# ivs		   Vertical Sync Polarity (0 = active high, 1 = active low)	
# ihs		   Horizontal Sync Polarity (0 = active high, 1 = active low)		
# ipc		   Pixel Clock Polarity (0 = data sampled on rising edge of L_PCLK, 1 =data sampled on falling edge) 
# ieo		   Output enable polarity (0 - L_BIAS pin is active high in display mode and parallel data input mode)	
# acbi		   AC-bias pin transitions per interrupt
# acb		   AC-bias pin frequency
# pcd		   Pixel Clock Divisor (approximately 92Mhz undivided)
# ppl		   pixels-per-line (needs to be multiple of 16).  This is the stride of the frame buffer, in pixels.
# lpp		   lines-per-panel	
# disptype     0 - DVI, 1 - QVGA (3530evm), 2 - VGA (3530evm), 3 - Custom, 4 - AM3517EVM (LCD)
# lcdfmt       LCD format(TFTDATALINES)  0x0 - 12-bit, 0x1 - 16-bit, 0x2 - 18-bit, 0x3 - 24-bit
# irq		   IRQ # for LCD_CNTL
# dpowerg70    GPIO_170 used for power control DVI (beagle board)
# hcursor      Hardware cursor 1- active 0 - In active graphics layer (gfx) is used for the hardware cursor
# verbose      Verbose level of debug 0-Error only, 1-General info 2-General info and function trace information
# draw_lr      LCD draw left/right only for Mistral board 0-Draw right to left 1-Draw left to right
# draw_tb      LCD draw top/bottom only for Mistral board 0-Draw bottom to top 1-Draw top to bottom 
# tw4030       Power control for Mistral & Beagle 0-off 1-on
# ccoef        Color YUV to RGB conversions coefficients table 0 is BT601, 1 is BT601-5, 2 is BT709, 3 is BT709-full, greater 4 Custom
# cached_mem   Use cached memory for the surfaces (default is 0)
# cache_flush  Flush cached surfaces, will reduce cache related artifacts,  0 - none, 1- some, 2 - more, (default is 0)
#

# Layer DMA burst size and fifo threasholds
# This is an advance feature, defaults should work well.  Please read OMAP3530 display reference documentation before modifying
# Each layer has a DMA pipe with its own burst and threashold values.
# Size of DMA burst, bigger normally better, 0 - 4x32bits, 1 - 8x32bits 2 - 16x32bits
# Threshold 0-0x3ff
# Defaults 
#   burst       2- 16-32bits
#   high        0x3ff full
#   low         0x37f high - (2 x burst)
#
# gfx_burstsz  
# gfx_highthreshold
# gfx_lowthreshold
# vid1_burstsz  
# vid1_highthreshold
# vid1_lowthreshold
# vid2_burstsz  
# vid2_highthreshold
# vid2_lowthreshold

#
# Custom color conversions coefficients
# ccry           Luminance   portion of red (-1024 and 1023)/256 
# ccrcr          Chroma red  portion of red (-1024 and 1023)/256 
# ccrcb          Chroma blue portion of red (-1024 and 1023)/256 
# ccgy           Luminance   portion of green (-1024 and 1023)/256 
# ccgcr          Chroma red  portion of green (-1024 and 1023)/256   
# ccgcb          Chroma blue portion of green (-1024 and 1023)/256 
# ccby           Luminance   portion of blue (-1024 and 1023)/256 
# ccbcr          Chroma red  portion of blue (-1024 and 1023)/256 
# ccbcb          Chroma blue portion of blue (-1024 and 1023)/256 
# ccfull         Use full range 0 is (y-16), 1 is (y)
#
# The driver will use the first un-commented entry.

# Refernce board/panel  

# VGA 800 x 480 (tested on Beagle connected through HDMI/DVI to HDfury to D-Sub Lilliput 7" LCD display)
#hsw=20,hfp=128,hbp=128,vsw=4,vfp=24,vbp=24,ivs=1,ihs=1,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x3,ppl=800,lpp=480,irq=25,disptype=4,lcdfmt=0x3,tw4030=0

# AM3517EVM (HDMI SW7 8-ON), note DSS default clock approx 92Mhz
#720 x 400 @ 70Hz IBM, VGA 900 720 449 400 31.47 70.09 28.32 18 108 - 54 12 2 + 35 (tested on AM3517EVM)
#hsw=108,hfp=13,hbp=54,vsw=2,vfp=12,vbp=35,ivs=1,ihs=0,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0x4,ppl=720,lpp=400,irq=25,disptype=4,lcdfmt=0x3,tw4030=0

# AM3517EVM (LCD SW7 8-OFF), note DSS default clock approx 92Mhz
# 480 x 272 LCD AM3517EVM (LQ043T1DG01)
hsw=41,hfp=2,hbp=2,vsw=10,vfp=2,vbp=2,ivs=1,ihs=1,ipc=1,ieo=0x4,acb=0,acbi=0,pcd=0xa,ppl=480,lpp=272,irq=25,disptype=4,lcdfmt=0x1,tw4030=0
