Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a0e9a06bf609441a8ab11deb5d874bfa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port J [C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/T1.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port K [C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/T1.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port J [C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/T1.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port K [C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/T1.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.J_K
Compiling module xil_defaultlib.T1
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
