
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//addr2line_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	401ed0 <ferror@plt+0x60>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 415000 <ferror@plt+0x13190>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <memmove@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <mkstemps@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <cplus_demangle_name_to_style@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14190>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <bfd_scan_vma@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <exit@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <bfd_arch_list@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <bfd_set_default_target@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <ftell@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <sprintf@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <putc@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <fputc@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <cplus_demangle_set_style@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <ctime@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <bfd_openr@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <fopen@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <xrealloc@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <bindtextdomain@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <bfd_target_list@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <__libc_start_main@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <bfd_get_error@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <memset@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <xmalloc@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <xmalloc_set_program_name@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <xstrdup@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <bfd_get_section_by_name@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <bfd_init@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <strerror@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <close@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <strrchr@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <__gmon_start__@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <bfd_set_format@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <mkdtemp@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <fseek@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <access@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <bfd_close_all_done@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <puts@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <textdomain@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <getopt_long@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <strcmp@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <bfd_printable_arch_mach@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <strtol@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <fread@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <bfd_iterate_over_targets@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <free@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <bfd_openw@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <fwrite@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <bfd_set_error_program_name@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <bfd_demangle@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <fflush@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strcpy@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <mkstemp@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <xexit@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <bfd_close@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <bfd_check_format_matches@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <bfd_errmsg@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <dcgettext@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <bfd_check_format@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14190>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <bfd_fprintf_vma@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <vfprintf@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <printf@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <bfd_map_over_sections@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <__assert_fail@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x14190>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <getenv@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <putchar@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <unlink@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <fgets@plt>:
  401e50:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <setlocale@plt>:
  401e60:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <ferror@plt>:
  401e70:	adrp	x16, 416000 <ferror@plt+0x14190>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

Disassembly of section .text:

0000000000401e80 <.text>:
  401e80:	mov	x29, #0x0                   	// #0
  401e84:	mov	x30, #0x0                   	// #0
  401e88:	mov	x5, x0
  401e8c:	ldr	x1, [sp]
  401e90:	add	x2, sp, #0x8
  401e94:	mov	x6, sp
  401e98:	movz	x0, #0x0, lsl #48
  401e9c:	movk	x0, #0x0, lsl #32
  401ea0:	movk	x0, #0x40, lsl #16
  401ea4:	movk	x0, #0x20f8
  401ea8:	movz	x3, #0x0, lsl #48
  401eac:	movk	x3, #0x0, lsl #32
  401eb0:	movk	x3, #0x40, lsl #16
  401eb4:	movk	x3, #0x45a0
  401eb8:	movz	x4, #0x0, lsl #48
  401ebc:	movk	x4, #0x0, lsl #32
  401ec0:	movk	x4, #0x40, lsl #16
  401ec4:	movk	x4, #0x4620
  401ec8:	bl	401b20 <__libc_start_main@plt>
  401ecc:	bl	401c10 <abort@plt>
  401ed0:	adrp	x0, 415000 <ferror@plt+0x13190>
  401ed4:	ldr	x0, [x0, #4064]
  401ed8:	cbz	x0, 401ee0 <ferror@plt+0x70>
  401edc:	b	401bd0 <__gmon_start__@plt>
  401ee0:	ret
  401ee4:	nop
  401ee8:	adrp	x0, 416000 <ferror@plt+0x14190>
  401eec:	add	x0, x0, #0x478
  401ef0:	adrp	x1, 416000 <ferror@plt+0x14190>
  401ef4:	add	x1, x1, #0x478
  401ef8:	cmp	x1, x0
  401efc:	b.eq	401f14 <ferror@plt+0xa4>  // b.none
  401f00:	adrp	x1, 404000 <ferror@plt+0x2190>
  401f04:	ldr	x1, [x1, #1600]
  401f08:	cbz	x1, 401f14 <ferror@plt+0xa4>
  401f0c:	mov	x16, x1
  401f10:	br	x16
  401f14:	ret
  401f18:	adrp	x0, 416000 <ferror@plt+0x14190>
  401f1c:	add	x0, x0, #0x478
  401f20:	adrp	x1, 416000 <ferror@plt+0x14190>
  401f24:	add	x1, x1, #0x478
  401f28:	sub	x1, x1, x0
  401f2c:	lsr	x2, x1, #63
  401f30:	add	x1, x2, x1, asr #3
  401f34:	cmp	xzr, x1, asr #1
  401f38:	asr	x1, x1, #1
  401f3c:	b.eq	401f54 <ferror@plt+0xe4>  // b.none
  401f40:	adrp	x2, 404000 <ferror@plt+0x2190>
  401f44:	ldr	x2, [x2, #1608]
  401f48:	cbz	x2, 401f54 <ferror@plt+0xe4>
  401f4c:	mov	x16, x2
  401f50:	br	x16
  401f54:	ret
  401f58:	stp	x29, x30, [sp, #-32]!
  401f5c:	mov	x29, sp
  401f60:	str	x19, [sp, #16]
  401f64:	adrp	x19, 416000 <ferror@plt+0x14190>
  401f68:	ldrb	w0, [x19, #1184]
  401f6c:	cbnz	w0, 401f7c <ferror@plt+0x10c>
  401f70:	bl	401ee8 <ferror@plt+0x78>
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	strb	w0, [x19, #1184]
  401f7c:	ldr	x19, [sp, #16]
  401f80:	ldp	x29, x30, [sp], #32
  401f84:	ret
  401f88:	b	401f18 <ferror@plt+0xa8>
  401f8c:	adrp	x2, 416000 <ferror@plt+0x14190>
  401f90:	ldr	w2, [x2, #1192]
  401f94:	cbnz	w2, 402010 <ferror@plt+0x1a0>
  401f98:	ldr	w2, [x1, #32]
  401f9c:	tbz	w2, #0, 402010 <ferror@plt+0x1a0>
  401fa0:	ldr	x2, [x1, #40]
  401fa4:	adrp	x3, 416000 <ferror@plt+0x14190>
  401fa8:	ldr	x3, [x3, #1200]
  401fac:	cmp	x3, x2
  401fb0:	b.cc	402010 <ferror@plt+0x1a0>  // b.lo, b.ul, b.last
  401fb4:	ldr	x4, [x1, #56]
  401fb8:	add	x4, x2, x4
  401fbc:	cmp	x3, x4
  401fc0:	b.cs	402010 <ferror@plt+0x1a0>  // b.hs, b.nlast
  401fc4:	stp	x29, x30, [sp, #-32]!
  401fc8:	mov	x29, sp
  401fcc:	str	x19, [sp, #16]
  401fd0:	adrp	x19, 416000 <ferror@plt+0x14190>
  401fd4:	add	x8, x19, #0x4a8
  401fd8:	ldr	x4, [x0, #8]
  401fdc:	ldr	x9, [x4, #568]
  401fe0:	add	x7, x8, #0x10
  401fe4:	add	x6, x8, #0x14
  401fe8:	add	x5, x8, #0x18
  401fec:	add	x4, x8, #0x20
  401ff0:	sub	x3, x3, x2
  401ff4:	mov	x2, x1
  401ff8:	ldr	x1, [x8, #40]
  401ffc:	blr	x9
  402000:	str	w0, [x19, #1192]
  402004:	ldr	x19, [sp, #16]
  402008:	ldp	x29, x30, [sp], #32
  40200c:	ret
  402010:	ret
  402014:	stp	x29, x30, [sp, #-48]!
  402018:	mov	x29, sp
  40201c:	stp	x19, x20, [sp, #16]
  402020:	str	x21, [sp, #32]
  402024:	mov	x19, x0
  402028:	mov	w20, w1
  40202c:	mov	w2, #0x5                   	// #5
  402030:	adrp	x1, 404000 <ferror@plt+0x2190>
  402034:	add	x1, x1, #0x650
  402038:	mov	x0, #0x0                   	// #0
  40203c:	bl	401d80 <dcgettext@plt>
  402040:	adrp	x21, 416000 <ferror@plt+0x14190>
  402044:	ldr	x2, [x21, #1304]
  402048:	mov	x1, x0
  40204c:	mov	x0, x19
  402050:	bl	401e40 <fprintf@plt>
  402054:	mov	w2, #0x5                   	// #5
  402058:	adrp	x1, 404000 <ferror@plt+0x2190>
  40205c:	add	x1, x1, #0x678
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401d80 <dcgettext@plt>
  402068:	mov	x1, x0
  40206c:	mov	x0, x19
  402070:	bl	401e40 <fprintf@plt>
  402074:	mov	w2, #0x5                   	// #5
  402078:	adrp	x1, 404000 <ferror@plt+0x2190>
  40207c:	add	x1, x1, #0x6b0
  402080:	mov	x0, #0x0                   	// #0
  402084:	bl	401d80 <dcgettext@plt>
  402088:	mov	x1, x0
  40208c:	mov	x0, x19
  402090:	bl	401e40 <fprintf@plt>
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 404000 <ferror@plt+0x2190>
  40209c:	add	x1, x1, #0x708
  4020a0:	mov	x0, #0x0                   	// #0
  4020a4:	bl	401d80 <dcgettext@plt>
  4020a8:	mov	x1, x0
  4020ac:	mov	x0, x19
  4020b0:	bl	401e40 <fprintf@plt>
  4020b4:	mov	x1, x19
  4020b8:	ldr	x0, [x21, #1304]
  4020bc:	bl	402f1c <ferror@plt+0x10ac>
  4020c0:	cbz	w20, 4020cc <ferror@plt+0x25c>
  4020c4:	mov	w0, w20
  4020c8:	bl	401a30 <exit@plt>
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	adrp	x1, 404000 <ferror@plt+0x2190>
  4020d4:	add	x1, x1, #0xa40
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	bl	401d80 <dcgettext@plt>
  4020e0:	adrp	x2, 404000 <ferror@plt+0x2190>
  4020e4:	add	x2, x2, #0xa58
  4020e8:	mov	x1, x0
  4020ec:	mov	x0, x19
  4020f0:	bl	401e40 <fprintf@plt>
  4020f4:	b	4020c4 <ferror@plt+0x254>
  4020f8:	stp	x29, x30, [sp, #-224]!
  4020fc:	mov	x29, sp
  402100:	stp	x19, x20, [sp, #16]
  402104:	stp	x21, x22, [sp, #32]
  402108:	stp	x23, x24, [sp, #48]
  40210c:	stp	x25, x26, [sp, #64]
  402110:	stp	x27, x28, [sp, #80]
  402114:	str	w0, [sp, #108]
  402118:	str	x1, [sp, #96]
  40211c:	adrp	x19, 404000 <ferror@plt+0x2190>
  402120:	add	x19, x19, #0x670
  402124:	mov	x1, x19
  402128:	mov	w0, #0x5                   	// #5
  40212c:	bl	401e60 <setlocale@plt>
  402130:	mov	x1, x19
  402134:	mov	w0, #0x0                   	// #0
  402138:	bl	401e60 <setlocale@plt>
  40213c:	adrp	x19, 404000 <ferror@plt+0x2190>
  402140:	add	x19, x19, #0xaa8
  402144:	adrp	x1, 404000 <ferror@plt+0x2190>
  402148:	add	x1, x1, #0xa90
  40214c:	mov	x0, x19
  402150:	bl	401b00 <bindtextdomain@plt>
  402154:	mov	x0, x19
  402158:	bl	401c50 <textdomain@plt>
  40215c:	ldr	x0, [sp, #96]
  402160:	ldr	x0, [x0]
  402164:	adrp	x19, 416000 <ferror@plt+0x14190>
  402168:	str	x0, [x19, #1304]
  40216c:	bl	401b60 <xmalloc_set_program_name@plt>
  402170:	ldr	x0, [x19, #1304]
  402174:	bl	401cf0 <bfd_set_error_program_name@plt>
  402178:	add	x1, sp, #0x60
  40217c:	add	x0, sp, #0x6c
  402180:	bl	403f80 <ferror@plt+0x2110>
  402184:	bl	401b90 <bfd_init@plt>
  402188:	cmp	w0, #0x118
  40218c:	b.ne	4021c4 <ferror@plt+0x354>  // b.any
  402190:	bl	402e2c <ferror@plt+0xfbc>
  402194:	mov	x26, #0x0                   	// #0
  402198:	mov	x24, #0x0                   	// #0
  40219c:	mov	x23, #0x0                   	// #0
  4021a0:	adrp	x25, 416000 <ferror@plt+0x14190>
  4021a4:	add	x25, x25, #0x270
  4021a8:	add	x20, x25, #0x8
  4021ac:	adrp	x19, 404000 <ferror@plt+0x2190>
  4021b0:	add	x19, x19, #0xb10
  4021b4:	adrp	x21, 416000 <ferror@plt+0x14190>
  4021b8:	add	x21, x21, #0x4a8
  4021bc:	mov	w22, #0x1                   	// #1
  4021c0:	b	402210 <ferror@plt+0x3a0>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4021cc:	add	x1, x1, #0xab8
  4021d0:	mov	x0, #0x0                   	// #0
  4021d4:	bl	401d80 <dcgettext@plt>
  4021d8:	bl	402d1c <ferror@plt+0xeac>
  4021dc:	cmp	w0, #0x43
  4021e0:	b.eq	4022f8 <ferror@plt+0x488>  // b.none
  4021e4:	cmp	w0, #0x43
  4021e8:	b.le	40220c <ferror@plt+0x39c>
  4021ec:	cmp	w0, #0x48
  4021f0:	b.eq	4022c4 <ferror@plt+0x454>  // b.none
  4021f4:	cmp	w0, #0x52
  4021f8:	b.ne	402358 <ferror@plt+0x4e8>  // b.any
  4021fc:	ldr	w0, [x25]
  402200:	and	w0, w0, #0xfffbffff
  402204:	str	w0, [x25]
  402208:	b	402210 <ferror@plt+0x3a0>
  40220c:	cbnz	w0, 402358 <ferror@plt+0x4e8>
  402210:	mov	x4, #0x0                   	// #0
  402214:	mov	x3, x20
  402218:	mov	x2, x19
  40221c:	ldr	x1, [sp, #96]
  402220:	ldr	w0, [sp, #108]
  402224:	bl	401c60 <getopt_long@plt>
  402228:	cmn	w0, #0x1
  40222c:	b.eq	402368 <ferror@plt+0x4f8>  // b.none
  402230:	cmp	w0, #0x66
  402234:	b.eq	402340 <ferror@plt+0x4d0>  // b.none
  402238:	b.gt	402274 <ferror@plt+0x404>
  40223c:	cmp	w0, #0x56
  402240:	b.eq	402290 <ferror@plt+0x420>  // b.none
  402244:	b.le	4021dc <ferror@plt+0x36c>
  402248:	cmp	w0, #0x62
  40224c:	b.eq	4022ec <ferror@plt+0x47c>  // b.none
  402250:	cmp	w0, #0x65
  402254:	b.ne	402264 <ferror@plt+0x3f4>  // b.any
  402258:	adrp	x0, 416000 <ferror@plt+0x14190>
  40225c:	ldr	x23, [x0, #1152]
  402260:	b	402210 <ferror@plt+0x3a0>
  402264:	cmp	w0, #0x61
  402268:	b.ne	402358 <ferror@plt+0x4e8>  // b.any
  40226c:	str	w22, [x21, #48]
  402270:	b	402210 <ferror@plt+0x3a0>
  402274:	cmp	w0, #0x70
  402278:	b.eq	402348 <ferror@plt+0x4d8>  // b.none
  40227c:	b.le	4022a0 <ferror@plt+0x430>
  402280:	cmp	w0, #0x73
  402284:	b.eq	402338 <ferror@plt+0x4c8>  // b.none
  402288:	cmp	w0, #0x76
  40228c:	b.ne	4022d4 <ferror@plt+0x464>  // b.any
  402290:	adrp	x0, 404000 <ferror@plt+0x2190>
  402294:	add	x0, x0, #0xb00
  402298:	bl	4039f0 <ferror@plt+0x1b80>
  40229c:	b	402210 <ferror@plt+0x3a0>
  4022a0:	cmp	w0, #0x69
  4022a4:	b.eq	402350 <ferror@plt+0x4e0>  // b.none
  4022a8:	cmp	w0, #0x6a
  4022ac:	b.ne	4022bc <ferror@plt+0x44c>  // b.any
  4022b0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022b4:	ldr	x24, [x0, #1152]
  4022b8:	b	402210 <ferror@plt+0x3a0>
  4022bc:	cmp	w0, #0x68
  4022c0:	b.ne	402358 <ferror@plt+0x4e8>  // b.any
  4022c4:	mov	w1, #0x0                   	// #0
  4022c8:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022cc:	ldr	x0, [x0, #1168]
  4022d0:	bl	402014 <ferror@plt+0x1a4>
  4022d4:	cmp	w0, #0x72
  4022d8:	b.ne	402358 <ferror@plt+0x4e8>  // b.any
  4022dc:	ldr	w0, [x25]
  4022e0:	orr	w0, w0, #0x40000
  4022e4:	str	w0, [x25]
  4022e8:	b	402210 <ferror@plt+0x3a0>
  4022ec:	adrp	x0, 416000 <ferror@plt+0x14190>
  4022f0:	ldr	x26, [x0, #1152]
  4022f4:	b	402210 <ferror@plt+0x3a0>
  4022f8:	str	w22, [x21, #52]
  4022fc:	adrp	x0, 416000 <ferror@plt+0x14190>
  402300:	ldr	x0, [x0, #1152]
  402304:	cbz	x0, 402210 <ferror@plt+0x3a0>
  402308:	bl	4019f0 <cplus_demangle_name_to_style@plt>
  40230c:	cbz	w0, 402318 <ferror@plt+0x4a8>
  402310:	bl	401aa0 <cplus_demangle_set_style@plt>
  402314:	b	402210 <ferror@plt+0x3a0>
  402318:	mov	w2, #0x5                   	// #5
  40231c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402320:	add	x1, x1, #0xae0
  402324:	mov	x0, #0x0                   	// #0
  402328:	bl	401d80 <dcgettext@plt>
  40232c:	adrp	x1, 416000 <ferror@plt+0x14190>
  402330:	ldr	x1, [x1, #1152]
  402334:	bl	402d1c <ferror@plt+0xeac>
  402338:	str	w22, [x21, #56]
  40233c:	b	402210 <ferror@plt+0x3a0>
  402340:	str	w22, [x21, #60]
  402344:	b	402210 <ferror@plt+0x3a0>
  402348:	str	w22, [x21, #64]
  40234c:	b	402210 <ferror@plt+0x3a0>
  402350:	str	w22, [x21, #68]
  402354:	b	402210 <ferror@plt+0x3a0>
  402358:	mov	w1, #0x1                   	// #1
  40235c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402360:	ldr	x0, [x0, #1144]
  402364:	bl	402014 <ferror@plt+0x1a4>
  402368:	adrp	x0, 404000 <ferror@plt+0x2190>
  40236c:	add	x0, x0, #0xa80
  402370:	cmp	x23, #0x0
  402374:	csel	x23, x0, x23, eq  // eq = none
  402378:	adrp	x0, 416000 <ferror@plt+0x14190>
  40237c:	ldr	w2, [x0, #1160]
  402380:	adrp	x0, 416000 <ferror@plt+0x14190>
  402384:	add	x0, x0, #0x4a8
  402388:	ldr	x1, [sp, #96]
  40238c:	add	x1, x1, w2, sxtw #3
  402390:	str	x1, [x0, #72]
  402394:	ldr	w1, [sp, #108]
  402398:	sub	w1, w1, w2
  40239c:	str	w1, [x0, #80]
  4023a0:	mov	x0, x23
  4023a4:	bl	4035ac <ferror@plt+0x173c>
  4023a8:	cmp	x0, #0x0
  4023ac:	b.le	4028e0 <ferror@plt+0xa70>
  4023b0:	mov	x1, x26
  4023b4:	mov	x0, x23
  4023b8:	bl	401ac0 <bfd_openr@plt>
  4023bc:	mov	x20, x0
  4023c0:	cbz	x0, 402488 <ferror@plt+0x618>
  4023c4:	ldr	w0, [x0, #72]
  4023c8:	orr	w0, w0, #0x8000
  4023cc:	str	w0, [x20, #72]
  4023d0:	mov	w1, #0x2                   	// #2
  4023d4:	mov	x0, x20
  4023d8:	bl	401d90 <bfd_check_format@plt>
  4023dc:	mov	w26, w0
  4023e0:	cbnz	w0, 402490 <ferror@plt+0x620>
  4023e4:	add	x2, sp, #0x70
  4023e8:	mov	w1, #0x1                   	// #1
  4023ec:	mov	x0, x20
  4023f0:	bl	401d60 <bfd_check_format_matches@plt>
  4023f4:	cbz	w0, 4024ac <ferror@plt+0x63c>
  4023f8:	cbz	x24, 402410 <ferror@plt+0x5a0>
  4023fc:	mov	x1, x24
  402400:	mov	x0, x20
  402404:	bl	401b80 <bfd_get_section_by_name@plt>
  402408:	cbz	x0, 4024dc <ferror@plt+0x66c>
  40240c:	mov	x24, x0
  402410:	ldr	w0, [x20, #72]
  402414:	tbz	w0, #4, 40246c <ferror@plt+0x5fc>
  402418:	ldr	x0, [x20, #8]
  40241c:	ldr	x1, [x0, #496]
  402420:	mov	x0, x20
  402424:	blr	x1
  402428:	cbnz	x0, 4028e8 <ferror@plt+0xa78>
  40242c:	ldr	x0, [x20, #8]
  402430:	ldr	x1, [x0, #832]
  402434:	mov	x0, x20
  402438:	blr	x1
  40243c:	tbnz	x0, #63, 4024f8 <ferror@plt+0x688>
  402440:	bl	401b50 <xmalloc@plt>
  402444:	mov	x1, x0
  402448:	adrp	x0, 416000 <ferror@plt+0x14190>
  40244c:	str	x1, [x0, #1232]
  402450:	ldr	x0, [x20, #8]
  402454:	ldr	x2, [x0, #840]
  402458:	mov	x0, x20
  40245c:	blr	x2
  402460:	tbnz	x0, #63, 402500 <ferror@plt+0x690>
  402464:	cmp	x0, #0x0
  402468:	b.le	402930 <ferror@plt+0xac0>
  40246c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402470:	ldr	w25, [x0, #1272]
  402474:	adrp	x19, 416000 <ferror@plt+0x14190>
  402478:	add	x19, x19, #0x4a8
  40247c:	add	x27, x19, #0x14
  402480:	mov	x23, x27
  402484:	b	402758 <ferror@plt+0x8e8>
  402488:	mov	x0, x23
  40248c:	bl	402c8c <ferror@plt+0xe1c>
  402490:	mov	w2, #0x5                   	// #5
  402494:	adrp	x1, 404000 <ferror@plt+0x2190>
  402498:	add	x1, x1, #0xb28
  40249c:	mov	x0, #0x0                   	// #0
  4024a0:	bl	401d80 <dcgettext@plt>
  4024a4:	mov	x1, x23
  4024a8:	bl	402d1c <ferror@plt+0xeac>
  4024ac:	ldr	x0, [x20]
  4024b0:	bl	402a34 <ferror@plt+0xbc4>
  4024b4:	bl	401b30 <bfd_get_error@plt>
  4024b8:	cmp	w0, #0xd
  4024bc:	b.eq	4024c8 <ferror@plt+0x658>  // b.none
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	bl	401d40 <xexit@plt>
  4024c8:	ldr	x0, [sp, #112]
  4024cc:	bl	402e84 <ferror@plt+0x1014>
  4024d0:	ldr	x0, [sp, #112]
  4024d4:	bl	401cc0 <free@plt>
  4024d8:	b	4024c0 <ferror@plt+0x650>
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	adrp	x1, 404000 <ferror@plt+0x2190>
  4024e4:	add	x1, x1, #0xb50
  4024e8:	bl	401d80 <dcgettext@plt>
  4024ec:	mov	x2, x24
  4024f0:	mov	x1, x23
  4024f4:	bl	402d1c <ferror@plt+0xeac>
  4024f8:	ldr	x0, [x20]
  4024fc:	bl	402c8c <ferror@plt+0xe1c>
  402500:	ldr	x0, [x20]
  402504:	bl	402c8c <ferror@plt+0xe1c>
  402508:	adrp	x21, 416000 <ferror@plt+0x14190>
  40250c:	add	x21, x21, #0x4a8
  402510:	ldr	x0, [x21, #40]
  402514:	bl	401cc0 <free@plt>
  402518:	mov	x0, x19
  40251c:	bl	401b50 <xmalloc@plt>
  402520:	mov	x1, x0
  402524:	str	x0, [x21, #40]
  402528:	ldr	x0, [x20, #8]
  40252c:	ldr	x2, [x0, #840]
  402530:	mov	x0, x20
  402534:	blr	x2
  402538:	b	402464 <ferror@plt+0x5f4>
  40253c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402540:	ldr	x2, [x0, #1176]
  402544:	mov	w1, #0x64                  	// #100
  402548:	add	x0, sp, #0x78
  40254c:	bl	401e50 <fgets@plt>
  402550:	cbz	x0, 4028a0 <ferror@plt+0xa30>
  402554:	mov	w2, #0x10                  	// #16
  402558:	mov	x1, #0x0                   	// #0
  40255c:	add	x0, sp, #0x78
  402560:	bl	401a20 <bfd_scan_vma@plt>
  402564:	str	x0, [x19, #8]
  402568:	b	402790 <ferror@plt+0x920>
  40256c:	ldr	x2, [x0, #880]
  402570:	ldr	x0, [x2, #784]
  402574:	ldrb	w1, [x0, #10]
  402578:	sub	w1, w1, #0x1
  40257c:	mov	x0, #0x1                   	// #1
  402580:	lsl	x1, x0, x1
  402584:	lsl	x0, x1, #1
  402588:	sub	x0, x0, #0x1
  40258c:	ldr	x3, [x19, #8]
  402590:	and	x0, x0, x3
  402594:	str	x0, [x19, #8]
  402598:	ldrb	w2, [x2, #929]
  40259c:	tbz	w2, #0, 4027a0 <ferror@plt+0x930>
  4025a0:	eor	x0, x1, x0
  4025a4:	sub	x0, x0, x1
  4025a8:	str	x0, [x19, #8]
  4025ac:	b	4027a0 <ferror@plt+0x930>
  4025b0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4025b4:	add	x0, x0, #0xb70
  4025b8:	bl	401dc0 <printf@plt>
  4025bc:	ldr	x2, [x19, #8]
  4025c0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4025c4:	ldr	x1, [x0, #1168]
  4025c8:	mov	x0, x20
  4025cc:	bl	401da0 <bfd_fprintf_vma@plt>
  4025d0:	ldr	w0, [x19, #64]
  4025d4:	cbz	w0, 4025e8 <ferror@plt+0x778>
  4025d8:	adrp	x0, 404000 <ferror@plt+0x2190>
  4025dc:	add	x0, x0, #0xb78
  4025e0:	bl	401dc0 <printf@plt>
  4025e4:	b	4027a8 <ferror@plt+0x938>
  4025e8:	mov	w0, #0xa                   	// #10
  4025ec:	bl	401e10 <putchar@plt>
  4025f0:	b	4027a8 <ferror@plt+0x938>
  4025f4:	mov	x2, #0x0                   	// #0
  4025f8:	adrp	x1, 401000 <memcpy@plt-0x9c0>
  4025fc:	add	x1, x1, #0xf8c
  402600:	mov	x0, x20
  402604:	bl	401dd0 <bfd_map_over_sections@plt>
  402608:	ldr	w0, [x19]
  40260c:	adrp	x21, 404000 <ferror@plt+0x2190>
  402610:	add	x21, x21, #0xb98
  402614:	cbnz	w0, 402894 <ferror@plt+0xa24>
  402618:	ldr	w0, [x19, #60]
  40261c:	cbz	w0, 402634 <ferror@plt+0x7c4>
  402620:	ldr	w0, [x19, #64]
  402624:	cbz	w0, 402644 <ferror@plt+0x7d4>
  402628:	adrp	x0, 404000 <ferror@plt+0x2190>
  40262c:	add	x0, x0, #0xb80
  402630:	bl	401dc0 <printf@plt>
  402634:	adrp	x0, 404000 <ferror@plt+0x2190>
  402638:	add	x0, x0, #0xb88
  40263c:	bl	401c40 <puts@plt>
  402640:	b	40274c <ferror@plt+0x8dc>
  402644:	adrp	x0, 404000 <ferror@plt+0x2190>
  402648:	add	x0, x0, #0xa88
  40264c:	bl	401c40 <puts@plt>
  402650:	b	402634 <ferror@plt+0x7c4>
  402654:	adrp	x0, 416000 <ferror@plt+0x14190>
  402658:	ldr	w2, [x0, #624]
  40265c:	mov	x1, x28
  402660:	mov	x0, x20
  402664:	bl	401d00 <bfd_demangle@plt>
  402668:	mov	x1, x0
  40266c:	cbz	x0, 4026f0 <ferror@plt+0x880>
  402670:	mov	x28, x0
  402674:	b	402690 <ferror@plt+0x820>
  402678:	adrp	x1, 404000 <ferror@plt+0x2190>
  40267c:	add	x1, x1, #0xa88
  402680:	b	402690 <ferror@plt+0x820>
  402684:	mov	x28, #0x0                   	// #0
  402688:	adrp	x1, 404000 <ferror@plt+0x2190>
  40268c:	add	x1, x1, #0xa88
  402690:	mov	x0, x22
  402694:	bl	401dc0 <printf@plt>
  402698:	ldr	w0, [x19, #64]
  40269c:	cbz	w0, 4026fc <ferror@plt+0x88c>
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4026a8:	add	x1, x1, #0xb90
  4026ac:	mov	x0, #0x0                   	// #0
  4026b0:	bl	401d80 <dcgettext@plt>
  4026b4:	bl	401dc0 <printf@plt>
  4026b8:	cbz	x28, 4026c4 <ferror@plt+0x854>
  4026bc:	mov	x0, x28
  4026c0:	bl	401cc0 <free@plt>
  4026c4:	ldr	w0, [x19, #56]
  4026c8:	cbz	w0, 402708 <ferror@plt+0x898>
  4026cc:	ldr	x0, [x19, #32]
  4026d0:	cbz	x0, 4027f8 <ferror@plt+0x988>
  4026d4:	mov	w1, #0x2f                  	// #47
  4026d8:	bl	401bc0 <strrchr@plt>
  4026dc:	cbz	x0, 4026e8 <ferror@plt+0x878>
  4026e0:	add	x0, x0, #0x1
  4026e4:	str	x0, [x19, #32]
  4026e8:	ldr	x1, [x19, #32]
  4026ec:	b	40271c <ferror@plt+0x8ac>
  4026f0:	mov	x1, x28
  4026f4:	mov	x28, x0
  4026f8:	b	402690 <ferror@plt+0x820>
  4026fc:	mov	w0, #0xa                   	// #10
  402700:	bl	401e10 <putchar@plt>
  402704:	b	4026b8 <ferror@plt+0x848>
  402708:	ldr	x1, [x19, #32]
  40270c:	adrp	x0, 404000 <ferror@plt+0x2190>
  402710:	add	x0, x0, #0xa88
  402714:	cmp	x1, #0x0
  402718:	csel	x1, x0, x1, eq  // eq = none
  40271c:	mov	x0, x21
  402720:	bl	401dc0 <printf@plt>
  402724:	ldr	w1, [x19, #20]
  402728:	cbz	w1, 402814 <ferror@plt+0x9a4>
  40272c:	ldr	w2, [x19, #16]
  402730:	cbz	w2, 402804 <ferror@plt+0x994>
  402734:	adrp	x0, 404000 <ferror@plt+0x2190>
  402738:	add	x0, x0, #0xba0
  40273c:	bl	401dc0 <printf@plt>
  402740:	ldr	w0, [x19, #68]
  402744:	cbnz	w0, 402824 <ferror@plt+0x9b4>
  402748:	str	wzr, [x19]
  40274c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402750:	ldr	x0, [x0, #1168]
  402754:	bl	401d10 <fflush@plt>
  402758:	cbz	w25, 40253c <ferror@plt+0x6cc>
  40275c:	ldr	w0, [x19, #80]
  402760:	cmp	w0, #0x0
  402764:	b.le	4028a0 <ferror@plt+0xa30>
  402768:	sub	w0, w0, #0x1
  40276c:	str	w0, [x19, #80]
  402770:	ldr	x0, [x19, #72]
  402774:	add	x1, x0, #0x8
  402778:	str	x1, [x19, #72]
  40277c:	mov	w2, #0x10                  	// #16
  402780:	mov	x1, #0x0                   	// #0
  402784:	ldr	x0, [x0]
  402788:	bl	401a20 <bfd_scan_vma@plt>
  40278c:	str	x0, [x19, #8]
  402790:	ldr	x0, [x20, #8]
  402794:	ldr	w1, [x0, #8]
  402798:	cmp	w1, #0x5
  40279c:	b.eq	40256c <ferror@plt+0x6fc>  // b.none
  4027a0:	ldr	w0, [x19, #48]
  4027a4:	cbnz	w0, 4025b0 <ferror@plt+0x740>
  4027a8:	str	wzr, [x19]
  4027ac:	cbz	x24, 4025f4 <ferror@plt+0x784>
  4027b0:	ldr	w0, [x24, #32]
  4027b4:	tbz	w0, #0, 402618 <ferror@plt+0x7a8>
  4027b8:	ldr	x3, [x19, #8]
  4027bc:	ldr	x0, [x24, #56]
  4027c0:	cmp	x0, x3
  4027c4:	b.ls	402618 <ferror@plt+0x7a8>  // b.plast
  4027c8:	ldr	x0, [x20, #8]
  4027cc:	ldr	x8, [x0, #568]
  4027d0:	add	x7, x19, #0x10
  4027d4:	mov	x6, x27
  4027d8:	add	x5, x19, #0x18
  4027dc:	add	x4, x19, #0x20
  4027e0:	mov	x2, x24
  4027e4:	ldr	x1, [x19, #40]
  4027e8:	mov	x0, x20
  4027ec:	blr	x8
  4027f0:	str	w0, [x19]
  4027f4:	b	402608 <ferror@plt+0x798>
  4027f8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4027fc:	add	x1, x1, #0xa88
  402800:	b	40271c <ferror@plt+0x8ac>
  402804:	adrp	x0, 404000 <ferror@plt+0x2190>
  402808:	add	x0, x0, #0xbb8
  40280c:	bl	401dc0 <printf@plt>
  402810:	b	402740 <ferror@plt+0x8d0>
  402814:	adrp	x0, 404000 <ferror@plt+0x2190>
  402818:	add	x0, x0, #0xbc0
  40281c:	bl	401c40 <puts@plt>
  402820:	b	402740 <ferror@plt+0x8d0>
  402824:	ldr	x0, [x20, #8]
  402828:	ldr	x4, [x0, #584]
  40282c:	mov	x3, x23
  402830:	add	x2, x19, #0x18
  402834:	add	x1, x19, #0x20
  402838:	mov	x0, x20
  40283c:	blr	x4
  402840:	str	w0, [x19]
  402844:	cbz	w0, 40274c <ferror@plt+0x8dc>
  402848:	ldr	w0, [x19, #64]
  40284c:	cbnz	w0, 40287c <ferror@plt+0xa0c>
  402850:	ldr	w0, [x19, #60]
  402854:	cbz	w0, 4026c4 <ferror@plt+0x854>
  402858:	ldr	x28, [x19, #24]
  40285c:	cbz	x28, 402678 <ferror@plt+0x808>
  402860:	ldrb	w0, [x28]
  402864:	cbz	w0, 402684 <ferror@plt+0x814>
  402868:	ldr	w0, [x19, #52]
  40286c:	cbnz	w0, 402654 <ferror@plt+0x7e4>
  402870:	mov	x1, x28
  402874:	mov	x28, #0x0                   	// #0
  402878:	b	402690 <ferror@plt+0x820>
  40287c:	mov	w2, #0x5                   	// #5
  402880:	adrp	x1, 404000 <ferror@plt+0x2190>
  402884:	add	x1, x1, #0xbc8
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401d80 <dcgettext@plt>
  402890:	bl	401dc0 <printf@plt>
  402894:	adrp	x22, 404000 <ferror@plt+0x2190>
  402898:	add	x22, x22, #0xee0
  40289c:	b	402850 <ferror@plt+0x9e0>
  4028a0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4028a4:	ldr	x0, [x0, #1232]
  4028a8:	cbz	x0, 4028b8 <ferror@plt+0xa48>
  4028ac:	bl	401cc0 <free@plt>
  4028b0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4028b4:	str	xzr, [x0, #1232]
  4028b8:	mov	x0, x20
  4028bc:	bl	401d50 <bfd_close@plt>
  4028c0:	mov	w0, w26
  4028c4:	ldp	x19, x20, [sp, #16]
  4028c8:	ldp	x21, x22, [sp, #32]
  4028cc:	ldp	x23, x24, [sp, #48]
  4028d0:	ldp	x25, x26, [sp, #64]
  4028d4:	ldp	x27, x28, [sp, #80]
  4028d8:	ldp	x29, x30, [sp], #224
  4028dc:	ret
  4028e0:	mov	w26, #0x1                   	// #1
  4028e4:	b	4028c0 <ferror@plt+0xa50>
  4028e8:	tbnz	x0, #63, 4024f8 <ferror@plt+0x688>
  4028ec:	bl	401b50 <xmalloc@plt>
  4028f0:	mov	x1, x0
  4028f4:	adrp	x0, 416000 <ferror@plt+0x14190>
  4028f8:	str	x1, [x0, #1232]
  4028fc:	ldr	x0, [x20, #8]
  402900:	ldr	x2, [x0, #504]
  402904:	mov	x0, x20
  402908:	blr	x2
  40290c:	tbnz	x0, #63, 402500 <ferror@plt+0x690>
  402910:	cbnz	x0, 402464 <ferror@plt+0x5f4>
  402914:	ldr	x0, [x20, #8]
  402918:	ldr	x1, [x0, #832]
  40291c:	mov	x0, x20
  402920:	blr	x1
  402924:	mov	x19, x0
  402928:	cmp	x0, #0x0
  40292c:	b.gt	402508 <ferror@plt+0x698>
  402930:	adrp	x19, 416000 <ferror@plt+0x14190>
  402934:	add	x19, x19, #0x4a8
  402938:	ldr	x0, [x19, #40]
  40293c:	bl	401cc0 <free@plt>
  402940:	str	xzr, [x19, #40]
  402944:	b	40246c <ferror@plt+0x5fc>
  402948:	stp	x29, x30, [sp, #-16]!
  40294c:	mov	x29, sp
  402950:	cbz	w0, 402974 <ferror@plt+0xb04>
  402954:	cmp	w0, #0x1
  402958:	b.eq	402990 <ferror@plt+0xb20>  // b.none
  40295c:	mov	w2, #0x5                   	// #5
  402960:	adrp	x1, 404000 <ferror@plt+0x2190>
  402964:	add	x1, x1, #0xcc8
  402968:	mov	x0, #0x0                   	// #0
  40296c:	bl	401d80 <dcgettext@plt>
  402970:	b	402988 <ferror@plt+0xb18>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 404000 <ferror@plt+0x2190>
  40297c:	add	x1, x1, #0xca8
  402980:	mov	x0, #0x0                   	// #0
  402984:	bl	401d80 <dcgettext@plt>
  402988:	ldp	x29, x30, [sp], #16
  40298c:	ret
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 404000 <ferror@plt+0x2190>
  402998:	add	x1, x1, #0xcb8
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	401d80 <dcgettext@plt>
  4029a4:	b	402988 <ferror@plt+0xb18>
  4029a8:	stp	x29, x30, [sp, #-48]!
  4029ac:	mov	x29, sp
  4029b0:	stp	x19, x20, [sp, #16]
  4029b4:	str	x21, [sp, #32]
  4029b8:	mov	x21, x0
  4029bc:	mov	w1, #0x2f                  	// #47
  4029c0:	bl	401bc0 <strrchr@plt>
  4029c4:	cbz	x0, 402a20 <ferror@plt+0xbb0>
  4029c8:	sub	x19, x0, x21
  4029cc:	add	x0, x19, #0xb
  4029d0:	bl	401b50 <xmalloc@plt>
  4029d4:	mov	x20, x0
  4029d8:	mov	x2, x19
  4029dc:	mov	x1, x21
  4029e0:	bl	4019c0 <memcpy@plt>
  4029e4:	add	x1, x19, #0x1
  4029e8:	mov	w0, #0x2f                  	// #47
  4029ec:	strb	w0, [x20, x19]
  4029f0:	add	x2, x20, x1
  4029f4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4029f8:	add	x0, x0, #0xce0
  4029fc:	ldr	x3, [x0]
  402a00:	str	x3, [x20, x1]
  402a04:	ldrb	w0, [x0, #8]
  402a08:	strb	w0, [x2, #8]
  402a0c:	mov	x0, x20
  402a10:	ldp	x19, x20, [sp, #16]
  402a14:	ldr	x21, [sp, #32]
  402a18:	ldp	x29, x30, [sp], #48
  402a1c:	ret
  402a20:	mov	x0, #0x9                   	// #9
  402a24:	bl	401b50 <xmalloc@plt>
  402a28:	mov	x20, x0
  402a2c:	mov	x1, #0x0                   	// #0
  402a30:	b	4029f0 <ferror@plt+0xb80>
  402a34:	stp	x29, x30, [sp, #-32]!
  402a38:	mov	x29, sp
  402a3c:	stp	x19, x20, [sp, #16]
  402a40:	mov	x19, x0
  402a44:	bl	401b30 <bfd_get_error@plt>
  402a48:	cbnz	w0, 402aa4 <ferror@plt+0xc34>
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	adrp	x1, 404000 <ferror@plt+0x2190>
  402a54:	add	x1, x1, #0xcf0
  402a58:	mov	x0, #0x0                   	// #0
  402a5c:	bl	401d80 <dcgettext@plt>
  402a60:	mov	x20, x0
  402a64:	adrp	x0, 416000 <ferror@plt+0x14190>
  402a68:	ldr	x0, [x0, #1168]
  402a6c:	bl	401d10 <fflush@plt>
  402a70:	cbz	x19, 402ab0 <ferror@plt+0xc40>
  402a74:	mov	x4, x20
  402a78:	mov	x3, x19
  402a7c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402a80:	ldr	x2, [x0, #1304]
  402a84:	adrp	x1, 404000 <ferror@plt+0x2190>
  402a88:	add	x1, x1, #0xd08
  402a8c:	adrp	x0, 416000 <ferror@plt+0x14190>
  402a90:	ldr	x0, [x0, #1144]
  402a94:	bl	401e40 <fprintf@plt>
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldp	x29, x30, [sp], #32
  402aa0:	ret
  402aa4:	bl	401d70 <bfd_errmsg@plt>
  402aa8:	mov	x20, x0
  402aac:	b	402a64 <ferror@plt+0xbf4>
  402ab0:	mov	x3, x20
  402ab4:	adrp	x0, 416000 <ferror@plt+0x14190>
  402ab8:	ldr	x2, [x0, #1304]
  402abc:	adrp	x1, 405000 <ferror@plt+0x3190>
  402ac0:	add	x1, x1, #0x1f8
  402ac4:	adrp	x0, 416000 <ferror@plt+0x14190>
  402ac8:	ldr	x0, [x0, #1144]
  402acc:	bl	401e40 <fprintf@plt>
  402ad0:	b	402a98 <ferror@plt+0xc28>
  402ad4:	stp	x29, x30, [sp, #-64]!
  402ad8:	mov	x29, sp
  402adc:	stp	x19, x20, [sp, #16]
  402ae0:	stp	x21, x22, [sp, #32]
  402ae4:	str	x23, [sp, #48]
  402ae8:	mov	x22, x0
  402aec:	mov	x21, x1
  402af0:	ldr	w1, [x1, #12]
  402af4:	add	w1, w1, #0x1
  402af8:	str	w1, [x21, #12]
  402afc:	sxtw	x0, w1
  402b00:	add	x3, x0, w1, sxtw #1
  402b04:	ldr	x2, [x21, #16]
  402b08:	cmp	x2, x3, lsl #5
  402b0c:	b.cs	402b48 <ferror@plt+0xcd8>  // b.hs, b.nlast
  402b10:	lsl	x19, x3, #6
  402b14:	cmp	w1, #0x3f
  402b18:	mov	x0, #0x3000                	// #12288
  402b1c:	csel	x19, x19, x0, gt
  402b20:	mov	x1, x19
  402b24:	ldr	x0, [x21, #24]
  402b28:	bl	401af0 <xrealloc@plt>
  402b2c:	str	x0, [x21, #24]
  402b30:	ldr	x3, [x21, #16]
  402b34:	sub	x2, x19, x3
  402b38:	mov	w1, #0x0                   	// #0
  402b3c:	add	x0, x0, x3
  402b40:	bl	401b40 <memset@plt>
  402b44:	str	x19, [x21, #16]
  402b48:	ldr	x1, [x22]
  402b4c:	ldrsw	x0, [x21, #12]
  402b50:	ldr	x2, [x21, #24]
  402b54:	add	x0, x0, x0, lsl #1
  402b58:	add	x0, x2, x0, lsl #5
  402b5c:	stur	x1, [x0, #-96]
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	adrp	x1, 404000 <ferror@plt+0x2190>
  402b68:	add	x1, x1, #0xd18
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401d80 <dcgettext@plt>
  402b74:	mov	x19, x0
  402b78:	ldr	x23, [x22]
  402b7c:	ldr	w0, [x22, #16]
  402b80:	bl	402948 <ferror@plt+0xad8>
  402b84:	mov	x20, x0
  402b88:	ldr	w0, [x22, #12]
  402b8c:	bl	402948 <ferror@plt+0xad8>
  402b90:	mov	x3, x0
  402b94:	mov	x2, x20
  402b98:	mov	x1, x23
  402b9c:	mov	x0, x19
  402ba0:	bl	401dc0 <printf@plt>
  402ba4:	ldr	x1, [x22]
  402ba8:	ldr	x0, [x21]
  402bac:	bl	401cd0 <bfd_openw@plt>
  402bb0:	mov	x20, x0
  402bb4:	cbz	x0, 402bd8 <ferror@plt+0xd68>
  402bb8:	mov	w1, #0x1                   	// #1
  402bbc:	bl	401be0 <bfd_set_format@plt>
  402bc0:	mov	w19, #0x2                   	// #2
  402bc4:	cbz	w0, 402bec <ferror@plt+0xd7c>
  402bc8:	adrp	x22, 404000 <ferror@plt+0x2190>
  402bcc:	add	x22, x22, #0xd38
  402bd0:	mov	w23, #0x1                   	// #1
  402bd4:	b	402c6c <ferror@plt+0xdfc>
  402bd8:	ldr	x0, [x21]
  402bdc:	bl	402a34 <ferror@plt+0xbc4>
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	str	w0, [x21, #8]
  402be8:	b	402c00 <ferror@plt+0xd90>
  402bec:	bl	401b30 <bfd_get_error@plt>
  402bf0:	cmp	w0, #0x5
  402bf4:	b.ne	402c18 <ferror@plt+0xda8>  // b.any
  402bf8:	mov	x0, x20
  402bfc:	bl	401c30 <bfd_close_all_done@plt>
  402c00:	ldr	w0, [x21, #8]
  402c04:	ldp	x19, x20, [sp, #16]
  402c08:	ldp	x21, x22, [sp, #32]
  402c0c:	ldr	x23, [sp, #48]
  402c10:	ldp	x29, x30, [sp], #64
  402c14:	ret
  402c18:	ldr	x0, [x22]
  402c1c:	bl	402a34 <ferror@plt+0xbc4>
  402c20:	mov	w0, #0x1                   	// #1
  402c24:	str	w0, [x21, #8]
  402c28:	b	402bf8 <ferror@plt+0xd88>
  402c2c:	mov	x1, #0x0                   	// #0
  402c30:	mov	w0, w19
  402c34:	bl	401c80 <bfd_printable_arch_mach@plt>
  402c38:	mov	x1, x0
  402c3c:	mov	x0, x22
  402c40:	bl	401dc0 <printf@plt>
  402c44:	ldrsw	x2, [x21, #12]
  402c48:	ldr	x0, [x21, #24]
  402c4c:	add	x2, x2, x2, lsl #1
  402c50:	add	x2, x0, x2, lsl #5
  402c54:	sub	w0, w19, #0x2
  402c58:	add	x2, x2, x0
  402c5c:	sturb	w23, [x2, #-88]
  402c60:	add	w19, w19, #0x1
  402c64:	cmp	w19, #0x59
  402c68:	b.eq	402bf8 <ferror@plt+0xd88>  // b.none
  402c6c:	ldr	x0, [x20, #8]
  402c70:	ldr	x3, [x0, #656]
  402c74:	mov	x2, #0x0                   	// #0
  402c78:	mov	w1, w19
  402c7c:	mov	x0, x20
  402c80:	blr	x3
  402c84:	cbz	w0, 402c60 <ferror@plt+0xdf0>
  402c88:	b	402c2c <ferror@plt+0xdbc>
  402c8c:	stp	x29, x30, [sp, #-16]!
  402c90:	mov	x29, sp
  402c94:	bl	402a34 <ferror@plt+0xbc4>
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	bl	401d40 <xexit@plt>
  402ca0:	stp	x29, x30, [sp, #-80]!
  402ca4:	mov	x29, sp
  402ca8:	stp	x19, x20, [sp, #16]
  402cac:	str	x21, [sp, #32]
  402cb0:	mov	x21, x0
  402cb4:	mov	x19, x1
  402cb8:	adrp	x0, 416000 <ferror@plt+0x14190>
  402cbc:	ldr	x0, [x0, #1168]
  402cc0:	bl	401d10 <fflush@plt>
  402cc4:	adrp	x20, 416000 <ferror@plt+0x14190>
  402cc8:	adrp	x0, 416000 <ferror@plt+0x14190>
  402ccc:	ldr	x2, [x0, #1304]
  402cd0:	adrp	x1, 404000 <ferror@plt+0x2190>
  402cd4:	add	x1, x1, #0xd40
  402cd8:	ldr	x0, [x20, #1144]
  402cdc:	bl	401e40 <fprintf@plt>
  402ce0:	ldp	x0, x1, [x19]
  402ce4:	stp	x0, x1, [sp, #48]
  402ce8:	ldp	x0, x1, [x19, #16]
  402cec:	stp	x0, x1, [sp, #64]
  402cf0:	add	x2, sp, #0x30
  402cf4:	mov	x1, x21
  402cf8:	ldr	x0, [x20, #1144]
  402cfc:	bl	401db0 <vfprintf@plt>
  402d00:	ldr	x1, [x20, #1144]
  402d04:	mov	w0, #0xa                   	// #10
  402d08:	bl	401a80 <putc@plt>
  402d0c:	ldp	x19, x20, [sp, #16]
  402d10:	ldr	x21, [sp, #32]
  402d14:	ldp	x29, x30, [sp], #80
  402d18:	ret
  402d1c:	stp	x29, x30, [sp, #-272]!
  402d20:	mov	x29, sp
  402d24:	str	x1, [sp, #216]
  402d28:	str	x2, [sp, #224]
  402d2c:	str	x3, [sp, #232]
  402d30:	str	x4, [sp, #240]
  402d34:	str	x5, [sp, #248]
  402d38:	str	x6, [sp, #256]
  402d3c:	str	x7, [sp, #264]
  402d40:	str	q0, [sp, #80]
  402d44:	str	q1, [sp, #96]
  402d48:	str	q2, [sp, #112]
  402d4c:	str	q3, [sp, #128]
  402d50:	str	q4, [sp, #144]
  402d54:	str	q5, [sp, #160]
  402d58:	str	q6, [sp, #176]
  402d5c:	str	q7, [sp, #192]
  402d60:	add	x1, sp, #0x110
  402d64:	str	x1, [sp, #48]
  402d68:	str	x1, [sp, #56]
  402d6c:	add	x1, sp, #0xd0
  402d70:	str	x1, [sp, #64]
  402d74:	mov	w1, #0xffffffc8            	// #-56
  402d78:	str	w1, [sp, #72]
  402d7c:	mov	w1, #0xffffff80            	// #-128
  402d80:	str	w1, [sp, #76]
  402d84:	ldp	x2, x3, [sp, #48]
  402d88:	stp	x2, x3, [sp, #16]
  402d8c:	ldp	x2, x3, [sp, #64]
  402d90:	stp	x2, x3, [sp, #32]
  402d94:	add	x1, sp, #0x10
  402d98:	bl	402ca0 <ferror@plt+0xe30>
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	bl	401d40 <xexit@plt>
  402da4:	stp	x29, x30, [sp, #-272]!
  402da8:	mov	x29, sp
  402dac:	str	x1, [sp, #216]
  402db0:	str	x2, [sp, #224]
  402db4:	str	x3, [sp, #232]
  402db8:	str	x4, [sp, #240]
  402dbc:	str	x5, [sp, #248]
  402dc0:	str	x6, [sp, #256]
  402dc4:	str	x7, [sp, #264]
  402dc8:	str	q0, [sp, #80]
  402dcc:	str	q1, [sp, #96]
  402dd0:	str	q2, [sp, #112]
  402dd4:	str	q3, [sp, #128]
  402dd8:	str	q4, [sp, #144]
  402ddc:	str	q5, [sp, #160]
  402de0:	str	q6, [sp, #176]
  402de4:	str	q7, [sp, #192]
  402de8:	add	x1, sp, #0x110
  402dec:	str	x1, [sp, #48]
  402df0:	str	x1, [sp, #56]
  402df4:	add	x1, sp, #0xd0
  402df8:	str	x1, [sp, #64]
  402dfc:	mov	w1, #0xffffffc8            	// #-56
  402e00:	str	w1, [sp, #72]
  402e04:	mov	w1, #0xffffff80            	// #-128
  402e08:	str	w1, [sp, #76]
  402e0c:	ldp	x2, x3, [sp, #48]
  402e10:	stp	x2, x3, [sp, #16]
  402e14:	ldp	x2, x3, [sp, #64]
  402e18:	stp	x2, x3, [sp, #32]
  402e1c:	add	x1, sp, #0x10
  402e20:	bl	402ca0 <ferror@plt+0xe30>
  402e24:	ldp	x29, x30, [sp], #272
  402e28:	ret
  402e2c:	stp	x29, x30, [sp, #-32]!
  402e30:	mov	x29, sp
  402e34:	adrp	x0, 404000 <ferror@plt+0x2190>
  402e38:	add	x0, x0, #0xd48
  402e3c:	bl	401a50 <bfd_set_default_target@plt>
  402e40:	cbz	w0, 402e4c <ferror@plt+0xfdc>
  402e44:	ldp	x29, x30, [sp], #32
  402e48:	ret
  402e4c:	str	x19, [sp, #16]
  402e50:	mov	w2, #0x5                   	// #5
  402e54:	adrp	x1, 404000 <ferror@plt+0x2190>
  402e58:	add	x1, x1, #0xd68
  402e5c:	mov	x0, #0x0                   	// #0
  402e60:	bl	401d80 <dcgettext@plt>
  402e64:	mov	x19, x0
  402e68:	bl	401b30 <bfd_get_error@plt>
  402e6c:	bl	401d70 <bfd_errmsg@plt>
  402e70:	mov	x2, x0
  402e74:	adrp	x1, 404000 <ferror@plt+0x2190>
  402e78:	add	x1, x1, #0xd48
  402e7c:	mov	x0, x19
  402e80:	bl	402d1c <ferror@plt+0xeac>
  402e84:	stp	x29, x30, [sp, #-48]!
  402e88:	mov	x29, sp
  402e8c:	stp	x19, x20, [sp, #16]
  402e90:	mov	x19, x0
  402e94:	adrp	x0, 416000 <ferror@plt+0x14190>
  402e98:	ldr	x0, [x0, #1168]
  402e9c:	bl	401d10 <fflush@plt>
  402ea0:	adrp	x0, 416000 <ferror@plt+0x14190>
  402ea4:	ldr	x20, [x0, #1144]
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	adrp	x1, 404000 <ferror@plt+0x2190>
  402eb0:	add	x1, x1, #0xd98
  402eb4:	mov	x0, #0x0                   	// #0
  402eb8:	bl	401d80 <dcgettext@plt>
  402ebc:	adrp	x1, 416000 <ferror@plt+0x14190>
  402ec0:	ldr	x2, [x1, #1304]
  402ec4:	mov	x1, x0
  402ec8:	mov	x0, x20
  402ecc:	bl	401e40 <fprintf@plt>
  402ed0:	ldr	x2, [x19]
  402ed4:	cbz	x2, 402f00 <ferror@plt+0x1090>
  402ed8:	str	x21, [sp, #32]
  402edc:	adrp	x20, 404000 <ferror@plt+0x2190>
  402ee0:	add	x20, x20, #0xf28
  402ee4:	adrp	x21, 416000 <ferror@plt+0x14190>
  402ee8:	mov	x1, x20
  402eec:	ldr	x0, [x21, #1144]
  402ef0:	bl	401e40 <fprintf@plt>
  402ef4:	ldr	x2, [x19, #8]!
  402ef8:	cbnz	x2, 402ee8 <ferror@plt+0x1078>
  402efc:	ldr	x21, [sp, #32]
  402f00:	adrp	x0, 416000 <ferror@plt+0x14190>
  402f04:	ldr	x1, [x0, #1144]
  402f08:	mov	w0, #0xa                   	// #10
  402f0c:	bl	401a90 <fputc@plt>
  402f10:	ldp	x19, x20, [sp, #16]
  402f14:	ldp	x29, x30, [sp], #48
  402f18:	ret
  402f1c:	stp	x29, x30, [sp, #-48]!
  402f20:	mov	x29, sp
  402f24:	stp	x19, x20, [sp, #16]
  402f28:	stp	x21, x22, [sp, #32]
  402f2c:	mov	x20, x1
  402f30:	cbz	x0, 402fb0 <ferror@plt+0x1140>
  402f34:	mov	x19, x0
  402f38:	mov	w2, #0x5                   	// #5
  402f3c:	adrp	x1, 404000 <ferror@plt+0x2190>
  402f40:	add	x1, x1, #0xdc8
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	bl	401d80 <dcgettext@plt>
  402f4c:	mov	x2, x19
  402f50:	mov	x1, x0
  402f54:	mov	x0, x20
  402f58:	bl	401e40 <fprintf@plt>
  402f5c:	bl	401b10 <bfd_target_list@plt>
  402f60:	mov	x22, x0
  402f64:	ldr	x2, [x0]
  402f68:	cbz	x2, 402f8c <ferror@plt+0x111c>
  402f6c:	add	x19, x0, #0x8
  402f70:	adrp	x21, 404000 <ferror@plt+0x2190>
  402f74:	add	x21, x21, #0xf28
  402f78:	mov	x1, x21
  402f7c:	mov	x0, x20
  402f80:	bl	401e40 <fprintf@plt>
  402f84:	ldr	x2, [x19], #8
  402f88:	cbnz	x2, 402f78 <ferror@plt+0x1108>
  402f8c:	mov	x1, x20
  402f90:	mov	w0, #0xa                   	// #10
  402f94:	bl	401a90 <fputc@plt>
  402f98:	mov	x0, x22
  402f9c:	bl	401cc0 <free@plt>
  402fa0:	ldp	x19, x20, [sp, #16]
  402fa4:	ldp	x21, x22, [sp, #32]
  402fa8:	ldp	x29, x30, [sp], #48
  402fac:	ret
  402fb0:	mov	w2, #0x5                   	// #5
  402fb4:	adrp	x1, 404000 <ferror@plt+0x2190>
  402fb8:	add	x1, x1, #0xdb0
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	bl	401d80 <dcgettext@plt>
  402fc4:	mov	x1, x0
  402fc8:	mov	x0, x20
  402fcc:	bl	401e40 <fprintf@plt>
  402fd0:	b	402f5c <ferror@plt+0x10ec>
  402fd4:	stp	x29, x30, [sp, #-48]!
  402fd8:	mov	x29, sp
  402fdc:	stp	x19, x20, [sp, #16]
  402fe0:	stp	x21, x22, [sp, #32]
  402fe4:	mov	x20, x1
  402fe8:	cbz	x0, 403068 <ferror@plt+0x11f8>
  402fec:	mov	x19, x0
  402ff0:	mov	w2, #0x5                   	// #5
  402ff4:	adrp	x1, 404000 <ferror@plt+0x2190>
  402ff8:	add	x1, x1, #0xe00
  402ffc:	mov	x0, #0x0                   	// #0
  403000:	bl	401d80 <dcgettext@plt>
  403004:	mov	x2, x19
  403008:	mov	x1, x0
  40300c:	mov	x0, x20
  403010:	bl	401e40 <fprintf@plt>
  403014:	bl	401a40 <bfd_arch_list@plt>
  403018:	mov	x22, x0
  40301c:	ldr	x2, [x0]
  403020:	cbz	x2, 403044 <ferror@plt+0x11d4>
  403024:	mov	x19, x0
  403028:	adrp	x21, 404000 <ferror@plt+0x2190>
  40302c:	add	x21, x21, #0xf28
  403030:	mov	x1, x21
  403034:	mov	x0, x20
  403038:	bl	401e40 <fprintf@plt>
  40303c:	ldr	x2, [x19, #8]!
  403040:	cbnz	x2, 403030 <ferror@plt+0x11c0>
  403044:	mov	x1, x20
  403048:	mov	w0, #0xa                   	// #10
  40304c:	bl	401a90 <fputc@plt>
  403050:	mov	x0, x22
  403054:	bl	401cc0 <free@plt>
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x29, x30, [sp], #48
  403064:	ret
  403068:	mov	w2, #0x5                   	// #5
  40306c:	adrp	x1, 404000 <ferror@plt+0x2190>
  403070:	add	x1, x1, #0xde0
  403074:	mov	x0, #0x0                   	// #0
  403078:	bl	401d80 <dcgettext@plt>
  40307c:	mov	x1, x0
  403080:	mov	x0, x20
  403084:	bl	401e40 <fprintf@plt>
  403088:	b	403014 <ferror@plt+0x11a4>
  40308c:	stp	x29, x30, [sp, #-160]!
  403090:	mov	x29, sp
  403094:	stp	x19, x20, [sp, #16]
  403098:	mov	w2, #0x5                   	// #5
  40309c:	adrp	x1, 404000 <ferror@plt+0x2190>
  4030a0:	add	x1, x1, #0xe20
  4030a4:	mov	x0, #0x0                   	// #0
  4030a8:	bl	401d80 <dcgettext@plt>
  4030ac:	adrp	x1, 404000 <ferror@plt+0x2190>
  4030b0:	add	x1, x1, #0xe40
  4030b4:	bl	401dc0 <printf@plt>
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	bl	404580 <ferror@plt+0x2710>
  4030c0:	str	x0, [sp, #128]
  4030c4:	str	wzr, [sp, #136]
  4030c8:	str	wzr, [sp, #140]
  4030cc:	str	xzr, [sp, #144]
  4030d0:	str	xzr, [sp, #152]
  4030d4:	add	x1, sp, #0x80
  4030d8:	adrp	x0, 402000 <ferror@plt+0x190>
  4030dc:	add	x0, x0, #0xad4
  4030e0:	bl	401cb0 <bfd_iterate_over_targets@plt>
  4030e4:	ldr	x0, [sp, #128]
  4030e8:	bl	401e30 <unlink@plt>
  4030ec:	ldr	x0, [sp, #128]
  4030f0:	bl	401cc0 <free@plt>
  4030f4:	ldr	w19, [sp, #136]
  4030f8:	cbz	w19, 40310c <ferror@plt+0x129c>
  4030fc:	ldr	w0, [sp, #136]
  403100:	ldp	x19, x20, [sp, #16]
  403104:	ldp	x29, x30, [sp], #160
  403108:	ret
  40310c:	stp	x21, x22, [sp, #32]
  403110:	stp	x23, x24, [sp, #48]
  403114:	stp	x25, x26, [sp, #64]
  403118:	stp	x27, x28, [sp, #80]
  40311c:	mov	w24, w19
  403120:	mov	w20, #0x2                   	// #2
  403124:	mov	x1, #0x0                   	// #0
  403128:	mov	w0, w20
  40312c:	bl	401c80 <bfd_printable_arch_mach@plt>
  403130:	bl	401a00 <strlen@plt>
  403134:	cmp	w24, w0
  403138:	csel	w24, w24, w0, ge  // ge = tcont
  40313c:	add	w20, w20, #0x1
  403140:	cmp	w20, #0x59
  403144:	b.ne	403124 <ferror@plt+0x12b4>  // b.any
  403148:	adrp	x0, 404000 <ferror@plt+0x2190>
  40314c:	add	x0, x0, #0xe58
  403150:	bl	401e00 <getenv@plt>
  403154:	mov	w1, #0x50                  	// #80
  403158:	cbz	x0, 403174 <ferror@plt+0x1304>
  40315c:	mov	w2, #0xa                   	// #10
  403160:	mov	x1, #0x0                   	// #0
  403164:	bl	401c90 <strtol@plt>
  403168:	cmp	w0, #0x0
  40316c:	mov	w1, #0x50                  	// #80
  403170:	csel	w1, w0, w1, ne  // ne = any
  403174:	ldr	w23, [sp, #140]
  403178:	cmp	w23, #0x0
  40317c:	b.le	40339c <ferror@plt+0x152c>
  403180:	sub	w1, w1, w24
  403184:	sub	w0, w1, #0x1
  403188:	str	w0, [sp, #124]
  40318c:	adrp	x25, 416000 <ferror@plt+0x14190>
  403190:	adrp	x0, 404000 <ferror@plt+0x2190>
  403194:	add	x0, x0, #0xe70
  403198:	str	x0, [sp, #112]
  40319c:	b	40329c <ferror@plt+0x142c>
  4031a0:	adrp	x2, 404000 <ferror@plt+0x2190>
  4031a4:	add	x2, x2, #0xe60
  4031a8:	add	w1, w24, #0x1
  4031ac:	adrp	x0, 404000 <ferror@plt+0x2190>
  4031b0:	add	x0, x0, #0xe68
  4031b4:	bl	401dc0 <printf@plt>
  4031b8:	cmp	w19, w20
  4031bc:	b.ne	403304 <ferror@plt+0x1494>  // b.any
  4031c0:	b	403340 <ferror@plt+0x14d0>
  4031c4:	ldr	x1, [x25, #1168]
  4031c8:	ldr	x0, [x0, x23]
  4031cc:	bl	401a10 <fputs@plt>
  4031d0:	add	x23, x23, #0x60
  4031d4:	cmp	x21, x23
  4031d8:	b.eq	403228 <ferror@plt+0x13b8>  // b.none
  4031dc:	ldr	x1, [x25, #1168]
  4031e0:	mov	w0, #0x20                  	// #32
  4031e4:	bl	401a80 <putc@plt>
  4031e8:	ldr	x0, [sp, #152]
  4031ec:	add	x1, x0, x23
  4031f0:	add	x1, x1, x28
  4031f4:	ldrb	w1, [x1, #8]
  4031f8:	cbnz	w1, 4031c4 <ferror@plt+0x1354>
  4031fc:	ldr	x0, [x0, x23]
  403200:	bl	401a00 <strlen@plt>
  403204:	sub	w26, w0, #0x1
  403208:	cbz	w0, 4031d0 <ferror@plt+0x1360>
  40320c:	ldr	x1, [x25, #1168]
  403210:	mov	w0, w27
  403214:	bl	401a80 <putc@plt>
  403218:	sub	w26, w26, #0x1
  40321c:	cmn	w26, #0x1
  403220:	b.ne	40320c <ferror@plt+0x139c>  // b.any
  403224:	b	4031d0 <ferror@plt+0x1360>
  403228:	ldr	x1, [x25, #1168]
  40322c:	mov	w0, #0xa                   	// #10
  403230:	bl	401a80 <putc@plt>
  403234:	add	w22, w22, #0x1
  403238:	cmp	w22, #0x59
  40323c:	b.eq	40328c <ferror@plt+0x141c>  // b.none
  403240:	mov	x1, #0x0                   	// #0
  403244:	mov	w0, w22
  403248:	bl	401c80 <bfd_printable_arch_mach@plt>
  40324c:	ldr	x1, [sp, #112]
  403250:	bl	401c70 <strcmp@plt>
  403254:	cbz	w0, 403234 <ferror@plt+0x13c4>
  403258:	mov	x1, #0x0                   	// #0
  40325c:	mov	w0, w22
  403260:	bl	401c80 <bfd_printable_arch_mach@plt>
  403264:	mov	x2, x0
  403268:	mov	w1, w24
  40326c:	ldr	x0, [sp, #104]
  403270:	bl	401dc0 <printf@plt>
  403274:	cmp	w20, w19
  403278:	b.eq	403228 <ferror@plt+0x13b8>  // b.none
  40327c:	ldr	x23, [sp, #96]
  403280:	sub	w28, w22, #0x2
  403284:	mov	w27, #0x2d                  	// #45
  403288:	b	4031e8 <ferror@plt+0x1378>
  40328c:	ldr	w23, [sp, #140]
  403290:	cmp	w23, w20
  403294:	b.le	403388 <ferror@plt+0x1518>
  403298:	mov	w19, w20
  40329c:	ldr	w22, [sp, #124]
  4032a0:	cmp	w19, w23
  4032a4:	b.ge	4033b0 <ferror@plt+0x1540>  // b.tcont
  4032a8:	sxtw	x26, w19
  4032ac:	add	x21, x26, w19, sxtw #1
  4032b0:	lsl	x0, x21, #5
  4032b4:	mov	x27, x0
  4032b8:	ldr	x21, [sp, #152]
  4032bc:	add	x21, x21, x0
  4032c0:	mov	w20, w19
  4032c4:	ldr	x0, [x21]
  4032c8:	bl	401a00 <strlen@plt>
  4032cc:	sub	w22, w22, #0x1
  4032d0:	subs	w22, w22, w0
  4032d4:	b.mi	4031a0 <ferror@plt+0x1330>  // b.first
  4032d8:	add	w20, w20, #0x1
  4032dc:	add	x21, x21, #0x60
  4032e0:	cmp	w20, w23
  4032e4:	b.ne	4032c4 <ferror@plt+0x1454>  // b.any
  4032e8:	adrp	x2, 404000 <ferror@plt+0x2190>
  4032ec:	add	x2, x2, #0xe60
  4032f0:	add	w1, w24, #0x1
  4032f4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4032f8:	add	x0, x0, #0xe68
  4032fc:	bl	401dc0 <printf@plt>
  403300:	mov	w20, w23
  403304:	mvn	w0, w19
  403308:	add	w0, w0, w20
  40330c:	add	x26, x26, #0x1
  403310:	add	x26, x0, x26
  403314:	add	x26, x26, x26, lsl #1
  403318:	lsl	x26, x26, #5
  40331c:	adrp	x21, 404000 <ferror@plt+0x2190>
  403320:	add	x21, x21, #0xec0
  403324:	ldr	x0, [sp, #152]
  403328:	ldr	x1, [x0, x27]
  40332c:	mov	x0, x21
  403330:	bl	401dc0 <printf@plt>
  403334:	add	x27, x27, #0x60
  403338:	cmp	x27, x26
  40333c:	b.ne	403324 <ferror@plt+0x14b4>  // b.any
  403340:	ldr	x1, [x25, #1168]
  403344:	mov	w0, #0xa                   	// #10
  403348:	bl	401a80 <putc@plt>
  40334c:	sxtw	x0, w19
  403350:	add	x1, x0, w19, sxtw #1
  403354:	lsl	x1, x1, #5
  403358:	str	x1, [sp, #96]
  40335c:	mvn	w21, w19
  403360:	add	w21, w21, w20
  403364:	add	x0, x0, #0x1
  403368:	add	x21, x21, x0
  40336c:	add	x21, x21, x21, lsl #1
  403370:	lsl	x21, x21, #5
  403374:	mov	w22, #0x2                   	// #2
  403378:	adrp	x0, 404000 <ferror@plt+0x2190>
  40337c:	add	x0, x0, #0xe80
  403380:	str	x0, [sp, #104]
  403384:	b	403240 <ferror@plt+0x13d0>
  403388:	ldp	x21, x22, [sp, #32]
  40338c:	ldp	x23, x24, [sp, #48]
  403390:	ldp	x25, x26, [sp, #64]
  403394:	ldp	x27, x28, [sp, #80]
  403398:	b	4030fc <ferror@plt+0x128c>
  40339c:	ldp	x21, x22, [sp, #32]
  4033a0:	ldp	x23, x24, [sp, #48]
  4033a4:	ldp	x25, x26, [sp, #64]
  4033a8:	ldp	x27, x28, [sp, #80]
  4033ac:	b	4030fc <ferror@plt+0x128c>
  4033b0:	adrp	x2, 404000 <ferror@plt+0x2190>
  4033b4:	add	x2, x2, #0xe60
  4033b8:	add	w1, w24, #0x1
  4033bc:	adrp	x0, 404000 <ferror@plt+0x2190>
  4033c0:	add	x0, x0, #0xe68
  4033c4:	bl	401dc0 <printf@plt>
  4033c8:	mov	w20, w19
  4033cc:	b	403340 <ferror@plt+0x14d0>
  4033d0:	stp	x29, x30, [sp, #-240]!
  4033d4:	mov	x29, sp
  4033d8:	stp	x19, x20, [sp, #16]
  4033dc:	str	x21, [sp, #32]
  4033e0:	mov	x21, x0
  4033e4:	mov	x19, x1
  4033e8:	mov	w20, w3
  4033ec:	cbz	w2, 403408 <ferror@plt+0x1598>
  4033f0:	ldr	x0, [x1, #8]
  4033f4:	ldr	x2, [x0, #480]
  4033f8:	add	x1, sp, #0x70
  4033fc:	mov	x0, x19
  403400:	blr	x2
  403404:	cbz	w0, 403444 <ferror@plt+0x15d4>
  403408:	mov	x1, x21
  40340c:	ldr	x0, [x19]
  403410:	bl	401a10 <fputs@plt>
  403414:	cbz	w20, 403428 <ferror@plt+0x15b8>
  403418:	ldrb	w0, [x19, #76]
  40341c:	tbz	w0, #7, 4034dc <ferror@plt+0x166c>
  403420:	ldr	x2, [x19, #96]
  403424:	cbnz	x2, 4034c8 <ferror@plt+0x1658>
  403428:	mov	x1, x21
  40342c:	mov	w0, #0xa                   	// #10
  403430:	bl	401a90 <fputc@plt>
  403434:	ldp	x19, x20, [sp, #16]
  403438:	ldr	x21, [sp, #32]
  40343c:	ldp	x29, x30, [sp], #240
  403440:	ret
  403444:	ldr	x0, [sp, #200]
  403448:	str	x0, [sp, #48]
  40344c:	add	x0, sp, #0x30
  403450:	bl	401ab0 <ctime@plt>
  403454:	cbz	x0, 4034a8 <ferror@plt+0x1638>
  403458:	add	x3, x0, #0x14
  40345c:	add	x2, x0, #0x4
  403460:	adrp	x1, 404000 <ferror@plt+0x2190>
  403464:	add	x1, x1, #0xea0
  403468:	add	x0, sp, #0x48
  40346c:	bl	401a70 <sprintf@plt>
  403470:	add	x1, sp, #0x38
  403474:	ldr	w0, [sp, #128]
  403478:	bl	403a48 <ferror@plt+0x1bd8>
  40347c:	strb	wzr, [sp, #66]
  403480:	add	x6, sp, #0x48
  403484:	ldr	x5, [sp, #160]
  403488:	ldr	w4, [sp, #140]
  40348c:	ldr	w3, [sp, #136]
  403490:	add	x2, sp, #0x39
  403494:	adrp	x1, 404000 <ferror@plt+0x2190>
  403498:	add	x1, x1, #0xeb0
  40349c:	mov	x0, x21
  4034a0:	bl	401e40 <fprintf@plt>
  4034a4:	b	403408 <ferror@plt+0x1598>
  4034a8:	mov	w2, #0x5                   	// #5
  4034ac:	adrp	x1, 404000 <ferror@plt+0x2190>
  4034b0:	add	x1, x1, #0xe88
  4034b4:	bl	401d80 <dcgettext@plt>
  4034b8:	mov	x1, x0
  4034bc:	add	x0, sp, #0x48
  4034c0:	bl	401a70 <sprintf@plt>
  4034c4:	b	403470 <ferror@plt+0x1600>
  4034c8:	adrp	x1, 404000 <ferror@plt+0x2190>
  4034cc:	add	x1, x1, #0xec8
  4034d0:	mov	x0, x21
  4034d4:	bl	401e40 <fprintf@plt>
  4034d8:	b	403428 <ferror@plt+0x15b8>
  4034dc:	ldr	x2, [x19, #88]
  4034e0:	cbz	x2, 403428 <ferror@plt+0x15b8>
  4034e4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4034e8:	add	x1, x1, #0xec8
  4034ec:	mov	x0, x21
  4034f0:	bl	401e40 <fprintf@plt>
  4034f4:	b	403428 <ferror@plt+0x15b8>
  4034f8:	stp	x29, x30, [sp, #-32]!
  4034fc:	mov	x29, sp
  403500:	str	x19, [sp, #16]
  403504:	bl	4029a8 <ferror@plt+0xb38>
  403508:	mov	x19, x0
  40350c:	bl	401d30 <mkstemp@plt>
  403510:	cmn	w0, #0x1
  403514:	b.eq	40352c <ferror@plt+0x16bc>  // b.none
  403518:	bl	401bb0 <close@plt>
  40351c:	mov	x0, x19
  403520:	ldr	x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	mov	x0, x19
  403530:	bl	401cc0 <free@plt>
  403534:	mov	x19, #0x0                   	// #0
  403538:	b	40351c <ferror@plt+0x16ac>
  40353c:	stp	x29, x30, [sp, #-16]!
  403540:	mov	x29, sp
  403544:	bl	4029a8 <ferror@plt+0xb38>
  403548:	bl	401bf0 <mkdtemp@plt>
  40354c:	ldp	x29, x30, [sp], #16
  403550:	ret
  403554:	stp	x29, x30, [sp, #-48]!
  403558:	mov	x29, sp
  40355c:	stp	x19, x20, [sp, #16]
  403560:	mov	x20, x0
  403564:	mov	x19, x1
  403568:	mov	w2, #0x0                   	// #0
  40356c:	add	x1, sp, #0x28
  403570:	bl	401a20 <bfd_scan_vma@plt>
  403574:	ldr	x1, [sp, #40]
  403578:	ldrb	w1, [x1]
  40357c:	cbnz	w1, 40358c <ferror@plt+0x171c>
  403580:	ldp	x19, x20, [sp, #16]
  403584:	ldp	x29, x30, [sp], #48
  403588:	ret
  40358c:	mov	w2, #0x5                   	// #5
  403590:	adrp	x1, 404000 <ferror@plt+0x2190>
  403594:	add	x1, x1, #0xed0
  403598:	mov	x0, #0x0                   	// #0
  40359c:	bl	401d80 <dcgettext@plt>
  4035a0:	mov	x2, x20
  4035a4:	mov	x1, x19
  4035a8:	bl	402d1c <ferror@plt+0xeac>
  4035ac:	cbz	x0, 4036e4 <ferror@plt+0x1874>
  4035b0:	stp	x29, x30, [sp, #-176]!
  4035b4:	mov	x29, sp
  4035b8:	stp	x19, x20, [sp, #16]
  4035bc:	mov	x19, x0
  4035c0:	add	x2, sp, #0x30
  4035c4:	mov	x1, x0
  4035c8:	mov	w0, #0x0                   	// #0
  4035cc:	bl	401e20 <__xstat@plt>
  4035d0:	tbnz	w0, #31, 403600 <ferror@plt+0x1790>
  4035d4:	ldr	w0, [sp, #64]
  4035d8:	and	w0, w0, #0xf000
  4035dc:	cmp	w0, #0x4, lsl #12
  4035e0:	b.eq	403678 <ferror@plt+0x1808>  // b.none
  4035e4:	cmp	w0, #0x8, lsl #12
  4035e8:	b.ne	40369c <ferror@plt+0x182c>  // b.any
  4035ec:	ldr	x0, [sp, #96]
  4035f0:	tbnz	x0, #63, 4036c0 <ferror@plt+0x1850>
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldp	x29, x30, [sp], #176
  4035fc:	ret
  403600:	bl	401df0 <__errno_location@plt>
  403604:	mov	x20, x0
  403608:	ldr	w0, [x0]
  40360c:	cmp	w0, #0x2
  403610:	b.eq	403654 <ferror@plt+0x17e4>  // b.none
  403614:	str	x21, [sp, #32]
  403618:	mov	w2, #0x5                   	// #5
  40361c:	adrp	x1, 404000 <ferror@plt+0x2190>
  403620:	add	x1, x1, #0xf00
  403624:	mov	x0, #0x0                   	// #0
  403628:	bl	401d80 <dcgettext@plt>
  40362c:	mov	x21, x0
  403630:	ldr	w0, [x20]
  403634:	bl	401ba0 <strerror@plt>
  403638:	mov	x2, x0
  40363c:	mov	x1, x19
  403640:	mov	x0, x21
  403644:	bl	402da4 <ferror@plt+0xf34>
  403648:	mov	x0, #0xffffffffffffffff    	// #-1
  40364c:	ldr	x21, [sp, #32]
  403650:	b	4035f4 <ferror@plt+0x1784>
  403654:	mov	w2, #0x5                   	// #5
  403658:	adrp	x1, 404000 <ferror@plt+0x2190>
  40365c:	add	x1, x1, #0xee8
  403660:	mov	x0, #0x0                   	// #0
  403664:	bl	401d80 <dcgettext@plt>
  403668:	mov	x1, x19
  40366c:	bl	402da4 <ferror@plt+0xf34>
  403670:	mov	x0, #0xffffffffffffffff    	// #-1
  403674:	b	4035f4 <ferror@plt+0x1784>
  403678:	mov	w2, #0x5                   	// #5
  40367c:	adrp	x1, 404000 <ferror@plt+0x2190>
  403680:	add	x1, x1, #0xf30
  403684:	mov	x0, #0x0                   	// #0
  403688:	bl	401d80 <dcgettext@plt>
  40368c:	mov	x1, x19
  403690:	bl	402da4 <ferror@plt+0xf34>
  403694:	mov	x0, #0xffffffffffffffff    	// #-1
  403698:	b	4035f4 <ferror@plt+0x1784>
  40369c:	mov	w2, #0x5                   	// #5
  4036a0:	adrp	x1, 404000 <ferror@plt+0x2190>
  4036a4:	add	x1, x1, #0xf50
  4036a8:	mov	x0, #0x0                   	// #0
  4036ac:	bl	401d80 <dcgettext@plt>
  4036b0:	mov	x1, x19
  4036b4:	bl	402da4 <ferror@plt+0xf34>
  4036b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4036bc:	b	4035f4 <ferror@plt+0x1784>
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	adrp	x1, 404000 <ferror@plt+0x2190>
  4036c8:	add	x1, x1, #0xf78
  4036cc:	mov	x0, #0x0                   	// #0
  4036d0:	bl	401d80 <dcgettext@plt>
  4036d4:	mov	x1, x19
  4036d8:	bl	402da4 <ferror@plt+0xf34>
  4036dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4036e0:	b	4035f4 <ferror@plt+0x1784>
  4036e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-32]!
  4036f0:	mov	x29, sp
  4036f4:	stp	x19, x20, [sp, #16]
  4036f8:	cbz	x0, 40378c <ferror@plt+0x191c>
  4036fc:	mov	x19, x0
  403700:	ldr	x0, [x0, #208]
  403704:	cbz	x0, 4037ac <ferror@plt+0x193c>
  403708:	ldrb	w1, [x0, #76]
  40370c:	tbnz	w1, #7, 4037ac <ferror@plt+0x193c>
  403710:	ldr	x0, [x0]
  403714:	bl	401a00 <strlen@plt>
  403718:	mov	x20, x0
  40371c:	ldr	x0, [x19]
  403720:	bl	401a00 <strlen@plt>
  403724:	add	x20, x20, x0
  403728:	add	x20, x20, #0x3
  40372c:	adrp	x0, 416000 <ferror@plt+0x14190>
  403730:	ldr	x0, [x0, #1280]
  403734:	cmp	x0, x20
  403738:	b.cs	403758 <ferror@plt+0x18e8>  // b.hs, b.nlast
  40373c:	cbnz	x0, 4037b4 <ferror@plt+0x1944>
  403740:	add	x0, x20, x20, lsr #1
  403744:	adrp	x1, 416000 <ferror@plt+0x14190>
  403748:	add	x20, x1, #0x500
  40374c:	str	x0, [x1, #1280]
  403750:	bl	401b50 <xmalloc@plt>
  403754:	str	x0, [x20, #8]
  403758:	ldr	x0, [x19, #208]
  40375c:	adrp	x20, 416000 <ferror@plt+0x14190>
  403760:	add	x20, x20, #0x500
  403764:	ldr	x3, [x19]
  403768:	ldr	x2, [x0]
  40376c:	adrp	x1, 404000 <ferror@plt+0x2190>
  403770:	add	x1, x1, #0xfe0
  403774:	ldr	x0, [x20, #8]
  403778:	bl	401a70 <sprintf@plt>
  40377c:	ldr	x0, [x20, #8]
  403780:	ldp	x19, x20, [sp, #16]
  403784:	ldp	x29, x30, [sp], #32
  403788:	ret
  40378c:	adrp	x3, 405000 <ferror@plt+0x3190>
  403790:	add	x3, x3, #0x8
  403794:	mov	w2, #0x281                 	// #641
  403798:	adrp	x1, 404000 <ferror@plt+0x2190>
  40379c:	add	x1, x1, #0xfb8
  4037a0:	adrp	x0, 404000 <ferror@plt+0x2190>
  4037a4:	add	x0, x0, #0xfd0
  4037a8:	bl	401de0 <__assert_fail@plt>
  4037ac:	ldr	x0, [x19]
  4037b0:	b	403780 <ferror@plt+0x1910>
  4037b4:	adrp	x0, 416000 <ferror@plt+0x14190>
  4037b8:	ldr	x0, [x0, #1288]
  4037bc:	bl	401cc0 <free@plt>
  4037c0:	b	403740 <ferror@plt+0x18d0>
  4037c4:	stp	x29, x30, [sp, #-288]!
  4037c8:	mov	x29, sp
  4037cc:	stp	x19, x20, [sp, #16]
  4037d0:	stp	x21, x22, [sp, #32]
  4037d4:	str	x23, [sp, #48]
  4037d8:	mov	x19, x0
  4037dc:	mov	x22, x1
  4037e0:	mov	x21, x2
  4037e4:	mov	x20, x3
  4037e8:	str	x4, [sp, #256]
  4037ec:	str	x5, [sp, #264]
  4037f0:	str	x6, [sp, #272]
  4037f4:	str	x7, [sp, #280]
  4037f8:	str	q0, [sp, #128]
  4037fc:	str	q1, [sp, #144]
  403800:	str	q2, [sp, #160]
  403804:	str	q3, [sp, #176]
  403808:	str	q4, [sp, #192]
  40380c:	str	q5, [sp, #208]
  403810:	str	q6, [sp, #224]
  403814:	str	q7, [sp, #240]
  403818:	bl	401b30 <bfd_get_error@plt>
  40381c:	cbnz	w0, 4038ac <ferror@plt+0x1a3c>
  403820:	mov	w2, #0x5                   	// #5
  403824:	adrp	x1, 404000 <ferror@plt+0x2190>
  403828:	add	x1, x1, #0xcf0
  40382c:	mov	x0, #0x0                   	// #0
  403830:	bl	401d80 <dcgettext@plt>
  403834:	mov	x23, x0
  403838:	adrp	x0, 416000 <ferror@plt+0x14190>
  40383c:	ldr	x0, [x0, #1168]
  403840:	bl	401d10 <fflush@plt>
  403844:	add	x0, sp, #0x120
  403848:	str	x0, [sp, #96]
  40384c:	str	x0, [sp, #104]
  403850:	add	x0, sp, #0x100
  403854:	str	x0, [sp, #112]
  403858:	mov	w0, #0xffffffe0            	// #-32
  40385c:	str	w0, [sp, #120]
  403860:	mov	w0, #0xffffff80            	// #-128
  403864:	str	w0, [sp, #124]
  403868:	adrp	x0, 416000 <ferror@plt+0x14190>
  40386c:	ldr	x1, [x0, #1144]
  403870:	adrp	x0, 416000 <ferror@plt+0x14190>
  403874:	ldr	x0, [x0, #1304]
  403878:	bl	401a10 <fputs@plt>
  40387c:	cbz	x22, 4038c8 <ferror@plt+0x1a58>
  403880:	cbz	x19, 4038b8 <ferror@plt+0x1a48>
  403884:	cbz	x21, 4038c8 <ferror@plt+0x1a58>
  403888:	ldr	x3, [x21]
  40388c:	cbz	x3, 4038c8 <ferror@plt+0x1a58>
  403890:	mov	x2, x19
  403894:	adrp	x1, 404000 <ferror@plt+0x2190>
  403898:	add	x1, x1, #0xfe8
  40389c:	adrp	x0, 416000 <ferror@plt+0x14190>
  4038a0:	ldr	x0, [x0, #1144]
  4038a4:	bl	401e40 <fprintf@plt>
  4038a8:	b	4038e0 <ferror@plt+0x1a70>
  4038ac:	bl	401d70 <bfd_errmsg@plt>
  4038b0:	mov	x23, x0
  4038b4:	b	403838 <ferror@plt+0x19c8>
  4038b8:	mov	x0, x22
  4038bc:	bl	4036ec <ferror@plt+0x187c>
  4038c0:	mov	x19, x0
  4038c4:	b	403884 <ferror@plt+0x1a14>
  4038c8:	mov	x2, x19
  4038cc:	adrp	x1, 404000 <ferror@plt+0x2190>
  4038d0:	add	x1, x1, #0xff8
  4038d4:	adrp	x0, 416000 <ferror@plt+0x14190>
  4038d8:	ldr	x0, [x0, #1144]
  4038dc:	bl	401e40 <fprintf@plt>
  4038e0:	cbz	x20, 403920 <ferror@plt+0x1ab0>
  4038e4:	adrp	x19, 416000 <ferror@plt+0x14190>
  4038e8:	ldr	x3, [x19, #1144]
  4038ec:	mov	x2, #0x2                   	// #2
  4038f0:	mov	x1, #0x1                   	// #1
  4038f4:	adrp	x0, 404000 <ferror@plt+0x2190>
  4038f8:	add	x0, x0, #0xb78
  4038fc:	bl	401ce0 <fwrite@plt>
  403900:	ldp	x0, x1, [sp, #96]
  403904:	stp	x0, x1, [sp, #64]
  403908:	ldp	x0, x1, [sp, #112]
  40390c:	stp	x0, x1, [sp, #80]
  403910:	add	x2, sp, #0x40
  403914:	mov	x1, x20
  403918:	ldr	x0, [x19, #1144]
  40391c:	bl	401db0 <vfprintf@plt>
  403920:	mov	x2, x23
  403924:	adrp	x1, 405000 <ferror@plt+0x3190>
  403928:	add	x1, x1, #0x0
  40392c:	adrp	x0, 416000 <ferror@plt+0x14190>
  403930:	ldr	x0, [x0, #1144]
  403934:	bl	401e40 <fprintf@plt>
  403938:	ldp	x19, x20, [sp, #16]
  40393c:	ldp	x21, x22, [sp, #32]
  403940:	ldr	x23, [sp, #48]
  403944:	ldp	x29, x30, [sp], #288
  403948:	ret
  40394c:	ldrb	w1, [x0]
  403950:	cmp	w1, #0x2f
  403954:	b.eq	4039e0 <ferror@plt+0x1b70>  // b.none
  403958:	cbnz	w1, 4039bc <ferror@plt+0x1b4c>
  40395c:	mov	w0, #0x1                   	// #1
  403960:	b	4039dc <ferror@plt+0x1b6c>
  403964:	add	x1, x0, #0x2
  403968:	ldrb	w0, [x0, #2]
  40396c:	cmp	w0, #0x2f
  403970:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403974:	b.eq	4039e8 <ferror@plt+0x1b78>  // b.none
  403978:	mov	x0, x1
  40397c:	ldrb	w1, [x0]
  403980:	cmp	w1, #0x2f
  403984:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403988:	b.eq	40399c <ferror@plt+0x1b2c>  // b.none
  40398c:	ldrb	w1, [x0, #1]!
  403990:	cmp	w1, #0x2f
  403994:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403998:	b.ne	40398c <ferror@plt+0x1b1c>  // b.any
  40399c:	ldrb	w1, [x0]
  4039a0:	cmp	w1, #0x2f
  4039a4:	b.ne	4039b4 <ferror@plt+0x1b44>  // b.any
  4039a8:	ldrb	w1, [x0, #1]!
  4039ac:	cmp	w1, #0x2f
  4039b0:	b.eq	4039a8 <ferror@plt+0x1b38>  // b.none
  4039b4:	ldrb	w1, [x0]
  4039b8:	cbz	w1, 4039d8 <ferror@plt+0x1b68>
  4039bc:	cmp	w1, #0x2e
  4039c0:	b.ne	40397c <ferror@plt+0x1b0c>  // b.any
  4039c4:	ldrb	w1, [x0, #1]
  4039c8:	cmp	w1, #0x2e
  4039cc:	b.eq	403964 <ferror@plt+0x1af4>  // b.none
  4039d0:	add	x0, x0, #0x1
  4039d4:	b	40397c <ferror@plt+0x1b0c>
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	ret
  4039e0:	mov	w0, #0x0                   	// #0
  4039e4:	b	4039dc <ferror@plt+0x1b6c>
  4039e8:	mov	w0, #0x0                   	// #0
  4039ec:	b	4039dc <ferror@plt+0x1b6c>
  4039f0:	stp	x29, x30, [sp, #-16]!
  4039f4:	mov	x29, sp
  4039f8:	adrp	x2, 404000 <ferror@plt+0x2190>
  4039fc:	add	x2, x2, #0xe40
  403a00:	mov	x1, x0
  403a04:	adrp	x0, 405000 <ferror@plt+0x3190>
  403a08:	add	x0, x0, #0x28
  403a0c:	bl	401dc0 <printf@plt>
  403a10:	mov	w2, #0x5                   	// #5
  403a14:	adrp	x1, 405000 <ferror@plt+0x3190>
  403a18:	add	x1, x1, #0x38
  403a1c:	mov	x0, #0x0                   	// #0
  403a20:	bl	401d80 <dcgettext@plt>
  403a24:	bl	401dc0 <printf@plt>
  403a28:	mov	w2, #0x5                   	// #5
  403a2c:	adrp	x1, 405000 <ferror@plt+0x3190>
  403a30:	add	x1, x1, #0x70
  403a34:	mov	x0, #0x0                   	// #0
  403a38:	bl	401d80 <dcgettext@plt>
  403a3c:	bl	401dc0 <printf@plt>
  403a40:	mov	w0, #0x0                   	// #0
  403a44:	bl	401a30 <exit@plt>
  403a48:	and	x3, x0, #0xf000
  403a4c:	mov	w2, #0x64                  	// #100
  403a50:	cmp	x3, #0x4, lsl #12
  403a54:	b.eq	403a98 <ferror@plt+0x1c28>  // b.none
  403a58:	mov	w2, #0x6c                  	// #108
  403a5c:	cmp	x3, #0xa, lsl #12
  403a60:	b.eq	403a98 <ferror@plt+0x1c28>  // b.none
  403a64:	mov	w2, #0x62                  	// #98
  403a68:	cmp	x3, #0x6, lsl #12
  403a6c:	b.eq	403a98 <ferror@plt+0x1c28>  // b.none
  403a70:	mov	w2, #0x63                  	// #99
  403a74:	cmp	x3, #0x2, lsl #12
  403a78:	b.eq	403a98 <ferror@plt+0x1c28>  // b.none
  403a7c:	mov	w2, #0x73                  	// #115
  403a80:	cmp	x3, #0xc, lsl #12
  403a84:	b.eq	403a98 <ferror@plt+0x1c28>  // b.none
  403a88:	cmp	x3, #0x1, lsl #12
  403a8c:	mov	w2, #0x2d                  	// #45
  403a90:	mov	w3, #0x70                  	// #112
  403a94:	csel	w2, w2, w3, ne  // ne = any
  403a98:	strb	w2, [x1]
  403a9c:	tst	x0, #0x100
  403aa0:	mov	w2, #0x72                  	// #114
  403aa4:	mov	w3, #0x2d                  	// #45
  403aa8:	csel	w2, w2, w3, ne  // ne = any
  403aac:	strb	w2, [x1, #1]
  403ab0:	tst	x0, #0x80
  403ab4:	mov	w2, #0x77                  	// #119
  403ab8:	csel	w2, w2, w3, ne  // ne = any
  403abc:	strb	w2, [x1, #2]
  403ac0:	tst	x0, #0x40
  403ac4:	mov	w4, #0x78                  	// #120
  403ac8:	csel	w4, w4, w3, ne  // ne = any
  403acc:	strb	w4, [x1, #3]
  403ad0:	tst	x0, #0x20
  403ad4:	mov	w2, #0x72                  	// #114
  403ad8:	csel	w2, w2, w3, ne  // ne = any
  403adc:	strb	w2, [x1, #4]
  403ae0:	tst	x0, #0x10
  403ae4:	mov	w2, #0x77                  	// #119
  403ae8:	csel	w2, w2, w3, ne  // ne = any
  403aec:	strb	w2, [x1, #5]
  403af0:	tst	x0, #0x8
  403af4:	mov	w3, #0x78                  	// #120
  403af8:	mov	w2, #0x2d                  	// #45
  403afc:	csel	w3, w3, w2, ne  // ne = any
  403b00:	strb	w3, [x1, #6]
  403b04:	tst	x0, #0x4
  403b08:	mov	w2, #0x72                  	// #114
  403b0c:	mov	w5, #0x2d                  	// #45
  403b10:	csel	w2, w2, w5, ne  // ne = any
  403b14:	strb	w2, [x1, #7]
  403b18:	tst	x0, #0x2
  403b1c:	mov	w2, #0x77                  	// #119
  403b20:	csel	w2, w2, w5, ne  // ne = any
  403b24:	strb	w2, [x1, #8]
  403b28:	tst	x0, #0x1
  403b2c:	mov	w2, #0x78                  	// #120
  403b30:	csel	w2, w2, w5, ne  // ne = any
  403b34:	strb	w2, [x1, #9]
  403b38:	tbz	w0, #11, 403b50 <ferror@plt+0x1ce0>
  403b3c:	cmp	w4, #0x78
  403b40:	mov	w4, #0x53                  	// #83
  403b44:	mov	w5, #0x73                  	// #115
  403b48:	csel	w4, w4, w5, ne  // ne = any
  403b4c:	strb	w4, [x1, #3]
  403b50:	tbz	w0, #10, 403b68 <ferror@plt+0x1cf8>
  403b54:	cmp	w3, #0x78
  403b58:	mov	w3, #0x53                  	// #83
  403b5c:	mov	w4, #0x73                  	// #115
  403b60:	csel	w3, w3, w4, ne  // ne = any
  403b64:	strb	w3, [x1, #6]
  403b68:	tbz	w0, #9, 403b80 <ferror@plt+0x1d10>
  403b6c:	cmp	w2, #0x78
  403b70:	mov	w0, #0x54                  	// #84
  403b74:	mov	w2, #0x74                  	// #116
  403b78:	csel	w0, w0, w2, ne  // ne = any
  403b7c:	strb	w0, [x1, #9]
  403b80:	ret
  403b84:	stp	x29, x30, [sp, #-48]!
  403b88:	mov	x29, sp
  403b8c:	stp	x19, x20, [sp, #16]
  403b90:	str	x21, [sp, #32]
  403b94:	mov	x20, x0
  403b98:	cbz	x0, 403c14 <ferror@plt+0x1da4>
  403b9c:	ldr	x0, [x0]
  403ba0:	cbz	x0, 403c04 <ferror@plt+0x1d94>
  403ba4:	mov	x1, #0x1                   	// #1
  403ba8:	sub	x3, x20, #0x8
  403bac:	mov	w0, w1
  403bb0:	add	x1, x1, #0x1
  403bb4:	ldr	x2, [x3, x1, lsl #3]
  403bb8:	cbnz	x2, 403bac <ferror@plt+0x1d3c>
  403bbc:	add	w0, w0, #0x1
  403bc0:	sbfiz	x0, x0, #3, #32
  403bc4:	bl	401b50 <xmalloc@plt>
  403bc8:	mov	x21, x0
  403bcc:	ldr	x0, [x20]
  403bd0:	cbz	x0, 403c0c <ferror@plt+0x1d9c>
  403bd4:	mov	x19, #0x0                   	// #0
  403bd8:	bl	401b70 <xstrdup@plt>
  403bdc:	str	x0, [x21, x19]
  403be0:	add	x19, x19, #0x8
  403be4:	ldr	x0, [x20, x19]
  403be8:	cbnz	x0, 403bd8 <ferror@plt+0x1d68>
  403bec:	str	xzr, [x21, x19]
  403bf0:	mov	x0, x21
  403bf4:	ldp	x19, x20, [sp, #16]
  403bf8:	ldr	x21, [sp, #32]
  403bfc:	ldp	x29, x30, [sp], #48
  403c00:	ret
  403c04:	mov	w0, #0x0                   	// #0
  403c08:	b	403bbc <ferror@plt+0x1d4c>
  403c0c:	mov	x19, #0x0                   	// #0
  403c10:	b	403bec <ferror@plt+0x1d7c>
  403c14:	mov	x21, x0
  403c18:	b	403bf0 <ferror@plt+0x1d80>
  403c1c:	cbz	x0, 403c5c <ferror@plt+0x1dec>
  403c20:	stp	x29, x30, [sp, #-32]!
  403c24:	mov	x29, sp
  403c28:	stp	x19, x20, [sp, #16]
  403c2c:	mov	x20, x0
  403c30:	ldr	x0, [x0]
  403c34:	cbz	x0, 403c48 <ferror@plt+0x1dd8>
  403c38:	mov	x19, x20
  403c3c:	bl	401cc0 <free@plt>
  403c40:	ldr	x0, [x19, #8]!
  403c44:	cbnz	x0, 403c3c <ferror@plt+0x1dcc>
  403c48:	mov	x0, x20
  403c4c:	bl	401cc0 <free@plt>
  403c50:	ldp	x19, x20, [sp, #16]
  403c54:	ldp	x29, x30, [sp], #32
  403c58:	ret
  403c5c:	ret
  403c60:	stp	x29, x30, [sp, #-128]!
  403c64:	mov	x29, sp
  403c68:	stp	x19, x20, [sp, #16]
  403c6c:	stp	x23, x24, [sp, #48]
  403c70:	mov	x19, x0
  403c74:	mov	x24, x0
  403c78:	cbz	x0, 403e5c <ferror@plt+0x1fec>
  403c7c:	stp	x21, x22, [sp, #32]
  403c80:	stp	x25, x26, [sp, #64]
  403c84:	stp	x27, x28, [sp, #80]
  403c88:	bl	401a00 <strlen@plt>
  403c8c:	add	x0, x0, #0x1
  403c90:	bl	401b50 <xmalloc@plt>
  403c94:	str	x0, [sp, #120]
  403c98:	mov	x25, #0x0                   	// #0
  403c9c:	mov	x24, #0x0                   	// #0
  403ca0:	mov	w26, #0x0                   	// #0
  403ca4:	mov	w28, #0x0                   	// #0
  403ca8:	mov	w20, #0x0                   	// #0
  403cac:	mov	w22, #0x0                   	// #0
  403cb0:	mov	w21, #0x0                   	// #0
  403cb4:	adrp	x27, 415000 <ferror@plt+0x13190>
  403cb8:	ldr	x1, [x27, #4056]
  403cbc:	str	x1, [sp, #112]
  403cc0:	mov	x23, x1
  403cc4:	str	x0, [sp, #104]
  403cc8:	b	403d54 <ferror@plt+0x1ee4>
  403ccc:	mov	x0, #0x40                  	// #64
  403cd0:	bl	401b50 <xmalloc@plt>
  403cd4:	mov	x24, x0
  403cd8:	mov	w26, #0x8                   	// #8
  403cdc:	b	403d98 <ferror@plt+0x1f28>
  403ce0:	cbz	w20, 403db4 <ferror@plt+0x1f44>
  403ce4:	strb	w0, [x1], #1
  403ce8:	mov	w20, w4
  403cec:	ldrb	w0, [x19, #1]!
  403cf0:	cbz	w0, 403d14 <ferror@plt+0x1ea4>
  403cf4:	ldrh	w2, [x3, w0, sxtw #1]
  403cf8:	tbz	w2, #6, 403ce0 <ferror@plt+0x1e70>
  403cfc:	orr	w2, w21, w22
  403d00:	orr	w2, w2, w20
  403d04:	cbnz	w2, 403ce0 <ferror@plt+0x1e70>
  403d08:	mov	w20, w2
  403d0c:	mov	w22, w2
  403d10:	mov	w21, w2
  403d14:	strb	wzr, [x1]
  403d18:	ldr	x0, [sp, #104]
  403d1c:	bl	401b70 <xstrdup@plt>
  403d20:	str	x0, [x24, x25]
  403d24:	add	w28, w28, #0x1
  403d28:	add	x25, x25, #0x8
  403d2c:	str	xzr, [x24, x25]
  403d30:	ldrb	w0, [x19]
  403d34:	ldr	x1, [x27, #4056]
  403d38:	ldrh	w1, [x1, w0, sxtw #1]
  403d3c:	tbz	w1, #6, 403d50 <ferror@plt+0x1ee0>
  403d40:	ldr	x2, [x27, #4056]
  403d44:	ldrb	w0, [x19, #1]!
  403d48:	ldrh	w1, [x2, w0, sxtw #1]
  403d4c:	tbnz	w1, #6, 403d44 <ferror@plt+0x1ed4>
  403d50:	cbz	w0, 403e48 <ferror@plt+0x1fd8>
  403d54:	ldrb	w0, [x19]
  403d58:	ldr	x1, [sp, #112]
  403d5c:	ldrh	w0, [x1, x0, lsl #1]
  403d60:	tbz	w0, #6, 403d70 <ferror@plt+0x1f00>
  403d64:	ldrb	w0, [x19, #1]!
  403d68:	ldrh	w0, [x23, x0, lsl #1]
  403d6c:	tbnz	w0, #6, 403d64 <ferror@plt+0x1ef4>
  403d70:	cbz	w26, 403d80 <ferror@plt+0x1f10>
  403d74:	sub	w0, w26, #0x1
  403d78:	cmp	w0, w28
  403d7c:	b.gt	403d9c <ferror@plt+0x1f2c>
  403d80:	cbz	x24, 403ccc <ferror@plt+0x1e5c>
  403d84:	lsl	w26, w26, #1
  403d88:	sbfiz	x1, x26, #3, #32
  403d8c:	mov	x0, x24
  403d90:	bl	401af0 <xrealloc@plt>
  403d94:	mov	x24, x0
  403d98:	str	xzr, [x24, x25]
  403d9c:	ldrb	w0, [x19]
  403da0:	cbz	w0, 403e40 <ferror@plt+0x1fd0>
  403da4:	ldr	x1, [sp, #104]
  403da8:	ldr	x3, [x27, #4056]
  403dac:	mov	w4, #0x0                   	// #0
  403db0:	b	403cf4 <ferror@plt+0x1e84>
  403db4:	cmp	w0, #0x5c
  403db8:	b.eq	403e08 <ferror@plt+0x1f98>  // b.none
  403dbc:	cbz	w21, 403dd0 <ferror@plt+0x1f60>
  403dc0:	cmp	w0, #0x27
  403dc4:	b.eq	403e10 <ferror@plt+0x1fa0>  // b.none
  403dc8:	strb	w0, [x1], #1
  403dcc:	b	403cec <ferror@plt+0x1e7c>
  403dd0:	cbz	w22, 403de8 <ferror@plt+0x1f78>
  403dd4:	cmp	w0, #0x22
  403dd8:	b.eq	403e18 <ferror@plt+0x1fa8>  // b.none
  403ddc:	strb	w0, [x1], #1
  403de0:	mov	w20, w21
  403de4:	b	403cec <ferror@plt+0x1e7c>
  403de8:	cmp	w0, #0x27
  403dec:	b.eq	403e24 <ferror@plt+0x1fb4>  // b.none
  403df0:	cmp	w0, #0x22
  403df4:	b.eq	403e30 <ferror@plt+0x1fc0>  // b.none
  403df8:	strb	w0, [x1], #1
  403dfc:	mov	w20, w22
  403e00:	mov	w21, w22
  403e04:	b	403cec <ferror@plt+0x1e7c>
  403e08:	mov	w20, #0x1                   	// #1
  403e0c:	b	403cec <ferror@plt+0x1e7c>
  403e10:	mov	w21, w20
  403e14:	b	403cec <ferror@plt+0x1e7c>
  403e18:	mov	w20, w21
  403e1c:	mov	w22, w21
  403e20:	b	403cec <ferror@plt+0x1e7c>
  403e24:	mov	w20, w22
  403e28:	mov	w21, #0x1                   	// #1
  403e2c:	b	403cec <ferror@plt+0x1e7c>
  403e30:	mov	w20, w22
  403e34:	mov	w21, w22
  403e38:	mov	w22, #0x1                   	// #1
  403e3c:	b	403cec <ferror@plt+0x1e7c>
  403e40:	ldr	x1, [sp, #104]
  403e44:	b	403d14 <ferror@plt+0x1ea4>
  403e48:	ldr	x0, [sp, #120]
  403e4c:	bl	401cc0 <free@plt>
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldp	x25, x26, [sp, #64]
  403e58:	ldp	x27, x28, [sp, #80]
  403e5c:	mov	x0, x24
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x23, x24, [sp, #48]
  403e68:	ldp	x29, x30, [sp], #128
  403e6c:	ret
  403e70:	cbz	x1, 403f3c <ferror@plt+0x20cc>
  403e74:	stp	x29, x30, [sp, #-80]!
  403e78:	mov	x29, sp
  403e7c:	stp	x19, x20, [sp, #16]
  403e80:	stp	x25, x26, [sp, #64]
  403e84:	mov	x26, x0
  403e88:	mov	x20, x1
  403e8c:	ldr	x19, [x0]
  403e90:	cbz	x19, 403ee4 <ferror@plt+0x2074>
  403e94:	stp	x21, x22, [sp, #32]
  403e98:	stp	x23, x24, [sp, #48]
  403e9c:	adrp	x22, 415000 <ferror@plt+0x13190>
  403ea0:	ldr	x22, [x22, #4056]
  403ea4:	mov	w23, #0x5c                  	// #92
  403ea8:	mov	w25, #0x27                  	// #39
  403eac:	ldrb	w2, [x19]
  403eb0:	mov	w24, #0x22                  	// #34
  403eb4:	cbnz	w2, 403f1c <ferror@plt+0x20ac>
  403eb8:	mov	x1, x20
  403ebc:	mov	w0, #0xa                   	// #10
  403ec0:	bl	401a90 <fputc@plt>
  403ec4:	cmn	w0, #0x1
  403ec8:	b.eq	403f70 <ferror@plt+0x2100>  // b.none
  403ecc:	ldr	x19, [x26, #8]!
  403ed0:	cbnz	x19, 403eac <ferror@plt+0x203c>
  403ed4:	mov	w0, #0x0                   	// #0
  403ed8:	ldp	x21, x22, [sp, #32]
  403edc:	ldp	x23, x24, [sp, #48]
  403ee0:	b	403f60 <ferror@plt+0x20f0>
  403ee4:	mov	w0, #0x0                   	// #0
  403ee8:	b	403f60 <ferror@plt+0x20f0>
  403eec:	mov	x1, x20
  403ef0:	mov	w0, w23
  403ef4:	bl	401a90 <fputc@plt>
  403ef8:	cmn	w0, #0x1
  403efc:	b.eq	403f44 <ferror@plt+0x20d4>  // b.none
  403f00:	mov	x1, x20
  403f04:	mov	w0, w21
  403f08:	bl	401a90 <fputc@plt>
  403f0c:	cmn	w0, #0x1
  403f10:	b.eq	403f54 <ferror@plt+0x20e4>  // b.none
  403f14:	ldrb	w2, [x19, #1]!
  403f18:	cbz	w2, 403eb8 <ferror@plt+0x2048>
  403f1c:	mov	w21, w2
  403f20:	ldrh	w1, [x22, w2, sxtw #1]
  403f24:	tbnz	w1, #6, 403eec <ferror@plt+0x207c>
  403f28:	cmp	w2, #0x5c
  403f2c:	ccmp	w2, w25, #0x4, ne  // ne = any
  403f30:	ccmp	w2, w24, #0x4, ne  // ne = any
  403f34:	b.eq	403eec <ferror@plt+0x207c>  // b.none
  403f38:	b	403f00 <ferror@plt+0x2090>
  403f3c:	mov	w0, #0x1                   	// #1
  403f40:	ret
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	ldp	x21, x22, [sp, #32]
  403f4c:	ldp	x23, x24, [sp, #48]
  403f50:	b	403f60 <ferror@plt+0x20f0>
  403f54:	mov	w0, #0x1                   	// #1
  403f58:	ldp	x21, x22, [sp, #32]
  403f5c:	ldp	x23, x24, [sp, #48]
  403f60:	ldp	x19, x20, [sp, #16]
  403f64:	ldp	x25, x26, [sp, #64]
  403f68:	ldp	x29, x30, [sp], #80
  403f6c:	ret
  403f70:	mov	w0, #0x1                   	// #1
  403f74:	ldp	x21, x22, [sp, #32]
  403f78:	ldp	x23, x24, [sp, #48]
  403f7c:	b	403f60 <ferror@plt+0x20f0>
  403f80:	stp	x29, x30, [sp, #-272]!
  403f84:	mov	x29, sp
  403f88:	stp	x25, x26, [sp, #64]
  403f8c:	mov	x26, x0
  403f90:	ldr	x0, [x1]
  403f94:	str	x0, [sp, #136]
  403f98:	ldr	w0, [x26]
  403f9c:	cmp	w0, #0x1
  403fa0:	b.le	40426c <ferror@plt+0x23fc>
  403fa4:	stp	x19, x20, [sp, #16]
  403fa8:	stp	x21, x22, [sp, #32]
  403fac:	stp	x23, x24, [sp, #48]
  403fb0:	stp	x27, x28, [sp, #80]
  403fb4:	mov	x25, x1
  403fb8:	mov	w19, #0x1                   	// #1
  403fbc:	mov	w23, #0x7d0                 	// #2000
  403fc0:	mov	w22, #0x0                   	// #0
  403fc4:	add	x0, sp, #0x90
  403fc8:	str	x0, [sp, #96]
  403fcc:	adrp	x0, 405000 <ferror@plt+0x3190>
  403fd0:	add	x0, x0, #0x198
  403fd4:	str	x0, [sp, #104]
  403fd8:	adrp	x0, 415000 <ferror@plt+0x13190>
  403fdc:	ldr	x0, [x0, #4056]
  403fe0:	str	x0, [sp, #112]
  403fe4:	b	404138 <ferror@plt+0x22c8>
  403fe8:	ldr	x2, [x0]
  403fec:	adrp	x1, 405000 <ferror@plt+0x3190>
  403ff0:	add	x1, x1, #0x138
  403ff4:	adrp	x0, 415000 <ferror@plt+0x13190>
  403ff8:	ldr	x0, [x0, #4048]
  403ffc:	ldr	x0, [x0]
  404000:	bl	401e40 <fprintf@plt>
  404004:	mov	w0, #0x1                   	// #1
  404008:	bl	401d40 <xexit@plt>
  40400c:	ldr	x0, [x25]
  404010:	ldr	x2, [x0]
  404014:	adrp	x1, 405000 <ferror@plt+0x3190>
  404018:	add	x1, x1, #0x168
  40401c:	adrp	x0, 415000 <ferror@plt+0x13190>
  404020:	ldr	x0, [x0, #4048]
  404024:	ldr	x0, [x0]
  404028:	bl	401e40 <fprintf@plt>
  40402c:	mov	w0, #0x1                   	// #1
  404030:	bl	401d40 <xexit@plt>
  404034:	cbz	w0, 404230 <ferror@plt+0x23c0>
  404038:	ldr	x0, [sp, #128]
  40403c:	bl	403c60 <ferror@plt+0x1df0>
  404040:	mov	x28, x0
  404044:	ldr	x0, [x25]
  404048:	ldr	x1, [sp, #136]
  40404c:	cmp	x0, x1
  404050:	b.eq	404110 <ferror@plt+0x22a0>  // b.none
  404054:	ldr	x0, [x28]
  404058:	cbz	x0, 404118 <ferror@plt+0x22a8>
  40405c:	mov	x24, #0x0                   	// #0
  404060:	add	x24, x24, #0x1
  404064:	lsl	x0, x24, #3
  404068:	str	x0, [sp, #120]
  40406c:	ldr	x0, [x28, x24, lsl #3]
  404070:	cbnz	x0, 404060 <ferror@plt+0x21f0>
  404074:	ldr	x0, [x25]
  404078:	ldr	x0, [x0, x21, lsl #3]
  40407c:	bl	401cc0 <free@plt>
  404080:	ldrsw	x1, [x26]
  404084:	add	x1, x1, #0x1
  404088:	add	x1, x1, x24
  40408c:	lsl	x1, x1, #3
  404090:	ldr	x0, [x25]
  404094:	bl	401af0 <xrealloc@plt>
  404098:	str	x0, [x25]
  40409c:	ldr	w2, [x26]
  4040a0:	sub	w2, w2, w19
  4040a4:	add	x1, x27, #0x8
  4040a8:	add	x21, x21, x24
  4040ac:	sbfiz	x2, x2, #3, #32
  4040b0:	add	x1, x0, x1
  4040b4:	add	x0, x0, x21, lsl #3
  4040b8:	bl	4019d0 <memmove@plt>
  4040bc:	ldr	x0, [x25]
  4040c0:	ldr	x2, [sp, #120]
  4040c4:	mov	x1, x28
  4040c8:	add	x0, x0, x27
  4040cc:	bl	4019c0 <memcpy@plt>
  4040d0:	ldr	w0, [x26]
  4040d4:	sub	w0, w0, #0x1
  4040d8:	add	w24, w0, w24
  4040dc:	str	w24, [x26]
  4040e0:	mov	x0, x28
  4040e4:	bl	401cc0 <free@plt>
  4040e8:	ldr	x0, [sp, #128]
  4040ec:	bl	401cc0 <free@plt>
  4040f0:	mov	w19, w22
  4040f4:	mov	x0, x20
  4040f8:	bl	401ad0 <fclose@plt>
  4040fc:	mov	w22, w19
  404100:	b	404128 <ferror@plt+0x22b8>
  404104:	mov	x24, #0x0                   	// #0
  404108:	str	xzr, [sp, #120]
  40410c:	b	404074 <ferror@plt+0x2204>
  404110:	mov	x0, x1
  404114:	b	404250 <ferror@plt+0x23e0>
  404118:	mov	x24, #0x0                   	// #0
  40411c:	str	xzr, [sp, #120]
  404120:	b	404074 <ferror@plt+0x2204>
  404124:	mov	w22, w19
  404128:	add	w19, w22, #0x1
  40412c:	ldr	w0, [x26]
  404130:	cmp	w0, w19
  404134:	b.le	40425c <ferror@plt+0x23ec>
  404138:	ldr	x0, [x25]
  40413c:	sxtw	x21, w19
  404140:	sbfiz	x27, x19, #3, #32
  404144:	ldr	x20, [x0, x21, lsl #3]
  404148:	ldrb	w1, [x20]
  40414c:	cmp	w1, #0x40
  404150:	b.ne	404124 <ferror@plt+0x22b4>  // b.any
  404154:	subs	w23, w23, #0x1
  404158:	b.eq	403fe8 <ferror@plt+0x2178>  // b.none
  40415c:	add	x20, x20, #0x1
  404160:	ldr	x2, [sp, #96]
  404164:	mov	x1, x20
  404168:	mov	w0, #0x0                   	// #0
  40416c:	bl	401e20 <__xstat@plt>
  404170:	tbnz	w0, #31, 404124 <ferror@plt+0x22b4>
  404174:	ldr	w0, [sp, #160]
  404178:	and	w0, w0, #0xf000
  40417c:	cmp	w0, #0x4, lsl #12
  404180:	b.eq	40400c <ferror@plt+0x219c>  // b.none
  404184:	ldr	x1, [sp, #104]
  404188:	mov	x0, x20
  40418c:	bl	401ae0 <fopen@plt>
  404190:	mov	x20, x0
  404194:	cbz	x0, 404124 <ferror@plt+0x22b4>
  404198:	mov	w2, #0x2                   	// #2
  40419c:	mov	x1, #0x0                   	// #0
  4041a0:	bl	401c00 <fseek@plt>
  4041a4:	cmn	w0, #0x1
  4041a8:	b.eq	4040f4 <ferror@plt+0x2284>  // b.none
  4041ac:	mov	x0, x20
  4041b0:	bl	401a60 <ftell@plt>
  4041b4:	mov	x24, x0
  4041b8:	cmn	x0, #0x1
  4041bc:	b.eq	4040f4 <ferror@plt+0x2284>  // b.none
  4041c0:	mov	w2, #0x0                   	// #0
  4041c4:	mov	x1, #0x0                   	// #0
  4041c8:	mov	x0, x20
  4041cc:	bl	401c00 <fseek@plt>
  4041d0:	cmn	w0, #0x1
  4041d4:	b.eq	4040f4 <ferror@plt+0x2284>  // b.none
  4041d8:	add	x0, x24, #0x1
  4041dc:	bl	401b50 <xmalloc@plt>
  4041e0:	str	x0, [sp, #128]
  4041e4:	mov	x3, x20
  4041e8:	mov	x2, x24
  4041ec:	mov	x1, #0x1                   	// #1
  4041f0:	bl	401ca0 <fread@plt>
  4041f4:	mov	x28, x0
  4041f8:	cmp	x24, x0
  4041fc:	b.eq	40420c <ferror@plt+0x239c>  // b.none
  404200:	mov	x0, x20
  404204:	bl	401e70 <ferror@plt>
  404208:	cbnz	w0, 4040f4 <ferror@plt+0x2284>
  40420c:	ldr	x1, [sp, #128]
  404210:	strb	wzr, [x1, x28]
  404214:	ldrb	w0, [x1]
  404218:	cbz	w0, 404230 <ferror@plt+0x23c0>
  40421c:	ldr	x2, [sp, #112]
  404220:	ldrh	w2, [x2, w0, sxtw #1]
  404224:	tbz	w2, #6, 404034 <ferror@plt+0x21c4>
  404228:	ldrb	w0, [x1, #1]!
  40422c:	cbnz	w0, 40421c <ferror@plt+0x23ac>
  404230:	mov	x0, #0x8                   	// #8
  404234:	bl	401b50 <xmalloc@plt>
  404238:	mov	x28, x0
  40423c:	str	xzr, [x0]
  404240:	ldr	x0, [x25]
  404244:	ldr	x1, [sp, #136]
  404248:	cmp	x1, x0
  40424c:	b.ne	404104 <ferror@plt+0x2294>  // b.any
  404250:	bl	403b84 <ferror@plt+0x1d14>
  404254:	str	x0, [x25]
  404258:	b	404054 <ferror@plt+0x21e4>
  40425c:	ldp	x19, x20, [sp, #16]
  404260:	ldp	x21, x22, [sp, #32]
  404264:	ldp	x23, x24, [sp, #48]
  404268:	ldp	x27, x28, [sp, #80]
  40426c:	ldp	x25, x26, [sp, #64]
  404270:	ldp	x29, x30, [sp], #272
  404274:	ret
  404278:	mov	x1, x0
  40427c:	cbz	x0, 4042a8 <ferror@plt+0x2438>
  404280:	ldr	x2, [x0]
  404284:	mov	w0, #0x0                   	// #0
  404288:	cbz	x2, 4042a4 <ferror@plt+0x2434>
  40428c:	mov	x2, #0x1                   	// #1
  404290:	sub	x1, x1, #0x8
  404294:	mov	w0, w2
  404298:	add	x2, x2, #0x1
  40429c:	ldr	x3, [x1, x2, lsl #3]
  4042a0:	cbnz	x3, 404294 <ferror@plt+0x2424>
  4042a4:	ret
  4042a8:	mov	w0, #0x0                   	// #0
  4042ac:	b	4042a4 <ferror@plt+0x2434>
  4042b0:	adrp	x0, 416000 <ferror@plt+0x14190>
  4042b4:	ldr	x0, [x0, #1296]
  4042b8:	cbz	x0, 4042c8 <ferror@plt+0x2458>
  4042bc:	adrp	x0, 416000 <ferror@plt+0x14190>
  4042c0:	ldr	x0, [x0, #1296]
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-48]!
  4042cc:	mov	x29, sp
  4042d0:	stp	x19, x20, [sp, #16]
  4042d4:	str	x21, [sp, #32]
  4042d8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4042dc:	add	x0, x0, #0x1b0
  4042e0:	bl	401e00 <getenv@plt>
  4042e4:	mov	x19, x0
  4042e8:	cbz	x0, 4043b4 <ferror@plt+0x2544>
  4042ec:	mov	w1, #0x7                   	// #7
  4042f0:	bl	401c20 <access@plt>
  4042f4:	cbnz	w0, 4043b4 <ferror@plt+0x2544>
  4042f8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4042fc:	add	x0, x0, #0x1c0
  404300:	bl	401e00 <getenv@plt>
  404304:	adrp	x0, 405000 <ferror@plt+0x3190>
  404308:	add	x0, x0, #0x1b8
  40430c:	bl	401e00 <getenv@plt>
  404310:	b	404364 <ferror@plt+0x24f4>
  404314:	mov	w1, #0x7                   	// #7
  404318:	adrp	x0, 405000 <ferror@plt+0x3190>
  40431c:	add	x0, x0, #0x200
  404320:	add	x0, x0, #0x8
  404324:	bl	401c20 <access@plt>
  404328:	cbnz	w0, 40433c <ferror@plt+0x24cc>
  40432c:	adrp	x19, 405000 <ferror@plt+0x3190>
  404330:	add	x19, x19, #0x200
  404334:	add	x19, x19, #0x8
  404338:	b	404364 <ferror@plt+0x24f4>
  40433c:	mov	w1, #0x7                   	// #7
  404340:	adrp	x0, 405000 <ferror@plt+0x3190>
  404344:	add	x0, x0, #0x200
  404348:	bl	401c20 <access@plt>
  40434c:	adrp	x19, 405000 <ferror@plt+0x3190>
  404350:	add	x1, x19, #0x1a0
  404354:	adrp	x19, 405000 <ferror@plt+0x3190>
  404358:	add	x19, x19, #0x200
  40435c:	cmp	w0, #0x0
  404360:	csel	x19, x19, x1, eq  // eq = none
  404364:	mov	x0, x19
  404368:	bl	401a00 <strlen@plt>
  40436c:	mov	x20, x0
  404370:	add	w0, w0, #0x2
  404374:	bl	401b50 <xmalloc@plt>
  404378:	mov	x21, x0
  40437c:	mov	x1, x19
  404380:	bl	401d20 <strcpy@plt>
  404384:	mov	w0, #0x2f                  	// #47
  404388:	strb	w0, [x21, w20, uxtw]
  40438c:	add	w20, w20, #0x1
  404390:	strb	wzr, [x21, w20, uxtw]
  404394:	adrp	x0, 416000 <ferror@plt+0x14190>
  404398:	str	x21, [x0, #1296]
  40439c:	adrp	x0, 416000 <ferror@plt+0x14190>
  4043a0:	ldr	x0, [x0, #1296]
  4043a4:	ldp	x19, x20, [sp, #16]
  4043a8:	ldr	x21, [sp, #32]
  4043ac:	ldp	x29, x30, [sp], #48
  4043b0:	ret
  4043b4:	adrp	x0, 405000 <ferror@plt+0x3190>
  4043b8:	add	x0, x0, #0x1c0
  4043bc:	bl	401e00 <getenv@plt>
  4043c0:	mov	x19, x0
  4043c4:	cbz	x0, 4043d8 <ferror@plt+0x2568>
  4043c8:	mov	w1, #0x7                   	// #7
  4043cc:	mov	x0, x19
  4043d0:	bl	401c20 <access@plt>
  4043d4:	cbz	w0, 404304 <ferror@plt+0x2494>
  4043d8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4043dc:	add	x0, x0, #0x1b8
  4043e0:	bl	401e00 <getenv@plt>
  4043e4:	mov	x19, x0
  4043e8:	cbz	x0, 4043fc <ferror@plt+0x258c>
  4043ec:	mov	w1, #0x7                   	// #7
  4043f0:	mov	x0, x19
  4043f4:	bl	401c20 <access@plt>
  4043f8:	cbz	w0, 404364 <ferror@plt+0x24f4>
  4043fc:	mov	w1, #0x7                   	// #7
  404400:	adrp	x0, 405000 <ferror@plt+0x3190>
  404404:	add	x0, x0, #0x1a8
  404408:	bl	401c20 <access@plt>
  40440c:	adrp	x19, 405000 <ferror@plt+0x3190>
  404410:	add	x19, x19, #0x1a8
  404414:	cbz	w0, 404364 <ferror@plt+0x24f4>
  404418:	mov	w1, #0x7                   	// #7
  40441c:	adrp	x0, 405000 <ferror@plt+0x3190>
  404420:	add	x0, x0, #0x200
  404424:	add	x0, x0, #0x18
  404428:	bl	401c20 <access@plt>
  40442c:	cbnz	w0, 404314 <ferror@plt+0x24a4>
  404430:	adrp	x19, 405000 <ferror@plt+0x3190>
  404434:	add	x19, x19, #0x200
  404438:	add	x19, x19, #0x18
  40443c:	b	404364 <ferror@plt+0x24f4>
  404440:	stp	x29, x30, [sp, #-80]!
  404444:	mov	x29, sp
  404448:	stp	x19, x20, [sp, #16]
  40444c:	stp	x21, x22, [sp, #32]
  404450:	stp	x23, x24, [sp, #48]
  404454:	str	x25, [sp, #64]
  404458:	mov	x22, x0
  40445c:	mov	x21, x1
  404460:	bl	4042b0 <ferror@plt+0x2440>
  404464:	mov	x24, x0
  404468:	adrp	x0, 405000 <ferror@plt+0x3190>
  40446c:	add	x0, x0, #0x1c8
  404470:	cmp	x22, #0x0
  404474:	csel	x22, x0, x22, eq  // eq = none
  404478:	adrp	x0, 404000 <ferror@plt+0x2190>
  40447c:	add	x0, x0, #0x670
  404480:	cmp	x21, #0x0
  404484:	csel	x21, x0, x21, eq  // eq = none
  404488:	mov	x0, x24
  40448c:	bl	401a00 <strlen@plt>
  404490:	mov	x20, x0
  404494:	mov	x0, x22
  404498:	bl	401a00 <strlen@plt>
  40449c:	mov	x23, x0
  4044a0:	mov	x0, x21
  4044a4:	bl	401a00 <strlen@plt>
  4044a8:	mov	x25, x0
  4044ac:	sxtw	x19, w20
  4044b0:	sxtw	x23, w23
  4044b4:	sxtw	x0, w0
  4044b8:	add	x20, x0, w20, sxtw
  4044bc:	add	x0, x23, #0x7
  4044c0:	add	x0, x20, x0
  4044c4:	bl	401b50 <xmalloc@plt>
  4044c8:	mov	x20, x0
  4044cc:	mov	x1, x24
  4044d0:	bl	401d20 <strcpy@plt>
  4044d4:	mov	x1, x22
  4044d8:	add	x0, x20, x19
  4044dc:	bl	401d20 <strcpy@plt>
  4044e0:	add	x2, x19, x23
  4044e4:	add	x1, x20, x2
  4044e8:	adrp	x0, 405000 <ferror@plt+0x3190>
  4044ec:	add	x0, x0, #0x1d0
  4044f0:	ldr	w3, [x0]
  4044f4:	str	w3, [x20, x2]
  4044f8:	ldur	w0, [x0, #3]
  4044fc:	stur	w0, [x1, #3]
  404500:	add	x2, x2, #0x6
  404504:	mov	x1, x21
  404508:	add	x0, x20, x2
  40450c:	bl	401d20 <strcpy@plt>
  404510:	mov	w1, w25
  404514:	mov	x0, x20
  404518:	bl	4019e0 <mkstemps@plt>
  40451c:	cmn	w0, #0x1
  404520:	b.eq	404548 <ferror@plt+0x26d8>  // b.none
  404524:	bl	401bb0 <close@plt>
  404528:	cbnz	w0, 40457c <ferror@plt+0x270c>
  40452c:	mov	x0, x20
  404530:	ldp	x19, x20, [sp, #16]
  404534:	ldp	x21, x22, [sp, #32]
  404538:	ldp	x23, x24, [sp, #48]
  40453c:	ldr	x25, [sp, #64]
  404540:	ldp	x29, x30, [sp], #80
  404544:	ret
  404548:	adrp	x0, 415000 <ferror@plt+0x13190>
  40454c:	ldr	x0, [x0, #4048]
  404550:	ldr	x19, [x0]
  404554:	bl	401df0 <__errno_location@plt>
  404558:	ldr	w0, [x0]
  40455c:	bl	401ba0 <strerror@plt>
  404560:	mov	x3, x0
  404564:	mov	x2, x24
  404568:	adrp	x1, 405000 <ferror@plt+0x3190>
  40456c:	add	x1, x1, #0x1d8
  404570:	mov	x0, x19
  404574:	bl	401e40 <fprintf@plt>
  404578:	bl	401c10 <abort@plt>
  40457c:	bl	401c10 <abort@plt>
  404580:	stp	x29, x30, [sp, #-16]!
  404584:	mov	x29, sp
  404588:	mov	x1, x0
  40458c:	mov	x0, #0x0                   	// #0
  404590:	bl	404440 <ferror@plt+0x25d0>
  404594:	ldp	x29, x30, [sp], #16
  404598:	ret
  40459c:	nop
  4045a0:	stp	x29, x30, [sp, #-64]!
  4045a4:	mov	x29, sp
  4045a8:	stp	x19, x20, [sp, #16]
  4045ac:	adrp	x20, 415000 <ferror@plt+0x13190>
  4045b0:	add	x20, x20, #0xdb0
  4045b4:	stp	x21, x22, [sp, #32]
  4045b8:	adrp	x21, 415000 <ferror@plt+0x13190>
  4045bc:	add	x21, x21, #0xda8
  4045c0:	sub	x20, x20, x21
  4045c4:	mov	w22, w0
  4045c8:	stp	x23, x24, [sp, #48]
  4045cc:	mov	x23, x1
  4045d0:	mov	x24, x2
  4045d4:	bl	401988 <memcpy@plt-0x38>
  4045d8:	cmp	xzr, x20, asr #3
  4045dc:	b.eq	404608 <ferror@plt+0x2798>  // b.none
  4045e0:	asr	x20, x20, #3
  4045e4:	mov	x19, #0x0                   	// #0
  4045e8:	ldr	x3, [x21, x19, lsl #3]
  4045ec:	mov	x2, x24
  4045f0:	add	x19, x19, #0x1
  4045f4:	mov	x1, x23
  4045f8:	mov	w0, w22
  4045fc:	blr	x3
  404600:	cmp	x20, x19
  404604:	b.ne	4045e8 <ferror@plt+0x2778>  // b.any
  404608:	ldp	x19, x20, [sp, #16]
  40460c:	ldp	x21, x22, [sp, #32]
  404610:	ldp	x23, x24, [sp, #48]
  404614:	ldp	x29, x30, [sp], #64
  404618:	ret
  40461c:	nop
  404620:	ret

Disassembly of section .fini:

0000000000404624 <.fini>:
  404624:	stp	x29, x30, [sp, #-16]!
  404628:	mov	x29, sp
  40462c:	ldp	x29, x30, [sp], #16
  404630:	ret
