Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 13 19:04:50 2025
| Host         : localhost.localdomain running 64-bit openSUSE Leap 15.4
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.114        0.000                      0                 6891        0.025        0.000                      0                 6891        4.500        0.000                       0                  5002  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.114        0.000                      0                 6891        0.025        0.000                      0                 6891        4.500        0.000                       0                  5002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.578ns (45.116%)  route 3.136ns (54.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r3/t1/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.742 r  AES/r3/t1/t0/s4/out_reg/DOBDO[6]
                         net (fo=2, routed)           3.136    10.878    AES/r3/t2/t2/s0/state_out_reg[119][6]
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  AES/r3/t2/t2/s0/state_out[118]_i_1__1/O
                         net (fo=1, routed)           0.000    11.002    AES/r3/p_0_out[118]
    SLICE_X64Y59         FDRE                                         r  AES/r3/state_out_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.510    14.933    AES/r3/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  AES/r3/state_out_reg[118]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.032    15.116    AES/r3/state_out_reg[118]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.578ns (45.498%)  route 3.088ns (54.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r3/t1/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.742 r  AES/r3/t1/t0/s4/out_reg/DOBDO[1]
                         net (fo=2, routed)           3.088    10.830    AES/r3/t2/t2/s0/state_out_reg[119][1]
    SLICE_X64Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.954 r  AES/r3/t2/t2/s0/state_out[113]_i_1__1/O
                         net (fo=1, routed)           0.000    10.954    AES/r3/p_0_out[113]
    SLICE_X64Y56         FDRE                                         r  AES/r3/state_out_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.512    14.935    AES/r3/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  AES/r3/state_out_reg[113]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.031    15.117    AES/r3/state_out_reg[113]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 AES/r4/t1/t2/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r4/state_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.578ns (47.147%)  route 2.890ns (52.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.895     5.497    AES/r4/t1/t2/s0/clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  AES/r4/t1/t2/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.951 r  AES/r4/t1/t2/s0/out_reg/DOADO[1]
                         net (fo=3, routed)           2.890    10.841    AES/r4/t1/t2/s0/out_reg_0[1]
    SLICE_X75Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.965 r  AES/r4/t1/t2/s0/state_out[17]_i_1__2/O
                         net (fo=1, routed)           0.000    10.965    AES/r4/p_0_out[17]
    SLICE_X75Y69         FDRE                                         r  AES/r4/state_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.586    15.009    AES/r4/clk_IBUF_BUFG
    SLICE_X75Y69         FDRE                                         r  AES/r4/state_out_reg[17]/C
                         clock pessimism              0.187    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X75Y69         FDRE (Setup_fdre_C_D)        0.031    15.191    AES/r4/state_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 AES/r6/t1/t0/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r6/state_out_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 2.578ns (45.654%)  route 3.069ns (54.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r6/t1/t0/s0/clk_IBUF_BUFG
    RAMB18_X0Y34         RAMB18E1                                     r  AES/r6/t1/t0/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.742 r  AES/r6/t1/t0/s0/out_reg/DOADO[7]
                         net (fo=3, routed)           3.069    10.811    AES/r6/t1/t0/s0/out_reg_0[7]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  AES/r6/t1/t0/s0/state_out[71]_i_1__4/O
                         net (fo=1, routed)           0.000    10.935    AES/r6/p_0_out[71]
    SLICE_X62Y93         FDRE                                         r  AES/r6/state_out_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.511    14.934    AES/r6/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  AES/r6/state_out_reg[71]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.079    15.164    AES/r6/state_out_reg[71]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 AES/r3/t1/t0/s0/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.578ns (45.702%)  route 3.063ns (54.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r3/t1/t0/s0/clk_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  AES/r3/t1/t0/s0/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.742 r  AES/r3/t1/t0/s0/out_reg/DOBDO[4]
                         net (fo=3, routed)           3.063    10.805    AES/r3/t3/t2/s0/state_out_reg[111][4]
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.929 r  AES/r3/t3/t2/s0/state_out[108]_i_1__1/O
                         net (fo=1, routed)           0.000    10.929    AES/r3/p_0_out[108]
    SLICE_X62Y59         FDRE                                         r  AES/r3/state_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.509    14.932    AES/r3/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  AES/r3/state_out_reg[108]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.079    15.162    AES/r3/state_out_reg[108]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 AES/r6/t1/t0/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r6/state_out_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.578ns (46.163%)  route 3.007ns (53.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r6/t1/t0/s0/clk_IBUF_BUFG
    RAMB18_X0Y34         RAMB18E1                                     r  AES/r6/t1/t0/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.742 r  AES/r6/t1/t0/s0/out_reg/DOADO[5]
                         net (fo=3, routed)           3.007    10.749    AES/r6/t1/t0/s0/out_reg_0[5]
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  AES/r6/t1/t0/s0/state_out[69]_i_1__4/O
                         net (fo=1, routed)           0.000    10.873    AES/r6/p_0_out[69]
    SLICE_X65Y93         FDRE                                         r  AES/r6/state_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.512    14.935    AES/r6/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  AES/r6/state_out_reg[69]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.031    15.117    AES/r6/state_out_reg[69]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 AES/r6/t1/t0/s0/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r6/state_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.578ns (45.911%)  route 3.037ns (54.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r6/t1/t0/s0/clk_IBUF_BUFG
    RAMB18_X0Y34         RAMB18E1                                     r  AES/r6/t1/t0/s0/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.742 r  AES/r6/t1/t0/s0/out_reg/DOADO[7]
                         net (fo=3, routed)           3.037    10.779    AES/r6/t0/t2/s0/state_out_reg[79][7]
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  AES/r6/t0/t2/s0/state_out[79]_i_1__4/O
                         net (fo=1, routed)           0.000    10.903    AES/r6/p_0_out[79]
    SLICE_X62Y93         FDRE                                         r  AES/r6/state_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.511    14.934    AES/r6/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  AES/r6/state_out_reg[79]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.081    15.166    AES/r6/state_out_reg[79]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 4.884ns (89.501%)  route 0.573ns (10.498%))
  Logic Levels:           32  (CARRY4=32)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.816     5.419    clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  key_reg[1]/Q
                         net (fo=3, routed)           0.563     6.438    key_reg[1]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.112 r  key_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    key_reg[0]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  key_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.227    key_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  key_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    key_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  key_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    key_reg[12]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.569 r  key_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    key_reg[16]_i_1_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.683 r  key_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    key_reg[20]_i_1_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  key_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    key_reg[24]_i_1_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  key_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    key_reg[28]_i_1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  key_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    key_reg[32]_i_1_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  key_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    key_reg[36]_i_1_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  key_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.253    key_reg[40]_i_1_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.367 r  key_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.367    key_reg[44]_i_1_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.481 r  key_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.481    key_reg[48]_i_1_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.595 r  key_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.595    key_reg[52]_i_1_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  key_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.709    key_reg[56]_i_1_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.823 r  key_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    key_reg[60]_i_1_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  key_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.937    key_reg[64]_i_1_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  key_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.051    key_reg[68]_i_1_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.165 r  key_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.165    key_reg[72]_i_1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  key_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.279    key_reg[76]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  key_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.393    key_reg[80]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  key_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    key_reg[84]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  key_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    key_reg[88]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  key_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    key_reg[92]_i_1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  key_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    key_reg[96]_i_1_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  key_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    key_reg[100]_i_1_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  key_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.086    key_reg[104]_i_1_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.200 r  key_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    key_reg[108]_i_1_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.314 r  key_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.314    key_reg[112]_i_1_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.428 r  key_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.428    key_reg[116]_i_1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.542 r  key_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.542    key_reg[120]_i_1_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.876 r  key_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.876    key_reg[124]_i_1_n_6
    SLICE_X32Y79         FDRE                                         r  key_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.509    14.932    clk_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  key_reg[125]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X32Y79         FDRE (Setup_fdre_C_D)        0.062    15.145    key_reg[125]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.578ns (46.508%)  route 2.965ns (53.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.686     5.288    AES/r3/t1/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  AES/r3/t1/t0/s4/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.742 r  AES/r3/t1/t0/s4/out_reg/DOBDO[3]
                         net (fo=2, routed)           2.965    10.707    AES/r3/t1/t0/s0/DOBDO[3]
    SLICE_X64Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.831 r  AES/r3/t1/t0/s0/state_out[123]_i_1__1/O
                         net (fo=1, routed)           0.000    10.831    AES/r3/p_0_out[123]
    SLICE_X64Y59         FDRE                                         r  AES/r3/state_out_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.510    14.933    AES/r3/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  AES/r3/state_out_reg[123]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.029    15.113    AES/r3/state_out_reg[123]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 AES/r3/t1/t0/s4/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r3/state_out_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.578ns (46.570%)  route 2.958ns (53.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.684     5.286    AES/r3/t1/t0/s4/clk_IBUF_BUFG
    RAMB18_X0Y25         RAMB18E1                                     r  AES/r3/t1/t0/s4/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.740 r  AES/r3/t1/t0/s4/out_reg/DOADO[4]
                         net (fo=2, routed)           2.958    10.698    AES/r3/t1/t0/s0/DOADO[4]
    SLICE_X68Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.822 r  AES/r3/t1/t0/s0/state_out[68]_i_1__1/O
                         net (fo=1, routed)           0.000    10.822    AES/r3/p_0_out[68]
    SLICE_X68Y63         FDRE                                         r  AES/r3/state_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        1.507    14.930    AES/r3/clk_IBUF_BUFG
    SLICE_X68Y63         FDRE                                         r  AES/r3/state_out_reg[68]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X68Y63         FDRE (Setup_fdre_C_D)        0.031    15.112    AES/r3/state_out_reg[68]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 AES/a6/out_1_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a7/k3a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.213ns (53.668%)  route 0.184ns (46.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.567     1.486    AES/a6/clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  AES/a6/out_1_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES/a6/out_1_reg[127]/Q
                         net (fo=4, routed)           0.184     1.834    AES/a6/Q[38]
    SLICE_X59Y100        LUT4 (Prop_lut4_I2_O)        0.049     1.883 r  AES/a6/k3a[31]_i_1__5/O
                         net (fo=1, routed)           0.000     1.883    AES/a7/k3a_reg[31]_0[31]
    SLICE_X59Y100        FDRE                                         r  AES/a7/k3a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.832     1.997    AES/a7/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  AES/a7/k3a_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.107     1.858    AES/a7/k3a_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 AES/a6/out_1_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a7/k2a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.196%)  route 0.184ns (46.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.567     1.486    AES/a6/clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  AES/a6/out_1_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES/a6/out_1_reg[127]/Q
                         net (fo=4, routed)           0.184     1.834    AES/a6/Q[38]
    SLICE_X59Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.879 r  AES/a6/k2a[31]_i_1__5/O
                         net (fo=1, routed)           0.000     1.879    AES/a7/k2a_reg[31]_0[31]
    SLICE_X59Y100        FDRE                                         r  AES/a7/k2a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.832     1.997    AES/a7/clk_IBUF_BUFG
    SLICE_X59Y100        FDRE                                         r  AES/a7/k2a_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.092     1.843    AES/a7/k2a_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t0/t0/s4/out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.479%)  route 0.391ns (73.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.567     1.486    AES/r6/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  AES/r6/state_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  AES/r6/state_out_reg[123]/Q
                         net (fo=2, routed)           0.391     2.019    AES/r7/t0/t0/s4/state_in[11]
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r7/t0/t0/s4/out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.875     2.040    AES/r7/t0/t0/s4/clk_IBUF_BUFG
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r7/t0/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    AES/r7/t0/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t3/t0/s0/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.418%)  route 0.393ns (73.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.595     1.514    AES/r6/clk_IBUF_BUFG
    SLICE_X72Y94         FDRE                                         r  AES/r6/state_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  AES/r6/state_out_reg[29]/Q
                         net (fo=2, routed)           0.393     2.048    AES/r7/t3/t0/s0/state_in[13]
    RAMB18_X2Y43         RAMB18E1                                     r  AES/r7/t3/t0/s0/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.902     2.067    AES/r7/t3/t0/s0/clk_IBUF_BUFG
    RAMB18_X2Y43         RAMB18E1                                     r  AES/r7/t3/t0/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.822    
    RAMB18_X2Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.005    AES/r7/t3/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t3/t0/s4/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.418%)  route 0.393ns (73.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.595     1.514    AES/r6/clk_IBUF_BUFG
    SLICE_X72Y94         FDRE                                         r  AES/r6/state_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  AES/r6/state_out_reg[29]/Q
                         net (fo=2, routed)           0.393     2.048    AES/r7/t3/t0/s4/state_in[13]
    RAMB18_X2Y42         RAMB18E1                                     r  AES/r7/t3/t0/s4/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.902     2.067    AES/r7/t3/t0/s4/clk_IBUF_BUFG
    RAMB18_X2Y42         RAMB18E1                                     r  AES/r7/t3/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.822    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.005    AES/r7/t3/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t2/t2/s0/out_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.499%)  route 0.374ns (69.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.568     1.487    AES/r6/clk_IBUF_BUFG
    SLICE_X66Y95         FDRE                                         r  AES/r6/state_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  AES/r6/state_out_reg[37]/Q
                         net (fo=2, routed)           0.374     2.025    AES/r7/t2/t2/s0/state_in[5]
    RAMB18_X1Y43         RAMB18E1                                     r  AES/r7/t2/t2/s0/out_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.875     2.040    AES/r7/t2/t2/s0/clk_IBUF_BUFG
    RAMB18_X1Y43         RAMB18E1                                     r  AES/r7/t2/t2/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.978    AES/r7/t2/t2/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t2/t2/s0/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.411%)  route 0.375ns (69.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.568     1.487    AES/r6/clk_IBUF_BUFG
    SLICE_X66Y95         FDRE                                         r  AES/r6/state_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  AES/r6/state_out_reg[45]/Q
                         net (fo=2, routed)           0.375     2.027    AES/r7/t2/t2/s0/state_in[13]
    RAMB18_X1Y43         RAMB18E1                                     r  AES/r7/t2/t2/s0/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.874     2.039    AES/r7/t2/t2/s0/clk_IBUF_BUFG
    RAMB18_X1Y43         RAMB18E1                                     r  AES/r7/t2/t2/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.245     1.794    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.977    AES/r7/t2/t2/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t0/t0/s4/out_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.144%)  route 0.380ns (69.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.566     1.485    AES/r6/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  AES/r6/state_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  AES/r6/state_out_reg[113]/Q
                         net (fo=2, routed)           0.380     2.029    AES/r7/t0/t0/s4/state_in[1]
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r7/t0/t0/s4/out_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.876     2.041    AES/r7/t0/t0/s4/clk_IBUF_BUFG
    RAMB18_X1Y41         RAMB18E1                                     r  AES/r7/t0/t0/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.796    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.979    AES/r7/t0/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AES/a6/out_1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/a7/k3a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.192ns (45.213%)  route 0.233ns (54.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.569     1.488    AES/a6/clk_IBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  AES/a6/out_1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  AES/a6/out_1_reg[34]/Q
                         net (fo=2, routed)           0.233     1.862    AES/a6/k6[34]
    SLICE_X65Y100        LUT4 (Prop_lut4_I3_O)        0.051     1.913 r  AES/a6/k3a[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.913    AES/a7/k3a_reg[31]_0[2]
    SLICE_X65Y100        FDRE                                         r  AES/a7/k3a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.835     2.000    AES/a7/clk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  AES/a7/k3a_reg[2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.107     1.861    AES/a7/k3a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 AES/r6/state_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AES/r7/t3/t0/s0/out_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.894%)  route 0.404ns (74.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.595     1.514    AES/r6/clk_IBUF_BUFG
    SLICE_X72Y93         FDRE                                         r  AES/r6/state_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  AES/r6/state_out_reg[18]/Q
                         net (fo=2, routed)           0.404     2.059    AES/r7/t3/t0/s0/state_in[2]
    RAMB18_X2Y43         RAMB18E1                                     r  AES/r7/t3/t0/s0/out_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5001, routed)        0.903     2.068    AES/r7/t3/t0/s0/clk_IBUF_BUFG
    RAMB18_X2Y43         RAMB18E1                                     r  AES/r7/t3/t0/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.823    
    RAMB18_X2Y43         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.006    AES/r7/t3/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17   AES/r3/t0/t2/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17   AES/r3/t0/t2/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y30   AES/r5/t2/t2/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y30   AES/r5/t2/t2/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y40   AES/r7/t1/t0/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y40   AES/r7/t1/t0/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y56   AES/r9/t3/t0/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y56   AES/r9/t3/t0/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   AES/r2/t1/t1/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   AES/r2/t1/t1/s4/out_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y63   AES/a2/out_1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y82   AES/a5/k3a_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65   AES/a2/out_1_reg[98]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y82   AES/a5/k3a_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   AES/a5/out_1_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   AES/a5/out_1_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70   AES/s0_reg[89]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y70   AES/s0_reg[90]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y70   AES/s0_reg[91]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y71   AES/s0_reg[93]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y58   AES/a2/out_1_reg[75]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y58   AES/a2/out_1_reg[80]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y58   AES/a2/out_1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y82   AES/a5/k3a_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y114  AES/a8/k0a_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y72   AES/r4/state_out_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y67   AES/r4/state_out_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y72   AES/r4/state_out_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y67   AES/r4/state_out_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y57   AES/s0_reg[36]/C



