
*** Running vivado
    with args -log SigDecode.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SigDecode.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SigDecode.tcl -notrace
Command: synth_design -top SigDecode -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12532 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 408.797 ; gain = 96.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SigDecode' [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:1]
	Parameter gamma1 bound to: 32'sb00000000000010000000000000000000 
	Parameter cols_l bound to: 32'sb00000000000000000000000000000111 
	Parameter Lambda bound to: 32'sb00000000000000000000000100000000 
	Parameter omega bound to: 32'sb00000000000000000000000001001011 
	Parameter rows_k bound to: 32'sb00000000000000000000000000001000 
	Parameter bl bound to: 32'sb00000000000000000000001010000000 
	Parameter cl bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6157] synthesizing module 'BitUnpack' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:8]
	Parameter a bound to: 32'sb00000000000001111111111111111111 
	Parameter b bound to: 32'sb00000000000010000000000000000000 
	Parameter b_len bound to: 32'sb00000000000000000000000000010100 
	Parameter w_len bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'SwapNibbles' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/swap.sv:1]
	Parameter WIDTH bound to: 5120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SwapNibbles' (1#1) [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/swap.sv:1]
WARNING: [Synth 8-87] always_comb on 'w_reg[0]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[1]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[2]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[3]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[4]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[5]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[6]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[7]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[8]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[9]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[10]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[11]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[12]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[13]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[14]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[15]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[16]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[17]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[18]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[19]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[20]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[21]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[22]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[23]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[24]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[25]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[26]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[27]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[28]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[29]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[30]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[31]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[32]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[33]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[34]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[35]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[36]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[37]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[38]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[39]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[40]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[41]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[42]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[43]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[44]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[45]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[46]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[47]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[48]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[49]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[50]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[51]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[52]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[53]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[54]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[55]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[56]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[57]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[58]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[59]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[60]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[61]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[62]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[63]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[64]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[65]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[66]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[67]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[68]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[69]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[70]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[71]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[72]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[73]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[74]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[75]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[76]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[77]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[78]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[79]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[80]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[81]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[82]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[83]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[84]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[85]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[86]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[87]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[88]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[89]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[90]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[91]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[92]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[93]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[94]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[95]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[96]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[97]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[98]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-87] always_comb on 'w_reg[99]' did not result in combinational logic [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BitUnpack' (2#1) [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:8]
INFO: [Synth 8-6157] synthesizing module 'HintBitUnpack' [C:/Users/Wasif Hassan/Desktop/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:1]
	Parameter k bound to: 32'sb00000000000000000000000000001000 
	Parameter omega bound to: 32'sb00000000000000000000000001001011 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "binary" *) [C:/Users/Wasif Hassan/Desktop/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Wasif Hassan/Desktop/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'HintBitUnpack' (3#1) [C:/Users/Wasif Hassan/Desktop/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:1]
WARNING: [Synth 8-6014] Unused sequential element unpack_done_reg was removed.  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:63]
WARNING: [Synth 8-5788] Register xi_reg in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:39]
WARNING: [Synth 8-5788] Register bp_start_reg in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:40]
WARNING: [Synth 8-5788] Register z_reg[0][0] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][1] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][2] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][3] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][4] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][5] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][6] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][7] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][8] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][9] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][10] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][11] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][12] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][13] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][14] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][15] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][16] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][17] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][18] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][19] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][20] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][21] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][22] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][23] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][24] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][25] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][26] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][27] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][28] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][29] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][30] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][31] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][32] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][33] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][34] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][35] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][36] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][37] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][38] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][39] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][40] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][41] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][42] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][43] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][44] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][45] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][46] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][47] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][48] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][49] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][50] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][51] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][52] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][53] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][54] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][55] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][56] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][57] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][58] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][59] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][60] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][61] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][62] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][63] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][64] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][65] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][66] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][67] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][68] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][69] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][70] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][71] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][72] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][73] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][74] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][75] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][76] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][77] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][78] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][79] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][80] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][81] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][82] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][83] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][84] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][85] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][86] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][87] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][88] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][89] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][90] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][91] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][92] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][93] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][94] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][95] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][96] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
WARNING: [Synth 8-5788] Register z_reg[0][97] in module SigDecode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:73]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net valid in module/entity SigDecode does not have driver. [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'SigDecode' (4#1) [C:/Users/Wasif Hassan/Desktop/sample/SignDecode/SignDecode.srcs/sources_1/new/signDecode.sv:1]
WARNING: [Synth 8-3331] design SigDecode has unconnected port valid
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 659.062 ; gain = 346.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 659.062 ; gain = 346.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 659.062 ; gain = 346.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HintBitUnpack'
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[1][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[2][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[4][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[5][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "z_reg[6][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[1]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[2]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[3]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[4]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[5]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[6]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[7]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[8]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[9]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[10]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[11]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[12]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[13]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[16]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[17]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[18]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[19]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[20]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[21]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[22]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[23]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[24]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[25]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[26]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[27]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[28]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[29]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[30]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[31]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[32]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[33]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[34]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[35]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[36]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[37]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[38]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[39]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[40]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[41]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[42]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[43]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[44]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[45]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[46]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[47]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[48]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[49]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[80]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[81]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[82]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[83]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[84]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[85]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[86]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[87]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[88]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[89]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[90]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[91]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[92]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[93]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[94]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[95]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[96]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[97]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[98]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[99]' [C:/Users/Wasif Hassan/Desktop/sample/upd_expand_mask/upd_expand_mask.srcs/sources_1/new/bitUnpack.sv:29]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           COMPUTE_OUTER |                              001 |                              001
           COMPUTE_INNER |                              010 |                              010
             FINAL_CHECK |                              011 |                              011
                   ERROR |                              100 |                              101
                    DONE |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HintBitUnpack'
TclStackFree: incorrect freePtr. Call out of sequence?
