# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../traitement_image.srcs/sources_1/new/Compteur126.vhd" \
"../../../../traitement_image.srcs/sources_1/new/flipflop.vhd" \
"../../../../traitement_image.srcs/sources_1/new/memoire_cache.vhd" \
"../../../../traitement_image.srcs/sim_1/new/test_memoire_cache.vhd" \

# Do not sort compile order
nosort
