{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:05 2019 " "Info: Processing started: Sat May 25 16:38:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tx -c Tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-arch " "Info: Found design unit 1: Tx-arch" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Info: Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester_comb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file manchester_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester_comb-arch " "Info: Found design unit 1: manchester_comb-arch" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 manchester_comb " "Info: Found entity 1: manchester_comb" {  } { { "manchester_comb.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/manchester_comb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/MB_Tx.vhd " "Warning: Can't analyze file -- file C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/MB_Tx.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BM_Tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BM_Tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BM_Tx-arch " "Info: Found design unit 1: BM_Tx-arch" {  } { { "BM_Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/BM_Tx.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BM_Tx " "Info: Found entity 1: BM_Tx" {  } { { "BM_Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/BM_Tx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tx " "Info: Elaborating entity \"Tx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full Tx.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at Tx.vhd(23): object \"full\" assigned a value but never read" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Warning: Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Info: Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Info: Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "Tx.vhd" "U1" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/fifo.vhd" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9q21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_9q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9q21 " "Info: Found entity 1: scfifo_9q21" {  } { { "db/scfifo_9q21.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/scfifo_9q21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9q21 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated " "Info: Elaborating entity \"scfifo_9q21\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g031.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_g031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g031 " "Info: Found entity 1: a_dpfifo_g031" {  } { { "db/a_dpfifo_g031.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g031 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo " "Info: Elaborating entity \"a_dpfifo_g031\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\"" {  } { { "db/scfifo_9q21.tdf" "dpfifo" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/scfifo_9q21.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Info: Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state " "Info: Elaborating entity \"a_fefifo_76e\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_g031.tdf" "fifo_state" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rk7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rk7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rk7 " "Info: Found entity 1: cntr_rk7" {  } { { "db/cntr_rk7.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_rk7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rk7 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw " "Info: Elaborating entity \"cntr_rk7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|a_fefifo_76e:fifo_state\|cntr_rk7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_uu01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_uu01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_uu01 " "Info: Found entity 1: dpram_uu01" {  } { { "db/dpram_uu01.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/dpram_uu01.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_uu01 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram " "Info: Elaborating entity \"dpram_uu01\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\"" {  } { { "db/a_dpfifo_g031.tdf" "FIFOram" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2tj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tj1 " "Info: Found entity 1: altsyncram_2tj1" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tj1 fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2 " "Info: Elaborating entity \"altsyncram_2tj1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\"" {  } { { "db/dpram_uu01.tdf" "altsyncram2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/dpram_uu01.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fkb " "Info: Found entity 1: cntr_fkb" {  } { { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fkb fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:rd_ptr_count " "Info: Elaborating entity \"cntr_fkb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_g031.tdf" "rd_ptr_count" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester_comb manchester_comb:U2 " "Info: Elaborating entity \"manchester_comb\" for hierarchy \"manchester_comb:U2\"" {  } { { "Tx.vhd" "U2" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1587 " "Info: Implemented 1587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1557 " "Info: Implemented 1557 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:38:18 2019 " "Info: Processing ended: Sat May 25 16:38:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
