{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.79377",
   "Default View_TopLeft":"48,459",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port uart_rtl -pg 1 -lvl 9 -x 2830 -y 360 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 9 -x 2830 -y 80 -defaultsOSRD
preplace port ddr2_sdram -pg 1 -lvl 9 -x 2830 -y 210 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2300 -y 430 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 7 -x 2300 -y 90 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 2 -x 410 -y 910 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 4 -x 1030 -y 650 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 5 -x 1440 -y 650 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 4 -x 1030 -y 470 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -x 1940 -y 660 -defaultsOSRD
preplace inst reset_inv_0 -pg 1 -lvl 1 -x 170 -y 900 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -x 690 -y 860 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 690 -y 650 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -x 1940 -y 180 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2300 -y 260 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 8 -x 2640 -y 310 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 2 6 510 750 NJ 750 NJ 750 NJ 750 NJ 750 2430
preplace netloc clk_wiz_1_locked 1 2 1 520 900n
preplace netloc mdm_1_debug_sys_rst 1 2 3 520 720 NJ 720 1150
preplace netloc microblaze_0_Clk 1 2 5 500 730 880 730 1160 540 1740 460 2140
preplace netloc reset_1 1 0 7 20 840 NJ 840 510J 760 N 760 N 760 N 760 2160
preplace netloc reset_inv_0_Res 1 1 1 NJ 900
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 3 3 NJ 840 1180J 550 1710
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 3 2 890 740 1190J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 3 4 860 350 NJ 350 1750 450 2150
preplace netloc sys_clock_1 1 0 2 NJ 960 320J
preplace netloc xlconcat_0_dout 1 3 1 870 480n
preplace netloc axi_uartlite_1_interrupt 1 2 6 500 580 NJ 580 1150J 530 NJ 530 NJ 530 2440
preplace netloc mig_7series_0_ui_clk 1 5 3 1760 430 2110J 10 2470
preplace netloc mig_7series_0_mmcm_locked 1 7 1 2450 290n
preplace netloc mig_7series_0_ui_clk_sync_rst 1 7 1 2460 230n
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 5 4 1770 440 2100 0 NJ 0 2810
preplace netloc microblaze_0_axi_periph_M02_AXI 1 3 4 890 360 NJ 360 1730J 420 2090
preplace netloc microblaze_0_axi_periph_M01_AXI 1 6 1 2120 70n
preplace netloc axi_uartlite_1_UART 1 7 2 NJ 80 N
preplace netloc axi_uartlite_0_UART 1 7 2 NJ 420 2810
preplace netloc microblaze_0_axi_periph_M00_AXI 1 6 1 2130 150n
preplace netloc microblaze_0_M_AXI_DP 1 5 1 1680 0n
preplace netloc microblaze_0_dlmb_1 1 5 1 1730 610n
preplace netloc microblaze_0_debug 1 4 1 N 640
preplace netloc microblaze_0_ilmb_1 1 5 1 1700 630n
preplace netloc microblaze_0_interrupt 1 4 1 1170 470n
preplace netloc mig_7series_0_DDR2 1 7 2 NJ 210 N
preplace netloc microblaze_0_axi_periph_M03_AXI 1 6 1 2120 210n
preplace netloc microblaze_0_M_AXI_DC 1 5 1 1720 20n
preplace netloc microblaze_0_M_AXI_IC 1 5 1 1690 40n
levelinfo -pg 1 0 170 410 690 1030 1440 1940 2300 2640 2830
pagesize -pg 1 -db -bbox -sgen -120 -60 2960 980
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"1"
}
