Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  1 16:20:49 2019
| Host         : Nugget running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file terminal_top_control_sets_placed.rpt
| Design       : terminal_top
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      7 |            1 |
|     10 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | div/term_en                           | vgacontrol/vs_i_1_n_0                 |                1 |              1 |
|  clk_IBUF_BUFG | div/term_en                           | vgacontrol/hs_i_1_n_0                 |                1 |              1 |
|  clk_IBUF_BUFG | div/term_en                           |                                       |                1 |              3 |
|  clk_IBUF_BUFG | div/term_en                           | vgacontrol/hcount_internal            |                3 |              7 |
|  clk_IBUF_BUFG |                                       |                                       |                7 |             10 |
|  clk_IBUF_BUFG | vgacontrol/vcount_internal[9]_i_2_n_0 | vgacontrol/vcount_internal[9]_i_1_n_0 |                3 |             10 |
|  clk_IBUF_BUFG |                                       | div/clear                             |                8 |             32 |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+


