<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2364{left:619px;bottom:68px;letter-spacing:0.11px;}
#t2_2364{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2364{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2364{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2364{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_2364{left:359px;bottom:901px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2364{left:69px;bottom:817px;letter-spacing:-0.13px;}
#t8_2364{left:69px;bottom:794px;letter-spacing:-0.14px;word-spacing:-1.69px;}
#t9_2364{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_2364{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2364{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tc_2364{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2364{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#te_2364{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tf_2364{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_2364{left:69px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_2364{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#ti_2364{left:69px;bottom:608px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tj_2364{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_2364{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_2364{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tm_2364{left:69px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#tn_2364{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_2364{left:69px;bottom:483px;letter-spacing:-0.13px;}
#tp_2364{left:69px;bottom:460px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_2364{left:90px;bottom:441px;letter-spacing:-0.11px;}
#tr_2364{left:117px;bottom:423px;letter-spacing:-0.12px;}
#ts_2364{left:90px;bottom:405px;letter-spacing:-0.12px;}
#tt_2364{left:117px;bottom:386px;letter-spacing:-0.12px;}
#tu_2364{left:90px;bottom:368px;letter-spacing:-0.12px;}
#tv_2364{left:117px;bottom:350px;letter-spacing:-0.12px;}
#tw_2364{left:90px;bottom:331px;letter-spacing:-0.12px;}
#tx_2364{left:117px;bottom:313px;letter-spacing:-0.12px;}
#ty_2364{left:90px;bottom:295px;letter-spacing:-0.1px;}
#tz_2364{left:117px;bottom:276px;letter-spacing:-0.12px;}
#t10_2364{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2364{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2364{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t13_2364{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t14_2364{left:359px;bottom:1065px;letter-spacing:-0.14px;}
#t15_2364{left:359px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t16_2364{left:359px;bottom:1034px;letter-spacing:-0.13px;}
#t17_2364{left:433px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t18_2364{left:433px;bottom:1050px;letter-spacing:-0.12px;}
#t19_2364{left:558px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2364{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t1b_2364{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_2364{left:78px;bottom:978px;letter-spacing:-0.13px;}
#t1d_2364{left:313px;bottom:1011px;}
#t1e_2364{left:359px;bottom:1011px;letter-spacing:-0.16px;}
#t1f_2364{left:433px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_2364{left:558px;bottom:1011px;letter-spacing:-0.13px;}
#t1h_2364{left:558px;bottom:995px;letter-spacing:-0.12px;}
#t1i_2364{left:558px;bottom:978px;letter-spacing:-0.12px;}
#t1j_2364{left:558px;bottom:961px;letter-spacing:-0.13px;}
#t1k_2364{left:83px;bottom:880px;letter-spacing:-0.15px;}
#t1l_2364{left:164px;bottom:880px;letter-spacing:-0.14px;}
#t1m_2364{left:269px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1n_2364{left:422px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1o_2364{left:581px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1p_2364{left:739px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1q_2364{left:98px;bottom:855px;}
#t1r_2364{left:164px;bottom:855px;letter-spacing:-0.11px;}
#t1s_2364{left:258px;bottom:855px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_2364{left:418px;bottom:855px;letter-spacing:-0.12px;}
#t1u_2364{left:572px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_2364{left:760px;bottom:855px;letter-spacing:-0.12px;}

.s1_2364{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2364{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2364{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2364{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2364{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2364{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2364{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2364{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2364" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2364" style="-webkit-user-select: none;"><object width="935" height="1210" data="2364/2364.svg" type="image/svg+xml" id="pdf2364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2364" class="t s1_2364">VMINSH—Return Minimum Scalar FP16 Value </span>
<span id="t2_2364" class="t s2_2364">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2364" class="t s1_2364">5-402 </span><span id="t4_2364" class="t s1_2364">Vol. 2C </span>
<span id="t5_2364" class="t s3_2364">VMINSH—Return Minimum Scalar FP16 Value </span>
<span id="t6_2364" class="t s4_2364">Instruction Operand Encoding </span>
<span id="t7_2364" class="t s5_2364">Description </span>
<span id="t8_2364" class="t s6_2364">This instruction performs a compare of the low packed FP16 values in the first source operand and the second source </span>
<span id="t9_2364" class="t s6_2364">operand and returns the minimum value for the pair of values to the destination operand. </span>
<span id="ta_2364" class="t s6_2364">If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is </span>
<span id="tb_2364" class="t s6_2364">returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that </span>
<span id="tc_2364" class="t s6_2364">is, a QNaN version of the SNaN is not returned). </span>
<span id="td_2364" class="t s6_2364">If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN </span>
<span id="te_2364" class="t s6_2364">or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source </span>
<span id="tf_2364" class="t s6_2364">operand (from either the first or second operand) be returned, the action of VMINSH can be emulated using a </span>
<span id="tg_2364" class="t s6_2364">sequence of instructions, such as, a comparison followed by AND, ANDN, and OR. </span>
<span id="th_2364" class="t s6_2364">EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="ti_2364" class="t s6_2364">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="tj_2364" class="t s6_2364">broadcast from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="tk_2364" class="t s6_2364">updated with writemask k1. </span>
<span id="tl_2364" class="t s6_2364">Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits </span>
<span id="tm_2364" class="t s6_2364">MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according </span>
<span id="tn_2364" class="t s6_2364">to the writemask. </span>
<span id="to_2364" class="t s5_2364">Operation </span>
<span id="tp_2364" class="t s7_2364">def MIN(SRC1, SRC2): </span>
<span id="tq_2364" class="t s7_2364">IF (SRC1 = 0.0) and (SRC2 = 0.0): </span>
<span id="tr_2364" class="t s7_2364">DEST := SRC2 </span>
<span id="ts_2364" class="t s7_2364">ELSE IF (SRC1 = NaN): </span>
<span id="tt_2364" class="t s7_2364">DEST := SRC2 </span>
<span id="tu_2364" class="t s7_2364">ELSE IF (SRC2 = NaN): </span>
<span id="tv_2364" class="t s7_2364">DEST := SRC2 </span>
<span id="tw_2364" class="t s7_2364">ELSE IF (SRC1 &lt; SRC2): </span>
<span id="tx_2364" class="t s7_2364">DEST := SRC1 </span>
<span id="ty_2364" class="t s7_2364">ELSE: </span>
<span id="tz_2364" class="t s7_2364">DEST := SRC2 </span>
<span id="t10_2364" class="t s8_2364">Opcode/ </span>
<span id="t11_2364" class="t s8_2364">Instruction </span>
<span id="t12_2364" class="t s8_2364">Op/ </span>
<span id="t13_2364" class="t s8_2364">En </span>
<span id="t14_2364" class="t s8_2364">64/32 </span>
<span id="t15_2364" class="t s8_2364">bit Mode </span>
<span id="t16_2364" class="t s8_2364">Support </span>
<span id="t17_2364" class="t s8_2364">CPUID Feature </span>
<span id="t18_2364" class="t s8_2364">Flag </span>
<span id="t19_2364" class="t s8_2364">Description </span>
<span id="t1a_2364" class="t s7_2364">EVEX.LLIG.F3.MAP5.W0 5D /r </span>
<span id="t1b_2364" class="t s7_2364">VMINSH xmm1{k1}{z}, xmm2, xmm3/ </span>
<span id="t1c_2364" class="t s7_2364">m16 {sae} </span>
<span id="t1d_2364" class="t s7_2364">A </span><span id="t1e_2364" class="t s7_2364">V/V </span><span id="t1f_2364" class="t s7_2364">AVX512-FP16 </span><span id="t1g_2364" class="t s7_2364">Return the minimum low FP16 value between </span>
<span id="t1h_2364" class="t s7_2364">xmm3/m16 and xmm2. Stores the result in </span>
<span id="t1i_2364" class="t s7_2364">xmm1 subject to writemask k1. Bits 127:16 of </span>
<span id="t1j_2364" class="t s7_2364">xmm2 are copied to xmm1[127:16]. </span>
<span id="t1k_2364" class="t s8_2364">Op/En </span><span id="t1l_2364" class="t s8_2364">Tuple </span><span id="t1m_2364" class="t s8_2364">Operand 1 </span><span id="t1n_2364" class="t s8_2364">Operand 2 </span><span id="t1o_2364" class="t s8_2364">Operand 3 </span><span id="t1p_2364" class="t s8_2364">Operand 4 </span>
<span id="t1q_2364" class="t s7_2364">A </span><span id="t1r_2364" class="t s7_2364">Scalar </span><span id="t1s_2364" class="t s7_2364">ModRM:reg (w) </span><span id="t1t_2364" class="t s7_2364">VEX.vvvv (r) </span><span id="t1u_2364" class="t s7_2364">ModRM:r/m (r) </span><span id="t1v_2364" class="t s7_2364">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
