<profile>

<section name = "Vitis HLS Report for 'Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4'" level="0">
<item name = "Date">Sun Sep  3 07:20:28 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.917 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36866, 36866, 0.369 ms, 0.369 ms, 36866, 36866, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_316_3_VITIS_LOOP_317_4">36864, 36864, 2, 1, 1, 36864, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 123, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 51, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln316_1_fu_98_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln316_fu_110_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln317_fu_174_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln318_fu_168_p2">+, 0, 0, 16, 16, 16</column>
<column name="sub_ln318_fu_158_p2">-, 0, 0, 16, 16, 16</column>
<column name="icmp_ln316_fu_92_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln317_fu_116_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="select_ln316_1_fu_130_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln316_fu_122_p3">select, 0, 0, 12, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_v184_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_v185_load">9, 2, 12, 24</column>
<column name="indvar_flatten6_fu_56">9, 2, 16, 32</column>
<column name="v184_fu_52">9, 2, 4, 8</column>
<column name="v185_fu_48">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln318_reg_223">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten6_fu_56">16, 0, 16, 0</column>
<column name="v184_fu_52">4, 0, 4, 0</column>
<column name="v185_fu_48">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, return value</column>
<column name="v179_address0">out, 16, ap_memory, v179, array</column>
<column name="v179_ce0">out, 1, ap_memory, v179, array</column>
<column name="v179_we0">out, 1, ap_memory, v179, array</column>
<column name="v179_d0">out, 32, ap_memory, v179, array</column>
</table>
</item>
</section>
</profile>
