(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (and (and (bvslt #xb41bd637  bv_4) (or true bool_2)) (bvsgt (bvxor #x38e58a5d  bv_3) (bvmul #x2b62eeb7  #xd9c52f2d ))))
(assert (or (bvsle (bvudiv #x8d5f4c38  #xb64b7b75 ) (bvxor #xe4722fc5  #x0b908532 )) (bvuge (bvand bv_0 bv_2) (bvsmod bv_1 #xba0e6e17 ))))
(assert (bvule (bvsub (bvand #xba4a5a44  bv_4) (bvmul #x25a21d65  #x790b8b82 )) (bvxnor (bvlshr #xe090a653  #x4c6cf069 ) (bvmul #x63f55116  bv_2))))
(assert (bvsge (bvxor (bvsdiv #x206be500  bv_1) (bvshl #xf1432f77  bv_1)) (bvmul (bvsub bv_3 #xdf9bc7a6 ) (bvsub #xce74fe57  bv_1))))
(assert (=> (not (bvsle #x58fe91cb  #xc356fc3f )) (bvsle (bvsrem bv_2 #xff5222f7 ) (bvsub bv_2 #x1da46433 ))))
(check-sat)
(exit)
