INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jtrieloff/pwm_led/pwm_led.sim/sim_1/impl/timing/xsim/top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-311] analyzing module threshset
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
