EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4100 2050 1200 700 
U 5F70D2FD
F0 "Power Supplies" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 4050 3800 1450 1600
U 5F71517B
F0 "Audio Codec" 50
F1 "codec.sch" 50
F2 "SCL" B R 5500 4850 50 
F3 "SDA" B R 5500 4750 50 
F4 "~RST" I R 5500 4650 50 
F5 "ADC_DATA" O R 5500 4050 50 
F6 "LRCK" I R 5500 4350 50 
F7 "BCK" I R 5500 4250 50 
F8 "SCK" I R 5500 4150 50 
F9 "DAC_DATA" I R 5500 4450 50 
F10 "VINL" I L 4050 4650 50 
F11 "VINR" I L 4050 4750 50 
F12 "VOUTL+" O L 4050 4900 50 
F13 "VOUTL-" O L 4050 5000 50 
F14 "VCOM_CODEC" O L 4050 4450 50 
F15 "VOUTR+" O L 4050 5150 50 
F16 "VOUTR-" O L 4050 5250 50 
$EndSheet
Wire Wire Line
	5500 4050 6100 4050
Wire Wire Line
	5500 4150 6100 4150
Wire Wire Line
	5500 4250 6100 4250
Wire Wire Line
	5500 4350 6100 4350
Wire Wire Line
	6100 4450 5500 4450
Wire Wire Line
	5500 4750 6100 4750
Wire Wire Line
	6100 4850 5500 4850
Wire Wire Line
	5500 4650 6100 4650
$Sheet
S 2800 3800 650  1600
U 5FC20EF1
F0 "Analogue" 50
F1 "analogue.sch" 50
F2 "G_DET" O R 3450 3950 50 
F3 "PRE_IN_DET" O R 3450 4050 50 
F4 "VCOM_CODEC" I R 3450 4450 50 
F5 "VINL" O R 3450 4650 50 
F6 "VINR" O R 3450 4750 50 
F7 "VOUTL+" I R 3450 4900 50 
F8 "VOUTL-" I R 3450 5000 50 
F9 "VOUTR+" I R 3450 5150 50 
F10 "VOUTR-" I R 3450 5250 50 
F11 "PRE_OUT_DET" O R 3450 4150 50 
F12 "AMP_DET" O R 3450 4250 50 
$EndSheet
Wire Wire Line
	3450 5250 4050 5250
Wire Wire Line
	3450 5150 4050 5150
Wire Wire Line
	3450 5000 4050 5000
Wire Wire Line
	3450 4900 4050 4900
Wire Wire Line
	3450 4750 4050 4750
Wire Wire Line
	3450 4650 4050 4650
Wire Wire Line
	3450 4450 4050 4450
Wire Wire Line
	3450 3950 3550 3950
Wire Wire Line
	3550 3950 3550 3450
Wire Wire Line
	3550 3450 6000 3450
Wire Wire Line
	6000 3450 6000 3600
Wire Wire Line
	5900 3700 5900 3500
Wire Wire Line
	5900 3500 3650 3500
Wire Wire Line
	3650 3500 3650 4050
Wire Wire Line
	3650 4050 3450 4050
Wire Wire Line
	5800 3800 5800 3550
Wire Wire Line
	5800 3550 3750 3550
Wire Wire Line
	3750 3550 3750 4150
Wire Wire Line
	3750 4150 3450 4150
Wire Wire Line
	3450 4250 3850 4250
Wire Wire Line
	3850 4250 3850 3600
Wire Wire Line
	3850 3600 5700 3600
Wire Wire Line
	5700 3600 5700 3900
$Sheet
S 6100 3450 650  1550
U 5F70B353
F0 "ESP32" 50
F1 "esp.sch" 50
F2 "ADC_DATA" I L 6100 4050 50 
F3 "SCK" O L 6100 4150 50 
F4 "BCK" O L 6100 4250 50 
F5 "LRCK" O L 6100 4350 50 
F6 "DAC_DATA" O L 6100 4450 50 
F7 "SCL" T L 6100 4850 50 
F8 "SDA" T L 6100 4750 50 
F9 "~CODEC_RST" O L 6100 4650 50 
F10 "AMP_DET" I L 6100 3900 50 
F11 "PRE_IN_DET" I L 6100 3700 50 
F12 "PRE_OUT_DET" I L 6100 3800 50 
F13 "G_DET" I L 6100 3600 50 
$EndSheet
Wire Wire Line
	6000 3600 6100 3600
Wire Wire Line
	5900 3700 6100 3700
Wire Wire Line
	5800 3800 6100 3800
Wire Wire Line
	5700 3900 6100 3900
$EndSCHEMATC
