<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.test.test_operand_collector API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.test.test_operand_collector</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">#!/usr/bin/env python3

import unittest
import logging
import simpy
import tempfile
import os

import program.prog_api as prog_api
import config.config_api as config_api

from simulator.register_file import RegisterFile
from simulator.register_file_utility import RegFileOperandIOInterface, \
    OperandWriteReq
from simulator.operand_collector import OperandCollector
from simulator.alu import ArithmeticLogicUnit
from simulator.subcore_table import DepTable, RegTrackTable
from simulator.instr_instance import InstrEntry


class FakeSubCore():
    &#34;&#34;&#34;This class is only for testing purpose.
    &#34;&#34;&#34;
    def __init__(self, env, config, log, clock_unit, reg_file, 
                 rf_io_interface, warp_id):
        self.env = env
        self.config = config
        self.log = log
        self.clock_unit = clock_unit
        self.alignment = self.config[&#34;data_path_unit_size&#34;] \
            * self.config[&#34;num_threads_per_warp&#34;]
        self.reg_file = reg_file
        self.rf_io_interface = rf_io_interface
        self.warp_id = warp_id
        self.writeback_buffer = simpy.Store(
            self.env, capacity=self.config[&#34;subcore_writeback_buffer_size&#34;]
        )

        self.reset()
        self.env.process(self._commit())

    def _commit(self):
        while True:
            instr_entry = yield self.writeback_buffer.get()
            instr = instr_entry.instr
            simt_mask = instr_entry.simt_mask
            
            for i in range(len(instr.dst_operands)):
                dst_op = instr.dst_operands[i]
                reg_addr, reg_size = self.get_subcore_reg_addr(
                    dst_op.reg_prefix, dst_op.reg_index, instr_entry.warp_id
                )
                if simt_mask &gt; 0:
                    # Write results back to register file
                    operand_write_req = OperandWriteReq(
                        base_reg_addr=reg_addr,
                        total_reg_size=reg_size,
                        simt_mask=simt_mask,
                        data=instr_entry.dst_values[i]
                    )
                    # assume using the fisr queue
                    yield self.rf_io_interface\
                        .write_req_queue[0].put(operand_write_req)

                    _ = yield self.rf_io_interface.write_resp_queue.get(
                        lambda x: (x.base_reg_addr == reg_addr
                                   and x.total_reg_size == reg_size)
                    )
                
                # Release the dependency in the dependency table
                self.dep_table.entry[self.warp_id]\
                    .decrease_write(dst_op.op_str)
                # Update register tracking table
                # TODO: support near-bank writeback
                self.reg_track_table.entry[self.warp_id].write_update(
                    op_str=dst_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )

            self.instr_complete[instr_entry.pc] = True

    def get_subcore_reg_addr(self, reg_prefix, reg_index, warp_id):
        # for testing
        # here we don&#39;t distinguish register prefix..
        assert warp_id == self.warp_id
        reg_addr = self.alignment * reg_index
        if reg_prefix == &#34;%f&#34;:
            reg_size = 128
        elif reg_prefix == &#34;%p&#34;:
            reg_size = 32
        else:
            assert False
        return (reg_addr, reg_size)

    def get_special_reg_value(self, reg_name, warp_id):
        # for testing
        assert warp_id == self.warp_id
        return 0

    def get_param_value(self, param_name, warp_id):
        # for testing
        assert warp_id == self.warp_id
        return 0

    def reset(self):
        self.dep_table = DepTable(config=self.config, log=self.log)
        self.reg_track_table = RegTrackTable(
            config=self.config,
            log=self.log,
            reg_file=self.reg_file
        )
        self.instr_complete = {}


class TestOperandCollector(unittest.TestCase):

    def setUp(self):
        # create a temporary ptx file
        self.curr_dir = os.path.dirname(os.path.realpath(__file__))
        self.proj_dir = os.path.dirname(os.path.dirname(self.curr_dir))
        _, self.ptx_file = tempfile.mkstemp(suffix=&#34;.ptx&#34;, dir=self.curr_dir)
        
        # load hardware configuration
        self.config = config_api.load_hardware_config()
        # current allocation requires certain register file address mapping
        self.assertEqual(self.config[&#34;reg_file_addr_map&#34;], 
                         &#34;reg_file_addr_map_1&#34;)
        # setup required environment components
        self.env = simpy.Environment()
        self.core_clock_unit = (self.config[&#34;sim_clock_freq&#34;]
                                // self.config[&#34;core_clock_freq&#34;])
        # setup logger
        logging_level = logging.ERROR
        logger = logging.getLogger(__name__)
        logger.setLevel(logging_level)
        ch = logging.StreamHandler()
        ch.setLevel(logging_level)
        logger.addHandler(ch)
        self.log = logger

        # initialize register file
        self.fb_reg_file = RegisterFile(
            env=self.env,
            log=logger,
            config=self.config,
            clock_unit=self.core_clock_unit,
            reg_file_type=&#34;far-bank&#34;
        )

        self.rf_io_interface = RegFileOperandIOInterface(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            reg_file=self.fb_reg_file,
            interface_type=&#34;far-bank&#34;
        )

        # assume a warp_id
        warp_id = 0
        # a fake subcore for testing
        self.subcore = FakeSubCore(
            env=self.env,
            config=self.config,
            log=self.log,
            clock_unit=self.core_clock_unit,
            reg_file=self.fb_reg_file,
            rf_io_interface=self.rf_io_interface,
            warp_id=warp_id
        )

        # a fake execution unit for testing
        self.alu = ArithmeticLogicUnit(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            backend=self.subcore,
            alu_type=&#34;far-bank&#34;
        )
        self.opc_alu = OperandCollector(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            backend=self.subcore,
            regfile_io_interface=self.rf_io_interface,
            execution_unit=self.alu,
            opc_type=&#34;fb_alu&#34;
        )
        
        return
    
    def tearDown(self):
        os.remove(self.ptx_file)
    
    def test_single_instruction_no_pred(self):
        # Print out a simple kernel with registers allocated and an instruction
        # NOTE: this kernel is for testing only
        with open(self.ptx_file, &#34;w&#34;) as f:
            print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
            print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
            print(&#34;)&#34;, file=f)
            print(&#34;{&#34;, file=f)
            print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
            print(&#34;\t add.f32\t %f3 %f2 %f1;&#34;, file=f)
            print(&#34;}&#34;, file=f)
        
        kernel_list = prog_api.load_kernel(self.ptx_file)
        self.assertEqual(len(kernel_list), 1)
        kernel = kernel_list[0]
        self.assertEqual(len(kernel.arg_list), 1)
        self.assertEqual(len(kernel.instr_list), 1)
        kernel.init_instr_latency(self.config)

        # extract the instruction
        instr = kernel.instr_list[0]

        # update dependency info
        src_ops = []
        dst_ops = []
        if &#34;pred_reg&#34; in instr.metadata:
            src_ops.append(instr.metadata[&#34;pred_reg&#34;])
        for each_op in instr.src_operands:
            if each_op.isreg():
                src_ops.append(each_op)
        for each_op in instr.dst_operands:
            if each_op.isreg():
                dst_ops.append(each_op)

        for each_op in src_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_read(each_op.op_str)

        for each_op in dst_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_write(each_op.op_str)
        
        # pre-set register tracking table
        # for testing only
        for each_op in src_ops:
            reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
                each_op.reg_prefix,
                each_op.reg_index,
                self.subcore.warp_id
            )
            # Update register tracking table
            # TODO: support near-bank writeback
            self.subcore.reg_track_table\
                .entry[self.subcore.warp_id]\
                .write_update(
                    op_str=each_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        
        assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
        instr.set_latency(self.config)
        # compose instruction entry
        simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
        simt_mask = int(simt_mask_str, 2)
        instr_entry = InstrEntry(
            log=self.log,
            config=self.config,
            instr=instr,
            simt_mask=simt_mask,
            pc=0,
            subcore_id=0,
            warp_id=self.subcore.warp_id
        )
        self.opc_alu.instr_entry_queue.put(instr_entry)
        # assume we use the first operand collector unit
        self.subcore.instr_complete[instr_entry.pc] = False

        # start simulation
        self.env.run()
        # check result
        self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
        for each_op in src_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .read_dict[each_op.op_str], 0)
        for each_op in dst_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .write_dict[each_op.op_str], 0)
        self.subcore.reset()
    
    def test_single_instruction_pred(self):
        # Print out a simple kernel with registers allocated and an instruction
        # NOTE: this kernel is for testing only
        with open(self.ptx_file, &#34;w&#34;) as f:
            print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
            print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
            print(&#34;)&#34;, file=f)
            print(&#34;{&#34;, file=f)
            print(&#34;\t .reg .pred\t %p&lt;10&gt;;&#34;, file=f)
            print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
            print(&#34;\t @%p1 add.f32\t %f4 %f3 %f2;&#34;, file=f)
            print(&#34;}&#34;, file=f)

        kernel_list = prog_api.load_kernel(self.ptx_file)
        self.assertEqual(len(kernel_list), 1)
        kernel = kernel_list[0]
        self.assertEqual(len(kernel.arg_list), 1)
        self.assertEqual(len(kernel.instr_list), 1)

        # extract the instruction
        instr = kernel.instr_list[0]

        src_ops = []
        dst_ops = []
        if &#34;pred_reg&#34; in instr.metadata:
            src_ops.append(instr.metadata[&#34;pred_reg&#34;])
        for each_op in instr.src_operands:
            if each_op.isreg():
                src_ops.append(each_op)
        for each_op in instr.dst_operands:
            if each_op.isreg():
                dst_ops.append(each_op)

        for each_op in src_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_read(each_op.op_str)

        for each_op in dst_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_write(each_op.op_str)

        # pre-set register tracking table
        # for testing only
        for each_op in src_ops:
            reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
                each_op.reg_prefix,
                each_op.reg_index,
                self.subcore.warp_id
            )
            # Update register tracking table
            # TODO: support near-bank writeback
            self.subcore.reg_track_table\
                .entry[self.subcore.warp_id]\
                .write_update(
                    op_str=each_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )

        assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
        instr.set_latency(self.config)
        # compose instruction entry
        simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
        simt_mask = int(simt_mask_str, 2)
        instr_entry = InstrEntry(
            log=self.log,
            config=self.config,
            instr=instr,
            simt_mask=simt_mask,
            pc=0,
            subcore_id=0,
            warp_id=self.subcore.warp_id
        )
        
        self.opc_alu.instr_entry_queue.put(instr_entry)
        # assume we use the first operand collector unit
        self.subcore.instr_complete[instr_entry.pc] = False
        
        # start simulation
        self.env.run()
        # check result
        self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
        for each_op in src_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .read_dict[each_op.op_str], 0)
        for each_op in dst_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .write_dict[each_op.op_str], 0)
        self.subcore.reset()


if __name__ == &#34;__main__&#34;:
    unittest.main()</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.test.test_operand_collector.FakeSubCore"><code class="flex name class">
<span>class <span class="ident">FakeSubCore</span></span>
<span>(</span><span>env, config, log, clock_unit, reg_file, rf_io_interface, warp_id)</span>
</code></dt>
<dd>
<div class="desc"><p>This class is only for testing purpose.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class FakeSubCore():
    &#34;&#34;&#34;This class is only for testing purpose.
    &#34;&#34;&#34;
    def __init__(self, env, config, log, clock_unit, reg_file, 
                 rf_io_interface, warp_id):
        self.env = env
        self.config = config
        self.log = log
        self.clock_unit = clock_unit
        self.alignment = self.config[&#34;data_path_unit_size&#34;] \
            * self.config[&#34;num_threads_per_warp&#34;]
        self.reg_file = reg_file
        self.rf_io_interface = rf_io_interface
        self.warp_id = warp_id
        self.writeback_buffer = simpy.Store(
            self.env, capacity=self.config[&#34;subcore_writeback_buffer_size&#34;]
        )

        self.reset()
        self.env.process(self._commit())

    def _commit(self):
        while True:
            instr_entry = yield self.writeback_buffer.get()
            instr = instr_entry.instr
            simt_mask = instr_entry.simt_mask
            
            for i in range(len(instr.dst_operands)):
                dst_op = instr.dst_operands[i]
                reg_addr, reg_size = self.get_subcore_reg_addr(
                    dst_op.reg_prefix, dst_op.reg_index, instr_entry.warp_id
                )
                if simt_mask &gt; 0:
                    # Write results back to register file
                    operand_write_req = OperandWriteReq(
                        base_reg_addr=reg_addr,
                        total_reg_size=reg_size,
                        simt_mask=simt_mask,
                        data=instr_entry.dst_values[i]
                    )
                    # assume using the fisr queue
                    yield self.rf_io_interface\
                        .write_req_queue[0].put(operand_write_req)

                    _ = yield self.rf_io_interface.write_resp_queue.get(
                        lambda x: (x.base_reg_addr == reg_addr
                                   and x.total_reg_size == reg_size)
                    )
                
                # Release the dependency in the dependency table
                self.dep_table.entry[self.warp_id]\
                    .decrease_write(dst_op.op_str)
                # Update register tracking table
                # TODO: support near-bank writeback
                self.reg_track_table.entry[self.warp_id].write_update(
                    op_str=dst_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )

            self.instr_complete[instr_entry.pc] = True

    def get_subcore_reg_addr(self, reg_prefix, reg_index, warp_id):
        # for testing
        # here we don&#39;t distinguish register prefix..
        assert warp_id == self.warp_id
        reg_addr = self.alignment * reg_index
        if reg_prefix == &#34;%f&#34;:
            reg_size = 128
        elif reg_prefix == &#34;%p&#34;:
            reg_size = 32
        else:
            assert False
        return (reg_addr, reg_size)

    def get_special_reg_value(self, reg_name, warp_id):
        # for testing
        assert warp_id == self.warp_id
        return 0

    def get_param_value(self, param_name, warp_id):
        # for testing
        assert warp_id == self.warp_id
        return 0

    def reset(self):
        self.dep_table = DepTable(config=self.config, log=self.log)
        self.reg_track_table = RegTrackTable(
            config=self.config,
            log=self.log,
            reg_file=self.reg_file
        )
        self.instr_complete = {}</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="simulator.test.test_operand_collector.FakeSubCore.get_param_value"><code class="name flex">
<span>def <span class="ident">get_param_value</span></span>(<span>self, param_name, warp_id)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_param_value(self, param_name, warp_id):
    # for testing
    assert warp_id == self.warp_id
    return 0</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.FakeSubCore.get_special_reg_value"><code class="name flex">
<span>def <span class="ident">get_special_reg_value</span></span>(<span>self, reg_name, warp_id)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_special_reg_value(self, reg_name, warp_id):
    # for testing
    assert warp_id == self.warp_id
    return 0</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.FakeSubCore.get_subcore_reg_addr"><code class="name flex">
<span>def <span class="ident">get_subcore_reg_addr</span></span>(<span>self, reg_prefix, reg_index, warp_id)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_subcore_reg_addr(self, reg_prefix, reg_index, warp_id):
    # for testing
    # here we don&#39;t distinguish register prefix..
    assert warp_id == self.warp_id
    reg_addr = self.alignment * reg_index
    if reg_prefix == &#34;%f&#34;:
        reg_size = 128
    elif reg_prefix == &#34;%p&#34;:
        reg_size = 32
    else:
        assert False
    return (reg_addr, reg_size)</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.FakeSubCore.reset"><code class="name flex">
<span>def <span class="ident">reset</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def reset(self):
    self.dep_table = DepTable(config=self.config, log=self.log)
    self.reg_track_table = RegTrackTable(
        config=self.config,
        log=self.log,
        reg_file=self.reg_file
    )
    self.instr_complete = {}</code></pre>
</details>
</dd>
</dl>
</dd>
<dt id="simulator.test.test_operand_collector.TestOperandCollector"><code class="flex name class">
<span>class <span class="ident">TestOperandCollector</span></span>
<span>(</span><span>methodName='runTest')</span>
</code></dt>
<dd>
<div class="desc"><p>A class whose instances are single test cases.</p>
<p>By default, the test code itself should be placed in a method named
'runTest'.</p>
<p>If the fixture may be used for many test cases, create as
many test methods as are needed. When instantiating such a TestCase
subclass, specify in the constructor arguments the name of the test method
that the instance is to execute.</p>
<p>Test authors should subclass TestCase for their own tests. Construction
and deconstruction of the test's environment ('fixture') can be
implemented by overriding the 'setUp' and 'tearDown' methods respectively.</p>
<p>If it is necessary to override the <strong>init</strong> method, the base class
<strong>init</strong> method must always be called. It is important that subclasses
should not change the signature of their <strong>init</strong> method, since instances
of the classes are instantiated automatically by parts of the framework
in order to be run.</p>
<p>When subclassing TestCase, you can set these attributes:
* failureException: determines which exception will be raised when
the instance's assertion methods fail; test methods raising this
exception will be deemed to have 'failed' rather than 'errored'.
* longMessage: determines whether long messages (including repr of
objects used in assert methods) will be printed on failure in <em>addition</em>
to any explicit message passed.
* maxDiff: sets the maximum length of a diff in failure messages
by assert methods using difflib. It is looked up as an instance
attribute so can be configured by individual tests if required.</p>
<p>Create an instance of the class that will use the named test
method when executed. Raises a ValueError if the instance does
not have a method with the specified name.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class TestOperandCollector(unittest.TestCase):

    def setUp(self):
        # create a temporary ptx file
        self.curr_dir = os.path.dirname(os.path.realpath(__file__))
        self.proj_dir = os.path.dirname(os.path.dirname(self.curr_dir))
        _, self.ptx_file = tempfile.mkstemp(suffix=&#34;.ptx&#34;, dir=self.curr_dir)
        
        # load hardware configuration
        self.config = config_api.load_hardware_config()
        # current allocation requires certain register file address mapping
        self.assertEqual(self.config[&#34;reg_file_addr_map&#34;], 
                         &#34;reg_file_addr_map_1&#34;)
        # setup required environment components
        self.env = simpy.Environment()
        self.core_clock_unit = (self.config[&#34;sim_clock_freq&#34;]
                                // self.config[&#34;core_clock_freq&#34;])
        # setup logger
        logging_level = logging.ERROR
        logger = logging.getLogger(__name__)
        logger.setLevel(logging_level)
        ch = logging.StreamHandler()
        ch.setLevel(logging_level)
        logger.addHandler(ch)
        self.log = logger

        # initialize register file
        self.fb_reg_file = RegisterFile(
            env=self.env,
            log=logger,
            config=self.config,
            clock_unit=self.core_clock_unit,
            reg_file_type=&#34;far-bank&#34;
        )

        self.rf_io_interface = RegFileOperandIOInterface(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            reg_file=self.fb_reg_file,
            interface_type=&#34;far-bank&#34;
        )

        # assume a warp_id
        warp_id = 0
        # a fake subcore for testing
        self.subcore = FakeSubCore(
            env=self.env,
            config=self.config,
            log=self.log,
            clock_unit=self.core_clock_unit,
            reg_file=self.fb_reg_file,
            rf_io_interface=self.rf_io_interface,
            warp_id=warp_id
        )

        # a fake execution unit for testing
        self.alu = ArithmeticLogicUnit(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            backend=self.subcore,
            alu_type=&#34;far-bank&#34;
        )
        self.opc_alu = OperandCollector(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.core_clock_unit,
            backend=self.subcore,
            regfile_io_interface=self.rf_io_interface,
            execution_unit=self.alu,
            opc_type=&#34;fb_alu&#34;
        )
        
        return
    
    def tearDown(self):
        os.remove(self.ptx_file)
    
    def test_single_instruction_no_pred(self):
        # Print out a simple kernel with registers allocated and an instruction
        # NOTE: this kernel is for testing only
        with open(self.ptx_file, &#34;w&#34;) as f:
            print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
            print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
            print(&#34;)&#34;, file=f)
            print(&#34;{&#34;, file=f)
            print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
            print(&#34;\t add.f32\t %f3 %f2 %f1;&#34;, file=f)
            print(&#34;}&#34;, file=f)
        
        kernel_list = prog_api.load_kernel(self.ptx_file)
        self.assertEqual(len(kernel_list), 1)
        kernel = kernel_list[0]
        self.assertEqual(len(kernel.arg_list), 1)
        self.assertEqual(len(kernel.instr_list), 1)
        kernel.init_instr_latency(self.config)

        # extract the instruction
        instr = kernel.instr_list[0]

        # update dependency info
        src_ops = []
        dst_ops = []
        if &#34;pred_reg&#34; in instr.metadata:
            src_ops.append(instr.metadata[&#34;pred_reg&#34;])
        for each_op in instr.src_operands:
            if each_op.isreg():
                src_ops.append(each_op)
        for each_op in instr.dst_operands:
            if each_op.isreg():
                dst_ops.append(each_op)

        for each_op in src_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_read(each_op.op_str)

        for each_op in dst_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_write(each_op.op_str)
        
        # pre-set register tracking table
        # for testing only
        for each_op in src_ops:
            reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
                each_op.reg_prefix,
                each_op.reg_index,
                self.subcore.warp_id
            )
            # Update register tracking table
            # TODO: support near-bank writeback
            self.subcore.reg_track_table\
                .entry[self.subcore.warp_id]\
                .write_update(
                    op_str=each_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )
        
        assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
        instr.set_latency(self.config)
        # compose instruction entry
        simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
        simt_mask = int(simt_mask_str, 2)
        instr_entry = InstrEntry(
            log=self.log,
            config=self.config,
            instr=instr,
            simt_mask=simt_mask,
            pc=0,
            subcore_id=0,
            warp_id=self.subcore.warp_id
        )
        self.opc_alu.instr_entry_queue.put(instr_entry)
        # assume we use the first operand collector unit
        self.subcore.instr_complete[instr_entry.pc] = False

        # start simulation
        self.env.run()
        # check result
        self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
        for each_op in src_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .read_dict[each_op.op_str], 0)
        for each_op in dst_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .write_dict[each_op.op_str], 0)
        self.subcore.reset()
    
    def test_single_instruction_pred(self):
        # Print out a simple kernel with registers allocated and an instruction
        # NOTE: this kernel is for testing only
        with open(self.ptx_file, &#34;w&#34;) as f:
            print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
            print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
            print(&#34;)&#34;, file=f)
            print(&#34;{&#34;, file=f)
            print(&#34;\t .reg .pred\t %p&lt;10&gt;;&#34;, file=f)
            print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
            print(&#34;\t @%p1 add.f32\t %f4 %f3 %f2;&#34;, file=f)
            print(&#34;}&#34;, file=f)

        kernel_list = prog_api.load_kernel(self.ptx_file)
        self.assertEqual(len(kernel_list), 1)
        kernel = kernel_list[0]
        self.assertEqual(len(kernel.arg_list), 1)
        self.assertEqual(len(kernel.instr_list), 1)

        # extract the instruction
        instr = kernel.instr_list[0]

        src_ops = []
        dst_ops = []
        if &#34;pred_reg&#34; in instr.metadata:
            src_ops.append(instr.metadata[&#34;pred_reg&#34;])
        for each_op in instr.src_operands:
            if each_op.isreg():
                src_ops.append(each_op)
        for each_op in instr.dst_operands:
            if each_op.isreg():
                dst_ops.append(each_op)

        for each_op in src_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_read(each_op.op_str)

        for each_op in dst_ops:
            self.subcore.dep_table.entry[self.subcore.warp_id]\
                .increase_write(each_op.op_str)

        # pre-set register tracking table
        # for testing only
        for each_op in src_ops:
            reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
                each_op.reg_prefix,
                each_op.reg_index,
                self.subcore.warp_id
            )
            # Update register tracking table
            # TODO: support near-bank writeback
            self.subcore.reg_track_table\
                .entry[self.subcore.warp_id]\
                .write_update(
                    op_str=each_op.op_str,
                    reg_file_type=&#34;far-bank&#34;
                )

        assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
        instr.set_latency(self.config)
        # compose instruction entry
        simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
        simt_mask = int(simt_mask_str, 2)
        instr_entry = InstrEntry(
            log=self.log,
            config=self.config,
            instr=instr,
            simt_mask=simt_mask,
            pc=0,
            subcore_id=0,
            warp_id=self.subcore.warp_id
        )
        
        self.opc_alu.instr_entry_queue.put(instr_entry)
        # assume we use the first operand collector unit
        self.subcore.instr_complete[instr_entry.pc] = False
        
        # start simulation
        self.env.run()
        # check result
        self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
        for each_op in src_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .read_dict[each_op.op_str], 0)
        for each_op in dst_ops:
            self.assertEqual(self.subcore.dep_table
                             .entry[self.subcore.warp_id]
                             .write_dict[each_op.op_str], 0)
        self.subcore.reset()</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li>unittest.case.TestCase</li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="simulator.test.test_operand_collector.TestOperandCollector.setUp"><code class="name flex">
<span>def <span class="ident">setUp</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Hook method for setting up the test fixture before exercising it.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def setUp(self):
    # create a temporary ptx file
    self.curr_dir = os.path.dirname(os.path.realpath(__file__))
    self.proj_dir = os.path.dirname(os.path.dirname(self.curr_dir))
    _, self.ptx_file = tempfile.mkstemp(suffix=&#34;.ptx&#34;, dir=self.curr_dir)
    
    # load hardware configuration
    self.config = config_api.load_hardware_config()
    # current allocation requires certain register file address mapping
    self.assertEqual(self.config[&#34;reg_file_addr_map&#34;], 
                     &#34;reg_file_addr_map_1&#34;)
    # setup required environment components
    self.env = simpy.Environment()
    self.core_clock_unit = (self.config[&#34;sim_clock_freq&#34;]
                            // self.config[&#34;core_clock_freq&#34;])
    # setup logger
    logging_level = logging.ERROR
    logger = logging.getLogger(__name__)
    logger.setLevel(logging_level)
    ch = logging.StreamHandler()
    ch.setLevel(logging_level)
    logger.addHandler(ch)
    self.log = logger

    # initialize register file
    self.fb_reg_file = RegisterFile(
        env=self.env,
        log=logger,
        config=self.config,
        clock_unit=self.core_clock_unit,
        reg_file_type=&#34;far-bank&#34;
    )

    self.rf_io_interface = RegFileOperandIOInterface(
        env=self.env,
        log=self.log,
        config=self.config,
        clock_unit=self.core_clock_unit,
        reg_file=self.fb_reg_file,
        interface_type=&#34;far-bank&#34;
    )

    # assume a warp_id
    warp_id = 0
    # a fake subcore for testing
    self.subcore = FakeSubCore(
        env=self.env,
        config=self.config,
        log=self.log,
        clock_unit=self.core_clock_unit,
        reg_file=self.fb_reg_file,
        rf_io_interface=self.rf_io_interface,
        warp_id=warp_id
    )

    # a fake execution unit for testing
    self.alu = ArithmeticLogicUnit(
        env=self.env,
        log=self.log,
        config=self.config,
        clock_unit=self.core_clock_unit,
        backend=self.subcore,
        alu_type=&#34;far-bank&#34;
    )
    self.opc_alu = OperandCollector(
        env=self.env,
        log=self.log,
        config=self.config,
        clock_unit=self.core_clock_unit,
        backend=self.subcore,
        regfile_io_interface=self.rf_io_interface,
        execution_unit=self.alu,
        opc_type=&#34;fb_alu&#34;
    )
    
    return</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.TestOperandCollector.tearDown"><code class="name flex">
<span>def <span class="ident">tearDown</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"><p>Hook method for deconstructing the test fixture after testing it.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def tearDown(self):
    os.remove(self.ptx_file)</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_no_pred"><code class="name flex">
<span>def <span class="ident">test_single_instruction_no_pred</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_single_instruction_no_pred(self):
    # Print out a simple kernel with registers allocated and an instruction
    # NOTE: this kernel is for testing only
    with open(self.ptx_file, &#34;w&#34;) as f:
        print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
        print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
        print(&#34;)&#34;, file=f)
        print(&#34;{&#34;, file=f)
        print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
        print(&#34;\t add.f32\t %f3 %f2 %f1;&#34;, file=f)
        print(&#34;}&#34;, file=f)
    
    kernel_list = prog_api.load_kernel(self.ptx_file)
    self.assertEqual(len(kernel_list), 1)
    kernel = kernel_list[0]
    self.assertEqual(len(kernel.arg_list), 1)
    self.assertEqual(len(kernel.instr_list), 1)
    kernel.init_instr_latency(self.config)

    # extract the instruction
    instr = kernel.instr_list[0]

    # update dependency info
    src_ops = []
    dst_ops = []
    if &#34;pred_reg&#34; in instr.metadata:
        src_ops.append(instr.metadata[&#34;pred_reg&#34;])
    for each_op in instr.src_operands:
        if each_op.isreg():
            src_ops.append(each_op)
    for each_op in instr.dst_operands:
        if each_op.isreg():
            dst_ops.append(each_op)

    for each_op in src_ops:
        self.subcore.dep_table.entry[self.subcore.warp_id]\
            .increase_read(each_op.op_str)

    for each_op in dst_ops:
        self.subcore.dep_table.entry[self.subcore.warp_id]\
            .increase_write(each_op.op_str)
    
    # pre-set register tracking table
    # for testing only
    for each_op in src_ops:
        reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
            each_op.reg_prefix,
            each_op.reg_index,
            self.subcore.warp_id
        )
        # Update register tracking table
        # TODO: support near-bank writeback
        self.subcore.reg_track_table\
            .entry[self.subcore.warp_id]\
            .write_update(
                op_str=each_op.op_str,
                reg_file_type=&#34;far-bank&#34;
            )
    
    assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
    instr.set_latency(self.config)
    # compose instruction entry
    simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
    simt_mask = int(simt_mask_str, 2)
    instr_entry = InstrEntry(
        log=self.log,
        config=self.config,
        instr=instr,
        simt_mask=simt_mask,
        pc=0,
        subcore_id=0,
        warp_id=self.subcore.warp_id
    )
    self.opc_alu.instr_entry_queue.put(instr_entry)
    # assume we use the first operand collector unit
    self.subcore.instr_complete[instr_entry.pc] = False

    # start simulation
    self.env.run()
    # check result
    self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
    for each_op in src_ops:
        self.assertEqual(self.subcore.dep_table
                         .entry[self.subcore.warp_id]
                         .read_dict[each_op.op_str], 0)
    for each_op in dst_ops:
        self.assertEqual(self.subcore.dep_table
                         .entry[self.subcore.warp_id]
                         .write_dict[each_op.op_str], 0)
    self.subcore.reset()</code></pre>
</details>
</dd>
<dt id="simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_pred"><code class="name flex">
<span>def <span class="ident">test_single_instruction_pred</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_single_instruction_pred(self):
    # Print out a simple kernel with registers allocated and an instruction
    # NOTE: this kernel is for testing only
    with open(self.ptx_file, &#34;w&#34;) as f:
        print(&#34;.visible .entry _Z9Kernel(&#34;, file=f)
        print(&#34;\t .param .u32 _Z9_param_0&#34;, file=f)
        print(&#34;)&#34;, file=f)
        print(&#34;{&#34;, file=f)
        print(&#34;\t .reg .pred\t %p&lt;10&gt;;&#34;, file=f)
        print(&#34;\t .reg .f32\t %f&lt;31&gt;;&#34;, file=f)
        print(&#34;\t @%p1 add.f32\t %f4 %f3 %f2;&#34;, file=f)
        print(&#34;}&#34;, file=f)

    kernel_list = prog_api.load_kernel(self.ptx_file)
    self.assertEqual(len(kernel_list), 1)
    kernel = kernel_list[0]
    self.assertEqual(len(kernel.arg_list), 1)
    self.assertEqual(len(kernel.instr_list), 1)

    # extract the instruction
    instr = kernel.instr_list[0]

    src_ops = []
    dst_ops = []
    if &#34;pred_reg&#34; in instr.metadata:
        src_ops.append(instr.metadata[&#34;pred_reg&#34;])
    for each_op in instr.src_operands:
        if each_op.isreg():
            src_ops.append(each_op)
    for each_op in instr.dst_operands:
        if each_op.isreg():
            dst_ops.append(each_op)

    for each_op in src_ops:
        self.subcore.dep_table.entry[self.subcore.warp_id]\
            .increase_read(each_op.op_str)

    for each_op in dst_ops:
        self.subcore.dep_table.entry[self.subcore.warp_id]\
            .increase_write(each_op.op_str)

    # pre-set register tracking table
    # for testing only
    for each_op in src_ops:
        reg_addr, reg_size = self.subcore.get_subcore_reg_addr(
            each_op.reg_prefix,
            each_op.reg_index,
            self.subcore.warp_id
        )
        # Update register tracking table
        # TODO: support near-bank writeback
        self.subcore.reg_track_table\
            .entry[self.subcore.warp_id]\
            .write_update(
                op_str=each_op.op_str,
                reg_file_type=&#34;far-bank&#34;
            )

    assert instr.opcode.split(&#34;.&#34;)[0] in self.config[&#34;alu_instr&#34;]
    instr.set_latency(self.config)
    # compose instruction entry
    simt_mask_str = &#34;1&#34; * self.config[&#34;num_threads_per_warp&#34;]
    simt_mask = int(simt_mask_str, 2)
    instr_entry = InstrEntry(
        log=self.log,
        config=self.config,
        instr=instr,
        simt_mask=simt_mask,
        pc=0,
        subcore_id=0,
        warp_id=self.subcore.warp_id
    )
    
    self.opc_alu.instr_entry_queue.put(instr_entry)
    # assume we use the first operand collector unit
    self.subcore.instr_complete[instr_entry.pc] = False
    
    # start simulation
    self.env.run()
    # check result
    self.assertEqual(self.subcore.instr_complete[instr_entry.pc], True)
    for each_op in src_ops:
        self.assertEqual(self.subcore.dep_table
                         .entry[self.subcore.warp_id]
                         .read_dict[each_op.op_str], 0)
    for each_op in dst_ops:
        self.assertEqual(self.subcore.dep_table
                         .entry[self.subcore.warp_id]
                         .write_dict[each_op.op_str], 0)
    self.subcore.reset()</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator.test" href="index.html">simulator.test</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.test.test_operand_collector.FakeSubCore" href="#simulator.test.test_operand_collector.FakeSubCore">FakeSubCore</a></code></h4>
<ul class="">
<li><code><a title="simulator.test.test_operand_collector.FakeSubCore.get_param_value" href="#simulator.test.test_operand_collector.FakeSubCore.get_param_value">get_param_value</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.FakeSubCore.get_special_reg_value" href="#simulator.test.test_operand_collector.FakeSubCore.get_special_reg_value">get_special_reg_value</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.FakeSubCore.get_subcore_reg_addr" href="#simulator.test.test_operand_collector.FakeSubCore.get_subcore_reg_addr">get_subcore_reg_addr</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.FakeSubCore.reset" href="#simulator.test.test_operand_collector.FakeSubCore.reset">reset</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="simulator.test.test_operand_collector.TestOperandCollector" href="#simulator.test.test_operand_collector.TestOperandCollector">TestOperandCollector</a></code></h4>
<ul class="">
<li><code><a title="simulator.test.test_operand_collector.TestOperandCollector.setUp" href="#simulator.test.test_operand_collector.TestOperandCollector.setUp">setUp</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.TestOperandCollector.tearDown" href="#simulator.test.test_operand_collector.TestOperandCollector.tearDown">tearDown</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_no_pred" href="#simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_no_pred">test_single_instruction_no_pred</a></code></li>
<li><code><a title="simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_pred" href="#simulator.test.test_operand_collector.TestOperandCollector.test_single_instruction_pred">test_single_instruction_pred</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>