#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Feb 20 16:50:20 2025
# Process ID: 12624
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.runs/synth_1
# Command line: vivado.exe -log NTT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NTT.tcl
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.runs/synth_1/NTT.vds
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.runs/synth_1\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
source NTT.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 472.543 ; gain = 182.195
Command: read_checkpoint -auto_incremental -incremental C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/utils_1/imports/synth_1/NTT_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/utils_1/imports/synth_1/NTT_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top NTT -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 924.984 ; gain = 439.934
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'NTT_en', assumed default net type 'wire' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:153]
INFO: [Synth 8-6157] synthesizing module 'NTT' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [Synth 8-6157] synthesizing module 'BU' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:1]
INFO: [Synth 8-6157] synthesizing module 'mod_add' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mod_add' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'mod_sub' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mod_sub' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'mod_mul' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'Modular_Reduction' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Modular_Reduction' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mod_mul' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BU' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTR' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_1.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_1.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'RU' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized0' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized0' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized0' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_2.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_2.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized0' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized0' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized0' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized1' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized1' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized1' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_3.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_3.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized1' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (3) of module 'rom__parameterized1' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:349]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized1' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized1' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized2' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized2' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized2' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_4.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_4.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized2' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (4) of module 'rom__parameterized2' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:398]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized2' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized2' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized3' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized3' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized3' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_5.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_5.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized3' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (5) of module 'rom__parameterized3' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:446]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized3' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized3' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized4' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized4' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized4' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 64 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_6.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_6.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized4' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (6) of module 'rom__parameterized4' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:494]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized4' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized4' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-6157] synthesizing module 'CONTR__parameterized5' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
INFO: [Synth 8-6155] done synthesizing module 'CONTR__parameterized5' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom__parameterized5' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter LENGTH bound to: 128 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_7.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/fossu/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_7.txt' is read successfully [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rom__parameterized5' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-689] width (64) of port connection 'addr' does not match port width (7) of module 'rom__parameterized5' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:542]
INFO: [Synth 8-6157] synthesizing module 'RU__parameterized5' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
	Parameter BIT_LEN bound to: 23 - type: integer 
	Parameter depth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RU__parameterized5' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:578]
INFO: [Synth 8-6155] done synthesizing module 'NTT' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
WARNING: [Synth 8-7129] Port MEM_cnt[-1] in module RU__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[4] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[5] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[4] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 559.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 559.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 559.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1044.352 ; gain = 559.301
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   4 Input   35 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 1     
	   6 Input   27 Bit       Adders := 8     
	   2 Input   24 Bit       Adders := 24    
	   3 Input   23 Bit       Adders := 8     
	   2 Input   23 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 254   
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 102   
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: Generating DSP mm/a_mul_b, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
DSP Report: operator mm/a_mul_b is absorbed into DSP mm/a_mul_b.
WARNING: [Synth 8-7129] Port MEM_cnt[-1] in module RU__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[4] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[5] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[4] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[3] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[2] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[1] in module RU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_cnt[0] in module RU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1264.488 ; gain = 779.438
---------------------------------------------------------------------------------
 Sort Area is  mm/a_mul_b_0 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_0 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_3 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_3 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_4 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_4 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_5 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_5 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_6 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_6 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_7 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_7 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_8 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_8 : 0 1 : 1026 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_9 : 0 0 : 3340 4366 : Used 1 time 0
 Sort Area is  mm/a_mul_b_9 : 0 1 : 1026 4366 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | ram        | 2x4           | LUT            | 
|rom         | ram        | 4x9           | LUT            | 
|rom         | ram        | 8x22          | LUT            | 
|rom         | ram        | 16x23         | LUT            | 
|rom         | ram        | 32x23         | LUT            | 
|rom         | ram        | 64x23         | LUT            | 
|rom         | ram        | 128x23        | LUT            | 
|NTT         | p_0_out    | 32x23         | LUT            | 
|NTT         | p_0_out    | 64x23         | LUT            | 
|NTT         | p_0_out    | 128x23        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1264.488 ; gain = 779.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1274.297 ; gain = 789.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|NTT         | RU_1/shift_registers_d[63].shift_reg_d_reg[63][22] | 64     | 23    | YES          | NO                 | YES               | 0      | 46      | 
|NTT         | RU_1/shift_registers_u[63].shift_reg_u_reg[63][22] | 64     | 23    | YES          | NO                 | YES               | 0      | 46      | 
|NTT         | RU_2/shift_registers_d[31].shift_reg_d_reg[31][22] | 32     | 23    | YES          | NO                 | YES               | 0      | 23      | 
|NTT         | RU_2/shift_registers_u[31].shift_reg_u_reg[31][22] | 32     | 23    | YES          | NO                 | YES               | 0      | 23      | 
|NTT         | RU_3/shift_registers_d[15].shift_reg_d_reg[15][22] | 16     | 23    | YES          | NO                 | YES               | 23     | 0       | 
|NTT         | RU_3/shift_registers_u[15].shift_reg_u_reg[15][22] | 16     | 23    | YES          | NO                 | YES               | 23     | 0       | 
|NTT         | RU_4/shift_registers_d[7].shift_reg_d_reg[7][22]   | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|NTT         | RU_4/shift_registers_u[7].shift_reg_u_reg[7][22]   | 8      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|NTT         | RU_5/shift_registers_d[3].shift_reg_d_reg[3][22]   | 4      | 23    | YES          | NO                 | YES               | 23     | 0       | 
|NTT         | RU_5/shift_registers_u[3].shift_reg_u_reg[3][22]   | 4      | 23    | YES          | NO                 | YES               | 23     | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 0      | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 0      | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 0      | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 0      | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mod_mul     | PCIN>>17+A*B | 0      | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   445|
|3     |DSP48E1 |    16|
|4     |LUT1    |   167|
|5     |LUT2    |   954|
|6     |LUT3    |  1061|
|7     |LUT4    |   755|
|8     |LUT5    |  1413|
|9     |LUT6    |   530|
|10    |MUXF7   |     1|
|11    |SRL16E  |   138|
|12    |SRLC32E |   138|
|13    |FDCE    |   566|
|14    |FDPE    |    28|
|15    |FDRE    |   230|
|16    |IBUF    |    50|
|17    |OBUF    |    64|
+------+--------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |  6557|
|2     |  BU_0    |BU                    |   360|
|3     |    ma    |mod_add_31            |    17|
|4     |    mm    |mod_mul_32            |   308|
|5     |      MR  |Modular_Reduction_34  |   306|
|6     |    ms    |mod_sub_33            |    35|
|7     |  BU_1    |BU_0                  |   289|
|8     |    ma    |mod_add_27            |     6|
|9     |    mm    |mod_mul_28            |   273|
|10    |      MR  |Modular_Reduction_30  |   270|
|11    |    ms    |mod_sub_29            |    10|
|12    |  BU_2    |BU_1                  |   288|
|13    |    ma    |mod_add_23            |     6|
|14    |    mm    |mod_mul_24            |   273|
|15    |      MR  |Modular_Reduction_26  |   271|
|16    |    ms    |mod_sub_25            |     9|
|17    |  BU_3    |BU_2                  |   288|
|18    |    ma    |mod_add_19            |     6|
|19    |    mm    |mod_mul_20            |   273|
|20    |      MR  |Modular_Reduction_22  |   271|
|21    |    ms    |mod_sub_21            |     9|
|22    |  BU_4    |BU_3                  |   288|
|23    |    ma    |mod_add_15            |     6|
|24    |    mm    |mod_mul_16            |   273|
|25    |      MR  |Modular_Reduction_18  |   271|
|26    |    ms    |mod_sub_17            |     9|
|27    |  BU_5    |BU_4                  |   288|
|28    |    ma    |mod_add_11            |     6|
|29    |    mm    |mod_mul_12            |   273|
|30    |      MR  |Modular_Reduction_14  |   271|
|31    |    ms    |mod_sub_13            |     9|
|32    |  BU_6    |BU_5                  |   288|
|33    |    ma    |mod_add_7             |     6|
|34    |    mm    |mod_mul_8             |   273|
|35    |      MR  |Modular_Reduction_10  |   271|
|36    |    ms    |mod_sub_9             |     9|
|37    |  BU_7    |BU_6                  |   343|
|38    |    ma    |mod_add               |    17|
|39    |    mm    |mod_mul               |   308|
|40    |      MR  |Modular_Reduction     |   306|
|41    |    ms    |mod_sub               |    18|
|42    |  CONTR_1 |CONTR                 |    38|
|43    |  CONTR_2 |CONTR__parameterized0 |    49|
|44    |  CONTR_3 |CONTR__parameterized1 |    86|
|45    |  CONTR_4 |CONTR__parameterized2 |   106|
|46    |  CONTR_5 |CONTR__parameterized3 |   157|
|47    |  CONTR_6 |CONTR__parameterized4 |   209|
|48    |  CONTR_7 |CONTR__parameterized5 |   375|
|49    |  RU_1    |RU                    |   477|
|50    |  RU_2    |RU__parameterized0    |   442|
|51    |  RU_3    |RU__parameterized1    |   430|
|52    |  RU_4    |RU__parameterized2    |   428|
|53    |  RU_5    |RU__parameterized3    |   428|
|54    |  RU_6    |RU__parameterized4    |   336|
|55    |  RU_7    |RU__parameterized5    |   410|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.137 ; gain = 804.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1301.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1a211894
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.172 ; gain = 879.711
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1357.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.runs/synth_1/NTT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NTT_utilization_synth.rpt -pb NTT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 16:51:26 2025...
