<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sun Mar 17 11:35:40 2013</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.1 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>245112</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>No user information available.</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k325t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg900</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>ec3b7d07522a58858236e4ebdc9209e4</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>29b5cbba5e714dbeb853b6f4f4176c43</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>RedHatEnterpriseWorkstation</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Red Hat Enterprise Linux Workstation release 6.4 (Santiago)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-3770K CPU @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1600.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=2</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Kintex-7 KC705 Evaluation Platform</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>bufr=1</TD>
    <TD>carry4=25</TD>
    <TD>fdce=110</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=8</TD>
    <TD>fdre=2302</TD>
    <TD>fdse=131</TD>
    <TD>gnd=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=18</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>idelayctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=1</TD>
    <TD>lut1=194</TD>
    <TD>lut2=124</TD>
    <TD>lut3=130</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=246</TD>
    <TD>lut5=652</TD>
    <TD>lut6=1057</TD>
    <TD>muxf7=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=37</TD>
    <TD>oddr=11</TD>
    <TD>ram32m=4</TD>
    <TD>srl16e=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>bufr=1</TD>
    <TD>carry4=25</TD>
    <TD>fdce=110</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=8</TD>
    <TD>fdre=2302</TD>
    <TD>fdse=131</TD>
    <TD>gnd=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=18</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>idelayctrl=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2=1</TD>
    <TD>lut1=194</TD>
    <TD>lut2=124</TD>
    <TD>lut3=130</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=246</TD>
    <TD>lut5=652</TD>
    <TD>lut6=1057</TD>
    <TD>muxf7=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=37</TD>
    <TD>oddr=11</TD>
    <TD>ramd32=24</TD>
    <TD>rams32=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=3</TD>
    <TD>vcc=5</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_0_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=128000</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_num_master_slots=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_base_addr=0x00000000100000000000000010010000</TD>
    <TD>c_m_axi_addr_width=0x0000000c0000000c</TD>
    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0xFFFFFFFFFFFFFFFF</TD>
    <TD>c_m_axi_read_connectivity=0xFFFFFFFFFFFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_r_register=1</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_write_issuing=0x0000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
    <TD>c_m_axi_secure=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_connectivity_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=2057</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=203800</TD>
    <TD>slice_luts_util_percentage=1.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=2038</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=1.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=19</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=0.02</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=16</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=3</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=2508</TD>
    <TD>slice_registers_loced=1</TD>
    <TD>slice_registers_available=407600</TD>
    <TD>slice_registers_util_percentage=0.61</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=2508</TD>
    <TD>register_as_flip_flop_loced=1</TD>
    <TD>register_as_flip_flop_available=407600</TD>
    <TD>register_as_flip_flop_util_percentage=0.61</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=407600</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=9</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=101900</TD>
    <TD>f7_muxes_util_percentage=0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=0</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=50950</TD>
    <TD>f8_muxes_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=802</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=50950</TD>
    <TD>slice_util_percentage=1.57</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=2038</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=203800</TD>
    <TD>lut_as_logic_util_percentage=1.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=1851</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=187</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=19</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=64000</TD>
    <TD>lut_as_memory_util_percentage=0.02</TD>
    <TD>lut_as_distributed_ram_used=16</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=0</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=16</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_shift_register_used=3</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=2</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=1</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_flip_flop_pairs_used=2647</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=203800</TD>
    <TD>lut_flip_flop_pairs_util_percentage=1.29</TD>
    <TD>fully_used_lut_ff_pairs_used=1606</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=592</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=449</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=113</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=334(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>ramb36_fifo36_used=0</TD>
    <TD>ramb36_fifo36_loced=0</TD>
    <TD>ramb36_fifo36_available=445</TD>
    <TD>ramb36_fifo36_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_fifo18_used=0</TD>
    <TD>ramb18_fifo18_loced=0</TD>
    <TD>ramb18_fifo18_available=890</TD>
    <TD>ramb18_fifo18_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=840</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_and_gtx</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bonded_iob_used=196</TD>
    <TD>bonded_iob_loced=196</TD>
    <TD>bonded_iob_available=500</TD>
    <TD>bonded_iob_util_percentage=39.20</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_master_pads_used=99</TD>
    <TD>iob_master_pads_loced=</TD>
    <TD>iob_slave_pads_used=94</TD>
    <TD>iob_slave_pads_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_flip_flops_used=15</TD>
    <TD>iob_flip_flops_loced=15</TD>
    <TD>bonded_ipads_used=2</TD>
    <TD>bonded_ipads_loced=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_ipads_available=50</TD>
    <TD>bonded_ipads_util_percentage=4.00</TD>
    <TD>bonded_opads_used=0</TD>
    <TD>bonded_opads_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_opads_available=32</TD>
    <TD>bonded_opads_util_percentage=0.00</TD>
    <TD>gtxe2_channel_used=0</TD>
    <TD>gtxe2_channel_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel_available=16</TD>
    <TD>gtxe2_channel_util_percentage=0.00</TD>
    <TD>gtxe2_common_used=0</TD>
    <TD>gtxe2_common_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_available=4</TD>
    <TD>gtxe2_common_util_percentage=0.00</TD>
    <TD>ibufgds_used=0</TD>
    <TD>ibufgds_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufgds_available=480</TD>
    <TD>ibufgds_util_percentage=0.00</TD>
    <TD>idelayctrl_used=1</TD>
    <TD>idelayctrl_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_available=10</TD>
    <TD>idelayctrl_util_percentage=10.00</TD>
    <TD>in_fifo_used=0</TD>
    <TD>in_fifo_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_available=40</TD>
    <TD>in_fifo_util_percentage=0.00</TD>
    <TD>out_fifo_used=0</TD>
    <TD>out_fifo_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_available=40</TD>
    <TD>out_fifo_util_percentage=0.00</TD>
    <TD>phaser_ref_used=0</TD>
    <TD>phaser_ref_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_available=10</TD>
    <TD>phaser_ref_util_percentage=0.00</TD>
    <TD>phy_control_used=0</TD>
    <TD>phy_control_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_available=10</TD>
    <TD>phy_control_util_percentage=0.00</TD>
    <TD>phaser_out_phaser_out_phy_used=0</TD>
    <TD>phaser_out_phaser_out_phy_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phaser_out_phy_available=40</TD>
    <TD>phaser_out_phaser_out_phy_util_percentage=0.00</TD>
    <TD>phaser_in_phaser_in_phy_used=0</TD>
    <TD>phaser_in_phaser_in_phy_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phaser_in_phy_available=40</TD>
    <TD>phaser_in_phaser_in_phy_util_percentage=0.00</TD>
    <TD>idelaye2_idelaye2_finedelay_used=1</TD>
    <TD>idelaye2_idelaye2_finedelay_loced=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_idelaye2_finedelay_available=500</TD>
    <TD>idelaye2_idelaye2_finedelay_util_percentage=0.20</TD>
    <TD>idelaye2_only_used=1</TD>
    <TD>idelaye2_only_loced=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>odelaye2_odelaye2_finedelay_used=0</TD>
    <TD>odelaye2_odelaye2_finedelay_loced=0</TD>
    <TD>odelaye2_odelaye2_finedelay_available=150</TD>
    <TD>odelaye2_odelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=1</TD>
    <TD>ibufds_gte2_loced=1</TD>
    <TD>ibufds_gte2_available=8</TD>
    <TD>ibufds_gte2_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>ilogic_used=4</TD>
    <TD>ilogic_loced=4</TD>
    <TD>ilogic_available=500</TD>
    <TD>ilogic_util_percentage=0.80</TD>
</TR><TR ALIGN='LEFT'>    <TD>iff_register_used=4</TD>
    <TD>iff_register_loced=4</TD>
    <TD>ologic_used=22</TD>
    <TD>ologic_loced=22</TD>
</TR><TR ALIGN='LEFT'>    <TD>ologic_available=500</TD>
    <TD>ologic_util_percentage=4.40</TD>
    <TD>outff_register_used=11</TD>
    <TD>outff_register_loced=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>outff_oddr_register_used=11</TD>
    <TD>outff_oddr_register_loced=11</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=2</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=6.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=40</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_loced=0</TD>
    <TD>mmcme2_adv_available=10</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_loced=0</TD>
    <TD>plle2_adv_available=10</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=20</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=1</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=40</TD>
    <TD>bufr_util_percentage=2.50</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=0</TD>
    <TD>bscane2_loced=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_loced=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_loced=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=2274</TD>
    <TD>lut6_used=1046</TD>
    <TD>lut5_used=632</TD>
    <TD>lut4_used=254</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=157</TD>
    <TD>lut3_used=132</TD>
    <TD>fdse_used=131</TD>
    <TD>lut2_used=124</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=110</TD>
    <TD>obuf_used=37</TD>
    <TD>lut1_used=37</TD>
    <TD>carry4_used=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_used=24</TD>
    <TD>oddr_used=11</TD>
    <TD>muxf7_used=9</TD>
    <TD>rams32_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_used=8</TD>
    <TD>zhold_delay_used=4</TD>
    <TD>srl16e_used=3</TD>
    <TD>ibufds_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_used=2</TD>
    <TD>idelaye2_used=1</TD>
    <TD>idelayctrl_used=1</TD>
    <TD>ibufds_gte2_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7k325tffg900-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=fpgaTop</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_limit=default::10000</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:17s</TD>
    <TD>memory_peak=871.195MB</TD>
    <TD>memory_gain=689.832MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
