Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun May  1 02:22:09 2016
| Host         : menorca running 64-bit unknown
| Command      : report_control_sets -verbose -file zboard_wrapper_control_sets_placed.rpt
| Design       : zboard_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    55 |
| Unused register locations in slices containing registers |   249 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           33 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |             141 |           43 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |             171 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                Enable Signal                                                                                                                |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d3_reg_inst_top0_ctrl_r_pool_we_d3_reg_c_CE_cooolgate_en_sig_33                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_CE_cooolgate_en_sig_41                   | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_exr_reg_CE_cooolgate_en_sig_47                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_CE_cooolgate_en_sig_49                 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/data_Exists_I_reg_CE_cooolgate_en_sig_39                                   | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_CE_cooolgate_en_sig_51                                  | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/data_Exists_I_reg_CE_cooolgate_en_sig_37                                     | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg_CE_cooolgate_en_sig_38                                 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_CE_cooolgate_en_sig_52               | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_32      | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/wrap_buffer_available_reg_CE_cooolgate_en_sig_42                          | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/pr_reg_CE_cooolgate_en_sig_55                                                                                                                                                                 | zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_54                                                                                                                                                           | zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available_reg_CE_cooolgate_en_sig_56                            | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_44    | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_CE_cooolgate_en_sig_50             | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/Core_reg_CE_cooolgate_en_sig_53                                                                                                                                                               | zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg_CE_cooolgate_en_sig_36                                   | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_46  | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_CE_cooolgate_en_sig_48               | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_35    | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                             | zboard_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                       |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_CE_cooolgate_en_sig_30                 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              1 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[0]_CE_cooolgate_en_sig_28                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[0]_CE_cooolgate_en_sig_27                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                             | zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0                                                                                                                                                                                                          |                1 |              2 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[0]_CE_cooolgate_en_sig_24           | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                3 |              3 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]_CE_cooolgate_en_sig_26                               | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                3 |              3 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[0]_CE_cooolgate_en_sig_22            | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              4 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                       | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                1 |              4 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                             | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                2 |              4 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                             | zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0                                                                                                                                                                                                          |                2 |              5 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_14                          | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                2 |              5 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_20                          | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                2 |              5 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_16                            | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                2 |              5 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_18                        | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                3 |              5 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]_CE_cooolgate_en_sig_12                                                                                                                                               | zboard_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                 |                2 |              6 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_x_reg[0]_CE_cooolgate_en_sig_6                                                                                                                                                                   | zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0                                                                                                                                                                                                          |                2 |              8 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_CE_cooolgate_en_sig_10               | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                4 |              8 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_y_reg[0]_CE_cooolgate_en_sig_4                                                                                                                                                                   | zboard_i/axi_slave_0/inst/top0/ctrl/r_state[1]_i_2_n_0                                                                                                                                                                                                          |                2 |              8 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_CE_cooolgate_en_sig_8              | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                5 |              8 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[9]_0[0]                                                                                                                                                                               | zboard_i/axi_slave_0/inst/top0/ctrl/r_conv_we_d1_reg_0                                                                                                                                                                                                          |                2 |             10 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                  | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                3 |             12 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                   | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                3 |             12 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_payload_i_reg[0][0]                                                      |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                   | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                4 |             16 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                        |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]_CE_cooolgate_en_sig_2 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                7 |             27 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0 |                7 |             28 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                  |                                                                                                                                                                                                                                                                 |                6 |             31 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                              |                                                                                                                                                                                                                                                                 |               10 |             39 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                |                                                                                                                                                                                                                                                                 |               10 |             40 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 | zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d5_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               18 |             48 |
|  zboard_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               41 |            179 |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


