// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_27 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
input  [17:0] p_read25;
input  [17:0] p_read26;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_434_p2;
reg   [0:0] icmp_ln86_reg_1431;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1431_pp0_iter1_reg;
wire   [0:0] icmp_ln86_717_fu_446_p2;
reg   [0:0] icmp_ln86_717_reg_1436;
reg   [0:0] icmp_ln86_717_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_717_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_717_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_718_fu_452_p2;
reg   [0:0] icmp_ln86_718_reg_1442;
wire   [0:0] icmp_ln86_719_fu_458_p2;
reg   [0:0] icmp_ln86_719_reg_1448;
wire   [0:0] icmp_ln86_720_fu_464_p2;
reg   [0:0] icmp_ln86_720_reg_1454;
reg   [0:0] icmp_ln86_720_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_720_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_720_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_721_fu_470_p2;
reg   [0:0] icmp_ln86_721_reg_1460;
reg   [0:0] icmp_ln86_721_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_721_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_721_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_722_fu_476_p2;
reg   [0:0] icmp_ln86_722_reg_1466;
reg   [0:0] icmp_ln86_722_reg_1466_pp0_iter1_reg;
wire   [0:0] icmp_ln86_723_fu_482_p2;
reg   [0:0] icmp_ln86_723_reg_1472;
reg   [0:0] icmp_ln86_723_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_723_reg_1472_pp0_iter2_reg;
wire   [0:0] icmp_ln86_724_fu_488_p2;
reg   [0:0] icmp_ln86_724_reg_1478;
reg   [0:0] icmp_ln86_724_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_724_reg_1478_pp0_iter2_reg;
wire   [0:0] icmp_ln86_725_fu_494_p2;
reg   [0:0] icmp_ln86_725_reg_1484;
wire   [0:0] icmp_ln86_726_fu_500_p2;
reg   [0:0] icmp_ln86_726_reg_1490;
reg   [0:0] icmp_ln86_726_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_726_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_726_reg_1490_pp0_iter3_reg;
wire   [0:0] icmp_ln86_727_fu_506_p2;
reg   [0:0] icmp_ln86_727_reg_1496;
reg   [0:0] icmp_ln86_727_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_727_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_727_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_727_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_728_fu_512_p2;
reg   [0:0] icmp_ln86_728_reg_1502;
reg   [0:0] icmp_ln86_728_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_728_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_728_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_728_reg_1502_pp0_iter4_reg;
reg   [0:0] icmp_ln86_728_reg_1502_pp0_iter5_reg;
wire   [0:0] icmp_ln86_729_fu_518_p2;
reg   [0:0] icmp_ln86_729_reg_1508;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter3_reg;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter4_reg;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter5_reg;
reg   [0:0] icmp_ln86_729_reg_1508_pp0_iter6_reg;
wire   [0:0] icmp_ln86_730_fu_524_p2;
reg   [0:0] icmp_ln86_730_reg_1514;
reg   [0:0] icmp_ln86_730_reg_1514_pp0_iter1_reg;
wire   [0:0] icmp_ln86_731_fu_530_p2;
reg   [0:0] icmp_ln86_731_reg_1519;
reg   [0:0] icmp_ln86_731_reg_1519_pp0_iter1_reg;
wire   [0:0] icmp_ln86_732_fu_536_p2;
reg   [0:0] icmp_ln86_732_reg_1524;
reg   [0:0] icmp_ln86_732_reg_1524_pp0_iter1_reg;
wire   [0:0] icmp_ln86_733_fu_542_p2;
reg   [0:0] icmp_ln86_733_reg_1529;
reg   [0:0] icmp_ln86_733_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_733_reg_1529_pp0_iter2_reg;
wire   [0:0] icmp_ln86_734_fu_548_p2;
reg   [0:0] icmp_ln86_734_reg_1534;
reg   [0:0] icmp_ln86_734_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_734_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln86_735_fu_554_p2;
reg   [0:0] icmp_ln86_735_reg_1539;
reg   [0:0] icmp_ln86_735_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_735_reg_1539_pp0_iter2_reg;
wire   [0:0] icmp_ln86_736_fu_560_p2;
reg   [0:0] icmp_ln86_736_reg_1544;
reg   [0:0] icmp_ln86_736_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_736_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_736_reg_1544_pp0_iter3_reg;
wire   [0:0] icmp_ln86_737_fu_566_p2;
reg   [0:0] icmp_ln86_737_reg_1549;
reg   [0:0] icmp_ln86_737_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_737_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_737_reg_1549_pp0_iter3_reg;
wire   [0:0] icmp_ln86_738_fu_572_p2;
reg   [0:0] icmp_ln86_738_reg_1554;
reg   [0:0] icmp_ln86_738_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_738_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_738_reg_1554_pp0_iter3_reg;
wire   [0:0] icmp_ln86_739_fu_578_p2;
reg   [0:0] icmp_ln86_739_reg_1559;
reg   [0:0] icmp_ln86_739_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_739_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_739_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_739_reg_1559_pp0_iter4_reg;
wire   [0:0] icmp_ln86_740_fu_584_p2;
reg   [0:0] icmp_ln86_740_reg_1564;
reg   [0:0] icmp_ln86_740_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_740_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_740_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_740_reg_1564_pp0_iter4_reg;
wire   [0:0] icmp_ln86_741_fu_590_p2;
reg   [0:0] icmp_ln86_741_reg_1569;
reg   [0:0] icmp_ln86_741_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_741_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_741_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_741_reg_1569_pp0_iter4_reg;
wire   [0:0] icmp_ln86_742_fu_596_p2;
reg   [0:0] icmp_ln86_742_reg_1574;
reg   [0:0] icmp_ln86_742_reg_1574_pp0_iter1_reg;
reg   [0:0] icmp_ln86_742_reg_1574_pp0_iter2_reg;
reg   [0:0] icmp_ln86_742_reg_1574_pp0_iter3_reg;
reg   [0:0] icmp_ln86_742_reg_1574_pp0_iter4_reg;
reg   [0:0] icmp_ln86_742_reg_1574_pp0_iter5_reg;
wire   [0:0] icmp_ln86_743_fu_602_p2;
reg   [0:0] icmp_ln86_743_reg_1579;
reg   [0:0] icmp_ln86_743_reg_1579_pp0_iter1_reg;
reg   [0:0] icmp_ln86_743_reg_1579_pp0_iter2_reg;
reg   [0:0] icmp_ln86_743_reg_1579_pp0_iter3_reg;
reg   [0:0] icmp_ln86_743_reg_1579_pp0_iter4_reg;
reg   [0:0] icmp_ln86_743_reg_1579_pp0_iter5_reg;
wire   [0:0] icmp_ln86_744_fu_608_p2;
reg   [0:0] icmp_ln86_744_reg_1584;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter1_reg;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter2_reg;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter3_reg;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter4_reg;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter5_reg;
reg   [0:0] icmp_ln86_744_reg_1584_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_614_p2;
reg   [0:0] and_ln102_reg_1589;
reg   [0:0] and_ln102_reg_1589_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_626_p2;
reg   [0:0] and_ln104_reg_1596;
wire   [0:0] and_ln102_689_fu_632_p2;
reg   [0:0] and_ln102_689_reg_1602;
wire   [0:0] and_ln104_141_fu_641_p2;
reg   [0:0] and_ln104_141_reg_1608;
reg   [0:0] and_ln104_141_reg_1608_pp0_iter2_reg;
wire   [0:0] and_ln102_690_fu_646_p2;
reg   [0:0] and_ln102_690_reg_1614;
reg   [0:0] and_ln102_690_reg_1614_pp0_iter2_reg;
wire   [0:0] and_ln102_693_fu_660_p2;
reg   [0:0] and_ln102_693_reg_1621;
wire   [0:0] and_ln102_696_fu_665_p2;
reg   [0:0] and_ln102_696_reg_1626;
wire   [0:0] and_ln104_145_fu_675_p2;
reg   [0:0] and_ln104_145_reg_1634;
reg   [0:0] and_ln104_145_reg_1634_pp0_iter2_reg;
reg   [0:0] and_ln104_145_reg_1634_pp0_iter3_reg;
wire   [0:0] or_ln117_655_fu_681_p2;
reg   [0:0] or_ln117_655_reg_1640;
wire   [0:0] xor_ln104_fu_687_p2;
reg   [0:0] xor_ln104_reg_1646;
reg   [0:0] xor_ln104_reg_1646_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1646_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1646_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1646_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1646_pp0_iter7_reg;
wire   [0:0] and_ln102_695_fu_701_p2;
reg   [0:0] and_ln102_695_reg_1653;
wire   [0:0] or_ln117_659_fu_788_p2;
reg   [0:0] or_ln117_659_reg_1659;
wire   [2:0] select_ln117_699_fu_802_p3;
reg   [2:0] select_ln117_699_reg_1664;
wire   [0:0] or_ln117_661_fu_810_p2;
reg   [0:0] or_ln117_661_reg_1669;
wire   [0:0] and_ln102_688_fu_814_p2;
reg   [0:0] and_ln102_688_reg_1677;
reg   [0:0] and_ln102_688_reg_1677_pp0_iter4_reg;
wire   [0:0] and_ln102_691_fu_818_p2;
reg   [0:0] and_ln102_691_reg_1683;
wire   [0:0] and_ln102_697_fu_833_p2;
reg   [0:0] and_ln102_697_reg_1689;
wire   [0:0] or_ln117_665_fu_916_p2;
reg   [0:0] or_ln117_665_reg_1695;
wire   [3:0] select_ln117_705_fu_928_p3;
reg   [3:0] select_ln117_705_reg_1700;
wire   [0:0] or_ln117_667_fu_936_p2;
reg   [0:0] or_ln117_667_reg_1705;
reg   [0:0] or_ln117_667_reg_1705_pp0_iter4_reg;
reg   [0:0] or_ln117_667_reg_1705_pp0_iter5_reg;
reg   [0:0] or_ln117_667_reg_1705_pp0_iter6_reg;
reg   [0:0] or_ln117_667_reg_1705_pp0_iter7_reg;
wire   [0:0] and_ln104_143_fu_956_p2;
reg   [0:0] and_ln104_143_reg_1715;
wire   [0:0] and_ln102_692_fu_961_p2;
reg   [0:0] and_ln102_692_reg_1720;
reg   [0:0] and_ln102_692_reg_1720_pp0_iter5_reg;
wire   [0:0] and_ln104_144_fu_971_p2;
reg   [0:0] and_ln104_144_reg_1727;
reg   [0:0] and_ln104_144_reg_1727_pp0_iter5_reg;
reg   [0:0] and_ln104_144_reg_1727_pp0_iter6_reg;
wire   [0:0] and_ln102_698_fu_982_p2;
reg   [0:0] and_ln102_698_reg_1733;
wire   [0:0] or_ln117_671_fu_1059_p2;
reg   [0:0] or_ln117_671_reg_1738;
wire   [4:0] select_ln117_711_fu_1071_p3;
reg   [4:0] select_ln117_711_reg_1743;
wire   [0:0] or_ln117_673_fu_1079_p2;
reg   [0:0] or_ln117_673_reg_1748;
wire   [0:0] or_ln117_675_fu_1137_p2;
reg   [0:0] or_ln117_675_reg_1754;
wire   [0:0] or_ln117_677_fu_1163_p2;
reg   [0:0] or_ln117_677_reg_1759;
wire   [4:0] select_ln117_717_fu_1177_p3;
reg   [4:0] select_ln117_717_reg_1764;
wire   [0:0] or_ln117_681_fu_1239_p2;
reg   [0:0] or_ln117_681_reg_1769;
wire   [4:0] select_ln117_721_fu_1253_p3;
reg   [4:0] select_ln117_721_reg_1774;
wire   [12:0] tmp_fu_1288_p65;
reg   [12:0] tmp_reg_1779;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_716_fu_440_p2;
wire   [0:0] xor_ln104_344_fu_620_p2;
wire   [0:0] xor_ln104_346_fu_636_p2;
wire   [0:0] xor_ln104_347_fu_650_p2;
wire   [0:0] and_ln104_142_fu_655_p2;
wire   [0:0] xor_ln104_353_fu_670_p2;
wire   [0:0] xor_ln104_350_fu_692_p2;
wire   [0:0] and_ln102_716_fu_709_p2;
wire   [0:0] and_ln102_694_fu_697_p2;
wire   [0:0] and_ln102_701_fu_705_p2;
wire   [0:0] xor_ln117_fu_729_p2;
wire   [0:0] or_ln117_fu_724_p2;
wire   [1:0] zext_ln117_fu_734_p1;
wire   [0:0] and_ln102_702_fu_714_p2;
wire   [1:0] select_ln117_fu_738_p3;
wire   [1:0] select_ln117_695_fu_751_p3;
wire   [0:0] or_ln117_656_fu_746_p2;
wire   [2:0] zext_ln117_78_fu_758_p1;
wire   [0:0] or_ln117_657_fu_762_p2;
wire   [0:0] and_ln102_703_fu_719_p2;
wire   [2:0] select_ln117_696_fu_766_p3;
wire   [0:0] or_ln117_658_fu_774_p2;
wire   [2:0] select_ln117_697_fu_780_p3;
wire   [2:0] select_ln117_698_fu_794_p3;
wire   [0:0] xor_ln104_351_fu_823_p2;
wire   [0:0] and_ln102_717_fu_838_p2;
wire   [0:0] xor_ln104_352_fu_828_p2;
wire   [0:0] and_ln102_718_fu_852_p2;
wire   [0:0] and_ln102_704_fu_843_p2;
wire   [0:0] or_ln117_660_fu_862_p2;
wire   [3:0] zext_ln117_79_fu_867_p1;
wire   [0:0] and_ln102_705_fu_848_p2;
wire   [3:0] select_ln117_700_fu_870_p3;
wire   [0:0] or_ln117_662_fu_878_p2;
wire   [3:0] select_ln117_701_fu_883_p3;
wire   [0:0] or_ln117_663_fu_890_p2;
wire   [0:0] and_ln102_706_fu_857_p2;
wire   [3:0] select_ln117_702_fu_894_p3;
wire   [0:0] or_ln117_664_fu_902_p2;
wire   [3:0] select_ln117_703_fu_908_p3;
wire   [3:0] select_ln117_704_fu_920_p3;
wire   [0:0] xor_ln104_345_fu_941_p2;
wire   [0:0] xor_ln104_348_fu_951_p2;
wire   [0:0] and_ln104_140_fu_946_p2;
wire   [0:0] xor_ln104_349_fu_966_p2;
wire   [0:0] xor_ln104_354_fu_977_p2;
wire   [0:0] and_ln102_719_fu_995_p2;
wire   [0:0] and_ln102_707_fu_987_p2;
wire   [0:0] or_ln117_666_fu_1005_p2;
wire   [0:0] and_ln102_708_fu_991_p2;
wire   [3:0] select_ln117_706_fu_1010_p3;
wire   [3:0] select_ln117_707_fu_1022_p3;
wire   [0:0] or_ln117_668_fu_1017_p2;
wire   [4:0] zext_ln117_80_fu_1029_p1;
wire   [0:0] or_ln117_669_fu_1033_p2;
wire   [0:0] and_ln102_709_fu_1000_p2;
wire   [4:0] select_ln117_708_fu_1037_p3;
wire   [0:0] or_ln117_670_fu_1045_p2;
wire   [4:0] select_ln117_709_fu_1051_p3;
wire   [4:0] select_ln117_710_fu_1063_p3;
wire   [0:0] xor_ln104_355_fu_1085_p2;
wire   [0:0] and_ln102_720_fu_1098_p2;
wire   [0:0] and_ln102_699_fu_1090_p2;
wire   [0:0] and_ln102_710_fu_1094_p2;
wire   [0:0] or_ln117_672_fu_1113_p2;
wire   [0:0] and_ln102_711_fu_1103_p2;
wire   [4:0] select_ln117_712_fu_1118_p3;
wire   [0:0] or_ln117_674_fu_1125_p2;
wire   [4:0] select_ln117_713_fu_1130_p3;
wire   [0:0] and_ln102_712_fu_1108_p2;
wire   [4:0] select_ln117_714_fu_1141_p3;
wire   [0:0] or_ln117_676_fu_1149_p2;
wire   [4:0] select_ln117_715_fu_1155_p3;
wire   [4:0] select_ln117_716_fu_1169_p3;
wire   [0:0] xor_ln104_356_fu_1185_p2;
wire   [0:0] and_ln102_721_fu_1194_p2;
wire   [0:0] and_ln102_700_fu_1190_p2;
wire   [0:0] and_ln102_713_fu_1199_p2;
wire   [0:0] or_ln117_678_fu_1209_p2;
wire   [0:0] or_ln117_679_fu_1214_p2;
wire   [0:0] and_ln102_714_fu_1204_p2;
wire   [4:0] select_ln117_718_fu_1218_p3;
wire   [0:0] or_ln117_680_fu_1225_p2;
wire   [4:0] select_ln117_719_fu_1231_p3;
wire   [4:0] select_ln117_720_fu_1245_p3;
wire   [0:0] xor_ln104_357_fu_1261_p2;
wire   [0:0] and_ln102_722_fu_1266_p2;
wire   [0:0] and_ln102_715_fu_1271_p2;
wire   [0:0] or_ln117_682_fu_1276_p2;
wire   [12:0] tmp_fu_1288_p63;
wire   [4:0] tmp_fu_1288_p64;
wire   [0:0] or_ln117_683_fu_1420_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
reg   [17:0] p_read25_int_reg;
reg   [17:0] p_read26_int_reg;
wire   [4:0] tmp_fu_1288_p1;
wire   [4:0] tmp_fu_1288_p3;
wire   [4:0] tmp_fu_1288_p5;
wire   [4:0] tmp_fu_1288_p7;
wire   [4:0] tmp_fu_1288_p9;
wire   [4:0] tmp_fu_1288_p11;
wire   [4:0] tmp_fu_1288_p13;
wire   [4:0] tmp_fu_1288_p15;
wire   [4:0] tmp_fu_1288_p17;
wire   [4:0] tmp_fu_1288_p19;
wire   [4:0] tmp_fu_1288_p21;
wire   [4:0] tmp_fu_1288_p23;
wire   [4:0] tmp_fu_1288_p25;
wire   [4:0] tmp_fu_1288_p27;
wire   [4:0] tmp_fu_1288_p29;
wire   [4:0] tmp_fu_1288_p31;
wire  signed [4:0] tmp_fu_1288_p33;
wire  signed [4:0] tmp_fu_1288_p35;
wire  signed [4:0] tmp_fu_1288_p37;
wire  signed [4:0] tmp_fu_1288_p39;
wire  signed [4:0] tmp_fu_1288_p41;
wire  signed [4:0] tmp_fu_1288_p43;
wire  signed [4:0] tmp_fu_1288_p45;
wire  signed [4:0] tmp_fu_1288_p47;
wire  signed [4:0] tmp_fu_1288_p49;
wire  signed [4:0] tmp_fu_1288_p51;
wire  signed [4:0] tmp_fu_1288_p53;
wire  signed [4:0] tmp_fu_1288_p55;
wire  signed [4:0] tmp_fu_1288_p57;
wire  signed [4:0] tmp_fu_1288_p59;
wire  signed [4:0] tmp_fu_1288_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x1_U1721(
    .din0(13'd398),
    .din1(13'd8133),
    .din2(13'd131),
    .din3(13'd10),
    .din4(13'd7949),
    .din5(13'd131),
    .din6(13'd7404),
    .din7(13'd341),
    .din8(13'd74),
    .din9(13'd7941),
    .din10(13'd6534),
    .din11(13'd8166),
    .din12(13'd7542),
    .din13(13'd5663),
    .din14(13'd7861),
    .din15(13'd8081),
    .din16(13'd6872),
    .din17(13'd466),
    .din18(13'd8139),
    .din19(13'd6994),
    .din20(13'd73),
    .din21(13'd367),
    .din22(13'd7514),
    .din23(13'd8007),
    .din24(13'd62),
    .din25(13'd7835),
    .din26(13'd7),
    .din27(13'd490),
    .din28(13'd7855),
    .din29(13'd7905),
    .din30(13'd96),
    .def(tmp_fu_1288_p63),
    .sel(tmp_fu_1288_p64),
    .dout(tmp_fu_1288_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_688_reg_1677 <= and_ln102_688_fu_814_p2;
        and_ln102_688_reg_1677_pp0_iter4_reg <= and_ln102_688_reg_1677;
        and_ln102_689_reg_1602 <= and_ln102_689_fu_632_p2;
        and_ln102_690_reg_1614 <= and_ln102_690_fu_646_p2;
        and_ln102_690_reg_1614_pp0_iter2_reg <= and_ln102_690_reg_1614;
        and_ln102_691_reg_1683 <= and_ln102_691_fu_818_p2;
        and_ln102_692_reg_1720 <= and_ln102_692_fu_961_p2;
        and_ln102_692_reg_1720_pp0_iter5_reg <= and_ln102_692_reg_1720;
        and_ln102_693_reg_1621 <= and_ln102_693_fu_660_p2;
        and_ln102_695_reg_1653 <= and_ln102_695_fu_701_p2;
        and_ln102_696_reg_1626 <= and_ln102_696_fu_665_p2;
        and_ln102_697_reg_1689 <= and_ln102_697_fu_833_p2;
        and_ln102_698_reg_1733 <= and_ln102_698_fu_982_p2;
        and_ln102_reg_1589 <= and_ln102_fu_614_p2;
        and_ln102_reg_1589_pp0_iter1_reg <= and_ln102_reg_1589;
        and_ln104_141_reg_1608 <= and_ln104_141_fu_641_p2;
        and_ln104_141_reg_1608_pp0_iter2_reg <= and_ln104_141_reg_1608;
        and_ln104_143_reg_1715 <= and_ln104_143_fu_956_p2;
        and_ln104_144_reg_1727 <= and_ln104_144_fu_971_p2;
        and_ln104_144_reg_1727_pp0_iter5_reg <= and_ln104_144_reg_1727;
        and_ln104_144_reg_1727_pp0_iter6_reg <= and_ln104_144_reg_1727_pp0_iter5_reg;
        and_ln104_145_reg_1634 <= and_ln104_145_fu_675_p2;
        and_ln104_145_reg_1634_pp0_iter2_reg <= and_ln104_145_reg_1634;
        and_ln104_145_reg_1634_pp0_iter3_reg <= and_ln104_145_reg_1634_pp0_iter2_reg;
        and_ln104_reg_1596 <= and_ln104_fu_626_p2;
        icmp_ln86_717_reg_1436 <= icmp_ln86_717_fu_446_p2;
        icmp_ln86_717_reg_1436_pp0_iter1_reg <= icmp_ln86_717_reg_1436;
        icmp_ln86_717_reg_1436_pp0_iter2_reg <= icmp_ln86_717_reg_1436_pp0_iter1_reg;
        icmp_ln86_717_reg_1436_pp0_iter3_reg <= icmp_ln86_717_reg_1436_pp0_iter2_reg;
        icmp_ln86_718_reg_1442 <= icmp_ln86_718_fu_452_p2;
        icmp_ln86_719_reg_1448 <= icmp_ln86_719_fu_458_p2;
        icmp_ln86_720_reg_1454 <= icmp_ln86_720_fu_464_p2;
        icmp_ln86_720_reg_1454_pp0_iter1_reg <= icmp_ln86_720_reg_1454;
        icmp_ln86_720_reg_1454_pp0_iter2_reg <= icmp_ln86_720_reg_1454_pp0_iter1_reg;
        icmp_ln86_720_reg_1454_pp0_iter3_reg <= icmp_ln86_720_reg_1454_pp0_iter2_reg;
        icmp_ln86_721_reg_1460 <= icmp_ln86_721_fu_470_p2;
        icmp_ln86_721_reg_1460_pp0_iter1_reg <= icmp_ln86_721_reg_1460;
        icmp_ln86_721_reg_1460_pp0_iter2_reg <= icmp_ln86_721_reg_1460_pp0_iter1_reg;
        icmp_ln86_721_reg_1460_pp0_iter3_reg <= icmp_ln86_721_reg_1460_pp0_iter2_reg;
        icmp_ln86_722_reg_1466 <= icmp_ln86_722_fu_476_p2;
        icmp_ln86_722_reg_1466_pp0_iter1_reg <= icmp_ln86_722_reg_1466;
        icmp_ln86_723_reg_1472 <= icmp_ln86_723_fu_482_p2;
        icmp_ln86_723_reg_1472_pp0_iter1_reg <= icmp_ln86_723_reg_1472;
        icmp_ln86_723_reg_1472_pp0_iter2_reg <= icmp_ln86_723_reg_1472_pp0_iter1_reg;
        icmp_ln86_724_reg_1478 <= icmp_ln86_724_fu_488_p2;
        icmp_ln86_724_reg_1478_pp0_iter1_reg <= icmp_ln86_724_reg_1478;
        icmp_ln86_724_reg_1478_pp0_iter2_reg <= icmp_ln86_724_reg_1478_pp0_iter1_reg;
        icmp_ln86_725_reg_1484 <= icmp_ln86_725_fu_494_p2;
        icmp_ln86_726_reg_1490 <= icmp_ln86_726_fu_500_p2;
        icmp_ln86_726_reg_1490_pp0_iter1_reg <= icmp_ln86_726_reg_1490;
        icmp_ln86_726_reg_1490_pp0_iter2_reg <= icmp_ln86_726_reg_1490_pp0_iter1_reg;
        icmp_ln86_726_reg_1490_pp0_iter3_reg <= icmp_ln86_726_reg_1490_pp0_iter2_reg;
        icmp_ln86_727_reg_1496 <= icmp_ln86_727_fu_506_p2;
        icmp_ln86_727_reg_1496_pp0_iter1_reg <= icmp_ln86_727_reg_1496;
        icmp_ln86_727_reg_1496_pp0_iter2_reg <= icmp_ln86_727_reg_1496_pp0_iter1_reg;
        icmp_ln86_727_reg_1496_pp0_iter3_reg <= icmp_ln86_727_reg_1496_pp0_iter2_reg;
        icmp_ln86_727_reg_1496_pp0_iter4_reg <= icmp_ln86_727_reg_1496_pp0_iter3_reg;
        icmp_ln86_728_reg_1502 <= icmp_ln86_728_fu_512_p2;
        icmp_ln86_728_reg_1502_pp0_iter1_reg <= icmp_ln86_728_reg_1502;
        icmp_ln86_728_reg_1502_pp0_iter2_reg <= icmp_ln86_728_reg_1502_pp0_iter1_reg;
        icmp_ln86_728_reg_1502_pp0_iter3_reg <= icmp_ln86_728_reg_1502_pp0_iter2_reg;
        icmp_ln86_728_reg_1502_pp0_iter4_reg <= icmp_ln86_728_reg_1502_pp0_iter3_reg;
        icmp_ln86_728_reg_1502_pp0_iter5_reg <= icmp_ln86_728_reg_1502_pp0_iter4_reg;
        icmp_ln86_729_reg_1508 <= icmp_ln86_729_fu_518_p2;
        icmp_ln86_729_reg_1508_pp0_iter1_reg <= icmp_ln86_729_reg_1508;
        icmp_ln86_729_reg_1508_pp0_iter2_reg <= icmp_ln86_729_reg_1508_pp0_iter1_reg;
        icmp_ln86_729_reg_1508_pp0_iter3_reg <= icmp_ln86_729_reg_1508_pp0_iter2_reg;
        icmp_ln86_729_reg_1508_pp0_iter4_reg <= icmp_ln86_729_reg_1508_pp0_iter3_reg;
        icmp_ln86_729_reg_1508_pp0_iter5_reg <= icmp_ln86_729_reg_1508_pp0_iter4_reg;
        icmp_ln86_729_reg_1508_pp0_iter6_reg <= icmp_ln86_729_reg_1508_pp0_iter5_reg;
        icmp_ln86_730_reg_1514 <= icmp_ln86_730_fu_524_p2;
        icmp_ln86_730_reg_1514_pp0_iter1_reg <= icmp_ln86_730_reg_1514;
        icmp_ln86_731_reg_1519 <= icmp_ln86_731_fu_530_p2;
        icmp_ln86_731_reg_1519_pp0_iter1_reg <= icmp_ln86_731_reg_1519;
        icmp_ln86_732_reg_1524 <= icmp_ln86_732_fu_536_p2;
        icmp_ln86_732_reg_1524_pp0_iter1_reg <= icmp_ln86_732_reg_1524;
        icmp_ln86_733_reg_1529 <= icmp_ln86_733_fu_542_p2;
        icmp_ln86_733_reg_1529_pp0_iter1_reg <= icmp_ln86_733_reg_1529;
        icmp_ln86_733_reg_1529_pp0_iter2_reg <= icmp_ln86_733_reg_1529_pp0_iter1_reg;
        icmp_ln86_734_reg_1534 <= icmp_ln86_734_fu_548_p2;
        icmp_ln86_734_reg_1534_pp0_iter1_reg <= icmp_ln86_734_reg_1534;
        icmp_ln86_734_reg_1534_pp0_iter2_reg <= icmp_ln86_734_reg_1534_pp0_iter1_reg;
        icmp_ln86_735_reg_1539 <= icmp_ln86_735_fu_554_p2;
        icmp_ln86_735_reg_1539_pp0_iter1_reg <= icmp_ln86_735_reg_1539;
        icmp_ln86_735_reg_1539_pp0_iter2_reg <= icmp_ln86_735_reg_1539_pp0_iter1_reg;
        icmp_ln86_736_reg_1544 <= icmp_ln86_736_fu_560_p2;
        icmp_ln86_736_reg_1544_pp0_iter1_reg <= icmp_ln86_736_reg_1544;
        icmp_ln86_736_reg_1544_pp0_iter2_reg <= icmp_ln86_736_reg_1544_pp0_iter1_reg;
        icmp_ln86_736_reg_1544_pp0_iter3_reg <= icmp_ln86_736_reg_1544_pp0_iter2_reg;
        icmp_ln86_737_reg_1549 <= icmp_ln86_737_fu_566_p2;
        icmp_ln86_737_reg_1549_pp0_iter1_reg <= icmp_ln86_737_reg_1549;
        icmp_ln86_737_reg_1549_pp0_iter2_reg <= icmp_ln86_737_reg_1549_pp0_iter1_reg;
        icmp_ln86_737_reg_1549_pp0_iter3_reg <= icmp_ln86_737_reg_1549_pp0_iter2_reg;
        icmp_ln86_738_reg_1554 <= icmp_ln86_738_fu_572_p2;
        icmp_ln86_738_reg_1554_pp0_iter1_reg <= icmp_ln86_738_reg_1554;
        icmp_ln86_738_reg_1554_pp0_iter2_reg <= icmp_ln86_738_reg_1554_pp0_iter1_reg;
        icmp_ln86_738_reg_1554_pp0_iter3_reg <= icmp_ln86_738_reg_1554_pp0_iter2_reg;
        icmp_ln86_739_reg_1559 <= icmp_ln86_739_fu_578_p2;
        icmp_ln86_739_reg_1559_pp0_iter1_reg <= icmp_ln86_739_reg_1559;
        icmp_ln86_739_reg_1559_pp0_iter2_reg <= icmp_ln86_739_reg_1559_pp0_iter1_reg;
        icmp_ln86_739_reg_1559_pp0_iter3_reg <= icmp_ln86_739_reg_1559_pp0_iter2_reg;
        icmp_ln86_739_reg_1559_pp0_iter4_reg <= icmp_ln86_739_reg_1559_pp0_iter3_reg;
        icmp_ln86_740_reg_1564 <= icmp_ln86_740_fu_584_p2;
        icmp_ln86_740_reg_1564_pp0_iter1_reg <= icmp_ln86_740_reg_1564;
        icmp_ln86_740_reg_1564_pp0_iter2_reg <= icmp_ln86_740_reg_1564_pp0_iter1_reg;
        icmp_ln86_740_reg_1564_pp0_iter3_reg <= icmp_ln86_740_reg_1564_pp0_iter2_reg;
        icmp_ln86_740_reg_1564_pp0_iter4_reg <= icmp_ln86_740_reg_1564_pp0_iter3_reg;
        icmp_ln86_741_reg_1569 <= icmp_ln86_741_fu_590_p2;
        icmp_ln86_741_reg_1569_pp0_iter1_reg <= icmp_ln86_741_reg_1569;
        icmp_ln86_741_reg_1569_pp0_iter2_reg <= icmp_ln86_741_reg_1569_pp0_iter1_reg;
        icmp_ln86_741_reg_1569_pp0_iter3_reg <= icmp_ln86_741_reg_1569_pp0_iter2_reg;
        icmp_ln86_741_reg_1569_pp0_iter4_reg <= icmp_ln86_741_reg_1569_pp0_iter3_reg;
        icmp_ln86_742_reg_1574 <= icmp_ln86_742_fu_596_p2;
        icmp_ln86_742_reg_1574_pp0_iter1_reg <= icmp_ln86_742_reg_1574;
        icmp_ln86_742_reg_1574_pp0_iter2_reg <= icmp_ln86_742_reg_1574_pp0_iter1_reg;
        icmp_ln86_742_reg_1574_pp0_iter3_reg <= icmp_ln86_742_reg_1574_pp0_iter2_reg;
        icmp_ln86_742_reg_1574_pp0_iter4_reg <= icmp_ln86_742_reg_1574_pp0_iter3_reg;
        icmp_ln86_742_reg_1574_pp0_iter5_reg <= icmp_ln86_742_reg_1574_pp0_iter4_reg;
        icmp_ln86_743_reg_1579 <= icmp_ln86_743_fu_602_p2;
        icmp_ln86_743_reg_1579_pp0_iter1_reg <= icmp_ln86_743_reg_1579;
        icmp_ln86_743_reg_1579_pp0_iter2_reg <= icmp_ln86_743_reg_1579_pp0_iter1_reg;
        icmp_ln86_743_reg_1579_pp0_iter3_reg <= icmp_ln86_743_reg_1579_pp0_iter2_reg;
        icmp_ln86_743_reg_1579_pp0_iter4_reg <= icmp_ln86_743_reg_1579_pp0_iter3_reg;
        icmp_ln86_743_reg_1579_pp0_iter5_reg <= icmp_ln86_743_reg_1579_pp0_iter4_reg;
        icmp_ln86_744_reg_1584 <= icmp_ln86_744_fu_608_p2;
        icmp_ln86_744_reg_1584_pp0_iter1_reg <= icmp_ln86_744_reg_1584;
        icmp_ln86_744_reg_1584_pp0_iter2_reg <= icmp_ln86_744_reg_1584_pp0_iter1_reg;
        icmp_ln86_744_reg_1584_pp0_iter3_reg <= icmp_ln86_744_reg_1584_pp0_iter2_reg;
        icmp_ln86_744_reg_1584_pp0_iter4_reg <= icmp_ln86_744_reg_1584_pp0_iter3_reg;
        icmp_ln86_744_reg_1584_pp0_iter5_reg <= icmp_ln86_744_reg_1584_pp0_iter4_reg;
        icmp_ln86_744_reg_1584_pp0_iter6_reg <= icmp_ln86_744_reg_1584_pp0_iter5_reg;
        icmp_ln86_reg_1431 <= icmp_ln86_fu_434_p2;
        icmp_ln86_reg_1431_pp0_iter1_reg <= icmp_ln86_reg_1431;
        or_ln117_655_reg_1640 <= or_ln117_655_fu_681_p2;
        or_ln117_659_reg_1659 <= or_ln117_659_fu_788_p2;
        or_ln117_661_reg_1669 <= or_ln117_661_fu_810_p2;
        or_ln117_665_reg_1695 <= or_ln117_665_fu_916_p2;
        or_ln117_667_reg_1705 <= or_ln117_667_fu_936_p2;
        or_ln117_667_reg_1705_pp0_iter4_reg <= or_ln117_667_reg_1705;
        or_ln117_667_reg_1705_pp0_iter5_reg <= or_ln117_667_reg_1705_pp0_iter4_reg;
        or_ln117_667_reg_1705_pp0_iter6_reg <= or_ln117_667_reg_1705_pp0_iter5_reg;
        or_ln117_667_reg_1705_pp0_iter7_reg <= or_ln117_667_reg_1705_pp0_iter6_reg;
        or_ln117_671_reg_1738 <= or_ln117_671_fu_1059_p2;
        or_ln117_673_reg_1748 <= or_ln117_673_fu_1079_p2;
        or_ln117_675_reg_1754 <= or_ln117_675_fu_1137_p2;
        or_ln117_677_reg_1759 <= or_ln117_677_fu_1163_p2;
        or_ln117_681_reg_1769 <= or_ln117_681_fu_1239_p2;
        select_ln117_699_reg_1664 <= select_ln117_699_fu_802_p3;
        select_ln117_705_reg_1700 <= select_ln117_705_fu_928_p3;
        select_ln117_711_reg_1743 <= select_ln117_711_fu_1071_p3;
        select_ln117_717_reg_1764 <= select_ln117_717_fu_1177_p3;
        select_ln117_721_reg_1774 <= select_ln117_721_fu_1253_p3;
        tmp_reg_1779 <= tmp_fu_1288_p65;
        xor_ln104_reg_1646 <= xor_ln104_fu_687_p2;
        xor_ln104_reg_1646_pp0_iter3_reg <= xor_ln104_reg_1646;
        xor_ln104_reg_1646_pp0_iter4_reg <= xor_ln104_reg_1646_pp0_iter3_reg;
        xor_ln104_reg_1646_pp0_iter5_reg <= xor_ln104_reg_1646_pp0_iter4_reg;
        xor_ln104_reg_1646_pp0_iter6_reg <= xor_ln104_reg_1646_pp0_iter5_reg;
        xor_ln104_reg_1646_pp0_iter7_reg <= xor_ln104_reg_1646_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read26_int_reg <= p_read26;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_688_fu_814_p2 = (xor_ln104_reg_1646 & icmp_ln86_717_reg_1436_pp0_iter2_reg);

assign and_ln102_689_fu_632_p2 = (icmp_ln86_718_reg_1442 & and_ln102_reg_1589);

assign and_ln102_690_fu_646_p2 = (icmp_ln86_719_reg_1448 & and_ln104_reg_1596);

assign and_ln102_691_fu_818_p2 = (icmp_ln86_720_reg_1454_pp0_iter2_reg & and_ln102_688_fu_814_p2);

assign and_ln102_692_fu_961_p2 = (icmp_ln86_721_reg_1460_pp0_iter3_reg & and_ln104_140_fu_946_p2);

assign and_ln102_693_fu_660_p2 = (icmp_ln86_722_reg_1466 & and_ln102_689_fu_632_p2);

assign and_ln102_694_fu_697_p2 = (icmp_ln86_723_reg_1472_pp0_iter1_reg & and_ln104_141_reg_1608);

assign and_ln102_695_fu_701_p2 = (icmp_ln86_724_reg_1478_pp0_iter1_reg & and_ln102_690_reg_1614);

assign and_ln102_696_fu_665_p2 = (icmp_ln86_725_reg_1484 & and_ln104_142_fu_655_p2);

assign and_ln102_697_fu_833_p2 = (icmp_ln86_726_reg_1490_pp0_iter2_reg & and_ln102_691_fu_818_p2);

assign and_ln102_698_fu_982_p2 = (icmp_ln86_727_reg_1496_pp0_iter3_reg & and_ln104_143_fu_956_p2);

assign and_ln102_699_fu_1090_p2 = (icmp_ln86_728_reg_1502_pp0_iter4_reg & and_ln102_692_reg_1720);

assign and_ln102_700_fu_1190_p2 = (icmp_ln86_729_reg_1508_pp0_iter5_reg & and_ln104_144_reg_1727_pp0_iter5_reg);

assign and_ln102_701_fu_705_p2 = (icmp_ln86_730_reg_1514_pp0_iter1_reg & and_ln102_693_reg_1621);

assign and_ln102_702_fu_714_p2 = (and_ln102_716_fu_709_p2 & and_ln102_689_reg_1602);

assign and_ln102_703_fu_719_p2 = (icmp_ln86_732_reg_1524_pp0_iter1_reg & and_ln102_694_fu_697_p2);

assign and_ln102_704_fu_843_p2 = (and_ln104_141_reg_1608_pp0_iter2_reg & and_ln102_717_fu_838_p2);

assign and_ln102_705_fu_848_p2 = (icmp_ln86_734_reg_1534_pp0_iter2_reg & and_ln102_695_reg_1653);

assign and_ln102_706_fu_857_p2 = (and_ln102_718_fu_852_p2 & and_ln102_690_reg_1614_pp0_iter2_reg);

assign and_ln102_707_fu_987_p2 = (icmp_ln86_736_reg_1544_pp0_iter3_reg & and_ln104_145_reg_1634_pp0_iter3_reg);

assign and_ln102_708_fu_991_p2 = (icmp_ln86_737_reg_1549_pp0_iter3_reg & and_ln102_697_reg_1689);

assign and_ln102_709_fu_1000_p2 = (and_ln102_719_fu_995_p2 & and_ln102_691_reg_1683);

assign and_ln102_710_fu_1094_p2 = (icmp_ln86_739_reg_1559_pp0_iter4_reg & and_ln102_698_reg_1733);

assign and_ln102_711_fu_1103_p2 = (and_ln104_143_reg_1715 & and_ln102_720_fu_1098_p2);

assign and_ln102_712_fu_1108_p2 = (icmp_ln86_741_reg_1569_pp0_iter4_reg & and_ln102_699_fu_1090_p2);

assign and_ln102_713_fu_1199_p2 = (and_ln102_721_fu_1194_p2 & and_ln102_692_reg_1720_pp0_iter5_reg);

assign and_ln102_714_fu_1204_p2 = (icmp_ln86_743_reg_1579_pp0_iter5_reg & and_ln102_700_fu_1190_p2);

assign and_ln102_715_fu_1271_p2 = (and_ln104_144_reg_1727_pp0_iter6_reg & and_ln102_722_fu_1266_p2);

assign and_ln102_716_fu_709_p2 = (xor_ln104_350_fu_692_p2 & icmp_ln86_731_reg_1519_pp0_iter1_reg);

assign and_ln102_717_fu_838_p2 = (xor_ln104_351_fu_823_p2 & icmp_ln86_733_reg_1529_pp0_iter2_reg);

assign and_ln102_718_fu_852_p2 = (xor_ln104_352_fu_828_p2 & icmp_ln86_735_reg_1539_pp0_iter2_reg);

assign and_ln102_719_fu_995_p2 = (xor_ln104_354_fu_977_p2 & icmp_ln86_738_reg_1554_pp0_iter3_reg);

assign and_ln102_720_fu_1098_p2 = (xor_ln104_355_fu_1085_p2 & icmp_ln86_740_reg_1564_pp0_iter4_reg);

assign and_ln102_721_fu_1194_p2 = (xor_ln104_356_fu_1185_p2 & icmp_ln86_742_reg_1574_pp0_iter5_reg);

assign and_ln102_722_fu_1266_p2 = (xor_ln104_357_fu_1261_p2 & icmp_ln86_744_reg_1584_pp0_iter6_reg);

assign and_ln102_fu_614_p2 = (icmp_ln86_fu_434_p2 & icmp_ln86_716_fu_440_p2);

assign and_ln104_140_fu_946_p2 = (xor_ln104_reg_1646_pp0_iter3_reg & xor_ln104_345_fu_941_p2);

assign and_ln104_141_fu_641_p2 = (xor_ln104_346_fu_636_p2 & and_ln102_reg_1589);

assign and_ln104_142_fu_655_p2 = (xor_ln104_347_fu_650_p2 & and_ln104_reg_1596);

assign and_ln104_143_fu_956_p2 = (xor_ln104_348_fu_951_p2 & and_ln102_688_reg_1677);

assign and_ln104_144_fu_971_p2 = (xor_ln104_349_fu_966_p2 & and_ln104_140_fu_946_p2);

assign and_ln104_145_fu_675_p2 = (xor_ln104_353_fu_670_p2 & and_ln104_142_fu_655_p2);

assign and_ln104_fu_626_p2 = (xor_ln104_344_fu_620_p2 & icmp_ln86_fu_434_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_683_fu_1420_p2[0:0] == 1'b1) ? tmp_reg_1779 : 13'd0);

assign icmp_ln86_716_fu_440_p2 = (($signed(p_read1_int_reg) < $signed(18'd182004)) ? 1'b1 : 1'b0);

assign icmp_ln86_717_fu_446_p2 = (($signed(p_read24_int_reg) < $signed(18'd181139)) ? 1'b1 : 1'b0);

assign icmp_ln86_718_fu_452_p2 = (($signed(p_read24_int_reg) < $signed(18'd176815)) ? 1'b1 : 1'b0);

assign icmp_ln86_719_fu_458_p2 = (($signed(p_read6_int_reg) < $signed(18'd117)) ? 1'b1 : 1'b0);

assign icmp_ln86_720_fu_464_p2 = (($signed(p_read24_int_reg) < $signed(18'd173586)) ? 1'b1 : 1'b0);

assign icmp_ln86_721_fu_470_p2 = (($signed(p_read21_int_reg) < $signed(18'd261)) ? 1'b1 : 1'b0);

assign icmp_ln86_722_fu_476_p2 = (($signed(p_read5_int_reg) < $signed(18'd474)) ? 1'b1 : 1'b0);

assign icmp_ln86_723_fu_482_p2 = (($signed(p_read7_int_reg) < $signed(18'd51)) ? 1'b1 : 1'b0);

assign icmp_ln86_724_fu_488_p2 = (($signed(p_read10_int_reg) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_725_fu_494_p2 = (($signed(p_read16_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_726_fu_500_p2 = (($signed(p_read14_int_reg) < $signed(18'd28473)) ? 1'b1 : 1'b0);

assign icmp_ln86_727_fu_506_p2 = (($signed(p_read17_int_reg) < $signed(18'd72)) ? 1'b1 : 1'b0);

assign icmp_ln86_728_fu_512_p2 = (($signed(p_read9_int_reg) < $signed(18'd1256)) ? 1'b1 : 1'b0);

assign icmp_ln86_729_fu_518_p2 = (($signed(p_read26_int_reg) < $signed(18'd93697)) ? 1'b1 : 1'b0);

assign icmp_ln86_730_fu_524_p2 = (($signed(p_read18_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_731_fu_530_p2 = (($signed(p_read1_int_reg) < $signed(18'd176213)) ? 1'b1 : 1'b0);

assign icmp_ln86_732_fu_536_p2 = (($signed(p_read11_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_733_fu_542_p2 = (($signed(p_read15_int_reg) < $signed(18'd2542)) ? 1'b1 : 1'b0);

assign icmp_ln86_734_fu_548_p2 = (($signed(p_read12_int_reg) < $signed(18'd244)) ? 1'b1 : 1'b0);

assign icmp_ln86_735_fu_554_p2 = (($signed(p_read19_int_reg) < $signed(18'd72)) ? 1'b1 : 1'b0);

assign icmp_ln86_736_fu_560_p2 = (($signed(p_read8_int_reg) < $signed(18'd69)) ? 1'b1 : 1'b0);

assign icmp_ln86_737_fu_566_p2 = (($signed(p_read3_int_reg) < $signed(18'd28490)) ? 1'b1 : 1'b0);

assign icmp_ln86_738_fu_572_p2 = (($signed(p_read25_int_reg) < $signed(18'd174002)) ? 1'b1 : 1'b0);

assign icmp_ln86_739_fu_578_p2 = (($signed(p_read2_int_reg) < $signed(18'd25971)) ? 1'b1 : 1'b0);

assign icmp_ln86_740_fu_584_p2 = (($signed(p_read3_int_reg) < $signed(18'd37063)) ? 1'b1 : 1'b0);

assign icmp_ln86_741_fu_590_p2 = (($signed(p_read22_int_reg) < $signed(18'd81)) ? 1'b1 : 1'b0);

assign icmp_ln86_742_fu_596_p2 = (($signed(p_read20_int_reg) < $signed(18'd1219)) ? 1'b1 : 1'b0);

assign icmp_ln86_743_fu_602_p2 = (($signed(p_read4_int_reg) < $signed(18'd685)) ? 1'b1 : 1'b0);

assign icmp_ln86_744_fu_608_p2 = (($signed(p_read23_int_reg) < $signed(18'd203)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_434_p2 = (($signed(p_read13_int_reg) < $signed(18'd154713)) ? 1'b1 : 1'b0);

assign or_ln117_655_fu_681_p2 = (and_ln102_696_fu_665_p2 | and_ln102_693_fu_660_p2);

assign or_ln117_656_fu_746_p2 = (or_ln117_655_reg_1640 | and_ln102_702_fu_714_p2);

assign or_ln117_657_fu_762_p2 = (and_ln102_696_reg_1626 | and_ln102_689_reg_1602);

assign or_ln117_658_fu_774_p2 = (or_ln117_657_fu_762_p2 | and_ln102_703_fu_719_p2);

assign or_ln117_659_fu_788_p2 = (or_ln117_657_fu_762_p2 | and_ln102_694_fu_697_p2);

assign or_ln117_660_fu_862_p2 = (or_ln117_659_reg_1659 | and_ln102_704_fu_843_p2);

assign or_ln117_661_fu_810_p2 = (and_ln102_reg_1589_pp0_iter1_reg | and_ln102_696_reg_1626);

assign or_ln117_662_fu_878_p2 = (or_ln117_661_reg_1669 | and_ln102_705_fu_848_p2);

assign or_ln117_663_fu_890_p2 = (or_ln117_661_reg_1669 | and_ln102_695_reg_1653);

assign or_ln117_664_fu_902_p2 = (or_ln117_663_fu_890_p2 | and_ln102_706_fu_857_p2);

assign or_ln117_665_fu_916_p2 = (or_ln117_661_reg_1669 | and_ln102_690_reg_1614_pp0_iter2_reg);

assign or_ln117_666_fu_1005_p2 = (or_ln117_665_reg_1695 | and_ln102_707_fu_987_p2);

assign or_ln117_667_fu_936_p2 = (or_ln117_665_fu_916_p2 | and_ln104_145_reg_1634_pp0_iter2_reg);

assign or_ln117_668_fu_1017_p2 = (or_ln117_667_reg_1705 | and_ln102_708_fu_991_p2);

assign or_ln117_669_fu_1033_p2 = (or_ln117_667_reg_1705 | and_ln102_697_reg_1689);

assign or_ln117_670_fu_1045_p2 = (or_ln117_669_fu_1033_p2 | and_ln102_709_fu_1000_p2);

assign or_ln117_671_fu_1059_p2 = (or_ln117_667_reg_1705 | and_ln102_691_reg_1683);

assign or_ln117_672_fu_1113_p2 = (or_ln117_671_reg_1738 | and_ln102_710_fu_1094_p2);

assign or_ln117_673_fu_1079_p2 = (or_ln117_671_fu_1059_p2 | and_ln102_698_fu_982_p2);

assign or_ln117_674_fu_1125_p2 = (or_ln117_673_reg_1748 | and_ln102_711_fu_1103_p2);

assign or_ln117_675_fu_1137_p2 = (or_ln117_667_reg_1705_pp0_iter4_reg | and_ln102_688_reg_1677_pp0_iter4_reg);

assign or_ln117_676_fu_1149_p2 = (or_ln117_675_fu_1137_p2 | and_ln102_712_fu_1108_p2);

assign or_ln117_677_fu_1163_p2 = (or_ln117_675_fu_1137_p2 | and_ln102_699_fu_1090_p2);

assign or_ln117_678_fu_1209_p2 = (or_ln117_677_reg_1759 | and_ln102_713_fu_1199_p2);

assign or_ln117_679_fu_1214_p2 = (or_ln117_675_reg_1754 | and_ln102_692_reg_1720_pp0_iter5_reg);

assign or_ln117_680_fu_1225_p2 = (or_ln117_679_fu_1214_p2 | and_ln102_714_fu_1204_p2);

assign or_ln117_681_fu_1239_p2 = (or_ln117_679_fu_1214_p2 | and_ln102_700_fu_1190_p2);

assign or_ln117_682_fu_1276_p2 = (or_ln117_681_reg_1769 | and_ln102_715_fu_1271_p2);

assign or_ln117_683_fu_1420_p2 = (xor_ln104_reg_1646_pp0_iter7_reg | or_ln117_667_reg_1705_pp0_iter7_reg);

assign or_ln117_fu_724_p2 = (and_ln102_701_fu_705_p2 | and_ln102_696_reg_1626);

assign select_ln117_695_fu_751_p3 = ((or_ln117_655_reg_1640[0:0] == 1'b1) ? select_ln117_fu_738_p3 : 2'd3);

assign select_ln117_696_fu_766_p3 = ((or_ln117_656_fu_746_p2[0:0] == 1'b1) ? zext_ln117_78_fu_758_p1 : 3'd4);

assign select_ln117_697_fu_780_p3 = ((or_ln117_657_fu_762_p2[0:0] == 1'b1) ? select_ln117_696_fu_766_p3 : 3'd5);

assign select_ln117_698_fu_794_p3 = ((or_ln117_658_fu_774_p2[0:0] == 1'b1) ? select_ln117_697_fu_780_p3 : 3'd6);

assign select_ln117_699_fu_802_p3 = ((or_ln117_659_fu_788_p2[0:0] == 1'b1) ? select_ln117_698_fu_794_p3 : 3'd7);

assign select_ln117_700_fu_870_p3 = ((or_ln117_660_fu_862_p2[0:0] == 1'b1) ? zext_ln117_79_fu_867_p1 : 4'd8);

assign select_ln117_701_fu_883_p3 = ((or_ln117_661_reg_1669[0:0] == 1'b1) ? select_ln117_700_fu_870_p3 : 4'd9);

assign select_ln117_702_fu_894_p3 = ((or_ln117_662_fu_878_p2[0:0] == 1'b1) ? select_ln117_701_fu_883_p3 : 4'd10);

assign select_ln117_703_fu_908_p3 = ((or_ln117_663_fu_890_p2[0:0] == 1'b1) ? select_ln117_702_fu_894_p3 : 4'd11);

assign select_ln117_704_fu_920_p3 = ((or_ln117_664_fu_902_p2[0:0] == 1'b1) ? select_ln117_703_fu_908_p3 : 4'd12);

assign select_ln117_705_fu_928_p3 = ((or_ln117_665_fu_916_p2[0:0] == 1'b1) ? select_ln117_704_fu_920_p3 : 4'd13);

assign select_ln117_706_fu_1010_p3 = ((or_ln117_666_fu_1005_p2[0:0] == 1'b1) ? select_ln117_705_reg_1700 : 4'd14);

assign select_ln117_707_fu_1022_p3 = ((or_ln117_667_reg_1705[0:0] == 1'b1) ? select_ln117_706_fu_1010_p3 : 4'd15);

assign select_ln117_708_fu_1037_p3 = ((or_ln117_668_fu_1017_p2[0:0] == 1'b1) ? zext_ln117_80_fu_1029_p1 : 5'd16);

assign select_ln117_709_fu_1051_p3 = ((or_ln117_669_fu_1033_p2[0:0] == 1'b1) ? select_ln117_708_fu_1037_p3 : 5'd17);

assign select_ln117_710_fu_1063_p3 = ((or_ln117_670_fu_1045_p2[0:0] == 1'b1) ? select_ln117_709_fu_1051_p3 : 5'd18);

assign select_ln117_711_fu_1071_p3 = ((or_ln117_671_fu_1059_p2[0:0] == 1'b1) ? select_ln117_710_fu_1063_p3 : 5'd19);

assign select_ln117_712_fu_1118_p3 = ((or_ln117_672_fu_1113_p2[0:0] == 1'b1) ? select_ln117_711_reg_1743 : 5'd20);

assign select_ln117_713_fu_1130_p3 = ((or_ln117_673_reg_1748[0:0] == 1'b1) ? select_ln117_712_fu_1118_p3 : 5'd21);

assign select_ln117_714_fu_1141_p3 = ((or_ln117_674_fu_1125_p2[0:0] == 1'b1) ? select_ln117_713_fu_1130_p3 : 5'd22);

assign select_ln117_715_fu_1155_p3 = ((or_ln117_675_fu_1137_p2[0:0] == 1'b1) ? select_ln117_714_fu_1141_p3 : 5'd23);

assign select_ln117_716_fu_1169_p3 = ((or_ln117_676_fu_1149_p2[0:0] == 1'b1) ? select_ln117_715_fu_1155_p3 : 5'd24);

assign select_ln117_717_fu_1177_p3 = ((or_ln117_677_fu_1163_p2[0:0] == 1'b1) ? select_ln117_716_fu_1169_p3 : 5'd25);

assign select_ln117_718_fu_1218_p3 = ((or_ln117_678_fu_1209_p2[0:0] == 1'b1) ? select_ln117_717_reg_1764 : 5'd26);

assign select_ln117_719_fu_1231_p3 = ((or_ln117_679_fu_1214_p2[0:0] == 1'b1) ? select_ln117_718_fu_1218_p3 : 5'd27);

assign select_ln117_720_fu_1245_p3 = ((or_ln117_680_fu_1225_p2[0:0] == 1'b1) ? select_ln117_719_fu_1231_p3 : 5'd28);

assign select_ln117_721_fu_1253_p3 = ((or_ln117_681_fu_1239_p2[0:0] == 1'b1) ? select_ln117_720_fu_1245_p3 : 5'd29);

assign select_ln117_fu_738_p3 = ((or_ln117_fu_724_p2[0:0] == 1'b1) ? zext_ln117_fu_734_p1 : 2'd2);

assign tmp_fu_1288_p63 = 'bx;

assign tmp_fu_1288_p64 = ((or_ln117_682_fu_1276_p2[0:0] == 1'b1) ? select_ln117_721_reg_1774 : 5'd30);

assign xor_ln104_344_fu_620_p2 = (icmp_ln86_716_fu_440_p2 ^ 1'd1);

assign xor_ln104_345_fu_941_p2 = (icmp_ln86_717_reg_1436_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_346_fu_636_p2 = (icmp_ln86_718_reg_1442 ^ 1'd1);

assign xor_ln104_347_fu_650_p2 = (icmp_ln86_719_reg_1448 ^ 1'd1);

assign xor_ln104_348_fu_951_p2 = (icmp_ln86_720_reg_1454_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_349_fu_966_p2 = (icmp_ln86_721_reg_1460_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_350_fu_692_p2 = (icmp_ln86_722_reg_1466_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_351_fu_823_p2 = (icmp_ln86_723_reg_1472_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_352_fu_828_p2 = (icmp_ln86_724_reg_1478_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_353_fu_670_p2 = (icmp_ln86_725_reg_1484 ^ 1'd1);

assign xor_ln104_354_fu_977_p2 = (icmp_ln86_726_reg_1490_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_355_fu_1085_p2 = (icmp_ln86_727_reg_1496_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_356_fu_1185_p2 = (icmp_ln86_728_reg_1502_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_357_fu_1261_p2 = (icmp_ln86_729_reg_1508_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_687_p2 = (icmp_ln86_reg_1431_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_729_p2 = (1'd1 ^ and_ln102_696_reg_1626);

assign zext_ln117_78_fu_758_p1 = select_ln117_695_fu_751_p3;

assign zext_ln117_79_fu_867_p1 = select_ln117_699_reg_1664;

assign zext_ln117_80_fu_1029_p1 = select_ln117_707_fu_1022_p3;

assign zext_ln117_fu_734_p1 = xor_ln117_fu_729_p2;

endmodule //conifer_jettag_accelerator_decision_function_27
