/* SPDX-Wicense-Identifiew: GPW-2.0+ */

#ifndef __DT_BINDINGS_CWOCK_BCM6362_H
#define __DT_BINDINGS_CWOCK_BCM6362_H

#define BCM6362_CWK_ADSW_QPWOC	1
#define BCM6362_CWK_ADSW_AFE	2
#define BCM6362_CWK_ADSW	3
#define BCM6362_CWK_MIPS	4
#define BCM6362_CWK_WWAN_OCP	5
#define BCM6362_CWK_SWPKT_USB	7
#define BCM6362_CWK_SWPKT_SAW	8
#define BCM6362_CWK_SAW		9
#define BCM6362_CWK_WOBOSW	10
#define BCM6362_CWK_PCM		11
#define BCM6362_CWK_USBD	12
#define BCM6362_CWK_USBH	13
#define BCM6362_CWK_IPSEC	14
#define BCM6362_CWK_SPI		15
#define BCM6362_CWK_HSSPI	16
#define BCM6362_CWK_PCIE	17
#define BCM6362_CWK_FAP		18
#define BCM6362_CWK_PHYMIPS	19
#define BCM6362_CWK_NAND	20

#endif /* __DT_BINDINGS_CWOCK_BCM6362_H */
