
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Design  Scenario turbo_mode::ss0p72vm40c (Mode turbo_mode Corner ss0p72vm40c)
Warning: Current dominant scenario turbo_mode::ss0p72vm40c for timing driven route  is different from dominant scenario for the previous timing driven route which is func_mode::ss0p72v125c. (ZRT-647)
Generating Timing information  ... Done
[End of Generating Timing Information] Elapsed real time: 0:00:01 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 15637 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule rm_leaf equivalent to default rule
Warning: The step 0.037 of vertical track TRACK_0 is less than the pitch 0.074 of layer M1. (ZRT-642)
Warning: 3134 vertical tracks are found in area (0, 0, 117.07, 116.6) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.98 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDLVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_LVLUBUF_IY2V1_3/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDLVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDLVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_U_0P5/A1 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDLVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_FSDPQ_V2LP_2/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_FSDPQ_V2LP_1/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_1/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_FSDPQ_V2LP_2/Q has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_TIE0_PV1ECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_LVLUBUF_IY2_2/VDDL has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDLVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   81  Alloctr   82  Proc    8 
[End of Read DB] Total (MB): Used   88  Alloctr   90  Proc 15645 
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,117.07um,116.60um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.074um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 0.6um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   94  Alloctr   96  Proc 15645 
Net statistics:
Total number of nets     = 13923
Number of nets to route  = 13817
Number of single or zero port nets = 50
Number of nets with min-layer-mode soft = 108
Number of nets with min-layer-mode soft-cost-medium = 108
Number of nets with max-layer-mode hard = 108
2 nets are partially connected,
 of which 1 are detail routed and 1 are global routed.
13871 nets are fully connected,
 of which 56 are detail routed and 13763 are global routed.
15 nets have non-default rule rm_2w2s
	 15 non-user-specified nets, 15 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 13817, Total Half Perimeter Wire Length (HPWL) 92596 microns
HPWL   0 ~   50 microns: Net Count    13629	Total HPWL        77779 microns
HPWL  50 ~  100 microns: Net Count      160	Total HPWL        11493 microns
HPWL 100 ~  200 microns: Net Count       26	Total HPWL         2856 microns
HPWL 200 ~  300 microns: Net Count        2	Total HPWL          467 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   94  Alloctr  101  Proc 15645 
Number of partitions: 1 (1 x 1)
Size of partitions: 195 gCells x 195 gCells
Average gCell capacity  0.29	 on layer (1)	 M1
Average gCell capacity  8.95	 on layer (2)	 M2
Average gCell capacity  7.78	 on layer (3)	 M3
Average gCell capacity  7.72	 on layer (4)	 M4
Average gCell capacity  4.71	 on layer (5)	 M5
Average gCell capacity  4.73	 on layer (6)	 M6
Average gCell capacity  4.74	 on layer (7)	 M7
Average gCell capacity  3.90	 on layer (8)	 M8
Average gCell capacity  4.22	 on layer (9)	 M9
Average gCell capacity  0.98	 on layer (10)	 MRDL
Average number of tracks per gCell 8.19	 on layer (1)	 M1
Average number of tracks per gCell 9.97	 on layer (2)	 M2
Average number of tracks per gCell 8.12	 on layer (3)	 M3
Average number of tracks per gCell 8.09	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 4.99	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 4.99	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 0.99	 on layer (10)	 MRDL
Number of gCells = 380250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Congestion Map] Total (MB): Used  102  Alloctr  108  Proc 15645 
Number of partitions: 1 (1 x 1)
Size of partitions: 195 gCells x 195 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  103  Alloctr  109  Proc 15645 
Number of user frozen nets = 0
Timing criticality report: total 279 (2.00)% critical nets.
   Number of criticality 1 nets = 142 (1.02)%
   Number of criticality 2 nets = 10 (0.07)%
   Number of criticality 3 nets = 10 (0.07)%
   Number of criticality 4 nets = 5 (0.04)%
   Number of criticality 5 nets = 7 (0.05)%
   Number of criticality 6 nets = 6 (0.04)%
   Number of criticality 7 nets = 99 (0.71)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   13  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  111  Proc 15645 
Number of partitions: 1 (1 x 1)
Size of partitions: 195 gCells x 195 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  178  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  281  Alloctr  287  Proc 15645 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 195 gCells x 195 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
[rtAllBotParts] Elapsed real time: 0:00:02 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used    7  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  288  Alloctr  293  Proc 15645 
Initial. Routing result:
Initial. Both Dirs: Overflow =   555 Max = 6 GRCs =   655 (0.86%)
Initial. H routing: Overflow =   434 Max = 6 (GRCs =  1) GRCs =   455 (1.20%)
Initial. V routing: Overflow =   120 Max = 3 (GRCs =  7) GRCs =   200 (0.53%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   433 Max = 6 (GRCs =  1) GRCs =   453 (1.19%)
Initial. M3         Overflow =   120 Max = 3 (GRCs =  7) GRCs =   199 (0.52%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       20.2 27.5 7.39 19.1 3.15 8.33 5.54 3.58 2.76 0.95 0.89 0.26 0.09 0.07
M3       15.5 15.7 17.3 19.6 2.20 14.5 8.43 3.45 2.40 0.00 0.51 0.08 0.02 0.02
M4       65.7 20.4 3.64 6.45 0.73 2.16 0.49 0.22 0.10 0.00 0.03 0.00 0.00 0.00
M5       70.4 24.2 1.08 4.03 0.00 0.03 0.12 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M6       92.4 6.26 0.60 0.62 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       98.1 1.81 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00
M9       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    76.2 9.61 3.00 5.00 0.61 2.51 1.46 0.73 0.53 0.10 0.14 0.03 0.01 0.01


Initial. Total Wire Length = 87639.81
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 32164.23
Initial. Layer M3 wire length = 38333.80
Initial. Layer M4 wire length = 7731.33
Initial. Layer M5 wire length = 7326.80
Initial. Layer M6 wire length = 1674.10
Initial. Layer M7 wire length = 409.54
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 80786
Initial. Via VIA12SQ_C count = 36032
Initial. Via VIA23SQ_C count = 41860
Initial. Via VIA34SQ_C count = 1879
Initial. Via VIA45SQ count = 864
Initial. Via VIA56SQ count = 127
Initial. Via VIA67SQ_C count = 20
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 2
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Aug 11 17:25:09 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  288  Alloctr  294  Proc 15645 
phase1. Routing result:
phase1. Both Dirs: Overflow =   389 Max = 8 GRCs =   272 (0.36%)
phase1. H routing: Overflow =   385 Max = 8 (GRCs =  1) GRCs =   263 (0.69%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  9) GRCs =     9 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   384 Max = 8 (GRCs =  1) GRCs =   262 (0.69%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  9) GRCs =     9 (0.02%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       20.1 27.7 7.44 19.3 3.11 8.36 5.46 3.57 2.93 1.02 0.44 0.19 0.12 0.08
M3       15.4 15.6 17.0 19.7 2.15 14.7 8.72 3.63 2.65 0.00 0.11 0.00 0.00 0.00
M4       63.5 20.5 4.17 7.06 0.80 2.71 0.68 0.33 0.13 0.00 0.03 0.00 0.00 0.00
M5       68.8 25.0 1.34 4.42 0.00 0.12 0.18 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M6       92.1 6.55 0.64 0.68 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       98.0 2.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.9 0.06 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00
M9       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.8 9.76 3.07 5.13 0.61 2.60 1.50 0.75 0.57 0.10 0.06 0.02 0.01 0.01


phase1. Total Wire Length = 87832.44
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 31540.35
phase1. Layer M3 wire length = 37940.75
phase1. Layer M4 wire length = 8396.49
phase1. Layer M5 wire length = 7731.03
phase1. Layer M6 wire length = 1759.43
phase1. Layer M7 wire length = 449.99
phase1. Layer M8 wire length = 14.40
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 81693
phase1. Via VIA12SQ_C count = 36032
phase1. Via VIA23SQ_C count = 42070
phase1. Via VIA34SQ_C count = 2402
phase1. Via VIA45SQ count = 1014
phase1. Via VIA56SQ count = 143
phase1. Via VIA67SQ_C count = 26
phase1. Via VIA78SQ_C count = 4
phase1. Via VIA89_C count = 2
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Aug 11 17:25:10 2025
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 4 (2 x 2)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  289  Alloctr  294  Proc 15645 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       21.2 34.7 9.61 23.2 2.97 6.06 1.75 0.21 0.09 0.00 0.14 0.00 0.00 0.00
M3       15.8 16.9 18.7 20.1 2.17 14.0 7.88 3.04 1.17 0.00 0.04 0.00 0.00 0.00
M4       63.2 20.5 4.26 7.18 0.79 2.79 0.70 0.33 0.13 0.00 0.03 0.00 0.00 0.00
M5       68.7 25.1 1.34 4.43 0.00 0.14 0.18 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M6       92.1 6.55 0.64 0.68 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       98.0 2.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.9 0.06 0.00 0.01 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00
M9       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.9 10.5 3.46 5.57 0.59 2.30 1.05 0.36 0.14 0.00 0.02 0.00 0.00 0.00


phase2. Total Wire Length = 87897.80
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 31485.93
phase2. Layer M3 wire length = 37943.70
phase2. Layer M4 wire length = 8490.86
phase2. Layer M5 wire length = 7753.49
phase2. Layer M6 wire length = 1759.43
phase2. Layer M7 wire length = 449.99
phase2. Layer M8 wire length = 14.40
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 81851
phase2. Via VIA12SQ_C count = 36032
phase2. Via VIA23SQ_C count = 42144
phase2. Via VIA34SQ_C count = 2477
phase2. Via VIA45SQ count = 1023
phase2. Via VIA56SQ count = 143
phase2. Via VIA67SQ_C count = 26
phase2. Via VIA78SQ_C count = 4
phase2. Via VIA89_C count = 2
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used  197  Alloctr  200  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  289  Alloctr  294  Proc 15645 

Congestion utilization per direction:
Average vertical track utilization   = 12.74 %
Peak    vertical track utilization   = 60.00 %
Average horizontal track utilization = 11.16 %
Peak    horizontal track utilization = 55.56 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used  190  Alloctr  194  Proc    0 
[End of Global Routing] Total (MB): Used  282  Alloctr  288  Proc 15645 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -85  Alloctr  -91  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 15645 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -85  Alloctr  -91  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 15645 

****************************************
Report : congestion
Design : fpu_mul
Version: T-2022.03-SP4
Date   : Mon Aug 11 17:25:11 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
M2        |       1 |     1 |       1  ( 0.00%) |       1
M3        |       0 |     0 |       0  ( 0.00%) |       0
M4        |       0 |     0 |       0  ( 0.00%) |       0
M5        |       0 |     0 |       0  ( 0.00%) |       0
M6        |       0 |     0 |       0  ( 0.00%) |       0
M7        |       0 |     0 |       0  ( 0.00%) |       0
M8        |       0 |     0 |       0  ( 0.00%) |       0
M9        |       0 |     0 |       0  ( 0.00%) |       0
MRDL      |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       1 |     1 |       1  ( 0.00%) |       1
H routing |       1 |     1 |       1  ( 0.00%) |       1
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
