Final Output Screen:


![Datasheet](https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/project_5_RealTerm_io.png)


First line consists of input and second line dislpays the output.