INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_DDS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prueba_DDS_tb'
