

================================================================
== Vivado HLS Report for 'bitset_next'
================================================================
* Date:           Mon Jul 14 21:51:13 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      4.69|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.69ns
ST_1: r_bucket_read [1/1] 0.00ns
._crit_edge:0  %r_bucket_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r_bucket)

ST_1: r_bucket_index_read [1/1] 0.00ns
._crit_edge:1  %r_bucket_index_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bucket_index)

ST_1: r_bit_read [1/1] 0.00ns
._crit_edge:2  %r_bit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r_bit)

ST_1: p_read_1 [1/1] 0.00ns
._crit_edge:3  %p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

ST_1: tmp [1/1] 0.00ns
._crit_edge:4  %tmp = trunc i8 %r_bucket_index_read to i2

ST_1: tmp_1 [1/1] 2.05ns
._crit_edge:5  %tmp_1 = add i32 %r_bucket_read, -1

ST_1: bus_assign [1/1] 0.77ns
._crit_edge:6  %bus_assign = and i32 %tmp_1, %r_bucket_read

ST_1: tmp_3 [1/1] 1.60ns
._crit_edge:7  %tmp_3 = icmp eq i32 %bus_assign, 0

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:8  br i1 %tmp_3, label %.preheader, label %0

ST_1: tmp_25_1 [1/1] 0.82ns
.preheader:0  %tmp_25_1 = icmp eq i2 %tmp, 0

ST_1: stg_13 [1/1] 1.33ns
.preheader:1  br i1 %tmp_25_1, label %2, label %.loopexit

ST_1: tmp_27_1 [1/1] 1.60ns
:0  %tmp_27_1 = icmp eq i32 %p_read_1, 0

ST_1: stg_15 [1/1] 1.33ns
:1  br i1 %tmp_27_1, label %.loopexit, label %1

ST_1: tmp_i1 [1/1] 3.36ns
:0  %tmp_i1 = call fastcc zeroext i5 @_bsf32_hw(i32 %p_read_1) nounwind

ST_1: agg_result_bit_write_assign_trunc3_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc3_ext = zext i5 %tmp_i1 to i8

ST_1: stg_18 [1/1] 1.33ns
:2  br label %.loopexit


 <State 2>: 4.69ns
ST_2: tmp_i [1/1] 3.36ns
:0  %tmp_i = call fastcc zeroext i5 @_bsf32_hw(i32 %bus_assign) nounwind

ST_2: agg_result_bit_write_assign_trunc_ext [1/1] 0.00ns
:1  %agg_result_bit_write_assign_trunc_ext = zext i5 %tmp_i to i8

ST_2: stg_21 [1/1] 1.33ns
:2  br label %.loopexit

ST_2: agg_result_bucket_write_assign [1/1] 0.00ns
.loopexit:0  %agg_result_bucket_write_assign = phi i32 [ %p_read_1, %1 ], [ %bus_assign, %0 ], [ 0, %.preheader ], [ %p_read_1, %2 ]

ST_2: agg_result_end_write_assign [1/1] 0.00ns
.loopexit:1  %agg_result_end_write_assign = phi i1 [ false, %1 ], [ false, %0 ], [ true, %.preheader ], [ true, %2 ]

ST_2: agg_result_bucket_index_write_assign [1/1] 0.00ns
.loopexit:2  %agg_result_bucket_index_write_assign = phi i2 [ 1, %1 ], [ %tmp, %0 ], [ -2, %.preheader ], [ -2, %2 ]

ST_2: agg_result_bit_write_assign [1/1] 0.00ns
.loopexit:3  %agg_result_bit_write_assign = phi i8 [ %agg_result_bit_write_assign_trunc3_ext, %1 ], [ %agg_result_bit_write_assign_trunc_ext, %0 ], [ %r_bit_read, %.preheader ], [ %r_bit_read, %2 ]

ST_2: agg_result_bucket_index_write_assign_cast [1/1] 0.00ns
.loopexit:4  %agg_result_bucket_index_write_assign_cast = zext i2 %agg_result_bucket_index_write_assign to i8

ST_2: mrv [1/1] 0.00ns
.loopexit:5  %mrv = insertvalue { i8, i8, i32, i1 } undef, i8 %agg_result_bit_write_assign, 0

ST_2: mrv_1 [1/1] 0.00ns
.loopexit:6  %mrv_1 = insertvalue { i8, i8, i32, i1 } %mrv, i8 %agg_result_bucket_index_write_assign_cast, 1

ST_2: mrv_2 [1/1] 0.00ns
.loopexit:7  %mrv_2 = insertvalue { i8, i8, i32, i1 } %mrv_1, i32 %agg_result_bucket_write_assign, 2

ST_2: mrv_3 [1/1] 0.00ns
.loopexit:8  %mrv_3 = insertvalue { i8, i8, i32, i1 } %mrv_2, i1 %agg_result_end_write_assign, 3

ST_2: stg_31 [1/1] 0.00ns
.loopexit:9  ret { i8, i8, i32, i1 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f92b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f85c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bucket_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f8ec0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_bucket]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f82f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_bucket_read                             (read       ) [ 000]
r_bucket_index_read                       (read       ) [ 000]
r_bit_read                                (read       ) [ 011]
p_read_1                                  (read       ) [ 011]
tmp                                       (trunc      ) [ 011]
tmp_1                                     (add        ) [ 000]
bus_assign                                (and        ) [ 011]
tmp_3                                     (icmp       ) [ 011]
stg_11                                    (br         ) [ 000]
tmp_25_1                                  (icmp       ) [ 010]
stg_13                                    (br         ) [ 011]
tmp_27_1                                  (icmp       ) [ 010]
stg_15                                    (br         ) [ 011]
tmp_i1                                    (call       ) [ 000]
agg_result_bit_write_assign_trunc3_ext    (zext       ) [ 011]
stg_18                                    (br         ) [ 011]
tmp_i                                     (call       ) [ 000]
agg_result_bit_write_assign_trunc_ext     (zext       ) [ 000]
stg_21                                    (br         ) [ 000]
agg_result_bucket_write_assign            (phi        ) [ 011]
agg_result_end_write_assign               (phi        ) [ 011]
agg_result_bucket_index_write_assign      (phi        ) [ 011]
agg_result_bit_write_assign               (phi        ) [ 011]
agg_result_bucket_index_write_assign_cast (zext       ) [ 000]
mrv                                       (insertvalue) [ 000]
mrv_1                                     (insertvalue) [ 000]
mrv_2                                     (insertvalue) [ 000]
mrv_3                                     (insertvalue) [ 000]
stg_31                                    (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_bit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_bucket_index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bucket_index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_bucket">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_bucket"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_bsf32_hw"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="r_bucket_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bucket_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="r_bucket_index_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bucket_index_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="r_bit_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_bit_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="agg_result_bucket_write_assign_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_bucket_write_assign (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="agg_result_bucket_write_assign_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="1"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="4" bw="1" slack="1"/>
<pin id="64" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="32" slack="1"/>
<pin id="66" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bucket_write_assign/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="agg_result_end_write_assign_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_end_write_assign (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="agg_result_end_write_assign_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="1" slack="1"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="1" slack="1"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_end_write_assign/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="agg_result_bucket_index_write_assign_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_bucket_index_write_assign (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="agg_result_bucket_index_write_assign_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="2" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="4" bw="2" slack="1"/>
<pin id="99" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="2" slack="1"/>
<pin id="101" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bucket_index_write_assign/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="agg_result_bit_write_assign_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_bit_write_assign (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="agg_result_bit_write_assign_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="4" bw="8" slack="1"/>
<pin id="115" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="8" slack="1"/>
<pin id="117" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_bit_write_assign/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_i1_p_bsf32_hw_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_i_p_bsf32_hw_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bus_assign_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bus_assign/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_25_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_27_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="agg_result_bit_write_assign_trunc3_ext_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bit_write_assign_trunc3_ext/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="agg_result_bit_write_assign_trunc_ext_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bit_write_assign_trunc_ext/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="agg_result_bucket_index_write_assign_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_bucket_index_write_assign_cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="49" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="49" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="49" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mrv_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="49" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="49" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="r_bit_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_bit_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_read_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="219" class="1005" name="bus_assign_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_assign "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_3_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="agg_result_bit_write_assign_trunc3_ext_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_bit_write_assign_trunc3_ext "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="54" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="84"><net_src comp="69" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="69" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="69" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="88" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="88" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="105"><net_src comp="88" pin="1"/><net_sink comp="93" pin=6"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="48" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="36" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="30" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="131" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="48" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="120" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="126" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="177"><net_src comp="93" pin="8"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="109" pin="8"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="174" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="58" pin="8"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="74" pin="8"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="42" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="109" pin=6"/></net>

<net id="211"><net_src comp="48" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="217"><net_src comp="131" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="222"><net_src comp="141" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="228"><net_src comp="147" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="165" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		bus_assign : 1
		tmp_3 : 1
		stg_11 : 2
		tmp_25_1 : 1
		stg_13 : 2
		stg_15 : 1
		agg_result_bit_write_assign_trunc3_ext : 1
	State 2
		agg_result_bit_write_assign_trunc_ext : 1
		agg_result_bucket_write_assign : 1
		agg_result_end_write_assign : 1
		agg_result_bucket_index_write_assign : 1
		agg_result_bit_write_assign : 2
		agg_result_bucket_index_write_assign_cast : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		stg_31 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|    add   |                   tmp_1_fu_135                   |    0    |    32   |
|----------|--------------------------------------------------|---------|---------|
|    and   |                 bus_assign_fu_141                |    0    |    32   |
|----------|--------------------------------------------------|---------|---------|
|          |                   tmp_3_fu_147                   |    0    |    11   |
|   icmp   |                  tmp_25_1_fu_153                 |    0    |    1    |
|          |                  tmp_27_1_fu_159                 |    0    |    11   |
|----------|--------------------------------------------------|---------|---------|
|   call   |             tmp_i1_p_bsf32_hw_fu_120             |    10   |    0    |
|          |              tmp_i_p_bsf32_hw_fu_126             |    10   |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |             r_bucket_read_read_fu_30             |    0    |    0    |
|   read   |          r_bucket_index_read_read_fu_36          |    0    |    0    |
|          |               r_bit_read_read_fu_42              |    0    |    0    |
|          |                p_read_1_read_fu_48               |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   trunc  |                    tmp_fu_131                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |   agg_result_bit_write_assign_trunc3_ext_fu_165  |    0    |    0    |
|   zext   |   agg_result_bit_write_assign_trunc_ext_fu_169   |    0    |    0    |
|          | agg_result_bucket_index_write_assign_cast_fu_174 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |                    mrv_fu_178                    |    0    |    0    |
|insertvalue|                   mrv_1_fu_184                   |    0    |    0    |
|          |                   mrv_2_fu_190                   |    0    |    0    |
|          |                   mrv_3_fu_196                   |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    20   |    87   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|      agg_result_bit_write_assign_reg_106     |    8   |
|agg_result_bit_write_assign_trunc3_ext_reg_235|    8   |
|  agg_result_bucket_index_write_assign_reg_88 |    2   |
|     agg_result_bucket_write_assign_reg_54    |   32   |
|      agg_result_end_write_assign_reg_69      |    1   |
|              bus_assign_reg_219              |   32   |
|               p_read_1_reg_208               |   32   |
|              r_bit_read_reg_202              |    8   |
|                 tmp_3_reg_225                |    1   |
|                  tmp_reg_214                 |    2   |
+----------------------------------------------+--------+
|                     Total                    |   126  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
|      agg_result_end_write_assign_reg_69     |  p0  |   2  |   1  |    2   |
| agg_result_bucket_index_write_assign_reg_88 |  p0  |   2  |   2  |    4   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    6   ||  1.546  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   20   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   146  |   87   |
+-----------+--------+--------+--------+
