Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jun 23 22:13:40 2021
| Host         : DESKTOP-S596RDD running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file conv_simple_control_sets_placed.rpt
| Design       : conv_simple
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           19 |
| No           | No                    | Yes                    |             702 |          184 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             211 |           84 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CONTROL/valid_i_1_n_0                      | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CONTROL/i                                  | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | CONTROL/valid                              | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[2].conv_single/PE[2].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[3].conv_single/PE[4].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CONV_SINGLE[4].conv_single/PE[0].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[4].conv_single/PE[1].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CONV_SINGLE[4].conv_single/PE[2].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[4].conv_single/PE[3].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[4].conv_single/PE[4].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[2].conv_single/PE[4].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CONV_SINGLE[0].conv_single/PE[0].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[1].conv_single/PE[4].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[2].conv_single/PE[3].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[3].conv_single/PE[3].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CONV_SINGLE[1].conv_single/PE[1].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[1].conv_single/PE[2].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[3].conv_single/PE[1].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[2].conv_single/PE[1].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[1].conv_single/PE[0].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[1].conv_single/PE[3].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[2].conv_single/PE[0].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[3].conv_single/PE[2].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[3].conv_single/PE[0].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[0].conv_single/PE[2].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[0].conv_single/PE[1].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONV_SINGLE[0].conv_single/PE[4].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CONV_SINGLE[0].conv_single/PE[3].pe/weight | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                            |                                           |               20 |            134 |         6.70 |
|  clk_IBUF_BUFG |                                            | CONV_SINGLE[4].conv_single/PE[4].pe/rst_n |              184 |            702 |         3.82 |
+----------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


