
            project_open "./projects/DE0_NANO"
            set_global_assignment -name IP_TOOL_NAME "Virtual JTAG Intel FPGA IP"   
            set_global_assignment -name IP_TOOL_VERSION "13.1"         
            set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone IV E}"
            set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "sld_virtual_jtag.v"]
            set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "sld_virtual_jtag_basic.v"]
            