
---------- Begin Simulation Statistics ----------
final_tick                               1260455127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703544                       # Number of bytes of host memory used
host_op_rate                                    64834                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22223.27                       # Real time elapsed on the host
host_tick_rate                               56717803                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436617260                       # Number of instructions simulated
sim_ops                                    1440821017                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.260455                       # Number of seconds simulated
sim_ticks                                1260455127500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.630482                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179277642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209361944                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13103300                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278037287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23729337                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24871196                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1141859                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353753092                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188988                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8593627                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547885                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47636162                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88322020                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561031                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664609                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2334485491                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564863                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.414367                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1745411467     74.77%     74.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    338458251     14.50%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81968099      3.51%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79579119      3.41%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27236169      1.17%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3284609      0.14%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5305519      0.23%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5606096      0.24%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47636162      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2334485491                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143840                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932588                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173236                       # Number of loads committed
system.cpu0.commit.membars                    4203737                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203746      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069720     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273515     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185914     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664609                       # Class of committed instruction
system.cpu0.commit.refs                     558459464                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561031                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664609                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.906793                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.906793                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            500197790                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4561449                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176936726                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1428562770                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836979095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998264749                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8606939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12435989                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7289813                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353753092                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258219455                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1505759231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4106013                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1451210040                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26233246                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140915                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         832462091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203006979                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2351338386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.864102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1303426896     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               781565189     33.24%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162583862      6.91%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82387040      3.50%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11979316      0.51%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6980926      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309744      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101758      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3655      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2351338386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      159071012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8727766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340432388                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555753                       # Inst execution rate
system.cpu0.iew.exec_refs                   604863239                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161891715                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              389686655                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440616426                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106459                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5251160                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162514754                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1406921889                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442971524                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9773425                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1395168005                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2081813                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19069513                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8606939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23625719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       231641                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26380778                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37227                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13155                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6749164                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35443190                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9228526                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13155                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       758007                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7969759                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                621612874                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1382687740                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855196                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531600590                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.550782                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1382797433                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1712701184                       # number of integer regfile reads
system.cpu0.int_regfile_writes              890226319                       # number of integer regfile writes
system.cpu0.ipc                              0.524441                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524441                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205669      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            780303968     55.54%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834140      0.84%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100437      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446575208     31.79%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159921938     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1404941431                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     74                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                145                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                95                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3147539                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002240                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 587023     18.65%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2023973     64.30%     82.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               536540     17.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1403883227                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5164627238                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1382687671                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1495191168                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1400611506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1404941431                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310383                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88257276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           258597                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19095414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2351338386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597507                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1330634157     56.59%     56.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717124309     30.50%     87.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249503685     10.61%     97.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38853992      1.65%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9132308      0.39%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1911380      0.08%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3364267      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             538262      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             276026      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2351338386                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559646                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17083282                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4299905                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440616426                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162514754                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1905                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2510409398                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10501128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              430973685                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204288                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14784617                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               848366293                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22032420                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50591                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1742264421                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1419628855                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          920573824                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992679046                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33091333                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8606939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70327314                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75369531                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1742264364                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        385109                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5921                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31879794                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5920                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3693811869                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2830866341                       # The number of ROB writes
system.cpu0.timesIdled                       20786880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.421886                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21359863                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23622448                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2826794                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31528123                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1085859                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1116437                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30578                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36302357                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47843                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2002021                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117409                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4335347                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18501033                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120056229                       # Number of instructions committed
system.cpu1.commit.committedOps             122156408                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    510335448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239365                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.004490                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    462660614     90.66%     90.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23176905      4.54%     95.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7920113      1.55%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6931158      1.36%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1875259      0.37%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       836144      0.16%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2218085      0.43%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       381823      0.07%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4335347      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    510335448                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797715                       # Number of function calls committed.
system.cpu1.commit.int_insts                116593707                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174439                       # Number of loads committed
system.cpu1.commit.membars                    4200123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200123      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76661583     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274436     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020122      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122156408                       # Class of committed instruction
system.cpu1.commit.refs                      41294570                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120056229                       # Number of Instructions Simulated
system.cpu1.committedOps                    122156408                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.290047                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.290047                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            414328849                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               871603                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20167344                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147429211                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26302266                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66082163                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2004284                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2126945                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5275223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36302357                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23557767                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    484979718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               300073                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154130891                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5658114                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070484                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26184009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22445722                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299256                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         513992785                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.739191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               415094513     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63037642     12.26%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19630509      3.82%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12495251      2.43%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2715542      0.53%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  536106      0.10%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  480384      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     566      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           513992785                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1054065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2122253                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30904142                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.262283                       # Inst execution rate
system.cpu1.iew.exec_refs                    45979614                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11531149                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              336033437                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34995825                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100631                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1952170                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11923674                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140600124                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34448465                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1858544                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135087872                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2150518                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11811560                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2004284                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16343477                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       126948                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1110564                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28888                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2960                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16393                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4821386                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       803543                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2960                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545873                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1576380                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79659945                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133523833                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840240                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66933466                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259246                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133608059                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171199263                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90103059                       # number of integer regfile writes
system.cpu1.ipc                              0.233098                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233098                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200224      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86227458     62.96%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37011874     27.03%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9506711      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136946416                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2987823                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021817                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 666762     22.32%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1871999     62.65%     84.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               449059     15.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135734000                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         791134629                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133523821                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159046173                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134299273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136946416                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300851                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18443715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           261216                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           176                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7675058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    513992785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.266436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761994                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          432472655     84.14%     84.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49961523      9.72%     93.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19019263      3.70%     97.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6141426      1.19%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3871732      0.75%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             964120      0.19%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             912337      0.18%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             457293      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             192436      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      513992785                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.265891                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13897327                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1408681                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34995825                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11923674                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       515046850                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2005856040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              369965158                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81683219                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14266074                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29908639                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7842199                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                96293                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184374986                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145091015                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97662000                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66546135                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23169677                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2004284                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45542178                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15978781                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184374974                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26391                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29769433                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   646657347                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284983561                       # The number of ROB writes
system.cpu1.timesIdled                          53218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21161855                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             18714972                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            42637878                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             831753                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3823428                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21263776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42420033                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       563860                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       140805                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76460292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5990233                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152980951                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6131038                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18119280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3812714                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17343431                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3142536                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3142527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18119282                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63681839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63681839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1604769344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1604769344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21263887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21263887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21263887                       # Request fanout histogram
system.membus.respLayer1.occupancy       108987642585                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61893753172                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       583396500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   911659554.454128                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       228500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2296182000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1255204559000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5250568500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227571949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227571949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227571949                       # number of overall hits
system.cpu0.icache.overall_hits::total      227571949                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30647504                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30647504                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30647504                       # number of overall misses
system.cpu0.icache.overall_misses::total     30647504                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 419806657995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 419806657995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 419806657995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 419806657995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258219453                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258219453                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258219453                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258219453                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118688                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118688                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118688                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118688                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13697.906948                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13697.906948                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13697.906948                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13697.906948                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          414                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.794118                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          414                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29662753                       # number of writebacks
system.cpu0.icache.writebacks::total         29662753                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       984713                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       984713                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       984713                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       984713                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29662791                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29662791                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29662791                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29662791                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 380175601996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 380175601996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 380175601996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 380175601996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114874                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114874                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114874                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114874                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12816.582297                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12816.582297                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12816.582297                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12816.582297                       # average overall mshr miss latency
system.cpu0.icache.replacements              29662753                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227571949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227571949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30647504                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30647504                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 419806657995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 419806657995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258219453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258219453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118688                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118688                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13697.906948                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13697.906948                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       984713                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       984713                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29662791                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29662791                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 380175601996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 380175601996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114874                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114874                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12816.582297                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12816.582297                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992105                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257234410                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29662755                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.671966                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992105                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        546101693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       546101693                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481996003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481996003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481996003                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481996003                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78148182                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78148182                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78148182                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78148182                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2090545999019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2090545999019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2090545999019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2090545999019                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560144185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560144185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560144185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560144185                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139514                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26751.050959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26751.050959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26751.050959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26751.050959                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15438850                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       781903                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           269065                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.379629                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.916302                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43786407                       # number of writebacks
system.cpu0.dcache.writebacks::total         43786407                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35275052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35275052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35275052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35275052                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42873130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42873130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42873130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42873130                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 787156343923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 787156343923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 787156343923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 787156343923                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076539                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076539                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076539                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076539                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18360.132417                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18360.132417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18360.132417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18360.132417                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43786407                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    350118809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      350118809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58843311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58843311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1307271916000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1307271916000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408962120                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408962120                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.143885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.143885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22216.151569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22216.151569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21289905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21289905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37553406                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37553406                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 605488365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 605488365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091826                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16123.394120                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16123.394120                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131877194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131877194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19304871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19304871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 783274083019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 783274083019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182065                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182065                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.127693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.127693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40573.909197                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40573.909197                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13985147                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13985147                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5319724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5319724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 181667978423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 181667978423                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34149.887931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34149.887931                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    127153000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    127153000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.457433                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.457433                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70640.555556                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70640.555556                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       801500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       801500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003812                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53433.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       562500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       562500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035382                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035382                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4105.839416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4105.839416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       429500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       429500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3205.223881                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3205.223881                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92274137999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92274137999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100938.938344                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100938.938344                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91359979999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91359979999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99938.938344                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99938.938344                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999331                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526974267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43787000                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.034948                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999331                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168291598                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168291598                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29383493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40624611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              868129                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70937827                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29383493                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40624611                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61594                       # number of overall hits
system.l2.overall_hits::.cpu1.data             868129                       # number of overall hits
system.l2.overall_hits::total                70937827                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            279295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3160459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2090249                       # number of demand (read+write) misses
system.l2.demand_misses::total                5535296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           279295                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3160459                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5293                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2090249                       # number of overall misses
system.l2.overall_misses::total               5535296                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  23828771961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 356294573519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    533919496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 253384999015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     634042263991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  23828771961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 356294573519                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    533919496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 253384999015                       # number of overall miss cycles
system.l2.overall_miss_latency::total    634042263991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29662788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43785070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2958378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76473123                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29662788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43785070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2958378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76473123                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.079133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.706552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.079133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.706552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072382                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85317.574468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112735.072190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100872.755715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121222.399348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114545.322236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85317.574468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112735.072190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100872.755715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121222.399348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114545.322236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2930972                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     81969                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.757079                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15303113                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3812714                       # number of writebacks
system.l2.writebacks::total                   3812714                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         321464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         170223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              491844                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        321464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        170223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             491844                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       279210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2838995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1920026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5043452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       279210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2838995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1920026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16367772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21411224                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21031312461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 301962194839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    477550496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 217947607188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 541418664984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21031312461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 301962194839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    477550496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 217947607188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1666389577277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2207808242261                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.078057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.649013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065951                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.078057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.649013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75324.352498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106362.355284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91467.246888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113512.841591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107350.811505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75324.352498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106362.355284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91467.246888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113512.841591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101809.188036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103114.527327                       # average overall mshr miss latency
system.l2.replacements                       27089055                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10467370                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10467370                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10467370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10467370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65477831                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65477831                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65477831                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65477831                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16367772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16367772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1666389577277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1666389577277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101809.188036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101809.188036                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 74                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.853659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.860465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   421.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   398.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1407000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1488000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.853659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20108.108108                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       687000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       706500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.945946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20205.882353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20185.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4236488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           294104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4530592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1995650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3391089                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 217829686675                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160315481963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  378145168638                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6232138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1689543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7921681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.320219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.428077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109152.249480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114885.338566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111511.425574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       169947                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        83192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           253139                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1825703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1312247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3137950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 184842811671                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138846025355                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 323688837026                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.292950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.776688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101244.732397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105807.843611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103152.961974                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29383493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29445087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       279295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           284588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  23828771961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    533919496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24362691457                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29662788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29729675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.079133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85317.574468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100872.755715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85606.882430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       279210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       284431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21031312461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    477550496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21508862957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.078057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75324.352498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91467.246888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75620.670591                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36388123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       574025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36962148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1164809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       694810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1859619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 138464886844                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93069517052                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231534403896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37552932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1268835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38821767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.547597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118873.469250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 133949.593489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124506.366033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       151517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        87031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       238548                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1013292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       607779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1621071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117119383168                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  79101581833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196220965001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.479006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115583.053225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 130148.593211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121044.028917                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               292                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          947                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          864                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1811                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17684389                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     14149887                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31834276                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          987                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.848566                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875380                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861151                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18674.117212                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16377.184028                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17578.286030                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          213                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          180                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          393                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          734                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          684                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1418                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14983936                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     14048932                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29032868                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.657706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.693009                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.674275                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20414.081744                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20539.374269                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20474.519041                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   168144112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27089740                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.206930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.885767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.918724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.514250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.172478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.470863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.366732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1246454236                       # Number of tag accesses
system.l2.tags.data_accesses               1246454236                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17869376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     182028160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        334144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123021504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1037502464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1360755648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17869376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       334144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18203520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244013696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244013696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         279209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2844190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1922211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16210976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21261807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3812714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3812714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14176924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        144414629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           265098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97600860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    823117334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1079574844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14176924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       265098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14442021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193591736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193591736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193591736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14176924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       144414629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          265098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97600860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    823117334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1273166580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3729820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    279210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2754816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1901463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16206720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005829600750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32423056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3515772                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21261809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3812714                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21261809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3812714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 114379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82894                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1220198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1217911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1337763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2160156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1357358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1479926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1237419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1207558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1357781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1210646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1271076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1210702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1230071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1207023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1216833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1225009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            244541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           236048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233845                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1086717465168                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               105737150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1483231777668                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51387.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70137.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17261400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737751                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21261809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3812714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2548785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2419941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1796738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1409211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1049880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1018883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  986404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  938994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  865849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  804123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1106571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2889381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1159895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 580413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 514412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 456520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 370620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 203655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 197182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 206321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 210613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 213920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 227487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  25546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  23419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  25540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5878061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.861467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.123002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.934635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2324793     39.55%     39.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1864920     31.73%     71.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273559      4.65%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191875      3.26%     79.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       242501      4.13%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       207709      3.53%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       115979      1.97%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53638      0.91%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       603087     10.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5878061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.142571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.249970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    653.454574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229501    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229506                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204005     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3368      1.47%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15269      6.65%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4827      2.10%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1346      0.59%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              417      0.18%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              168      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1353435520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7320256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238706496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1360755776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244013696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1073.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1079.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1260455115500                       # Total gap between requests
system.mem_ctrls.avgGap                      50268.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17869440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    176308224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       334144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121693632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1037230080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238706496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14176974.340564139187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139876636.742865711451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 265097.894173150591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96547373.520046234131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 822901234.141712784767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189381193.183332890272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       279210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2844190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1922211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16210977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3812714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9513146601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 184381021388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    258171831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137940723768                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1151138714080                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30560730338926                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34071.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64827.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49448.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71761.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71009.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8015479.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20465981760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10877915895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70894066740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9814951980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99499152480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264687881280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     261119711040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       737359661175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.994773                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 675515432058                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42089320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 542850375442                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21503423760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11429325600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         80098583460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9654546600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99499152480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     437943621510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     115220140320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       775348793730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.133992                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 294484885321                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42089320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 923880922179                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11657782755.813953                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58246945288.317902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       106500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 477575701500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   257885810500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1002569317000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23479880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23479880                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23479880                       # number of overall hits
system.cpu1.icache.overall_hits::total       23479880                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        77887                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         77887                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        77887                       # number of overall misses
system.cpu1.icache.overall_misses::total        77887                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1533818500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1533818500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1533818500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1533818500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23557767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23557767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23557767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23557767                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003306                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003306                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003306                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003306                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19692.869157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19692.869157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19692.869157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19692.869157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66855                       # number of writebacks
system.cpu1.icache.writebacks::total            66855                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11000                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11000                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11000                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11000                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66887                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66887                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1325393500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1325393500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1325393500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1325393500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19815.412561                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19815.412561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19815.412561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19815.412561                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66855                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23479880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23479880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        77887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        77887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1533818500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1533818500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23557767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23557767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003306                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003306                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19692.869157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19692.869157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11000                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11000                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1325393500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1325393500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19815.412561                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19815.412561                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.233541                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21393666                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66855                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           320.000987                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362531500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.233541                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.976048                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976048                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47182421                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47182421                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32295187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32295187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32295187                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32295187                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9531039                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9531039                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9531039                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9531039                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 945953444977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 945953444977                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 945953444977                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 945953444977                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41826226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41826226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41826226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41826226                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227872                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227872                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227872                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227872                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99249.771717                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99249.771717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99249.771717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99249.771717                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8757472                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       685195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           136387                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6373                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.210460                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.515299                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2959239                       # number of writebacks
system.cpu1.dcache.writebacks::total          2959239                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7346298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7346298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7346298                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7346298                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2184741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2184741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2184741                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2184741                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 193142815011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 193142815011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 193142815011                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 193142815011                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052234                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052234                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052234                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052234                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88405.360183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88405.360183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88405.360183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88405.360183                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2959239                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27364119                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27364119                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5442427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5442427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 510380362000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 510380362000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32806546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32806546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165895                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165895                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93778.081360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93778.081360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4173124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4173124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1269303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1269303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 102698828500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 102698828500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038691                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038691                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80909.624022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80909.624022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4931068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4931068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4088612                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4088612                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 435573082977                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 435573082977                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453299                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453299                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106533.239881                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106533.239881                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3173174                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3173174                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       915438                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       915438                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  90443986511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  90443986511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98798.593144                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98798.593144                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4919000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4919000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31941.558442                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31941.558442                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006356                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006356                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1583000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1583000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.323725                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.323725                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10842.465753                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10842.465753                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1437000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1437000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.323725                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.323725                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9842.465753                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9842.465753                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324478                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77652233000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77652233000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100129.375296                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100129.375296                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76876714000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76876714000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99129.375296                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99129.375296                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.411999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36579817                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2960119                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.357549                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362543000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.411999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.950375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950375                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90814442                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90814442                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1260455127500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68552337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14280084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66007883                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23276341                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28352063                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7922415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7922415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29729677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38822663                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2103                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88988328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131360114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8879053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229428124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3796834432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5604574592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8559488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    378727488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9788696000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55443294                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244118336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131934156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051828                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              125266948     94.95%     94.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6496686      4.92%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 170432      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     90      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131934156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152979328668                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65684731785                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44527908894                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4441084559                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100458233                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4598397458500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705264                       # Number of bytes of host memory used
host_op_rate                                    61810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 80100.08                       # Real time elapsed on the host
host_tick_rate                               41672148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945633919                       # Number of instructions simulated
sim_ops                                    4951017976                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.337942                       # Number of seconds simulated
sim_ticks                                3337942331000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.522183                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              408578614                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           410540245                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51109931                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        496381276                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1004289                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1014457                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10168                       # Number of indirect misses.
system.cpu0.branchPred.lookups              528398337                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7217                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592082                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51099871                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224519169                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99935586                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1114218562                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759570121                       # Number of instructions committed
system.cpu0.commit.committedOps            1760162306                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6479140054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271666                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.236213                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6014579529     92.83%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165327123      2.55%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61659535      0.95%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33940990      0.52%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28727114      0.44%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18324583      0.28%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32842074      0.51%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23803520      0.37%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99935586      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6479140054                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666619598                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1822117                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403052788                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444916507                       # Number of loads committed
system.cpu0.commit.membars                    1182344                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182923      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813300361     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205573861     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112722627      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26885457      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37618641      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277685836     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365647      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167822753      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78511344      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760162306                       # Class of committed instruction
system.cpu0.commit.refs                     525385580                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759570121                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760162306                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.788901                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.788901                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5206142887                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10239                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           327063507                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3278463351                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291222543                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                978410190                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56791428                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15789                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            125677661                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  528398337                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274283295                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6309355884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4868373                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4035866983                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          367                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113603088                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.079258                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         292086688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         409582903                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.605365                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6658244709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606306                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.269625                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4522243831     67.92%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1466190318     22.02%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127981265      1.92%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               308656706      4.64%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26171886      0.39%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3019404      0.05%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158854674      2.39%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45118022      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8603      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6658244709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                782559456                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660519407                       # number of floating regfile writes
system.cpu0.idleCycles                        8592656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57585918                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               322073331                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397564                       # Inst execution rate
system.cpu0.iew.exec_refs                  1070642244                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85363349                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2930930856                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736745730                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            888861                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         67864951                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110393848                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2870239927                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            985278895                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54689550                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2650495213                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28167066                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            582980916                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56791428                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            636352785                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60605034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1182114                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6172135                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    291829223                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29924775                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6172135                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25612506                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31973412                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1771382682                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2186740471                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765494                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1355983134                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.328003                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2200416176                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2695125398                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1133843106                       # number of integer regfile writes
system.cpu0.ipc                              0.263929                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.263929                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184631      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1132524039     41.86%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7265      0.00%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  999      0.00%     41.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224025981      8.28%     50.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                570      0.00%     50.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154211863      5.70%     55.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27206879      1.01%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41177274      1.52%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           680509282     25.16%     84.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374506      0.05%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321924323     11.90%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83552797      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2705184762                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1095965449                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1990261226                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    743242840                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1521000492                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  269917945                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.099778                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5992209      2.22%      2.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      2.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                57686      0.02%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               638836      0.24%      2.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3460      0.00%      2.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            187422990     69.44%     71.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              317784      0.12%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57538547     21.32%     93.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5779      0.00%     93.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17918636      6.64%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           22017      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1877952627                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10376670109                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1443497631                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2465487529                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2867588328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2705184762                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2651599                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1110077624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28399156                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        871072                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    961324410                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6658244709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.406291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.065983                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5425553410     81.49%     81.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          573269128      8.61%     90.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265426835      3.99%     94.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          144867554      2.18%     96.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148359469      2.23%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59230856      0.89%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22384848      0.34%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10662814      0.16%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8489795      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6658244709                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405767                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61729055                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40130991                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736745730                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110393848                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              806252804                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420285501                       # number of misc regfile writes
system.cpu0.numCycles                      6666837365                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9047432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4428375901                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455793573                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             223768051                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               370549300                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             577968038                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             44184456                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4355364035                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3091248927                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2581229505                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                975128508                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25886623                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56791428                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            827006688                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1125435937                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1352688656                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3002675379                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        392884                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6993                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                667419487                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6985                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9253360462                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5928385076                       # The number of ROB writes
system.cpu0.timesIdled                          92854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1646                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.513241                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              405867698                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           407852960                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50740046                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        492900197                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            983573                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         986574                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3001                       # Number of indirect misses.
system.cpu1.branchPred.lookups              524703836                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1551                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586643                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50734683                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223054172                       # Number of branches committed
system.cpu1.commit.bw_lim_events             99365006                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1765912                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1106346361                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749446538                       # Number of instructions committed
system.cpu1.commit.committedOps            1750034653                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6487635252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.269749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.232224                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6026338345     92.89%     92.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    163613221      2.52%     95.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61143602      0.94%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34006918      0.52%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28718069      0.44%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18185318      0.28%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32458851      0.50%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23805922      0.37%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     99365006      1.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6487635252                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662946809                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773491                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395213234                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442362099                       # Number of loads committed
system.cpu1.commit.membars                    1173860                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1173860      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808646703     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204108219     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112184724      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26684367      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37350034      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276055743     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210610      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166892999      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78242338      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750034653                       # Class of committed instruction
system.cpu1.commit.refs                     522401690                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749446538                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750034653                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.811085                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.811085                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5226303077                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5392                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           325021402                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3257526136                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287710383                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                969865609                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56383056                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11198                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            125256554                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  524703836                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                272423757                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6320734837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4820727                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4008898378                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112776838                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         288395423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         406851271                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.601279                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6665518679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.601597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.265627                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4543679745     68.17%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1456099545     21.85%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127634881      1.91%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               306641908      4.60%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25949312      0.39%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2993974      0.04%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157742567      2.37%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44774617      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6665518679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                778429016                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               657228006                       # number of floating regfile writes
system.cpu1.idleCycles                        1770593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57187177                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319899475                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394961                       # Inst execution rate
system.cpu1.iew.exec_refs                  1062728549                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84920986                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2948893293                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            732086691                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            881352                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67478334                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109772790                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2852281210                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            977807563                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54300524                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2633315957                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28508109                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            582557419                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56383056                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            636288842                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59933952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1166909                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6126662                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    289724592                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29733199                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6126662                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25433915                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31753262                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1760752976                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2174000263                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765914                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1348585146                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.326070                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2187576892                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2677169504                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1126882969                       # number of integer regfile writes
system.cpu1.ipc                              0.262392                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262392                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175107      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1125520083     41.88%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222619614      8.28%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153526150      5.71%     55.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          27003261      1.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40970447      1.52%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           674993289     25.11%     84.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1213245      0.05%     85.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      319835770     11.90%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83274457      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2687616481                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1091310384                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1980685799                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    739665304                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1511554253                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  269592287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.100309                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5982473      2.22%      2.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                60818      0.02%      2.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               678378      0.25%      2.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3431      0.00%      2.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            187624804     69.60%     72.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              323675      0.12%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57013181     21.15%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   76      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17883220      6.63%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           22231      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1864723277                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10357746762                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1434334959                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2449098402                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2849649415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2687616481                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2631795                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1102246557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28088633                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        865883                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    953931328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6665518679                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.403212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.062528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5440918630     81.63%     81.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          569277035      8.54%     90.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263882489      3.96%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          144181742      2.16%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147018387      2.21%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58944357      0.88%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22273791      0.33%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10586821      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8435427      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6665518679                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.403105                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61294463                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39828056                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           732086691                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109772790                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              802142895                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417811472                       # number of misc regfile writes
system.cpu1.numCycles                      6667289272                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8483361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4442959065                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447536986                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             222783458                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366579614                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             582545799                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             43904127                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4327621417                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3071685641                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2564955501                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                966893582                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              27617548                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56383056                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            832454356                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1117418515                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1344062758                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2983558659                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        249006                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6477                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                665559409                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6472                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9244434628                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5891161903                       # The number of ROB writes
system.cpu1.timesIdled                          18574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        229728881                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            116033574                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           406610354                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           52552165                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              27214985                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    373733179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     744059044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8058912                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3065486                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198962856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    172664745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398213418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      175730231                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          368577225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12115114                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7893                       # Transaction distribution
system.membus.trans_dist::CleanEvict        358217894                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           795372                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2899                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4342642                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4338764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     368577223                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1116975033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1116975033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  24642495744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             24642495744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           577528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         373718143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               373718143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           373718143                       # Request fanout histogram
system.membus.respLayer1.occupancy       1933538232231                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        893324077120                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                882                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          441                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10258359.410431                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12799147.967450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          441    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42641000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            441                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3333418394500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4523936500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    274183225                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       274183225                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    274183225                       # number of overall hits
system.cpu0.icache.overall_hits::total      274183225                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100068                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100068                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100068                       # number of overall misses
system.cpu0.icache.overall_misses::total       100068                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6735298497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6735298497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6735298497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6735298497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274283293                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274283293                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274283293                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274283293                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000365                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000365                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67307.216063                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67307.216063                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67307.216063                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67307.216063                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5789                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              142                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.767606                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        90024                       # number of writebacks
system.cpu0.icache.writebacks::total            90024                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10047                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10047                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        90021                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        90021                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        90021                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        90021                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6159902998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6159902998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6159902998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6159902998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68427.400251                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68427.400251                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68427.400251                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68427.400251                       # average overall mshr miss latency
system.cpu0.icache.replacements                 90024                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    274183225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      274183225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100068                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6735298497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6735298497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274283293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274283293                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67307.216063                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67307.216063                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10047                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10047                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        90021                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        90021                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6159902998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6159902998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68427.400251                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68427.400251                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274273575                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            90056                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3045.589133                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548656610                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548656610                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    400041642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       400041642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    400041642                       # number of overall hits
system.cpu0.dcache.overall_hits::total      400041642                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    264829124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     264829124                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    264829124                       # number of overall misses
system.cpu0.dcache.overall_misses::total    264829124                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23119811869402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23119811869402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23119811869402                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23119811869402                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    664870766                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    664870766                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    664870766                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    664870766                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.398317                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.398317                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.398317                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.398317                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87300.866008                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87300.866008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87300.866008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87300.866008                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3720652803                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1305964                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62751401                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23212                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.291948                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.262450                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98857054                       # number of writebacks
system.cpu0.dcache.writebacks::total         98857054                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    165538998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    165538998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    165538998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    165538998                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99290126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99290126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99290126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99290126                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10562018555532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10562018555532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10562018555532                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10562018555532                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149337                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149337                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149337                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149337                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106375.316268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106375.316268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106375.316268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106375.316268                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98856834                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    347786566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      347786566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    237211085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    237211085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20847365426500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20847365426500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    584997651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584997651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.405491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.405491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87885.291813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87885.291813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    142099340                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    142099340                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95111745                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95111745                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10223205567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10223205567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 107486.258054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107486.258054                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     52255076                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52255076                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     27618039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     27618039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2272446442902                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2272446442902                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79873115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79873115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.345774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.345774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82281.238103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82281.238103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23439658                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23439658                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4178381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4178381                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 338812988532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 338812988532                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81087.145603                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81087.145603                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3151                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1134                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1134                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40976500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40976500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.264644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.264644                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36134.479718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36134.479718                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1083                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1083                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           51                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       686000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       686000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011902                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011902                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13450.980392                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13450.980392                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2602                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2602                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7099500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7099500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.325557                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.325557                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5652.468153                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5652.468153                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5843500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5843500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.325557                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.325557                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4652.468153                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4652.468153                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588952                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588952                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16208603999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16208603999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592082                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592082                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994714                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994714                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27521.095096                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27521.095096                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588952                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588952                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15619651999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15619651999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994714                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26521.095096                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26521.095096                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949441                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          500186459                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99516989                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.026141                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949441                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1430458939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1430458939                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10369782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10536259                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20935441                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24528                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10369782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4872                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10536259                       # number of overall hits
system.l2.overall_hits::total                20935441                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88496030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          88003231                       # number of demand (read+write) misses
system.l2.demand_misses::total              176579743                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65494                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88496030                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14988                       # number of overall misses
system.l2.overall_misses::.cpu1.data         88003231                       # number of overall misses
system.l2.overall_misses::total             176579743                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5751698421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10249257197222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1311560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10214621075965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20470941532108                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5751698421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10249257197222                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1311560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10214621075965                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20470941532108                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           90022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98865812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98539490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197515184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          90022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98865812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98539490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197515184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.727533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.895113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.754683                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894006                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.727533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.895113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.754683                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894006                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87820.234235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115816.011150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87507.372565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116070.977848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115930.294066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87820.234235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115816.011150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87507.372565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116070.977848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115930.294066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           53408339                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2305914                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.161462                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 195755345                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12115077                       # number of writebacks
system.l2.writebacks::total                  12115077                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3249843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3243961                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6494246                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3249843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3243961                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6494246                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        65270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     85246187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     84759270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         170085497                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        65270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     85246187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     84759270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    206421994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        376507491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5082808430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9173551462815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1154521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9142407942522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18322196735267                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5082808430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9173551462815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1154521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9142407942522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 20697923899636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 39020120634903                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.725045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.862241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.743706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.725045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.862241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.743706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.906220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77873.577907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107612.455004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78166.655383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107863.221834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107723.451196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77873.577907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107612.455004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78166.655383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107863.221834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100269.954275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103637.036626                       # average overall mshr miss latency
system.l2.replacements                      541459127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14354738                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14354738                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           37                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             37                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14354775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14354775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176746487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176746487                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         7893                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           7893                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176754380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176754380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000045                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000045                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         7893                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         7893                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000045                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000045                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    206421994                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      206421994                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 20697923899636                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 20697923899636                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100269.954275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100269.954275                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           25281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           25237                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                50518                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        113661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        111564                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             225225                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    769228000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    825145000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1594373000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       136801                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           275743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.815520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6767.739154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7396.158259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7079.023199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8141                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8621                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           16762                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       105520                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       102943                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        208463                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2531293060                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2504882604                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5036175664                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.759454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.752502                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756005                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23988.751516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24332.714259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24158.606870                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       447500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1314500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1762000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.468468                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.580420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.531496                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  8605.769231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15837.349398                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13051.851852                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           52                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1047500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1583500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2631000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.468468                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.507874                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20144.230769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20564.935065                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20395.348837                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1281201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1296861                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2578062                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2862525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2819305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5681830                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 318426867580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 321897264852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  640324132432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4143726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4116166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8259892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.690809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.684935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.687882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111239.855575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114176.105406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112696.812899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       662491                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       685210                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1347701                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2200034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2134095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4334129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 248233474277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 249461821545                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 497695295822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.530931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.518467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112831.653637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116893.494219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114831.675712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5751698421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1311560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7063258921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        90022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.727533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.754683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87820.234235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87507.372565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87761.970639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          218                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           442                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        65270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        80040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5082808430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1154521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6237329930                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.725045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.743706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.728418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77873.577907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78166.655383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77927.660295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9088581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9239398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18327979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85633505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85183926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       170817431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9930830329642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9892723811113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19823554140755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94722086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94423324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189145410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.904050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.902149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115968.981179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116133.691832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116051.119752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2587352                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2558751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5146103                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     83046153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     82625175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    165671328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8925317988538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8892946120977                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17818264109515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.876735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.875050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107474.189545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107629.982278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107551.887974                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       357994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       521994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       879988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32544.909091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 65249.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 46315.157895                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        99500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        40000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       139500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.454545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.368421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19928.571429                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   585017228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 541459203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.080446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.338505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.075531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.015487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.561522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.364664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3652681587                       # Number of tag accesses
system.l2.tags.data_accesses               3652681587                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4177536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5458652480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        945280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5428056576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12974791424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        23866623296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4177536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       945280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5122816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    775367296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       775367296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          65274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       85291445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       84813384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    202731116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           372915989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12115114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12115114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1251530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1635334568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1626168471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3887062788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7150100550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1251530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1534723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232289003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232289003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232289003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1251530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1635334568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1626168471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3887062788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7382389553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10195862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     65273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  84247428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  83806103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 202017974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252342250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       636511                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       636511                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           461069613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9626393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   372915987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12123007                       # Number of write requests accepted
system.mem_ctrls.readBursts                 372915987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12123007                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2764439                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1927145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21521933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21748859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          22996964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          24026897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          24269553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          24419914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          24008692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          23693519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          25104406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          22672993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         22612828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         23320104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22326955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         22820175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         22293737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22314019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            615774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            614152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            690739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            640581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            615748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            615714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            745001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            617094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           732097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           616146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           616028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           616157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           615907                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18651414739929                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1850757740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            25591756264929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50388.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69138.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                243509279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9288324                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             372915987                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12123007                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5326344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9942901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                16196712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                22908633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30859996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                38148220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40585924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                37700882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                32999035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                27337201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               24187534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               34729750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               23727997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9357675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6624063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                4745620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2960361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1374689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 300994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 137017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 264674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 320931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 331971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 338756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 345980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 353079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 359280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 365009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 370805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 374825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 374850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 376247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 377564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 378883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 379242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  30321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  29974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  30114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  30549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 113408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 206924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 261466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 282624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 287780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 287354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 285466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 283782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 282456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 281039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 279494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 277449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 275400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 274018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 272345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 284612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  54834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127549811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.844936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.024273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.062667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     13384663     10.49%     10.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     85744125     67.22%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15959692     12.51%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4841457      3.80%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2344690      1.84%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1334453      1.05%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       725894      0.57%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       395305      0.31%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2819532      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127549811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       636511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     581.532102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    369.685507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    446.355503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         86046     13.52%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       171041     26.87%     40.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        61462      9.66%     50.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        12037      1.89%     51.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        14192      2.23%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        32253      5.07%     59.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        54678      8.59%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        66103     10.39%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        59312      9.32%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        41479      6.52%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407        22539      3.54%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535        10016      1.57%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663         3596      0.56%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791         1173      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          351      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          136      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           67      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        636511                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       636511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.231837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           631083     99.15%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1873      0.29%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2180      0.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              655      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              383      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              182      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        636511                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            23689699072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               176924096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               652535296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             23866623168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            775872448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7097.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7150.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3337942210500                       # Total gap between requests
system.mem_ctrls.avgGap                       8669.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4177472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5391835392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       945280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5363590592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  12929150336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    652535296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1251511.136427719146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1615317119.749244689941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283192.430025238835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1606855379.791161537170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3873389368.032194614410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195490284.520436793566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        65273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     85291445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     84813384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    202731115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12123007                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2376332970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5631418841560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    540195719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5620149125112                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 14337271769568                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 91726015475198                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36406.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66025.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36573.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66264.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70720.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7566275.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         454208308260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         241417444950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1309941649380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27019701360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     263494324080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1506955903020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12754357920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3815791688970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1143.156864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11067702551                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 111461220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3215413408449                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         456497328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         242634087795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1332940403340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26202708720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     263494324080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1508631147840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11343625440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3841743625215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1150.931695                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7420548944                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 111461220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3219060562056                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1122                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7647643.238434                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9110456.563841                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          562    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     59698500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            562                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3333644355500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4297975500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    272401481                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       272401481                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    272401481                       # number of overall hits
system.cpu1.icache.overall_hits::total      272401481                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22276                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22276                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22276                       # number of overall misses
system.cpu1.icache.overall_misses::total        22276                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1568813000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1568813000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1568813000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1568813000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    272423757                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    272423757                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    272423757                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    272423757                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70426.153708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70426.153708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70426.153708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70426.153708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19860                       # number of writebacks
system.cpu1.icache.writebacks::total            19860                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2416                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2416                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2416                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2416                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1396989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1396989000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1396989000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1396989000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70341.842900                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70341.842900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70341.842900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70341.842900                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19860                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    272401481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      272401481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1568813000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1568813000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    272423757                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    272423757                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70426.153708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70426.153708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2416                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2416                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1396989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1396989000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70341.842900                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70341.842900                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274574442                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19892                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13803.259702                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        544867374                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       544867374                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    396208076                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       396208076                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    396208076                       # number of overall hits
system.cpu1.dcache.overall_hits::total      396208076                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    264660026                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     264660026                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    264660026                       # number of overall misses
system.cpu1.dcache.overall_misses::total    264660026                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 23197670095082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 23197670095082                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 23197670095082                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 23197670095082                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660868102                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660868102                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660868102                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660868102                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.400473                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.400473                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.400473                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.400473                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87650.826782                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87650.826782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87650.826782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87650.826782                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3686448069                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1355491                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62023904                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          23509                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.435924                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.658386                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98507792                       # number of writebacks
system.cpu1.dcache.writebacks::total         98507792                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    165703692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    165703692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    165703692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    165703692                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98956334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98956334                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98956334                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98956334                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10528959274393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10528959274393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10528959274393                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10528959274393                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149737                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149737                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149737                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149737                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106400.053931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106400.053931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106400.053931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106400.053931                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98507668                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    345076133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      345076133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    236343183                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    236343183                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20832066255000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20832066255000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    581419316                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    581419316                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.406494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.406494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88143.292269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88143.292269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    141530234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    141530234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94812949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94812949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10186624929500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10186624929500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107439.174047                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107439.174047                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     51131943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      51131943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     28316843                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     28316843                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2365603840082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2365603840082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79448786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79448786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356416                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356416                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83540.521805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83540.521805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     24173458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     24173458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4143385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4143385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 342334344893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 342334344893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82621.900908                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82621.900908                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33397500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33397500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39570.497630                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39570.497630                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          714                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          714                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          130                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          130                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.027796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.027796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11726.923077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11726.923077                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2287                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2287                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10316500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10316500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435866                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435866                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5838.426712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5838.426712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1767                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1767                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8549500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8549500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435866                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4838.426712                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4838.426712                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2040                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584603                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584603                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  16245513999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  16245513999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996523                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996523                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27788.967896                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27788.967896                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584603                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584603                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  15660910999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  15660910999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996523                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996523                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26788.967896                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26788.967896                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.938125                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          496010694                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99183768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.000926                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.938125                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998066                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1422110689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1422110689                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3337942331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190040224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26469852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183118974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       529345322                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        301526901                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          846624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3023                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         849647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8770679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8770679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189930340                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           19                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           19                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       270070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297806382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296789921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             594925953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11523072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12654243072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2542080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12611011456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25279319680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       844857102                       # Total snoops (count)
system.tol2bus.snoopTraffic                 858318656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1043351588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              858477866     82.28%     82.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1              181808236     17.43%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3065486      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1043351588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397117865554                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149647268862                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         135146778                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149138892461                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29903273                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           652719                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
