; Z80 registers
.zrbegin
.zrc skip 1:.zrb skip 1
.zre skip 1:.zrd skip 1
.zrl skip 1:.zrh skip 1
.zra skip 1
.zrf skip 1

.zrb2 skip 1
.zrc2 skip 1
.zrd2 skip 1
.zre2 skip 1
.zrh2 skip 1
.zrl2 skip 1
.zra2 skip 1
.zrf2 skip 1

.zri skip 1
.zrr skip 1
.zrixl skip 1:.zrixh skip 1
.zriyl skip 1:.zriyh skip 1
.zrspl skip 1:.zrsph skip 1
.zrpcl skip 1
.zrpch skip 1

.ziff1 skip 1
.ziff2 skip 1

.zrend

; The 16-bit registers must be placed together, low byte first.
IF zrb!=zrc+1:ERROR "BC not together":ENDIF
IF zrd!=zre+1:ERROR "DE not together":ENDIF
IF zrh!=zrl+1:ERROR "HL not together":ENDIF
IF zrixh!=zrixl+1:ERROR "IX not together":ENDIF
IF zriyh!=zriyl+1:ERROR "IY not together":ENDIF
IF zrsph!=zrspl+1:ERROR "SP not together":ENDIF

; Additional related storage

; Z80 interrupt mode.
.zinterrupt_mode skip 0

; bit 7 = bit 7 of R.
.zrr_bit7 skip 1

; Last results - used to set flags.
.zfszval skip 1			; result that should drive S and Z
.zfpval skip 1			; result that should drive P/V (always
				; treated as parity - must store
				; appropriate values to set or reset
				; V)
.zfcval skip 1			; Z80 carry comes from bit 7
.zfnval skip 1			; Z80 N flag comes from bit 7
.zfhval skip 1			; Z80 H flag comes from bit 4
.zf53val skip 1			; Values for bits 5+3

; LSB of word fetched by zfetch2.
.zfetch2_lsb skip 1

.zread__ptr skip 2

; The opcode that caused the emulator to barf.
.zbad__opcode skip 1

; 1 temporary value for use by the current op routine.
.zop__tmp skip 1

; Temporary value for SUB.
.zsub__tmp skip 1

; Temporary storage for (IX+d).
.zindex__tmp skip 2

.zdisplacement skip 1
