<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-398</identifier><datestamp>2011-12-15T09:58:38Z</datestamp><dc:title>An on-chip coupling capacitance measurement technique</dc:title><dc:creator>NAIR, PA</dc:creator><dc:creator>GUPTA, A</dc:creator><dc:creator>DESAI, MP</dc:creator><dc:subject>vlsi circuits</dc:subject><dc:subject>charge coupled device</dc:subject><dc:subject>coupled circuit</dc:subject><dc:subject>spatial variables measurement</dc:subject><dc:description>We describe a technique for the accurate measurement of on-chip coupling capacitance using a Charge Based Coupling Capacitance Measurement (CBCCM) Technique. Detailed circuit simulations show that this method can measure sub-femtofarad coupling capacitance values, and can be used to isolate and measure components of device capacitance as well.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-19T10:48:06Z</dc:date><dc:date>2011-11-27T18:38:24Z</dc:date><dc:date>2011-12-15T09:58:38Z</dc:date><dc:date>2008-12-19T10:48:06Z</dc:date><dc:date>2011-11-27T18:38:24Z</dc:date><dc:date>2011-12-15T09:58:38Z</dc:date><dc:date>2001</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the Fourteenth International Conference on VLSI Design, Banglore, India, 3-7 January 2001, 495-499</dc:identifier><dc:identifier>0-7695-0831-6</dc:identifier><dc:identifier>10.1109/ICVD.2001.902707</dc:identifier><dc:identifier>http://hdl.handle.net/10054/398</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/398</dc:identifier><dc:language>en</dc:language></oai_dc:dc>