#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5574875f55a0 .scope module, "MLD_15_7_Encoder_test_bench" "MLD_15_7_Encoder_test_bench" 2 1;
 .timescale 0 0;
v0x557487625f30_0 .var "clk", 0 0;
v0x557487625fd0_0 .var "information_bit", 0 0;
v0x5574876260c0_0 .net "out", 0 0, v0x5574876248a0_0;  1 drivers
v0x5574876261b0_0 .var "reset", 0 0;
v0x557487626250_0 .var "sel", 0 0;
S_0x5574875f5730 .scope module, "DUT" "MLD_15_7_encoder" 2 5, 3 1 0, S_0x5574875f55a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "information_bit";
    .port_info 4 /INPUT 1 "sel";
L_0x557487626340 .functor XOR 1, v0x557487623b00_0, v0x557487625fd0_0, C4<0>, C4<0>;
L_0x557487626450/d .functor BUF 1, v0x557487623b00_0, C4<0>, C4<0>, C4<0>;
L_0x557487626450 .delay 1 (2,2,2) L_0x557487626450/d;
v0x557487624ad0_0 .net "clk", 0 0, v0x557487625f30_0;  1 drivers
v0x557487624b90_0 .var "ff1_input", 0 0;
v0x557487624c50_0 .net "ff1_output", 0 0, v0x5574875ef520_0;  1 drivers
v0x557487624d50_0 .var "ff2_input", 0 0;
v0x557487624e20_0 .net "ff2_output", 0 0, v0x5574875edaa0_0;  1 drivers
v0x557487624f10_0 .var "ff3_input", 0 0;
v0x557487624fe0_0 .net "ff3_output", 0 0, v0x557487621f50_0;  1 drivers
v0x5574876250b0_0 .var "ff4_input", 0 0;
v0x557487625180_0 .net "ff4_output", 0 0, v0x557487622540_0;  1 drivers
v0x557487625250_0 .var "ff5_input", 0 0;
v0x557487625320_0 .net "ff5_output", 0 0, v0x557487622ae0_0;  1 drivers
v0x5574876253f0_0 .var "ff6_input", 0 0;
v0x5574876254c0_0 .net "ff6_output", 0 0, v0x557487622fe0_0;  1 drivers
v0x557487625590_0 .var "ff7_input", 0 0;
v0x557487625660_0 .net "ff7_output", 0 0, v0x557487623510_0;  1 drivers
v0x557487625730_0 .var "ff8_input", 0 0;
v0x557487625800_0 .net "ff8_output", 0 0, v0x557487623b00_0;  1 drivers
v0x5574876258d0_0 .net "final_flip_flop_output_after_delay", 0 0, L_0x557487626450;  1 drivers
v0x5574876259a0_0 .net "gate_input", 0 0, L_0x557487626340;  1 drivers
v0x557487625a70_0 .net "gate_output", 0 0, v0x557487624280_0;  1 drivers
v0x557487625b40_0 .net "information_bit", 0 0, v0x557487625fd0_0;  1 drivers
v0x557487625c10_0 .net "out", 0 0, v0x5574876248a0_0;  alias, 1 drivers
v0x557487625ce0_0 .net "reset", 0 0, v0x5574876261b0_0;  1 drivers
v0x557487625e90_0 .net "sel", 0 0, v0x557487626250_0;  1 drivers
E_0x5574875fd920/0 .event edge, v0x557487624280_0, v0x5574875ef520_0, v0x5574875edaa0_0, v0x557487621f50_0;
E_0x5574875fd920/1 .event edge, v0x557487622540_0, v0x557487622ae0_0, v0x557487622fe0_0, v0x557487623510_0;
E_0x5574875fd920 .event/or E_0x5574875fd920/0, E_0x5574875fd920/1;
S_0x5574875bdcf0 .scope module, "FF1" "d_flip_flop" 3 11, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5574875efbc0_0 .net "D", 0 0, v0x557487624b90_0;  1 drivers
v0x5574875ef520_0 .var "Q", 0 0;
v0x5574875eee80_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x5574875ee7e0_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
E_0x5574875fd360 .event posedge, v0x5574875eee80_0;
S_0x5574876218f0 .scope module, "FF2" "d_flip_flop" 3 12, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5574875ee140_0 .net "D", 0 0, v0x557487624d50_0;  1 drivers
v0x5574875edaa0_0 .var "Q", 0 0;
v0x5574875ed400_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x557487621b60_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x557487621c80 .scope module, "FF3" "d_flip_flop" 3 13, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487621e90_0 .net "D", 0 0, v0x557487624f10_0;  1 drivers
v0x557487621f50_0 .var "Q", 0 0;
v0x557487622010_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x557487622130_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x557487622280 .scope module, "FF4" "d_flip_flop" 3 14, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487622460_0 .net "D", 0 0, v0x5574876250b0_0;  1 drivers
v0x557487622540_0 .var "Q", 0 0;
v0x557487622600_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x5574876226a0_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x5574876227d0 .scope module, "FF5" "d_flip_flop" 3 15, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487622a00_0 .net "D", 0 0, v0x557487625250_0;  1 drivers
v0x557487622ae0_0 .var "Q", 0 0;
v0x557487622ba0_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x557487622c40_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x557487622d70 .scope module, "FF6" "d_flip_flop" 3 16, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487622f00_0 .net "D", 0 0, v0x5574876253f0_0;  1 drivers
v0x557487622fe0_0 .var "Q", 0 0;
v0x5574876230a0_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x557487623170_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x5574876232a0 .scope module, "FF7" "d_flip_flop" 3 17, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487623430_0 .net "D", 0 0, v0x557487625590_0;  1 drivers
v0x557487623510_0 .var "Q", 0 0;
v0x5574876235d0_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x5574876236a0_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x5574876237d0 .scope module, "FF8" "d_flip_flop" 3 18, 4 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557487623a20_0 .net "D", 0 0, v0x557487625730_0;  1 drivers
v0x557487623b00_0 .var "Q", 0 0;
v0x557487623bc0_0 .net "clk", 0 0, v0x557487625f30_0;  alias, 1 drivers
v0x557487623c90_0 .net "reset", 0 0, v0x5574876261b0_0;  alias, 1 drivers
S_0x557487623dc0 .scope module, "GATE" "mux_2_1" 3 20, 5 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5574876240e0_0 .net "in0", 0 0, L_0x557487626340;  alias, 1 drivers
L_0x7f914c359018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5574876241c0_0 .net "in1", 0 0, L_0x7f914c359018;  1 drivers
v0x557487624280_0 .var "out", 0 0;
v0x557487624350_0 .net "sel", 0 0, v0x557487626250_0;  alias, 1 drivers
E_0x5574875fd7a0 .event edge, v0x557487624350_0, v0x5574876241c0_0, v0x5574876240e0_0;
S_0x5574876244c0 .scope module, "SWITCH" "mux_2_1" 3 19, 5 1 0, S_0x5574875f5730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x557487624700_0 .net "in0", 0 0, v0x557487625fd0_0;  alias, 1 drivers
v0x5574876247e0_0 .net "in1", 0 0, L_0x557487626450;  alias, 1 drivers
v0x5574876248a0_0 .var "out", 0 0;
v0x557487624970_0 .net "sel", 0 0, v0x557487626250_0;  alias, 1 drivers
E_0x5574875e1b70 .event edge, v0x557487624350_0, v0x5574876247e0_0, v0x557487624700_0;
    .scope S_0x5574875bdcf0;
T_0 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x5574875ee7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574875ef520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5574875efbc0_0;
    %assign/vec4 v0x5574875ef520_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5574876218f0;
T_1 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x557487621b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574875edaa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5574875ee140_0;
    %assign/vec4 v0x5574875edaa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557487621c80;
T_2 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x557487622130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487621f50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557487621e90_0;
    %assign/vec4 v0x557487621f50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557487622280;
T_3 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x5574876226a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487622540_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557487622460_0;
    %assign/vec4 v0x557487622540_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5574876227d0;
T_4 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x557487622c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487622ae0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557487622a00_0;
    %assign/vec4 v0x557487622ae0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557487622d70;
T_5 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x557487623170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487622fe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557487622f00_0;
    %assign/vec4 v0x557487622fe0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5574876232a0;
T_6 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x5574876236a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487623510_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557487623430_0;
    %assign/vec4 v0x557487623510_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5574876237d0;
T_7 ;
    %wait E_0x5574875fd360;
    %load/vec4 v0x557487623c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557487623b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557487623a20_0;
    %assign/vec4 v0x557487623b00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5574876244c0;
T_8 ;
    %wait E_0x5574875e1b70;
    %load/vec4 v0x557487624970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5574876247e0_0;
    %store/vec4 v0x5574876248a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557487624700_0;
    %store/vec4 v0x5574876248a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557487623dc0;
T_9 ;
    %wait E_0x5574875fd7a0;
    %load/vec4 v0x557487624350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5574876241c0_0;
    %store/vec4 v0x557487624280_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5574876240e0_0;
    %store/vec4 v0x557487624280_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5574875f5730;
T_10 ;
    %wait E_0x5574875fd920;
    %load/vec4 v0x557487625a70_0;
    %store/vec4 v0x557487624b90_0, 0, 1;
    %load/vec4 v0x557487624c50_0;
    %store/vec4 v0x557487624d50_0, 0, 1;
    %load/vec4 v0x557487624e20_0;
    %store/vec4 v0x557487624f10_0, 0, 1;
    %load/vec4 v0x557487624fe0_0;
    %store/vec4 v0x5574876250b0_0, 0, 1;
    %load/vec4 v0x557487625180_0;
    %load/vec4 v0x557487625a70_0;
    %xor;
    %store/vec4 v0x557487625250_0, 0, 1;
    %load/vec4 v0x557487625320_0;
    %store/vec4 v0x5574876253f0_0, 0, 1;
    %load/vec4 v0x5574876254c0_0;
    %load/vec4 v0x557487625a70_0;
    %xor;
    %store/vec4 v0x557487625590_0, 0, 1;
    %load/vec4 v0x557487625660_0;
    %load/vec4 v0x557487625a70_0;
    %xor;
    %store/vec4 v0x557487625730_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5574875f55a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625f30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5574875f55a0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x557487625f30_0;
    %inv;
    %store/vec4 v0x557487625f30_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5574875f55a0;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "MLD_15_7_encoder.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5574875f55a0 {0 0 0};
    %vpi_call 2 13 "$monitor", $time, ": Bit sent into Channel: %b", v0x5574876260c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574876261b0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574876261b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557487626250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557487625fd0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MLD_15_7_encoder_test_bench.v";
    "MLD_15_7_encoder.v";
    "d_flip_flop.v";
    "mux_2_1.v";
