#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 26 10:14:29 2021
# Process ID: 7400
# Current directory: C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9396 C:\Users\ASUS\Desktop\SCPU（源代码版）\SCPU\SCPU.xpr
# Log file: C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/vivado.log
# Journal file: C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp04/basic/IP/CPU/SCPU（源代码版）/SCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/IP'; using path 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp04/basic/IP' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/OExp_RISCV/OExp04/basic/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 824.551 ; gain = 95.309
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/SCPU_ctrl.v] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/SCPU_ctrl.v
import_files -norecurse C:/Users/ASUS/Desktop/OExp_RISCV/OExp04/more/test/IP/scpu_more/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/imports/new/SCPU_ctrl_more.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath_more.v w ]
add_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath_more.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Alu.v] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Alu.v
import_files -force -norecurse C:/Users/ASUS/Desktop/OExp_RISCV/OExp04/more/test/IP/scpu_more/ALU/ALU.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath.v] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/ImmGen.v] -no_script -reset -force -quiet
remove_files  C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/ImmGen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -force -norecurse C:/Users/ASUS/Desktop/OExp_RISCV/OExp04/more/test/IP/scpu_more/ImmGen/ImmGen.srcs/sources_1/imports/new/ImmGen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/OR.v w ]
add_files C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/OR.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sim_1/imports/new/IP2CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e5633c3f71ce4eddaa41ca5e217211d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.DataPath_more
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim/xsim.dir/SCPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 11:16:11 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 896.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_tb_behav -key {Behavioral:sim_1:Functional:SCPU_tb} -tclbatch {SCPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source SCPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 914.430 ; gain = 18.332
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SCPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SCPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/DataPath_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sources_1/imports/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.srcs/sim_1/imports/new/IP2CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/SCPU（源代码版）/SCPU/SCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e5633c3f71ce4eddaa41ca5e217211d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_tb_behav xil_defaultlib.SCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl_more
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.DataPath_more
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 11:20:07 2021...
