\clearpage
\phantomsection
\addcontentsline{toc}{subsection}{SLL}
\label{insn:sll}
\subsection*{SLL: Shift Left Logical}

\subsubsection*{Format}

\textrm{SLL \%rd, \%r1, \%r2}

\begin{center}
\begin{bytefield}[endianness=big,bitformatting=\scriptsize]{32}
\bitheader{0,7,8,15,16,23,24,31} \\
\bitbox{8}{0x04}
\bitbox{8}{r1}
\bitbox{8}{r2}
\bitbox{8}{rd}
\end{bytefield}
\end{center}

\subsubsection*{Description}

This instruction shifts the value found in register \register{r1}
\emph{left} by the number of bits found in register \register{r2},
placing the results in register \register{rd}.

\subsubsection*{Pseudocode}

\begin{verbatim}
%rd = %r1 << %r2
\end{verbatim}

\subsubsection*{Load-time constraints}
The registers \registerop{r1}, \registerop{r2} and \registerop{rd} must be
valid registers and \registerop{rd} must not be \registerop{r0}.

\subsubsection*{Failure modes}

This instruction has no run-time failure modes beyond its constraints.
