<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: Main_Processor</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_Main_Processor" >Main_Processor</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod11.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/class/lunaw005/labs/Ground1B/./Processor/Main_Processor.v" >/home/class/lunaw005/labs/Ground1B/./Processor/Main_Processor.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod11.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod11.html#inst_tag_406" >top.dut</a></td>
</tr></table></div>
<br clear=all>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a href="mod11.html" >Main_Processor</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s10"><td class="lf">TOTAL<td><td>59<td>59<td>100.00
<tr class="s10"><td class="lf">INITIAL<td>58<td>13<td>13<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>83<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>99<td>1<td>1<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>104<td>1<td>1<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>126<td>1<td>1<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>134<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>139<td>13<td>13<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>185<td>9<td>9<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>213<td>7<td>7<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>229<td>3<td>3<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>237<td>5<td>5<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>247<td>2<td>2<td>100.00
</table>
<pre class="code"><br clear=all>
57                      begin
58         1/1          pc_out=0;
59         1/1          jmp=0;
60         1/1          jmp_val=0;
61         1/1          eop=0;
62         1/1          s1_c0=0;
63         1/1          s1_c1=0;
64         1/1          s2_c0=0;
65         1/1          s2_c1=0;
66         1/1          w_en=0;
67         1/1          aD_rf=0;
68         1/1          wD_rf=0;
69         1/1          inita=3;
70         1/1          initb=4;
71                      end
72                      wire [1:0]k_mux; wire [2:0]kmux2;
73                      mux2_1_1bit m5[1:0](2'b00,2'b11,inita[0]|inita[1],k_mux);
74                      mux2_1_1bit m10[2:0](3'b000,3'b111,initb[0]|initb[1]|initb[2],kmux2); 
75                      wire [1:0]k_sum=inita+k_mux;
76                      wire [2:0]k_sum2=initb+kmux2;
77                      mux2_1_1bit m6(s1_c0,1'b0,inita[0]|inita[1],s1_c0_k);
78                      mux2_1_1bit m7(s2_c0,1'b0,inita[0]|inita[1],s2_c0_k);
79                      mux2_1_1bit m8(s1_c1,1'b0,initb[0]|initb[1]|initb[2],s1_c1_k);
80                      mux2_1_1bit m9(s2_c1,1'b0,initb[0]|initb[1]|initb[2],s2_c1_k);
81                      always@(posedge clk)
82                      begin
83         1/1          inita&lt;=k_sum;
84         1/1          initb&lt;=k_sum2;
85                      end
86                      wire w1;
87                      wire jmp_w=jmp;
88                      wire [2:0]jmp_val_w=jmp_val;
89                      wire [2:0]w2;
90                      assign w1=jmp_w&amp;(jmp_val_w[0]|jmp_val_w[1]|jmp_val_w[2]);
91                      
92                      mux2_1_1bit m1[2:0](3'b001,jmp_val,w1,w2);
93                      adder_internal a1(k,w2,pc_in);
94                      
95                      //inst_mem IM(pc_out,inst_in);
96                      
97                      always@(posedge clk_mod)
98                      begin
99         1/1          pc_out=pc_in;
100                     end
101                     
102                     always@(posedge clk_mod)
103                     begin
104        1/1          inst_out=inst_in;
105                     
106                     end
107                     //End of Part1
108                     
109                     //Start of Processor Part2
110                     wire [15:0]pc;
111                     assign pc=inst_out;
112                     wire jmp_cu,eop_cu,ctrl_sel_in,memwr_in,wrbk_sel_in;
113                     wire [1:0]regwr_in;
114                     wire [3:0]alu_sel_in;
115                     wire[1:0]dir_val_in,w_en_w;
116                     wire[15:0] s1_in,s2_in,wD_rf_w,s1_in_1,s2_in_1;
117                     wire [7:0]dir_s1_in;
118                     assign dir_s1_in=pc[7:0];
119                     wire [2:0]dir_s2_in,aD_rf_w;
120                     assign dir_s2_in=pc[2:0];
121                     assign wD_rf_w=wD_rf;
122                     assign w_en_w=w_en;
123                     assign aD_rf_w=aD_rf;
124                     
125                     always@(*)
126        1/1          jmp_val=pc[2:0];
127                     
128                     Control_Unit CU(pc[15:12],pc[11],pc[10:9],jmp_cu,eop_cu,ctrl_sel_in,memwr_in,wrbk_sel_in,regwr_in,alu_sel_in,dir_val_in);
129                     reg_file RF(s1_in_1,s2_in_1,clk,pc[10:9],pc[5:3],pc[2:0],aD_rf_w,wD_rf_w,w_en_w);
130                     assign s1_in=({{8{pc[10]}}&amp; s1_in_1[15:8],{8{pc[9]}}&amp; s1_in_1[7:0]});
131                     assign s2_in=({{8{pc[10]}}&amp; s2_in_1[15:8],{8{pc[9]}}&amp; s2_in_1[7:0]});
132                     always@(*)
133                     begin
134        1/1          jmp=jmp_cu;
135        1/1          eop=eop_cu;
136                     end
137                     always@(posedge clk)
138                     begin
139        1/1          regwr_out2&lt;=regwr_in;
140        1/1          dir_val_out2&lt;=dir_val_in;
141        1/1          memwr_out2&lt;=memwr_in;
142        1/1          ctrl_sel_out2&lt;=ctrl_sel_in;
143        1/1          wrbk_sel_out2&lt;=wrbk_sel_in;
144        1/1          aD_out2&lt;=pc[8:6];
145        1/1          dir_s1_out2&lt;=dir_s1_in;
146        1/1          dir_s2_out2&lt;=dir_s2_in;
147        1/1          s1_out2&lt;=s1_in;
148        1/1          s2_out2&lt;=s2_in;
149        1/1          alu_sel_out2&lt;=alu_sel_in;
150        1/1          pc_2&lt;=pc;
151        1/1          reconfig_mul&lt;=pc[10:9];
152                     end
153                     //End of Part2
154                     
155                     //For HCU
156                     wire s1_c1_in=s1_c1_k;
157                     wire s2_c1_in=s2_c1_k;
158                     wire s1_c0_in=s1_c0_k;
159                     wire s2_c0_in=s2_c0_k;
160                     wire [15:0]A_scr1=s1_out2;
161                     wire [15:0]A_scr2=s2_out2;
162                     wire [15:0]B_hcu=({{8{pc[10]}}&amp; alu_out3[15:8],{8{pc[9]}}&amp; alu_out3[7:0]});//alu_out3 original assign
163                     wire [15:0]C_hcu=({{8{pc[10]}}&amp; wD_rf[15:8],{8{pc[9]}}&amp; wD_rf[7:0]});//wD_rf original assign
164                     
165                     //Start Of Processor Part3
166                     wire [15:0]w3,w4,w5,w6,alu_op,hcu1,hcu2,alu_op_half,w3in1,w3in2,pc_k;
167                     wire w7;
168                     assign pc_k=pc_2;
169                     assign w3in1={{8{1'b0}},dir_s1_out2};
170                     assign w3in2={dir_s1_out2,{8{1'b0}}};
171                     mux2_1_1bit mdirsel[15:0](w3in1,w3in2,regwr_out2[1],w3);
172                     assign w4={{13{1'b0}},dir_s2_out2};
173                     
174                     
175                     mux4_1_16bit mux1(A_scr1,B_hcu,C_hcu,B_hcu,s1_c0_in,s1_c1_in,hcu1);
176                     mux4_1_16bit mux2(A_scr2,B_hcu,C_hcu,B_hcu,s2_c0_in,s2_c1_in,hcu2);
177                     mux2_1_1bit m2[15:0](hcu1,w3,dir_val_out2[1],w5);
178                     mux2_1_1bit m3[15:0](hcu2,w4,dir_val_out2[0],w6);
179                     
180                     ALU alu(w5,w6,alu_sel_out2[3:2],alu_sel_out2[1:0],ctrl_sel_out2,reconfig_mul,alu_op_half,w7);
181                     mux2_1_1bit mdir[15:0](alu_op_half,w3,dir_val_out2[1],alu_op);
182                     
183                     always@(posedge clk)
184                     begin
185        1/1          reg_wr_out3&lt;=regwr_out2;
186        1/1          mem_wr_out3&lt;=memwr_out2;
187        1/1          wrbk_sel_out3&lt;=wrbk_sel_out2;
188        1/1          aM_out3&lt;=dir_s2_out2;
189        1/1          aD_out3&lt;=aD_out2;
190        1/1          alu_out3&lt;=alu_op;
191        1/1          dM_out3&lt;=w5;
192        1/1          pc_3&lt;=pc_k;
193        1/1          reconfig_load&lt;=reconfig_mul;
194                     end
195                     
196                     //End of Part3
197                     
198                     //Start of Processor Part4
199                     wire[15:0]pc_k1,z2;
200                     wire [2:0]z1;
201                     wire z3;
202                     assign pc_k1=pc_3;
203                     assign z1=aM_out3;
204                     assign z2=dM_out3;
205                     assign z3=mem_wr_out3;
206                     wire [15:0]mem_out,wD_in,mem_inter;
207                     data_mem DM(dM_out3,aM_out3,clk,mem_wr_out3,mem_inter);
208                     mux2_1_1bit mload[15:0]({16{1'b0}},mem_inter,reconfig_load[0]&amp;reconfig_load[1],mem_out);
209                     mux2_1_1bit m4[15:0](alu_out3,mem_out,wrbk_sel_out3,wD_in);
210                     
211                     always@(posedge clk)
212                     begin
213        1/1          inst_out_tb&lt;=pc_k1;
214        1/1          mem_data_tb&lt;=z2;
215        1/1          mem_en_tb&lt;=z3;
216        1/1          mem_add_tb&lt;=z1;
217        1/1          wD_rf&lt;=wD_in;
218        1/1          w_en&lt;=reg_wr_out3;
219        1/1          aD_rf&lt;=aD_out3;
220                     end
221                     //End of Part4
222                     
223                     //Hazard Control Unit
224                     reg [4:0]r1,r2,r4,r5;
225                     reg [2:0]r3,r6;	 	 
226                     wire h1,h2,h3,h4;
227                     always@(posedge clk)
228                     begin
229        1/1          r1&lt;={{inst_in[10:9]},{inst_in[5:3]}};
230        1/1          r2&lt;={{inst_in[10:9]},{inst_in[2:0]}};
231        1/1          r3&lt;=pc[8:6];
232                     end
233                     comp co1(r1,r3,inst_in[15:12],h1);
234                     comp co2(r2,r3,inst_in[15:12],h2);
235                     always@(posedge clk)
236                     begin
237        1/1          s1_c0&lt;=h1;
238        1/1          s2_c0&lt;=h2;
239        1/1          r4&lt;={{inst_in[10:9]},{inst_in[5:3]}};
240        1/1          r5&lt;={{inst_in[10:9]},{inst_in[2:0]}};
241        1/1          r6&lt;=r3;
242                     end
243                     comp c03(r4,r6,inst_in[15:12],h3);
244                     comp co4(r5,r6,inst_in[15:12],h4);
245                     always@(posedge clk)
246                     begin
247        1/1          s1_c1&lt;=h3;
248        1/1          s2_c1&lt;=h4;
</pre>
<br clear=all>
Go to <a href="mod11.html" >top</a>
<hr>
<a name="inst_tag_406"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_406" >top.dut</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod11.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod11.html" >Main_Processor</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod18.html#inst_tag_460" >top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_450" >DM</a></td>
</tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2.html#inst_tag_2" >RF</a></td>
</tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod6.html#inst_tag_53" >alu</a></td>
</tr></table><br clear=all>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
