// Seed: 126706759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wand id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = !id_1 * -1;
  assign id_3 = id_7 & -1'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd67,
    parameter id_17 = 32'd35,
    parameter id_3  = 32'd29
) (
    output tri1 id_0,
    output supply1 id_1,
    output wire id_2,
    input wire _id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    input wor id_9
    , _id_13, id_14, id_15,
    input wire id_10,
    input wire id_11
);
  logic id_16;
  ;
  assign id_0 = id_3;
  wire _id_17[-1 : 1];
  ;
  parameter id_18 = -1, id_19 = id_17, id_20 = id_6;
  wire id_21;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_21,
      id_20,
      id_20,
      id_15,
      id_15
  );
  wire [1  &&  id_13 : 1  *  id_17] id_22;
  wire id_23;
endmodule
