Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 14 13:11:29 2025
| Host         : Akshay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Equations_mode_timing_summary_routed.rpt -pb Equations_mode_timing_summary_routed.pb -rpx Equations_mode_timing_summary_routed.rpx -warn_on_violation
| Design       : Equations_mode
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 274 register/latch pins with no clock driven by root clock pin: clk_6p25M_gen/slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.608        0.000                      0                 1227        0.151        0.000                      0                 1227        4.500        0.000                       0                   537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.608        0.000                      0                 1170        0.151        0.000                      0                 1170        4.500        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.048        0.000                      0                   57        1.576        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.520ns (20.739%)  route 5.809ns (79.261%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           0.984    11.508    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.328    11.836 r  quadratic_inst/coeff_c[2]_i_2/O
                         net (fo=1, routed)           0.452    12.288    quadratic_inst/coeff_c[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    12.412 r  quadratic_inst/coeff_c[2]_i_1/O
                         net (fo=1, routed)           0.000    12.412    quadratic_inst/coeff_c[2]_i_1_n_0
    SLICE_X54Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.449    14.790    quadratic_inst/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[2]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)        0.077    15.020    quadratic_inst/coeff_c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.396ns (19.241%)  route 5.859ns (80.759%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           1.486    12.009    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I5_O)        0.328    12.337 r  quadratic_inst/coeff_c[10]_i_2/O
                         net (fo=1, routed)           0.000    12.337    quadratic_inst/coeff_c[10]_i_2_n_0
    SLICE_X54Y12         FDRE                                         r  quadratic_inst/coeff_c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.448    14.789    quadratic_inst/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  quadratic_inst/coeff_c_reg[10]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    15.019    quadratic_inst/coeff_c_reg[10]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 quadratic_inst/digit_a_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.329ns (47.346%)  route 3.702ns (52.654%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.563     5.084    quadratic_inst/clk_IBUF_BUFG
    SLICE_X45Y12         FDRE                                         r  quadratic_inst/digit_a_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  quadratic_inst/digit_a_reg[2][3]/Q
                         net (fo=6, routed)           0.778     6.282    quadratic_inst/digit_a_reg[2]_0[3]
    SLICE_X44Y14         LUT3 (Prop_lut3_I1_O)        0.296     6.578 r  quadratic_inst/coeff_a[9]_i_16/O
                         net (fo=1, routed)           0.000     6.578    quadratic_inst/coeff_a[9]_i_16_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.158 r  quadratic_inst/coeff_a_reg[9]_i_10/O[2]
                         net (fo=2, routed)           0.422     7.580    quadratic_inst/coeff_a_reg[9]_i_10_n_5
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.302     7.882 r  quadratic_inst/coeff_a[4]_i_12/O
                         net (fo=1, routed)           0.000     7.882    quadratic_inst/coeff_a[4]_i_12_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.283 r  quadratic_inst/coeff_a_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.283    quadratic_inst/coeff_a_reg[4]_i_6_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.505 r  quadratic_inst/coeff_a_reg[9]_i_8/O[0]
                         net (fo=1, routed)           0.512     9.017    quadratic_inst_n_729
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554     9.571 f  coeff_a_reg[9]_i_6/O[3]
                         net (fo=2, routed)           1.135    10.706    quadratic_inst/coeff_a2[6]
    SLICE_X47Y15         LUT6 (Prop_lut6_I0_O)        0.307    11.013 r  quadratic_inst/coeff_a[9]_i_3/O
                         net (fo=2, routed)           0.445    11.458    quadratic_inst/coeff_a[9]_i_3_n_0
    SLICE_X47Y15         LUT5 (Prop_lut5_I1_O)        0.124    11.582 r  quadratic_inst/coeff_a[10]_i_5/O
                         net (fo=1, routed)           0.410    11.991    quadratic_inst/coeff_a[10]_i_5_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.115 r  quadratic_inst/coeff_a[10]_i_2/O
                         net (fo=1, routed)           0.000    12.115    quadratic_inst/p_1_in[10]
    SLICE_X44Y16         FDRE                                         r  quadratic_inst/coeff_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.441    14.782    quadratic_inst/clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  quadratic_inst/coeff_a_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.029    15.050    quadratic_inst/coeff_a_reg[10]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 1.396ns (20.227%)  route 5.506ns (79.773%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           1.132    11.656    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.328    11.984 r  quadratic_inst/coeff_c[3]_i_1/O
                         net (fo=1, routed)           0.000    11.984    quadratic_inst/coeff_c[3]_i_1_n_0
    SLICE_X57Y10         FDRE                                         r  quadratic_inst/coeff_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.451    14.792    quadratic_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  quadratic_inst/coeff_c_reg[3]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.029    14.974    quadratic_inst/coeff_c_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.984    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.396ns (20.267%)  route 5.492ns (79.733%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           1.119    11.642    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.328    11.970 r  quadratic_inst/coeff_c[7]_i_1/O
                         net (fo=1, routed)           0.000    11.970    quadratic_inst/coeff_c[7]_i_1_n_0
    SLICE_X57Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.450    14.791    quadratic_inst/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[7]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.031    14.975    quadratic_inst/coeff_c_reg[7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.396ns (20.195%)  route 5.517ns (79.805%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           1.143    11.667    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.328    11.995 r  quadratic_inst/coeff_c[1]_i_1/O
                         net (fo=1, routed)           0.000    11.995    quadratic_inst/coeff_c[1]_i_1_n_0
    SLICE_X56Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.450    14.791    quadratic_inst/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  quadratic_inst/coeff_c_reg[1]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.077    15.021    quadratic_inst/coeff_c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 quadratic_inst/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.396ns (20.622%)  route 5.374ns (79.378%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.561     5.082    quadratic_inst/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  quadratic_inst/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  quadratic_inst/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.854     6.392    quadratic_inst/debounce_counter_reg[6]
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.516 f  quadratic_inst/switches_stable[9]_i_5/O
                         net (fo=1, routed)           0.618     7.134    quadratic_inst/switches_stable[9]_i_5_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.258 f  quadratic_inst/switches_stable[9]_i_2/O
                         net (fo=3, routed)           0.753     8.011    quadratic_inst/switches_stable[9]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.124     8.135 r  quadratic_inst/digit_count_a[0]_i_3/O
                         net (fo=10, routed)          1.064     9.200    quadratic_inst/digit_count_a[0]_i_3_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.324 r  quadratic_inst/coeff_c[9]_i_2/O
                         net (fo=6, routed)           1.084    10.408    quadratic_inst/coeff_c[9]_i_2_n_0
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.116    10.524 r  quadratic_inst/coeff_c[10]_i_7/O
                         net (fo=6, routed)           1.000    11.524    quadratic_inst/coeff_c[10]_i_7_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.328    11.852 r  quadratic_inst/coeff_c[8]_i_1/O
                         net (fo=1, routed)           0.000    11.852    quadratic_inst/coeff_c[8]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  quadratic_inst/coeff_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.449    14.790    quadratic_inst/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  quadratic_inst/coeff_c_reg[8]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.081    15.024    quadratic_inst/coeff_c_reg[8]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/digit_b_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.419ns (7.184%)  route 5.414ns (92.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         5.414    10.975    quadratic_inst/reset_trigger_p
    SLICE_X49Y10         FDRE                                         r  quadratic_inst/digit_b_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.449    14.790    quadratic_inst/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  quadratic_inst/digit_b_reg[1][1]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.604    14.339    quadratic_inst/digit_b_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/digit_b_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.419ns (7.547%)  route 5.133ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         5.133    10.694    quadratic_inst/reset_trigger_p
    SLICE_X52Y10         FDRE                                         r  quadratic_inst/digit_b_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.450    14.791    quadratic_inst/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  quadratic_inst/digit_b_reg[0][0]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X52Y10         FDRE (Setup_fdre_C_R)       -0.699    14.245    quadratic_inst/digit_b_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/digit_b_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.419ns (7.547%)  route 5.133ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         5.133    10.694    quadratic_inst/reset_trigger_p
    SLICE_X52Y10         FDRE                                         r  quadratic_inst/digit_b_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.450    14.791    quadratic_inst/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  quadratic_inst/digit_b_reg[0][1]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X52Y10         FDRE (Setup_fdre_C_R)       -0.699    14.245    quadratic_inst/digit_b_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  3.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 deb_C/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_C/debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  deb_C/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  deb_C/debounce_counter_reg[2]/Q
                         net (fo=6, routed)           0.099     1.708    deb_C/debounce_counter_reg__0[2]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  deb_C/debounce_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.753    deb_C/debounce_counter0__0[6]
    SLICE_X2Y21          FDSE                                         r  deb_C/debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.854     1.981    deb_C/clk_IBUF_BUFG
    SLICE_X2Y21          FDSE                                         r  deb_C/debounce_counter_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDSE (Hold_fdse_C_D)         0.121     1.602    deb_C/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 deb_U/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_U/debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    deb_U/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  deb_U/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb_U/debounce_counter_reg[2]/Q
                         net (fo=6, routed)           0.099     1.687    deb_U/debounce_counter_reg__0[2]
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  deb_U/debounce_counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.732    deb_U/debounce_counter0__0[6]
    SLICE_X14Y11         FDSE                                         r  deb_U/debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.834     1.961    deb_U/clk_IBUF_BUFG
    SLICE_X14Y11         FDSE                                         r  deb_U/debounce_counter_reg[6]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y11         FDSE (Hold_fdse_C_D)         0.121     1.581    deb_U/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.592     1.475    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.059     1.662    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X1Y91          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.862     1.990    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.016     1.504    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 deb_C/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_C/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  deb_C/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  deb_C/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.121     1.731    deb_C/debounce_counter_reg__0[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.048     1.779 r  deb_C/debounce_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    deb_C/debounce_counter0__0[3]
    SLICE_X2Y21          FDSE                                         r  deb_C/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.854     1.981    deb_C/clk_IBUF_BUFG
    SLICE_X2Y21          FDSE                                         r  deb_C/debounce_counter_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDSE (Hold_fdse_C_D)         0.133     1.614    deb_C/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 deb_U/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_U/pb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.562     1.445    deb_U/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  deb_U/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.141     1.586 f  deb_U/debounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.120     1.707    deb_U/debounce_counter_reg__0[7]
    SLICE_X12Y13         LUT5 (Prop_lut5_I3_O)        0.045     1.752 r  deb_U/pb_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.752    deb_U/pb_state_i_1__1_n_0
    SLICE_X12Y13         FDRE                                         r  deb_U/pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     1.958    deb_U/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  deb_U/pb_state_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.120     1.578    deb_U/pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 deb_U/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_U/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    deb_U/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  deb_U/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb_U/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.121     1.710    deb_U/debounce_counter_reg__0[0]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.755 r  deb_U/debounce_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.755    deb_U/debounce_counter0__0[3]
    SLICE_X14Y11         FDSE                                         r  deb_U/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.834     1.961    deb_U/clk_IBUF_BUFG
    SLICE_X14Y11         FDSE                                         r  deb_U/debounce_counter_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y11         FDSE (Hold_fdse_C_D)         0.120     1.580    deb_U/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 deb_C/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_C/debounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  deb_C/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  deb_C/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.125     1.735    deb_C/debounce_counter_reg__0[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  deb_C/debounce_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    deb_C/debounce_counter0__0[5]
    SLICE_X2Y21          FDRE                                         r  deb_C/debounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.854     1.981    deb_C/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  deb_C/debounce_counter_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.602    deb_C/debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 deb_U/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_U/debounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    deb_U/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  deb_U/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  deb_U/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.125     1.714    deb_U/debounce_counter_reg__0[0]
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  deb_U/debounce_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.759    deb_U/debounce_counter0__0[5]
    SLICE_X14Y11         FDRE                                         r  deb_U/debounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.834     1.961    deb_U/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  deb_U/debounce_counter_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121     1.581    deb_U/debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.592     1.475    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.126     1.743    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.862     1.990    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.121     1.609    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.592     1.475    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.126     1.742    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X1Y90          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.862     1.990    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.070     1.561    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y16   FSM_sequential_current_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y16   clear_menu_selection_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y68   clk_6p25M_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y71   clk_6p25M_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y71   clk_6p25M_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y71   clk_6p25M_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y71   clk_6p25M_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   clk_6p25M_gen/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   clk_6p25M_gen/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   clk_6p25M_gen/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y69   clk_6p25M_gen/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   clk_6p25M_gen/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   quadratic_inst/coeff_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   quadratic_inst/coeff_b_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   FSM_sequential_current_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   clear_menu_selection_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72   clk_6p25M_gen/COUNT_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.419ns (8.023%)  route 4.803ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.803    10.364    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X4Y96          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.507    14.848    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X4Y96          FDCE (Recov_fdce_C_CLR)     -0.580    14.412    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.419ns (8.023%)  route 4.803ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.803    10.364    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X4Y96          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.507    14.848    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X4Y96          FDCE (Recov_fdce_C_CLR)     -0.580    14.412    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.419ns (8.084%)  route 4.764ns (91.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.764    10.325    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X2Y96          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.509    14.850    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y96          FDCE (Recov_fdce_C_CLR)     -0.494    14.500    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.419ns (8.307%)  route 4.625ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.625    10.186    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X2Y91          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.508    14.849    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[23]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.536    14.457    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.419ns (8.307%)  route 4.625ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.625    10.186    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X2Y91          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.508    14.849    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.494    14.499    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.419ns (8.307%)  route 4.625ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.625    10.186    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X2Y91          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.508    14.849    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.494    14.499    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.419ns (8.326%)  route 4.613ns (91.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.613    10.175    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X2Y95          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.509    14.850    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y95          FDCE (Recov_fdce_C_CLR)     -0.494    14.500    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.419ns (8.326%)  route 4.613ns (91.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.613    10.175    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X2Y95          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.509    14.850    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y95          FDCE (Recov_fdce_C_CLR)     -0.494    14.500    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.419ns (8.585%)  route 4.462ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.462    10.023    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X3Y94          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.509    14.850    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.580    14.414    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.419ns (8.585%)  route 4.462ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.621     5.142    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.419     5.561 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         4.462    10.023    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X3Y94          FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.509    14.850    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.580    14.414    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/reset_periodic_check_cnt_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.128ns (7.519%)  route 1.574ns (92.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.574     3.171    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X5Y88          FDPE                                         f  mouse_inst/i_mouse_ctl/reset_periodic_check_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X5Y88          FDPE                                         r  mouse_inst/i_mouse_ctl/reset_periodic_check_cnt_reg/C
                         clock pessimism             -0.244     1.743    
    SLICE_X5Y88          FDPE (Remov_fdpe_C_PRE)     -0.149     1.594    mouse_inst/i_mouse_ctl/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.128ns (7.500%)  route 1.579ns (92.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.579     3.175    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y88          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.128ns (7.500%)  route 1.579ns (92.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.579     3.175    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y88          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.128ns (7.500%)  route 1.579ns (92.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.579     3.175    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y88          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[34]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.128ns (7.500%)  route 1.579ns (92.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.579     3.175    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y88          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[36]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.300%)  route 1.625ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.625     3.222    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X2Y88          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.861     1.989    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X2Y88          FDCE (Remov_fdce_C_CLR)     -0.121     1.624    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/reset_timeout_cnt_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.300%)  route 1.625ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.625     3.222    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X3Y88          FDPE                                         f  mouse_inst/i_mouse_ctl/reset_timeout_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.861     1.989    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  mouse_inst/i_mouse_ctl/reset_timeout_cnt_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X3Y88          FDPE (Remov_fdpe_C_PRE)     -0.149     1.596    mouse_inst/i_mouse_ctl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.128ns (7.232%)  route 1.642ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.642     3.238    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y89          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[28]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y89          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.128ns (7.232%)  route 1.642ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.642     3.238    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y89          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y89          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.128ns (7.232%)  route 1.642ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.585     1.468    deb_C/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  deb_C/pb_out_reg/Q
                         net (fo=313, routed)         1.642     3.238    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X4Y89          FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.860     1.987    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X4Y89          FDCE (Remov_fdce_C_CLR)     -0.146     1.597    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  1.641    





