0.7
2020.2
Nov 18 2020
09:47:47
D:/Tangent/SUSTech/大三下/课程资料/DSD/Lab/Lab1/Tutorial/Tutorial.sim/sim_1/synth/timing/xsim/counter_tbw_time_synth.v,1708845275,verilog,,,,Counter;glbl,,,,,,,,
D:/Tangent/SUSTech/大三下/课程资料/DSD/Lab/Lab1/Tutorial/Tutorial.srcs/sim_1/new/tb_counter.vhd,1708335114,vhdl,,,,counter_tbw,,,,,,,,
