module tb;

logic clk;
logic rst;
logic pwm_out;

pwm dut(clk, rst, pwm_out);

always begin
	clk = 1; #20; clk = 0; #20;
end

initial begin
	rst = 1; #1;
	rst = 0; #100000;
end

endmodule