{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647365592764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647365592764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 12:33:12 2022 " "Processing started: Tue Mar 15 12:33:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647365592764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647365592764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImplementacionRelojDigital -c ImplementacionRelojDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImplementacionRelojDigital -c ImplementacionRelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647365592764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647365593139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "implementacionrelojdigital.bdf 1 1 " "Found 1 design units, including 1 entities, in source file implementacionrelojdigital.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ImplementacionRelojDigital " "Found entity 1: ImplementacionRelojDigital" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647365593186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImplementacionRelojDigital " "Elaborating entity \"ImplementacionRelojDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 112 928 976 144 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 144 928 976 176 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 176 928 976 208 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 288 928 976 320 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 320 928 976 352 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 352 928 976 384 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 384 928 976 416 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 544 936 984 576 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 576 936 984 608 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst31 " "Block or symbol \"NOT\" of instance \"inst31\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 608 936 984 640 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst33 " "Block or symbol \"NOT\" of instance \"inst33\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 720 936 984 752 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst35 " "Block or symbol \"NOT\" of instance \"inst35\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 752 936 984 784 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst37 " "Block or symbol \"NOT\" of instance \"inst37\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 784 936 984 816 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "ImplementacionRelojDigital.bdf" "" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 816 936 984 848 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1647365593217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pruebas.vhd 2 1 " "Using design file pruebas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pruebas-bdf_type " "Found design unit 1: Pruebas-bdf_type" {  } { { "pruebas.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/pruebas.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pruebas " "Found entity 1: Pruebas" {  } { { "pruebas.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/pruebas.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pruebas Pruebas:inst1 " "Elaborating entity \"Pruebas\" for hierarchy \"Pruebas:inst1\"" {  } { { "ImplementacionRelojDigital.bdf" "inst1" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 80 752 872 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relojsegundero.vhd 2 1 " "Using design file relojsegundero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojSegundero-bdf_type " "Found design unit 1: RelojSegundero-bdf_type" {  } { { "relojsegundero.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/relojsegundero.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593592 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojSegundero " "Found entity 1: RelojSegundero" {  } { { "relojsegundero.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/relojsegundero.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RelojSegundero RelojSegundero:inst " "Elaborating entity \"RelojSegundero\" for hierarchy \"RelojSegundero:inst\"" {  } { { "ImplementacionRelojDigital.bdf" "inst" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 376 360 496 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moddieciseistruncadodiez.vhd 2 1 " "Using design file moddieciseistruncadodiez.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModDieciseisTruncadoDiez-bdf_type " "Found design unit 1: ModDieciseisTruncadoDiez-bdf_type" {  } { { "moddieciseistruncadodiez.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/moddieciseistruncadodiez.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModDieciseisTruncadoDiez " "Found entity 1: ModDieciseisTruncadoDiez" {  } { { "moddieciseistruncadodiez.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/moddieciseistruncadodiez.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moddieciseistruncadodiez RelojSegundero:inst\|moddieciseistruncadodiez:b2v_inst " "Elaborating entity \"moddieciseistruncadodiez\" for hierarchy \"RelojSegundero:inst\|moddieciseistruncadodiez:b2v_inst\"" {  } { { "relojsegundero.vhd" "b2v_inst" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/relojsegundero.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modochotruncadoseis.vhd 2 1 " "Using design file modochotruncadoseis.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModOchoTruncadoSeis-bdf_type " "Found design unit 1: ModOchoTruncadoSeis-bdf_type" {  } { { "modochotruncadoseis.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/modochotruncadoseis.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModOchoTruncadoSeis " "Found entity 1: ModOchoTruncadoSeis" {  } { { "modochotruncadoseis.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/modochotruncadoseis.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modochotruncadoseis RelojSegundero:inst\|modochotruncadoseis:b2v_inst2 " "Elaborating entity \"modochotruncadoseis\" for hierarchy \"RelojSegundero:inst\|modochotruncadoseis:b2v_inst2\"" {  } { { "relojsegundero.vhd" "b2v_inst2" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/relojsegundero.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisorfrecuencia.vhd 2 1 " "Using design file divisorfrecuencia.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrecuencia-bdf_type " "Found design unit 1: DivisorFrecuencia-bdf_type" {  } { { "divisorfrecuencia.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/divisorfrecuencia.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593623 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia " "Found entity 1: DivisorFrecuencia" {  } { { "divisorfrecuencia.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/divisorfrecuencia.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuencia DivisorFrecuencia:inst2 " "Elaborating entity \"DivisorFrecuencia\" for hierarchy \"DivisorFrecuencia:inst2\"" {  } { { "ImplementacionRelojDigital.bdf" "inst2" { Schematic "C:/VHDL/TercerCorte/ImplementacionRelojDigital/ImplementacionRelojDigital.bdf" { { 376 136 288 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modochotruncadocinco.vhd 2 1 " "Using design file modochotruncadocinco.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModOchoTruncadoCinco-bdf_type " "Found design unit 1: ModOchoTruncadoCinco-bdf_type" {  } { { "modochotruncadocinco.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/modochotruncadocinco.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593654 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModOchoTruncadoCinco " "Found entity 1: ModOchoTruncadoCinco" {  } { { "modochotruncadocinco.vhd" "" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/modochotruncadocinco.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647365593654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1647365593654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modochotruncadocinco DivisorFrecuencia:inst2\|modochotruncadocinco:b2v_inst54 " "Elaborating entity \"modochotruncadocinco\" for hierarchy \"DivisorFrecuencia:inst2\|modochotruncadocinco:b2v_inst54\"" {  } { { "divisorfrecuencia.vhd" "b2v_inst54" { Text "C:/VHDL/TercerCorte/ImplementacionRelojDigital/divisorfrecuencia.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647365593654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1647365594153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647365594367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647365594367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647365594402 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647365594402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647365594402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647365594402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647365594420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 12:33:14 2022 " "Processing ended: Tue Mar 15 12:33:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647365594420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647365594420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647365594420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647365594420 ""}
