gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Jun 20 2025 03:42:18
gem5 started Jun 20 2025 04:24:48
gem5 executing on Ubuntu, pid 17363
command line: ./build/X86/gem5.opt -d /root/gem5_runs/q3_fa configs/example/se.py -c /home/vboxuser/gem5-525ce650e1a5bbe71c39d4b15598d6c003cc9f9e/benchmark/benchmark/quicksort --cpu-type=TimingSimpleCPU --caches --l2cache --l3cache --l1i_size=32kB --l1d_size=32kB --l2_size=128kB --l3_size=64kB --l3_assoc=1024 --mem-type=NVMainMemory --nvmain-config=/home/vboxuser/NVmain/Config/PCM_ISSCC_2012_4GB.config

Global frequency set at 1000000000000 ticks per second
NVMainControl: Reading NVMain config file: /home/vboxuser/NVmain/Config/PCM_ISSCC_2012_4GB.config.
0: system.remote_gdb: listening for remote gdb on port 7000
NVMain: GlobalEventQueue: Added a memory subsystem running at 400MHz. My frequency is 2000MHz.
Config: Warning: Key EIDD0 is not set. Using '85' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD1 is not set. Using '54' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2P0 is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2P1 is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2N is not set. Using '37' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD3P is not set. Using '35' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD3N is not set. Using '40' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD4R is not set. Using '160' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD4W is not set. Using '165' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD5B is not set. Using '200' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD6 is not set. Using '12' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eactstdby is not set. Using '0.09009' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eprestdby is not set. Using '0.083333' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_nom is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_wr is not set. Using '60' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_cont is not set. Using '75' as the default. Please configure this value if this is wrong.
Config: Warning: Key VDDQ is not set. Using '1.5' as the default. Please configure this value if this is wrong.
Config: Warning: Key VSSQ is not set. Using '0' as the default. Please configure this value if this is wrong.
Config: Warning: Key RanksPerDIMM is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key DataEncoder is not set. Using 'default' as the default. Please configure this value if this is wrong.
Config: Warning: Key UseLowPower is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key PowerDownMode is not set. Using 'FASTEXIT' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrintAllDevices is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrintConfig is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key StaggerRefresh is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key UsePrecharge is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key OffChipLatency is not set. Using '10' as the default. Please configure this value if this is wrong.
Config: Warning: Key RBSize is not set. Using '32' as the default. Please configure this value if this is wrong.
Config: Warning: Key MemoryPrefetcher is not set. Using 'none' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrefetchBufferSize is not set. Using '32' as the default. Please configure this value if this is wrong.
Config: Warning: Key MLCLevels is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key WPVariance is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key UniformWrites is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key WriteAllBits is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key Ereset is not set. Using '0.054331' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eset is not set. Using '0.101581' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP00 is not set. Using '0' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP01 is not set. Using '7' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP10 is not set. Using '5' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP11 is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key WPMaxVariance is not set. Using '2' as the default. Please configure this value if this is wrong.
Config: Warning: Key DeadlockTimer is not set. Using '10000000' as the default. Please configure this value if this is wrong.
Config: Warning: Key EnableDebug is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key WritePausing is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key PauseThreshold is not set. Using '0.4' as the default. Please configure this value if this is wrong.
Config: Warning: Key MaxCancellations is not set. Using '4' as the default. Please configure this value if this is wrong.
NVMain: the address mapping order is 
	Sub-Array 1
	Row 6
	Column 2
	Bank 4
	Rank 5
	Channel 3
Config: Warning: Key CONFIG_CHANNEL0 is not set. Using '' as the default. Please configure this value if this is wrong.
Created a First Ready First Come First Serve memory         controller with write queue!
Config: Warning: Key EIDD0 is not set. Using '85' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD1 is not set. Using '54' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2P0 is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2P1 is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD2N is not set. Using '37' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD3P is not set. Using '35' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD3N is not set. Using '40' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD4R is not set. Using '160' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD4W is not set. Using '165' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD5B is not set. Using '200' as the default. Please configure this value if this is wrong.
Config: Warning: Key EIDD6 is not set. Using '12' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eactstdby is not set. Using '0.09009' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eprestdby is not set. Using '0.083333' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_nom is not set. Using '30' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_wr is not set. Using '60' as the default. Please configure this value if this is wrong.
Config: Warning: Key Rtt_cont is not set. Using '75' as the default. Please configure this value if this is wrong.
Config: Warning: Key VDDQ is not set. Using '1.5' as the default. Please configure this value if this is wrong.
Config: Warning: Key VSSQ is not set. Using '0' as the default. Please configure this value if this is wrong.
Config: Warning: Key RanksPerDIMM is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key DataEncoder is not set. Using 'default' as the default. Please configure this value if this is wrong.
Config: Warning: Key UseLowPower is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key PowerDownMode is not set. Using 'FASTEXIT' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrintAllDevices is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrintConfig is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key StaggerRefresh is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key UsePrecharge is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key OffChipLatency is not set. Using '10' as the default. Please configure this value if this is wrong.
Config: Warning: Key RBSize is not set. Using '32' as the default. Please configure this value if this is wrong.
Config: Warning: Key MemoryPrefetcher is not set. Using 'none' as the default. Please configure this value if this is wrong.
Config: Warning: Key PrefetchBufferSize is not set. Using '32' as the default. Please configure this value if this is wrong.
Config: Warning: Key MLCLevels is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key WPVariance is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key UniformWrites is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key WriteAllBits is not set. Using 'true' as the default. Please configure this value if this is wrong.
Config: Warning: Key Ereset is not set. Using '0.054331' as the default. Please configure this value if this is wrong.
Config: Warning: Key Eset is not set. Using '0.101581' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP00 is not set. Using '0' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP01 is not set. Using '7' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP10 is not set. Using '5' as the default. Please configure this value if this is wrong.
Config: Warning: Key nWP11 is not set. Using '1' as the default. Please configure this value if this is wrong.
Config: Warning: Key WPMaxVariance is not set. Using '2' as the default. Please configure this value if this is wrong.
Config: Warning: Key DeadlockTimer is not set. Using '10000000' as the default. Please configure this value if this is wrong.
Config: Warning: Key EnableDebug is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key WritePausing is not set. Using 'false' as the default. Please configure this value if this is wrong.
Config: Warning: Key PauseThreshold is not set. Using '0.4' as the default. Please configure this value if this is wrong.
Config: Warning: Key MaxCancellations is not set. Using '4' as the default. Please configure this value if this is wrong.
Config: Warning: Key Decoder is not set. Using '' as the default. Please configure this value if this is wrong.
Config: Warning: Key RankType is not set. Using '' as the default. Please configure this value if this is wrong.
Creating 4 banks in all 8 devices.
Config: Warning: Key BankType is not set. Using '' as the default. Please configure this value if this is wrong.
NVMain: the address mapping order is 
	Sub-Array 1
	Row 6
	Column 2
	Bank 4
	Rank 5
	Channel 3
defaultMemory.channel0.FRFCFS-WQF capacity is 4096 MB.
Creating 4 command queues.
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
      Returning '/home/vboxuser/gem5-525ce650e1a5bbe71c39d4b15598d6c003cc9f9e/benchmark/benchmark/quicksort'
info: Increasing stack size by one page.
warn: ignoring syscall access(...)
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
Exiting @ tick 49957052000 because exiting with last active thread context
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.subArrayEnergy 133643nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activeEnergy 150.87nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.burstEnergy 6316.98nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writeEnergy 127175nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredPauses 3745
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.reads 4557
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writes 3745
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activates 1858
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.precharges 1857
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredWriteTimes 3745
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelCountHisto {0: 3744}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankEnergy 133643nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeEnergy 150.87nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstEnergy 6316.98nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankPower 1.33758e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activePower 15099.9W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstPower 632241W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bandwidth 170.171MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.dataCycles 33208
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.powerCycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.utilization 0.00332366
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.reads 4557
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.writes 3745
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activates 1858
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.precharges 1857
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeCycles 9962957
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.standbyCycles 28453
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.subArrayEnergy 138978nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activeEnergy 121.8nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.burstEnergy 6558.71nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writeEnergy 132298nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredPauses 3889
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.reads 4007
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writes 3889
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activates 1500
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.precharges 1499
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredWriteTimes 3889
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelCountHisto {0: 3888}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankEnergy 138978nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeEnergy 121.8nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstEnergy 6558.71nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankPower 1.39098e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activePower 12190.5W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstPower 656434W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bandwidth 161.849MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.dataCycles 31584
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.powerCycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.utilization 0.00316112
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.reads 4007
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.writes 3889
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activates 1500
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.precharges 1499
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeCycles 9976336
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.standbyCycles 15074
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.subArrayEnergy 159767nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activeEnergy 107.509nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.burstEnergy 7568.36nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writeEnergy 152091nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredPauses 4487
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.reads 5328
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writes 4487
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activates 1324
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.precharges 1323
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredWriteTimes 4487
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelCountHisto {0: 4486}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankEnergy 159767nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeEnergy 107.509nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstEnergy 7568.36nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankPower 1.59905e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activePower 10760.1W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstPower 757486W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bandwidth 201.184MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.dataCycles 39260
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.powerCycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.utilization 0.00392938
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.reads 5328
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.writes 4487
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activates 1324
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.precharges 1323
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeCycles 9959232
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.standbyCycles 32178
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.subArrayEnergy 222249nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activeEnergy 161.263nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.burstEnergy 10564.4nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writeEnergy 211523nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredPauses 6263
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.reads 7716
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writes 6263
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activates 1986
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.precharges 1985
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageWriteTime 60
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredWriteTimes 6263
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelCountHisto {0: 6262}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankEnergy 222249nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeEnergy 161.263nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstEnergy 10564.4nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankPower 2.2244e+07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activePower 16140.2W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstPower 1.05735e+06W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bandwidth 286.536MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.dataCycles 55916
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.powerCycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.utilization 0.00559641
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.reads 7716
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.writes 6263
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activates 1986
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.precharges 1985
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeCycles 9948356
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.standbyCycles 43054
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalEnergy 1.58631e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundEnergy 900126nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activateEnergy 541.442nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstEnergy 31008.5nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalPower 0.0372991W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundPower 0.036036W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activatePower 2.16763e-05W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstPower 0.00124141W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.reads 21608
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.writes 18384
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activeCycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.slowExitCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaits 159
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitTotal 468
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitAverage 2.9434
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaits 160
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitTotal 471
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitAverage 2.94375
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitTotal 19
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitAverage 19
i0.defaultMemory.channel0.FRFCFS-WQF.mem_reads 21608
i0.defaultMemory.channel0.FRFCFS-WQF.mem_writes 18407
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_hits 18887
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_miss 2721
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_hits 14437
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_miss 3947
i0.defaultMemory.channel0.FRFCFS-WQF.total_drains 1148
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_writes 18368
i0.defaultMemory.channel0.FRFCFS-WQF.average_writes_per_drain 16
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_writes 16
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_writes 16
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_cycles 1030767
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_cycles 897.881
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_cycles 258
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_cycles 1222
i0.defaultMemory.channel0.FRFCFS-WQF.total_non_drain_cycles 9086344
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_spacing 7914.93
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_spacing 1303
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_spacing 1820393
i0.defaultMemory.channel0.FRFCFS-WQF.total_read_cycles 8055577
i0.defaultMemory.channel0.FRFCFS-WQF.average_read_spacing 7017.05
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_read_spacing 741
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_read_spacing 1819224
i0.defaultMemory.channel0.FRFCFS-WQF.total_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_reads_during_drain 1136
i0.defaultMemory.channel0.FRFCFS-WQF.average_reads_during_drain 0.989547
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_reads_during_drain 1
i0.defaultMemory.channel0.FRFCFS-WQF.starvation_precharges 3947
i0.defaultMemory.channel0.FRFCFS-WQF.averageLatency 79.574
i0.defaultMemory.channel0.FRFCFS-WQF.averageQueueLatency 5261.54
i0.defaultMemory.channel0.FRFCFS-WQF.averageTotalLatency 5341.11
i0.defaultMemory.channel0.FRFCFS-WQF.measuredLatencies 39992
i0.defaultMemory.channel0.FRFCFS-WQF.measuredQueueLatencies 39992
i0.defaultMemory.channel0.FRFCFS-WQF.measuredTotalLatencies 39992
i0.defaultMemory.channel0.FRFCFS-WQF.simulation_cycles 9991410
i0.defaultMemory.channel0.FRFCFS-WQF.wakeupCount 69739
i0.defaultMemory.totalReadRequests 21608
i0.defaultMemory.totalWriteRequests 18407
i0.defaultMemory.successfulPrefetches 0
i0.defaultMemory.unsuccessfulPrefetches 0

===== STATS.TXT =====


---------- Begin Simulation Statistics ----------
sim_seconds                                  0.049957                       # Number of seconds simulated
sim_ticks                                 49957052000                       # Number of ticks simulated
final_tick                                49957052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1614393                       # Simulator instruction rate (inst/s)
host_op_rate                                  2739586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2873779553                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660120                       # Number of bytes of host memory used
host_seconds                                    17.38                       # Real time elapsed on the host
sim_insts                                    28064188                       # Number of instructions simulated
sim_ops                                      47624262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1360064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1382912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1178048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1178048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18407                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18407                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             457353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           27224665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27682018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        457353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           457353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23581215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23581215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23581215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            457353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          27224665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             51263233                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488688                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193950                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206293                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         99914104                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064188                       # Number of instructions committed
system.cpu.committedOps                      47624262                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536537                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2031                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056707                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536537                       # number of integer instructions
system.cpu.num_fp_insts                          2031                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177714                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127193                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3897                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1538                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557927                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666284                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682634                       # number of memory refs
system.cpu.num_load_insts                     4488684                       # Number of load instructions
system.cpu.num_store_insts                    2193950                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   99914104                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415424                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654338     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       72      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     232      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  76      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624262                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.560220                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.924517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.560220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410452                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450118                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2185154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2185154                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6635272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6635272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6635272                       # number of overall hits
system.cpu.dcache.overall_hits::total         6635272                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38570                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8796                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        47366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        47366                       # number of overall misses
system.cpu.dcache.overall_misses::total         47366                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6559377000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6559377000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1487157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1487157000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8046534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8046534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8046534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8046534000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682638                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004009                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007088                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 170064.220897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 170064.220897                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 169071.964529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 169071.964529                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 169879.956087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 169879.956087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 169879.956087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 169879.956087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43183                       # number of writebacks
system.cpu.dcache.writebacks::total             43183                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38570                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8796                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47366                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6520807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6520807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1478361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1478361000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7999168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7999168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7999168000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7999168000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007088                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 169064.220897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 169064.220897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 168071.964529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 168071.964529                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 168879.956087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 168879.956087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 168879.956087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 168879.956087                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44664                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.219023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          98617.067227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   283.219023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.553162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.553162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412943                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412943                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205936                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205936                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205936                       # number of overall hits
system.cpu.icache.overall_hits::total        35205936                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           357                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          357                       # number of overall misses
system.cpu.icache.overall_misses::total           357                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     69314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69314000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     69314000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69314000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     69314000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69314000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206293                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 194156.862745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194156.862745                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 194156.862745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194156.862745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 194156.862745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194156.862745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68957000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 193156.862745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 193156.862745                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 193156.862745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 193156.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 193156.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 193156.862745                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1998.502566                       # Cycle average of tags in use
system.l2.tags.total_refs                       92423                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.837368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.105732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         19.489727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1978.907107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.966263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    763541                       # Number of tag accesses
system.l2.tags.data_accesses                   763541                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43183                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data              2190                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2190                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   193                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21262                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21455                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21455                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21455                       # number of overall hits
system.l2.overall_hits::total                   21455                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6413                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data        17308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17665                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 357                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23721                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24078                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                357                       # number of overall misses
system.l2.overall_misses::cpu.data              23721                       # number of overall misses
system.l2.overall_misses::total                 24078                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1440145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1440145500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     68421500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   6239701000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6308122500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      68421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7679846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7748268000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     68421500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7679846500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7748268000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43183                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2190                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45533                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45533                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.970784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970784                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.453798                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528803                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528803                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 224566.583502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 224566.583502                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 191656.862745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 360509.648717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 357097.226153                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 191656.862745                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 323757.282577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 321798.654373                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 191656.862745                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 323757.282577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 321798.654373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21232                       # number of writebacks
system.l2.writebacks::total                     21232                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6413                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17665                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24078                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1376015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1376015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     64851500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6066621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6131472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7442636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7507488000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7442636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7507488000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.970784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.453798                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528803                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528803                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 214566.583502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214566.583502                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 181656.862745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 350509.648717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 347097.226153                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 181656.862745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 313757.282577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 311798.654373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 181656.862745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 313757.282577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 311798.654373                       # average overall mshr miss latency
system.l2.replacements                          22037                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1017.792616                       # Cycle average of tags in use
system.l3.tags.total_refs                       45315                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     42340                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.070265                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      572.295602                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.656147                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        435.840868                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.558882                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.009430                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.425626                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.993938                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  46975332                       # Number of tag accesses
system.l3.tags.data_accesses                 46975332                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21232                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21232                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 17                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           2453                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              2453                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  2470                       # number of demand (read+write) hits
system.l3.demand_hits::total                     2470                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 2470                       # number of overall hits
system.l3.overall_hits::total                    2470                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6396                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6396                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          357                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        14855                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15212                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 357                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               21251                       # number of demand (read+write) misses
system.l3.demand_misses::total                  21608                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                357                       # number of overall misses
system.l3.overall_misses::cpu.data              21251                       # number of overall misses
system.l3.overall_misses::total                 21608                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1305294000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1305294000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     60924500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5845176500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5906101000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      60924500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    7150470500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7211395000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     60924500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   7150470500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7211395000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21232                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21232                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6413                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6413                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          357                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17308                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17665                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               357                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23721                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24078                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              357                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23721                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24078                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997349                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997349                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.858274                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.861138                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.895873                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.897417                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.895873                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.897417                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 204079.737336                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 204079.737336                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 170656.862745                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 393482.093571                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 388252.760978                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 170656.862745                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 336476.895205                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 333737.273232                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 170656.862745                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 336476.895205                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 333737.273232                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                18407                       # number of writebacks
system.l3.writebacks::total                     18407                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          518                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           518                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6396                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6396                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          357                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        14855                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15212                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            357                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          21251                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             21608                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           357                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         21251                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            21608                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1241334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1241334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     57354500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5696626500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5753981000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     57354500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6937960500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6995315000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     57354500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6937960500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6995315000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997349                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997349                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.858274                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.861138                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.895873                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.897417                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.895873                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.897417                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 194079.737336                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 194079.737336                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 160656.862745                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 383482.093571                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 378252.760978                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 160656.862745                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 326476.895205                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 323737.273232                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 160656.862745                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 326476.895205                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 323737.273232                       # average overall mshr miss latency
system.l3.replacements                          41316                       # number of replacements
system.membus.snoop_filter.tot_requests         40815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        19207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18407                       # Transaction distribution
system.membus.trans_dist::CleanEvict              518                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15212                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        62141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        62141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2560960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2560960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2560960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21608                       # Request fanout histogram
system.membus.reqLayer2.occupancy           114479500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          108041000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        92432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        46899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10132                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10132                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        82822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6606                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38927                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       139396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                140155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5654976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5677824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63353                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2536896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           111076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.287918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 100944     90.88%     90.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10132      9.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             111076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89399000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            535500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68859000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  49957052000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17665                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        39639                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           23432                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6413                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6413                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17665                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69911                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2899840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           41316                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1178048                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            87151                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.474074                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.499330                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45835     52.59%     52.59% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  41316     47.41%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              87151                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44150498                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36117002                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
