# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fir_coe20.ip_user_files/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \

# Do not sort compile order
nosort
