// Seed: 1231787997
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    output supply0 id_10,
    output wand id_11
);
  wire id_13;
  always @(id_2 or posedge -1) release id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    output wor  id_2
    , id_5,
    output tri  id_3
);
  logic id_6 = id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
