#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b9db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28add00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x28bb100 .functor NOT 1, L_0x28f9b30, C4<0>, C4<0>, C4<0>;
L_0x28f9910 .functor XOR 298, L_0x28f95f0, L_0x28f9840, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28f9a20 .functor XOR 298, L_0x28f9910, L_0x28f9980, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x28f7030_0 .net *"_ivl_10", 297 0, L_0x28f9910;  1 drivers
v0x28f7130_0 .net *"_ivl_12", 297 0, L_0x28f9980;  1 drivers
v0x28f7210_0 .net *"_ivl_14", 297 0, L_0x28f9a20;  1 drivers
v0x28f72d0_0 .net *"_ivl_4", 297 0, L_0x28f9550;  1 drivers
v0x28f73b0_0 .net *"_ivl_6", 297 0, L_0x28f95f0;  1 drivers
v0x28f74e0_0 .net *"_ivl_8", 297 0, L_0x28f9840;  1 drivers
v0x28f75c0_0 .var "clk", 0 0;
v0x28f7660_0 .net "in", 99 0, v0x28f5f10_0;  1 drivers
v0x28f7700_0 .net "out_any_dut", 99 1, L_0x28f94b0;  1 drivers
v0x28f7870_0 .net "out_any_ref", 99 1, L_0x28f85f0;  1 drivers
v0x28f7930_0 .net "out_both_dut", 98 0, L_0x28f9200;  1 drivers
v0x28f7a00_0 .net "out_both_ref", 98 0, L_0x28f81e0;  1 drivers
v0x28f7ad0_0 .net "out_different_dut", 99 0, L_0x28f93f0;  1 drivers
v0x28f7ba0_0 .net "out_different_ref", 99 0, L_0x28f8b50;  1 drivers
v0x28f7c70_0 .var/2u "stats1", 287 0;
v0x28f7d30_0 .var/2u "strobe", 0 0;
v0x28f7df0_0 .net "tb_match", 0 0, L_0x28f9b30;  1 drivers
v0x28f7ec0_0 .net "tb_mismatch", 0 0, L_0x28bb100;  1 drivers
E_0x28c0960/0 .event negedge, v0x28f5e30_0;
E_0x28c0960/1 .event posedge, v0x28f5e30_0;
E_0x28c0960 .event/or E_0x28c0960/0, E_0x28c0960/1;
L_0x28f94b0 .part L_0x28f9380, 0, 99;
L_0x28f9550 .concat [ 100 99 99 0], L_0x28f8b50, L_0x28f85f0, L_0x28f81e0;
L_0x28f95f0 .concat [ 100 99 99 0], L_0x28f8b50, L_0x28f85f0, L_0x28f81e0;
L_0x28f9840 .concat [ 100 99 99 0], L_0x28f93f0, L_0x28f94b0, L_0x28f9200;
L_0x28f9980 .concat [ 100 99 99 0], L_0x28f8b50, L_0x28f85f0, L_0x28f81e0;
L_0x28f9b30 .cmp/eeq 298, L_0x28f9550, L_0x28f9a20;
S_0x28adaa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x28add00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x28bb170 .functor AND 100, v0x28f5f10_0, L_0x28f8050, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x28f8530 .functor OR 100, v0x28f5f10_0, L_0x28f83f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28f8b50 .functor XOR 100, v0x28f5f10_0, L_0x28f8a10, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x28c75a0_0 .net *"_ivl_1", 98 0, L_0x28f7fb0;  1 drivers
v0x28f4ea0_0 .net *"_ivl_11", 98 0, L_0x28f8320;  1 drivers
v0x28f4f80_0 .net *"_ivl_12", 99 0, L_0x28f83f0;  1 drivers
L_0x7f8e86254060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f5040_0 .net *"_ivl_15", 0 0, L_0x7f8e86254060;  1 drivers
v0x28f5120_0 .net *"_ivl_16", 99 0, L_0x28f8530;  1 drivers
v0x28f5250_0 .net *"_ivl_2", 99 0, L_0x28f8050;  1 drivers
v0x28f5330_0 .net *"_ivl_21", 0 0, L_0x28f8770;  1 drivers
v0x28f5410_0 .net *"_ivl_23", 98 0, L_0x28f8920;  1 drivers
v0x28f54f0_0 .net *"_ivl_24", 99 0, L_0x28f8a10;  1 drivers
L_0x7f8e86254018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f5660_0 .net *"_ivl_5", 0 0, L_0x7f8e86254018;  1 drivers
v0x28f5740_0 .net *"_ivl_6", 99 0, L_0x28bb170;  1 drivers
v0x28f5820_0 .net "in", 99 0, v0x28f5f10_0;  alias, 1 drivers
v0x28f5900_0 .net "out_any", 99 1, L_0x28f85f0;  alias, 1 drivers
v0x28f59e0_0 .net "out_both", 98 0, L_0x28f81e0;  alias, 1 drivers
v0x28f5ac0_0 .net "out_different", 99 0, L_0x28f8b50;  alias, 1 drivers
L_0x28f7fb0 .part v0x28f5f10_0, 1, 99;
L_0x28f8050 .concat [ 99 1 0 0], L_0x28f7fb0, L_0x7f8e86254018;
L_0x28f81e0 .part L_0x28bb170, 0, 99;
L_0x28f8320 .part v0x28f5f10_0, 1, 99;
L_0x28f83f0 .concat [ 99 1 0 0], L_0x28f8320, L_0x7f8e86254060;
L_0x28f85f0 .part L_0x28f8530, 0, 99;
L_0x28f8770 .part v0x28f5f10_0, 0, 1;
L_0x28f8920 .part v0x28f5f10_0, 1, 99;
L_0x28f8a10 .concat [ 99 1 0 0], L_0x28f8920, L_0x28f8770;
S_0x28f5c20 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x28add00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x28f5e30_0 .net "clk", 0 0, v0x28f75c0_0;  1 drivers
v0x28f5f10_0 .var "in", 99 0;
v0x28f5fd0_0 .net "tb_match", 0 0, L_0x28f9b30;  alias, 1 drivers
E_0x28c04e0 .event posedge, v0x28f5e30_0;
E_0x28c0df0 .event negedge, v0x28f5e30_0;
S_0x28f60d0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x28add00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x28f9140 .functor AND 100, v0x28f5f10_0, L_0x28f9000, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x28f9380 .functor OR 100, v0x28f5f10_0, L_0x28f8da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x28f93f0 .functor XOR 100, v0x28f5f10_0, L_0x28f8da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x28f6340_0 .net *"_ivl_1", 98 0, L_0x28f8c60;  1 drivers
L_0x7f8e862540a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f6400_0 .net *"_ivl_11", 0 0, L_0x7f8e862540a8;  1 drivers
v0x28f64e0_0 .net *"_ivl_12", 99 0, L_0x28f9140;  1 drivers
v0x28f65d0_0 .net *"_ivl_3", 0 0, L_0x28f8d00;  1 drivers
v0x28f66b0_0 .net *"_ivl_7", 98 0, L_0x28f8ee0;  1 drivers
v0x28f67e0_0 .net *"_ivl_8", 99 0, L_0x28f9000;  1 drivers
v0x28f68c0_0 .net "in", 99 0, v0x28f5f10_0;  alias, 1 drivers
v0x28f69d0_0 .net "out_any", 99 0, L_0x28f9380;  1 drivers
v0x28f6ab0_0 .net "out_both", 98 0, L_0x28f9200;  alias, 1 drivers
v0x28f6c20_0 .net "out_different", 99 0, L_0x28f93f0;  alias, 1 drivers
v0x28f6d00_0 .net "shifted_in", 99 0, L_0x28f8da0;  1 drivers
L_0x28f8c60 .part v0x28f5f10_0, 0, 99;
L_0x28f8d00 .part v0x28f5f10_0, 99, 1;
L_0x28f8da0 .concat [ 1 99 0 0], L_0x28f8d00, L_0x28f8c60;
L_0x28f8ee0 .part L_0x28f8da0, 0, 99;
L_0x28f9000 .concat [ 99 1 0 0], L_0x28f8ee0, L_0x7f8e862540a8;
L_0x28f9200 .part L_0x28f9140, 0, 99;
S_0x28f6e60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x28add00;
 .timescale -12 -12;
E_0x28aaa20 .event anyedge, v0x28f7d30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f7d30_0;
    %nor/r;
    %assign/vec4 v0x28f7d30_0, 0;
    %wait E_0x28aaa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f5c20;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28f5f10_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c0df0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28f5f10_0, 0;
    %wait E_0x28c04e0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x28f5f10_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x28add00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f7d30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x28add00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f75c0_0;
    %inv;
    %store/vec4 v0x28f75c0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x28add00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f5e30_0, v0x28f7ec0_0, v0x28f7660_0, v0x28f7a00_0, v0x28f7930_0, v0x28f7870_0, v0x28f7700_0, v0x28f7ba0_0, v0x28f7ad0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x28add00;
T_5 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x28add00;
T_6 ;
    %wait E_0x28c0960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f7c70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
    %load/vec4 v0x28f7df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f7c70_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x28f7a00_0;
    %load/vec4 v0x28f7a00_0;
    %load/vec4 v0x28f7930_0;
    %xor;
    %load/vec4 v0x28f7a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x28f7870_0;
    %load/vec4 v0x28f7870_0;
    %load/vec4 v0x28f7700_0;
    %xor;
    %load/vec4 v0x28f7870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x28f7ba0_0;
    %load/vec4 v0x28f7ba0_0;
    %load/vec4 v0x28f7ad0_0;
    %xor;
    %load/vec4 v0x28f7ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x28f7c70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7c70_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/gatesv100/iter2/response1/top_module.sv";
