

================================================================
== Vivado HLS Report for 'A_IO_L2_in_intra_trans'
================================================================
* Date:           Sat Sep 14 23:31:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.032 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      514| 5.000 ns | 2.570 us |    1|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      512|      512|         2|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      101|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       33|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       90|    -|
|Register             |        -|      -|       39|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       39|      224|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |kernel0_mux_83_64_1_1_U15  |kernel0_mux_83_64_1_1  |        0|      0|  0|  33|    0|
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |Total                      |                       |        0|      0|  0|  33|    0|
    +---------------------------+-----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_256_p2               |     +    |      0|  0|   6|           5|           5|
    |add_ln62_fu_178_p2                |     +    |      0|  0|  10|          10|           1|
    |add_ln64_fu_273_p2                |     +    |      0|  0|   8|           1|           8|
    |c5_V_fu_184_p2                    |     +    |      0|  0|   6|           1|           4|
    |c7_V_fu_267_p2                    |     +    |      0|  0|   6|           1|           4|
    |and_ln1371_fu_232_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln62_fu_172_p2               |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln64_fu_190_p2               |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln66_fu_226_p2               |   icmp   |      0|  0|  11|           4|           5|
    |or_ln66_fu_238_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln1371_fu_196_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln64_fu_279_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln66_fu_244_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln1371_fu_220_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 101|          51|          60|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_p_088_0_phi_fu_143_p4  |   9|          2|    4|          8|
    |fifo_A_local_out_V_V_blk_n        |   9|          2|    1|          2|
    |indvar_flatten11_reg_128          |   9|          2|   10|         20|
    |indvar_flatten_reg_150            |   9|          2|    8|         16|
    |p_066_0_reg_161                   |   9|          2|    4|          8|
    |p_088_0_reg_139                   |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  90|         19|   33|         69|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln62_reg_387         |   1|   0|    1|          0|
    |indvar_flatten11_reg_128  |  10|   0|   10|          0|
    |indvar_flatten_reg_150    |   8|   0|    8|          0|
    |p_066_0_reg_161           |   4|   0|    4|          0|
    |p_088_0_reg_139           |   4|   0|    4|          0|
    |select_ln1371_reg_396     |   4|   0|    4|          0|
    |trunc_ln1371_reg_401      |   3|   0|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  39|   0|   39|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|ap_done                      | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans | return value |
|local_A_V_address0           | out |    3|  ap_memory |        local_A_V       |     array    |
|local_A_V_ce0                | out |    1|  ap_memory |        local_A_V       |     array    |
|local_A_V_q0                 |  in |  512|  ap_memory |        local_A_V       |     array    |
|fifo_A_local_out_V_V_din     | out |   64|   ap_fifo  |  fifo_A_local_out_V_V  |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  |  fifo_A_local_out_V_V  |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  |  fifo_A_local_out_V_V  |    pointer   |
|intra_trans_en               |  in |    1|   ap_none  |     intra_trans_en     |    scalar    |
+-----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i512]* %local_A_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_A_local_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%intra_trans_en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %intra_trans_en)" [src/kernel_kernel.cpp:48]   --->   Operation 8 'read' 'intra_trans_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %intra_trans_en_read, label %.preheader.preheader, label %.loopexit" [src/kernel_kernel.cpp:56]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:62]   --->   Operation 10 'br' <Predicate = (intra_trans_en_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i10 [ %add_ln62, %hls_label_2 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel.cpp:62]   --->   Operation 11 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_088_0 = phi i4 [ %select_ln1371, %hls_label_2 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel.cpp:72]   --->   Operation 12 'phi' 'p_088_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %select_ln64, %hls_label_2 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel.cpp:64]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_066_0 = phi i4 [ %c7_V, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 14 'phi' 'p_066_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.60ns)   --->   "%icmp_ln62 = icmp eq i10 %indvar_flatten11, -512" [src/kernel_kernel.cpp:62]   --->   Operation 15 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln62 = add i10 %indvar_flatten11, 1" [src/kernel_kernel.cpp:62]   --->   Operation 16 'add' 'add_ln62' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.loopexit, label %hls_label_2" [src/kernel_kernel.cpp:62]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.33ns)   --->   "%c5_V = add i4 1, %p_088_0" [src/kernel_kernel.cpp:62]   --->   Operation 18 'add' 'c5_V' <Predicate = (!icmp_ln62)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln64 = icmp eq i8 %indvar_flatten, 64" [src/kernel_kernel.cpp:64]   --->   Operation 19 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.35ns)   --->   "%select_ln1371 = select i1 %icmp_ln64, i4 %c5_V, i4 %p_088_0" [src/kernel_kernel.cpp:72]   --->   Operation 20 'select' 'select_ln1371' <Predicate = (!icmp_ln62)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln1371, i32 3)" [src/kernel_kernel.cpp:72]   --->   Operation 21 'bitselect' 'tmp_10' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i1 %tmp_10 to i5" [src/kernel_kernel.cpp:72]   --->   Operation 22 'zext' 'zext_ln1371' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i4 %select_ln1371 to i3" [src/kernel_kernel.cpp:72]   --->   Operation 23 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln1371 = xor i1 %icmp_ln64, true" [src/kernel_kernel.cpp:72]   --->   Operation 24 'xor' 'xor_ln1371' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln66 = icmp eq i4 %p_066_0, -8" [src/kernel_kernel.cpp:66]   --->   Operation 25 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%and_ln1371 = and i1 %icmp_ln66, %xor_ln1371" [src/kernel_kernel.cpp:72]   --->   Operation 26 'and' 'and_ln1371' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%or_ln66 = or i1 %and_ln1371, %icmp_ln64" [src/kernel_kernel.cpp:66]   --->   Operation 27 'or' 'or_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %or_ln66, i4 0, i4 %p_066_0" [src/kernel_kernel.cpp:66]   --->   Operation 28 'select' 'select_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %select_ln66 to i5" [src/kernel_kernel.cpp:72]   --->   Operation 29 'zext' 'zext_ln321' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.33ns)   --->   "%add_ln321 = add i5 %zext_ln321, %zext_ln1371" [src/kernel_kernel.cpp:72]   --->   Operation 30 'add' 'add_ln321' <Predicate = (!icmp_ln62)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln321_7 = zext i5 %add_ln321 to i64" [src/kernel_kernel.cpp:72]   --->   Operation 31 'zext' 'zext_ln321_7' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%local_A_V_addr = getelementptr [8 x i512]* %local_A_V, i64 0, i64 %zext_ln321_7" [src/kernel_kernel.cpp:72]   --->   Operation 32 'getelementptr' 'local_A_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.15ns)   --->   "%in_data_V = load i512* %local_A_V_addr, align 64" [src/kernel_kernel.cpp:72]   --->   Operation 33 'load' 'in_data_V' <Predicate = (!icmp_ln62)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.33ns)   --->   "%c7_V = add i4 1, %select_ln66" [src/kernel_kernel.cpp:66]   --->   Operation 34 'add' 'c7_V' <Predicate = (!icmp_ln62)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%add_ln64 = add i8 1, %indvar_flatten" [src/kernel_kernel.cpp:64]   --->   Operation 35 'add' 'add_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln64, i8 1, i8 %add_ln64" [src/kernel_kernel.cpp:64]   --->   Operation 36 'select' 'select_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.03>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [src/kernel_kernel.cpp:66]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:67]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.15ns)   --->   "%in_data_V = load i512* %local_A_V_addr, align 64" [src/kernel_kernel.cpp:72]   --->   Operation 40 'load' 'in_data_V' <Predicate = (!icmp_ln62)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_0_V = trunc i512 %in_data_V to i64" [src/kernel_kernel.cpp:75]   --->   Operation 41 'trunc' 'data_split_0_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_1_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 64, i32 127)" [src/kernel_kernel.cpp:75]   --->   Operation 42 'partselect' 'data_split_1_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_2_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 128, i32 191)" [src/kernel_kernel.cpp:75]   --->   Operation 43 'partselect' 'data_split_2_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_3_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 192, i32 255)" [src/kernel_kernel.cpp:75]   --->   Operation 44 'partselect' 'data_split_3_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_4_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 256, i32 319)" [src/kernel_kernel.cpp:75]   --->   Operation 45 'partselect' 'data_split_4_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_split_5_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 320, i32 383)" [src/kernel_kernel.cpp:75]   --->   Operation 46 'partselect' 'data_split_5_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_split_6_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 384, i32 447)" [src/kernel_kernel.cpp:75]   --->   Operation 47 'partselect' 'data_split_6_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_split_7_V = call i64 @_ssdm_op_PartSelect.i64.i512.i32.i32(i512 %in_data_V, i32 448, i32 511)" [src/kernel_kernel.cpp:75]   --->   Operation 48 'partselect' 'data_split_7_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.41ns)   --->   "%out_data_V = call i64 @_ssdm_op_Mux.ap_auto.8i64.i3(i64 %data_split_0_V, i64 %data_split_1_V, i64 %data_split_2_V, i64 %data_split_3_V, i64 %data_split_4_V, i64 %data_split_5_V, i64 %data_split_6_V, i64 %data_split_7_V, i3 %trunc_ln1371)" [src/kernel_kernel.cpp:79]   --->   Operation 49 'mux' 'out_data_V' <Predicate = (!icmp_ln62)> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_A_local_out_V_V, i64 %out_data_V)" [src/kernel_kernel.cpp:80]   --->   Operation 50 'write' <Predicate = (!icmp_ln62)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [src/kernel_kernel.cpp:82]   --->   Operation 51 'specregionend' 'empty_123' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:66]   --->   Operation 52 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (intra_trans_en_read)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:85]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_A_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ intra_trans_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specmemcore_ln0     (specmemcore      ) [ 00000]
specmemcore_ln0     (specmemcore      ) [ 00000]
intra_trans_en_read (read             ) [ 01111]
br_ln56             (br               ) [ 00000]
br_ln62             (br               ) [ 01110]
indvar_flatten11    (phi              ) [ 00100]
p_088_0             (phi              ) [ 00100]
indvar_flatten      (phi              ) [ 00100]
p_066_0             (phi              ) [ 00100]
icmp_ln62           (icmp             ) [ 00110]
add_ln62            (add              ) [ 01110]
br_ln62             (br               ) [ 00000]
c5_V                (add              ) [ 00000]
icmp_ln64           (icmp             ) [ 00000]
select_ln1371       (select           ) [ 01110]
tmp_10              (bitselect        ) [ 00000]
zext_ln1371         (zext             ) [ 00000]
trunc_ln1371        (trunc            ) [ 00110]
xor_ln1371          (xor              ) [ 00000]
icmp_ln66           (icmp             ) [ 00000]
and_ln1371          (and              ) [ 00000]
or_ln66             (or               ) [ 00000]
select_ln66         (select           ) [ 00000]
zext_ln321          (zext             ) [ 00000]
add_ln321           (add              ) [ 00000]
zext_ln321_7        (zext             ) [ 00000]
local_A_V_addr      (getelementptr    ) [ 00110]
c7_V                (add              ) [ 01110]
add_ln64            (add              ) [ 00000]
select_ln64         (select           ) [ 01110]
empty               (speclooptripcount) [ 00000]
tmp                 (specregionbegin  ) [ 00000]
specpipeline_ln67   (specpipeline     ) [ 00000]
in_data_V           (load             ) [ 00000]
data_split_0_V      (trunc            ) [ 00000]
data_split_1_V      (partselect       ) [ 00000]
data_split_2_V      (partselect       ) [ 00000]
data_split_3_V      (partselect       ) [ 00000]
data_split_4_V      (partselect       ) [ 00000]
data_split_5_V      (partselect       ) [ 00000]
data_split_6_V      (partselect       ) [ 00000]
data_split_7_V      (partselect       ) [ 00000]
out_data_V          (mux              ) [ 00000]
write_ln80          (write            ) [ 00000]
empty_123           (specregionend    ) [ 00000]
br_ln66             (br               ) [ 01110]
br_ln0              (br               ) [ 00000]
ret_ln85            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_local_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="intra_trans_en">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i64.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="intra_trans_en_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="intra_trans_en_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln80_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="local_A_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="512" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_V_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_V/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="indvar_flatten11_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten11_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_088_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_088_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="indvar_flatten_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_066_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_066_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_066_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_066_0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln62_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln62_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="c5_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln64_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln1371_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln1371_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln1371_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1371/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln1371_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1371/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln66_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln1371_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1371/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln66_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln66_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln321_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln321_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln321_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_7/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c7_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln64_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln64_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="data_split_0_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_0_V/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="data_split_1_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="512" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="0" index="3" bw="8" slack="0"/>
<pin id="296" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_1_V/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data_split_2_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="512" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="0" index="3" bw="9" slack="0"/>
<pin id="306" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_2_V/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="data_split_3_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="512" slack="0"/>
<pin id="314" dir="0" index="2" bw="9" slack="0"/>
<pin id="315" dir="0" index="3" bw="9" slack="0"/>
<pin id="316" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_3_V/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="data_split_4_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="512" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="0" index="3" bw="10" slack="0"/>
<pin id="326" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_4_V/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="data_split_5_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="512" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="0" index="3" bw="10" slack="0"/>
<pin id="336" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_5_V/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="data_split_6_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="512" slack="0"/>
<pin id="344" dir="0" index="2" bw="10" slack="0"/>
<pin id="345" dir="0" index="3" bw="10" slack="0"/>
<pin id="346" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_6_V/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="data_split_7_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="512" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="0" index="3" bw="10" slack="0"/>
<pin id="356" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_7_V/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="out_data_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="64" slack="0"/>
<pin id="365" dir="0" index="3" bw="64" slack="0"/>
<pin id="366" dir="0" index="4" bw="64" slack="0"/>
<pin id="367" dir="0" index="5" bw="64" slack="0"/>
<pin id="368" dir="0" index="6" bw="64" slack="0"/>
<pin id="369" dir="0" index="7" bw="64" slack="0"/>
<pin id="370" dir="0" index="8" bw="64" slack="0"/>
<pin id="371" dir="0" index="9" bw="3" slack="1"/>
<pin id="372" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="out_data_V/3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="intra_trans_en_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="intra_trans_en_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln62_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln62_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln1371_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1371 "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln1371_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="1"/>
<pin id="403" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1371 "/>
</bind>
</comp>

<comp id="406" class="1005" name="local_A_V_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_V_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="c7_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="416" class="1005" name="select_ln64_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="98" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="132" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="132" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="143" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="154" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="184" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="143" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="196" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="190" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="165" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="190" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="165" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="212" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="244" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="154" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="190" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="273" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="122" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="122" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="122" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="122" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="122" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="122" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="122" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="90" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="122" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="92" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="374"><net_src comp="287" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="375"><net_src comp="291" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="376"><net_src comp="301" pin="4"/><net_sink comp="361" pin=3"/></net>

<net id="377"><net_src comp="311" pin="4"/><net_sink comp="361" pin=4"/></net>

<net id="378"><net_src comp="321" pin="4"/><net_sink comp="361" pin=5"/></net>

<net id="379"><net_src comp="331" pin="4"/><net_sink comp="361" pin=6"/></net>

<net id="380"><net_src comp="341" pin="4"/><net_sink comp="361" pin=7"/></net>

<net id="381"><net_src comp="351" pin="4"/><net_sink comp="361" pin=8"/></net>

<net id="382"><net_src comp="361" pin="10"/><net_sink comp="108" pin=2"/></net>

<net id="386"><net_src comp="102" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="172" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="178" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="399"><net_src comp="196" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="404"><net_src comp="216" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="361" pin=9"/></net>

<net id="409"><net_src comp="115" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="414"><net_src comp="267" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="419"><net_src comp="279" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_local_out_V_V | {3 }
 - Input state : 
	Port: A_IO_L2_in_intra_trans : local_A_V | {2 3 }
	Port: A_IO_L2_in_intra_trans : fifo_A_local_out_V_V | {}
	Port: A_IO_L2_in_intra_trans : intra_trans_en | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		c5_V : 1
		icmp_ln64 : 1
		select_ln1371 : 2
		tmp_10 : 3
		zext_ln1371 : 4
		trunc_ln1371 : 3
		xor_ln1371 : 2
		icmp_ln66 : 1
		and_ln1371 : 2
		or_ln66 : 2
		select_ln66 : 2
		zext_ln321 : 3
		add_ln321 : 4
		zext_ln321_7 : 5
		local_A_V_addr : 6
		in_data_V : 7
		c7_V : 3
		add_ln64 : 1
		select_ln64 : 2
	State 3
		data_split_0_V : 1
		data_split_1_V : 1
		data_split_2_V : 1
		data_split_3_V : 1
		data_split_4_V : 1
		data_split_5_V : 1
		data_split_6_V : 1
		data_split_7_V : 1
		out_data_V : 2
		write_ln80 : 3
		empty_123 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln62_fu_178         |    0    |    10   |
|          |           c5_V_fu_184           |    0    |    6    |
|    add   |         add_ln321_fu_256        |    0    |    6    |
|          |           c7_V_fu_267           |    0    |    6    |
|          |         add_ln64_fu_273         |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln62_fu_172        |    0    |    13   |
|   icmp   |         icmp_ln64_fu_190        |    0    |    11   |
|          |         icmp_ln66_fu_226        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    mux   |        out_data_V_fu_361        |    0    |    33   |
|----------|---------------------------------|---------|---------|
|          |       select_ln1371_fu_196      |    0    |    4    |
|  select  |        select_ln66_fu_244       |    0    |    4    |
|          |        select_ln64_fu_279       |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    xor   |        xor_ln1371_fu_220        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |        and_ln1371_fu_232        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |          or_ln66_fu_238         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | intra_trans_en_read_read_fu_102 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln80_write_fu_108     |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_10_fu_204          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln1371_fu_212       |    0    |    0    |
|   zext   |        zext_ln321_fu_252        |    0    |    0    |
|          |       zext_ln321_7_fu_262       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |       trunc_ln1371_fu_216       |    0    |    0    |
|          |      data_split_0_V_fu_287      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      data_split_1_V_fu_291      |    0    |    0    |
|          |      data_split_2_V_fu_301      |    0    |    0    |
|          |      data_split_3_V_fu_311      |    0    |    0    |
|partselect|      data_split_4_V_fu_321      |    0    |    0    |
|          |      data_split_5_V_fu_331      |    0    |    0    |
|          |      data_split_6_V_fu_341      |    0    |    0    |
|          |      data_split_7_V_fu_351      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   124   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln62_reg_391     |   10   |
|        c7_V_reg_411       |    4   |
|     icmp_ln62_reg_387     |    1   |
|  indvar_flatten11_reg_128 |   10   |
|   indvar_flatten_reg_150  |    8   |
|intra_trans_en_read_reg_383|    1   |
|   local_A_V_addr_reg_406  |    3   |
|      p_066_0_reg_161      |    4   |
|      p_088_0_reg_139      |    4   |
|   select_ln1371_reg_396   |    4   |
|    select_ln64_reg_416    |    8   |
|    trunc_ln1371_reg_401   |    3   |
+---------------------------+--------+
|           Total           |   60   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   60   |   133  |
+-----------+--------+--------+--------+
