
S7-MARTINEZMORA-CARLOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012c30  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001360  08012cf0  08012cf0  00022cf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014050  08014050  00030240  2**0
                  CONTENTS
  4 .ARM          00000000  08014050  08014050  00030240  2**0
                  CONTENTS
  5 .preinit_array 00000000  08014050  08014050  00030240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014050  08014050  00024050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014054  08014054  00024054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  08014058  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f60  20000240  08014298  00030240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021a0  08014298  000321a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005de45  00000000  00000000  00030268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c85  00000000  00000000  0008e0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003d88  00000000  00000000  00093d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003ad0  00000000  00000000  00097ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016beb  00000000  00000000  0009b590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c791  00000000  00000000  000b217b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090191  00000000  00000000  000de90c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016ea9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fda0  00000000  00000000  0016eaf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000240 	.word	0x20000240
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08012cd8 	.word	0x08012cd8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000244 	.word	0x20000244
 8000104:	08012cd8 	.word	0x08012cd8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb7f 	bl	8001b40 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 facf 	bl	80019f0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb71 	bl	8001b40 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fb67 	bl	8001b40 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 faf7 	bl	8001a74 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 faed 	bl	8001a74 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_f2uiz>:
 80004a8:	219e      	movs	r1, #158	; 0x9e
 80004aa:	b510      	push	{r4, lr}
 80004ac:	05c9      	lsls	r1, r1, #23
 80004ae:	1c04      	adds	r4, r0, #0
 80004b0:	f002 fb52 	bl	8002b58 <__aeabi_fcmpge>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d103      	bne.n	80004c0 <__aeabi_f2uiz+0x18>
 80004b8:	1c20      	adds	r0, r4, #0
 80004ba:	f000 fbf9 	bl	8000cb0 <__aeabi_f2iz>
 80004be:	bd10      	pop	{r4, pc}
 80004c0:	219e      	movs	r1, #158	; 0x9e
 80004c2:	1c20      	adds	r0, r4, #0
 80004c4:	05c9      	lsls	r1, r1, #23
 80004c6:	f000 fa45 	bl	8000954 <__aeabi_fsub>
 80004ca:	f000 fbf1 	bl	8000cb0 <__aeabi_f2iz>
 80004ce:	2380      	movs	r3, #128	; 0x80
 80004d0:	061b      	lsls	r3, r3, #24
 80004d2:	469c      	mov	ip, r3
 80004d4:	4460      	add	r0, ip
 80004d6:	e7f2      	b.n	80004be <__aeabi_f2uiz+0x16>

080004d8 <__aeabi_fdiv>:
 80004d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004da:	464f      	mov	r7, r9
 80004dc:	4646      	mov	r6, r8
 80004de:	46d6      	mov	lr, sl
 80004e0:	0245      	lsls	r5, r0, #9
 80004e2:	b5c0      	push	{r6, r7, lr}
 80004e4:	0047      	lsls	r7, r0, #1
 80004e6:	1c0c      	adds	r4, r1, #0
 80004e8:	0a6d      	lsrs	r5, r5, #9
 80004ea:	0e3f      	lsrs	r7, r7, #24
 80004ec:	0fc6      	lsrs	r6, r0, #31
 80004ee:	2f00      	cmp	r7, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fdiv+0x1c>
 80004f2:	e070      	b.n	80005d6 <__aeabi_fdiv+0xfe>
 80004f4:	2fff      	cmp	r7, #255	; 0xff
 80004f6:	d100      	bne.n	80004fa <__aeabi_fdiv+0x22>
 80004f8:	e075      	b.n	80005e6 <__aeabi_fdiv+0x10e>
 80004fa:	00eb      	lsls	r3, r5, #3
 80004fc:	2580      	movs	r5, #128	; 0x80
 80004fe:	04ed      	lsls	r5, r5, #19
 8000500:	431d      	orrs	r5, r3
 8000502:	2300      	movs	r3, #0
 8000504:	4699      	mov	r9, r3
 8000506:	469a      	mov	sl, r3
 8000508:	3f7f      	subs	r7, #127	; 0x7f
 800050a:	0260      	lsls	r0, r4, #9
 800050c:	0a43      	lsrs	r3, r0, #9
 800050e:	4698      	mov	r8, r3
 8000510:	0063      	lsls	r3, r4, #1
 8000512:	0e1b      	lsrs	r3, r3, #24
 8000514:	0fe4      	lsrs	r4, r4, #31
 8000516:	2b00      	cmp	r3, #0
 8000518:	d04e      	beq.n	80005b8 <__aeabi_fdiv+0xe0>
 800051a:	2bff      	cmp	r3, #255	; 0xff
 800051c:	d046      	beq.n	80005ac <__aeabi_fdiv+0xd4>
 800051e:	4642      	mov	r2, r8
 8000520:	00d0      	lsls	r0, r2, #3
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	04d2      	lsls	r2, r2, #19
 8000526:	4302      	orrs	r2, r0
 8000528:	4690      	mov	r8, r2
 800052a:	2200      	movs	r2, #0
 800052c:	3b7f      	subs	r3, #127	; 0x7f
 800052e:	0031      	movs	r1, r6
 8000530:	1aff      	subs	r7, r7, r3
 8000532:	464b      	mov	r3, r9
 8000534:	4061      	eors	r1, r4
 8000536:	b2c9      	uxtb	r1, r1
 8000538:	4313      	orrs	r3, r2
 800053a:	2b0f      	cmp	r3, #15
 800053c:	d900      	bls.n	8000540 <__aeabi_fdiv+0x68>
 800053e:	e0b5      	b.n	80006ac <__aeabi_fdiv+0x1d4>
 8000540:	486e      	ldr	r0, [pc, #440]	; (80006fc <__aeabi_fdiv+0x224>)
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	58c3      	ldr	r3, [r0, r3]
 8000546:	469f      	mov	pc, r3
 8000548:	2300      	movs	r3, #0
 800054a:	4698      	mov	r8, r3
 800054c:	0026      	movs	r6, r4
 800054e:	4645      	mov	r5, r8
 8000550:	4692      	mov	sl, r2
 8000552:	4653      	mov	r3, sl
 8000554:	2b02      	cmp	r3, #2
 8000556:	d100      	bne.n	800055a <__aeabi_fdiv+0x82>
 8000558:	e089      	b.n	800066e <__aeabi_fdiv+0x196>
 800055a:	2b03      	cmp	r3, #3
 800055c:	d100      	bne.n	8000560 <__aeabi_fdiv+0x88>
 800055e:	e09e      	b.n	800069e <__aeabi_fdiv+0x1c6>
 8000560:	2b01      	cmp	r3, #1
 8000562:	d018      	beq.n	8000596 <__aeabi_fdiv+0xbe>
 8000564:	003b      	movs	r3, r7
 8000566:	337f      	adds	r3, #127	; 0x7f
 8000568:	2b00      	cmp	r3, #0
 800056a:	dd69      	ble.n	8000640 <__aeabi_fdiv+0x168>
 800056c:	076a      	lsls	r2, r5, #29
 800056e:	d004      	beq.n	800057a <__aeabi_fdiv+0xa2>
 8000570:	220f      	movs	r2, #15
 8000572:	402a      	ands	r2, r5
 8000574:	2a04      	cmp	r2, #4
 8000576:	d000      	beq.n	800057a <__aeabi_fdiv+0xa2>
 8000578:	3504      	adds	r5, #4
 800057a:	012a      	lsls	r2, r5, #4
 800057c:	d503      	bpl.n	8000586 <__aeabi_fdiv+0xae>
 800057e:	4b60      	ldr	r3, [pc, #384]	; (8000700 <__aeabi_fdiv+0x228>)
 8000580:	401d      	ands	r5, r3
 8000582:	003b      	movs	r3, r7
 8000584:	3380      	adds	r3, #128	; 0x80
 8000586:	2bfe      	cmp	r3, #254	; 0xfe
 8000588:	dd00      	ble.n	800058c <__aeabi_fdiv+0xb4>
 800058a:	e070      	b.n	800066e <__aeabi_fdiv+0x196>
 800058c:	01ad      	lsls	r5, r5, #6
 800058e:	0a6d      	lsrs	r5, r5, #9
 8000590:	b2d8      	uxtb	r0, r3
 8000592:	e002      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000594:	000e      	movs	r6, r1
 8000596:	2000      	movs	r0, #0
 8000598:	2500      	movs	r5, #0
 800059a:	05c0      	lsls	r0, r0, #23
 800059c:	4328      	orrs	r0, r5
 800059e:	07f6      	lsls	r6, r6, #31
 80005a0:	4330      	orrs	r0, r6
 80005a2:	bce0      	pop	{r5, r6, r7}
 80005a4:	46ba      	mov	sl, r7
 80005a6:	46b1      	mov	r9, r6
 80005a8:	46a8      	mov	r8, r5
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ac:	4643      	mov	r3, r8
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d13f      	bne.n	8000632 <__aeabi_fdiv+0x15a>
 80005b2:	2202      	movs	r2, #2
 80005b4:	3fff      	subs	r7, #255	; 0xff
 80005b6:	e003      	b.n	80005c0 <__aeabi_fdiv+0xe8>
 80005b8:	4643      	mov	r3, r8
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d12d      	bne.n	800061a <__aeabi_fdiv+0x142>
 80005be:	2201      	movs	r2, #1
 80005c0:	0031      	movs	r1, r6
 80005c2:	464b      	mov	r3, r9
 80005c4:	4061      	eors	r1, r4
 80005c6:	b2c9      	uxtb	r1, r1
 80005c8:	4313      	orrs	r3, r2
 80005ca:	2b0f      	cmp	r3, #15
 80005cc:	d834      	bhi.n	8000638 <__aeabi_fdiv+0x160>
 80005ce:	484d      	ldr	r0, [pc, #308]	; (8000704 <__aeabi_fdiv+0x22c>)
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	58c3      	ldr	r3, [r0, r3]
 80005d4:	469f      	mov	pc, r3
 80005d6:	2d00      	cmp	r5, #0
 80005d8:	d113      	bne.n	8000602 <__aeabi_fdiv+0x12a>
 80005da:	2304      	movs	r3, #4
 80005dc:	4699      	mov	r9, r3
 80005de:	3b03      	subs	r3, #3
 80005e0:	2700      	movs	r7, #0
 80005e2:	469a      	mov	sl, r3
 80005e4:	e791      	b.n	800050a <__aeabi_fdiv+0x32>
 80005e6:	2d00      	cmp	r5, #0
 80005e8:	d105      	bne.n	80005f6 <__aeabi_fdiv+0x11e>
 80005ea:	2308      	movs	r3, #8
 80005ec:	4699      	mov	r9, r3
 80005ee:	3b06      	subs	r3, #6
 80005f0:	27ff      	movs	r7, #255	; 0xff
 80005f2:	469a      	mov	sl, r3
 80005f4:	e789      	b.n	800050a <__aeabi_fdiv+0x32>
 80005f6:	230c      	movs	r3, #12
 80005f8:	4699      	mov	r9, r3
 80005fa:	3b09      	subs	r3, #9
 80005fc:	27ff      	movs	r7, #255	; 0xff
 80005fe:	469a      	mov	sl, r3
 8000600:	e783      	b.n	800050a <__aeabi_fdiv+0x32>
 8000602:	0028      	movs	r0, r5
 8000604:	f002 fab2 	bl	8002b6c <__clzsi2>
 8000608:	2776      	movs	r7, #118	; 0x76
 800060a:	1f43      	subs	r3, r0, #5
 800060c:	409d      	lsls	r5, r3
 800060e:	2300      	movs	r3, #0
 8000610:	427f      	negs	r7, r7
 8000612:	4699      	mov	r9, r3
 8000614:	469a      	mov	sl, r3
 8000616:	1a3f      	subs	r7, r7, r0
 8000618:	e777      	b.n	800050a <__aeabi_fdiv+0x32>
 800061a:	4640      	mov	r0, r8
 800061c:	f002 faa6 	bl	8002b6c <__clzsi2>
 8000620:	4642      	mov	r2, r8
 8000622:	1f43      	subs	r3, r0, #5
 8000624:	409a      	lsls	r2, r3
 8000626:	2376      	movs	r3, #118	; 0x76
 8000628:	425b      	negs	r3, r3
 800062a:	4690      	mov	r8, r2
 800062c:	1a1b      	subs	r3, r3, r0
 800062e:	2200      	movs	r2, #0
 8000630:	e77d      	b.n	800052e <__aeabi_fdiv+0x56>
 8000632:	23ff      	movs	r3, #255	; 0xff
 8000634:	2203      	movs	r2, #3
 8000636:	e77a      	b.n	800052e <__aeabi_fdiv+0x56>
 8000638:	000e      	movs	r6, r1
 800063a:	20ff      	movs	r0, #255	; 0xff
 800063c:	2500      	movs	r5, #0
 800063e:	e7ac      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000640:	2001      	movs	r0, #1
 8000642:	1ac0      	subs	r0, r0, r3
 8000644:	281b      	cmp	r0, #27
 8000646:	dca6      	bgt.n	8000596 <__aeabi_fdiv+0xbe>
 8000648:	379e      	adds	r7, #158	; 0x9e
 800064a:	002a      	movs	r2, r5
 800064c:	40bd      	lsls	r5, r7
 800064e:	40c2      	lsrs	r2, r0
 8000650:	1e6b      	subs	r3, r5, #1
 8000652:	419d      	sbcs	r5, r3
 8000654:	4315      	orrs	r5, r2
 8000656:	076b      	lsls	r3, r5, #29
 8000658:	d004      	beq.n	8000664 <__aeabi_fdiv+0x18c>
 800065a:	230f      	movs	r3, #15
 800065c:	402b      	ands	r3, r5
 800065e:	2b04      	cmp	r3, #4
 8000660:	d000      	beq.n	8000664 <__aeabi_fdiv+0x18c>
 8000662:	3504      	adds	r5, #4
 8000664:	016b      	lsls	r3, r5, #5
 8000666:	d544      	bpl.n	80006f2 <__aeabi_fdiv+0x21a>
 8000668:	2001      	movs	r0, #1
 800066a:	2500      	movs	r5, #0
 800066c:	e795      	b.n	800059a <__aeabi_fdiv+0xc2>
 800066e:	20ff      	movs	r0, #255	; 0xff
 8000670:	2500      	movs	r5, #0
 8000672:	e792      	b.n	800059a <__aeabi_fdiv+0xc2>
 8000674:	2580      	movs	r5, #128	; 0x80
 8000676:	2600      	movs	r6, #0
 8000678:	20ff      	movs	r0, #255	; 0xff
 800067a:	03ed      	lsls	r5, r5, #15
 800067c:	e78d      	b.n	800059a <__aeabi_fdiv+0xc2>
 800067e:	2300      	movs	r3, #0
 8000680:	4698      	mov	r8, r3
 8000682:	2080      	movs	r0, #128	; 0x80
 8000684:	03c0      	lsls	r0, r0, #15
 8000686:	4205      	tst	r5, r0
 8000688:	d009      	beq.n	800069e <__aeabi_fdiv+0x1c6>
 800068a:	4643      	mov	r3, r8
 800068c:	4203      	tst	r3, r0
 800068e:	d106      	bne.n	800069e <__aeabi_fdiv+0x1c6>
 8000690:	4645      	mov	r5, r8
 8000692:	4305      	orrs	r5, r0
 8000694:	026d      	lsls	r5, r5, #9
 8000696:	0026      	movs	r6, r4
 8000698:	20ff      	movs	r0, #255	; 0xff
 800069a:	0a6d      	lsrs	r5, r5, #9
 800069c:	e77d      	b.n	800059a <__aeabi_fdiv+0xc2>
 800069e:	2080      	movs	r0, #128	; 0x80
 80006a0:	03c0      	lsls	r0, r0, #15
 80006a2:	4305      	orrs	r5, r0
 80006a4:	026d      	lsls	r5, r5, #9
 80006a6:	20ff      	movs	r0, #255	; 0xff
 80006a8:	0a6d      	lsrs	r5, r5, #9
 80006aa:	e776      	b.n	800059a <__aeabi_fdiv+0xc2>
 80006ac:	4642      	mov	r2, r8
 80006ae:	016b      	lsls	r3, r5, #5
 80006b0:	0150      	lsls	r0, r2, #5
 80006b2:	4283      	cmp	r3, r0
 80006b4:	d219      	bcs.n	80006ea <__aeabi_fdiv+0x212>
 80006b6:	221b      	movs	r2, #27
 80006b8:	2500      	movs	r5, #0
 80006ba:	3f01      	subs	r7, #1
 80006bc:	2601      	movs	r6, #1
 80006be:	001c      	movs	r4, r3
 80006c0:	006d      	lsls	r5, r5, #1
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	2c00      	cmp	r4, #0
 80006c6:	db01      	blt.n	80006cc <__aeabi_fdiv+0x1f4>
 80006c8:	4298      	cmp	r0, r3
 80006ca:	d801      	bhi.n	80006d0 <__aeabi_fdiv+0x1f8>
 80006cc:	1a1b      	subs	r3, r3, r0
 80006ce:	4335      	orrs	r5, r6
 80006d0:	3a01      	subs	r2, #1
 80006d2:	2a00      	cmp	r2, #0
 80006d4:	d1f3      	bne.n	80006be <__aeabi_fdiv+0x1e6>
 80006d6:	1e5a      	subs	r2, r3, #1
 80006d8:	4193      	sbcs	r3, r2
 80006da:	431d      	orrs	r5, r3
 80006dc:	003b      	movs	r3, r7
 80006de:	337f      	adds	r3, #127	; 0x7f
 80006e0:	000e      	movs	r6, r1
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	dd00      	ble.n	80006e8 <__aeabi_fdiv+0x210>
 80006e6:	e741      	b.n	800056c <__aeabi_fdiv+0x94>
 80006e8:	e7aa      	b.n	8000640 <__aeabi_fdiv+0x168>
 80006ea:	221a      	movs	r2, #26
 80006ec:	2501      	movs	r5, #1
 80006ee:	1a1b      	subs	r3, r3, r0
 80006f0:	e7e4      	b.n	80006bc <__aeabi_fdiv+0x1e4>
 80006f2:	01ad      	lsls	r5, r5, #6
 80006f4:	2000      	movs	r0, #0
 80006f6:	0a6d      	lsrs	r5, r5, #9
 80006f8:	e74f      	b.n	800059a <__aeabi_fdiv+0xc2>
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	08012f84 	.word	0x08012f84
 8000700:	f7ffffff 	.word	0xf7ffffff
 8000704:	08012fc4 	.word	0x08012fc4

08000708 <__aeabi_fmul>:
 8000708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800070a:	464f      	mov	r7, r9
 800070c:	4646      	mov	r6, r8
 800070e:	46d6      	mov	lr, sl
 8000710:	0244      	lsls	r4, r0, #9
 8000712:	0045      	lsls	r5, r0, #1
 8000714:	b5c0      	push	{r6, r7, lr}
 8000716:	0a64      	lsrs	r4, r4, #9
 8000718:	1c0f      	adds	r7, r1, #0
 800071a:	0e2d      	lsrs	r5, r5, #24
 800071c:	0fc6      	lsrs	r6, r0, #31
 800071e:	2d00      	cmp	r5, #0
 8000720:	d100      	bne.n	8000724 <__aeabi_fmul+0x1c>
 8000722:	e08d      	b.n	8000840 <__aeabi_fmul+0x138>
 8000724:	2dff      	cmp	r5, #255	; 0xff
 8000726:	d100      	bne.n	800072a <__aeabi_fmul+0x22>
 8000728:	e092      	b.n	8000850 <__aeabi_fmul+0x148>
 800072a:	2300      	movs	r3, #0
 800072c:	2080      	movs	r0, #128	; 0x80
 800072e:	4699      	mov	r9, r3
 8000730:	469a      	mov	sl, r3
 8000732:	00e4      	lsls	r4, r4, #3
 8000734:	04c0      	lsls	r0, r0, #19
 8000736:	4304      	orrs	r4, r0
 8000738:	3d7f      	subs	r5, #127	; 0x7f
 800073a:	0278      	lsls	r0, r7, #9
 800073c:	0a43      	lsrs	r3, r0, #9
 800073e:	4698      	mov	r8, r3
 8000740:	007b      	lsls	r3, r7, #1
 8000742:	0e1b      	lsrs	r3, r3, #24
 8000744:	0fff      	lsrs	r7, r7, #31
 8000746:	2b00      	cmp	r3, #0
 8000748:	d100      	bne.n	800074c <__aeabi_fmul+0x44>
 800074a:	e070      	b.n	800082e <__aeabi_fmul+0x126>
 800074c:	2bff      	cmp	r3, #255	; 0xff
 800074e:	d100      	bne.n	8000752 <__aeabi_fmul+0x4a>
 8000750:	e086      	b.n	8000860 <__aeabi_fmul+0x158>
 8000752:	4642      	mov	r2, r8
 8000754:	00d0      	lsls	r0, r2, #3
 8000756:	2280      	movs	r2, #128	; 0x80
 8000758:	3b7f      	subs	r3, #127	; 0x7f
 800075a:	18ed      	adds	r5, r5, r3
 800075c:	2300      	movs	r3, #0
 800075e:	04d2      	lsls	r2, r2, #19
 8000760:	4302      	orrs	r2, r0
 8000762:	4690      	mov	r8, r2
 8000764:	469c      	mov	ip, r3
 8000766:	0031      	movs	r1, r6
 8000768:	464b      	mov	r3, r9
 800076a:	4079      	eors	r1, r7
 800076c:	1c68      	adds	r0, r5, #1
 800076e:	2b0f      	cmp	r3, #15
 8000770:	d81c      	bhi.n	80007ac <__aeabi_fmul+0xa4>
 8000772:	4a76      	ldr	r2, [pc, #472]	; (800094c <__aeabi_fmul+0x244>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	58d3      	ldr	r3, [r2, r3]
 8000778:	469f      	mov	pc, r3
 800077a:	0039      	movs	r1, r7
 800077c:	4644      	mov	r4, r8
 800077e:	46e2      	mov	sl, ip
 8000780:	4653      	mov	r3, sl
 8000782:	2b02      	cmp	r3, #2
 8000784:	d00f      	beq.n	80007a6 <__aeabi_fmul+0x9e>
 8000786:	2b03      	cmp	r3, #3
 8000788:	d100      	bne.n	800078c <__aeabi_fmul+0x84>
 800078a:	e0d7      	b.n	800093c <__aeabi_fmul+0x234>
 800078c:	2b01      	cmp	r3, #1
 800078e:	d137      	bne.n	8000800 <__aeabi_fmul+0xf8>
 8000790:	2000      	movs	r0, #0
 8000792:	2400      	movs	r4, #0
 8000794:	05c0      	lsls	r0, r0, #23
 8000796:	4320      	orrs	r0, r4
 8000798:	07c9      	lsls	r1, r1, #31
 800079a:	4308      	orrs	r0, r1
 800079c:	bce0      	pop	{r5, r6, r7}
 800079e:	46ba      	mov	sl, r7
 80007a0:	46b1      	mov	r9, r6
 80007a2:	46a8      	mov	r8, r5
 80007a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a6:	20ff      	movs	r0, #255	; 0xff
 80007a8:	2400      	movs	r4, #0
 80007aa:	e7f3      	b.n	8000794 <__aeabi_fmul+0x8c>
 80007ac:	0c26      	lsrs	r6, r4, #16
 80007ae:	0424      	lsls	r4, r4, #16
 80007b0:	0c22      	lsrs	r2, r4, #16
 80007b2:	4644      	mov	r4, r8
 80007b4:	0424      	lsls	r4, r4, #16
 80007b6:	0c24      	lsrs	r4, r4, #16
 80007b8:	4643      	mov	r3, r8
 80007ba:	0027      	movs	r7, r4
 80007bc:	0c1b      	lsrs	r3, r3, #16
 80007be:	4357      	muls	r7, r2
 80007c0:	4374      	muls	r4, r6
 80007c2:	435a      	muls	r2, r3
 80007c4:	435e      	muls	r6, r3
 80007c6:	1912      	adds	r2, r2, r4
 80007c8:	0c3b      	lsrs	r3, r7, #16
 80007ca:	189b      	adds	r3, r3, r2
 80007cc:	429c      	cmp	r4, r3
 80007ce:	d903      	bls.n	80007d8 <__aeabi_fmul+0xd0>
 80007d0:	2280      	movs	r2, #128	; 0x80
 80007d2:	0252      	lsls	r2, r2, #9
 80007d4:	4694      	mov	ip, r2
 80007d6:	4466      	add	r6, ip
 80007d8:	043f      	lsls	r7, r7, #16
 80007da:	041a      	lsls	r2, r3, #16
 80007dc:	0c3f      	lsrs	r7, r7, #16
 80007de:	19d2      	adds	r2, r2, r7
 80007e0:	0194      	lsls	r4, r2, #6
 80007e2:	1e67      	subs	r7, r4, #1
 80007e4:	41bc      	sbcs	r4, r7
 80007e6:	0c1b      	lsrs	r3, r3, #16
 80007e8:	0e92      	lsrs	r2, r2, #26
 80007ea:	199b      	adds	r3, r3, r6
 80007ec:	4314      	orrs	r4, r2
 80007ee:	019b      	lsls	r3, r3, #6
 80007f0:	431c      	orrs	r4, r3
 80007f2:	011b      	lsls	r3, r3, #4
 80007f4:	d400      	bmi.n	80007f8 <__aeabi_fmul+0xf0>
 80007f6:	e09b      	b.n	8000930 <__aeabi_fmul+0x228>
 80007f8:	2301      	movs	r3, #1
 80007fa:	0862      	lsrs	r2, r4, #1
 80007fc:	401c      	ands	r4, r3
 80007fe:	4314      	orrs	r4, r2
 8000800:	0002      	movs	r2, r0
 8000802:	327f      	adds	r2, #127	; 0x7f
 8000804:	2a00      	cmp	r2, #0
 8000806:	dd64      	ble.n	80008d2 <__aeabi_fmul+0x1ca>
 8000808:	0763      	lsls	r3, r4, #29
 800080a:	d004      	beq.n	8000816 <__aeabi_fmul+0x10e>
 800080c:	230f      	movs	r3, #15
 800080e:	4023      	ands	r3, r4
 8000810:	2b04      	cmp	r3, #4
 8000812:	d000      	beq.n	8000816 <__aeabi_fmul+0x10e>
 8000814:	3404      	adds	r4, #4
 8000816:	0123      	lsls	r3, r4, #4
 8000818:	d503      	bpl.n	8000822 <__aeabi_fmul+0x11a>
 800081a:	0002      	movs	r2, r0
 800081c:	4b4c      	ldr	r3, [pc, #304]	; (8000950 <__aeabi_fmul+0x248>)
 800081e:	3280      	adds	r2, #128	; 0x80
 8000820:	401c      	ands	r4, r3
 8000822:	2afe      	cmp	r2, #254	; 0xfe
 8000824:	dcbf      	bgt.n	80007a6 <__aeabi_fmul+0x9e>
 8000826:	01a4      	lsls	r4, r4, #6
 8000828:	0a64      	lsrs	r4, r4, #9
 800082a:	b2d0      	uxtb	r0, r2
 800082c:	e7b2      	b.n	8000794 <__aeabi_fmul+0x8c>
 800082e:	4643      	mov	r3, r8
 8000830:	2b00      	cmp	r3, #0
 8000832:	d13d      	bne.n	80008b0 <__aeabi_fmul+0x1a8>
 8000834:	464a      	mov	r2, r9
 8000836:	3301      	adds	r3, #1
 8000838:	431a      	orrs	r2, r3
 800083a:	4691      	mov	r9, r2
 800083c:	469c      	mov	ip, r3
 800083e:	e792      	b.n	8000766 <__aeabi_fmul+0x5e>
 8000840:	2c00      	cmp	r4, #0
 8000842:	d129      	bne.n	8000898 <__aeabi_fmul+0x190>
 8000844:	2304      	movs	r3, #4
 8000846:	4699      	mov	r9, r3
 8000848:	3b03      	subs	r3, #3
 800084a:	2500      	movs	r5, #0
 800084c:	469a      	mov	sl, r3
 800084e:	e774      	b.n	800073a <__aeabi_fmul+0x32>
 8000850:	2c00      	cmp	r4, #0
 8000852:	d11b      	bne.n	800088c <__aeabi_fmul+0x184>
 8000854:	2308      	movs	r3, #8
 8000856:	4699      	mov	r9, r3
 8000858:	3b06      	subs	r3, #6
 800085a:	25ff      	movs	r5, #255	; 0xff
 800085c:	469a      	mov	sl, r3
 800085e:	e76c      	b.n	800073a <__aeabi_fmul+0x32>
 8000860:	4643      	mov	r3, r8
 8000862:	35ff      	adds	r5, #255	; 0xff
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10b      	bne.n	8000880 <__aeabi_fmul+0x178>
 8000868:	2302      	movs	r3, #2
 800086a:	464a      	mov	r2, r9
 800086c:	431a      	orrs	r2, r3
 800086e:	4691      	mov	r9, r2
 8000870:	469c      	mov	ip, r3
 8000872:	e778      	b.n	8000766 <__aeabi_fmul+0x5e>
 8000874:	4653      	mov	r3, sl
 8000876:	0031      	movs	r1, r6
 8000878:	2b02      	cmp	r3, #2
 800087a:	d000      	beq.n	800087e <__aeabi_fmul+0x176>
 800087c:	e783      	b.n	8000786 <__aeabi_fmul+0x7e>
 800087e:	e792      	b.n	80007a6 <__aeabi_fmul+0x9e>
 8000880:	2303      	movs	r3, #3
 8000882:	464a      	mov	r2, r9
 8000884:	431a      	orrs	r2, r3
 8000886:	4691      	mov	r9, r2
 8000888:	469c      	mov	ip, r3
 800088a:	e76c      	b.n	8000766 <__aeabi_fmul+0x5e>
 800088c:	230c      	movs	r3, #12
 800088e:	4699      	mov	r9, r3
 8000890:	3b09      	subs	r3, #9
 8000892:	25ff      	movs	r5, #255	; 0xff
 8000894:	469a      	mov	sl, r3
 8000896:	e750      	b.n	800073a <__aeabi_fmul+0x32>
 8000898:	0020      	movs	r0, r4
 800089a:	f002 f967 	bl	8002b6c <__clzsi2>
 800089e:	2576      	movs	r5, #118	; 0x76
 80008a0:	1f43      	subs	r3, r0, #5
 80008a2:	409c      	lsls	r4, r3
 80008a4:	2300      	movs	r3, #0
 80008a6:	426d      	negs	r5, r5
 80008a8:	4699      	mov	r9, r3
 80008aa:	469a      	mov	sl, r3
 80008ac:	1a2d      	subs	r5, r5, r0
 80008ae:	e744      	b.n	800073a <__aeabi_fmul+0x32>
 80008b0:	4640      	mov	r0, r8
 80008b2:	f002 f95b 	bl	8002b6c <__clzsi2>
 80008b6:	4642      	mov	r2, r8
 80008b8:	1f43      	subs	r3, r0, #5
 80008ba:	409a      	lsls	r2, r3
 80008bc:	2300      	movs	r3, #0
 80008be:	1a2d      	subs	r5, r5, r0
 80008c0:	4690      	mov	r8, r2
 80008c2:	469c      	mov	ip, r3
 80008c4:	3d76      	subs	r5, #118	; 0x76
 80008c6:	e74e      	b.n	8000766 <__aeabi_fmul+0x5e>
 80008c8:	2480      	movs	r4, #128	; 0x80
 80008ca:	2100      	movs	r1, #0
 80008cc:	20ff      	movs	r0, #255	; 0xff
 80008ce:	03e4      	lsls	r4, r4, #15
 80008d0:	e760      	b.n	8000794 <__aeabi_fmul+0x8c>
 80008d2:	2301      	movs	r3, #1
 80008d4:	1a9b      	subs	r3, r3, r2
 80008d6:	2b1b      	cmp	r3, #27
 80008d8:	dd00      	ble.n	80008dc <__aeabi_fmul+0x1d4>
 80008da:	e759      	b.n	8000790 <__aeabi_fmul+0x88>
 80008dc:	0022      	movs	r2, r4
 80008de:	309e      	adds	r0, #158	; 0x9e
 80008e0:	40da      	lsrs	r2, r3
 80008e2:	4084      	lsls	r4, r0
 80008e4:	0013      	movs	r3, r2
 80008e6:	1e62      	subs	r2, r4, #1
 80008e8:	4194      	sbcs	r4, r2
 80008ea:	431c      	orrs	r4, r3
 80008ec:	0763      	lsls	r3, r4, #29
 80008ee:	d004      	beq.n	80008fa <__aeabi_fmul+0x1f2>
 80008f0:	230f      	movs	r3, #15
 80008f2:	4023      	ands	r3, r4
 80008f4:	2b04      	cmp	r3, #4
 80008f6:	d000      	beq.n	80008fa <__aeabi_fmul+0x1f2>
 80008f8:	3404      	adds	r4, #4
 80008fa:	0163      	lsls	r3, r4, #5
 80008fc:	d51a      	bpl.n	8000934 <__aeabi_fmul+0x22c>
 80008fe:	2001      	movs	r0, #1
 8000900:	2400      	movs	r4, #0
 8000902:	e747      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000904:	2080      	movs	r0, #128	; 0x80
 8000906:	03c0      	lsls	r0, r0, #15
 8000908:	4204      	tst	r4, r0
 800090a:	d009      	beq.n	8000920 <__aeabi_fmul+0x218>
 800090c:	4643      	mov	r3, r8
 800090e:	4203      	tst	r3, r0
 8000910:	d106      	bne.n	8000920 <__aeabi_fmul+0x218>
 8000912:	4644      	mov	r4, r8
 8000914:	4304      	orrs	r4, r0
 8000916:	0264      	lsls	r4, r4, #9
 8000918:	0039      	movs	r1, r7
 800091a:	20ff      	movs	r0, #255	; 0xff
 800091c:	0a64      	lsrs	r4, r4, #9
 800091e:	e739      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000920:	2080      	movs	r0, #128	; 0x80
 8000922:	03c0      	lsls	r0, r0, #15
 8000924:	4304      	orrs	r4, r0
 8000926:	0264      	lsls	r4, r4, #9
 8000928:	0031      	movs	r1, r6
 800092a:	20ff      	movs	r0, #255	; 0xff
 800092c:	0a64      	lsrs	r4, r4, #9
 800092e:	e731      	b.n	8000794 <__aeabi_fmul+0x8c>
 8000930:	0028      	movs	r0, r5
 8000932:	e765      	b.n	8000800 <__aeabi_fmul+0xf8>
 8000934:	01a4      	lsls	r4, r4, #6
 8000936:	2000      	movs	r0, #0
 8000938:	0a64      	lsrs	r4, r4, #9
 800093a:	e72b      	b.n	8000794 <__aeabi_fmul+0x8c>
 800093c:	2080      	movs	r0, #128	; 0x80
 800093e:	03c0      	lsls	r0, r0, #15
 8000940:	4304      	orrs	r4, r0
 8000942:	0264      	lsls	r4, r4, #9
 8000944:	20ff      	movs	r0, #255	; 0xff
 8000946:	0a64      	lsrs	r4, r4, #9
 8000948:	e724      	b.n	8000794 <__aeabi_fmul+0x8c>
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	08013004 	.word	0x08013004
 8000950:	f7ffffff 	.word	0xf7ffffff

08000954 <__aeabi_fsub>:
 8000954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000956:	46ce      	mov	lr, r9
 8000958:	4647      	mov	r7, r8
 800095a:	0243      	lsls	r3, r0, #9
 800095c:	0a5b      	lsrs	r3, r3, #9
 800095e:	024e      	lsls	r6, r1, #9
 8000960:	00da      	lsls	r2, r3, #3
 8000962:	4694      	mov	ip, r2
 8000964:	0a72      	lsrs	r2, r6, #9
 8000966:	4691      	mov	r9, r2
 8000968:	0045      	lsls	r5, r0, #1
 800096a:	004a      	lsls	r2, r1, #1
 800096c:	b580      	push	{r7, lr}
 800096e:	0e2d      	lsrs	r5, r5, #24
 8000970:	001f      	movs	r7, r3
 8000972:	0fc4      	lsrs	r4, r0, #31
 8000974:	0e12      	lsrs	r2, r2, #24
 8000976:	0fc9      	lsrs	r1, r1, #31
 8000978:	09b6      	lsrs	r6, r6, #6
 800097a:	2aff      	cmp	r2, #255	; 0xff
 800097c:	d05b      	beq.n	8000a36 <__aeabi_fsub+0xe2>
 800097e:	2001      	movs	r0, #1
 8000980:	4041      	eors	r1, r0
 8000982:	428c      	cmp	r4, r1
 8000984:	d039      	beq.n	80009fa <__aeabi_fsub+0xa6>
 8000986:	1aa8      	subs	r0, r5, r2
 8000988:	2800      	cmp	r0, #0
 800098a:	dd5a      	ble.n	8000a42 <__aeabi_fsub+0xee>
 800098c:	2a00      	cmp	r2, #0
 800098e:	d06a      	beq.n	8000a66 <__aeabi_fsub+0x112>
 8000990:	2dff      	cmp	r5, #255	; 0xff
 8000992:	d100      	bne.n	8000996 <__aeabi_fsub+0x42>
 8000994:	e0d9      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	04d2      	lsls	r2, r2, #19
 800099a:	4316      	orrs	r6, r2
 800099c:	281b      	cmp	r0, #27
 800099e:	dc00      	bgt.n	80009a2 <__aeabi_fsub+0x4e>
 80009a0:	e0e9      	b.n	8000b76 <__aeabi_fsub+0x222>
 80009a2:	2001      	movs	r0, #1
 80009a4:	4663      	mov	r3, ip
 80009a6:	1a18      	subs	r0, r3, r0
 80009a8:	0143      	lsls	r3, r0, #5
 80009aa:	d400      	bmi.n	80009ae <__aeabi_fsub+0x5a>
 80009ac:	e0b4      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 80009ae:	0180      	lsls	r0, r0, #6
 80009b0:	0987      	lsrs	r7, r0, #6
 80009b2:	0038      	movs	r0, r7
 80009b4:	f002 f8da 	bl	8002b6c <__clzsi2>
 80009b8:	3805      	subs	r0, #5
 80009ba:	4087      	lsls	r7, r0
 80009bc:	4285      	cmp	r5, r0
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_fsub+0x6e>
 80009c0:	e0cc      	b.n	8000b5c <__aeabi_fsub+0x208>
 80009c2:	1a2d      	subs	r5, r5, r0
 80009c4:	48b5      	ldr	r0, [pc, #724]	; (8000c9c <__aeabi_fsub+0x348>)
 80009c6:	4038      	ands	r0, r7
 80009c8:	0743      	lsls	r3, r0, #29
 80009ca:	d004      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009cc:	230f      	movs	r3, #15
 80009ce:	4003      	ands	r3, r0
 80009d0:	2b04      	cmp	r3, #4
 80009d2:	d000      	beq.n	80009d6 <__aeabi_fsub+0x82>
 80009d4:	3004      	adds	r0, #4
 80009d6:	0143      	lsls	r3, r0, #5
 80009d8:	d400      	bmi.n	80009dc <__aeabi_fsub+0x88>
 80009da:	e0a0      	b.n	8000b1e <__aeabi_fsub+0x1ca>
 80009dc:	1c6a      	adds	r2, r5, #1
 80009de:	2dfe      	cmp	r5, #254	; 0xfe
 80009e0:	d100      	bne.n	80009e4 <__aeabi_fsub+0x90>
 80009e2:	e08d      	b.n	8000b00 <__aeabi_fsub+0x1ac>
 80009e4:	0180      	lsls	r0, r0, #6
 80009e6:	0a47      	lsrs	r7, r0, #9
 80009e8:	b2d2      	uxtb	r2, r2
 80009ea:	05d0      	lsls	r0, r2, #23
 80009ec:	4338      	orrs	r0, r7
 80009ee:	07e4      	lsls	r4, r4, #31
 80009f0:	4320      	orrs	r0, r4
 80009f2:	bcc0      	pop	{r6, r7}
 80009f4:	46b9      	mov	r9, r7
 80009f6:	46b0      	mov	r8, r6
 80009f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009fa:	1aa8      	subs	r0, r5, r2
 80009fc:	4680      	mov	r8, r0
 80009fe:	2800      	cmp	r0, #0
 8000a00:	dd45      	ble.n	8000a8e <__aeabi_fsub+0x13a>
 8000a02:	2a00      	cmp	r2, #0
 8000a04:	d070      	beq.n	8000ae8 <__aeabi_fsub+0x194>
 8000a06:	2dff      	cmp	r5, #255	; 0xff
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fsub+0xb8>
 8000a0a:	e09e      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	04db      	lsls	r3, r3, #19
 8000a10:	431e      	orrs	r6, r3
 8000a12:	4643      	mov	r3, r8
 8000a14:	2b1b      	cmp	r3, #27
 8000a16:	dc00      	bgt.n	8000a1a <__aeabi_fsub+0xc6>
 8000a18:	e0d2      	b.n	8000bc0 <__aeabi_fsub+0x26c>
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4460      	add	r0, ip
 8000a1e:	0143      	lsls	r3, r0, #5
 8000a20:	d57a      	bpl.n	8000b18 <__aeabi_fsub+0x1c4>
 8000a22:	3501      	adds	r5, #1
 8000a24:	2dff      	cmp	r5, #255	; 0xff
 8000a26:	d06b      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	4a9d      	ldr	r2, [pc, #628]	; (8000ca0 <__aeabi_fsub+0x34c>)
 8000a2c:	4003      	ands	r3, r0
 8000a2e:	0840      	lsrs	r0, r0, #1
 8000a30:	4010      	ands	r0, r2
 8000a32:	4318      	orrs	r0, r3
 8000a34:	e7c8      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000a36:	2e00      	cmp	r6, #0
 8000a38:	d020      	beq.n	8000a7c <__aeabi_fsub+0x128>
 8000a3a:	428c      	cmp	r4, r1
 8000a3c:	d023      	beq.n	8000a86 <__aeabi_fsub+0x132>
 8000a3e:	0028      	movs	r0, r5
 8000a40:	38ff      	subs	r0, #255	; 0xff
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d039      	beq.n	8000aba <__aeabi_fsub+0x166>
 8000a46:	1b57      	subs	r7, r2, r5
 8000a48:	2d00      	cmp	r5, #0
 8000a4a:	d000      	beq.n	8000a4e <__aeabi_fsub+0xfa>
 8000a4c:	e09d      	b.n	8000b8a <__aeabi_fsub+0x236>
 8000a4e:	4663      	mov	r3, ip
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fsub+0x102>
 8000a54:	e0db      	b.n	8000c0e <__aeabi_fsub+0x2ba>
 8000a56:	1e7b      	subs	r3, r7, #1
 8000a58:	2f01      	cmp	r7, #1
 8000a5a:	d100      	bne.n	8000a5e <__aeabi_fsub+0x10a>
 8000a5c:	e10d      	b.n	8000c7a <__aeabi_fsub+0x326>
 8000a5e:	2fff      	cmp	r7, #255	; 0xff
 8000a60:	d071      	beq.n	8000b46 <__aeabi_fsub+0x1f2>
 8000a62:	001f      	movs	r7, r3
 8000a64:	e098      	b.n	8000b98 <__aeabi_fsub+0x244>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	d100      	bne.n	8000a6c <__aeabi_fsub+0x118>
 8000a6a:	e0a7      	b.n	8000bbc <__aeabi_fsub+0x268>
 8000a6c:	1e42      	subs	r2, r0, #1
 8000a6e:	2801      	cmp	r0, #1
 8000a70:	d100      	bne.n	8000a74 <__aeabi_fsub+0x120>
 8000a72:	e0e6      	b.n	8000c42 <__aeabi_fsub+0x2ee>
 8000a74:	28ff      	cmp	r0, #255	; 0xff
 8000a76:	d068      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000a78:	0010      	movs	r0, r2
 8000a7a:	e78f      	b.n	800099c <__aeabi_fsub+0x48>
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	4041      	eors	r1, r0
 8000a80:	42a1      	cmp	r1, r4
 8000a82:	d000      	beq.n	8000a86 <__aeabi_fsub+0x132>
 8000a84:	e77f      	b.n	8000986 <__aeabi_fsub+0x32>
 8000a86:	20ff      	movs	r0, #255	; 0xff
 8000a88:	4240      	negs	r0, r0
 8000a8a:	4680      	mov	r8, r0
 8000a8c:	44a8      	add	r8, r5
 8000a8e:	4640      	mov	r0, r8
 8000a90:	2800      	cmp	r0, #0
 8000a92:	d038      	beq.n	8000b06 <__aeabi_fsub+0x1b2>
 8000a94:	1b51      	subs	r1, r2, r5
 8000a96:	2d00      	cmp	r5, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fsub+0x148>
 8000a9a:	e0ae      	b.n	8000bfa <__aeabi_fsub+0x2a6>
 8000a9c:	2aff      	cmp	r2, #255	; 0xff
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_fsub+0x14e>
 8000aa0:	e0df      	b.n	8000c62 <__aeabi_fsub+0x30e>
 8000aa2:	2380      	movs	r3, #128	; 0x80
 8000aa4:	4660      	mov	r0, ip
 8000aa6:	04db      	lsls	r3, r3, #19
 8000aa8:	4318      	orrs	r0, r3
 8000aaa:	4684      	mov	ip, r0
 8000aac:	291b      	cmp	r1, #27
 8000aae:	dc00      	bgt.n	8000ab2 <__aeabi_fsub+0x15e>
 8000ab0:	e0d9      	b.n	8000c66 <__aeabi_fsub+0x312>
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	0015      	movs	r5, r2
 8000ab6:	1980      	adds	r0, r0, r6
 8000ab8:	e7b1      	b.n	8000a1e <__aeabi_fsub+0xca>
 8000aba:	20fe      	movs	r0, #254	; 0xfe
 8000abc:	1c6a      	adds	r2, r5, #1
 8000abe:	4210      	tst	r0, r2
 8000ac0:	d171      	bne.n	8000ba6 <__aeabi_fsub+0x252>
 8000ac2:	2d00      	cmp	r5, #0
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fsub+0x174>
 8000ac6:	e0a6      	b.n	8000c16 <__aeabi_fsub+0x2c2>
 8000ac8:	4663      	mov	r3, ip
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fsub+0x17c>
 8000ace:	e0d9      	b.n	8000c84 <__aeabi_fsub+0x330>
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_fsub+0x184>
 8000ad6:	e788      	b.n	80009ea <__aeabi_fsub+0x96>
 8000ad8:	1b98      	subs	r0, r3, r6
 8000ada:	0143      	lsls	r3, r0, #5
 8000adc:	d400      	bmi.n	8000ae0 <__aeabi_fsub+0x18c>
 8000ade:	e0e1      	b.n	8000ca4 <__aeabi_fsub+0x350>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	000c      	movs	r4, r1
 8000ae4:	1af0      	subs	r0, r6, r3
 8000ae6:	e76f      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000ae8:	2e00      	cmp	r6, #0
 8000aea:	d100      	bne.n	8000aee <__aeabi_fsub+0x19a>
 8000aec:	e0b7      	b.n	8000c5e <__aeabi_fsub+0x30a>
 8000aee:	0002      	movs	r2, r0
 8000af0:	3a01      	subs	r2, #1
 8000af2:	2801      	cmp	r0, #1
 8000af4:	d100      	bne.n	8000af8 <__aeabi_fsub+0x1a4>
 8000af6:	e09c      	b.n	8000c32 <__aeabi_fsub+0x2de>
 8000af8:	28ff      	cmp	r0, #255	; 0xff
 8000afa:	d026      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000afc:	4690      	mov	r8, r2
 8000afe:	e788      	b.n	8000a12 <__aeabi_fsub+0xbe>
 8000b00:	22ff      	movs	r2, #255	; 0xff
 8000b02:	2700      	movs	r7, #0
 8000b04:	e771      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b06:	20fe      	movs	r0, #254	; 0xfe
 8000b08:	1c6a      	adds	r2, r5, #1
 8000b0a:	4210      	tst	r0, r2
 8000b0c:	d064      	beq.n	8000bd8 <__aeabi_fsub+0x284>
 8000b0e:	2aff      	cmp	r2, #255	; 0xff
 8000b10:	d0f6      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000b12:	0015      	movs	r5, r2
 8000b14:	4466      	add	r6, ip
 8000b16:	0870      	lsrs	r0, r6, #1
 8000b18:	0743      	lsls	r3, r0, #29
 8000b1a:	d000      	beq.n	8000b1e <__aeabi_fsub+0x1ca>
 8000b1c:	e756      	b.n	80009cc <__aeabi_fsub+0x78>
 8000b1e:	08c3      	lsrs	r3, r0, #3
 8000b20:	2dff      	cmp	r5, #255	; 0xff
 8000b22:	d012      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b24:	025b      	lsls	r3, r3, #9
 8000b26:	0a5f      	lsrs	r7, r3, #9
 8000b28:	b2ea      	uxtb	r2, r5
 8000b2a:	e75e      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b2c:	4662      	mov	r2, ip
 8000b2e:	2a00      	cmp	r2, #0
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fsub+0x1e0>
 8000b32:	e096      	b.n	8000c62 <__aeabi_fsub+0x30e>
 8000b34:	2e00      	cmp	r6, #0
 8000b36:	d008      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	03d2      	lsls	r2, r2, #15
 8000b3c:	4213      	tst	r3, r2
 8000b3e:	d004      	beq.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b40:	4648      	mov	r0, r9
 8000b42:	4210      	tst	r0, r2
 8000b44:	d101      	bne.n	8000b4a <__aeabi_fsub+0x1f6>
 8000b46:	000c      	movs	r4, r1
 8000b48:	464b      	mov	r3, r9
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0d8      	beq.n	8000b00 <__aeabi_fsub+0x1ac>
 8000b4e:	2780      	movs	r7, #128	; 0x80
 8000b50:	03ff      	lsls	r7, r7, #15
 8000b52:	431f      	orrs	r7, r3
 8000b54:	027f      	lsls	r7, r7, #9
 8000b56:	22ff      	movs	r2, #255	; 0xff
 8000b58:	0a7f      	lsrs	r7, r7, #9
 8000b5a:	e746      	b.n	80009ea <__aeabi_fsub+0x96>
 8000b5c:	2320      	movs	r3, #32
 8000b5e:	003a      	movs	r2, r7
 8000b60:	1b45      	subs	r5, r0, r5
 8000b62:	0038      	movs	r0, r7
 8000b64:	3501      	adds	r5, #1
 8000b66:	40ea      	lsrs	r2, r5
 8000b68:	1b5d      	subs	r5, r3, r5
 8000b6a:	40a8      	lsls	r0, r5
 8000b6c:	1e43      	subs	r3, r0, #1
 8000b6e:	4198      	sbcs	r0, r3
 8000b70:	2500      	movs	r5, #0
 8000b72:	4310      	orrs	r0, r2
 8000b74:	e728      	b.n	80009c8 <__aeabi_fsub+0x74>
 8000b76:	2320      	movs	r3, #32
 8000b78:	1a1b      	subs	r3, r3, r0
 8000b7a:	0032      	movs	r2, r6
 8000b7c:	409e      	lsls	r6, r3
 8000b7e:	40c2      	lsrs	r2, r0
 8000b80:	0030      	movs	r0, r6
 8000b82:	1e43      	subs	r3, r0, #1
 8000b84:	4198      	sbcs	r0, r3
 8000b86:	4310      	orrs	r0, r2
 8000b88:	e70c      	b.n	80009a4 <__aeabi_fsub+0x50>
 8000b8a:	2aff      	cmp	r2, #255	; 0xff
 8000b8c:	d0db      	beq.n	8000b46 <__aeabi_fsub+0x1f2>
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	4660      	mov	r0, ip
 8000b92:	04db      	lsls	r3, r3, #19
 8000b94:	4318      	orrs	r0, r3
 8000b96:	4684      	mov	ip, r0
 8000b98:	2f1b      	cmp	r7, #27
 8000b9a:	dd56      	ble.n	8000c4a <__aeabi_fsub+0x2f6>
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	000c      	movs	r4, r1
 8000ba0:	0015      	movs	r5, r2
 8000ba2:	1a30      	subs	r0, r6, r0
 8000ba4:	e700      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	1b9f      	subs	r7, r3, r6
 8000baa:	017b      	lsls	r3, r7, #5
 8000bac:	d43d      	bmi.n	8000c2a <__aeabi_fsub+0x2d6>
 8000bae:	2f00      	cmp	r7, #0
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fsub+0x260>
 8000bb2:	e6fe      	b.n	80009b2 <__aeabi_fsub+0x5e>
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2700      	movs	r7, #0
 8000bba:	e716      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bbc:	0005      	movs	r5, r0
 8000bbe:	e7af      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000bc0:	0032      	movs	r2, r6
 8000bc2:	4643      	mov	r3, r8
 8000bc4:	4641      	mov	r1, r8
 8000bc6:	40da      	lsrs	r2, r3
 8000bc8:	2320      	movs	r3, #32
 8000bca:	1a5b      	subs	r3, r3, r1
 8000bcc:	409e      	lsls	r6, r3
 8000bce:	0030      	movs	r0, r6
 8000bd0:	1e43      	subs	r3, r0, #1
 8000bd2:	4198      	sbcs	r0, r3
 8000bd4:	4310      	orrs	r0, r2
 8000bd6:	e721      	b.n	8000a1c <__aeabi_fsub+0xc8>
 8000bd8:	2d00      	cmp	r5, #0
 8000bda:	d1a7      	bne.n	8000b2c <__aeabi_fsub+0x1d8>
 8000bdc:	4663      	mov	r3, ip
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d059      	beq.n	8000c96 <__aeabi_fsub+0x342>
 8000be2:	2200      	movs	r2, #0
 8000be4:	2e00      	cmp	r6, #0
 8000be6:	d100      	bne.n	8000bea <__aeabi_fsub+0x296>
 8000be8:	e6ff      	b.n	80009ea <__aeabi_fsub+0x96>
 8000bea:	0030      	movs	r0, r6
 8000bec:	4460      	add	r0, ip
 8000bee:	0143      	lsls	r3, r0, #5
 8000bf0:	d592      	bpl.n	8000b18 <__aeabi_fsub+0x1c4>
 8000bf2:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <__aeabi_fsub+0x348>)
 8000bf4:	3501      	adds	r5, #1
 8000bf6:	4018      	ands	r0, r3
 8000bf8:	e78e      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000bfa:	4663      	mov	r3, ip
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d047      	beq.n	8000c90 <__aeabi_fsub+0x33c>
 8000c00:	1e4b      	subs	r3, r1, #1
 8000c02:	2901      	cmp	r1, #1
 8000c04:	d015      	beq.n	8000c32 <__aeabi_fsub+0x2de>
 8000c06:	29ff      	cmp	r1, #255	; 0xff
 8000c08:	d02b      	beq.n	8000c62 <__aeabi_fsub+0x30e>
 8000c0a:	0019      	movs	r1, r3
 8000c0c:	e74e      	b.n	8000aac <__aeabi_fsub+0x158>
 8000c0e:	000c      	movs	r4, r1
 8000c10:	464b      	mov	r3, r9
 8000c12:	003d      	movs	r5, r7
 8000c14:	e784      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c16:	4662      	mov	r2, ip
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	d18b      	bne.n	8000b34 <__aeabi_fsub+0x1e0>
 8000c1c:	2e00      	cmp	r6, #0
 8000c1e:	d192      	bne.n	8000b46 <__aeabi_fsub+0x1f2>
 8000c20:	2780      	movs	r7, #128	; 0x80
 8000c22:	2400      	movs	r4, #0
 8000c24:	22ff      	movs	r2, #255	; 0xff
 8000c26:	03ff      	lsls	r7, r7, #15
 8000c28:	e6df      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c2a:	4663      	mov	r3, ip
 8000c2c:	000c      	movs	r4, r1
 8000c2e:	1af7      	subs	r7, r6, r3
 8000c30:	e6bf      	b.n	80009b2 <__aeabi_fsub+0x5e>
 8000c32:	0030      	movs	r0, r6
 8000c34:	4460      	add	r0, ip
 8000c36:	2501      	movs	r5, #1
 8000c38:	0143      	lsls	r3, r0, #5
 8000c3a:	d400      	bmi.n	8000c3e <__aeabi_fsub+0x2ea>
 8000c3c:	e76c      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000c3e:	2502      	movs	r5, #2
 8000c40:	e6f2      	b.n	8000a28 <__aeabi_fsub+0xd4>
 8000c42:	4663      	mov	r3, ip
 8000c44:	2501      	movs	r5, #1
 8000c46:	1b98      	subs	r0, r3, r6
 8000c48:	e6ae      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000c4a:	2320      	movs	r3, #32
 8000c4c:	4664      	mov	r4, ip
 8000c4e:	4660      	mov	r0, ip
 8000c50:	40fc      	lsrs	r4, r7
 8000c52:	1bdf      	subs	r7, r3, r7
 8000c54:	40b8      	lsls	r0, r7
 8000c56:	1e43      	subs	r3, r0, #1
 8000c58:	4198      	sbcs	r0, r3
 8000c5a:	4320      	orrs	r0, r4
 8000c5c:	e79f      	b.n	8000b9e <__aeabi_fsub+0x24a>
 8000c5e:	0005      	movs	r5, r0
 8000c60:	e75e      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c62:	464b      	mov	r3, r9
 8000c64:	e771      	b.n	8000b4a <__aeabi_fsub+0x1f6>
 8000c66:	2320      	movs	r3, #32
 8000c68:	4665      	mov	r5, ip
 8000c6a:	4660      	mov	r0, ip
 8000c6c:	40cd      	lsrs	r5, r1
 8000c6e:	1a59      	subs	r1, r3, r1
 8000c70:	4088      	lsls	r0, r1
 8000c72:	1e43      	subs	r3, r0, #1
 8000c74:	4198      	sbcs	r0, r3
 8000c76:	4328      	orrs	r0, r5
 8000c78:	e71c      	b.n	8000ab4 <__aeabi_fsub+0x160>
 8000c7a:	4663      	mov	r3, ip
 8000c7c:	000c      	movs	r4, r1
 8000c7e:	2501      	movs	r5, #1
 8000c80:	1af0      	subs	r0, r6, r3
 8000c82:	e691      	b.n	80009a8 <__aeabi_fsub+0x54>
 8000c84:	2e00      	cmp	r6, #0
 8000c86:	d095      	beq.n	8000bb4 <__aeabi_fsub+0x260>
 8000c88:	000c      	movs	r4, r1
 8000c8a:	464f      	mov	r7, r9
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	e6ac      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c90:	464b      	mov	r3, r9
 8000c92:	000d      	movs	r5, r1
 8000c94:	e744      	b.n	8000b20 <__aeabi_fsub+0x1cc>
 8000c96:	464f      	mov	r7, r9
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e6a6      	b.n	80009ea <__aeabi_fsub+0x96>
 8000c9c:	fbffffff 	.word	0xfbffffff
 8000ca0:	7dffffff 	.word	0x7dffffff
 8000ca4:	2800      	cmp	r0, #0
 8000ca6:	d000      	beq.n	8000caa <__aeabi_fsub+0x356>
 8000ca8:	e736      	b.n	8000b18 <__aeabi_fsub+0x1c4>
 8000caa:	2400      	movs	r4, #0
 8000cac:	2700      	movs	r7, #0
 8000cae:	e69c      	b.n	80009ea <__aeabi_fsub+0x96>

08000cb0 <__aeabi_f2iz>:
 8000cb0:	0241      	lsls	r1, r0, #9
 8000cb2:	0042      	lsls	r2, r0, #1
 8000cb4:	0fc3      	lsrs	r3, r0, #31
 8000cb6:	0a49      	lsrs	r1, r1, #9
 8000cb8:	2000      	movs	r0, #0
 8000cba:	0e12      	lsrs	r2, r2, #24
 8000cbc:	2a7e      	cmp	r2, #126	; 0x7e
 8000cbe:	dd03      	ble.n	8000cc8 <__aeabi_f2iz+0x18>
 8000cc0:	2a9d      	cmp	r2, #157	; 0x9d
 8000cc2:	dd02      	ble.n	8000cca <__aeabi_f2iz+0x1a>
 8000cc4:	4a09      	ldr	r2, [pc, #36]	; (8000cec <__aeabi_f2iz+0x3c>)
 8000cc6:	1898      	adds	r0, r3, r2
 8000cc8:	4770      	bx	lr
 8000cca:	2080      	movs	r0, #128	; 0x80
 8000ccc:	0400      	lsls	r0, r0, #16
 8000cce:	4301      	orrs	r1, r0
 8000cd0:	2a95      	cmp	r2, #149	; 0x95
 8000cd2:	dc07      	bgt.n	8000ce4 <__aeabi_f2iz+0x34>
 8000cd4:	2096      	movs	r0, #150	; 0x96
 8000cd6:	1a82      	subs	r2, r0, r2
 8000cd8:	40d1      	lsrs	r1, r2
 8000cda:	4248      	negs	r0, r1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d1f3      	bne.n	8000cc8 <__aeabi_f2iz+0x18>
 8000ce0:	0008      	movs	r0, r1
 8000ce2:	e7f1      	b.n	8000cc8 <__aeabi_f2iz+0x18>
 8000ce4:	3a96      	subs	r2, #150	; 0x96
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	e7f7      	b.n	8000cda <__aeabi_f2iz+0x2a>
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	7fffffff 	.word	0x7fffffff

08000cf0 <__aeabi_i2f>:
 8000cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf2:	2800      	cmp	r0, #0
 8000cf4:	d013      	beq.n	8000d1e <__aeabi_i2f+0x2e>
 8000cf6:	17c3      	asrs	r3, r0, #31
 8000cf8:	18c6      	adds	r6, r0, r3
 8000cfa:	405e      	eors	r6, r3
 8000cfc:	0fc4      	lsrs	r4, r0, #31
 8000cfe:	0030      	movs	r0, r6
 8000d00:	f001 ff34 	bl	8002b6c <__clzsi2>
 8000d04:	239e      	movs	r3, #158	; 0x9e
 8000d06:	0005      	movs	r5, r0
 8000d08:	1a1b      	subs	r3, r3, r0
 8000d0a:	2b96      	cmp	r3, #150	; 0x96
 8000d0c:	dc0f      	bgt.n	8000d2e <__aeabi_i2f+0x3e>
 8000d0e:	2808      	cmp	r0, #8
 8000d10:	dd01      	ble.n	8000d16 <__aeabi_i2f+0x26>
 8000d12:	3d08      	subs	r5, #8
 8000d14:	40ae      	lsls	r6, r5
 8000d16:	0276      	lsls	r6, r6, #9
 8000d18:	0a76      	lsrs	r6, r6, #9
 8000d1a:	b2d8      	uxtb	r0, r3
 8000d1c:	e002      	b.n	8000d24 <__aeabi_i2f+0x34>
 8000d1e:	2400      	movs	r4, #0
 8000d20:	2000      	movs	r0, #0
 8000d22:	2600      	movs	r6, #0
 8000d24:	05c0      	lsls	r0, r0, #23
 8000d26:	4330      	orrs	r0, r6
 8000d28:	07e4      	lsls	r4, r4, #31
 8000d2a:	4320      	orrs	r0, r4
 8000d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d2e:	2b99      	cmp	r3, #153	; 0x99
 8000d30:	dd0c      	ble.n	8000d4c <__aeabi_i2f+0x5c>
 8000d32:	2205      	movs	r2, #5
 8000d34:	0031      	movs	r1, r6
 8000d36:	1a12      	subs	r2, r2, r0
 8000d38:	40d1      	lsrs	r1, r2
 8000d3a:	000a      	movs	r2, r1
 8000d3c:	0001      	movs	r1, r0
 8000d3e:	0030      	movs	r0, r6
 8000d40:	311b      	adds	r1, #27
 8000d42:	4088      	lsls	r0, r1
 8000d44:	1e41      	subs	r1, r0, #1
 8000d46:	4188      	sbcs	r0, r1
 8000d48:	4302      	orrs	r2, r0
 8000d4a:	0016      	movs	r6, r2
 8000d4c:	2d05      	cmp	r5, #5
 8000d4e:	dc12      	bgt.n	8000d76 <__aeabi_i2f+0x86>
 8000d50:	0031      	movs	r1, r6
 8000d52:	4f0d      	ldr	r7, [pc, #52]	; (8000d88 <__aeabi_i2f+0x98>)
 8000d54:	4039      	ands	r1, r7
 8000d56:	0772      	lsls	r2, r6, #29
 8000d58:	d009      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	4030      	ands	r0, r6
 8000d5e:	2804      	cmp	r0, #4
 8000d60:	d005      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d62:	3104      	adds	r1, #4
 8000d64:	014a      	lsls	r2, r1, #5
 8000d66:	d502      	bpl.n	8000d6e <__aeabi_i2f+0x7e>
 8000d68:	239f      	movs	r3, #159	; 0x9f
 8000d6a:	4039      	ands	r1, r7
 8000d6c:	1b5b      	subs	r3, r3, r5
 8000d6e:	0189      	lsls	r1, r1, #6
 8000d70:	0a4e      	lsrs	r6, r1, #9
 8000d72:	b2d8      	uxtb	r0, r3
 8000d74:	e7d6      	b.n	8000d24 <__aeabi_i2f+0x34>
 8000d76:	1f6a      	subs	r2, r5, #5
 8000d78:	4096      	lsls	r6, r2
 8000d7a:	0031      	movs	r1, r6
 8000d7c:	4f02      	ldr	r7, [pc, #8]	; (8000d88 <__aeabi_i2f+0x98>)
 8000d7e:	4039      	ands	r1, r7
 8000d80:	0772      	lsls	r2, r6, #29
 8000d82:	d0f4      	beq.n	8000d6e <__aeabi_i2f+0x7e>
 8000d84:	e7e9      	b.n	8000d5a <__aeabi_i2f+0x6a>
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	fbffffff 	.word	0xfbffffff

08000d8c <__aeabi_dadd>:
 8000d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d8e:	464f      	mov	r7, r9
 8000d90:	4646      	mov	r6, r8
 8000d92:	46d6      	mov	lr, sl
 8000d94:	000d      	movs	r5, r1
 8000d96:	0004      	movs	r4, r0
 8000d98:	b5c0      	push	{r6, r7, lr}
 8000d9a:	001f      	movs	r7, r3
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0328      	lsls	r0, r5, #12
 8000da0:	0f62      	lsrs	r2, r4, #29
 8000da2:	0a40      	lsrs	r0, r0, #9
 8000da4:	4310      	orrs	r0, r2
 8000da6:	007a      	lsls	r2, r7, #1
 8000da8:	0d52      	lsrs	r2, r2, #21
 8000daa:	00e3      	lsls	r3, r4, #3
 8000dac:	033c      	lsls	r4, r7, #12
 8000dae:	4691      	mov	r9, r2
 8000db0:	0a64      	lsrs	r4, r4, #9
 8000db2:	0ffa      	lsrs	r2, r7, #31
 8000db4:	0f4f      	lsrs	r7, r1, #29
 8000db6:	006e      	lsls	r6, r5, #1
 8000db8:	4327      	orrs	r7, r4
 8000dba:	4692      	mov	sl, r2
 8000dbc:	46b8      	mov	r8, r7
 8000dbe:	0d76      	lsrs	r6, r6, #21
 8000dc0:	0fed      	lsrs	r5, r5, #31
 8000dc2:	00c9      	lsls	r1, r1, #3
 8000dc4:	4295      	cmp	r5, r2
 8000dc6:	d100      	bne.n	8000dca <__aeabi_dadd+0x3e>
 8000dc8:	e099      	b.n	8000efe <__aeabi_dadd+0x172>
 8000dca:	464c      	mov	r4, r9
 8000dcc:	1b34      	subs	r4, r6, r4
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	2c00      	cmp	r4, #0
 8000dd2:	dc00      	bgt.n	8000dd6 <__aeabi_dadd+0x4a>
 8000dd4:	e07c      	b.n	8000ed0 <__aeabi_dadd+0x144>
 8000dd6:	464a      	mov	r2, r9
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	d100      	bne.n	8000dde <__aeabi_dadd+0x52>
 8000ddc:	e0b8      	b.n	8000f50 <__aeabi_dadd+0x1c4>
 8000dde:	4ac5      	ldr	r2, [pc, #788]	; (80010f4 <__aeabi_dadd+0x368>)
 8000de0:	4296      	cmp	r6, r2
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x5a>
 8000de4:	e11c      	b.n	8001020 <__aeabi_dadd+0x294>
 8000de6:	2280      	movs	r2, #128	; 0x80
 8000de8:	003c      	movs	r4, r7
 8000dea:	0412      	lsls	r2, r2, #16
 8000dec:	4314      	orrs	r4, r2
 8000dee:	46a0      	mov	r8, r4
 8000df0:	4662      	mov	r2, ip
 8000df2:	2a38      	cmp	r2, #56	; 0x38
 8000df4:	dd00      	ble.n	8000df8 <__aeabi_dadd+0x6c>
 8000df6:	e161      	b.n	80010bc <__aeabi_dadd+0x330>
 8000df8:	2a1f      	cmp	r2, #31
 8000dfa:	dd00      	ble.n	8000dfe <__aeabi_dadd+0x72>
 8000dfc:	e1cc      	b.n	8001198 <__aeabi_dadd+0x40c>
 8000dfe:	4664      	mov	r4, ip
 8000e00:	2220      	movs	r2, #32
 8000e02:	1b12      	subs	r2, r2, r4
 8000e04:	4644      	mov	r4, r8
 8000e06:	4094      	lsls	r4, r2
 8000e08:	000f      	movs	r7, r1
 8000e0a:	46a1      	mov	r9, r4
 8000e0c:	4664      	mov	r4, ip
 8000e0e:	4091      	lsls	r1, r2
 8000e10:	40e7      	lsrs	r7, r4
 8000e12:	464c      	mov	r4, r9
 8000e14:	1e4a      	subs	r2, r1, #1
 8000e16:	4191      	sbcs	r1, r2
 8000e18:	433c      	orrs	r4, r7
 8000e1a:	4642      	mov	r2, r8
 8000e1c:	4321      	orrs	r1, r4
 8000e1e:	4664      	mov	r4, ip
 8000e20:	40e2      	lsrs	r2, r4
 8000e22:	1a80      	subs	r0, r0, r2
 8000e24:	1a5c      	subs	r4, r3, r1
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	419b      	sbcs	r3, r3
 8000e2a:	425f      	negs	r7, r3
 8000e2c:	1bc7      	subs	r7, r0, r7
 8000e2e:	023b      	lsls	r3, r7, #8
 8000e30:	d400      	bmi.n	8000e34 <__aeabi_dadd+0xa8>
 8000e32:	e0d0      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8000e34:	027f      	lsls	r7, r7, #9
 8000e36:	0a7f      	lsrs	r7, r7, #9
 8000e38:	2f00      	cmp	r7, #0
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_dadd+0xb2>
 8000e3c:	e0ff      	b.n	800103e <__aeabi_dadd+0x2b2>
 8000e3e:	0038      	movs	r0, r7
 8000e40:	f001 fe94 	bl	8002b6c <__clzsi2>
 8000e44:	0001      	movs	r1, r0
 8000e46:	3908      	subs	r1, #8
 8000e48:	2320      	movs	r3, #32
 8000e4a:	0022      	movs	r2, r4
 8000e4c:	1a5b      	subs	r3, r3, r1
 8000e4e:	408f      	lsls	r7, r1
 8000e50:	40da      	lsrs	r2, r3
 8000e52:	408c      	lsls	r4, r1
 8000e54:	4317      	orrs	r7, r2
 8000e56:	42b1      	cmp	r1, r6
 8000e58:	da00      	bge.n	8000e5c <__aeabi_dadd+0xd0>
 8000e5a:	e0ff      	b.n	800105c <__aeabi_dadd+0x2d0>
 8000e5c:	1b89      	subs	r1, r1, r6
 8000e5e:	1c4b      	adds	r3, r1, #1
 8000e60:	2b1f      	cmp	r3, #31
 8000e62:	dd00      	ble.n	8000e66 <__aeabi_dadd+0xda>
 8000e64:	e0a8      	b.n	8000fb8 <__aeabi_dadd+0x22c>
 8000e66:	2220      	movs	r2, #32
 8000e68:	0039      	movs	r1, r7
 8000e6a:	1ad2      	subs	r2, r2, r3
 8000e6c:	0020      	movs	r0, r4
 8000e6e:	4094      	lsls	r4, r2
 8000e70:	4091      	lsls	r1, r2
 8000e72:	40d8      	lsrs	r0, r3
 8000e74:	1e62      	subs	r2, r4, #1
 8000e76:	4194      	sbcs	r4, r2
 8000e78:	40df      	lsrs	r7, r3
 8000e7a:	2600      	movs	r6, #0
 8000e7c:	4301      	orrs	r1, r0
 8000e7e:	430c      	orrs	r4, r1
 8000e80:	0763      	lsls	r3, r4, #29
 8000e82:	d009      	beq.n	8000e98 <__aeabi_dadd+0x10c>
 8000e84:	230f      	movs	r3, #15
 8000e86:	4023      	ands	r3, r4
 8000e88:	2b04      	cmp	r3, #4
 8000e8a:	d005      	beq.n	8000e98 <__aeabi_dadd+0x10c>
 8000e8c:	1d23      	adds	r3, r4, #4
 8000e8e:	42a3      	cmp	r3, r4
 8000e90:	41a4      	sbcs	r4, r4
 8000e92:	4264      	negs	r4, r4
 8000e94:	193f      	adds	r7, r7, r4
 8000e96:	001c      	movs	r4, r3
 8000e98:	023b      	lsls	r3, r7, #8
 8000e9a:	d400      	bmi.n	8000e9e <__aeabi_dadd+0x112>
 8000e9c:	e09e      	b.n	8000fdc <__aeabi_dadd+0x250>
 8000e9e:	4b95      	ldr	r3, [pc, #596]	; (80010f4 <__aeabi_dadd+0x368>)
 8000ea0:	3601      	adds	r6, #1
 8000ea2:	429e      	cmp	r6, r3
 8000ea4:	d100      	bne.n	8000ea8 <__aeabi_dadd+0x11c>
 8000ea6:	e0b7      	b.n	8001018 <__aeabi_dadd+0x28c>
 8000ea8:	4a93      	ldr	r2, [pc, #588]	; (80010f8 <__aeabi_dadd+0x36c>)
 8000eaa:	08e4      	lsrs	r4, r4, #3
 8000eac:	4017      	ands	r7, r2
 8000eae:	077b      	lsls	r3, r7, #29
 8000eb0:	0571      	lsls	r1, r6, #21
 8000eb2:	027f      	lsls	r7, r7, #9
 8000eb4:	4323      	orrs	r3, r4
 8000eb6:	0b3f      	lsrs	r7, r7, #12
 8000eb8:	0d4a      	lsrs	r2, r1, #21
 8000eba:	0512      	lsls	r2, r2, #20
 8000ebc:	433a      	orrs	r2, r7
 8000ebe:	07ed      	lsls	r5, r5, #31
 8000ec0:	432a      	orrs	r2, r5
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	bce0      	pop	{r5, r6, r7}
 8000ec8:	46ba      	mov	sl, r7
 8000eca:	46b1      	mov	r9, r6
 8000ecc:	46a8      	mov	r8, r5
 8000ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ed0:	2c00      	cmp	r4, #0
 8000ed2:	d04b      	beq.n	8000f6c <__aeabi_dadd+0x1e0>
 8000ed4:	464c      	mov	r4, r9
 8000ed6:	1ba4      	subs	r4, r4, r6
 8000ed8:	46a4      	mov	ip, r4
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	d000      	beq.n	8000ee0 <__aeabi_dadd+0x154>
 8000ede:	e123      	b.n	8001128 <__aeabi_dadd+0x39c>
 8000ee0:	0004      	movs	r4, r0
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_dadd+0x15c>
 8000ee6:	e1af      	b.n	8001248 <__aeabi_dadd+0x4bc>
 8000ee8:	4662      	mov	r2, ip
 8000eea:	1e54      	subs	r4, r2, #1
 8000eec:	2a01      	cmp	r2, #1
 8000eee:	d100      	bne.n	8000ef2 <__aeabi_dadd+0x166>
 8000ef0:	e215      	b.n	800131e <__aeabi_dadd+0x592>
 8000ef2:	4d80      	ldr	r5, [pc, #512]	; (80010f4 <__aeabi_dadd+0x368>)
 8000ef4:	45ac      	cmp	ip, r5
 8000ef6:	d100      	bne.n	8000efa <__aeabi_dadd+0x16e>
 8000ef8:	e1c8      	b.n	800128c <__aeabi_dadd+0x500>
 8000efa:	46a4      	mov	ip, r4
 8000efc:	e11b      	b.n	8001136 <__aeabi_dadd+0x3aa>
 8000efe:	464a      	mov	r2, r9
 8000f00:	1ab2      	subs	r2, r6, r2
 8000f02:	4694      	mov	ip, r2
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_dadd+0x17e>
 8000f08:	e0ac      	b.n	8001064 <__aeabi_dadd+0x2d8>
 8000f0a:	464a      	mov	r2, r9
 8000f0c:	2a00      	cmp	r2, #0
 8000f0e:	d043      	beq.n	8000f98 <__aeabi_dadd+0x20c>
 8000f10:	4a78      	ldr	r2, [pc, #480]	; (80010f4 <__aeabi_dadd+0x368>)
 8000f12:	4296      	cmp	r6, r2
 8000f14:	d100      	bne.n	8000f18 <__aeabi_dadd+0x18c>
 8000f16:	e1af      	b.n	8001278 <__aeabi_dadd+0x4ec>
 8000f18:	2280      	movs	r2, #128	; 0x80
 8000f1a:	003c      	movs	r4, r7
 8000f1c:	0412      	lsls	r2, r2, #16
 8000f1e:	4314      	orrs	r4, r2
 8000f20:	46a0      	mov	r8, r4
 8000f22:	4662      	mov	r2, ip
 8000f24:	2a38      	cmp	r2, #56	; 0x38
 8000f26:	dc67      	bgt.n	8000ff8 <__aeabi_dadd+0x26c>
 8000f28:	2a1f      	cmp	r2, #31
 8000f2a:	dc00      	bgt.n	8000f2e <__aeabi_dadd+0x1a2>
 8000f2c:	e15f      	b.n	80011ee <__aeabi_dadd+0x462>
 8000f2e:	4647      	mov	r7, r8
 8000f30:	3a20      	subs	r2, #32
 8000f32:	40d7      	lsrs	r7, r2
 8000f34:	4662      	mov	r2, ip
 8000f36:	2a20      	cmp	r2, #32
 8000f38:	d005      	beq.n	8000f46 <__aeabi_dadd+0x1ba>
 8000f3a:	4664      	mov	r4, ip
 8000f3c:	2240      	movs	r2, #64	; 0x40
 8000f3e:	1b12      	subs	r2, r2, r4
 8000f40:	4644      	mov	r4, r8
 8000f42:	4094      	lsls	r4, r2
 8000f44:	4321      	orrs	r1, r4
 8000f46:	1e4a      	subs	r2, r1, #1
 8000f48:	4191      	sbcs	r1, r2
 8000f4a:	000c      	movs	r4, r1
 8000f4c:	433c      	orrs	r4, r7
 8000f4e:	e057      	b.n	8001000 <__aeabi_dadd+0x274>
 8000f50:	003a      	movs	r2, r7
 8000f52:	430a      	orrs	r2, r1
 8000f54:	d100      	bne.n	8000f58 <__aeabi_dadd+0x1cc>
 8000f56:	e105      	b.n	8001164 <__aeabi_dadd+0x3d8>
 8000f58:	0022      	movs	r2, r4
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	2c01      	cmp	r4, #1
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_dadd+0x1d6>
 8000f60:	e182      	b.n	8001268 <__aeabi_dadd+0x4dc>
 8000f62:	4c64      	ldr	r4, [pc, #400]	; (80010f4 <__aeabi_dadd+0x368>)
 8000f64:	45a4      	cmp	ip, r4
 8000f66:	d05b      	beq.n	8001020 <__aeabi_dadd+0x294>
 8000f68:	4694      	mov	ip, r2
 8000f6a:	e741      	b.n	8000df0 <__aeabi_dadd+0x64>
 8000f6c:	4c63      	ldr	r4, [pc, #396]	; (80010fc <__aeabi_dadd+0x370>)
 8000f6e:	1c77      	adds	r7, r6, #1
 8000f70:	4227      	tst	r7, r4
 8000f72:	d000      	beq.n	8000f76 <__aeabi_dadd+0x1ea>
 8000f74:	e0c4      	b.n	8001100 <__aeabi_dadd+0x374>
 8000f76:	0004      	movs	r4, r0
 8000f78:	431c      	orrs	r4, r3
 8000f7a:	2e00      	cmp	r6, #0
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_dadd+0x1f4>
 8000f7e:	e169      	b.n	8001254 <__aeabi_dadd+0x4c8>
 8000f80:	2c00      	cmp	r4, #0
 8000f82:	d100      	bne.n	8000f86 <__aeabi_dadd+0x1fa>
 8000f84:	e1bf      	b.n	8001306 <__aeabi_dadd+0x57a>
 8000f86:	4644      	mov	r4, r8
 8000f88:	430c      	orrs	r4, r1
 8000f8a:	d000      	beq.n	8000f8e <__aeabi_dadd+0x202>
 8000f8c:	e1d0      	b.n	8001330 <__aeabi_dadd+0x5a4>
 8000f8e:	0742      	lsls	r2, r0, #29
 8000f90:	08db      	lsrs	r3, r3, #3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	08c0      	lsrs	r0, r0, #3
 8000f96:	e029      	b.n	8000fec <__aeabi_dadd+0x260>
 8000f98:	003a      	movs	r2, r7
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dadd+0x214>
 8000f9e:	e170      	b.n	8001282 <__aeabi_dadd+0x4f6>
 8000fa0:	4662      	mov	r2, ip
 8000fa2:	4664      	mov	r4, ip
 8000fa4:	3a01      	subs	r2, #1
 8000fa6:	2c01      	cmp	r4, #1
 8000fa8:	d100      	bne.n	8000fac <__aeabi_dadd+0x220>
 8000faa:	e0e0      	b.n	800116e <__aeabi_dadd+0x3e2>
 8000fac:	4c51      	ldr	r4, [pc, #324]	; (80010f4 <__aeabi_dadd+0x368>)
 8000fae:	45a4      	cmp	ip, r4
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_dadd+0x228>
 8000fb2:	e161      	b.n	8001278 <__aeabi_dadd+0x4ec>
 8000fb4:	4694      	mov	ip, r2
 8000fb6:	e7b4      	b.n	8000f22 <__aeabi_dadd+0x196>
 8000fb8:	003a      	movs	r2, r7
 8000fba:	391f      	subs	r1, #31
 8000fbc:	40ca      	lsrs	r2, r1
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	2b20      	cmp	r3, #32
 8000fc2:	d003      	beq.n	8000fcc <__aeabi_dadd+0x240>
 8000fc4:	2240      	movs	r2, #64	; 0x40
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	409f      	lsls	r7, r3
 8000fca:	433c      	orrs	r4, r7
 8000fcc:	1e63      	subs	r3, r4, #1
 8000fce:	419c      	sbcs	r4, r3
 8000fd0:	2700      	movs	r7, #0
 8000fd2:	2600      	movs	r6, #0
 8000fd4:	430c      	orrs	r4, r1
 8000fd6:	0763      	lsls	r3, r4, #29
 8000fd8:	d000      	beq.n	8000fdc <__aeabi_dadd+0x250>
 8000fda:	e753      	b.n	8000e84 <__aeabi_dadd+0xf8>
 8000fdc:	46b4      	mov	ip, r6
 8000fde:	08e4      	lsrs	r4, r4, #3
 8000fe0:	077b      	lsls	r3, r7, #29
 8000fe2:	4323      	orrs	r3, r4
 8000fe4:	08f8      	lsrs	r0, r7, #3
 8000fe6:	4a43      	ldr	r2, [pc, #268]	; (80010f4 <__aeabi_dadd+0x368>)
 8000fe8:	4594      	cmp	ip, r2
 8000fea:	d01d      	beq.n	8001028 <__aeabi_dadd+0x29c>
 8000fec:	4662      	mov	r2, ip
 8000fee:	0307      	lsls	r7, r0, #12
 8000ff0:	0552      	lsls	r2, r2, #21
 8000ff2:	0b3f      	lsrs	r7, r7, #12
 8000ff4:	0d52      	lsrs	r2, r2, #21
 8000ff6:	e760      	b.n	8000eba <__aeabi_dadd+0x12e>
 8000ff8:	4644      	mov	r4, r8
 8000ffa:	430c      	orrs	r4, r1
 8000ffc:	1e62      	subs	r2, r4, #1
 8000ffe:	4194      	sbcs	r4, r2
 8001000:	18e4      	adds	r4, r4, r3
 8001002:	429c      	cmp	r4, r3
 8001004:	419b      	sbcs	r3, r3
 8001006:	425f      	negs	r7, r3
 8001008:	183f      	adds	r7, r7, r0
 800100a:	023b      	lsls	r3, r7, #8
 800100c:	d5e3      	bpl.n	8000fd6 <__aeabi_dadd+0x24a>
 800100e:	4b39      	ldr	r3, [pc, #228]	; (80010f4 <__aeabi_dadd+0x368>)
 8001010:	3601      	adds	r6, #1
 8001012:	429e      	cmp	r6, r3
 8001014:	d000      	beq.n	8001018 <__aeabi_dadd+0x28c>
 8001016:	e0b5      	b.n	8001184 <__aeabi_dadd+0x3f8>
 8001018:	0032      	movs	r2, r6
 800101a:	2700      	movs	r7, #0
 800101c:	2300      	movs	r3, #0
 800101e:	e74c      	b.n	8000eba <__aeabi_dadd+0x12e>
 8001020:	0742      	lsls	r2, r0, #29
 8001022:	08db      	lsrs	r3, r3, #3
 8001024:	4313      	orrs	r3, r2
 8001026:	08c0      	lsrs	r0, r0, #3
 8001028:	001a      	movs	r2, r3
 800102a:	4302      	orrs	r2, r0
 800102c:	d100      	bne.n	8001030 <__aeabi_dadd+0x2a4>
 800102e:	e1e1      	b.n	80013f4 <__aeabi_dadd+0x668>
 8001030:	2780      	movs	r7, #128	; 0x80
 8001032:	033f      	lsls	r7, r7, #12
 8001034:	4307      	orrs	r7, r0
 8001036:	033f      	lsls	r7, r7, #12
 8001038:	4a2e      	ldr	r2, [pc, #184]	; (80010f4 <__aeabi_dadd+0x368>)
 800103a:	0b3f      	lsrs	r7, r7, #12
 800103c:	e73d      	b.n	8000eba <__aeabi_dadd+0x12e>
 800103e:	0020      	movs	r0, r4
 8001040:	f001 fd94 	bl	8002b6c <__clzsi2>
 8001044:	0001      	movs	r1, r0
 8001046:	3118      	adds	r1, #24
 8001048:	291f      	cmp	r1, #31
 800104a:	dc00      	bgt.n	800104e <__aeabi_dadd+0x2c2>
 800104c:	e6fc      	b.n	8000e48 <__aeabi_dadd+0xbc>
 800104e:	3808      	subs	r0, #8
 8001050:	4084      	lsls	r4, r0
 8001052:	0027      	movs	r7, r4
 8001054:	2400      	movs	r4, #0
 8001056:	42b1      	cmp	r1, r6
 8001058:	db00      	blt.n	800105c <__aeabi_dadd+0x2d0>
 800105a:	e6ff      	b.n	8000e5c <__aeabi_dadd+0xd0>
 800105c:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <__aeabi_dadd+0x36c>)
 800105e:	1a76      	subs	r6, r6, r1
 8001060:	4017      	ands	r7, r2
 8001062:	e70d      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001064:	2a00      	cmp	r2, #0
 8001066:	d02f      	beq.n	80010c8 <__aeabi_dadd+0x33c>
 8001068:	464a      	mov	r2, r9
 800106a:	1b92      	subs	r2, r2, r6
 800106c:	4694      	mov	ip, r2
 800106e:	2e00      	cmp	r6, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_dadd+0x2e8>
 8001072:	e0ad      	b.n	80011d0 <__aeabi_dadd+0x444>
 8001074:	4a1f      	ldr	r2, [pc, #124]	; (80010f4 <__aeabi_dadd+0x368>)
 8001076:	4591      	cmp	r9, r2
 8001078:	d100      	bne.n	800107c <__aeabi_dadd+0x2f0>
 800107a:	e10f      	b.n	800129c <__aeabi_dadd+0x510>
 800107c:	2280      	movs	r2, #128	; 0x80
 800107e:	0412      	lsls	r2, r2, #16
 8001080:	4310      	orrs	r0, r2
 8001082:	4662      	mov	r2, ip
 8001084:	2a38      	cmp	r2, #56	; 0x38
 8001086:	dd00      	ble.n	800108a <__aeabi_dadd+0x2fe>
 8001088:	e10f      	b.n	80012aa <__aeabi_dadd+0x51e>
 800108a:	2a1f      	cmp	r2, #31
 800108c:	dd00      	ble.n	8001090 <__aeabi_dadd+0x304>
 800108e:	e180      	b.n	8001392 <__aeabi_dadd+0x606>
 8001090:	4664      	mov	r4, ip
 8001092:	2220      	movs	r2, #32
 8001094:	001e      	movs	r6, r3
 8001096:	1b12      	subs	r2, r2, r4
 8001098:	4667      	mov	r7, ip
 800109a:	0004      	movs	r4, r0
 800109c:	4093      	lsls	r3, r2
 800109e:	4094      	lsls	r4, r2
 80010a0:	40fe      	lsrs	r6, r7
 80010a2:	1e5a      	subs	r2, r3, #1
 80010a4:	4193      	sbcs	r3, r2
 80010a6:	40f8      	lsrs	r0, r7
 80010a8:	4334      	orrs	r4, r6
 80010aa:	431c      	orrs	r4, r3
 80010ac:	4480      	add	r8, r0
 80010ae:	1864      	adds	r4, r4, r1
 80010b0:	428c      	cmp	r4, r1
 80010b2:	41bf      	sbcs	r7, r7
 80010b4:	427f      	negs	r7, r7
 80010b6:	464e      	mov	r6, r9
 80010b8:	4447      	add	r7, r8
 80010ba:	e7a6      	b.n	800100a <__aeabi_dadd+0x27e>
 80010bc:	4642      	mov	r2, r8
 80010be:	430a      	orrs	r2, r1
 80010c0:	0011      	movs	r1, r2
 80010c2:	1e4a      	subs	r2, r1, #1
 80010c4:	4191      	sbcs	r1, r2
 80010c6:	e6ad      	b.n	8000e24 <__aeabi_dadd+0x98>
 80010c8:	4c0c      	ldr	r4, [pc, #48]	; (80010fc <__aeabi_dadd+0x370>)
 80010ca:	1c72      	adds	r2, r6, #1
 80010cc:	4222      	tst	r2, r4
 80010ce:	d000      	beq.n	80010d2 <__aeabi_dadd+0x346>
 80010d0:	e0a1      	b.n	8001216 <__aeabi_dadd+0x48a>
 80010d2:	0002      	movs	r2, r0
 80010d4:	431a      	orrs	r2, r3
 80010d6:	2e00      	cmp	r6, #0
 80010d8:	d000      	beq.n	80010dc <__aeabi_dadd+0x350>
 80010da:	e0fa      	b.n	80012d2 <__aeabi_dadd+0x546>
 80010dc:	2a00      	cmp	r2, #0
 80010de:	d100      	bne.n	80010e2 <__aeabi_dadd+0x356>
 80010e0:	e145      	b.n	800136e <__aeabi_dadd+0x5e2>
 80010e2:	003a      	movs	r2, r7
 80010e4:	430a      	orrs	r2, r1
 80010e6:	d000      	beq.n	80010ea <__aeabi_dadd+0x35e>
 80010e8:	e146      	b.n	8001378 <__aeabi_dadd+0x5ec>
 80010ea:	0742      	lsls	r2, r0, #29
 80010ec:	08db      	lsrs	r3, r3, #3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	08c0      	lsrs	r0, r0, #3
 80010f2:	e77b      	b.n	8000fec <__aeabi_dadd+0x260>
 80010f4:	000007ff 	.word	0x000007ff
 80010f8:	ff7fffff 	.word	0xff7fffff
 80010fc:	000007fe 	.word	0x000007fe
 8001100:	4647      	mov	r7, r8
 8001102:	1a5c      	subs	r4, r3, r1
 8001104:	1bc2      	subs	r2, r0, r7
 8001106:	42a3      	cmp	r3, r4
 8001108:	41bf      	sbcs	r7, r7
 800110a:	427f      	negs	r7, r7
 800110c:	46b9      	mov	r9, r7
 800110e:	0017      	movs	r7, r2
 8001110:	464a      	mov	r2, r9
 8001112:	1abf      	subs	r7, r7, r2
 8001114:	023a      	lsls	r2, r7, #8
 8001116:	d500      	bpl.n	800111a <__aeabi_dadd+0x38e>
 8001118:	e08d      	b.n	8001236 <__aeabi_dadd+0x4aa>
 800111a:	0023      	movs	r3, r4
 800111c:	433b      	orrs	r3, r7
 800111e:	d000      	beq.n	8001122 <__aeabi_dadd+0x396>
 8001120:	e68a      	b.n	8000e38 <__aeabi_dadd+0xac>
 8001122:	2000      	movs	r0, #0
 8001124:	2500      	movs	r5, #0
 8001126:	e761      	b.n	8000fec <__aeabi_dadd+0x260>
 8001128:	4cb4      	ldr	r4, [pc, #720]	; (80013fc <__aeabi_dadd+0x670>)
 800112a:	45a1      	cmp	r9, r4
 800112c:	d100      	bne.n	8001130 <__aeabi_dadd+0x3a4>
 800112e:	e0ad      	b.n	800128c <__aeabi_dadd+0x500>
 8001130:	2480      	movs	r4, #128	; 0x80
 8001132:	0424      	lsls	r4, r4, #16
 8001134:	4320      	orrs	r0, r4
 8001136:	4664      	mov	r4, ip
 8001138:	2c38      	cmp	r4, #56	; 0x38
 800113a:	dc3d      	bgt.n	80011b8 <__aeabi_dadd+0x42c>
 800113c:	4662      	mov	r2, ip
 800113e:	2c1f      	cmp	r4, #31
 8001140:	dd00      	ble.n	8001144 <__aeabi_dadd+0x3b8>
 8001142:	e0b7      	b.n	80012b4 <__aeabi_dadd+0x528>
 8001144:	2520      	movs	r5, #32
 8001146:	001e      	movs	r6, r3
 8001148:	1b2d      	subs	r5, r5, r4
 800114a:	0004      	movs	r4, r0
 800114c:	40ab      	lsls	r3, r5
 800114e:	40ac      	lsls	r4, r5
 8001150:	40d6      	lsrs	r6, r2
 8001152:	40d0      	lsrs	r0, r2
 8001154:	4642      	mov	r2, r8
 8001156:	1e5d      	subs	r5, r3, #1
 8001158:	41ab      	sbcs	r3, r5
 800115a:	4334      	orrs	r4, r6
 800115c:	1a12      	subs	r2, r2, r0
 800115e:	4690      	mov	r8, r2
 8001160:	4323      	orrs	r3, r4
 8001162:	e02c      	b.n	80011be <__aeabi_dadd+0x432>
 8001164:	0742      	lsls	r2, r0, #29
 8001166:	08db      	lsrs	r3, r3, #3
 8001168:	4313      	orrs	r3, r2
 800116a:	08c0      	lsrs	r0, r0, #3
 800116c:	e73b      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800116e:	185c      	adds	r4, r3, r1
 8001170:	429c      	cmp	r4, r3
 8001172:	419b      	sbcs	r3, r3
 8001174:	4440      	add	r0, r8
 8001176:	425b      	negs	r3, r3
 8001178:	18c7      	adds	r7, r0, r3
 800117a:	2601      	movs	r6, #1
 800117c:	023b      	lsls	r3, r7, #8
 800117e:	d400      	bmi.n	8001182 <__aeabi_dadd+0x3f6>
 8001180:	e729      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001182:	2602      	movs	r6, #2
 8001184:	4a9e      	ldr	r2, [pc, #632]	; (8001400 <__aeabi_dadd+0x674>)
 8001186:	0863      	lsrs	r3, r4, #1
 8001188:	4017      	ands	r7, r2
 800118a:	2201      	movs	r2, #1
 800118c:	4014      	ands	r4, r2
 800118e:	431c      	orrs	r4, r3
 8001190:	07fb      	lsls	r3, r7, #31
 8001192:	431c      	orrs	r4, r3
 8001194:	087f      	lsrs	r7, r7, #1
 8001196:	e673      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001198:	4644      	mov	r4, r8
 800119a:	3a20      	subs	r2, #32
 800119c:	40d4      	lsrs	r4, r2
 800119e:	4662      	mov	r2, ip
 80011a0:	2a20      	cmp	r2, #32
 80011a2:	d005      	beq.n	80011b0 <__aeabi_dadd+0x424>
 80011a4:	4667      	mov	r7, ip
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	1bd2      	subs	r2, r2, r7
 80011aa:	4647      	mov	r7, r8
 80011ac:	4097      	lsls	r7, r2
 80011ae:	4339      	orrs	r1, r7
 80011b0:	1e4a      	subs	r2, r1, #1
 80011b2:	4191      	sbcs	r1, r2
 80011b4:	4321      	orrs	r1, r4
 80011b6:	e635      	b.n	8000e24 <__aeabi_dadd+0x98>
 80011b8:	4303      	orrs	r3, r0
 80011ba:	1e58      	subs	r0, r3, #1
 80011bc:	4183      	sbcs	r3, r0
 80011be:	1acc      	subs	r4, r1, r3
 80011c0:	42a1      	cmp	r1, r4
 80011c2:	41bf      	sbcs	r7, r7
 80011c4:	4643      	mov	r3, r8
 80011c6:	427f      	negs	r7, r7
 80011c8:	4655      	mov	r5, sl
 80011ca:	464e      	mov	r6, r9
 80011cc:	1bdf      	subs	r7, r3, r7
 80011ce:	e62e      	b.n	8000e2e <__aeabi_dadd+0xa2>
 80011d0:	0002      	movs	r2, r0
 80011d2:	431a      	orrs	r2, r3
 80011d4:	d100      	bne.n	80011d8 <__aeabi_dadd+0x44c>
 80011d6:	e0bd      	b.n	8001354 <__aeabi_dadd+0x5c8>
 80011d8:	4662      	mov	r2, ip
 80011da:	4664      	mov	r4, ip
 80011dc:	3a01      	subs	r2, #1
 80011de:	2c01      	cmp	r4, #1
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x458>
 80011e2:	e0e5      	b.n	80013b0 <__aeabi_dadd+0x624>
 80011e4:	4c85      	ldr	r4, [pc, #532]	; (80013fc <__aeabi_dadd+0x670>)
 80011e6:	45a4      	cmp	ip, r4
 80011e8:	d058      	beq.n	800129c <__aeabi_dadd+0x510>
 80011ea:	4694      	mov	ip, r2
 80011ec:	e749      	b.n	8001082 <__aeabi_dadd+0x2f6>
 80011ee:	4664      	mov	r4, ip
 80011f0:	2220      	movs	r2, #32
 80011f2:	1b12      	subs	r2, r2, r4
 80011f4:	4644      	mov	r4, r8
 80011f6:	4094      	lsls	r4, r2
 80011f8:	000f      	movs	r7, r1
 80011fa:	46a1      	mov	r9, r4
 80011fc:	4664      	mov	r4, ip
 80011fe:	4091      	lsls	r1, r2
 8001200:	40e7      	lsrs	r7, r4
 8001202:	464c      	mov	r4, r9
 8001204:	1e4a      	subs	r2, r1, #1
 8001206:	4191      	sbcs	r1, r2
 8001208:	433c      	orrs	r4, r7
 800120a:	4642      	mov	r2, r8
 800120c:	430c      	orrs	r4, r1
 800120e:	4661      	mov	r1, ip
 8001210:	40ca      	lsrs	r2, r1
 8001212:	1880      	adds	r0, r0, r2
 8001214:	e6f4      	b.n	8001000 <__aeabi_dadd+0x274>
 8001216:	4c79      	ldr	r4, [pc, #484]	; (80013fc <__aeabi_dadd+0x670>)
 8001218:	42a2      	cmp	r2, r4
 800121a:	d100      	bne.n	800121e <__aeabi_dadd+0x492>
 800121c:	e6fd      	b.n	800101a <__aeabi_dadd+0x28e>
 800121e:	1859      	adds	r1, r3, r1
 8001220:	4299      	cmp	r1, r3
 8001222:	419b      	sbcs	r3, r3
 8001224:	4440      	add	r0, r8
 8001226:	425f      	negs	r7, r3
 8001228:	19c7      	adds	r7, r0, r7
 800122a:	07fc      	lsls	r4, r7, #31
 800122c:	0849      	lsrs	r1, r1, #1
 800122e:	0016      	movs	r6, r2
 8001230:	430c      	orrs	r4, r1
 8001232:	087f      	lsrs	r7, r7, #1
 8001234:	e6cf      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001236:	1acc      	subs	r4, r1, r3
 8001238:	42a1      	cmp	r1, r4
 800123a:	41bf      	sbcs	r7, r7
 800123c:	4643      	mov	r3, r8
 800123e:	427f      	negs	r7, r7
 8001240:	1a18      	subs	r0, r3, r0
 8001242:	4655      	mov	r5, sl
 8001244:	1bc7      	subs	r7, r0, r7
 8001246:	e5f7      	b.n	8000e38 <__aeabi_dadd+0xac>
 8001248:	08c9      	lsrs	r1, r1, #3
 800124a:	077b      	lsls	r3, r7, #29
 800124c:	4655      	mov	r5, sl
 800124e:	430b      	orrs	r3, r1
 8001250:	08f8      	lsrs	r0, r7, #3
 8001252:	e6c8      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 8001254:	2c00      	cmp	r4, #0
 8001256:	d000      	beq.n	800125a <__aeabi_dadd+0x4ce>
 8001258:	e081      	b.n	800135e <__aeabi_dadd+0x5d2>
 800125a:	4643      	mov	r3, r8
 800125c:	430b      	orrs	r3, r1
 800125e:	d115      	bne.n	800128c <__aeabi_dadd+0x500>
 8001260:	2080      	movs	r0, #128	; 0x80
 8001262:	2500      	movs	r5, #0
 8001264:	0300      	lsls	r0, r0, #12
 8001266:	e6e3      	b.n	8001030 <__aeabi_dadd+0x2a4>
 8001268:	1a5c      	subs	r4, r3, r1
 800126a:	42a3      	cmp	r3, r4
 800126c:	419b      	sbcs	r3, r3
 800126e:	1bc7      	subs	r7, r0, r7
 8001270:	425b      	negs	r3, r3
 8001272:	2601      	movs	r6, #1
 8001274:	1aff      	subs	r7, r7, r3
 8001276:	e5da      	b.n	8000e2e <__aeabi_dadd+0xa2>
 8001278:	0742      	lsls	r2, r0, #29
 800127a:	08db      	lsrs	r3, r3, #3
 800127c:	4313      	orrs	r3, r2
 800127e:	08c0      	lsrs	r0, r0, #3
 8001280:	e6d2      	b.n	8001028 <__aeabi_dadd+0x29c>
 8001282:	0742      	lsls	r2, r0, #29
 8001284:	08db      	lsrs	r3, r3, #3
 8001286:	4313      	orrs	r3, r2
 8001288:	08c0      	lsrs	r0, r0, #3
 800128a:	e6ac      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800128c:	4643      	mov	r3, r8
 800128e:	4642      	mov	r2, r8
 8001290:	08c9      	lsrs	r1, r1, #3
 8001292:	075b      	lsls	r3, r3, #29
 8001294:	4655      	mov	r5, sl
 8001296:	430b      	orrs	r3, r1
 8001298:	08d0      	lsrs	r0, r2, #3
 800129a:	e6c5      	b.n	8001028 <__aeabi_dadd+0x29c>
 800129c:	4643      	mov	r3, r8
 800129e:	4642      	mov	r2, r8
 80012a0:	075b      	lsls	r3, r3, #29
 80012a2:	08c9      	lsrs	r1, r1, #3
 80012a4:	430b      	orrs	r3, r1
 80012a6:	08d0      	lsrs	r0, r2, #3
 80012a8:	e6be      	b.n	8001028 <__aeabi_dadd+0x29c>
 80012aa:	4303      	orrs	r3, r0
 80012ac:	001c      	movs	r4, r3
 80012ae:	1e63      	subs	r3, r4, #1
 80012b0:	419c      	sbcs	r4, r3
 80012b2:	e6fc      	b.n	80010ae <__aeabi_dadd+0x322>
 80012b4:	0002      	movs	r2, r0
 80012b6:	3c20      	subs	r4, #32
 80012b8:	40e2      	lsrs	r2, r4
 80012ba:	0014      	movs	r4, r2
 80012bc:	4662      	mov	r2, ip
 80012be:	2a20      	cmp	r2, #32
 80012c0:	d003      	beq.n	80012ca <__aeabi_dadd+0x53e>
 80012c2:	2540      	movs	r5, #64	; 0x40
 80012c4:	1aad      	subs	r5, r5, r2
 80012c6:	40a8      	lsls	r0, r5
 80012c8:	4303      	orrs	r3, r0
 80012ca:	1e58      	subs	r0, r3, #1
 80012cc:	4183      	sbcs	r3, r0
 80012ce:	4323      	orrs	r3, r4
 80012d0:	e775      	b.n	80011be <__aeabi_dadd+0x432>
 80012d2:	2a00      	cmp	r2, #0
 80012d4:	d0e2      	beq.n	800129c <__aeabi_dadd+0x510>
 80012d6:	003a      	movs	r2, r7
 80012d8:	430a      	orrs	r2, r1
 80012da:	d0cd      	beq.n	8001278 <__aeabi_dadd+0x4ec>
 80012dc:	0742      	lsls	r2, r0, #29
 80012de:	08db      	lsrs	r3, r3, #3
 80012e0:	4313      	orrs	r3, r2
 80012e2:	2280      	movs	r2, #128	; 0x80
 80012e4:	08c0      	lsrs	r0, r0, #3
 80012e6:	0312      	lsls	r2, r2, #12
 80012e8:	4210      	tst	r0, r2
 80012ea:	d006      	beq.n	80012fa <__aeabi_dadd+0x56e>
 80012ec:	08fc      	lsrs	r4, r7, #3
 80012ee:	4214      	tst	r4, r2
 80012f0:	d103      	bne.n	80012fa <__aeabi_dadd+0x56e>
 80012f2:	0020      	movs	r0, r4
 80012f4:	08cb      	lsrs	r3, r1, #3
 80012f6:	077a      	lsls	r2, r7, #29
 80012f8:	4313      	orrs	r3, r2
 80012fa:	0f5a      	lsrs	r2, r3, #29
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	0752      	lsls	r2, r2, #29
 8001300:	08db      	lsrs	r3, r3, #3
 8001302:	4313      	orrs	r3, r2
 8001304:	e690      	b.n	8001028 <__aeabi_dadd+0x29c>
 8001306:	4643      	mov	r3, r8
 8001308:	430b      	orrs	r3, r1
 800130a:	d100      	bne.n	800130e <__aeabi_dadd+0x582>
 800130c:	e709      	b.n	8001122 <__aeabi_dadd+0x396>
 800130e:	4643      	mov	r3, r8
 8001310:	4642      	mov	r2, r8
 8001312:	08c9      	lsrs	r1, r1, #3
 8001314:	075b      	lsls	r3, r3, #29
 8001316:	4655      	mov	r5, sl
 8001318:	430b      	orrs	r3, r1
 800131a:	08d0      	lsrs	r0, r2, #3
 800131c:	e666      	b.n	8000fec <__aeabi_dadd+0x260>
 800131e:	1acc      	subs	r4, r1, r3
 8001320:	42a1      	cmp	r1, r4
 8001322:	4189      	sbcs	r1, r1
 8001324:	1a3f      	subs	r7, r7, r0
 8001326:	4249      	negs	r1, r1
 8001328:	4655      	mov	r5, sl
 800132a:	2601      	movs	r6, #1
 800132c:	1a7f      	subs	r7, r7, r1
 800132e:	e57e      	b.n	8000e2e <__aeabi_dadd+0xa2>
 8001330:	4642      	mov	r2, r8
 8001332:	1a5c      	subs	r4, r3, r1
 8001334:	1a87      	subs	r7, r0, r2
 8001336:	42a3      	cmp	r3, r4
 8001338:	4192      	sbcs	r2, r2
 800133a:	4252      	negs	r2, r2
 800133c:	1abf      	subs	r7, r7, r2
 800133e:	023a      	lsls	r2, r7, #8
 8001340:	d53d      	bpl.n	80013be <__aeabi_dadd+0x632>
 8001342:	1acc      	subs	r4, r1, r3
 8001344:	42a1      	cmp	r1, r4
 8001346:	4189      	sbcs	r1, r1
 8001348:	4643      	mov	r3, r8
 800134a:	4249      	negs	r1, r1
 800134c:	1a1f      	subs	r7, r3, r0
 800134e:	4655      	mov	r5, sl
 8001350:	1a7f      	subs	r7, r7, r1
 8001352:	e595      	b.n	8000e80 <__aeabi_dadd+0xf4>
 8001354:	077b      	lsls	r3, r7, #29
 8001356:	08c9      	lsrs	r1, r1, #3
 8001358:	430b      	orrs	r3, r1
 800135a:	08f8      	lsrs	r0, r7, #3
 800135c:	e643      	b.n	8000fe6 <__aeabi_dadd+0x25a>
 800135e:	4644      	mov	r4, r8
 8001360:	08db      	lsrs	r3, r3, #3
 8001362:	430c      	orrs	r4, r1
 8001364:	d130      	bne.n	80013c8 <__aeabi_dadd+0x63c>
 8001366:	0742      	lsls	r2, r0, #29
 8001368:	4313      	orrs	r3, r2
 800136a:	08c0      	lsrs	r0, r0, #3
 800136c:	e65c      	b.n	8001028 <__aeabi_dadd+0x29c>
 800136e:	077b      	lsls	r3, r7, #29
 8001370:	08c9      	lsrs	r1, r1, #3
 8001372:	430b      	orrs	r3, r1
 8001374:	08f8      	lsrs	r0, r7, #3
 8001376:	e639      	b.n	8000fec <__aeabi_dadd+0x260>
 8001378:	185c      	adds	r4, r3, r1
 800137a:	429c      	cmp	r4, r3
 800137c:	419b      	sbcs	r3, r3
 800137e:	4440      	add	r0, r8
 8001380:	425b      	negs	r3, r3
 8001382:	18c7      	adds	r7, r0, r3
 8001384:	023b      	lsls	r3, r7, #8
 8001386:	d400      	bmi.n	800138a <__aeabi_dadd+0x5fe>
 8001388:	e625      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <__aeabi_dadd+0x674>)
 800138c:	2601      	movs	r6, #1
 800138e:	401f      	ands	r7, r3
 8001390:	e621      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 8001392:	0004      	movs	r4, r0
 8001394:	3a20      	subs	r2, #32
 8001396:	40d4      	lsrs	r4, r2
 8001398:	4662      	mov	r2, ip
 800139a:	2a20      	cmp	r2, #32
 800139c:	d004      	beq.n	80013a8 <__aeabi_dadd+0x61c>
 800139e:	2240      	movs	r2, #64	; 0x40
 80013a0:	4666      	mov	r6, ip
 80013a2:	1b92      	subs	r2, r2, r6
 80013a4:	4090      	lsls	r0, r2
 80013a6:	4303      	orrs	r3, r0
 80013a8:	1e5a      	subs	r2, r3, #1
 80013aa:	4193      	sbcs	r3, r2
 80013ac:	431c      	orrs	r4, r3
 80013ae:	e67e      	b.n	80010ae <__aeabi_dadd+0x322>
 80013b0:	185c      	adds	r4, r3, r1
 80013b2:	428c      	cmp	r4, r1
 80013b4:	4189      	sbcs	r1, r1
 80013b6:	4440      	add	r0, r8
 80013b8:	4249      	negs	r1, r1
 80013ba:	1847      	adds	r7, r0, r1
 80013bc:	e6dd      	b.n	800117a <__aeabi_dadd+0x3ee>
 80013be:	0023      	movs	r3, r4
 80013c0:	433b      	orrs	r3, r7
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dadd+0x63a>
 80013c4:	e6ad      	b.n	8001122 <__aeabi_dadd+0x396>
 80013c6:	e606      	b.n	8000fd6 <__aeabi_dadd+0x24a>
 80013c8:	0744      	lsls	r4, r0, #29
 80013ca:	4323      	orrs	r3, r4
 80013cc:	2480      	movs	r4, #128	; 0x80
 80013ce:	08c0      	lsrs	r0, r0, #3
 80013d0:	0324      	lsls	r4, r4, #12
 80013d2:	4220      	tst	r0, r4
 80013d4:	d008      	beq.n	80013e8 <__aeabi_dadd+0x65c>
 80013d6:	4642      	mov	r2, r8
 80013d8:	08d6      	lsrs	r6, r2, #3
 80013da:	4226      	tst	r6, r4
 80013dc:	d104      	bne.n	80013e8 <__aeabi_dadd+0x65c>
 80013de:	4655      	mov	r5, sl
 80013e0:	0030      	movs	r0, r6
 80013e2:	08cb      	lsrs	r3, r1, #3
 80013e4:	0751      	lsls	r1, r2, #29
 80013e6:	430b      	orrs	r3, r1
 80013e8:	0f5a      	lsrs	r2, r3, #29
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	08db      	lsrs	r3, r3, #3
 80013ee:	0752      	lsls	r2, r2, #29
 80013f0:	4313      	orrs	r3, r2
 80013f2:	e619      	b.n	8001028 <__aeabi_dadd+0x29c>
 80013f4:	2300      	movs	r3, #0
 80013f6:	4a01      	ldr	r2, [pc, #4]	; (80013fc <__aeabi_dadd+0x670>)
 80013f8:	001f      	movs	r7, r3
 80013fa:	e55e      	b.n	8000eba <__aeabi_dadd+0x12e>
 80013fc:	000007ff 	.word	0x000007ff
 8001400:	ff7fffff 	.word	0xff7fffff

08001404 <__aeabi_ddiv>:
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	4657      	mov	r7, sl
 8001408:	464e      	mov	r6, r9
 800140a:	4645      	mov	r5, r8
 800140c:	46de      	mov	lr, fp
 800140e:	b5e0      	push	{r5, r6, r7, lr}
 8001410:	4681      	mov	r9, r0
 8001412:	0005      	movs	r5, r0
 8001414:	030c      	lsls	r4, r1, #12
 8001416:	0048      	lsls	r0, r1, #1
 8001418:	4692      	mov	sl, r2
 800141a:	001f      	movs	r7, r3
 800141c:	b085      	sub	sp, #20
 800141e:	0b24      	lsrs	r4, r4, #12
 8001420:	0d40      	lsrs	r0, r0, #21
 8001422:	0fce      	lsrs	r6, r1, #31
 8001424:	2800      	cmp	r0, #0
 8001426:	d100      	bne.n	800142a <__aeabi_ddiv+0x26>
 8001428:	e156      	b.n	80016d8 <__aeabi_ddiv+0x2d4>
 800142a:	4bd4      	ldr	r3, [pc, #848]	; (800177c <__aeabi_ddiv+0x378>)
 800142c:	4298      	cmp	r0, r3
 800142e:	d100      	bne.n	8001432 <__aeabi_ddiv+0x2e>
 8001430:	e172      	b.n	8001718 <__aeabi_ddiv+0x314>
 8001432:	0f6b      	lsrs	r3, r5, #29
 8001434:	00e4      	lsls	r4, r4, #3
 8001436:	431c      	orrs	r4, r3
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	041b      	lsls	r3, r3, #16
 800143c:	4323      	orrs	r3, r4
 800143e:	4698      	mov	r8, r3
 8001440:	4bcf      	ldr	r3, [pc, #828]	; (8001780 <__aeabi_ddiv+0x37c>)
 8001442:	00ed      	lsls	r5, r5, #3
 8001444:	469b      	mov	fp, r3
 8001446:	2300      	movs	r3, #0
 8001448:	4699      	mov	r9, r3
 800144a:	4483      	add	fp, r0
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	033c      	lsls	r4, r7, #12
 8001450:	007b      	lsls	r3, r7, #1
 8001452:	4650      	mov	r0, sl
 8001454:	0b24      	lsrs	r4, r4, #12
 8001456:	0d5b      	lsrs	r3, r3, #21
 8001458:	0fff      	lsrs	r7, r7, #31
 800145a:	2b00      	cmp	r3, #0
 800145c:	d100      	bne.n	8001460 <__aeabi_ddiv+0x5c>
 800145e:	e11f      	b.n	80016a0 <__aeabi_ddiv+0x29c>
 8001460:	4ac6      	ldr	r2, [pc, #792]	; (800177c <__aeabi_ddiv+0x378>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d100      	bne.n	8001468 <__aeabi_ddiv+0x64>
 8001466:	e162      	b.n	800172e <__aeabi_ddiv+0x32a>
 8001468:	49c5      	ldr	r1, [pc, #788]	; (8001780 <__aeabi_ddiv+0x37c>)
 800146a:	0f42      	lsrs	r2, r0, #29
 800146c:	468c      	mov	ip, r1
 800146e:	00e4      	lsls	r4, r4, #3
 8001470:	4659      	mov	r1, fp
 8001472:	4314      	orrs	r4, r2
 8001474:	2280      	movs	r2, #128	; 0x80
 8001476:	4463      	add	r3, ip
 8001478:	0412      	lsls	r2, r2, #16
 800147a:	1acb      	subs	r3, r1, r3
 800147c:	4314      	orrs	r4, r2
 800147e:	469b      	mov	fp, r3
 8001480:	00c2      	lsls	r2, r0, #3
 8001482:	2000      	movs	r0, #0
 8001484:	0033      	movs	r3, r6
 8001486:	407b      	eors	r3, r7
 8001488:	469a      	mov	sl, r3
 800148a:	464b      	mov	r3, r9
 800148c:	2b0f      	cmp	r3, #15
 800148e:	d827      	bhi.n	80014e0 <__aeabi_ddiv+0xdc>
 8001490:	49bc      	ldr	r1, [pc, #752]	; (8001784 <__aeabi_ddiv+0x380>)
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	58cb      	ldr	r3, [r1, r3]
 8001496:	469f      	mov	pc, r3
 8001498:	46b2      	mov	sl, r6
 800149a:	9b00      	ldr	r3, [sp, #0]
 800149c:	2b02      	cmp	r3, #2
 800149e:	d016      	beq.n	80014ce <__aeabi_ddiv+0xca>
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0xa2>
 80014a4:	e28e      	b.n	80019c4 <__aeabi_ddiv+0x5c0>
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d000      	beq.n	80014ac <__aeabi_ddiv+0xa8>
 80014aa:	e0d9      	b.n	8001660 <__aeabi_ddiv+0x25c>
 80014ac:	2300      	movs	r3, #0
 80014ae:	2400      	movs	r4, #0
 80014b0:	2500      	movs	r5, #0
 80014b2:	4652      	mov	r2, sl
 80014b4:	051b      	lsls	r3, r3, #20
 80014b6:	4323      	orrs	r3, r4
 80014b8:	07d2      	lsls	r2, r2, #31
 80014ba:	4313      	orrs	r3, r2
 80014bc:	0028      	movs	r0, r5
 80014be:	0019      	movs	r1, r3
 80014c0:	b005      	add	sp, #20
 80014c2:	bcf0      	pop	{r4, r5, r6, r7}
 80014c4:	46bb      	mov	fp, r7
 80014c6:	46b2      	mov	sl, r6
 80014c8:	46a9      	mov	r9, r5
 80014ca:	46a0      	mov	r8, r4
 80014cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ce:	2400      	movs	r4, #0
 80014d0:	2500      	movs	r5, #0
 80014d2:	4baa      	ldr	r3, [pc, #680]	; (800177c <__aeabi_ddiv+0x378>)
 80014d4:	e7ed      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80014d6:	46ba      	mov	sl, r7
 80014d8:	46a0      	mov	r8, r4
 80014da:	0015      	movs	r5, r2
 80014dc:	9000      	str	r0, [sp, #0]
 80014de:	e7dc      	b.n	800149a <__aeabi_ddiv+0x96>
 80014e0:	4544      	cmp	r4, r8
 80014e2:	d200      	bcs.n	80014e6 <__aeabi_ddiv+0xe2>
 80014e4:	e1c7      	b.n	8001876 <__aeabi_ddiv+0x472>
 80014e6:	d100      	bne.n	80014ea <__aeabi_ddiv+0xe6>
 80014e8:	e1c2      	b.n	8001870 <__aeabi_ddiv+0x46c>
 80014ea:	2301      	movs	r3, #1
 80014ec:	425b      	negs	r3, r3
 80014ee:	469c      	mov	ip, r3
 80014f0:	002e      	movs	r6, r5
 80014f2:	4640      	mov	r0, r8
 80014f4:	2500      	movs	r5, #0
 80014f6:	44e3      	add	fp, ip
 80014f8:	0223      	lsls	r3, r4, #8
 80014fa:	0e14      	lsrs	r4, r2, #24
 80014fc:	431c      	orrs	r4, r3
 80014fe:	0c1b      	lsrs	r3, r3, #16
 8001500:	4699      	mov	r9, r3
 8001502:	0423      	lsls	r3, r4, #16
 8001504:	0c1f      	lsrs	r7, r3, #16
 8001506:	0212      	lsls	r2, r2, #8
 8001508:	4649      	mov	r1, r9
 800150a:	9200      	str	r2, [sp, #0]
 800150c:	9701      	str	r7, [sp, #4]
 800150e:	f7fe fe9d 	bl	800024c <__aeabi_uidivmod>
 8001512:	0002      	movs	r2, r0
 8001514:	437a      	muls	r2, r7
 8001516:	040b      	lsls	r3, r1, #16
 8001518:	0c31      	lsrs	r1, r6, #16
 800151a:	4680      	mov	r8, r0
 800151c:	4319      	orrs	r1, r3
 800151e:	428a      	cmp	r2, r1
 8001520:	d907      	bls.n	8001532 <__aeabi_ddiv+0x12e>
 8001522:	2301      	movs	r3, #1
 8001524:	425b      	negs	r3, r3
 8001526:	469c      	mov	ip, r3
 8001528:	1909      	adds	r1, r1, r4
 800152a:	44e0      	add	r8, ip
 800152c:	428c      	cmp	r4, r1
 800152e:	d800      	bhi.n	8001532 <__aeabi_ddiv+0x12e>
 8001530:	e207      	b.n	8001942 <__aeabi_ddiv+0x53e>
 8001532:	1a88      	subs	r0, r1, r2
 8001534:	4649      	mov	r1, r9
 8001536:	f7fe fe89 	bl	800024c <__aeabi_uidivmod>
 800153a:	0409      	lsls	r1, r1, #16
 800153c:	468c      	mov	ip, r1
 800153e:	0431      	lsls	r1, r6, #16
 8001540:	4666      	mov	r6, ip
 8001542:	9a01      	ldr	r2, [sp, #4]
 8001544:	0c09      	lsrs	r1, r1, #16
 8001546:	4342      	muls	r2, r0
 8001548:	0003      	movs	r3, r0
 800154a:	4331      	orrs	r1, r6
 800154c:	428a      	cmp	r2, r1
 800154e:	d904      	bls.n	800155a <__aeabi_ddiv+0x156>
 8001550:	1909      	adds	r1, r1, r4
 8001552:	3b01      	subs	r3, #1
 8001554:	428c      	cmp	r4, r1
 8001556:	d800      	bhi.n	800155a <__aeabi_ddiv+0x156>
 8001558:	e1ed      	b.n	8001936 <__aeabi_ddiv+0x532>
 800155a:	1a88      	subs	r0, r1, r2
 800155c:	4642      	mov	r2, r8
 800155e:	0412      	lsls	r2, r2, #16
 8001560:	431a      	orrs	r2, r3
 8001562:	4690      	mov	r8, r2
 8001564:	4641      	mov	r1, r8
 8001566:	9b00      	ldr	r3, [sp, #0]
 8001568:	040e      	lsls	r6, r1, #16
 800156a:	0c1b      	lsrs	r3, r3, #16
 800156c:	001f      	movs	r7, r3
 800156e:	9302      	str	r3, [sp, #8]
 8001570:	9b00      	ldr	r3, [sp, #0]
 8001572:	0c36      	lsrs	r6, r6, #16
 8001574:	041b      	lsls	r3, r3, #16
 8001576:	0c19      	lsrs	r1, r3, #16
 8001578:	000b      	movs	r3, r1
 800157a:	4373      	muls	r3, r6
 800157c:	0c12      	lsrs	r2, r2, #16
 800157e:	437e      	muls	r6, r7
 8001580:	9103      	str	r1, [sp, #12]
 8001582:	4351      	muls	r1, r2
 8001584:	437a      	muls	r2, r7
 8001586:	0c1f      	lsrs	r7, r3, #16
 8001588:	46bc      	mov	ip, r7
 800158a:	1876      	adds	r6, r6, r1
 800158c:	4466      	add	r6, ip
 800158e:	42b1      	cmp	r1, r6
 8001590:	d903      	bls.n	800159a <__aeabi_ddiv+0x196>
 8001592:	2180      	movs	r1, #128	; 0x80
 8001594:	0249      	lsls	r1, r1, #9
 8001596:	468c      	mov	ip, r1
 8001598:	4462      	add	r2, ip
 800159a:	0c31      	lsrs	r1, r6, #16
 800159c:	188a      	adds	r2, r1, r2
 800159e:	0431      	lsls	r1, r6, #16
 80015a0:	041e      	lsls	r6, r3, #16
 80015a2:	0c36      	lsrs	r6, r6, #16
 80015a4:	198e      	adds	r6, r1, r6
 80015a6:	4290      	cmp	r0, r2
 80015a8:	d302      	bcc.n	80015b0 <__aeabi_ddiv+0x1ac>
 80015aa:	d112      	bne.n	80015d2 <__aeabi_ddiv+0x1ce>
 80015ac:	42b5      	cmp	r5, r6
 80015ae:	d210      	bcs.n	80015d2 <__aeabi_ddiv+0x1ce>
 80015b0:	4643      	mov	r3, r8
 80015b2:	1e59      	subs	r1, r3, #1
 80015b4:	9b00      	ldr	r3, [sp, #0]
 80015b6:	469c      	mov	ip, r3
 80015b8:	4465      	add	r5, ip
 80015ba:	001f      	movs	r7, r3
 80015bc:	429d      	cmp	r5, r3
 80015be:	419b      	sbcs	r3, r3
 80015c0:	425b      	negs	r3, r3
 80015c2:	191b      	adds	r3, r3, r4
 80015c4:	18c0      	adds	r0, r0, r3
 80015c6:	4284      	cmp	r4, r0
 80015c8:	d200      	bcs.n	80015cc <__aeabi_ddiv+0x1c8>
 80015ca:	e1a0      	b.n	800190e <__aeabi_ddiv+0x50a>
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x1cc>
 80015ce:	e19b      	b.n	8001908 <__aeabi_ddiv+0x504>
 80015d0:	4688      	mov	r8, r1
 80015d2:	1bae      	subs	r6, r5, r6
 80015d4:	42b5      	cmp	r5, r6
 80015d6:	41ad      	sbcs	r5, r5
 80015d8:	1a80      	subs	r0, r0, r2
 80015da:	426d      	negs	r5, r5
 80015dc:	1b40      	subs	r0, r0, r5
 80015de:	4284      	cmp	r4, r0
 80015e0:	d100      	bne.n	80015e4 <__aeabi_ddiv+0x1e0>
 80015e2:	e1d5      	b.n	8001990 <__aeabi_ddiv+0x58c>
 80015e4:	4649      	mov	r1, r9
 80015e6:	f7fe fe31 	bl	800024c <__aeabi_uidivmod>
 80015ea:	9a01      	ldr	r2, [sp, #4]
 80015ec:	040b      	lsls	r3, r1, #16
 80015ee:	4342      	muls	r2, r0
 80015f0:	0c31      	lsrs	r1, r6, #16
 80015f2:	0005      	movs	r5, r0
 80015f4:	4319      	orrs	r1, r3
 80015f6:	428a      	cmp	r2, r1
 80015f8:	d900      	bls.n	80015fc <__aeabi_ddiv+0x1f8>
 80015fa:	e16c      	b.n	80018d6 <__aeabi_ddiv+0x4d2>
 80015fc:	1a88      	subs	r0, r1, r2
 80015fe:	4649      	mov	r1, r9
 8001600:	f7fe fe24 	bl	800024c <__aeabi_uidivmod>
 8001604:	9a01      	ldr	r2, [sp, #4]
 8001606:	0436      	lsls	r6, r6, #16
 8001608:	4342      	muls	r2, r0
 800160a:	0409      	lsls	r1, r1, #16
 800160c:	0c36      	lsrs	r6, r6, #16
 800160e:	0003      	movs	r3, r0
 8001610:	430e      	orrs	r6, r1
 8001612:	42b2      	cmp	r2, r6
 8001614:	d900      	bls.n	8001618 <__aeabi_ddiv+0x214>
 8001616:	e153      	b.n	80018c0 <__aeabi_ddiv+0x4bc>
 8001618:	9803      	ldr	r0, [sp, #12]
 800161a:	1ab6      	subs	r6, r6, r2
 800161c:	0002      	movs	r2, r0
 800161e:	042d      	lsls	r5, r5, #16
 8001620:	431d      	orrs	r5, r3
 8001622:	9f02      	ldr	r7, [sp, #8]
 8001624:	042b      	lsls	r3, r5, #16
 8001626:	0c1b      	lsrs	r3, r3, #16
 8001628:	435a      	muls	r2, r3
 800162a:	437b      	muls	r3, r7
 800162c:	469c      	mov	ip, r3
 800162e:	0c29      	lsrs	r1, r5, #16
 8001630:	4348      	muls	r0, r1
 8001632:	0c13      	lsrs	r3, r2, #16
 8001634:	4484      	add	ip, r0
 8001636:	4463      	add	r3, ip
 8001638:	4379      	muls	r1, r7
 800163a:	4298      	cmp	r0, r3
 800163c:	d903      	bls.n	8001646 <__aeabi_ddiv+0x242>
 800163e:	2080      	movs	r0, #128	; 0x80
 8001640:	0240      	lsls	r0, r0, #9
 8001642:	4684      	mov	ip, r0
 8001644:	4461      	add	r1, ip
 8001646:	0c18      	lsrs	r0, r3, #16
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	041b      	lsls	r3, r3, #16
 800164c:	0c12      	lsrs	r2, r2, #16
 800164e:	1841      	adds	r1, r0, r1
 8001650:	189b      	adds	r3, r3, r2
 8001652:	428e      	cmp	r6, r1
 8001654:	d200      	bcs.n	8001658 <__aeabi_ddiv+0x254>
 8001656:	e0ff      	b.n	8001858 <__aeabi_ddiv+0x454>
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x258>
 800165a:	e0fa      	b.n	8001852 <__aeabi_ddiv+0x44e>
 800165c:	2301      	movs	r3, #1
 800165e:	431d      	orrs	r5, r3
 8001660:	4a49      	ldr	r2, [pc, #292]	; (8001788 <__aeabi_ddiv+0x384>)
 8001662:	445a      	add	r2, fp
 8001664:	2a00      	cmp	r2, #0
 8001666:	dc00      	bgt.n	800166a <__aeabi_ddiv+0x266>
 8001668:	e0aa      	b.n	80017c0 <__aeabi_ddiv+0x3bc>
 800166a:	076b      	lsls	r3, r5, #29
 800166c:	d000      	beq.n	8001670 <__aeabi_ddiv+0x26c>
 800166e:	e13d      	b.n	80018ec <__aeabi_ddiv+0x4e8>
 8001670:	08ed      	lsrs	r5, r5, #3
 8001672:	4643      	mov	r3, r8
 8001674:	01db      	lsls	r3, r3, #7
 8001676:	d506      	bpl.n	8001686 <__aeabi_ddiv+0x282>
 8001678:	4642      	mov	r2, r8
 800167a:	4b44      	ldr	r3, [pc, #272]	; (800178c <__aeabi_ddiv+0x388>)
 800167c:	401a      	ands	r2, r3
 800167e:	4690      	mov	r8, r2
 8001680:	2280      	movs	r2, #128	; 0x80
 8001682:	00d2      	lsls	r2, r2, #3
 8001684:	445a      	add	r2, fp
 8001686:	4b42      	ldr	r3, [pc, #264]	; (8001790 <__aeabi_ddiv+0x38c>)
 8001688:	429a      	cmp	r2, r3
 800168a:	dd00      	ble.n	800168e <__aeabi_ddiv+0x28a>
 800168c:	e71f      	b.n	80014ce <__aeabi_ddiv+0xca>
 800168e:	4643      	mov	r3, r8
 8001690:	075b      	lsls	r3, r3, #29
 8001692:	431d      	orrs	r5, r3
 8001694:	4643      	mov	r3, r8
 8001696:	0552      	lsls	r2, r2, #21
 8001698:	025c      	lsls	r4, r3, #9
 800169a:	0b24      	lsrs	r4, r4, #12
 800169c:	0d53      	lsrs	r3, r2, #21
 800169e:	e708      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80016a0:	4652      	mov	r2, sl
 80016a2:	4322      	orrs	r2, r4
 80016a4:	d100      	bne.n	80016a8 <__aeabi_ddiv+0x2a4>
 80016a6:	e07b      	b.n	80017a0 <__aeabi_ddiv+0x39c>
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d100      	bne.n	80016ae <__aeabi_ddiv+0x2aa>
 80016ac:	e0fa      	b.n	80018a4 <__aeabi_ddiv+0x4a0>
 80016ae:	0020      	movs	r0, r4
 80016b0:	f001 fa5c 	bl	8002b6c <__clzsi2>
 80016b4:	0002      	movs	r2, r0
 80016b6:	3a0b      	subs	r2, #11
 80016b8:	231d      	movs	r3, #29
 80016ba:	0001      	movs	r1, r0
 80016bc:	1a9b      	subs	r3, r3, r2
 80016be:	4652      	mov	r2, sl
 80016c0:	3908      	subs	r1, #8
 80016c2:	40da      	lsrs	r2, r3
 80016c4:	408c      	lsls	r4, r1
 80016c6:	4314      	orrs	r4, r2
 80016c8:	4652      	mov	r2, sl
 80016ca:	408a      	lsls	r2, r1
 80016cc:	4b31      	ldr	r3, [pc, #196]	; (8001794 <__aeabi_ddiv+0x390>)
 80016ce:	4458      	add	r0, fp
 80016d0:	469b      	mov	fp, r3
 80016d2:	4483      	add	fp, r0
 80016d4:	2000      	movs	r0, #0
 80016d6:	e6d5      	b.n	8001484 <__aeabi_ddiv+0x80>
 80016d8:	464b      	mov	r3, r9
 80016da:	4323      	orrs	r3, r4
 80016dc:	4698      	mov	r8, r3
 80016de:	d044      	beq.n	800176a <__aeabi_ddiv+0x366>
 80016e0:	2c00      	cmp	r4, #0
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0x2e2>
 80016e4:	e0ce      	b.n	8001884 <__aeabi_ddiv+0x480>
 80016e6:	0020      	movs	r0, r4
 80016e8:	f001 fa40 	bl	8002b6c <__clzsi2>
 80016ec:	0001      	movs	r1, r0
 80016ee:	0002      	movs	r2, r0
 80016f0:	390b      	subs	r1, #11
 80016f2:	231d      	movs	r3, #29
 80016f4:	1a5b      	subs	r3, r3, r1
 80016f6:	4649      	mov	r1, r9
 80016f8:	0010      	movs	r0, r2
 80016fa:	40d9      	lsrs	r1, r3
 80016fc:	3808      	subs	r0, #8
 80016fe:	4084      	lsls	r4, r0
 8001700:	000b      	movs	r3, r1
 8001702:	464d      	mov	r5, r9
 8001704:	4323      	orrs	r3, r4
 8001706:	4698      	mov	r8, r3
 8001708:	4085      	lsls	r5, r0
 800170a:	4823      	ldr	r0, [pc, #140]	; (8001798 <__aeabi_ddiv+0x394>)
 800170c:	1a83      	subs	r3, r0, r2
 800170e:	469b      	mov	fp, r3
 8001710:	2300      	movs	r3, #0
 8001712:	4699      	mov	r9, r3
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	e69a      	b.n	800144e <__aeabi_ddiv+0x4a>
 8001718:	464b      	mov	r3, r9
 800171a:	4323      	orrs	r3, r4
 800171c:	4698      	mov	r8, r3
 800171e:	d11d      	bne.n	800175c <__aeabi_ddiv+0x358>
 8001720:	2308      	movs	r3, #8
 8001722:	4699      	mov	r9, r3
 8001724:	3b06      	subs	r3, #6
 8001726:	2500      	movs	r5, #0
 8001728:	4683      	mov	fp, r0
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	e68f      	b.n	800144e <__aeabi_ddiv+0x4a>
 800172e:	4652      	mov	r2, sl
 8001730:	4322      	orrs	r2, r4
 8001732:	d109      	bne.n	8001748 <__aeabi_ddiv+0x344>
 8001734:	2302      	movs	r3, #2
 8001736:	4649      	mov	r1, r9
 8001738:	4319      	orrs	r1, r3
 800173a:	4b18      	ldr	r3, [pc, #96]	; (800179c <__aeabi_ddiv+0x398>)
 800173c:	4689      	mov	r9, r1
 800173e:	469c      	mov	ip, r3
 8001740:	2400      	movs	r4, #0
 8001742:	2002      	movs	r0, #2
 8001744:	44e3      	add	fp, ip
 8001746:	e69d      	b.n	8001484 <__aeabi_ddiv+0x80>
 8001748:	2303      	movs	r3, #3
 800174a:	464a      	mov	r2, r9
 800174c:	431a      	orrs	r2, r3
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <__aeabi_ddiv+0x398>)
 8001750:	4691      	mov	r9, r2
 8001752:	469c      	mov	ip, r3
 8001754:	4652      	mov	r2, sl
 8001756:	2003      	movs	r0, #3
 8001758:	44e3      	add	fp, ip
 800175a:	e693      	b.n	8001484 <__aeabi_ddiv+0x80>
 800175c:	230c      	movs	r3, #12
 800175e:	4699      	mov	r9, r3
 8001760:	3b09      	subs	r3, #9
 8001762:	46a0      	mov	r8, r4
 8001764:	4683      	mov	fp, r0
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	e671      	b.n	800144e <__aeabi_ddiv+0x4a>
 800176a:	2304      	movs	r3, #4
 800176c:	4699      	mov	r9, r3
 800176e:	2300      	movs	r3, #0
 8001770:	469b      	mov	fp, r3
 8001772:	3301      	adds	r3, #1
 8001774:	2500      	movs	r5, #0
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	e669      	b.n	800144e <__aeabi_ddiv+0x4a>
 800177a:	46c0      	nop			; (mov r8, r8)
 800177c:	000007ff 	.word	0x000007ff
 8001780:	fffffc01 	.word	0xfffffc01
 8001784:	08013044 	.word	0x08013044
 8001788:	000003ff 	.word	0x000003ff
 800178c:	feffffff 	.word	0xfeffffff
 8001790:	000007fe 	.word	0x000007fe
 8001794:	000003f3 	.word	0x000003f3
 8001798:	fffffc0d 	.word	0xfffffc0d
 800179c:	fffff801 	.word	0xfffff801
 80017a0:	4649      	mov	r1, r9
 80017a2:	2301      	movs	r3, #1
 80017a4:	4319      	orrs	r1, r3
 80017a6:	4689      	mov	r9, r1
 80017a8:	2400      	movs	r4, #0
 80017aa:	2001      	movs	r0, #1
 80017ac:	e66a      	b.n	8001484 <__aeabi_ddiv+0x80>
 80017ae:	2300      	movs	r3, #0
 80017b0:	2480      	movs	r4, #128	; 0x80
 80017b2:	469a      	mov	sl, r3
 80017b4:	2500      	movs	r5, #0
 80017b6:	4b8a      	ldr	r3, [pc, #552]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 80017b8:	0324      	lsls	r4, r4, #12
 80017ba:	e67a      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80017bc:	2501      	movs	r5, #1
 80017be:	426d      	negs	r5, r5
 80017c0:	2301      	movs	r3, #1
 80017c2:	1a9b      	subs	r3, r3, r2
 80017c4:	2b38      	cmp	r3, #56	; 0x38
 80017c6:	dd00      	ble.n	80017ca <__aeabi_ddiv+0x3c6>
 80017c8:	e670      	b.n	80014ac <__aeabi_ddiv+0xa8>
 80017ca:	2b1f      	cmp	r3, #31
 80017cc:	dc00      	bgt.n	80017d0 <__aeabi_ddiv+0x3cc>
 80017ce:	e0bf      	b.n	8001950 <__aeabi_ddiv+0x54c>
 80017d0:	211f      	movs	r1, #31
 80017d2:	4249      	negs	r1, r1
 80017d4:	1a8a      	subs	r2, r1, r2
 80017d6:	4641      	mov	r1, r8
 80017d8:	40d1      	lsrs	r1, r2
 80017da:	000a      	movs	r2, r1
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d004      	beq.n	80017ea <__aeabi_ddiv+0x3e6>
 80017e0:	4641      	mov	r1, r8
 80017e2:	4b80      	ldr	r3, [pc, #512]	; (80019e4 <__aeabi_ddiv+0x5e0>)
 80017e4:	445b      	add	r3, fp
 80017e6:	4099      	lsls	r1, r3
 80017e8:	430d      	orrs	r5, r1
 80017ea:	1e6b      	subs	r3, r5, #1
 80017ec:	419d      	sbcs	r5, r3
 80017ee:	2307      	movs	r3, #7
 80017f0:	432a      	orrs	r2, r5
 80017f2:	001d      	movs	r5, r3
 80017f4:	2400      	movs	r4, #0
 80017f6:	4015      	ands	r5, r2
 80017f8:	4213      	tst	r3, r2
 80017fa:	d100      	bne.n	80017fe <__aeabi_ddiv+0x3fa>
 80017fc:	e0d4      	b.n	80019a8 <__aeabi_ddiv+0x5a4>
 80017fe:	210f      	movs	r1, #15
 8001800:	2300      	movs	r3, #0
 8001802:	4011      	ands	r1, r2
 8001804:	2904      	cmp	r1, #4
 8001806:	d100      	bne.n	800180a <__aeabi_ddiv+0x406>
 8001808:	e0cb      	b.n	80019a2 <__aeabi_ddiv+0x59e>
 800180a:	1d11      	adds	r1, r2, #4
 800180c:	4291      	cmp	r1, r2
 800180e:	4192      	sbcs	r2, r2
 8001810:	4252      	negs	r2, r2
 8001812:	189b      	adds	r3, r3, r2
 8001814:	000a      	movs	r2, r1
 8001816:	0219      	lsls	r1, r3, #8
 8001818:	d400      	bmi.n	800181c <__aeabi_ddiv+0x418>
 800181a:	e0c2      	b.n	80019a2 <__aeabi_ddiv+0x59e>
 800181c:	2301      	movs	r3, #1
 800181e:	2400      	movs	r4, #0
 8001820:	2500      	movs	r5, #0
 8001822:	e646      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	4641      	mov	r1, r8
 8001828:	031b      	lsls	r3, r3, #12
 800182a:	4219      	tst	r1, r3
 800182c:	d008      	beq.n	8001840 <__aeabi_ddiv+0x43c>
 800182e:	421c      	tst	r4, r3
 8001830:	d106      	bne.n	8001840 <__aeabi_ddiv+0x43c>
 8001832:	431c      	orrs	r4, r3
 8001834:	0324      	lsls	r4, r4, #12
 8001836:	46ba      	mov	sl, r7
 8001838:	0015      	movs	r5, r2
 800183a:	4b69      	ldr	r3, [pc, #420]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 800183c:	0b24      	lsrs	r4, r4, #12
 800183e:	e638      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001840:	2480      	movs	r4, #128	; 0x80
 8001842:	4643      	mov	r3, r8
 8001844:	0324      	lsls	r4, r4, #12
 8001846:	431c      	orrs	r4, r3
 8001848:	0324      	lsls	r4, r4, #12
 800184a:	46b2      	mov	sl, r6
 800184c:	4b64      	ldr	r3, [pc, #400]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 800184e:	0b24      	lsrs	r4, r4, #12
 8001850:	e62f      	b.n	80014b2 <__aeabi_ddiv+0xae>
 8001852:	2b00      	cmp	r3, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_ddiv+0x454>
 8001856:	e703      	b.n	8001660 <__aeabi_ddiv+0x25c>
 8001858:	19a6      	adds	r6, r4, r6
 800185a:	1e68      	subs	r0, r5, #1
 800185c:	42a6      	cmp	r6, r4
 800185e:	d200      	bcs.n	8001862 <__aeabi_ddiv+0x45e>
 8001860:	e08d      	b.n	800197e <__aeabi_ddiv+0x57a>
 8001862:	428e      	cmp	r6, r1
 8001864:	d200      	bcs.n	8001868 <__aeabi_ddiv+0x464>
 8001866:	e0a3      	b.n	80019b0 <__aeabi_ddiv+0x5ac>
 8001868:	d100      	bne.n	800186c <__aeabi_ddiv+0x468>
 800186a:	e0b3      	b.n	80019d4 <__aeabi_ddiv+0x5d0>
 800186c:	0005      	movs	r5, r0
 800186e:	e6f5      	b.n	800165c <__aeabi_ddiv+0x258>
 8001870:	42aa      	cmp	r2, r5
 8001872:	d900      	bls.n	8001876 <__aeabi_ddiv+0x472>
 8001874:	e639      	b.n	80014ea <__aeabi_ddiv+0xe6>
 8001876:	4643      	mov	r3, r8
 8001878:	07de      	lsls	r6, r3, #31
 800187a:	0858      	lsrs	r0, r3, #1
 800187c:	086b      	lsrs	r3, r5, #1
 800187e:	431e      	orrs	r6, r3
 8001880:	07ed      	lsls	r5, r5, #31
 8001882:	e639      	b.n	80014f8 <__aeabi_ddiv+0xf4>
 8001884:	4648      	mov	r0, r9
 8001886:	f001 f971 	bl	8002b6c <__clzsi2>
 800188a:	0001      	movs	r1, r0
 800188c:	0002      	movs	r2, r0
 800188e:	3115      	adds	r1, #21
 8001890:	3220      	adds	r2, #32
 8001892:	291c      	cmp	r1, #28
 8001894:	dc00      	bgt.n	8001898 <__aeabi_ddiv+0x494>
 8001896:	e72c      	b.n	80016f2 <__aeabi_ddiv+0x2ee>
 8001898:	464b      	mov	r3, r9
 800189a:	3808      	subs	r0, #8
 800189c:	4083      	lsls	r3, r0
 800189e:	2500      	movs	r5, #0
 80018a0:	4698      	mov	r8, r3
 80018a2:	e732      	b.n	800170a <__aeabi_ddiv+0x306>
 80018a4:	f001 f962 	bl	8002b6c <__clzsi2>
 80018a8:	0003      	movs	r3, r0
 80018aa:	001a      	movs	r2, r3
 80018ac:	3215      	adds	r2, #21
 80018ae:	3020      	adds	r0, #32
 80018b0:	2a1c      	cmp	r2, #28
 80018b2:	dc00      	bgt.n	80018b6 <__aeabi_ddiv+0x4b2>
 80018b4:	e700      	b.n	80016b8 <__aeabi_ddiv+0x2b4>
 80018b6:	4654      	mov	r4, sl
 80018b8:	3b08      	subs	r3, #8
 80018ba:	2200      	movs	r2, #0
 80018bc:	409c      	lsls	r4, r3
 80018be:	e705      	b.n	80016cc <__aeabi_ddiv+0x2c8>
 80018c0:	1936      	adds	r6, r6, r4
 80018c2:	3b01      	subs	r3, #1
 80018c4:	42b4      	cmp	r4, r6
 80018c6:	d900      	bls.n	80018ca <__aeabi_ddiv+0x4c6>
 80018c8:	e6a6      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018ca:	42b2      	cmp	r2, r6
 80018cc:	d800      	bhi.n	80018d0 <__aeabi_ddiv+0x4cc>
 80018ce:	e6a3      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018d0:	1e83      	subs	r3, r0, #2
 80018d2:	1936      	adds	r6, r6, r4
 80018d4:	e6a0      	b.n	8001618 <__aeabi_ddiv+0x214>
 80018d6:	1909      	adds	r1, r1, r4
 80018d8:	3d01      	subs	r5, #1
 80018da:	428c      	cmp	r4, r1
 80018dc:	d900      	bls.n	80018e0 <__aeabi_ddiv+0x4dc>
 80018de:	e68d      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018e0:	428a      	cmp	r2, r1
 80018e2:	d800      	bhi.n	80018e6 <__aeabi_ddiv+0x4e2>
 80018e4:	e68a      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018e6:	1e85      	subs	r5, r0, #2
 80018e8:	1909      	adds	r1, r1, r4
 80018ea:	e687      	b.n	80015fc <__aeabi_ddiv+0x1f8>
 80018ec:	230f      	movs	r3, #15
 80018ee:	402b      	ands	r3, r5
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d100      	bne.n	80018f6 <__aeabi_ddiv+0x4f2>
 80018f4:	e6bc      	b.n	8001670 <__aeabi_ddiv+0x26c>
 80018f6:	2305      	movs	r3, #5
 80018f8:	425b      	negs	r3, r3
 80018fa:	42ab      	cmp	r3, r5
 80018fc:	419b      	sbcs	r3, r3
 80018fe:	3504      	adds	r5, #4
 8001900:	425b      	negs	r3, r3
 8001902:	08ed      	lsrs	r5, r5, #3
 8001904:	4498      	add	r8, r3
 8001906:	e6b4      	b.n	8001672 <__aeabi_ddiv+0x26e>
 8001908:	42af      	cmp	r7, r5
 800190a:	d900      	bls.n	800190e <__aeabi_ddiv+0x50a>
 800190c:	e660      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 800190e:	4282      	cmp	r2, r0
 8001910:	d804      	bhi.n	800191c <__aeabi_ddiv+0x518>
 8001912:	d000      	beq.n	8001916 <__aeabi_ddiv+0x512>
 8001914:	e65c      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 8001916:	42ae      	cmp	r6, r5
 8001918:	d800      	bhi.n	800191c <__aeabi_ddiv+0x518>
 800191a:	e659      	b.n	80015d0 <__aeabi_ddiv+0x1cc>
 800191c:	2302      	movs	r3, #2
 800191e:	425b      	negs	r3, r3
 8001920:	469c      	mov	ip, r3
 8001922:	9b00      	ldr	r3, [sp, #0]
 8001924:	44e0      	add	r8, ip
 8001926:	469c      	mov	ip, r3
 8001928:	4465      	add	r5, ip
 800192a:	429d      	cmp	r5, r3
 800192c:	419b      	sbcs	r3, r3
 800192e:	425b      	negs	r3, r3
 8001930:	191b      	adds	r3, r3, r4
 8001932:	18c0      	adds	r0, r0, r3
 8001934:	e64d      	b.n	80015d2 <__aeabi_ddiv+0x1ce>
 8001936:	428a      	cmp	r2, r1
 8001938:	d800      	bhi.n	800193c <__aeabi_ddiv+0x538>
 800193a:	e60e      	b.n	800155a <__aeabi_ddiv+0x156>
 800193c:	1e83      	subs	r3, r0, #2
 800193e:	1909      	adds	r1, r1, r4
 8001940:	e60b      	b.n	800155a <__aeabi_ddiv+0x156>
 8001942:	428a      	cmp	r2, r1
 8001944:	d800      	bhi.n	8001948 <__aeabi_ddiv+0x544>
 8001946:	e5f4      	b.n	8001532 <__aeabi_ddiv+0x12e>
 8001948:	1e83      	subs	r3, r0, #2
 800194a:	4698      	mov	r8, r3
 800194c:	1909      	adds	r1, r1, r4
 800194e:	e5f0      	b.n	8001532 <__aeabi_ddiv+0x12e>
 8001950:	4925      	ldr	r1, [pc, #148]	; (80019e8 <__aeabi_ddiv+0x5e4>)
 8001952:	0028      	movs	r0, r5
 8001954:	4459      	add	r1, fp
 8001956:	408d      	lsls	r5, r1
 8001958:	4642      	mov	r2, r8
 800195a:	408a      	lsls	r2, r1
 800195c:	1e69      	subs	r1, r5, #1
 800195e:	418d      	sbcs	r5, r1
 8001960:	4641      	mov	r1, r8
 8001962:	40d8      	lsrs	r0, r3
 8001964:	40d9      	lsrs	r1, r3
 8001966:	4302      	orrs	r2, r0
 8001968:	432a      	orrs	r2, r5
 800196a:	000b      	movs	r3, r1
 800196c:	0751      	lsls	r1, r2, #29
 800196e:	d100      	bne.n	8001972 <__aeabi_ddiv+0x56e>
 8001970:	e751      	b.n	8001816 <__aeabi_ddiv+0x412>
 8001972:	210f      	movs	r1, #15
 8001974:	4011      	ands	r1, r2
 8001976:	2904      	cmp	r1, #4
 8001978:	d000      	beq.n	800197c <__aeabi_ddiv+0x578>
 800197a:	e746      	b.n	800180a <__aeabi_ddiv+0x406>
 800197c:	e74b      	b.n	8001816 <__aeabi_ddiv+0x412>
 800197e:	0005      	movs	r5, r0
 8001980:	428e      	cmp	r6, r1
 8001982:	d000      	beq.n	8001986 <__aeabi_ddiv+0x582>
 8001984:	e66a      	b.n	800165c <__aeabi_ddiv+0x258>
 8001986:	9a00      	ldr	r2, [sp, #0]
 8001988:	4293      	cmp	r3, r2
 800198a:	d000      	beq.n	800198e <__aeabi_ddiv+0x58a>
 800198c:	e666      	b.n	800165c <__aeabi_ddiv+0x258>
 800198e:	e667      	b.n	8001660 <__aeabi_ddiv+0x25c>
 8001990:	4a16      	ldr	r2, [pc, #88]	; (80019ec <__aeabi_ddiv+0x5e8>)
 8001992:	445a      	add	r2, fp
 8001994:	2a00      	cmp	r2, #0
 8001996:	dc00      	bgt.n	800199a <__aeabi_ddiv+0x596>
 8001998:	e710      	b.n	80017bc <__aeabi_ddiv+0x3b8>
 800199a:	2301      	movs	r3, #1
 800199c:	2500      	movs	r5, #0
 800199e:	4498      	add	r8, r3
 80019a0:	e667      	b.n	8001672 <__aeabi_ddiv+0x26e>
 80019a2:	075d      	lsls	r5, r3, #29
 80019a4:	025b      	lsls	r3, r3, #9
 80019a6:	0b1c      	lsrs	r4, r3, #12
 80019a8:	08d2      	lsrs	r2, r2, #3
 80019aa:	2300      	movs	r3, #0
 80019ac:	4315      	orrs	r5, r2
 80019ae:	e580      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80019b0:	9800      	ldr	r0, [sp, #0]
 80019b2:	3d02      	subs	r5, #2
 80019b4:	0042      	lsls	r2, r0, #1
 80019b6:	4282      	cmp	r2, r0
 80019b8:	41bf      	sbcs	r7, r7
 80019ba:	427f      	negs	r7, r7
 80019bc:	193c      	adds	r4, r7, r4
 80019be:	1936      	adds	r6, r6, r4
 80019c0:	9200      	str	r2, [sp, #0]
 80019c2:	e7dd      	b.n	8001980 <__aeabi_ddiv+0x57c>
 80019c4:	2480      	movs	r4, #128	; 0x80
 80019c6:	4643      	mov	r3, r8
 80019c8:	0324      	lsls	r4, r4, #12
 80019ca:	431c      	orrs	r4, r3
 80019cc:	0324      	lsls	r4, r4, #12
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <__aeabi_ddiv+0x5dc>)
 80019d0:	0b24      	lsrs	r4, r4, #12
 80019d2:	e56e      	b.n	80014b2 <__aeabi_ddiv+0xae>
 80019d4:	9a00      	ldr	r2, [sp, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d3ea      	bcc.n	80019b0 <__aeabi_ddiv+0x5ac>
 80019da:	0005      	movs	r5, r0
 80019dc:	e7d3      	b.n	8001986 <__aeabi_ddiv+0x582>
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	000007ff 	.word	0x000007ff
 80019e4:	0000043e 	.word	0x0000043e
 80019e8:	0000041e 	.word	0x0000041e
 80019ec:	000003ff 	.word	0x000003ff

080019f0 <__eqdf2>:
 80019f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f2:	464e      	mov	r6, r9
 80019f4:	4645      	mov	r5, r8
 80019f6:	46de      	mov	lr, fp
 80019f8:	4657      	mov	r7, sl
 80019fa:	4690      	mov	r8, r2
 80019fc:	b5e0      	push	{r5, r6, r7, lr}
 80019fe:	0017      	movs	r7, r2
 8001a00:	031a      	lsls	r2, r3, #12
 8001a02:	0b12      	lsrs	r2, r2, #12
 8001a04:	0005      	movs	r5, r0
 8001a06:	4684      	mov	ip, r0
 8001a08:	4819      	ldr	r0, [pc, #100]	; (8001a70 <__eqdf2+0x80>)
 8001a0a:	030e      	lsls	r6, r1, #12
 8001a0c:	004c      	lsls	r4, r1, #1
 8001a0e:	4691      	mov	r9, r2
 8001a10:	005a      	lsls	r2, r3, #1
 8001a12:	0fdb      	lsrs	r3, r3, #31
 8001a14:	469b      	mov	fp, r3
 8001a16:	0b36      	lsrs	r6, r6, #12
 8001a18:	0d64      	lsrs	r4, r4, #21
 8001a1a:	0fc9      	lsrs	r1, r1, #31
 8001a1c:	0d52      	lsrs	r2, r2, #21
 8001a1e:	4284      	cmp	r4, r0
 8001a20:	d019      	beq.n	8001a56 <__eqdf2+0x66>
 8001a22:	4282      	cmp	r2, r0
 8001a24:	d010      	beq.n	8001a48 <__eqdf2+0x58>
 8001a26:	2001      	movs	r0, #1
 8001a28:	4294      	cmp	r4, r2
 8001a2a:	d10e      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a2c:	454e      	cmp	r6, r9
 8001a2e:	d10c      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a30:	2001      	movs	r0, #1
 8001a32:	45c4      	cmp	ip, r8
 8001a34:	d109      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a36:	4559      	cmp	r1, fp
 8001a38:	d017      	beq.n	8001a6a <__eqdf2+0x7a>
 8001a3a:	2c00      	cmp	r4, #0
 8001a3c:	d105      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a3e:	0030      	movs	r0, r6
 8001a40:	4328      	orrs	r0, r5
 8001a42:	1e43      	subs	r3, r0, #1
 8001a44:	4198      	sbcs	r0, r3
 8001a46:	e000      	b.n	8001a4a <__eqdf2+0x5a>
 8001a48:	2001      	movs	r0, #1
 8001a4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001a4c:	46bb      	mov	fp, r7
 8001a4e:	46b2      	mov	sl, r6
 8001a50:	46a9      	mov	r9, r5
 8001a52:	46a0      	mov	r8, r4
 8001a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a56:	0033      	movs	r3, r6
 8001a58:	2001      	movs	r0, #1
 8001a5a:	432b      	orrs	r3, r5
 8001a5c:	d1f5      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a5e:	42a2      	cmp	r2, r4
 8001a60:	d1f3      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a62:	464b      	mov	r3, r9
 8001a64:	433b      	orrs	r3, r7
 8001a66:	d1f0      	bne.n	8001a4a <__eqdf2+0x5a>
 8001a68:	e7e2      	b.n	8001a30 <__eqdf2+0x40>
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	e7ed      	b.n	8001a4a <__eqdf2+0x5a>
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	000007ff 	.word	0x000007ff

08001a74 <__gedf2>:
 8001a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a76:	4647      	mov	r7, r8
 8001a78:	46ce      	mov	lr, r9
 8001a7a:	0004      	movs	r4, r0
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	0016      	movs	r6, r2
 8001a80:	031b      	lsls	r3, r3, #12
 8001a82:	0b1b      	lsrs	r3, r3, #12
 8001a84:	4d2d      	ldr	r5, [pc, #180]	; (8001b3c <__gedf2+0xc8>)
 8001a86:	004a      	lsls	r2, r1, #1
 8001a88:	4699      	mov	r9, r3
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	0043      	lsls	r3, r0, #1
 8001a8e:	030f      	lsls	r7, r1, #12
 8001a90:	46a4      	mov	ip, r4
 8001a92:	46b0      	mov	r8, r6
 8001a94:	0b3f      	lsrs	r7, r7, #12
 8001a96:	0d52      	lsrs	r2, r2, #21
 8001a98:	0fc9      	lsrs	r1, r1, #31
 8001a9a:	0d5b      	lsrs	r3, r3, #21
 8001a9c:	0fc0      	lsrs	r0, r0, #31
 8001a9e:	42aa      	cmp	r2, r5
 8001aa0:	d021      	beq.n	8001ae6 <__gedf2+0x72>
 8001aa2:	42ab      	cmp	r3, r5
 8001aa4:	d013      	beq.n	8001ace <__gedf2+0x5a>
 8001aa6:	2a00      	cmp	r2, #0
 8001aa8:	d122      	bne.n	8001af0 <__gedf2+0x7c>
 8001aaa:	433c      	orrs	r4, r7
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d102      	bne.n	8001ab6 <__gedf2+0x42>
 8001ab0:	464d      	mov	r5, r9
 8001ab2:	432e      	orrs	r6, r5
 8001ab4:	d022      	beq.n	8001afc <__gedf2+0x88>
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	d010      	beq.n	8001adc <__gedf2+0x68>
 8001aba:	4281      	cmp	r1, r0
 8001abc:	d022      	beq.n	8001b04 <__gedf2+0x90>
 8001abe:	2002      	movs	r0, #2
 8001ac0:	3901      	subs	r1, #1
 8001ac2:	4008      	ands	r0, r1
 8001ac4:	3801      	subs	r0, #1
 8001ac6:	bcc0      	pop	{r6, r7}
 8001ac8:	46b9      	mov	r9, r7
 8001aca:	46b0      	mov	r8, r6
 8001acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ace:	464d      	mov	r5, r9
 8001ad0:	432e      	orrs	r6, r5
 8001ad2:	d129      	bne.n	8001b28 <__gedf2+0xb4>
 8001ad4:	2a00      	cmp	r2, #0
 8001ad6:	d1f0      	bne.n	8001aba <__gedf2+0x46>
 8001ad8:	433c      	orrs	r4, r7
 8001ada:	d1ee      	bne.n	8001aba <__gedf2+0x46>
 8001adc:	2800      	cmp	r0, #0
 8001ade:	d1f2      	bne.n	8001ac6 <__gedf2+0x52>
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	4240      	negs	r0, r0
 8001ae4:	e7ef      	b.n	8001ac6 <__gedf2+0x52>
 8001ae6:	003d      	movs	r5, r7
 8001ae8:	4325      	orrs	r5, r4
 8001aea:	d11d      	bne.n	8001b28 <__gedf2+0xb4>
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d0ee      	beq.n	8001ace <__gedf2+0x5a>
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1e2      	bne.n	8001aba <__gedf2+0x46>
 8001af4:	464c      	mov	r4, r9
 8001af6:	4326      	orrs	r6, r4
 8001af8:	d1df      	bne.n	8001aba <__gedf2+0x46>
 8001afa:	e7e0      	b.n	8001abe <__gedf2+0x4a>
 8001afc:	2000      	movs	r0, #0
 8001afe:	2c00      	cmp	r4, #0
 8001b00:	d0e1      	beq.n	8001ac6 <__gedf2+0x52>
 8001b02:	e7dc      	b.n	8001abe <__gedf2+0x4a>
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dc0a      	bgt.n	8001b1e <__gedf2+0xaa>
 8001b08:	dbe8      	blt.n	8001adc <__gedf2+0x68>
 8001b0a:	454f      	cmp	r7, r9
 8001b0c:	d8d7      	bhi.n	8001abe <__gedf2+0x4a>
 8001b0e:	d00e      	beq.n	8001b2e <__gedf2+0xba>
 8001b10:	2000      	movs	r0, #0
 8001b12:	454f      	cmp	r7, r9
 8001b14:	d2d7      	bcs.n	8001ac6 <__gedf2+0x52>
 8001b16:	2900      	cmp	r1, #0
 8001b18:	d0e2      	beq.n	8001ae0 <__gedf2+0x6c>
 8001b1a:	0008      	movs	r0, r1
 8001b1c:	e7d3      	b.n	8001ac6 <__gedf2+0x52>
 8001b1e:	4243      	negs	r3, r0
 8001b20:	4158      	adcs	r0, r3
 8001b22:	0040      	lsls	r0, r0, #1
 8001b24:	3801      	subs	r0, #1
 8001b26:	e7ce      	b.n	8001ac6 <__gedf2+0x52>
 8001b28:	2002      	movs	r0, #2
 8001b2a:	4240      	negs	r0, r0
 8001b2c:	e7cb      	b.n	8001ac6 <__gedf2+0x52>
 8001b2e:	45c4      	cmp	ip, r8
 8001b30:	d8c5      	bhi.n	8001abe <__gedf2+0x4a>
 8001b32:	2000      	movs	r0, #0
 8001b34:	45c4      	cmp	ip, r8
 8001b36:	d2c6      	bcs.n	8001ac6 <__gedf2+0x52>
 8001b38:	e7ed      	b.n	8001b16 <__gedf2+0xa2>
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	000007ff 	.word	0x000007ff

08001b40 <__ledf2>:
 8001b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b42:	4647      	mov	r7, r8
 8001b44:	46ce      	mov	lr, r9
 8001b46:	0004      	movs	r4, r0
 8001b48:	0018      	movs	r0, r3
 8001b4a:	0016      	movs	r6, r2
 8001b4c:	031b      	lsls	r3, r3, #12
 8001b4e:	0b1b      	lsrs	r3, r3, #12
 8001b50:	4d2c      	ldr	r5, [pc, #176]	; (8001c04 <__ledf2+0xc4>)
 8001b52:	004a      	lsls	r2, r1, #1
 8001b54:	4699      	mov	r9, r3
 8001b56:	b580      	push	{r7, lr}
 8001b58:	0043      	lsls	r3, r0, #1
 8001b5a:	030f      	lsls	r7, r1, #12
 8001b5c:	46a4      	mov	ip, r4
 8001b5e:	46b0      	mov	r8, r6
 8001b60:	0b3f      	lsrs	r7, r7, #12
 8001b62:	0d52      	lsrs	r2, r2, #21
 8001b64:	0fc9      	lsrs	r1, r1, #31
 8001b66:	0d5b      	lsrs	r3, r3, #21
 8001b68:	0fc0      	lsrs	r0, r0, #31
 8001b6a:	42aa      	cmp	r2, r5
 8001b6c:	d00d      	beq.n	8001b8a <__ledf2+0x4a>
 8001b6e:	42ab      	cmp	r3, r5
 8001b70:	d010      	beq.n	8001b94 <__ledf2+0x54>
 8001b72:	2a00      	cmp	r2, #0
 8001b74:	d127      	bne.n	8001bc6 <__ledf2+0x86>
 8001b76:	433c      	orrs	r4, r7
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d111      	bne.n	8001ba0 <__ledf2+0x60>
 8001b7c:	464d      	mov	r5, r9
 8001b7e:	432e      	orrs	r6, r5
 8001b80:	d10e      	bne.n	8001ba0 <__ledf2+0x60>
 8001b82:	2000      	movs	r0, #0
 8001b84:	2c00      	cmp	r4, #0
 8001b86:	d015      	beq.n	8001bb4 <__ledf2+0x74>
 8001b88:	e00e      	b.n	8001ba8 <__ledf2+0x68>
 8001b8a:	003d      	movs	r5, r7
 8001b8c:	4325      	orrs	r5, r4
 8001b8e:	d110      	bne.n	8001bb2 <__ledf2+0x72>
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d118      	bne.n	8001bc6 <__ledf2+0x86>
 8001b94:	464d      	mov	r5, r9
 8001b96:	432e      	orrs	r6, r5
 8001b98:	d10b      	bne.n	8001bb2 <__ledf2+0x72>
 8001b9a:	2a00      	cmp	r2, #0
 8001b9c:	d102      	bne.n	8001ba4 <__ledf2+0x64>
 8001b9e:	433c      	orrs	r4, r7
 8001ba0:	2c00      	cmp	r4, #0
 8001ba2:	d00b      	beq.n	8001bbc <__ledf2+0x7c>
 8001ba4:	4281      	cmp	r1, r0
 8001ba6:	d014      	beq.n	8001bd2 <__ledf2+0x92>
 8001ba8:	2002      	movs	r0, #2
 8001baa:	3901      	subs	r1, #1
 8001bac:	4008      	ands	r0, r1
 8001bae:	3801      	subs	r0, #1
 8001bb0:	e000      	b.n	8001bb4 <__ledf2+0x74>
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	bcc0      	pop	{r6, r7}
 8001bb6:	46b9      	mov	r9, r7
 8001bb8:	46b0      	mov	r8, r6
 8001bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	d1f9      	bne.n	8001bb4 <__ledf2+0x74>
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	4240      	negs	r0, r0
 8001bc4:	e7f6      	b.n	8001bb4 <__ledf2+0x74>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1ec      	bne.n	8001ba4 <__ledf2+0x64>
 8001bca:	464c      	mov	r4, r9
 8001bcc:	4326      	orrs	r6, r4
 8001bce:	d1e9      	bne.n	8001ba4 <__ledf2+0x64>
 8001bd0:	e7ea      	b.n	8001ba8 <__ledf2+0x68>
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dd04      	ble.n	8001be0 <__ledf2+0xa0>
 8001bd6:	4243      	negs	r3, r0
 8001bd8:	4158      	adcs	r0, r3
 8001bda:	0040      	lsls	r0, r0, #1
 8001bdc:	3801      	subs	r0, #1
 8001bde:	e7e9      	b.n	8001bb4 <__ledf2+0x74>
 8001be0:	429a      	cmp	r2, r3
 8001be2:	dbeb      	blt.n	8001bbc <__ledf2+0x7c>
 8001be4:	454f      	cmp	r7, r9
 8001be6:	d8df      	bhi.n	8001ba8 <__ledf2+0x68>
 8001be8:	d006      	beq.n	8001bf8 <__ledf2+0xb8>
 8001bea:	2000      	movs	r0, #0
 8001bec:	454f      	cmp	r7, r9
 8001bee:	d2e1      	bcs.n	8001bb4 <__ledf2+0x74>
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d0e5      	beq.n	8001bc0 <__ledf2+0x80>
 8001bf4:	0008      	movs	r0, r1
 8001bf6:	e7dd      	b.n	8001bb4 <__ledf2+0x74>
 8001bf8:	45c4      	cmp	ip, r8
 8001bfa:	d8d5      	bhi.n	8001ba8 <__ledf2+0x68>
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	45c4      	cmp	ip, r8
 8001c00:	d2d8      	bcs.n	8001bb4 <__ledf2+0x74>
 8001c02:	e7f5      	b.n	8001bf0 <__ledf2+0xb0>
 8001c04:	000007ff 	.word	0x000007ff

08001c08 <__aeabi_dmul>:
 8001c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0a:	4657      	mov	r7, sl
 8001c0c:	464e      	mov	r6, r9
 8001c0e:	4645      	mov	r5, r8
 8001c10:	46de      	mov	lr, fp
 8001c12:	b5e0      	push	{r5, r6, r7, lr}
 8001c14:	4698      	mov	r8, r3
 8001c16:	030c      	lsls	r4, r1, #12
 8001c18:	004b      	lsls	r3, r1, #1
 8001c1a:	0006      	movs	r6, r0
 8001c1c:	4692      	mov	sl, r2
 8001c1e:	b087      	sub	sp, #28
 8001c20:	0b24      	lsrs	r4, r4, #12
 8001c22:	0d5b      	lsrs	r3, r3, #21
 8001c24:	0fcf      	lsrs	r7, r1, #31
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d100      	bne.n	8001c2c <__aeabi_dmul+0x24>
 8001c2a:	e15c      	b.n	8001ee6 <__aeabi_dmul+0x2de>
 8001c2c:	4ad9      	ldr	r2, [pc, #868]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dmul+0x2c>
 8001c32:	e175      	b.n	8001f20 <__aeabi_dmul+0x318>
 8001c34:	0f42      	lsrs	r2, r0, #29
 8001c36:	00e4      	lsls	r4, r4, #3
 8001c38:	4314      	orrs	r4, r2
 8001c3a:	2280      	movs	r2, #128	; 0x80
 8001c3c:	0412      	lsls	r2, r2, #16
 8001c3e:	4314      	orrs	r4, r2
 8001c40:	4ad5      	ldr	r2, [pc, #852]	; (8001f98 <__aeabi_dmul+0x390>)
 8001c42:	00c5      	lsls	r5, r0, #3
 8001c44:	4694      	mov	ip, r2
 8001c46:	4463      	add	r3, ip
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	469b      	mov	fp, r3
 8001c50:	4643      	mov	r3, r8
 8001c52:	4642      	mov	r2, r8
 8001c54:	031e      	lsls	r6, r3, #12
 8001c56:	0fd2      	lsrs	r2, r2, #31
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4650      	mov	r0, sl
 8001c5c:	4690      	mov	r8, r2
 8001c5e:	0b36      	lsrs	r6, r6, #12
 8001c60:	0d5b      	lsrs	r3, r3, #21
 8001c62:	d100      	bne.n	8001c66 <__aeabi_dmul+0x5e>
 8001c64:	e120      	b.n	8001ea8 <__aeabi_dmul+0x2a0>
 8001c66:	4acb      	ldr	r2, [pc, #812]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d100      	bne.n	8001c6e <__aeabi_dmul+0x66>
 8001c6c:	e162      	b.n	8001f34 <__aeabi_dmul+0x32c>
 8001c6e:	49ca      	ldr	r1, [pc, #808]	; (8001f98 <__aeabi_dmul+0x390>)
 8001c70:	0f42      	lsrs	r2, r0, #29
 8001c72:	468c      	mov	ip, r1
 8001c74:	9900      	ldr	r1, [sp, #0]
 8001c76:	4463      	add	r3, ip
 8001c78:	00f6      	lsls	r6, r6, #3
 8001c7a:	468c      	mov	ip, r1
 8001c7c:	4316      	orrs	r6, r2
 8001c7e:	2280      	movs	r2, #128	; 0x80
 8001c80:	449c      	add	ip, r3
 8001c82:	0412      	lsls	r2, r2, #16
 8001c84:	4663      	mov	r3, ip
 8001c86:	4316      	orrs	r6, r2
 8001c88:	00c2      	lsls	r2, r0, #3
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	9900      	ldr	r1, [sp, #0]
 8001c90:	4643      	mov	r3, r8
 8001c92:	3101      	adds	r1, #1
 8001c94:	468c      	mov	ip, r1
 8001c96:	4649      	mov	r1, r9
 8001c98:	407b      	eors	r3, r7
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	290f      	cmp	r1, #15
 8001c9e:	d826      	bhi.n	8001cee <__aeabi_dmul+0xe6>
 8001ca0:	4bbe      	ldr	r3, [pc, #760]	; (8001f9c <__aeabi_dmul+0x394>)
 8001ca2:	0089      	lsls	r1, r1, #2
 8001ca4:	5859      	ldr	r1, [r3, r1]
 8001ca6:	468f      	mov	pc, r1
 8001ca8:	4643      	mov	r3, r8
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	0034      	movs	r4, r6
 8001cae:	0015      	movs	r5, r2
 8001cb0:	4683      	mov	fp, r0
 8001cb2:	465b      	mov	r3, fp
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d016      	beq.n	8001ce6 <__aeabi_dmul+0xde>
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dmul+0xb6>
 8001cbc:	e203      	b.n	80020c6 <__aeabi_dmul+0x4be>
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_dmul+0xbc>
 8001cc2:	e0cd      	b.n	8001e60 <__aeabi_dmul+0x258>
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	2500      	movs	r5, #0
 8001cca:	9b01      	ldr	r3, [sp, #4]
 8001ccc:	0512      	lsls	r2, r2, #20
 8001cce:	4322      	orrs	r2, r4
 8001cd0:	07db      	lsls	r3, r3, #31
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	0028      	movs	r0, r5
 8001cd6:	0011      	movs	r1, r2
 8001cd8:	b007      	add	sp, #28
 8001cda:	bcf0      	pop	{r4, r5, r6, r7}
 8001cdc:	46bb      	mov	fp, r7
 8001cde:	46b2      	mov	sl, r6
 8001ce0:	46a9      	mov	r9, r5
 8001ce2:	46a0      	mov	r8, r4
 8001ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	2500      	movs	r5, #0
 8001cea:	4aaa      	ldr	r2, [pc, #680]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001cec:	e7ed      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001cee:	0c28      	lsrs	r0, r5, #16
 8001cf0:	042d      	lsls	r5, r5, #16
 8001cf2:	0c2d      	lsrs	r5, r5, #16
 8001cf4:	002b      	movs	r3, r5
 8001cf6:	0c11      	lsrs	r1, r2, #16
 8001cf8:	0412      	lsls	r2, r2, #16
 8001cfa:	0c12      	lsrs	r2, r2, #16
 8001cfc:	4353      	muls	r3, r2
 8001cfe:	4698      	mov	r8, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	002f      	movs	r7, r5
 8001d04:	4343      	muls	r3, r0
 8001d06:	4699      	mov	r9, r3
 8001d08:	434f      	muls	r7, r1
 8001d0a:	444f      	add	r7, r9
 8001d0c:	46bb      	mov	fp, r7
 8001d0e:	4647      	mov	r7, r8
 8001d10:	000b      	movs	r3, r1
 8001d12:	0c3f      	lsrs	r7, r7, #16
 8001d14:	46ba      	mov	sl, r7
 8001d16:	4343      	muls	r3, r0
 8001d18:	44da      	add	sl, fp
 8001d1a:	9302      	str	r3, [sp, #8]
 8001d1c:	45d1      	cmp	r9, sl
 8001d1e:	d904      	bls.n	8001d2a <__aeabi_dmul+0x122>
 8001d20:	2780      	movs	r7, #128	; 0x80
 8001d22:	027f      	lsls	r7, r7, #9
 8001d24:	46b9      	mov	r9, r7
 8001d26:	444b      	add	r3, r9
 8001d28:	9302      	str	r3, [sp, #8]
 8001d2a:	4653      	mov	r3, sl
 8001d2c:	0c1b      	lsrs	r3, r3, #16
 8001d2e:	469b      	mov	fp, r3
 8001d30:	4653      	mov	r3, sl
 8001d32:	041f      	lsls	r7, r3, #16
 8001d34:	4643      	mov	r3, r8
 8001d36:	041b      	lsls	r3, r3, #16
 8001d38:	0c1b      	lsrs	r3, r3, #16
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	003b      	movs	r3, r7
 8001d3e:	4443      	add	r3, r8
 8001d40:	9304      	str	r3, [sp, #16]
 8001d42:	0c33      	lsrs	r3, r6, #16
 8001d44:	0436      	lsls	r6, r6, #16
 8001d46:	0c36      	lsrs	r6, r6, #16
 8001d48:	4698      	mov	r8, r3
 8001d4a:	0033      	movs	r3, r6
 8001d4c:	4343      	muls	r3, r0
 8001d4e:	4699      	mov	r9, r3
 8001d50:	4643      	mov	r3, r8
 8001d52:	4343      	muls	r3, r0
 8001d54:	002f      	movs	r7, r5
 8001d56:	469a      	mov	sl, r3
 8001d58:	4643      	mov	r3, r8
 8001d5a:	4377      	muls	r7, r6
 8001d5c:	435d      	muls	r5, r3
 8001d5e:	0c38      	lsrs	r0, r7, #16
 8001d60:	444d      	add	r5, r9
 8001d62:	1945      	adds	r5, r0, r5
 8001d64:	45a9      	cmp	r9, r5
 8001d66:	d903      	bls.n	8001d70 <__aeabi_dmul+0x168>
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	025b      	lsls	r3, r3, #9
 8001d6c:	4699      	mov	r9, r3
 8001d6e:	44ca      	add	sl, r9
 8001d70:	043f      	lsls	r7, r7, #16
 8001d72:	0c28      	lsrs	r0, r5, #16
 8001d74:	0c3f      	lsrs	r7, r7, #16
 8001d76:	042d      	lsls	r5, r5, #16
 8001d78:	19ed      	adds	r5, r5, r7
 8001d7a:	0c27      	lsrs	r7, r4, #16
 8001d7c:	0424      	lsls	r4, r4, #16
 8001d7e:	0c24      	lsrs	r4, r4, #16
 8001d80:	0003      	movs	r3, r0
 8001d82:	0020      	movs	r0, r4
 8001d84:	4350      	muls	r0, r2
 8001d86:	437a      	muls	r2, r7
 8001d88:	4691      	mov	r9, r2
 8001d8a:	003a      	movs	r2, r7
 8001d8c:	4453      	add	r3, sl
 8001d8e:	9305      	str	r3, [sp, #20]
 8001d90:	0c03      	lsrs	r3, r0, #16
 8001d92:	469a      	mov	sl, r3
 8001d94:	434a      	muls	r2, r1
 8001d96:	4361      	muls	r1, r4
 8001d98:	4449      	add	r1, r9
 8001d9a:	4451      	add	r1, sl
 8001d9c:	44ab      	add	fp, r5
 8001d9e:	4589      	cmp	r9, r1
 8001da0:	d903      	bls.n	8001daa <__aeabi_dmul+0x1a2>
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	025b      	lsls	r3, r3, #9
 8001da6:	4699      	mov	r9, r3
 8001da8:	444a      	add	r2, r9
 8001daa:	0400      	lsls	r0, r0, #16
 8001dac:	0c0b      	lsrs	r3, r1, #16
 8001dae:	0c00      	lsrs	r0, r0, #16
 8001db0:	0409      	lsls	r1, r1, #16
 8001db2:	1809      	adds	r1, r1, r0
 8001db4:	0020      	movs	r0, r4
 8001db6:	4699      	mov	r9, r3
 8001db8:	4643      	mov	r3, r8
 8001dba:	4370      	muls	r0, r6
 8001dbc:	435c      	muls	r4, r3
 8001dbe:	437e      	muls	r6, r7
 8001dc0:	435f      	muls	r7, r3
 8001dc2:	0c03      	lsrs	r3, r0, #16
 8001dc4:	4698      	mov	r8, r3
 8001dc6:	19a4      	adds	r4, r4, r6
 8001dc8:	4444      	add	r4, r8
 8001dca:	444a      	add	r2, r9
 8001dcc:	9703      	str	r7, [sp, #12]
 8001dce:	42a6      	cmp	r6, r4
 8001dd0:	d904      	bls.n	8001ddc <__aeabi_dmul+0x1d4>
 8001dd2:	2380      	movs	r3, #128	; 0x80
 8001dd4:	025b      	lsls	r3, r3, #9
 8001dd6:	4698      	mov	r8, r3
 8001dd8:	4447      	add	r7, r8
 8001dda:	9703      	str	r7, [sp, #12]
 8001ddc:	0423      	lsls	r3, r4, #16
 8001dde:	9e02      	ldr	r6, [sp, #8]
 8001de0:	469a      	mov	sl, r3
 8001de2:	9b05      	ldr	r3, [sp, #20]
 8001de4:	445e      	add	r6, fp
 8001de6:	4698      	mov	r8, r3
 8001de8:	42ae      	cmp	r6, r5
 8001dea:	41ad      	sbcs	r5, r5
 8001dec:	1876      	adds	r6, r6, r1
 8001dee:	428e      	cmp	r6, r1
 8001df0:	4189      	sbcs	r1, r1
 8001df2:	0400      	lsls	r0, r0, #16
 8001df4:	0c00      	lsrs	r0, r0, #16
 8001df6:	4450      	add	r0, sl
 8001df8:	4440      	add	r0, r8
 8001dfa:	426d      	negs	r5, r5
 8001dfc:	1947      	adds	r7, r0, r5
 8001dfe:	46b8      	mov	r8, r7
 8001e00:	4693      	mov	fp, r2
 8001e02:	4249      	negs	r1, r1
 8001e04:	4689      	mov	r9, r1
 8001e06:	44c3      	add	fp, r8
 8001e08:	44d9      	add	r9, fp
 8001e0a:	4298      	cmp	r0, r3
 8001e0c:	4180      	sbcs	r0, r0
 8001e0e:	45a8      	cmp	r8, r5
 8001e10:	41ad      	sbcs	r5, r5
 8001e12:	4593      	cmp	fp, r2
 8001e14:	4192      	sbcs	r2, r2
 8001e16:	4589      	cmp	r9, r1
 8001e18:	4189      	sbcs	r1, r1
 8001e1a:	426d      	negs	r5, r5
 8001e1c:	4240      	negs	r0, r0
 8001e1e:	4328      	orrs	r0, r5
 8001e20:	0c24      	lsrs	r4, r4, #16
 8001e22:	4252      	negs	r2, r2
 8001e24:	4249      	negs	r1, r1
 8001e26:	430a      	orrs	r2, r1
 8001e28:	9b03      	ldr	r3, [sp, #12]
 8001e2a:	1900      	adds	r0, r0, r4
 8001e2c:	1880      	adds	r0, r0, r2
 8001e2e:	18c7      	adds	r7, r0, r3
 8001e30:	464b      	mov	r3, r9
 8001e32:	0ddc      	lsrs	r4, r3, #23
 8001e34:	9b04      	ldr	r3, [sp, #16]
 8001e36:	0275      	lsls	r5, r6, #9
 8001e38:	431d      	orrs	r5, r3
 8001e3a:	1e6a      	subs	r2, r5, #1
 8001e3c:	4195      	sbcs	r5, r2
 8001e3e:	464b      	mov	r3, r9
 8001e40:	0df6      	lsrs	r6, r6, #23
 8001e42:	027f      	lsls	r7, r7, #9
 8001e44:	4335      	orrs	r5, r6
 8001e46:	025a      	lsls	r2, r3, #9
 8001e48:	433c      	orrs	r4, r7
 8001e4a:	4315      	orrs	r5, r2
 8001e4c:	01fb      	lsls	r3, r7, #7
 8001e4e:	d400      	bmi.n	8001e52 <__aeabi_dmul+0x24a>
 8001e50:	e11c      	b.n	800208c <__aeabi_dmul+0x484>
 8001e52:	2101      	movs	r1, #1
 8001e54:	086a      	lsrs	r2, r5, #1
 8001e56:	400d      	ands	r5, r1
 8001e58:	4315      	orrs	r5, r2
 8001e5a:	07e2      	lsls	r2, r4, #31
 8001e5c:	4315      	orrs	r5, r2
 8001e5e:	0864      	lsrs	r4, r4, #1
 8001e60:	494f      	ldr	r1, [pc, #316]	; (8001fa0 <__aeabi_dmul+0x398>)
 8001e62:	4461      	add	r1, ip
 8001e64:	2900      	cmp	r1, #0
 8001e66:	dc00      	bgt.n	8001e6a <__aeabi_dmul+0x262>
 8001e68:	e0b0      	b.n	8001fcc <__aeabi_dmul+0x3c4>
 8001e6a:	076b      	lsls	r3, r5, #29
 8001e6c:	d009      	beq.n	8001e82 <__aeabi_dmul+0x27a>
 8001e6e:	220f      	movs	r2, #15
 8001e70:	402a      	ands	r2, r5
 8001e72:	2a04      	cmp	r2, #4
 8001e74:	d005      	beq.n	8001e82 <__aeabi_dmul+0x27a>
 8001e76:	1d2a      	adds	r2, r5, #4
 8001e78:	42aa      	cmp	r2, r5
 8001e7a:	41ad      	sbcs	r5, r5
 8001e7c:	426d      	negs	r5, r5
 8001e7e:	1964      	adds	r4, r4, r5
 8001e80:	0015      	movs	r5, r2
 8001e82:	01e3      	lsls	r3, r4, #7
 8001e84:	d504      	bpl.n	8001e90 <__aeabi_dmul+0x288>
 8001e86:	2180      	movs	r1, #128	; 0x80
 8001e88:	4a46      	ldr	r2, [pc, #280]	; (8001fa4 <__aeabi_dmul+0x39c>)
 8001e8a:	00c9      	lsls	r1, r1, #3
 8001e8c:	4014      	ands	r4, r2
 8001e8e:	4461      	add	r1, ip
 8001e90:	4a45      	ldr	r2, [pc, #276]	; (8001fa8 <__aeabi_dmul+0x3a0>)
 8001e92:	4291      	cmp	r1, r2
 8001e94:	dd00      	ble.n	8001e98 <__aeabi_dmul+0x290>
 8001e96:	e726      	b.n	8001ce6 <__aeabi_dmul+0xde>
 8001e98:	0762      	lsls	r2, r4, #29
 8001e9a:	08ed      	lsrs	r5, r5, #3
 8001e9c:	0264      	lsls	r4, r4, #9
 8001e9e:	0549      	lsls	r1, r1, #21
 8001ea0:	4315      	orrs	r5, r2
 8001ea2:	0b24      	lsrs	r4, r4, #12
 8001ea4:	0d4a      	lsrs	r2, r1, #21
 8001ea6:	e710      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001ea8:	4652      	mov	r2, sl
 8001eaa:	4332      	orrs	r2, r6
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dmul+0x2a8>
 8001eae:	e07f      	b.n	8001fb0 <__aeabi_dmul+0x3a8>
 8001eb0:	2e00      	cmp	r6, #0
 8001eb2:	d100      	bne.n	8001eb6 <__aeabi_dmul+0x2ae>
 8001eb4:	e0dc      	b.n	8002070 <__aeabi_dmul+0x468>
 8001eb6:	0030      	movs	r0, r6
 8001eb8:	f000 fe58 	bl	8002b6c <__clzsi2>
 8001ebc:	0002      	movs	r2, r0
 8001ebe:	3a0b      	subs	r2, #11
 8001ec0:	231d      	movs	r3, #29
 8001ec2:	0001      	movs	r1, r0
 8001ec4:	1a9b      	subs	r3, r3, r2
 8001ec6:	4652      	mov	r2, sl
 8001ec8:	3908      	subs	r1, #8
 8001eca:	40da      	lsrs	r2, r3
 8001ecc:	408e      	lsls	r6, r1
 8001ece:	4316      	orrs	r6, r2
 8001ed0:	4652      	mov	r2, sl
 8001ed2:	408a      	lsls	r2, r1
 8001ed4:	9b00      	ldr	r3, [sp, #0]
 8001ed6:	4935      	ldr	r1, [pc, #212]	; (8001fac <__aeabi_dmul+0x3a4>)
 8001ed8:	1a18      	subs	r0, r3, r0
 8001eda:	0003      	movs	r3, r0
 8001edc:	468c      	mov	ip, r1
 8001ede:	4463      	add	r3, ip
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	e6d3      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001ee6:	0025      	movs	r5, r4
 8001ee8:	4305      	orrs	r5, r0
 8001eea:	d04a      	beq.n	8001f82 <__aeabi_dmul+0x37a>
 8001eec:	2c00      	cmp	r4, #0
 8001eee:	d100      	bne.n	8001ef2 <__aeabi_dmul+0x2ea>
 8001ef0:	e0b0      	b.n	8002054 <__aeabi_dmul+0x44c>
 8001ef2:	0020      	movs	r0, r4
 8001ef4:	f000 fe3a 	bl	8002b6c <__clzsi2>
 8001ef8:	0001      	movs	r1, r0
 8001efa:	0002      	movs	r2, r0
 8001efc:	390b      	subs	r1, #11
 8001efe:	231d      	movs	r3, #29
 8001f00:	0010      	movs	r0, r2
 8001f02:	1a5b      	subs	r3, r3, r1
 8001f04:	0031      	movs	r1, r6
 8001f06:	0035      	movs	r5, r6
 8001f08:	3808      	subs	r0, #8
 8001f0a:	4084      	lsls	r4, r0
 8001f0c:	40d9      	lsrs	r1, r3
 8001f0e:	4085      	lsls	r5, r0
 8001f10:	430c      	orrs	r4, r1
 8001f12:	4826      	ldr	r0, [pc, #152]	; (8001fac <__aeabi_dmul+0x3a4>)
 8001f14:	1a83      	subs	r3, r0, r2
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	4699      	mov	r9, r3
 8001f1c:	469b      	mov	fp, r3
 8001f1e:	e697      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f20:	0005      	movs	r5, r0
 8001f22:	4325      	orrs	r5, r4
 8001f24:	d126      	bne.n	8001f74 <__aeabi_dmul+0x36c>
 8001f26:	2208      	movs	r2, #8
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	4691      	mov	r9, r2
 8001f30:	469b      	mov	fp, r3
 8001f32:	e68d      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f34:	4652      	mov	r2, sl
 8001f36:	9b00      	ldr	r3, [sp, #0]
 8001f38:	4332      	orrs	r2, r6
 8001f3a:	d110      	bne.n	8001f5e <__aeabi_dmul+0x356>
 8001f3c:	4915      	ldr	r1, [pc, #84]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001f3e:	2600      	movs	r6, #0
 8001f40:	468c      	mov	ip, r1
 8001f42:	4463      	add	r3, ip
 8001f44:	4649      	mov	r1, r9
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	4319      	orrs	r1, r3
 8001f4c:	4689      	mov	r9, r1
 8001f4e:	2002      	movs	r0, #2
 8001f50:	e69d      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001f52:	465b      	mov	r3, fp
 8001f54:	9701      	str	r7, [sp, #4]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d000      	beq.n	8001f5c <__aeabi_dmul+0x354>
 8001f5a:	e6ad      	b.n	8001cb8 <__aeabi_dmul+0xb0>
 8001f5c:	e6c3      	b.n	8001ce6 <__aeabi_dmul+0xde>
 8001f5e:	4a0d      	ldr	r2, [pc, #52]	; (8001f94 <__aeabi_dmul+0x38c>)
 8001f60:	2003      	movs	r0, #3
 8001f62:	4694      	mov	ip, r2
 8001f64:	4463      	add	r3, ip
 8001f66:	464a      	mov	r2, r9
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	4691      	mov	r9, r2
 8001f70:	4652      	mov	r2, sl
 8001f72:	e68c      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001f74:	220c      	movs	r2, #12
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	2303      	movs	r3, #3
 8001f7a:	0005      	movs	r5, r0
 8001f7c:	4691      	mov	r9, r2
 8001f7e:	469b      	mov	fp, r3
 8001f80:	e666      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f82:	2304      	movs	r3, #4
 8001f84:	4699      	mov	r9, r3
 8001f86:	2300      	movs	r3, #0
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	2400      	movs	r4, #0
 8001f8e:	469b      	mov	fp, r3
 8001f90:	e65e      	b.n	8001c50 <__aeabi_dmul+0x48>
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	000007ff 	.word	0x000007ff
 8001f98:	fffffc01 	.word	0xfffffc01
 8001f9c:	08013084 	.word	0x08013084
 8001fa0:	000003ff 	.word	0x000003ff
 8001fa4:	feffffff 	.word	0xfeffffff
 8001fa8:	000007fe 	.word	0x000007fe
 8001fac:	fffffc0d 	.word	0xfffffc0d
 8001fb0:	4649      	mov	r1, r9
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	4319      	orrs	r1, r3
 8001fb6:	4689      	mov	r9, r1
 8001fb8:	2600      	movs	r6, #0
 8001fba:	2001      	movs	r0, #1
 8001fbc:	e667      	b.n	8001c8e <__aeabi_dmul+0x86>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2480      	movs	r4, #128	; 0x80
 8001fc2:	2500      	movs	r5, #0
 8001fc4:	4a43      	ldr	r2, [pc, #268]	; (80020d4 <__aeabi_dmul+0x4cc>)
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	0324      	lsls	r4, r4, #12
 8001fca:	e67e      	b.n	8001cca <__aeabi_dmul+0xc2>
 8001fcc:	2001      	movs	r0, #1
 8001fce:	1a40      	subs	r0, r0, r1
 8001fd0:	2838      	cmp	r0, #56	; 0x38
 8001fd2:	dd00      	ble.n	8001fd6 <__aeabi_dmul+0x3ce>
 8001fd4:	e676      	b.n	8001cc4 <__aeabi_dmul+0xbc>
 8001fd6:	281f      	cmp	r0, #31
 8001fd8:	dd5b      	ble.n	8002092 <__aeabi_dmul+0x48a>
 8001fda:	221f      	movs	r2, #31
 8001fdc:	0023      	movs	r3, r4
 8001fde:	4252      	negs	r2, r2
 8001fe0:	1a51      	subs	r1, r2, r1
 8001fe2:	40cb      	lsrs	r3, r1
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	2820      	cmp	r0, #32
 8001fe8:	d003      	beq.n	8001ff2 <__aeabi_dmul+0x3ea>
 8001fea:	4a3b      	ldr	r2, [pc, #236]	; (80020d8 <__aeabi_dmul+0x4d0>)
 8001fec:	4462      	add	r2, ip
 8001fee:	4094      	lsls	r4, r2
 8001ff0:	4325      	orrs	r5, r4
 8001ff2:	1e6a      	subs	r2, r5, #1
 8001ff4:	4195      	sbcs	r5, r2
 8001ff6:	002a      	movs	r2, r5
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	2107      	movs	r1, #7
 8001ffc:	000d      	movs	r5, r1
 8001ffe:	2400      	movs	r4, #0
 8002000:	4015      	ands	r5, r2
 8002002:	4211      	tst	r1, r2
 8002004:	d05b      	beq.n	80020be <__aeabi_dmul+0x4b6>
 8002006:	210f      	movs	r1, #15
 8002008:	2400      	movs	r4, #0
 800200a:	4011      	ands	r1, r2
 800200c:	2904      	cmp	r1, #4
 800200e:	d053      	beq.n	80020b8 <__aeabi_dmul+0x4b0>
 8002010:	1d11      	adds	r1, r2, #4
 8002012:	4291      	cmp	r1, r2
 8002014:	4192      	sbcs	r2, r2
 8002016:	4252      	negs	r2, r2
 8002018:	18a4      	adds	r4, r4, r2
 800201a:	000a      	movs	r2, r1
 800201c:	0223      	lsls	r3, r4, #8
 800201e:	d54b      	bpl.n	80020b8 <__aeabi_dmul+0x4b0>
 8002020:	2201      	movs	r2, #1
 8002022:	2400      	movs	r4, #0
 8002024:	2500      	movs	r5, #0
 8002026:	e650      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	031b      	lsls	r3, r3, #12
 800202c:	421c      	tst	r4, r3
 800202e:	d009      	beq.n	8002044 <__aeabi_dmul+0x43c>
 8002030:	421e      	tst	r6, r3
 8002032:	d107      	bne.n	8002044 <__aeabi_dmul+0x43c>
 8002034:	4333      	orrs	r3, r6
 8002036:	031c      	lsls	r4, r3, #12
 8002038:	4643      	mov	r3, r8
 800203a:	0015      	movs	r5, r2
 800203c:	0b24      	lsrs	r4, r4, #12
 800203e:	4a25      	ldr	r2, [pc, #148]	; (80020d4 <__aeabi_dmul+0x4cc>)
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	e642      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002044:	2280      	movs	r2, #128	; 0x80
 8002046:	0312      	lsls	r2, r2, #12
 8002048:	4314      	orrs	r4, r2
 800204a:	0324      	lsls	r4, r4, #12
 800204c:	4a21      	ldr	r2, [pc, #132]	; (80020d4 <__aeabi_dmul+0x4cc>)
 800204e:	0b24      	lsrs	r4, r4, #12
 8002050:	9701      	str	r7, [sp, #4]
 8002052:	e63a      	b.n	8001cca <__aeabi_dmul+0xc2>
 8002054:	f000 fd8a 	bl	8002b6c <__clzsi2>
 8002058:	0001      	movs	r1, r0
 800205a:	0002      	movs	r2, r0
 800205c:	3115      	adds	r1, #21
 800205e:	3220      	adds	r2, #32
 8002060:	291c      	cmp	r1, #28
 8002062:	dc00      	bgt.n	8002066 <__aeabi_dmul+0x45e>
 8002064:	e74b      	b.n	8001efe <__aeabi_dmul+0x2f6>
 8002066:	0034      	movs	r4, r6
 8002068:	3808      	subs	r0, #8
 800206a:	2500      	movs	r5, #0
 800206c:	4084      	lsls	r4, r0
 800206e:	e750      	b.n	8001f12 <__aeabi_dmul+0x30a>
 8002070:	f000 fd7c 	bl	8002b6c <__clzsi2>
 8002074:	0003      	movs	r3, r0
 8002076:	001a      	movs	r2, r3
 8002078:	3215      	adds	r2, #21
 800207a:	3020      	adds	r0, #32
 800207c:	2a1c      	cmp	r2, #28
 800207e:	dc00      	bgt.n	8002082 <__aeabi_dmul+0x47a>
 8002080:	e71e      	b.n	8001ec0 <__aeabi_dmul+0x2b8>
 8002082:	4656      	mov	r6, sl
 8002084:	3b08      	subs	r3, #8
 8002086:	2200      	movs	r2, #0
 8002088:	409e      	lsls	r6, r3
 800208a:	e723      	b.n	8001ed4 <__aeabi_dmul+0x2cc>
 800208c:	9b00      	ldr	r3, [sp, #0]
 800208e:	469c      	mov	ip, r3
 8002090:	e6e6      	b.n	8001e60 <__aeabi_dmul+0x258>
 8002092:	4912      	ldr	r1, [pc, #72]	; (80020dc <__aeabi_dmul+0x4d4>)
 8002094:	0022      	movs	r2, r4
 8002096:	4461      	add	r1, ip
 8002098:	002e      	movs	r6, r5
 800209a:	408d      	lsls	r5, r1
 800209c:	408a      	lsls	r2, r1
 800209e:	40c6      	lsrs	r6, r0
 80020a0:	1e69      	subs	r1, r5, #1
 80020a2:	418d      	sbcs	r5, r1
 80020a4:	4332      	orrs	r2, r6
 80020a6:	432a      	orrs	r2, r5
 80020a8:	40c4      	lsrs	r4, r0
 80020aa:	0753      	lsls	r3, r2, #29
 80020ac:	d0b6      	beq.n	800201c <__aeabi_dmul+0x414>
 80020ae:	210f      	movs	r1, #15
 80020b0:	4011      	ands	r1, r2
 80020b2:	2904      	cmp	r1, #4
 80020b4:	d1ac      	bne.n	8002010 <__aeabi_dmul+0x408>
 80020b6:	e7b1      	b.n	800201c <__aeabi_dmul+0x414>
 80020b8:	0765      	lsls	r5, r4, #29
 80020ba:	0264      	lsls	r4, r4, #9
 80020bc:	0b24      	lsrs	r4, r4, #12
 80020be:	08d2      	lsrs	r2, r2, #3
 80020c0:	4315      	orrs	r5, r2
 80020c2:	2200      	movs	r2, #0
 80020c4:	e601      	b.n	8001cca <__aeabi_dmul+0xc2>
 80020c6:	2280      	movs	r2, #128	; 0x80
 80020c8:	0312      	lsls	r2, r2, #12
 80020ca:	4314      	orrs	r4, r2
 80020cc:	0324      	lsls	r4, r4, #12
 80020ce:	4a01      	ldr	r2, [pc, #4]	; (80020d4 <__aeabi_dmul+0x4cc>)
 80020d0:	0b24      	lsrs	r4, r4, #12
 80020d2:	e5fa      	b.n	8001cca <__aeabi_dmul+0xc2>
 80020d4:	000007ff 	.word	0x000007ff
 80020d8:	0000043e 	.word	0x0000043e
 80020dc:	0000041e 	.word	0x0000041e

080020e0 <__aeabi_dsub>:
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	4657      	mov	r7, sl
 80020e4:	464e      	mov	r6, r9
 80020e6:	4645      	mov	r5, r8
 80020e8:	46de      	mov	lr, fp
 80020ea:	b5e0      	push	{r5, r6, r7, lr}
 80020ec:	001e      	movs	r6, r3
 80020ee:	0017      	movs	r7, r2
 80020f0:	004a      	lsls	r2, r1, #1
 80020f2:	030b      	lsls	r3, r1, #12
 80020f4:	0d52      	lsrs	r2, r2, #21
 80020f6:	0a5b      	lsrs	r3, r3, #9
 80020f8:	4690      	mov	r8, r2
 80020fa:	0f42      	lsrs	r2, r0, #29
 80020fc:	431a      	orrs	r2, r3
 80020fe:	0fcd      	lsrs	r5, r1, #31
 8002100:	4ccd      	ldr	r4, [pc, #820]	; (8002438 <__aeabi_dsub+0x358>)
 8002102:	0331      	lsls	r1, r6, #12
 8002104:	00c3      	lsls	r3, r0, #3
 8002106:	4694      	mov	ip, r2
 8002108:	0070      	lsls	r0, r6, #1
 800210a:	0f7a      	lsrs	r2, r7, #29
 800210c:	0a49      	lsrs	r1, r1, #9
 800210e:	00ff      	lsls	r7, r7, #3
 8002110:	469a      	mov	sl, r3
 8002112:	46b9      	mov	r9, r7
 8002114:	0d40      	lsrs	r0, r0, #21
 8002116:	0ff6      	lsrs	r6, r6, #31
 8002118:	4311      	orrs	r1, r2
 800211a:	42a0      	cmp	r0, r4
 800211c:	d100      	bne.n	8002120 <__aeabi_dsub+0x40>
 800211e:	e0b1      	b.n	8002284 <__aeabi_dsub+0x1a4>
 8002120:	2201      	movs	r2, #1
 8002122:	4056      	eors	r6, r2
 8002124:	46b3      	mov	fp, r6
 8002126:	42b5      	cmp	r5, r6
 8002128:	d100      	bne.n	800212c <__aeabi_dsub+0x4c>
 800212a:	e088      	b.n	800223e <__aeabi_dsub+0x15e>
 800212c:	4642      	mov	r2, r8
 800212e:	1a12      	subs	r2, r2, r0
 8002130:	2a00      	cmp	r2, #0
 8002132:	dc00      	bgt.n	8002136 <__aeabi_dsub+0x56>
 8002134:	e0ae      	b.n	8002294 <__aeabi_dsub+0x1b4>
 8002136:	2800      	cmp	r0, #0
 8002138:	d100      	bne.n	800213c <__aeabi_dsub+0x5c>
 800213a:	e0c1      	b.n	80022c0 <__aeabi_dsub+0x1e0>
 800213c:	48be      	ldr	r0, [pc, #760]	; (8002438 <__aeabi_dsub+0x358>)
 800213e:	4580      	cmp	r8, r0
 8002140:	d100      	bne.n	8002144 <__aeabi_dsub+0x64>
 8002142:	e151      	b.n	80023e8 <__aeabi_dsub+0x308>
 8002144:	2080      	movs	r0, #128	; 0x80
 8002146:	0400      	lsls	r0, r0, #16
 8002148:	4301      	orrs	r1, r0
 800214a:	2a38      	cmp	r2, #56	; 0x38
 800214c:	dd00      	ble.n	8002150 <__aeabi_dsub+0x70>
 800214e:	e17b      	b.n	8002448 <__aeabi_dsub+0x368>
 8002150:	2a1f      	cmp	r2, #31
 8002152:	dd00      	ble.n	8002156 <__aeabi_dsub+0x76>
 8002154:	e1ee      	b.n	8002534 <__aeabi_dsub+0x454>
 8002156:	2020      	movs	r0, #32
 8002158:	003e      	movs	r6, r7
 800215a:	1a80      	subs	r0, r0, r2
 800215c:	000c      	movs	r4, r1
 800215e:	40d6      	lsrs	r6, r2
 8002160:	40d1      	lsrs	r1, r2
 8002162:	4087      	lsls	r7, r0
 8002164:	4662      	mov	r2, ip
 8002166:	4084      	lsls	r4, r0
 8002168:	1a52      	subs	r2, r2, r1
 800216a:	1e78      	subs	r0, r7, #1
 800216c:	4187      	sbcs	r7, r0
 800216e:	4694      	mov	ip, r2
 8002170:	4334      	orrs	r4, r6
 8002172:	4327      	orrs	r7, r4
 8002174:	1bdc      	subs	r4, r3, r7
 8002176:	42a3      	cmp	r3, r4
 8002178:	419b      	sbcs	r3, r3
 800217a:	4662      	mov	r2, ip
 800217c:	425b      	negs	r3, r3
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	4699      	mov	r9, r3
 8002182:	464b      	mov	r3, r9
 8002184:	021b      	lsls	r3, r3, #8
 8002186:	d400      	bmi.n	800218a <__aeabi_dsub+0xaa>
 8002188:	e118      	b.n	80023bc <__aeabi_dsub+0x2dc>
 800218a:	464b      	mov	r3, r9
 800218c:	0258      	lsls	r0, r3, #9
 800218e:	0a43      	lsrs	r3, r0, #9
 8002190:	4699      	mov	r9, r3
 8002192:	464b      	mov	r3, r9
 8002194:	2b00      	cmp	r3, #0
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0xba>
 8002198:	e137      	b.n	800240a <__aeabi_dsub+0x32a>
 800219a:	4648      	mov	r0, r9
 800219c:	f000 fce6 	bl	8002b6c <__clzsi2>
 80021a0:	0001      	movs	r1, r0
 80021a2:	3908      	subs	r1, #8
 80021a4:	2320      	movs	r3, #32
 80021a6:	0022      	movs	r2, r4
 80021a8:	4648      	mov	r0, r9
 80021aa:	1a5b      	subs	r3, r3, r1
 80021ac:	40da      	lsrs	r2, r3
 80021ae:	4088      	lsls	r0, r1
 80021b0:	408c      	lsls	r4, r1
 80021b2:	4643      	mov	r3, r8
 80021b4:	4310      	orrs	r0, r2
 80021b6:	4588      	cmp	r8, r1
 80021b8:	dd00      	ble.n	80021bc <__aeabi_dsub+0xdc>
 80021ba:	e136      	b.n	800242a <__aeabi_dsub+0x34a>
 80021bc:	1ac9      	subs	r1, r1, r3
 80021be:	1c4b      	adds	r3, r1, #1
 80021c0:	2b1f      	cmp	r3, #31
 80021c2:	dd00      	ble.n	80021c6 <__aeabi_dsub+0xe6>
 80021c4:	e0ea      	b.n	800239c <__aeabi_dsub+0x2bc>
 80021c6:	2220      	movs	r2, #32
 80021c8:	0026      	movs	r6, r4
 80021ca:	1ad2      	subs	r2, r2, r3
 80021cc:	0001      	movs	r1, r0
 80021ce:	4094      	lsls	r4, r2
 80021d0:	40de      	lsrs	r6, r3
 80021d2:	40d8      	lsrs	r0, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	4091      	lsls	r1, r2
 80021d8:	1e62      	subs	r2, r4, #1
 80021da:	4194      	sbcs	r4, r2
 80021dc:	4681      	mov	r9, r0
 80021de:	4698      	mov	r8, r3
 80021e0:	4331      	orrs	r1, r6
 80021e2:	430c      	orrs	r4, r1
 80021e4:	0763      	lsls	r3, r4, #29
 80021e6:	d009      	beq.n	80021fc <__aeabi_dsub+0x11c>
 80021e8:	230f      	movs	r3, #15
 80021ea:	4023      	ands	r3, r4
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d005      	beq.n	80021fc <__aeabi_dsub+0x11c>
 80021f0:	1d23      	adds	r3, r4, #4
 80021f2:	42a3      	cmp	r3, r4
 80021f4:	41a4      	sbcs	r4, r4
 80021f6:	4264      	negs	r4, r4
 80021f8:	44a1      	add	r9, r4
 80021fa:	001c      	movs	r4, r3
 80021fc:	464b      	mov	r3, r9
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	d400      	bmi.n	8002204 <__aeabi_dsub+0x124>
 8002202:	e0de      	b.n	80023c2 <__aeabi_dsub+0x2e2>
 8002204:	4641      	mov	r1, r8
 8002206:	4b8c      	ldr	r3, [pc, #560]	; (8002438 <__aeabi_dsub+0x358>)
 8002208:	3101      	adds	r1, #1
 800220a:	4299      	cmp	r1, r3
 800220c:	d100      	bne.n	8002210 <__aeabi_dsub+0x130>
 800220e:	e0e7      	b.n	80023e0 <__aeabi_dsub+0x300>
 8002210:	464b      	mov	r3, r9
 8002212:	488a      	ldr	r0, [pc, #552]	; (800243c <__aeabi_dsub+0x35c>)
 8002214:	08e4      	lsrs	r4, r4, #3
 8002216:	4003      	ands	r3, r0
 8002218:	0018      	movs	r0, r3
 800221a:	0549      	lsls	r1, r1, #21
 800221c:	075b      	lsls	r3, r3, #29
 800221e:	0240      	lsls	r0, r0, #9
 8002220:	4323      	orrs	r3, r4
 8002222:	0d4a      	lsrs	r2, r1, #21
 8002224:	0b04      	lsrs	r4, r0, #12
 8002226:	0512      	lsls	r2, r2, #20
 8002228:	07ed      	lsls	r5, r5, #31
 800222a:	4322      	orrs	r2, r4
 800222c:	432a      	orrs	r2, r5
 800222e:	0018      	movs	r0, r3
 8002230:	0011      	movs	r1, r2
 8002232:	bcf0      	pop	{r4, r5, r6, r7}
 8002234:	46bb      	mov	fp, r7
 8002236:	46b2      	mov	sl, r6
 8002238:	46a9      	mov	r9, r5
 800223a:	46a0      	mov	r8, r4
 800223c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800223e:	4642      	mov	r2, r8
 8002240:	1a12      	subs	r2, r2, r0
 8002242:	2a00      	cmp	r2, #0
 8002244:	dd52      	ble.n	80022ec <__aeabi_dsub+0x20c>
 8002246:	2800      	cmp	r0, #0
 8002248:	d100      	bne.n	800224c <__aeabi_dsub+0x16c>
 800224a:	e09c      	b.n	8002386 <__aeabi_dsub+0x2a6>
 800224c:	45a0      	cmp	r8, r4
 800224e:	d100      	bne.n	8002252 <__aeabi_dsub+0x172>
 8002250:	e0ca      	b.n	80023e8 <__aeabi_dsub+0x308>
 8002252:	2080      	movs	r0, #128	; 0x80
 8002254:	0400      	lsls	r0, r0, #16
 8002256:	4301      	orrs	r1, r0
 8002258:	2a38      	cmp	r2, #56	; 0x38
 800225a:	dd00      	ble.n	800225e <__aeabi_dsub+0x17e>
 800225c:	e149      	b.n	80024f2 <__aeabi_dsub+0x412>
 800225e:	2a1f      	cmp	r2, #31
 8002260:	dc00      	bgt.n	8002264 <__aeabi_dsub+0x184>
 8002262:	e197      	b.n	8002594 <__aeabi_dsub+0x4b4>
 8002264:	0010      	movs	r0, r2
 8002266:	000e      	movs	r6, r1
 8002268:	3820      	subs	r0, #32
 800226a:	40c6      	lsrs	r6, r0
 800226c:	2a20      	cmp	r2, #32
 800226e:	d004      	beq.n	800227a <__aeabi_dsub+0x19a>
 8002270:	2040      	movs	r0, #64	; 0x40
 8002272:	1a82      	subs	r2, r0, r2
 8002274:	4091      	lsls	r1, r2
 8002276:	430f      	orrs	r7, r1
 8002278:	46b9      	mov	r9, r7
 800227a:	464c      	mov	r4, r9
 800227c:	1e62      	subs	r2, r4, #1
 800227e:	4194      	sbcs	r4, r2
 8002280:	4334      	orrs	r4, r6
 8002282:	e13a      	b.n	80024fa <__aeabi_dsub+0x41a>
 8002284:	000a      	movs	r2, r1
 8002286:	433a      	orrs	r2, r7
 8002288:	d028      	beq.n	80022dc <__aeabi_dsub+0x1fc>
 800228a:	46b3      	mov	fp, r6
 800228c:	42b5      	cmp	r5, r6
 800228e:	d02b      	beq.n	80022e8 <__aeabi_dsub+0x208>
 8002290:	4a6b      	ldr	r2, [pc, #428]	; (8002440 <__aeabi_dsub+0x360>)
 8002292:	4442      	add	r2, r8
 8002294:	2a00      	cmp	r2, #0
 8002296:	d05d      	beq.n	8002354 <__aeabi_dsub+0x274>
 8002298:	4642      	mov	r2, r8
 800229a:	4644      	mov	r4, r8
 800229c:	1a82      	subs	r2, r0, r2
 800229e:	2c00      	cmp	r4, #0
 80022a0:	d000      	beq.n	80022a4 <__aeabi_dsub+0x1c4>
 80022a2:	e0f5      	b.n	8002490 <__aeabi_dsub+0x3b0>
 80022a4:	4665      	mov	r5, ip
 80022a6:	431d      	orrs	r5, r3
 80022a8:	d100      	bne.n	80022ac <__aeabi_dsub+0x1cc>
 80022aa:	e19c      	b.n	80025e6 <__aeabi_dsub+0x506>
 80022ac:	1e55      	subs	r5, r2, #1
 80022ae:	2a01      	cmp	r2, #1
 80022b0:	d100      	bne.n	80022b4 <__aeabi_dsub+0x1d4>
 80022b2:	e1fb      	b.n	80026ac <__aeabi_dsub+0x5cc>
 80022b4:	4c60      	ldr	r4, [pc, #384]	; (8002438 <__aeabi_dsub+0x358>)
 80022b6:	42a2      	cmp	r2, r4
 80022b8:	d100      	bne.n	80022bc <__aeabi_dsub+0x1dc>
 80022ba:	e1bd      	b.n	8002638 <__aeabi_dsub+0x558>
 80022bc:	002a      	movs	r2, r5
 80022be:	e0f0      	b.n	80024a2 <__aeabi_dsub+0x3c2>
 80022c0:	0008      	movs	r0, r1
 80022c2:	4338      	orrs	r0, r7
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x1e8>
 80022c6:	e0c3      	b.n	8002450 <__aeabi_dsub+0x370>
 80022c8:	1e50      	subs	r0, r2, #1
 80022ca:	2a01      	cmp	r2, #1
 80022cc:	d100      	bne.n	80022d0 <__aeabi_dsub+0x1f0>
 80022ce:	e1a8      	b.n	8002622 <__aeabi_dsub+0x542>
 80022d0:	4c59      	ldr	r4, [pc, #356]	; (8002438 <__aeabi_dsub+0x358>)
 80022d2:	42a2      	cmp	r2, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x1f8>
 80022d6:	e087      	b.n	80023e8 <__aeabi_dsub+0x308>
 80022d8:	0002      	movs	r2, r0
 80022da:	e736      	b.n	800214a <__aeabi_dsub+0x6a>
 80022dc:	2201      	movs	r2, #1
 80022de:	4056      	eors	r6, r2
 80022e0:	46b3      	mov	fp, r6
 80022e2:	42b5      	cmp	r5, r6
 80022e4:	d000      	beq.n	80022e8 <__aeabi_dsub+0x208>
 80022e6:	e721      	b.n	800212c <__aeabi_dsub+0x4c>
 80022e8:	4a55      	ldr	r2, [pc, #340]	; (8002440 <__aeabi_dsub+0x360>)
 80022ea:	4442      	add	r2, r8
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x212>
 80022f0:	e0b5      	b.n	800245e <__aeabi_dsub+0x37e>
 80022f2:	4642      	mov	r2, r8
 80022f4:	4644      	mov	r4, r8
 80022f6:	1a82      	subs	r2, r0, r2
 80022f8:	2c00      	cmp	r4, #0
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x21e>
 80022fc:	e138      	b.n	8002570 <__aeabi_dsub+0x490>
 80022fe:	4e4e      	ldr	r6, [pc, #312]	; (8002438 <__aeabi_dsub+0x358>)
 8002300:	42b0      	cmp	r0, r6
 8002302:	d100      	bne.n	8002306 <__aeabi_dsub+0x226>
 8002304:	e1de      	b.n	80026c4 <__aeabi_dsub+0x5e4>
 8002306:	2680      	movs	r6, #128	; 0x80
 8002308:	4664      	mov	r4, ip
 800230a:	0436      	lsls	r6, r6, #16
 800230c:	4334      	orrs	r4, r6
 800230e:	46a4      	mov	ip, r4
 8002310:	2a38      	cmp	r2, #56	; 0x38
 8002312:	dd00      	ble.n	8002316 <__aeabi_dsub+0x236>
 8002314:	e196      	b.n	8002644 <__aeabi_dsub+0x564>
 8002316:	2a1f      	cmp	r2, #31
 8002318:	dd00      	ble.n	800231c <__aeabi_dsub+0x23c>
 800231a:	e224      	b.n	8002766 <__aeabi_dsub+0x686>
 800231c:	2620      	movs	r6, #32
 800231e:	1ab4      	subs	r4, r6, r2
 8002320:	46a2      	mov	sl, r4
 8002322:	4664      	mov	r4, ip
 8002324:	4656      	mov	r6, sl
 8002326:	40b4      	lsls	r4, r6
 8002328:	46a1      	mov	r9, r4
 800232a:	001c      	movs	r4, r3
 800232c:	464e      	mov	r6, r9
 800232e:	40d4      	lsrs	r4, r2
 8002330:	4326      	orrs	r6, r4
 8002332:	0034      	movs	r4, r6
 8002334:	4656      	mov	r6, sl
 8002336:	40b3      	lsls	r3, r6
 8002338:	1e5e      	subs	r6, r3, #1
 800233a:	41b3      	sbcs	r3, r6
 800233c:	431c      	orrs	r4, r3
 800233e:	4663      	mov	r3, ip
 8002340:	40d3      	lsrs	r3, r2
 8002342:	18c9      	adds	r1, r1, r3
 8002344:	19e4      	adds	r4, r4, r7
 8002346:	42bc      	cmp	r4, r7
 8002348:	41bf      	sbcs	r7, r7
 800234a:	427f      	negs	r7, r7
 800234c:	46b9      	mov	r9, r7
 800234e:	4680      	mov	r8, r0
 8002350:	4489      	add	r9, r1
 8002352:	e0d8      	b.n	8002506 <__aeabi_dsub+0x426>
 8002354:	4640      	mov	r0, r8
 8002356:	4c3b      	ldr	r4, [pc, #236]	; (8002444 <__aeabi_dsub+0x364>)
 8002358:	3001      	adds	r0, #1
 800235a:	4220      	tst	r0, r4
 800235c:	d000      	beq.n	8002360 <__aeabi_dsub+0x280>
 800235e:	e0b4      	b.n	80024ca <__aeabi_dsub+0x3ea>
 8002360:	4640      	mov	r0, r8
 8002362:	2800      	cmp	r0, #0
 8002364:	d000      	beq.n	8002368 <__aeabi_dsub+0x288>
 8002366:	e144      	b.n	80025f2 <__aeabi_dsub+0x512>
 8002368:	4660      	mov	r0, ip
 800236a:	4318      	orrs	r0, r3
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x290>
 800236e:	e190      	b.n	8002692 <__aeabi_dsub+0x5b2>
 8002370:	0008      	movs	r0, r1
 8002372:	4338      	orrs	r0, r7
 8002374:	d000      	beq.n	8002378 <__aeabi_dsub+0x298>
 8002376:	e1aa      	b.n	80026ce <__aeabi_dsub+0x5ee>
 8002378:	4661      	mov	r1, ip
 800237a:	08db      	lsrs	r3, r3, #3
 800237c:	0749      	lsls	r1, r1, #29
 800237e:	430b      	orrs	r3, r1
 8002380:	4661      	mov	r1, ip
 8002382:	08cc      	lsrs	r4, r1, #3
 8002384:	e027      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002386:	0008      	movs	r0, r1
 8002388:	4338      	orrs	r0, r7
 800238a:	d061      	beq.n	8002450 <__aeabi_dsub+0x370>
 800238c:	1e50      	subs	r0, r2, #1
 800238e:	2a01      	cmp	r2, #1
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x2b4>
 8002392:	e139      	b.n	8002608 <__aeabi_dsub+0x528>
 8002394:	42a2      	cmp	r2, r4
 8002396:	d027      	beq.n	80023e8 <__aeabi_dsub+0x308>
 8002398:	0002      	movs	r2, r0
 800239a:	e75d      	b.n	8002258 <__aeabi_dsub+0x178>
 800239c:	0002      	movs	r2, r0
 800239e:	391f      	subs	r1, #31
 80023a0:	40ca      	lsrs	r2, r1
 80023a2:	0011      	movs	r1, r2
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d003      	beq.n	80023b0 <__aeabi_dsub+0x2d0>
 80023a8:	2240      	movs	r2, #64	; 0x40
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	4098      	lsls	r0, r3
 80023ae:	4304      	orrs	r4, r0
 80023b0:	1e63      	subs	r3, r4, #1
 80023b2:	419c      	sbcs	r4, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	4699      	mov	r9, r3
 80023b8:	4698      	mov	r8, r3
 80023ba:	430c      	orrs	r4, r1
 80023bc:	0763      	lsls	r3, r4, #29
 80023be:	d000      	beq.n	80023c2 <__aeabi_dsub+0x2e2>
 80023c0:	e712      	b.n	80021e8 <__aeabi_dsub+0x108>
 80023c2:	464b      	mov	r3, r9
 80023c4:	464a      	mov	r2, r9
 80023c6:	08e4      	lsrs	r4, r4, #3
 80023c8:	075b      	lsls	r3, r3, #29
 80023ca:	4323      	orrs	r3, r4
 80023cc:	08d4      	lsrs	r4, r2, #3
 80023ce:	4642      	mov	r2, r8
 80023d0:	4919      	ldr	r1, [pc, #100]	; (8002438 <__aeabi_dsub+0x358>)
 80023d2:	428a      	cmp	r2, r1
 80023d4:	d00e      	beq.n	80023f4 <__aeabi_dsub+0x314>
 80023d6:	0324      	lsls	r4, r4, #12
 80023d8:	0552      	lsls	r2, r2, #21
 80023da:	0b24      	lsrs	r4, r4, #12
 80023dc:	0d52      	lsrs	r2, r2, #21
 80023de:	e722      	b.n	8002226 <__aeabi_dsub+0x146>
 80023e0:	000a      	movs	r2, r1
 80023e2:	2400      	movs	r4, #0
 80023e4:	2300      	movs	r3, #0
 80023e6:	e71e      	b.n	8002226 <__aeabi_dsub+0x146>
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4662      	mov	r2, ip
 80023ec:	0752      	lsls	r2, r2, #29
 80023ee:	4313      	orrs	r3, r2
 80023f0:	4662      	mov	r2, ip
 80023f2:	08d4      	lsrs	r4, r2, #3
 80023f4:	001a      	movs	r2, r3
 80023f6:	4322      	orrs	r2, r4
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x31c>
 80023fa:	e1fc      	b.n	80027f6 <__aeabi_dsub+0x716>
 80023fc:	2280      	movs	r2, #128	; 0x80
 80023fe:	0312      	lsls	r2, r2, #12
 8002400:	4314      	orrs	r4, r2
 8002402:	0324      	lsls	r4, r4, #12
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <__aeabi_dsub+0x358>)
 8002406:	0b24      	lsrs	r4, r4, #12
 8002408:	e70d      	b.n	8002226 <__aeabi_dsub+0x146>
 800240a:	0020      	movs	r0, r4
 800240c:	f000 fbae 	bl	8002b6c <__clzsi2>
 8002410:	0001      	movs	r1, r0
 8002412:	3118      	adds	r1, #24
 8002414:	291f      	cmp	r1, #31
 8002416:	dc00      	bgt.n	800241a <__aeabi_dsub+0x33a>
 8002418:	e6c4      	b.n	80021a4 <__aeabi_dsub+0xc4>
 800241a:	3808      	subs	r0, #8
 800241c:	4084      	lsls	r4, r0
 800241e:	4643      	mov	r3, r8
 8002420:	0020      	movs	r0, r4
 8002422:	2400      	movs	r4, #0
 8002424:	4588      	cmp	r8, r1
 8002426:	dc00      	bgt.n	800242a <__aeabi_dsub+0x34a>
 8002428:	e6c8      	b.n	80021bc <__aeabi_dsub+0xdc>
 800242a:	4a04      	ldr	r2, [pc, #16]	; (800243c <__aeabi_dsub+0x35c>)
 800242c:	1a5b      	subs	r3, r3, r1
 800242e:	4010      	ands	r0, r2
 8002430:	4698      	mov	r8, r3
 8002432:	4681      	mov	r9, r0
 8002434:	e6d6      	b.n	80021e4 <__aeabi_dsub+0x104>
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	000007ff 	.word	0x000007ff
 800243c:	ff7fffff 	.word	0xff7fffff
 8002440:	fffff801 	.word	0xfffff801
 8002444:	000007fe 	.word	0x000007fe
 8002448:	430f      	orrs	r7, r1
 800244a:	1e7a      	subs	r2, r7, #1
 800244c:	4197      	sbcs	r7, r2
 800244e:	e691      	b.n	8002174 <__aeabi_dsub+0x94>
 8002450:	4661      	mov	r1, ip
 8002452:	08db      	lsrs	r3, r3, #3
 8002454:	0749      	lsls	r1, r1, #29
 8002456:	430b      	orrs	r3, r1
 8002458:	4661      	mov	r1, ip
 800245a:	08cc      	lsrs	r4, r1, #3
 800245c:	e7b8      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 800245e:	4640      	mov	r0, r8
 8002460:	4cd3      	ldr	r4, [pc, #844]	; (80027b0 <__aeabi_dsub+0x6d0>)
 8002462:	3001      	adds	r0, #1
 8002464:	4220      	tst	r0, r4
 8002466:	d000      	beq.n	800246a <__aeabi_dsub+0x38a>
 8002468:	e0a2      	b.n	80025b0 <__aeabi_dsub+0x4d0>
 800246a:	4640      	mov	r0, r8
 800246c:	2800      	cmp	r0, #0
 800246e:	d000      	beq.n	8002472 <__aeabi_dsub+0x392>
 8002470:	e101      	b.n	8002676 <__aeabi_dsub+0x596>
 8002472:	4660      	mov	r0, ip
 8002474:	4318      	orrs	r0, r3
 8002476:	d100      	bne.n	800247a <__aeabi_dsub+0x39a>
 8002478:	e15e      	b.n	8002738 <__aeabi_dsub+0x658>
 800247a:	0008      	movs	r0, r1
 800247c:	4338      	orrs	r0, r7
 800247e:	d000      	beq.n	8002482 <__aeabi_dsub+0x3a2>
 8002480:	e15f      	b.n	8002742 <__aeabi_dsub+0x662>
 8002482:	4661      	mov	r1, ip
 8002484:	08db      	lsrs	r3, r3, #3
 8002486:	0749      	lsls	r1, r1, #29
 8002488:	430b      	orrs	r3, r1
 800248a:	4661      	mov	r1, ip
 800248c:	08cc      	lsrs	r4, r1, #3
 800248e:	e7a2      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002490:	4dc8      	ldr	r5, [pc, #800]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002492:	42a8      	cmp	r0, r5
 8002494:	d100      	bne.n	8002498 <__aeabi_dsub+0x3b8>
 8002496:	e0cf      	b.n	8002638 <__aeabi_dsub+0x558>
 8002498:	2580      	movs	r5, #128	; 0x80
 800249a:	4664      	mov	r4, ip
 800249c:	042d      	lsls	r5, r5, #16
 800249e:	432c      	orrs	r4, r5
 80024a0:	46a4      	mov	ip, r4
 80024a2:	2a38      	cmp	r2, #56	; 0x38
 80024a4:	dc56      	bgt.n	8002554 <__aeabi_dsub+0x474>
 80024a6:	2a1f      	cmp	r2, #31
 80024a8:	dd00      	ble.n	80024ac <__aeabi_dsub+0x3cc>
 80024aa:	e0d1      	b.n	8002650 <__aeabi_dsub+0x570>
 80024ac:	2520      	movs	r5, #32
 80024ae:	001e      	movs	r6, r3
 80024b0:	1aad      	subs	r5, r5, r2
 80024b2:	4664      	mov	r4, ip
 80024b4:	40ab      	lsls	r3, r5
 80024b6:	40ac      	lsls	r4, r5
 80024b8:	40d6      	lsrs	r6, r2
 80024ba:	1e5d      	subs	r5, r3, #1
 80024bc:	41ab      	sbcs	r3, r5
 80024be:	4334      	orrs	r4, r6
 80024c0:	4323      	orrs	r3, r4
 80024c2:	4664      	mov	r4, ip
 80024c4:	40d4      	lsrs	r4, r2
 80024c6:	1b09      	subs	r1, r1, r4
 80024c8:	e049      	b.n	800255e <__aeabi_dsub+0x47e>
 80024ca:	4660      	mov	r0, ip
 80024cc:	1bdc      	subs	r4, r3, r7
 80024ce:	1a46      	subs	r6, r0, r1
 80024d0:	42a3      	cmp	r3, r4
 80024d2:	4180      	sbcs	r0, r0
 80024d4:	4240      	negs	r0, r0
 80024d6:	4681      	mov	r9, r0
 80024d8:	0030      	movs	r0, r6
 80024da:	464e      	mov	r6, r9
 80024dc:	1b80      	subs	r0, r0, r6
 80024de:	4681      	mov	r9, r0
 80024e0:	0200      	lsls	r0, r0, #8
 80024e2:	d476      	bmi.n	80025d2 <__aeabi_dsub+0x4f2>
 80024e4:	464b      	mov	r3, r9
 80024e6:	4323      	orrs	r3, r4
 80024e8:	d000      	beq.n	80024ec <__aeabi_dsub+0x40c>
 80024ea:	e652      	b.n	8002192 <__aeabi_dsub+0xb2>
 80024ec:	2400      	movs	r4, #0
 80024ee:	2500      	movs	r5, #0
 80024f0:	e771      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 80024f2:	4339      	orrs	r1, r7
 80024f4:	000c      	movs	r4, r1
 80024f6:	1e62      	subs	r2, r4, #1
 80024f8:	4194      	sbcs	r4, r2
 80024fa:	18e4      	adds	r4, r4, r3
 80024fc:	429c      	cmp	r4, r3
 80024fe:	419b      	sbcs	r3, r3
 8002500:	425b      	negs	r3, r3
 8002502:	4463      	add	r3, ip
 8002504:	4699      	mov	r9, r3
 8002506:	464b      	mov	r3, r9
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	d400      	bmi.n	800250e <__aeabi_dsub+0x42e>
 800250c:	e756      	b.n	80023bc <__aeabi_dsub+0x2dc>
 800250e:	2301      	movs	r3, #1
 8002510:	469c      	mov	ip, r3
 8002512:	4ba8      	ldr	r3, [pc, #672]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002514:	44e0      	add	r8, ip
 8002516:	4598      	cmp	r8, r3
 8002518:	d038      	beq.n	800258c <__aeabi_dsub+0x4ac>
 800251a:	464b      	mov	r3, r9
 800251c:	48a6      	ldr	r0, [pc, #664]	; (80027b8 <__aeabi_dsub+0x6d8>)
 800251e:	2201      	movs	r2, #1
 8002520:	4003      	ands	r3, r0
 8002522:	0018      	movs	r0, r3
 8002524:	0863      	lsrs	r3, r4, #1
 8002526:	4014      	ands	r4, r2
 8002528:	431c      	orrs	r4, r3
 800252a:	07c3      	lsls	r3, r0, #31
 800252c:	431c      	orrs	r4, r3
 800252e:	0843      	lsrs	r3, r0, #1
 8002530:	4699      	mov	r9, r3
 8002532:	e657      	b.n	80021e4 <__aeabi_dsub+0x104>
 8002534:	0010      	movs	r0, r2
 8002536:	000e      	movs	r6, r1
 8002538:	3820      	subs	r0, #32
 800253a:	40c6      	lsrs	r6, r0
 800253c:	2a20      	cmp	r2, #32
 800253e:	d004      	beq.n	800254a <__aeabi_dsub+0x46a>
 8002540:	2040      	movs	r0, #64	; 0x40
 8002542:	1a82      	subs	r2, r0, r2
 8002544:	4091      	lsls	r1, r2
 8002546:	430f      	orrs	r7, r1
 8002548:	46b9      	mov	r9, r7
 800254a:	464f      	mov	r7, r9
 800254c:	1e7a      	subs	r2, r7, #1
 800254e:	4197      	sbcs	r7, r2
 8002550:	4337      	orrs	r7, r6
 8002552:	e60f      	b.n	8002174 <__aeabi_dsub+0x94>
 8002554:	4662      	mov	r2, ip
 8002556:	431a      	orrs	r2, r3
 8002558:	0013      	movs	r3, r2
 800255a:	1e5a      	subs	r2, r3, #1
 800255c:	4193      	sbcs	r3, r2
 800255e:	1afc      	subs	r4, r7, r3
 8002560:	42a7      	cmp	r7, r4
 8002562:	41bf      	sbcs	r7, r7
 8002564:	427f      	negs	r7, r7
 8002566:	1bcb      	subs	r3, r1, r7
 8002568:	4699      	mov	r9, r3
 800256a:	465d      	mov	r5, fp
 800256c:	4680      	mov	r8, r0
 800256e:	e608      	b.n	8002182 <__aeabi_dsub+0xa2>
 8002570:	4666      	mov	r6, ip
 8002572:	431e      	orrs	r6, r3
 8002574:	d100      	bne.n	8002578 <__aeabi_dsub+0x498>
 8002576:	e0be      	b.n	80026f6 <__aeabi_dsub+0x616>
 8002578:	1e56      	subs	r6, r2, #1
 800257a:	2a01      	cmp	r2, #1
 800257c:	d100      	bne.n	8002580 <__aeabi_dsub+0x4a0>
 800257e:	e109      	b.n	8002794 <__aeabi_dsub+0x6b4>
 8002580:	4c8c      	ldr	r4, [pc, #560]	; (80027b4 <__aeabi_dsub+0x6d4>)
 8002582:	42a2      	cmp	r2, r4
 8002584:	d100      	bne.n	8002588 <__aeabi_dsub+0x4a8>
 8002586:	e119      	b.n	80027bc <__aeabi_dsub+0x6dc>
 8002588:	0032      	movs	r2, r6
 800258a:	e6c1      	b.n	8002310 <__aeabi_dsub+0x230>
 800258c:	4642      	mov	r2, r8
 800258e:	2400      	movs	r4, #0
 8002590:	2300      	movs	r3, #0
 8002592:	e648      	b.n	8002226 <__aeabi_dsub+0x146>
 8002594:	2020      	movs	r0, #32
 8002596:	000c      	movs	r4, r1
 8002598:	1a80      	subs	r0, r0, r2
 800259a:	003e      	movs	r6, r7
 800259c:	4087      	lsls	r7, r0
 800259e:	4084      	lsls	r4, r0
 80025a0:	40d6      	lsrs	r6, r2
 80025a2:	1e78      	subs	r0, r7, #1
 80025a4:	4187      	sbcs	r7, r0
 80025a6:	40d1      	lsrs	r1, r2
 80025a8:	4334      	orrs	r4, r6
 80025aa:	433c      	orrs	r4, r7
 80025ac:	448c      	add	ip, r1
 80025ae:	e7a4      	b.n	80024fa <__aeabi_dsub+0x41a>
 80025b0:	4a80      	ldr	r2, [pc, #512]	; (80027b4 <__aeabi_dsub+0x6d4>)
 80025b2:	4290      	cmp	r0, r2
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dsub+0x4d8>
 80025b6:	e0e9      	b.n	800278c <__aeabi_dsub+0x6ac>
 80025b8:	19df      	adds	r7, r3, r7
 80025ba:	429f      	cmp	r7, r3
 80025bc:	419b      	sbcs	r3, r3
 80025be:	4461      	add	r1, ip
 80025c0:	425b      	negs	r3, r3
 80025c2:	18c9      	adds	r1, r1, r3
 80025c4:	07cc      	lsls	r4, r1, #31
 80025c6:	087f      	lsrs	r7, r7, #1
 80025c8:	084b      	lsrs	r3, r1, #1
 80025ca:	4699      	mov	r9, r3
 80025cc:	4680      	mov	r8, r0
 80025ce:	433c      	orrs	r4, r7
 80025d0:	e6f4      	b.n	80023bc <__aeabi_dsub+0x2dc>
 80025d2:	1afc      	subs	r4, r7, r3
 80025d4:	42a7      	cmp	r7, r4
 80025d6:	41bf      	sbcs	r7, r7
 80025d8:	4663      	mov	r3, ip
 80025da:	427f      	negs	r7, r7
 80025dc:	1ac9      	subs	r1, r1, r3
 80025de:	1bcb      	subs	r3, r1, r7
 80025e0:	4699      	mov	r9, r3
 80025e2:	465d      	mov	r5, fp
 80025e4:	e5d5      	b.n	8002192 <__aeabi_dsub+0xb2>
 80025e6:	08ff      	lsrs	r7, r7, #3
 80025e8:	074b      	lsls	r3, r1, #29
 80025ea:	465d      	mov	r5, fp
 80025ec:	433b      	orrs	r3, r7
 80025ee:	08cc      	lsrs	r4, r1, #3
 80025f0:	e6ee      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 80025f2:	4662      	mov	r2, ip
 80025f4:	431a      	orrs	r2, r3
 80025f6:	d000      	beq.n	80025fa <__aeabi_dsub+0x51a>
 80025f8:	e082      	b.n	8002700 <__aeabi_dsub+0x620>
 80025fa:	000b      	movs	r3, r1
 80025fc:	433b      	orrs	r3, r7
 80025fe:	d11b      	bne.n	8002638 <__aeabi_dsub+0x558>
 8002600:	2480      	movs	r4, #128	; 0x80
 8002602:	2500      	movs	r5, #0
 8002604:	0324      	lsls	r4, r4, #12
 8002606:	e6f9      	b.n	80023fc <__aeabi_dsub+0x31c>
 8002608:	19dc      	adds	r4, r3, r7
 800260a:	429c      	cmp	r4, r3
 800260c:	419b      	sbcs	r3, r3
 800260e:	4461      	add	r1, ip
 8002610:	4689      	mov	r9, r1
 8002612:	425b      	negs	r3, r3
 8002614:	4499      	add	r9, r3
 8002616:	464b      	mov	r3, r9
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	d444      	bmi.n	80026a6 <__aeabi_dsub+0x5c6>
 800261c:	2301      	movs	r3, #1
 800261e:	4698      	mov	r8, r3
 8002620:	e6cc      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002622:	1bdc      	subs	r4, r3, r7
 8002624:	4662      	mov	r2, ip
 8002626:	42a3      	cmp	r3, r4
 8002628:	419b      	sbcs	r3, r3
 800262a:	1a51      	subs	r1, r2, r1
 800262c:	425b      	negs	r3, r3
 800262e:	1acb      	subs	r3, r1, r3
 8002630:	4699      	mov	r9, r3
 8002632:	2301      	movs	r3, #1
 8002634:	4698      	mov	r8, r3
 8002636:	e5a4      	b.n	8002182 <__aeabi_dsub+0xa2>
 8002638:	08ff      	lsrs	r7, r7, #3
 800263a:	074b      	lsls	r3, r1, #29
 800263c:	465d      	mov	r5, fp
 800263e:	433b      	orrs	r3, r7
 8002640:	08cc      	lsrs	r4, r1, #3
 8002642:	e6d7      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002644:	4662      	mov	r2, ip
 8002646:	431a      	orrs	r2, r3
 8002648:	0014      	movs	r4, r2
 800264a:	1e63      	subs	r3, r4, #1
 800264c:	419c      	sbcs	r4, r3
 800264e:	e679      	b.n	8002344 <__aeabi_dsub+0x264>
 8002650:	0015      	movs	r5, r2
 8002652:	4664      	mov	r4, ip
 8002654:	3d20      	subs	r5, #32
 8002656:	40ec      	lsrs	r4, r5
 8002658:	46a0      	mov	r8, r4
 800265a:	2a20      	cmp	r2, #32
 800265c:	d005      	beq.n	800266a <__aeabi_dsub+0x58a>
 800265e:	2540      	movs	r5, #64	; 0x40
 8002660:	4664      	mov	r4, ip
 8002662:	1aaa      	subs	r2, r5, r2
 8002664:	4094      	lsls	r4, r2
 8002666:	4323      	orrs	r3, r4
 8002668:	469a      	mov	sl, r3
 800266a:	4654      	mov	r4, sl
 800266c:	1e63      	subs	r3, r4, #1
 800266e:	419c      	sbcs	r4, r3
 8002670:	4643      	mov	r3, r8
 8002672:	4323      	orrs	r3, r4
 8002674:	e773      	b.n	800255e <__aeabi_dsub+0x47e>
 8002676:	4662      	mov	r2, ip
 8002678:	431a      	orrs	r2, r3
 800267a:	d023      	beq.n	80026c4 <__aeabi_dsub+0x5e4>
 800267c:	000a      	movs	r2, r1
 800267e:	433a      	orrs	r2, r7
 8002680:	d000      	beq.n	8002684 <__aeabi_dsub+0x5a4>
 8002682:	e0a0      	b.n	80027c6 <__aeabi_dsub+0x6e6>
 8002684:	4662      	mov	r2, ip
 8002686:	08db      	lsrs	r3, r3, #3
 8002688:	0752      	lsls	r2, r2, #29
 800268a:	4313      	orrs	r3, r2
 800268c:	4662      	mov	r2, ip
 800268e:	08d4      	lsrs	r4, r2, #3
 8002690:	e6b0      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002692:	000b      	movs	r3, r1
 8002694:	433b      	orrs	r3, r7
 8002696:	d100      	bne.n	800269a <__aeabi_dsub+0x5ba>
 8002698:	e728      	b.n	80024ec <__aeabi_dsub+0x40c>
 800269a:	08ff      	lsrs	r7, r7, #3
 800269c:	074b      	lsls	r3, r1, #29
 800269e:	465d      	mov	r5, fp
 80026a0:	433b      	orrs	r3, r7
 80026a2:	08cc      	lsrs	r4, r1, #3
 80026a4:	e697      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 80026a6:	2302      	movs	r3, #2
 80026a8:	4698      	mov	r8, r3
 80026aa:	e736      	b.n	800251a <__aeabi_dsub+0x43a>
 80026ac:	1afc      	subs	r4, r7, r3
 80026ae:	42a7      	cmp	r7, r4
 80026b0:	41bf      	sbcs	r7, r7
 80026b2:	4663      	mov	r3, ip
 80026b4:	427f      	negs	r7, r7
 80026b6:	1ac9      	subs	r1, r1, r3
 80026b8:	1bcb      	subs	r3, r1, r7
 80026ba:	4699      	mov	r9, r3
 80026bc:	2301      	movs	r3, #1
 80026be:	465d      	mov	r5, fp
 80026c0:	4698      	mov	r8, r3
 80026c2:	e55e      	b.n	8002182 <__aeabi_dsub+0xa2>
 80026c4:	074b      	lsls	r3, r1, #29
 80026c6:	08ff      	lsrs	r7, r7, #3
 80026c8:	433b      	orrs	r3, r7
 80026ca:	08cc      	lsrs	r4, r1, #3
 80026cc:	e692      	b.n	80023f4 <__aeabi_dsub+0x314>
 80026ce:	1bdc      	subs	r4, r3, r7
 80026d0:	4660      	mov	r0, ip
 80026d2:	42a3      	cmp	r3, r4
 80026d4:	41b6      	sbcs	r6, r6
 80026d6:	1a40      	subs	r0, r0, r1
 80026d8:	4276      	negs	r6, r6
 80026da:	1b80      	subs	r0, r0, r6
 80026dc:	4681      	mov	r9, r0
 80026de:	0200      	lsls	r0, r0, #8
 80026e0:	d560      	bpl.n	80027a4 <__aeabi_dsub+0x6c4>
 80026e2:	1afc      	subs	r4, r7, r3
 80026e4:	42a7      	cmp	r7, r4
 80026e6:	41bf      	sbcs	r7, r7
 80026e8:	4663      	mov	r3, ip
 80026ea:	427f      	negs	r7, r7
 80026ec:	1ac9      	subs	r1, r1, r3
 80026ee:	1bcb      	subs	r3, r1, r7
 80026f0:	4699      	mov	r9, r3
 80026f2:	465d      	mov	r5, fp
 80026f4:	e576      	b.n	80021e4 <__aeabi_dsub+0x104>
 80026f6:	08ff      	lsrs	r7, r7, #3
 80026f8:	074b      	lsls	r3, r1, #29
 80026fa:	433b      	orrs	r3, r7
 80026fc:	08cc      	lsrs	r4, r1, #3
 80026fe:	e667      	b.n	80023d0 <__aeabi_dsub+0x2f0>
 8002700:	000a      	movs	r2, r1
 8002702:	08db      	lsrs	r3, r3, #3
 8002704:	433a      	orrs	r2, r7
 8002706:	d100      	bne.n	800270a <__aeabi_dsub+0x62a>
 8002708:	e66f      	b.n	80023ea <__aeabi_dsub+0x30a>
 800270a:	4662      	mov	r2, ip
 800270c:	0752      	lsls	r2, r2, #29
 800270e:	4313      	orrs	r3, r2
 8002710:	4662      	mov	r2, ip
 8002712:	08d4      	lsrs	r4, r2, #3
 8002714:	2280      	movs	r2, #128	; 0x80
 8002716:	0312      	lsls	r2, r2, #12
 8002718:	4214      	tst	r4, r2
 800271a:	d007      	beq.n	800272c <__aeabi_dsub+0x64c>
 800271c:	08c8      	lsrs	r0, r1, #3
 800271e:	4210      	tst	r0, r2
 8002720:	d104      	bne.n	800272c <__aeabi_dsub+0x64c>
 8002722:	465d      	mov	r5, fp
 8002724:	0004      	movs	r4, r0
 8002726:	08fb      	lsrs	r3, r7, #3
 8002728:	0749      	lsls	r1, r1, #29
 800272a:	430b      	orrs	r3, r1
 800272c:	0f5a      	lsrs	r2, r3, #29
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	08db      	lsrs	r3, r3, #3
 8002732:	0752      	lsls	r2, r2, #29
 8002734:	4313      	orrs	r3, r2
 8002736:	e65d      	b.n	80023f4 <__aeabi_dsub+0x314>
 8002738:	074b      	lsls	r3, r1, #29
 800273a:	08ff      	lsrs	r7, r7, #3
 800273c:	433b      	orrs	r3, r7
 800273e:	08cc      	lsrs	r4, r1, #3
 8002740:	e649      	b.n	80023d6 <__aeabi_dsub+0x2f6>
 8002742:	19dc      	adds	r4, r3, r7
 8002744:	429c      	cmp	r4, r3
 8002746:	419b      	sbcs	r3, r3
 8002748:	4461      	add	r1, ip
 800274a:	4689      	mov	r9, r1
 800274c:	425b      	negs	r3, r3
 800274e:	4499      	add	r9, r3
 8002750:	464b      	mov	r3, r9
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	d400      	bmi.n	8002758 <__aeabi_dsub+0x678>
 8002756:	e631      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002758:	464a      	mov	r2, r9
 800275a:	4b17      	ldr	r3, [pc, #92]	; (80027b8 <__aeabi_dsub+0x6d8>)
 800275c:	401a      	ands	r2, r3
 800275e:	2301      	movs	r3, #1
 8002760:	4691      	mov	r9, r2
 8002762:	4698      	mov	r8, r3
 8002764:	e62a      	b.n	80023bc <__aeabi_dsub+0x2dc>
 8002766:	0016      	movs	r6, r2
 8002768:	4664      	mov	r4, ip
 800276a:	3e20      	subs	r6, #32
 800276c:	40f4      	lsrs	r4, r6
 800276e:	46a0      	mov	r8, r4
 8002770:	2a20      	cmp	r2, #32
 8002772:	d005      	beq.n	8002780 <__aeabi_dsub+0x6a0>
 8002774:	2640      	movs	r6, #64	; 0x40
 8002776:	4664      	mov	r4, ip
 8002778:	1ab2      	subs	r2, r6, r2
 800277a:	4094      	lsls	r4, r2
 800277c:	4323      	orrs	r3, r4
 800277e:	469a      	mov	sl, r3
 8002780:	4654      	mov	r4, sl
 8002782:	1e63      	subs	r3, r4, #1
 8002784:	419c      	sbcs	r4, r3
 8002786:	4643      	mov	r3, r8
 8002788:	431c      	orrs	r4, r3
 800278a:	e5db      	b.n	8002344 <__aeabi_dsub+0x264>
 800278c:	0002      	movs	r2, r0
 800278e:	2400      	movs	r4, #0
 8002790:	2300      	movs	r3, #0
 8002792:	e548      	b.n	8002226 <__aeabi_dsub+0x146>
 8002794:	19dc      	adds	r4, r3, r7
 8002796:	42bc      	cmp	r4, r7
 8002798:	41bf      	sbcs	r7, r7
 800279a:	4461      	add	r1, ip
 800279c:	4689      	mov	r9, r1
 800279e:	427f      	negs	r7, r7
 80027a0:	44b9      	add	r9, r7
 80027a2:	e738      	b.n	8002616 <__aeabi_dsub+0x536>
 80027a4:	464b      	mov	r3, r9
 80027a6:	4323      	orrs	r3, r4
 80027a8:	d100      	bne.n	80027ac <__aeabi_dsub+0x6cc>
 80027aa:	e69f      	b.n	80024ec <__aeabi_dsub+0x40c>
 80027ac:	e606      	b.n	80023bc <__aeabi_dsub+0x2dc>
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	000007fe 	.word	0x000007fe
 80027b4:	000007ff 	.word	0x000007ff
 80027b8:	ff7fffff 	.word	0xff7fffff
 80027bc:	08ff      	lsrs	r7, r7, #3
 80027be:	074b      	lsls	r3, r1, #29
 80027c0:	433b      	orrs	r3, r7
 80027c2:	08cc      	lsrs	r4, r1, #3
 80027c4:	e616      	b.n	80023f4 <__aeabi_dsub+0x314>
 80027c6:	4662      	mov	r2, ip
 80027c8:	08db      	lsrs	r3, r3, #3
 80027ca:	0752      	lsls	r2, r2, #29
 80027cc:	4313      	orrs	r3, r2
 80027ce:	4662      	mov	r2, ip
 80027d0:	08d4      	lsrs	r4, r2, #3
 80027d2:	2280      	movs	r2, #128	; 0x80
 80027d4:	0312      	lsls	r2, r2, #12
 80027d6:	4214      	tst	r4, r2
 80027d8:	d007      	beq.n	80027ea <__aeabi_dsub+0x70a>
 80027da:	08c8      	lsrs	r0, r1, #3
 80027dc:	4210      	tst	r0, r2
 80027de:	d104      	bne.n	80027ea <__aeabi_dsub+0x70a>
 80027e0:	465d      	mov	r5, fp
 80027e2:	0004      	movs	r4, r0
 80027e4:	08fb      	lsrs	r3, r7, #3
 80027e6:	0749      	lsls	r1, r1, #29
 80027e8:	430b      	orrs	r3, r1
 80027ea:	0f5a      	lsrs	r2, r3, #29
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	0752      	lsls	r2, r2, #29
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	4313      	orrs	r3, r2
 80027f4:	e5fe      	b.n	80023f4 <__aeabi_dsub+0x314>
 80027f6:	2300      	movs	r3, #0
 80027f8:	4a01      	ldr	r2, [pc, #4]	; (8002800 <__aeabi_dsub+0x720>)
 80027fa:	001c      	movs	r4, r3
 80027fc:	e513      	b.n	8002226 <__aeabi_dsub+0x146>
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	000007ff 	.word	0x000007ff

08002804 <__aeabi_dcmpun>:
 8002804:	b570      	push	{r4, r5, r6, lr}
 8002806:	0005      	movs	r5, r0
 8002808:	480c      	ldr	r0, [pc, #48]	; (800283c <__aeabi_dcmpun+0x38>)
 800280a:	031c      	lsls	r4, r3, #12
 800280c:	0016      	movs	r6, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	030a      	lsls	r2, r1, #12
 8002812:	0049      	lsls	r1, r1, #1
 8002814:	0b12      	lsrs	r2, r2, #12
 8002816:	0d49      	lsrs	r1, r1, #21
 8002818:	0b24      	lsrs	r4, r4, #12
 800281a:	0d5b      	lsrs	r3, r3, #21
 800281c:	4281      	cmp	r1, r0
 800281e:	d008      	beq.n	8002832 <__aeabi_dcmpun+0x2e>
 8002820:	4a06      	ldr	r2, [pc, #24]	; (800283c <__aeabi_dcmpun+0x38>)
 8002822:	2000      	movs	r0, #0
 8002824:	4293      	cmp	r3, r2
 8002826:	d103      	bne.n	8002830 <__aeabi_dcmpun+0x2c>
 8002828:	0020      	movs	r0, r4
 800282a:	4330      	orrs	r0, r6
 800282c:	1e43      	subs	r3, r0, #1
 800282e:	4198      	sbcs	r0, r3
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	2001      	movs	r0, #1
 8002834:	432a      	orrs	r2, r5
 8002836:	d1fb      	bne.n	8002830 <__aeabi_dcmpun+0x2c>
 8002838:	e7f2      	b.n	8002820 <__aeabi_dcmpun+0x1c>
 800283a:	46c0      	nop			; (mov r8, r8)
 800283c:	000007ff 	.word	0x000007ff

08002840 <__aeabi_d2iz>:
 8002840:	000a      	movs	r2, r1
 8002842:	b530      	push	{r4, r5, lr}
 8002844:	4c13      	ldr	r4, [pc, #76]	; (8002894 <__aeabi_d2iz+0x54>)
 8002846:	0053      	lsls	r3, r2, #1
 8002848:	0309      	lsls	r1, r1, #12
 800284a:	0005      	movs	r5, r0
 800284c:	0b09      	lsrs	r1, r1, #12
 800284e:	2000      	movs	r0, #0
 8002850:	0d5b      	lsrs	r3, r3, #21
 8002852:	0fd2      	lsrs	r2, r2, #31
 8002854:	42a3      	cmp	r3, r4
 8002856:	dd04      	ble.n	8002862 <__aeabi_d2iz+0x22>
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <__aeabi_d2iz+0x58>)
 800285a:	4283      	cmp	r3, r0
 800285c:	dd02      	ble.n	8002864 <__aeabi_d2iz+0x24>
 800285e:	4b0f      	ldr	r3, [pc, #60]	; (800289c <__aeabi_d2iz+0x5c>)
 8002860:	18d0      	adds	r0, r2, r3
 8002862:	bd30      	pop	{r4, r5, pc}
 8002864:	2080      	movs	r0, #128	; 0x80
 8002866:	0340      	lsls	r0, r0, #13
 8002868:	4301      	orrs	r1, r0
 800286a:	480d      	ldr	r0, [pc, #52]	; (80028a0 <__aeabi_d2iz+0x60>)
 800286c:	1ac0      	subs	r0, r0, r3
 800286e:	281f      	cmp	r0, #31
 8002870:	dd08      	ble.n	8002884 <__aeabi_d2iz+0x44>
 8002872:	480c      	ldr	r0, [pc, #48]	; (80028a4 <__aeabi_d2iz+0x64>)
 8002874:	1ac3      	subs	r3, r0, r3
 8002876:	40d9      	lsrs	r1, r3
 8002878:	000b      	movs	r3, r1
 800287a:	4258      	negs	r0, r3
 800287c:	2a00      	cmp	r2, #0
 800287e:	d1f0      	bne.n	8002862 <__aeabi_d2iz+0x22>
 8002880:	0018      	movs	r0, r3
 8002882:	e7ee      	b.n	8002862 <__aeabi_d2iz+0x22>
 8002884:	4c08      	ldr	r4, [pc, #32]	; (80028a8 <__aeabi_d2iz+0x68>)
 8002886:	40c5      	lsrs	r5, r0
 8002888:	46a4      	mov	ip, r4
 800288a:	4463      	add	r3, ip
 800288c:	4099      	lsls	r1, r3
 800288e:	000b      	movs	r3, r1
 8002890:	432b      	orrs	r3, r5
 8002892:	e7f2      	b.n	800287a <__aeabi_d2iz+0x3a>
 8002894:	000003fe 	.word	0x000003fe
 8002898:	0000041d 	.word	0x0000041d
 800289c:	7fffffff 	.word	0x7fffffff
 80028a0:	00000433 	.word	0x00000433
 80028a4:	00000413 	.word	0x00000413
 80028a8:	fffffbed 	.word	0xfffffbed

080028ac <__aeabi_i2d>:
 80028ac:	b570      	push	{r4, r5, r6, lr}
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d016      	beq.n	80028e0 <__aeabi_i2d+0x34>
 80028b2:	17c3      	asrs	r3, r0, #31
 80028b4:	18c5      	adds	r5, r0, r3
 80028b6:	405d      	eors	r5, r3
 80028b8:	0fc4      	lsrs	r4, r0, #31
 80028ba:	0028      	movs	r0, r5
 80028bc:	f000 f956 	bl	8002b6c <__clzsi2>
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <__aeabi_i2d+0x5c>)
 80028c2:	1a12      	subs	r2, r2, r0
 80028c4:	280a      	cmp	r0, #10
 80028c6:	dc16      	bgt.n	80028f6 <__aeabi_i2d+0x4a>
 80028c8:	0003      	movs	r3, r0
 80028ca:	002e      	movs	r6, r5
 80028cc:	3315      	adds	r3, #21
 80028ce:	409e      	lsls	r6, r3
 80028d0:	230b      	movs	r3, #11
 80028d2:	1a18      	subs	r0, r3, r0
 80028d4:	40c5      	lsrs	r5, r0
 80028d6:	0552      	lsls	r2, r2, #21
 80028d8:	032d      	lsls	r5, r5, #12
 80028da:	0b2d      	lsrs	r5, r5, #12
 80028dc:	0d53      	lsrs	r3, r2, #21
 80028de:	e003      	b.n	80028e8 <__aeabi_i2d+0x3c>
 80028e0:	2400      	movs	r4, #0
 80028e2:	2300      	movs	r3, #0
 80028e4:	2500      	movs	r5, #0
 80028e6:	2600      	movs	r6, #0
 80028e8:	051b      	lsls	r3, r3, #20
 80028ea:	432b      	orrs	r3, r5
 80028ec:	07e4      	lsls	r4, r4, #31
 80028ee:	4323      	orrs	r3, r4
 80028f0:	0030      	movs	r0, r6
 80028f2:	0019      	movs	r1, r3
 80028f4:	bd70      	pop	{r4, r5, r6, pc}
 80028f6:	380b      	subs	r0, #11
 80028f8:	4085      	lsls	r5, r0
 80028fa:	0552      	lsls	r2, r2, #21
 80028fc:	032d      	lsls	r5, r5, #12
 80028fe:	2600      	movs	r6, #0
 8002900:	0b2d      	lsrs	r5, r5, #12
 8002902:	0d53      	lsrs	r3, r2, #21
 8002904:	e7f0      	b.n	80028e8 <__aeabi_i2d+0x3c>
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	0000041e 	.word	0x0000041e

0800290c <__aeabi_ui2d>:
 800290c:	b510      	push	{r4, lr}
 800290e:	1e04      	subs	r4, r0, #0
 8002910:	d010      	beq.n	8002934 <__aeabi_ui2d+0x28>
 8002912:	f000 f92b 	bl	8002b6c <__clzsi2>
 8002916:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <__aeabi_ui2d+0x48>)
 8002918:	1a1b      	subs	r3, r3, r0
 800291a:	280a      	cmp	r0, #10
 800291c:	dc11      	bgt.n	8002942 <__aeabi_ui2d+0x36>
 800291e:	220b      	movs	r2, #11
 8002920:	0021      	movs	r1, r4
 8002922:	1a12      	subs	r2, r2, r0
 8002924:	40d1      	lsrs	r1, r2
 8002926:	3015      	adds	r0, #21
 8002928:	030a      	lsls	r2, r1, #12
 800292a:	055b      	lsls	r3, r3, #21
 800292c:	4084      	lsls	r4, r0
 800292e:	0b12      	lsrs	r2, r2, #12
 8002930:	0d5b      	lsrs	r3, r3, #21
 8002932:	e001      	b.n	8002938 <__aeabi_ui2d+0x2c>
 8002934:	2300      	movs	r3, #0
 8002936:	2200      	movs	r2, #0
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	4313      	orrs	r3, r2
 800293c:	0020      	movs	r0, r4
 800293e:	0019      	movs	r1, r3
 8002940:	bd10      	pop	{r4, pc}
 8002942:	0022      	movs	r2, r4
 8002944:	380b      	subs	r0, #11
 8002946:	4082      	lsls	r2, r0
 8002948:	055b      	lsls	r3, r3, #21
 800294a:	0312      	lsls	r2, r2, #12
 800294c:	2400      	movs	r4, #0
 800294e:	0b12      	lsrs	r2, r2, #12
 8002950:	0d5b      	lsrs	r3, r3, #21
 8002952:	e7f1      	b.n	8002938 <__aeabi_ui2d+0x2c>
 8002954:	0000041e 	.word	0x0000041e

08002958 <__aeabi_f2d>:
 8002958:	b570      	push	{r4, r5, r6, lr}
 800295a:	0043      	lsls	r3, r0, #1
 800295c:	0246      	lsls	r6, r0, #9
 800295e:	0fc4      	lsrs	r4, r0, #31
 8002960:	20fe      	movs	r0, #254	; 0xfe
 8002962:	0e1b      	lsrs	r3, r3, #24
 8002964:	1c59      	adds	r1, r3, #1
 8002966:	0a75      	lsrs	r5, r6, #9
 8002968:	4208      	tst	r0, r1
 800296a:	d00c      	beq.n	8002986 <__aeabi_f2d+0x2e>
 800296c:	22e0      	movs	r2, #224	; 0xe0
 800296e:	0092      	lsls	r2, r2, #2
 8002970:	4694      	mov	ip, r2
 8002972:	076d      	lsls	r5, r5, #29
 8002974:	0b36      	lsrs	r6, r6, #12
 8002976:	4463      	add	r3, ip
 8002978:	051b      	lsls	r3, r3, #20
 800297a:	4333      	orrs	r3, r6
 800297c:	07e4      	lsls	r4, r4, #31
 800297e:	4323      	orrs	r3, r4
 8002980:	0028      	movs	r0, r5
 8002982:	0019      	movs	r1, r3
 8002984:	bd70      	pop	{r4, r5, r6, pc}
 8002986:	2b00      	cmp	r3, #0
 8002988:	d114      	bne.n	80029b4 <__aeabi_f2d+0x5c>
 800298a:	2d00      	cmp	r5, #0
 800298c:	d01b      	beq.n	80029c6 <__aeabi_f2d+0x6e>
 800298e:	0028      	movs	r0, r5
 8002990:	f000 f8ec 	bl	8002b6c <__clzsi2>
 8002994:	280a      	cmp	r0, #10
 8002996:	dc1c      	bgt.n	80029d2 <__aeabi_f2d+0x7a>
 8002998:	230b      	movs	r3, #11
 800299a:	002e      	movs	r6, r5
 800299c:	1a1b      	subs	r3, r3, r0
 800299e:	40de      	lsrs	r6, r3
 80029a0:	0003      	movs	r3, r0
 80029a2:	3315      	adds	r3, #21
 80029a4:	409d      	lsls	r5, r3
 80029a6:	4a0e      	ldr	r2, [pc, #56]	; (80029e0 <__aeabi_f2d+0x88>)
 80029a8:	0336      	lsls	r6, r6, #12
 80029aa:	1a12      	subs	r2, r2, r0
 80029ac:	0552      	lsls	r2, r2, #21
 80029ae:	0b36      	lsrs	r6, r6, #12
 80029b0:	0d53      	lsrs	r3, r2, #21
 80029b2:	e7e1      	b.n	8002978 <__aeabi_f2d+0x20>
 80029b4:	2d00      	cmp	r5, #0
 80029b6:	d009      	beq.n	80029cc <__aeabi_f2d+0x74>
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	0b36      	lsrs	r6, r6, #12
 80029bc:	0312      	lsls	r2, r2, #12
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <__aeabi_f2d+0x8c>)
 80029c0:	076d      	lsls	r5, r5, #29
 80029c2:	4316      	orrs	r6, r2
 80029c4:	e7d8      	b.n	8002978 <__aeabi_f2d+0x20>
 80029c6:	2300      	movs	r3, #0
 80029c8:	2600      	movs	r6, #0
 80029ca:	e7d5      	b.n	8002978 <__aeabi_f2d+0x20>
 80029cc:	2600      	movs	r6, #0
 80029ce:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <__aeabi_f2d+0x8c>)
 80029d0:	e7d2      	b.n	8002978 <__aeabi_f2d+0x20>
 80029d2:	0003      	movs	r3, r0
 80029d4:	3b0b      	subs	r3, #11
 80029d6:	409d      	lsls	r5, r3
 80029d8:	002e      	movs	r6, r5
 80029da:	2500      	movs	r5, #0
 80029dc:	e7e3      	b.n	80029a6 <__aeabi_f2d+0x4e>
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	00000389 	.word	0x00000389
 80029e4:	000007ff 	.word	0x000007ff

080029e8 <__aeabi_d2f>:
 80029e8:	0002      	movs	r2, r0
 80029ea:	004b      	lsls	r3, r1, #1
 80029ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ee:	0d5b      	lsrs	r3, r3, #21
 80029f0:	030c      	lsls	r4, r1, #12
 80029f2:	4e3d      	ldr	r6, [pc, #244]	; (8002ae8 <__aeabi_d2f+0x100>)
 80029f4:	0a64      	lsrs	r4, r4, #9
 80029f6:	0f40      	lsrs	r0, r0, #29
 80029f8:	1c5f      	adds	r7, r3, #1
 80029fa:	0fc9      	lsrs	r1, r1, #31
 80029fc:	4304      	orrs	r4, r0
 80029fe:	00d5      	lsls	r5, r2, #3
 8002a00:	4237      	tst	r7, r6
 8002a02:	d00a      	beq.n	8002a1a <__aeabi_d2f+0x32>
 8002a04:	4839      	ldr	r0, [pc, #228]	; (8002aec <__aeabi_d2f+0x104>)
 8002a06:	181e      	adds	r6, r3, r0
 8002a08:	2efe      	cmp	r6, #254	; 0xfe
 8002a0a:	dd16      	ble.n	8002a3a <__aeabi_d2f+0x52>
 8002a0c:	20ff      	movs	r0, #255	; 0xff
 8002a0e:	2400      	movs	r4, #0
 8002a10:	05c0      	lsls	r0, r0, #23
 8002a12:	4320      	orrs	r0, r4
 8002a14:	07c9      	lsls	r1, r1, #31
 8002a16:	4308      	orrs	r0, r1
 8002a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <__aeabi_d2f+0x44>
 8002a1e:	432c      	orrs	r4, r5
 8002a20:	d026      	beq.n	8002a70 <__aeabi_d2f+0x88>
 8002a22:	2205      	movs	r2, #5
 8002a24:	0192      	lsls	r2, r2, #6
 8002a26:	0a54      	lsrs	r4, r2, #9
 8002a28:	b2d8      	uxtb	r0, r3
 8002a2a:	e7f1      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a2c:	4325      	orrs	r5, r4
 8002a2e:	d0ed      	beq.n	8002a0c <__aeabi_d2f+0x24>
 8002a30:	2080      	movs	r0, #128	; 0x80
 8002a32:	03c0      	lsls	r0, r0, #15
 8002a34:	4304      	orrs	r4, r0
 8002a36:	20ff      	movs	r0, #255	; 0xff
 8002a38:	e7ea      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a3a:	2e00      	cmp	r6, #0
 8002a3c:	dd1b      	ble.n	8002a76 <__aeabi_d2f+0x8e>
 8002a3e:	0192      	lsls	r2, r2, #6
 8002a40:	1e53      	subs	r3, r2, #1
 8002a42:	419a      	sbcs	r2, r3
 8002a44:	00e4      	lsls	r4, r4, #3
 8002a46:	0f6d      	lsrs	r5, r5, #29
 8002a48:	4322      	orrs	r2, r4
 8002a4a:	432a      	orrs	r2, r5
 8002a4c:	0753      	lsls	r3, r2, #29
 8002a4e:	d048      	beq.n	8002ae2 <__aeabi_d2f+0xfa>
 8002a50:	230f      	movs	r3, #15
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d000      	beq.n	8002a5a <__aeabi_d2f+0x72>
 8002a58:	3204      	adds	r2, #4
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	04db      	lsls	r3, r3, #19
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d03f      	beq.n	8002ae2 <__aeabi_d2f+0xfa>
 8002a62:	1c70      	adds	r0, r6, #1
 8002a64:	2efe      	cmp	r6, #254	; 0xfe
 8002a66:	d0d1      	beq.n	8002a0c <__aeabi_d2f+0x24>
 8002a68:	0192      	lsls	r2, r2, #6
 8002a6a:	0a54      	lsrs	r4, r2, #9
 8002a6c:	b2c0      	uxtb	r0, r0
 8002a6e:	e7cf      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a70:	2000      	movs	r0, #0
 8002a72:	2400      	movs	r4, #0
 8002a74:	e7cc      	b.n	8002a10 <__aeabi_d2f+0x28>
 8002a76:	0032      	movs	r2, r6
 8002a78:	3217      	adds	r2, #23
 8002a7a:	db22      	blt.n	8002ac2 <__aeabi_d2f+0xda>
 8002a7c:	2080      	movs	r0, #128	; 0x80
 8002a7e:	0400      	lsls	r0, r0, #16
 8002a80:	4320      	orrs	r0, r4
 8002a82:	241e      	movs	r4, #30
 8002a84:	1ba4      	subs	r4, r4, r6
 8002a86:	2c1f      	cmp	r4, #31
 8002a88:	dd1d      	ble.n	8002ac6 <__aeabi_d2f+0xde>
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	4252      	negs	r2, r2
 8002a8e:	1b96      	subs	r6, r2, r6
 8002a90:	0002      	movs	r2, r0
 8002a92:	40f2      	lsrs	r2, r6
 8002a94:	0016      	movs	r6, r2
 8002a96:	2c20      	cmp	r4, #32
 8002a98:	d004      	beq.n	8002aa4 <__aeabi_d2f+0xbc>
 8002a9a:	4a15      	ldr	r2, [pc, #84]	; (8002af0 <__aeabi_d2f+0x108>)
 8002a9c:	4694      	mov	ip, r2
 8002a9e:	4463      	add	r3, ip
 8002aa0:	4098      	lsls	r0, r3
 8002aa2:	4305      	orrs	r5, r0
 8002aa4:	002a      	movs	r2, r5
 8002aa6:	1e53      	subs	r3, r2, #1
 8002aa8:	419a      	sbcs	r2, r3
 8002aaa:	4332      	orrs	r2, r6
 8002aac:	2600      	movs	r6, #0
 8002aae:	0753      	lsls	r3, r2, #29
 8002ab0:	d1ce      	bne.n	8002a50 <__aeabi_d2f+0x68>
 8002ab2:	2480      	movs	r4, #128	; 0x80
 8002ab4:	0013      	movs	r3, r2
 8002ab6:	04e4      	lsls	r4, r4, #19
 8002ab8:	2001      	movs	r0, #1
 8002aba:	4023      	ands	r3, r4
 8002abc:	4222      	tst	r2, r4
 8002abe:	d1d3      	bne.n	8002a68 <__aeabi_d2f+0x80>
 8002ac0:	e7b0      	b.n	8002a24 <__aeabi_d2f+0x3c>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	e7ad      	b.n	8002a22 <__aeabi_d2f+0x3a>
 8002ac6:	4a0b      	ldr	r2, [pc, #44]	; (8002af4 <__aeabi_d2f+0x10c>)
 8002ac8:	4694      	mov	ip, r2
 8002aca:	002a      	movs	r2, r5
 8002acc:	40e2      	lsrs	r2, r4
 8002ace:	0014      	movs	r4, r2
 8002ad0:	002a      	movs	r2, r5
 8002ad2:	4463      	add	r3, ip
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	4098      	lsls	r0, r3
 8002ad8:	1e55      	subs	r5, r2, #1
 8002ada:	41aa      	sbcs	r2, r5
 8002adc:	4302      	orrs	r2, r0
 8002ade:	4322      	orrs	r2, r4
 8002ae0:	e7e4      	b.n	8002aac <__aeabi_d2f+0xc4>
 8002ae2:	0033      	movs	r3, r6
 8002ae4:	e79e      	b.n	8002a24 <__aeabi_d2f+0x3c>
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	000007fe 	.word	0x000007fe
 8002aec:	fffffc80 	.word	0xfffffc80
 8002af0:	fffffca2 	.word	0xfffffca2
 8002af4:	fffffc82 	.word	0xfffffc82

08002af8 <__aeabi_cfrcmple>:
 8002af8:	4684      	mov	ip, r0
 8002afa:	0008      	movs	r0, r1
 8002afc:	4661      	mov	r1, ip
 8002afe:	e7ff      	b.n	8002b00 <__aeabi_cfcmpeq>

08002b00 <__aeabi_cfcmpeq>:
 8002b00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002b02:	f000 f8bd 	bl	8002c80 <__lesf2>
 8002b06:	2800      	cmp	r0, #0
 8002b08:	d401      	bmi.n	8002b0e <__aeabi_cfcmpeq+0xe>
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	42c8      	cmn	r0, r1
 8002b0e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002b10 <__aeabi_fcmpeq>:
 8002b10:	b510      	push	{r4, lr}
 8002b12:	f000 f849 	bl	8002ba8 <__eqsf2>
 8002b16:	4240      	negs	r0, r0
 8002b18:	3001      	adds	r0, #1
 8002b1a:	bd10      	pop	{r4, pc}

08002b1c <__aeabi_fcmplt>:
 8002b1c:	b510      	push	{r4, lr}
 8002b1e:	f000 f8af 	bl	8002c80 <__lesf2>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	db01      	blt.n	8002b2a <__aeabi_fcmplt+0xe>
 8002b26:	2000      	movs	r0, #0
 8002b28:	bd10      	pop	{r4, pc}
 8002b2a:	2001      	movs	r0, #1
 8002b2c:	bd10      	pop	{r4, pc}
 8002b2e:	46c0      	nop			; (mov r8, r8)

08002b30 <__aeabi_fcmple>:
 8002b30:	b510      	push	{r4, lr}
 8002b32:	f000 f8a5 	bl	8002c80 <__lesf2>
 8002b36:	2800      	cmp	r0, #0
 8002b38:	dd01      	ble.n	8002b3e <__aeabi_fcmple+0xe>
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	bd10      	pop	{r4, pc}
 8002b3e:	2001      	movs	r0, #1
 8002b40:	bd10      	pop	{r4, pc}
 8002b42:	46c0      	nop			; (mov r8, r8)

08002b44 <__aeabi_fcmpgt>:
 8002b44:	b510      	push	{r4, lr}
 8002b46:	f000 f855 	bl	8002bf4 <__gesf2>
 8002b4a:	2800      	cmp	r0, #0
 8002b4c:	dc01      	bgt.n	8002b52 <__aeabi_fcmpgt+0xe>
 8002b4e:	2000      	movs	r0, #0
 8002b50:	bd10      	pop	{r4, pc}
 8002b52:	2001      	movs	r0, #1
 8002b54:	bd10      	pop	{r4, pc}
 8002b56:	46c0      	nop			; (mov r8, r8)

08002b58 <__aeabi_fcmpge>:
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	f000 f84b 	bl	8002bf4 <__gesf2>
 8002b5e:	2800      	cmp	r0, #0
 8002b60:	da01      	bge.n	8002b66 <__aeabi_fcmpge+0xe>
 8002b62:	2000      	movs	r0, #0
 8002b64:	bd10      	pop	{r4, pc}
 8002b66:	2001      	movs	r0, #1
 8002b68:	bd10      	pop	{r4, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)

08002b6c <__clzsi2>:
 8002b6c:	211c      	movs	r1, #28
 8002b6e:	2301      	movs	r3, #1
 8002b70:	041b      	lsls	r3, r3, #16
 8002b72:	4298      	cmp	r0, r3
 8002b74:	d301      	bcc.n	8002b7a <__clzsi2+0xe>
 8002b76:	0c00      	lsrs	r0, r0, #16
 8002b78:	3910      	subs	r1, #16
 8002b7a:	0a1b      	lsrs	r3, r3, #8
 8002b7c:	4298      	cmp	r0, r3
 8002b7e:	d301      	bcc.n	8002b84 <__clzsi2+0x18>
 8002b80:	0a00      	lsrs	r0, r0, #8
 8002b82:	3908      	subs	r1, #8
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	4298      	cmp	r0, r3
 8002b88:	d301      	bcc.n	8002b8e <__clzsi2+0x22>
 8002b8a:	0900      	lsrs	r0, r0, #4
 8002b8c:	3904      	subs	r1, #4
 8002b8e:	a202      	add	r2, pc, #8	; (adr r2, 8002b98 <__clzsi2+0x2c>)
 8002b90:	5c10      	ldrb	r0, [r2, r0]
 8002b92:	1840      	adds	r0, r0, r1
 8002b94:	4770      	bx	lr
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	02020304 	.word	0x02020304
 8002b9c:	01010101 	.word	0x01010101
	...

08002ba8 <__eqsf2>:
 8002ba8:	b570      	push	{r4, r5, r6, lr}
 8002baa:	0042      	lsls	r2, r0, #1
 8002bac:	0245      	lsls	r5, r0, #9
 8002bae:	024e      	lsls	r6, r1, #9
 8002bb0:	004c      	lsls	r4, r1, #1
 8002bb2:	0fc3      	lsrs	r3, r0, #31
 8002bb4:	0a6d      	lsrs	r5, r5, #9
 8002bb6:	2001      	movs	r0, #1
 8002bb8:	0e12      	lsrs	r2, r2, #24
 8002bba:	0a76      	lsrs	r6, r6, #9
 8002bbc:	0e24      	lsrs	r4, r4, #24
 8002bbe:	0fc9      	lsrs	r1, r1, #31
 8002bc0:	2aff      	cmp	r2, #255	; 0xff
 8002bc2:	d006      	beq.n	8002bd2 <__eqsf2+0x2a>
 8002bc4:	2cff      	cmp	r4, #255	; 0xff
 8002bc6:	d003      	beq.n	8002bd0 <__eqsf2+0x28>
 8002bc8:	42a2      	cmp	r2, r4
 8002bca:	d101      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bcc:	42b5      	cmp	r5, r6
 8002bce:	d006      	beq.n	8002bde <__eqsf2+0x36>
 8002bd0:	bd70      	pop	{r4, r5, r6, pc}
 8002bd2:	2d00      	cmp	r5, #0
 8002bd4:	d1fc      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bd6:	2cff      	cmp	r4, #255	; 0xff
 8002bd8:	d1fa      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bda:	2e00      	cmp	r6, #0
 8002bdc:	d1f8      	bne.n	8002bd0 <__eqsf2+0x28>
 8002bde:	428b      	cmp	r3, r1
 8002be0:	d006      	beq.n	8002bf0 <__eqsf2+0x48>
 8002be2:	2001      	movs	r0, #1
 8002be4:	2a00      	cmp	r2, #0
 8002be6:	d1f3      	bne.n	8002bd0 <__eqsf2+0x28>
 8002be8:	0028      	movs	r0, r5
 8002bea:	1e43      	subs	r3, r0, #1
 8002bec:	4198      	sbcs	r0, r3
 8002bee:	e7ef      	b.n	8002bd0 <__eqsf2+0x28>
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	e7ed      	b.n	8002bd0 <__eqsf2+0x28>

08002bf4 <__gesf2>:
 8002bf4:	b570      	push	{r4, r5, r6, lr}
 8002bf6:	0042      	lsls	r2, r0, #1
 8002bf8:	0245      	lsls	r5, r0, #9
 8002bfa:	024e      	lsls	r6, r1, #9
 8002bfc:	004c      	lsls	r4, r1, #1
 8002bfe:	0fc3      	lsrs	r3, r0, #31
 8002c00:	0a6d      	lsrs	r5, r5, #9
 8002c02:	0e12      	lsrs	r2, r2, #24
 8002c04:	0a76      	lsrs	r6, r6, #9
 8002c06:	0e24      	lsrs	r4, r4, #24
 8002c08:	0fc8      	lsrs	r0, r1, #31
 8002c0a:	2aff      	cmp	r2, #255	; 0xff
 8002c0c:	d01b      	beq.n	8002c46 <__gesf2+0x52>
 8002c0e:	2cff      	cmp	r4, #255	; 0xff
 8002c10:	d00e      	beq.n	8002c30 <__gesf2+0x3c>
 8002c12:	2a00      	cmp	r2, #0
 8002c14:	d11b      	bne.n	8002c4e <__gesf2+0x5a>
 8002c16:	2c00      	cmp	r4, #0
 8002c18:	d101      	bne.n	8002c1e <__gesf2+0x2a>
 8002c1a:	2e00      	cmp	r6, #0
 8002c1c:	d01c      	beq.n	8002c58 <__gesf2+0x64>
 8002c1e:	2d00      	cmp	r5, #0
 8002c20:	d00c      	beq.n	8002c3c <__gesf2+0x48>
 8002c22:	4283      	cmp	r3, r0
 8002c24:	d01c      	beq.n	8002c60 <__gesf2+0x6c>
 8002c26:	2102      	movs	r1, #2
 8002c28:	1e58      	subs	r0, r3, #1
 8002c2a:	4008      	ands	r0, r1
 8002c2c:	3801      	subs	r0, #1
 8002c2e:	bd70      	pop	{r4, r5, r6, pc}
 8002c30:	2e00      	cmp	r6, #0
 8002c32:	d122      	bne.n	8002c7a <__gesf2+0x86>
 8002c34:	2a00      	cmp	r2, #0
 8002c36:	d1f4      	bne.n	8002c22 <__gesf2+0x2e>
 8002c38:	2d00      	cmp	r5, #0
 8002c3a:	d1f2      	bne.n	8002c22 <__gesf2+0x2e>
 8002c3c:	2800      	cmp	r0, #0
 8002c3e:	d1f6      	bne.n	8002c2e <__gesf2+0x3a>
 8002c40:	2001      	movs	r0, #1
 8002c42:	4240      	negs	r0, r0
 8002c44:	e7f3      	b.n	8002c2e <__gesf2+0x3a>
 8002c46:	2d00      	cmp	r5, #0
 8002c48:	d117      	bne.n	8002c7a <__gesf2+0x86>
 8002c4a:	2cff      	cmp	r4, #255	; 0xff
 8002c4c:	d0f0      	beq.n	8002c30 <__gesf2+0x3c>
 8002c4e:	2c00      	cmp	r4, #0
 8002c50:	d1e7      	bne.n	8002c22 <__gesf2+0x2e>
 8002c52:	2e00      	cmp	r6, #0
 8002c54:	d1e5      	bne.n	8002c22 <__gesf2+0x2e>
 8002c56:	e7e6      	b.n	8002c26 <__gesf2+0x32>
 8002c58:	2000      	movs	r0, #0
 8002c5a:	2d00      	cmp	r5, #0
 8002c5c:	d0e7      	beq.n	8002c2e <__gesf2+0x3a>
 8002c5e:	e7e2      	b.n	8002c26 <__gesf2+0x32>
 8002c60:	42a2      	cmp	r2, r4
 8002c62:	dc05      	bgt.n	8002c70 <__gesf2+0x7c>
 8002c64:	dbea      	blt.n	8002c3c <__gesf2+0x48>
 8002c66:	42b5      	cmp	r5, r6
 8002c68:	d802      	bhi.n	8002c70 <__gesf2+0x7c>
 8002c6a:	d3e7      	bcc.n	8002c3c <__gesf2+0x48>
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	e7de      	b.n	8002c2e <__gesf2+0x3a>
 8002c70:	4243      	negs	r3, r0
 8002c72:	4158      	adcs	r0, r3
 8002c74:	0040      	lsls	r0, r0, #1
 8002c76:	3801      	subs	r0, #1
 8002c78:	e7d9      	b.n	8002c2e <__gesf2+0x3a>
 8002c7a:	2002      	movs	r0, #2
 8002c7c:	4240      	negs	r0, r0
 8002c7e:	e7d6      	b.n	8002c2e <__gesf2+0x3a>

08002c80 <__lesf2>:
 8002c80:	b570      	push	{r4, r5, r6, lr}
 8002c82:	0042      	lsls	r2, r0, #1
 8002c84:	0245      	lsls	r5, r0, #9
 8002c86:	024e      	lsls	r6, r1, #9
 8002c88:	004c      	lsls	r4, r1, #1
 8002c8a:	0fc3      	lsrs	r3, r0, #31
 8002c8c:	0a6d      	lsrs	r5, r5, #9
 8002c8e:	0e12      	lsrs	r2, r2, #24
 8002c90:	0a76      	lsrs	r6, r6, #9
 8002c92:	0e24      	lsrs	r4, r4, #24
 8002c94:	0fc8      	lsrs	r0, r1, #31
 8002c96:	2aff      	cmp	r2, #255	; 0xff
 8002c98:	d00b      	beq.n	8002cb2 <__lesf2+0x32>
 8002c9a:	2cff      	cmp	r4, #255	; 0xff
 8002c9c:	d00d      	beq.n	8002cba <__lesf2+0x3a>
 8002c9e:	2a00      	cmp	r2, #0
 8002ca0:	d11f      	bne.n	8002ce2 <__lesf2+0x62>
 8002ca2:	2c00      	cmp	r4, #0
 8002ca4:	d116      	bne.n	8002cd4 <__lesf2+0x54>
 8002ca6:	2e00      	cmp	r6, #0
 8002ca8:	d114      	bne.n	8002cd4 <__lesf2+0x54>
 8002caa:	2000      	movs	r0, #0
 8002cac:	2d00      	cmp	r5, #0
 8002cae:	d010      	beq.n	8002cd2 <__lesf2+0x52>
 8002cb0:	e009      	b.n	8002cc6 <__lesf2+0x46>
 8002cb2:	2d00      	cmp	r5, #0
 8002cb4:	d10c      	bne.n	8002cd0 <__lesf2+0x50>
 8002cb6:	2cff      	cmp	r4, #255	; 0xff
 8002cb8:	d113      	bne.n	8002ce2 <__lesf2+0x62>
 8002cba:	2e00      	cmp	r6, #0
 8002cbc:	d108      	bne.n	8002cd0 <__lesf2+0x50>
 8002cbe:	2a00      	cmp	r2, #0
 8002cc0:	d008      	beq.n	8002cd4 <__lesf2+0x54>
 8002cc2:	4283      	cmp	r3, r0
 8002cc4:	d012      	beq.n	8002cec <__lesf2+0x6c>
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	1e58      	subs	r0, r3, #1
 8002cca:	4008      	ands	r0, r1
 8002ccc:	3801      	subs	r0, #1
 8002cce:	e000      	b.n	8002cd2 <__lesf2+0x52>
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	bd70      	pop	{r4, r5, r6, pc}
 8002cd4:	2d00      	cmp	r5, #0
 8002cd6:	d1f4      	bne.n	8002cc2 <__lesf2+0x42>
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d1fa      	bne.n	8002cd2 <__lesf2+0x52>
 8002cdc:	2001      	movs	r0, #1
 8002cde:	4240      	negs	r0, r0
 8002ce0:	e7f7      	b.n	8002cd2 <__lesf2+0x52>
 8002ce2:	2c00      	cmp	r4, #0
 8002ce4:	d1ed      	bne.n	8002cc2 <__lesf2+0x42>
 8002ce6:	2e00      	cmp	r6, #0
 8002ce8:	d1eb      	bne.n	8002cc2 <__lesf2+0x42>
 8002cea:	e7ec      	b.n	8002cc6 <__lesf2+0x46>
 8002cec:	42a2      	cmp	r2, r4
 8002cee:	dc05      	bgt.n	8002cfc <__lesf2+0x7c>
 8002cf0:	dbf2      	blt.n	8002cd8 <__lesf2+0x58>
 8002cf2:	42b5      	cmp	r5, r6
 8002cf4:	d802      	bhi.n	8002cfc <__lesf2+0x7c>
 8002cf6:	d3ef      	bcc.n	8002cd8 <__lesf2+0x58>
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	e7ea      	b.n	8002cd2 <__lesf2+0x52>
 8002cfc:	4243      	negs	r3, r0
 8002cfe:	4158      	adcs	r0, r3
 8002d00:	0040      	lsls	r0, r0, #1
 8002d02:	3801      	subs	r0, #1
 8002d04:	e7e5      	b.n	8002cd2 <__lesf2+0x52>
 8002d06:	46c0      	nop			; (mov r8, r8)

08002d08 <ICI2022_Init>:

/***************************************************************************/
/* INITIALIZE LIBRARY */
/***************************************************************************/

void ICI2022_Init(I2C_HandleTypeDef *i2cHandle, UART_HandleTypeDef *uartHandle) {
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]

	/* Init Struct */
	dev.i2cHandle = i2cHandle;
 8002d12:	4b05      	ldr	r3, [pc, #20]	; (8002d28 <ICI2022_Init+0x20>)
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	601a      	str	r2, [r3, #0]
	dev.uartHandle = uartHandle;
 8002d18:	4b03      	ldr	r3, [pc, #12]	; (8002d28 <ICI2022_Init+0x20>)
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	605a      	str	r2, [r3, #4]

}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b002      	add	sp, #8
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	20000284 	.word	0x20000284

08002d2c <u8x8_stm32_gpio_and_delay>:
/***************************************************************************/
/* OLED FUNCTIONS */
/***************************************************************************/

// Byte GPIO and Delay Callback
uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8002d2c:	b590      	push	{r4, r7, lr}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	0008      	movs	r0, r1
 8002d36:	0011      	movs	r1, r2
 8002d38:	607b      	str	r3, [r7, #4]
 8002d3a:	240b      	movs	r4, #11
 8002d3c:	193b      	adds	r3, r7, r4
 8002d3e:	1c02      	adds	r2, r0, #0
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	230a      	movs	r3, #10
 8002d44:	18fb      	adds	r3, r7, r3
 8002d46:	1c0a      	adds	r2, r1, #0
 8002d48:	701a      	strb	r2, [r3, #0]
	switch (msg) {
 8002d4a:	193b      	adds	r3, r7, r4
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b28      	cmp	r3, #40	; 0x28
 8002d50:	d002      	beq.n	8002d58 <u8x8_stm32_gpio_and_delay+0x2c>
 8002d52:	2b29      	cmp	r3, #41	; 0x29
 8002d54:	d004      	beq.n	8002d60 <u8x8_stm32_gpio_and_delay+0x34>
 8002d56:	e00a      	b.n	8002d6e <u8x8_stm32_gpio_and_delay+0x42>
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		osDelay(1);
 8002d58:	2001      	movs	r0, #1
 8002d5a:	f008 fdf7 	bl	800b94c <osDelay>
		break;
 8002d5e:	e00b      	b.n	8002d78 <u8x8_stm32_gpio_and_delay+0x4c>
	case U8X8_MSG_DELAY_MILLI:
		osDelay(arg_int);
 8002d60:	230a      	movs	r3, #10
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f008 fdf0 	bl	800b94c <osDelay>
		break;
 8002d6c:	e004      	b.n	8002d78 <u8x8_stm32_gpio_and_delay+0x4c>
	default:
		u8x8_SetGPIOResult(u8x8, 1);			// default return value
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2227      	movs	r2, #39	; 0x27
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
		break;
 8002d76:	46c0      	nop			; (mov r8, r8)
	}
	return 1;
 8002d78:	2301      	movs	r3, #1
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b005      	add	sp, #20
 8002d80:	bd90      	pop	{r4, r7, pc}
	...

08002d84 <u8x8_byte_i2c>:

// Communication Callback
uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	0008      	movs	r0, r1
 8002d8e:	0011      	movs	r1, r2
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	240b      	movs	r4, #11
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	1c02      	adds	r2, r0, #0
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	230a      	movs	r3, #10
 8002d9c:	18fb      	adds	r3, r7, r3
 8002d9e:	1c0a      	adds	r2, r1, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	static uint8_t buffer[32];		/* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	static uint8_t buf_idx;
	uint8_t *data;

	switch(msg)
 8002da2:	193b      	adds	r3, r7, r4
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	3b14      	subs	r3, #20
 8002da8:	2b0c      	cmp	r3, #12
 8002daa:	d836      	bhi.n	8002e1a <u8x8_byte_i2c+0x96>
 8002dac:	009a      	lsls	r2, r3, #2
 8002dae:	4b1f      	ldr	r3, [pc, #124]	; (8002e2c <u8x8_byte_i2c+0xa8>)
 8002db0:	18d3      	adds	r3, r2, r3
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	469f      	mov	pc, r3
	{
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t *)arg_ptr;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	617b      	str	r3, [r7, #20]
		while( arg_int > 0 )
 8002dba:	e013      	b.n	8002de4 <u8x8_byte_i2c+0x60>
		{
			buffer[buf_idx++] = *data;
 8002dbc:	4b1c      	ldr	r3, [pc, #112]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	b2d1      	uxtb	r1, r2
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002dc6:	7011      	strb	r1, [r2, #0]
 8002dc8:	001a      	movs	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	7819      	ldrb	r1, [r3, #0]
 8002dce:	4b19      	ldr	r3, [pc, #100]	; (8002e34 <u8x8_byte_i2c+0xb0>)
 8002dd0:	5499      	strb	r1, [r3, r2]
			data++;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	617b      	str	r3, [r7, #20]
			arg_int--;
 8002dd8:	210a      	movs	r1, #10
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	781a      	ldrb	r2, [r3, #0]
 8002dde:	187b      	adds	r3, r7, r1
 8002de0:	3a01      	subs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
		while( arg_int > 0 )
 8002de4:	230a      	movs	r3, #10
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1e6      	bne.n	8002dbc <u8x8_byte_i2c+0x38>
		}
		break;
 8002dee:	e017      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
		break;
	case U8X8_MSG_BYTE_SET_DC:
		/* ignored for i2c */
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 8002df0:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
		break;
 8002df6:	e013      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(dev.i2cHandle, u8x8_GetI2CAddress(u8x8), buffer, buf_idx, 1000);
 8002df8:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <u8x8_byte_i2c+0xb4>)
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2224      	movs	r2, #36	; 0x24
 8002e00:	5c9b      	ldrb	r3, [r3, r2]
 8002e02:	b299      	uxth	r1, r3
 8002e04:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <u8x8_byte_i2c+0xac>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	b29c      	uxth	r4, r3
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <u8x8_byte_i2c+0xb0>)
 8002e0c:	23fa      	movs	r3, #250	; 0xfa
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	0023      	movs	r3, r4
 8002e14:	f002 fe3c 	bl	8005a90 <HAL_I2C_Master_Transmit>
		break;
 8002e18:	e002      	b.n	8002e20 <u8x8_byte_i2c+0x9c>
	default:
		return 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e001      	b.n	8002e22 <u8x8_byte_i2c+0x9e>
		break;
 8002e1e:	46c0      	nop			; (mov r8, r8)
	}
	return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	0018      	movs	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b007      	add	sp, #28
 8002e28:	bd90      	pop	{r4, r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	080134b0 	.word	0x080134b0
 8002e30:	20000294 	.word	0x20000294
 8002e34:	20000298 	.word	0x20000298
 8002e38:	20000284 	.word	0x20000284

08002e3c <map>:
/***************************************************************************/
/* MATH FUNCTIONS */
/***************************************************************************/

uint32_t map(uint32_t au32_IN, uint32_t au32_INmin, uint32_t au32_INmax, uint32_t au32_OUTmin, uint32_t au32_OUTmax)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
    return ((((au32_IN - au32_INmin)*(au32_OUTmax - au32_OUTmin))/(au32_INmax - au32_INmin)) + au32_OUTmin);
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	1a8a      	subs	r2, r1, r2
 8002e56:	435a      	muls	r2, r3
 8002e58:	0010      	movs	r0, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	0019      	movs	r1, r3
 8002e62:	f7fd f96d 	bl	8000140 <__udivsi3>
 8002e66:	0003      	movs	r3, r0
 8002e68:	001a      	movs	r2, r3
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	18d3      	adds	r3, r2, r3
}
 8002e6e:	0018      	movs	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b004      	add	sp, #16
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <calc_needle>:

void calc_needle(needle *s)
{
 8002e78:	b5b0      	push	{r4, r5, r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6178      	str	r0, [r7, #20]
	s->end_x = (s->big * -sin(radians(s->angle))) + s->center_x;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7ff fd11 	bl	80028ac <__aeabi_i2d>
 8002e8a:	0004      	movs	r4, r0
 8002e8c:	000d      	movs	r5, r1
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	0018      	movs	r0, r3
 8002e94:	f7ff fd0a 	bl	80028ac <__aeabi_i2d>
 8002e98:	0002      	movs	r2, r0
 8002e9a:	000b      	movs	r3, r1
 8002e9c:	0010      	movs	r0, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	f000 f91c 	bl	80030dc <radians>
 8002ea4:	0002      	movs	r2, r0
 8002ea6:	000b      	movs	r3, r1
 8002ea8:	0010      	movs	r0, r2
 8002eaa:	0019      	movs	r1, r3
 8002eac:	f00e ff06 	bl	8011cbc <sin>
 8002eb0:	0002      	movs	r2, r0
 8002eb2:	000b      	movs	r3, r1
 8002eb4:	0011      	movs	r1, r2
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	2180      	movs	r1, #128	; 0x80
 8002eba:	0609      	lsls	r1, r1, #24
 8002ebc:	4059      	eors	r1, r3
 8002ebe:	60f9      	str	r1, [r7, #12]
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	0020      	movs	r0, r4
 8002ec6:	0029      	movs	r1, r5
 8002ec8:	f7fe fe9e 	bl	8001c08 <__aeabi_dmul>
 8002ecc:	0002      	movs	r2, r0
 8002ece:	000b      	movs	r3, r1
 8002ed0:	0014      	movs	r4, r2
 8002ed2:	001d      	movs	r5, r3
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f7ff fce7 	bl	80028ac <__aeabi_i2d>
 8002ede:	0002      	movs	r2, r0
 8002ee0:	000b      	movs	r3, r1
 8002ee2:	0020      	movs	r0, r4
 8002ee4:	0029      	movs	r1, r5
 8002ee6:	f7fd ff51 	bl	8000d8c <__aeabi_dadd>
 8002eea:	0002      	movs	r2, r0
 8002eec:	000b      	movs	r3, r1
 8002eee:	0010      	movs	r0, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	f7ff fca5 	bl	8002840 <__aeabi_d2iz>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	619a      	str	r2, [r3, #24]
	s->end_y = (s->big * cos(radians(s->angle))) + s->center_y;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7ff fcd3 	bl	80028ac <__aeabi_i2d>
 8002f06:	0004      	movs	r4, r0
 8002f08:	000d      	movs	r5, r1
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff fccc 	bl	80028ac <__aeabi_i2d>
 8002f14:	0002      	movs	r2, r0
 8002f16:	000b      	movs	r3, r1
 8002f18:	0010      	movs	r0, r2
 8002f1a:	0019      	movs	r1, r3
 8002f1c:	f000 f8de 	bl	80030dc <radians>
 8002f20:	0002      	movs	r2, r0
 8002f22:	000b      	movs	r3, r1
 8002f24:	0010      	movs	r0, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	f00e fe86 	bl	8011c38 <cos>
 8002f2c:	0002      	movs	r2, r0
 8002f2e:	000b      	movs	r3, r1
 8002f30:	0020      	movs	r0, r4
 8002f32:	0029      	movs	r1, r5
 8002f34:	f7fe fe68 	bl	8001c08 <__aeabi_dmul>
 8002f38:	0002      	movs	r2, r0
 8002f3a:	000b      	movs	r3, r1
 8002f3c:	0014      	movs	r4, r2
 8002f3e:	001d      	movs	r5, r3
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f7ff fcb1 	bl	80028ac <__aeabi_i2d>
 8002f4a:	0002      	movs	r2, r0
 8002f4c:	000b      	movs	r3, r1
 8002f4e:	0020      	movs	r0, r4
 8002f50:	0029      	movs	r1, r5
 8002f52:	f7fd ff1b 	bl	8000d8c <__aeabi_dadd>
 8002f56:	0002      	movs	r2, r0
 8002f58:	000b      	movs	r3, r1
 8002f5a:	0010      	movs	r0, r2
 8002f5c:	0019      	movs	r1, r3
 8002f5e:	f7ff fc6f 	bl	8002840 <__aeabi_d2iz>
 8002f62:	0002      	movs	r2, r0
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	61da      	str	r2, [r3, #28]
	s->start_x = (s->small * -sin(radians(s->angle + 180.0))) + s->center_x;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f7ff fc9d 	bl	80028ac <__aeabi_i2d>
 8002f72:	0004      	movs	r4, r0
 8002f74:	000d      	movs	r5, r1
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7ff fc96 	bl	80028ac <__aeabi_i2d>
 8002f80:	2200      	movs	r2, #0
 8002f82:	4b39      	ldr	r3, [pc, #228]	; (8003068 <calc_needle+0x1f0>)
 8002f84:	f7fd ff02 	bl	8000d8c <__aeabi_dadd>
 8002f88:	0002      	movs	r2, r0
 8002f8a:	000b      	movs	r3, r1
 8002f8c:	0010      	movs	r0, r2
 8002f8e:	0019      	movs	r1, r3
 8002f90:	f000 f8a4 	bl	80030dc <radians>
 8002f94:	0002      	movs	r2, r0
 8002f96:	000b      	movs	r3, r1
 8002f98:	0010      	movs	r0, r2
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	f00e fe8e 	bl	8011cbc <sin>
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	000b      	movs	r3, r1
 8002fa4:	0011      	movs	r1, r2
 8002fa6:	6039      	str	r1, [r7, #0]
 8002fa8:	2180      	movs	r1, #128	; 0x80
 8002faa:	0609      	lsls	r1, r1, #24
 8002fac:	4059      	eors	r1, r3
 8002fae:	6079      	str	r1, [r7, #4]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0020      	movs	r0, r4
 8002fb6:	0029      	movs	r1, r5
 8002fb8:	f7fe fe26 	bl	8001c08 <__aeabi_dmul>
 8002fbc:	0002      	movs	r2, r0
 8002fbe:	000b      	movs	r3, r1
 8002fc0:	0014      	movs	r4, r2
 8002fc2:	001d      	movs	r5, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff fc6f 	bl	80028ac <__aeabi_i2d>
 8002fce:	0002      	movs	r2, r0
 8002fd0:	000b      	movs	r3, r1
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	0029      	movs	r1, r5
 8002fd6:	f7fd fed9 	bl	8000d8c <__aeabi_dadd>
 8002fda:	0002      	movs	r2, r0
 8002fdc:	000b      	movs	r3, r1
 8002fde:	0010      	movs	r0, r2
 8002fe0:	0019      	movs	r1, r3
 8002fe2:	f7ff fc2d 	bl	8002840 <__aeabi_d2iz>
 8002fe6:	0002      	movs	r2, r0
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	611a      	str	r2, [r3, #16]
	s->start_y = (s->small * cos(radians(s->angle + 180.0))) + s->center_y;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff fc5b 	bl	80028ac <__aeabi_i2d>
 8002ff6:	0004      	movs	r4, r0
 8002ff8:	000d      	movs	r5, r1
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f7ff fc54 	bl	80028ac <__aeabi_i2d>
 8003004:	2200      	movs	r2, #0
 8003006:	4b18      	ldr	r3, [pc, #96]	; (8003068 <calc_needle+0x1f0>)
 8003008:	f7fd fec0 	bl	8000d8c <__aeabi_dadd>
 800300c:	0002      	movs	r2, r0
 800300e:	000b      	movs	r3, r1
 8003010:	0010      	movs	r0, r2
 8003012:	0019      	movs	r1, r3
 8003014:	f000 f862 	bl	80030dc <radians>
 8003018:	0002      	movs	r2, r0
 800301a:	000b      	movs	r3, r1
 800301c:	0010      	movs	r0, r2
 800301e:	0019      	movs	r1, r3
 8003020:	f00e fe0a 	bl	8011c38 <cos>
 8003024:	0002      	movs	r2, r0
 8003026:	000b      	movs	r3, r1
 8003028:	0020      	movs	r0, r4
 800302a:	0029      	movs	r1, r5
 800302c:	f7fe fdec 	bl	8001c08 <__aeabi_dmul>
 8003030:	0002      	movs	r2, r0
 8003032:	000b      	movs	r3, r1
 8003034:	0014      	movs	r4, r2
 8003036:	001d      	movs	r5, r3
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff fc35 	bl	80028ac <__aeabi_i2d>
 8003042:	0002      	movs	r2, r0
 8003044:	000b      	movs	r3, r1
 8003046:	0020      	movs	r0, r4
 8003048:	0029      	movs	r1, r5
 800304a:	f7fd fe9f 	bl	8000d8c <__aeabi_dadd>
 800304e:	0002      	movs	r2, r0
 8003050:	000b      	movs	r3, r1
 8003052:	0010      	movs	r0, r2
 8003054:	0019      	movs	r1, r3
 8003056:	f7ff fbf3 	bl	8002840 <__aeabi_d2iz>
 800305a:	0002      	movs	r2, r0
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	615a      	str	r2, [r3, #20]
}
 8003060:	46c0      	nop			; (mov r8, r8)
 8003062:	46bd      	mov	sp, r7
 8003064:	b006      	add	sp, #24
 8003066:	bdb0      	pop	{r4, r5, r7, pc}
 8003068:	40668000 	.word	0x40668000

0800306c <calc_rpm>:

void calc_rpm(void)
{
 800306c:	b590      	push	{r4, r7, lr}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
/*
 * CALCULATE RPM TABLE
 */
for(int i = 2; i < 11; i++)
 8003072:	2302      	movs	r3, #2
 8003074:	607b      	str	r3, [r7, #4]
 8003076:	e022      	b.n	80030be <calc_rpm+0x52>
{
	steps_sec = 1000/(i);									// pf = pulse frequency
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	23fa      	movs	r3, #250	; 0xfa
 800307c:	0098      	lsls	r0, r3, #2
 800307e:	f7fd f8e9 	bl	8000254 <__divsi3>
 8003082:	0003      	movs	r3, r0
 8003084:	0018      	movs	r0, r3
 8003086:	f7fd fe33 	bl	8000cf0 <__aeabi_i2f>
 800308a:	1c02      	adds	r2, r0, #0
 800308c:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <calc_rpm+0x64>)
 800308e:	601a      	str	r2, [r3, #0]
	rpm[i-2] = 60*(steps_sec/4096);							// 4096 half steps
 8003090:	4b0f      	ldr	r3, [pc, #60]	; (80030d0 <calc_rpm+0x64>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	218b      	movs	r1, #139	; 0x8b
 8003096:	05c9      	lsls	r1, r1, #23
 8003098:	1c18      	adds	r0, r3, #0
 800309a:	f7fd fa1d 	bl	80004d8 <__aeabi_fdiv>
 800309e:	1c03      	adds	r3, r0, #0
 80030a0:	1c1a      	adds	r2, r3, #0
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	1e9c      	subs	r4, r3, #2
 80030a6:	490b      	ldr	r1, [pc, #44]	; (80030d4 <calc_rpm+0x68>)
 80030a8:	1c10      	adds	r0, r2, #0
 80030aa:	f7fd fb2d 	bl	8000708 <__aeabi_fmul>
 80030ae:	1c03      	adds	r3, r0, #0
 80030b0:	1c19      	adds	r1, r3, #0
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <calc_rpm+0x6c>)
 80030b4:	00a2      	lsls	r2, r4, #2
 80030b6:	50d1      	str	r1, [r2, r3]
for(int i = 2; i < 11; i++)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3301      	adds	r3, #1
 80030bc:	607b      	str	r3, [r7, #4]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b0a      	cmp	r3, #10
 80030c2:	ddd9      	ble.n	8003078 <calc_rpm+0xc>
}
}
 80030c4:	46c0      	nop			; (mov r8, r8)
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b003      	add	sp, #12
 80030cc:	bd90      	pop	{r4, r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	2000025c 	.word	0x2000025c
 80030d4:	42700000 	.word	0x42700000
 80030d8:	20000260 	.word	0x20000260

080030dc <radians>:

double radians(double degrees)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6038      	str	r0, [r7, #0]
 80030e4:	6079      	str	r1, [r7, #4]
	return degrees * M_PI / 180.0;
 80030e6:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <radians+0x34>)
 80030e8:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <radians+0x38>)
 80030ea:	6838      	ldr	r0, [r7, #0]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	f7fe fd8b 	bl	8001c08 <__aeabi_dmul>
 80030f2:	0002      	movs	r2, r0
 80030f4:	000b      	movs	r3, r1
 80030f6:	0010      	movs	r0, r2
 80030f8:	0019      	movs	r1, r3
 80030fa:	2200      	movs	r2, #0
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <radians+0x3c>)
 80030fe:	f7fe f981 	bl	8001404 <__aeabi_ddiv>
 8003102:	0002      	movs	r2, r0
 8003104:	000b      	movs	r3, r1
}
 8003106:	0010      	movs	r0, r2
 8003108:	0019      	movs	r1, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	b002      	add	sp, #8
 800310e:	bd80      	pop	{r7, pc}
 8003110:	54442d18 	.word	0x54442d18
 8003114:	400921fb 	.word	0x400921fb
 8003118:	40668000 	.word	0x40668000

0800311c <send_uart>:
/***************************************************************************/
/* LOW-LEVEL FUNCTIONS */
/***************************************************************************/

void send_uart(char *string)
{
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(dev.uartHandle, (uint8_t *)string, strlen(string), HAL_MAX_DELAY);
 8003124:	4b08      	ldr	r3, [pc, #32]	; (8003148 <send_uart+0x2c>)
 8003126:	685c      	ldr	r4, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	0018      	movs	r0, r3
 800312c:	f7fc ffec 	bl	8000108 <strlen>
 8003130:	0003      	movs	r3, r0
 8003132:	b29a      	uxth	r2, r3
 8003134:	2301      	movs	r3, #1
 8003136:	425b      	negs	r3, r3
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	0020      	movs	r0, r4
 800313c:	f004 fdb0 	bl	8007ca0 <HAL_UART_Transmit>
}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	b003      	add	sp, #12
 8003146:	bd90      	pop	{r4, r7, pc}
 8003148:	20000284 	.word	0x20000284

0800314c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003150:	f001 fb70 	bl	8004834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003154:	f000 f8b4 	bl	80032c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003158:	f000 fa74 	bl	8003644 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800315c:	f000 fa42 	bl	80035e4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8003160:	f000 f916 	bl	8003390 <MX_ADC_Init>
  MX_I2C1_Init();
 8003164:	f000 f97c 	bl	8003460 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003168:	f000 f9ba 	bl	80034e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ICI2022_Init(&hi2c1, &huart2);
 800316c:	4a37      	ldr	r2, [pc, #220]	; (800324c <main+0x100>)
 800316e:	4b38      	ldr	r3, [pc, #224]	; (8003250 <main+0x104>)
 8003170:	0011      	movs	r1, r2
 8003172:	0018      	movs	r0, r3
 8003174:	f7ff fdc8 	bl	8002d08 <ICI2022_Init>
  calc_rpm();
 8003178:	f7ff ff78 	bl	800306c <calc_rpm>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800317c:	f008 fa88 	bl	800b690 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Adc_Sem */
  Adc_SemHandle = osSemaphoreNew(1, 1, &Adc_Sem_attributes);
 8003180:	4b34      	ldr	r3, [pc, #208]	; (8003254 <main+0x108>)
 8003182:	001a      	movs	r2, r3
 8003184:	2101      	movs	r1, #1
 8003186:	2001      	movs	r0, #1
 8003188:	f008 fc08 	bl	800b99c <osSemaphoreNew>
 800318c:	0002      	movs	r2, r0
 800318e:	4b32      	ldr	r3, [pc, #200]	; (8003258 <main+0x10c>)
 8003190:	601a      	str	r2, [r3, #0]

  /* creation of Rx_Sem */
  Rx_SemHandle = osSemaphoreNew(1, 1, &Rx_Sem_attributes);
 8003192:	4b32      	ldr	r3, [pc, #200]	; (800325c <main+0x110>)
 8003194:	001a      	movs	r2, r3
 8003196:	2101      	movs	r1, #1
 8003198:	2001      	movs	r0, #1
 800319a:	f008 fbff 	bl	800b99c <osSemaphoreNew>
 800319e:	0002      	movs	r2, r0
 80031a0:	4b2f      	ldr	r3, [pc, #188]	; (8003260 <main+0x114>)
 80031a2:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  Rx_SemHandle = osSemaphoreNew(1, 0, &Rx_Sem_attributes);
 80031a4:	4b2d      	ldr	r3, [pc, #180]	; (800325c <main+0x110>)
 80031a6:	001a      	movs	r2, r3
 80031a8:	2100      	movs	r1, #0
 80031aa:	2001      	movs	r0, #1
 80031ac:	f008 fbf6 	bl	800b99c <osSemaphoreNew>
 80031b0:	0002      	movs	r2, r0
 80031b2:	4b2b      	ldr	r3, [pc, #172]	; (8003260 <main+0x114>)
 80031b4:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of lock_queue */
  lock_queueHandle = osMessageQueueNew (5, sizeof(lock_q), &lock_queue_attributes);
 80031b6:	4b2b      	ldr	r3, [pc, #172]	; (8003264 <main+0x118>)
 80031b8:	001a      	movs	r2, r3
 80031ba:	2104      	movs	r1, #4
 80031bc:	2005      	movs	r0, #5
 80031be:	f008 fd3b 	bl	800bc38 <osMessageQueueNew>
 80031c2:	0002      	movs	r2, r0
 80031c4:	4b28      	ldr	r3, [pc, #160]	; (8003268 <main+0x11c>)
 80031c6:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80031c8:	4a28      	ldr	r2, [pc, #160]	; (800326c <main+0x120>)
 80031ca:	4b29      	ldr	r3, [pc, #164]	; (8003270 <main+0x124>)
 80031cc:	2100      	movs	r1, #0
 80031ce:	0018      	movs	r0, r3
 80031d0:	f008 fab8 	bl	800b744 <osThreadNew>
 80031d4:	0002      	movs	r2, r0
 80031d6:	4b27      	ldr	r3, [pc, #156]	; (8003274 <main+0x128>)
 80031d8:	601a      	str	r2, [r3, #0]

  /* creation of OLED */
  OLEDHandle = osThreadNew(oled_update, NULL, &OLED_attributes);
 80031da:	4a27      	ldr	r2, [pc, #156]	; (8003278 <main+0x12c>)
 80031dc:	4b27      	ldr	r3, [pc, #156]	; (800327c <main+0x130>)
 80031de:	2100      	movs	r1, #0
 80031e0:	0018      	movs	r0, r3
 80031e2:	f008 faaf 	bl	800b744 <osThreadNew>
 80031e6:	0002      	movs	r2, r0
 80031e8:	4b25      	ldr	r3, [pc, #148]	; (8003280 <main+0x134>)
 80031ea:	601a      	str	r2, [r3, #0]

  /* creation of ADC */
  ADCHandle = osThreadNew(adc_read, NULL, &ADC_attributes);
 80031ec:	4a25      	ldr	r2, [pc, #148]	; (8003284 <main+0x138>)
 80031ee:	4b26      	ldr	r3, [pc, #152]	; (8003288 <main+0x13c>)
 80031f0:	2100      	movs	r1, #0
 80031f2:	0018      	movs	r0, r3
 80031f4:	f008 faa6 	bl	800b744 <osThreadNew>
 80031f8:	0002      	movs	r2, r0
 80031fa:	4b24      	ldr	r3, [pc, #144]	; (800328c <main+0x140>)
 80031fc:	601a      	str	r2, [r3, #0]

  /* creation of SERVO */
  SERVOHandle = osThreadNew(servo_pos, NULL, &SERVO_attributes);
 80031fe:	4a24      	ldr	r2, [pc, #144]	; (8003290 <main+0x144>)
 8003200:	4b24      	ldr	r3, [pc, #144]	; (8003294 <main+0x148>)
 8003202:	2100      	movs	r1, #0
 8003204:	0018      	movs	r0, r3
 8003206:	f008 fa9d 	bl	800b744 <osThreadNew>
 800320a:	0002      	movs	r2, r0
 800320c:	4b22      	ldr	r3, [pc, #136]	; (8003298 <main+0x14c>)
 800320e:	601a      	str	r2, [r3, #0]

  /* creation of STEPPER */
  STEPPERHandle = osThreadNew(stepper_fx, NULL, &STEPPER_attributes);
 8003210:	4a22      	ldr	r2, [pc, #136]	; (800329c <main+0x150>)
 8003212:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <main+0x154>)
 8003214:	2100      	movs	r1, #0
 8003216:	0018      	movs	r0, r3
 8003218:	f008 fa94 	bl	800b744 <osThreadNew>
 800321c:	0002      	movs	r2, r0
 800321e:	4b21      	ldr	r3, [pc, #132]	; (80032a4 <main+0x158>)
 8003220:	601a      	str	r2, [r3, #0]

  /* creation of SERIAL */
  SERIALHandle = osThreadNew(serial_fx, NULL, &SERIAL_attributes);
 8003222:	4a21      	ldr	r2, [pc, #132]	; (80032a8 <main+0x15c>)
 8003224:	4b21      	ldr	r3, [pc, #132]	; (80032ac <main+0x160>)
 8003226:	2100      	movs	r1, #0
 8003228:	0018      	movs	r0, r3
 800322a:	f008 fa8b 	bl	800b744 <osThreadNew>
 800322e:	0002      	movs	r2, r0
 8003230:	4b1f      	ldr	r3, [pc, #124]	; (80032b0 <main+0x164>)
 8003232:	601a      	str	r2, [r3, #0]

  /* creation of LOCK */
  LOCKHandle = osThreadNew(servo_lock, NULL, &LOCK_attributes);
 8003234:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <main+0x168>)
 8003236:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <main+0x16c>)
 8003238:	2100      	movs	r1, #0
 800323a:	0018      	movs	r0, r3
 800323c:	f008 fa82 	bl	800b744 <osThreadNew>
 8003240:	0002      	movs	r2, r0
 8003242:	4b1e      	ldr	r3, [pc, #120]	; (80032bc <main+0x170>)
 8003244:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003246:	f008 fa4f 	bl	800b6e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800324a:	e7fe      	b.n	800324a <main+0xfe>
 800324c:	2000038c 	.word	0x2000038c
 8003250:	200002f8 	.word	0x200002f8
 8003254:	080135f8 	.word	0x080135f8
 8003258:	20000430 	.word	0x20000430
 800325c:	08013608 	.word	0x08013608
 8003260:	20000434 	.word	0x20000434
 8003264:	080135e0 	.word	0x080135e0
 8003268:	2000042c 	.word	0x2000042c
 800326c:	080134e4 	.word	0x080134e4
 8003270:	080038bd 	.word	0x080038bd
 8003274:	20000410 	.word	0x20000410
 8003278:	08013508 	.word	0x08013508
 800327c:	080038d1 	.word	0x080038d1
 8003280:	20000414 	.word	0x20000414
 8003284:	0801352c 	.word	0x0801352c
 8003288:	08003c5d 	.word	0x08003c5d
 800328c:	20000418 	.word	0x20000418
 8003290:	08013550 	.word	0x08013550
 8003294:	08003c95 	.word	0x08003c95
 8003298:	2000041c 	.word	0x2000041c
 800329c:	08013574 	.word	0x08013574
 80032a0:	08003cd5 	.word	0x08003cd5
 80032a4:	20000420 	.word	0x20000420
 80032a8:	08013598 	.word	0x08013598
 80032ac:	08003d9d 	.word	0x08003d9d
 80032b0:	20000424 	.word	0x20000424
 80032b4:	080135bc 	.word	0x080135bc
 80032b8:	080040c1 	.word	0x080040c1
 80032bc:	20000428 	.word	0x20000428

080032c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032c0:	b590      	push	{r4, r7, lr}
 80032c2:	b097      	sub	sp, #92	; 0x5c
 80032c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032c6:	2428      	movs	r4, #40	; 0x28
 80032c8:	193b      	adds	r3, r7, r4
 80032ca:	0018      	movs	r0, r3
 80032cc:	2330      	movs	r3, #48	; 0x30
 80032ce:	001a      	movs	r2, r3
 80032d0:	2100      	movs	r1, #0
 80032d2:	f00b fd11 	bl	800ecf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032d6:	2318      	movs	r3, #24
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	0018      	movs	r0, r3
 80032dc:	2310      	movs	r3, #16
 80032de:	001a      	movs	r2, r3
 80032e0:	2100      	movs	r1, #0
 80032e2:	f00b fd09 	bl	800ecf8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	0018      	movs	r0, r3
 80032ea:	2314      	movs	r3, #20
 80032ec:	001a      	movs	r2, r3
 80032ee:	2100      	movs	r1, #0
 80032f0:	f00b fd02 	bl	800ecf8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80032f4:	0021      	movs	r1, r4
 80032f6:	187b      	adds	r3, r7, r1
 80032f8:	2212      	movs	r2, #18
 80032fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	2201      	movs	r2, #1
 8003300:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003302:	187b      	adds	r3, r7, r1
 8003304:	2201      	movs	r2, #1
 8003306:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003308:	187b      	adds	r3, r7, r1
 800330a:	2210      	movs	r2, #16
 800330c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800330e:	187b      	adds	r3, r7, r1
 8003310:	2210      	movs	r2, #16
 8003312:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003314:	187b      	adds	r3, r7, r1
 8003316:	2202      	movs	r2, #2
 8003318:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800331a:	187b      	adds	r3, r7, r1
 800331c:	2280      	movs	r2, #128	; 0x80
 800331e:	0212      	lsls	r2, r2, #8
 8003320:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003322:	187b      	adds	r3, r7, r1
 8003324:	2280      	movs	r2, #128	; 0x80
 8003326:	0352      	lsls	r2, r2, #13
 8003328:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800332a:	187b      	adds	r3, r7, r1
 800332c:	2200      	movs	r2, #0
 800332e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003330:	187b      	adds	r3, r7, r1
 8003332:	0018      	movs	r0, r3
 8003334:	f002 fed8 	bl	80060e8 <HAL_RCC_OscConfig>
 8003338:	1e03      	subs	r3, r0, #0
 800333a:	d001      	beq.n	8003340 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800333c:	f000 ff5e 	bl	80041fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003340:	2118      	movs	r1, #24
 8003342:	187b      	adds	r3, r7, r1
 8003344:	2207      	movs	r2, #7
 8003346:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003348:	187b      	adds	r3, r7, r1
 800334a:	2202      	movs	r2, #2
 800334c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800334e:	187b      	adds	r3, r7, r1
 8003350:	2200      	movs	r2, #0
 8003352:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003354:	187b      	adds	r3, r7, r1
 8003356:	2200      	movs	r2, #0
 8003358:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800335a:	187b      	adds	r3, r7, r1
 800335c:	2101      	movs	r1, #1
 800335e:	0018      	movs	r0, r3
 8003360:	f003 f9e0 	bl	8006724 <HAL_RCC_ClockConfig>
 8003364:	1e03      	subs	r3, r0, #0
 8003366:	d001      	beq.n	800336c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003368:	f000 ff48 	bl	80041fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800336c:	1d3b      	adds	r3, r7, #4
 800336e:	2220      	movs	r2, #32
 8003370:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	2200      	movs	r2, #0
 8003376:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003378:	1d3b      	adds	r3, r7, #4
 800337a:	0018      	movs	r0, r3
 800337c:	f003 fb50 	bl	8006a20 <HAL_RCCEx_PeriphCLKConfig>
 8003380:	1e03      	subs	r3, r0, #0
 8003382:	d001      	beq.n	8003388 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003384:	f000 ff3a 	bl	80041fc <Error_Handler>
  }
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b017      	add	sp, #92	; 0x5c
 800338e:	bd90      	pop	{r4, r7, pc}

08003390 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	0018      	movs	r0, r3
 800339a:	230c      	movs	r3, #12
 800339c:	001a      	movs	r2, r3
 800339e:	2100      	movs	r1, #0
 80033a0:	f00b fcaa 	bl	800ecf8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80033a4:	4b2c      	ldr	r3, [pc, #176]	; (8003458 <MX_ADC_Init+0xc8>)
 80033a6:	4a2d      	ldr	r2, [pc, #180]	; (800345c <MX_ADC_Init+0xcc>)
 80033a8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80033aa:	4b2b      	ldr	r3, [pc, #172]	; (8003458 <MX_ADC_Init+0xc8>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80033b0:	4b29      	ldr	r3, [pc, #164]	; (8003458 <MX_ADC_Init+0xc8>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033b6:	4b28      	ldr	r3, [pc, #160]	; (8003458 <MX_ADC_Init+0xc8>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80033bc:	4b26      	ldr	r3, [pc, #152]	; (8003458 <MX_ADC_Init+0xc8>)
 80033be:	2201      	movs	r2, #1
 80033c0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033c2:	4b25      	ldr	r3, [pc, #148]	; (8003458 <MX_ADC_Init+0xc8>)
 80033c4:	2204      	movs	r2, #4
 80033c6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80033c8:	4b23      	ldr	r3, [pc, #140]	; (8003458 <MX_ADC_Init+0xc8>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80033ce:	4b22      	ldr	r3, [pc, #136]	; (8003458 <MX_ADC_Init+0xc8>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80033d4:	4b20      	ldr	r3, [pc, #128]	; (8003458 <MX_ADC_Init+0xc8>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 80033da:	4b1f      	ldr	r3, [pc, #124]	; (8003458 <MX_ADC_Init+0xc8>)
 80033dc:	2201      	movs	r2, #1
 80033de:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033e0:	4b1d      	ldr	r3, [pc, #116]	; (8003458 <MX_ADC_Init+0xc8>)
 80033e2:	22c2      	movs	r2, #194	; 0xc2
 80033e4:	32ff      	adds	r2, #255	; 0xff
 80033e6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033e8:	4b1b      	ldr	r3, [pc, #108]	; (8003458 <MX_ADC_Init+0xc8>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80033ee:	4b1a      	ldr	r3, [pc, #104]	; (8003458 <MX_ADC_Init+0xc8>)
 80033f0:	2224      	movs	r2, #36	; 0x24
 80033f2:	2100      	movs	r1, #0
 80033f4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033f6:	4b18      	ldr	r3, [pc, #96]	; (8003458 <MX_ADC_Init+0xc8>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80033fc:	4b16      	ldr	r3, [pc, #88]	; (8003458 <MX_ADC_Init+0xc8>)
 80033fe:	0018      	movs	r0, r3
 8003400:	f001 fa48 	bl	8004894 <HAL_ADC_Init>
 8003404:	1e03      	subs	r3, r0, #0
 8003406:	d001      	beq.n	800340c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003408:	f000 fef8 	bl	80041fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800340c:	1d3b      	adds	r3, r7, #4
 800340e:	2200      	movs	r2, #0
 8003410:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003412:	1d3b      	adds	r3, r7, #4
 8003414:	2280      	movs	r2, #128	; 0x80
 8003416:	0152      	lsls	r2, r2, #5
 8003418:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800341a:	1d3b      	adds	r3, r7, #4
 800341c:	2202      	movs	r2, #2
 800341e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003420:	1d3a      	adds	r2, r7, #4
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <MX_ADC_Init+0xc8>)
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f001 fd04 	bl	8004e34 <HAL_ADC_ConfigChannel>
 800342c:	1e03      	subs	r3, r0, #0
 800342e:	d001      	beq.n	8003434 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8003430:	f000 fee4 	bl	80041fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003434:	1d3b      	adds	r3, r7, #4
 8003436:	2201      	movs	r2, #1
 8003438:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800343a:	1d3a      	adds	r2, r7, #4
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <MX_ADC_Init+0xc8>)
 800343e:	0011      	movs	r1, r2
 8003440:	0018      	movs	r0, r3
 8003442:	f001 fcf7 	bl	8004e34 <HAL_ADC_ConfigChannel>
 8003446:	1e03      	subs	r3, r0, #0
 8003448:	d001      	beq.n	800344e <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 800344a:	f000 fed7 	bl	80041fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800344e:	46c0      	nop			; (mov r8, r8)
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	200002b8 	.word	0x200002b8
 800345c:	40012400 	.word	0x40012400

08003460 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003464:	4b1b      	ldr	r3, [pc, #108]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003466:	4a1c      	ldr	r2, [pc, #112]	; (80034d8 <MX_I2C1_Init+0x78>)
 8003468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800346a:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <MX_I2C1_Init+0x74>)
 800346c:	4a1b      	ldr	r2, [pc, #108]	; (80034dc <MX_I2C1_Init+0x7c>)
 800346e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003470:	4b18      	ldr	r3, [pc, #96]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003476:	4b17      	ldr	r3, [pc, #92]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003478:	2201      	movs	r2, #1
 800347a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800347c:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <MX_I2C1_Init+0x74>)
 800347e:	2200      	movs	r2, #0
 8003480:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003482:	4b14      	ldr	r3, [pc, #80]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003484:	2200      	movs	r2, #0
 8003486:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <MX_I2C1_Init+0x74>)
 800348a:	2200      	movs	r2, #0
 800348c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800348e:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003490:	2200      	movs	r2, #0
 8003492:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003494:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <MX_I2C1_Init+0x74>)
 8003496:	2200      	movs	r2, #0
 8003498:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <MX_I2C1_Init+0x74>)
 800349c:	0018      	movs	r0, r3
 800349e:	f002 fa61 	bl	8005964 <HAL_I2C_Init>
 80034a2:	1e03      	subs	r3, r0, #0
 80034a4:	d001      	beq.n	80034aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80034a6:	f000 fea9 	bl	80041fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034aa:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <MX_I2C1_Init+0x74>)
 80034ac:	2100      	movs	r1, #0
 80034ae:	0018      	movs	r0, r3
 80034b0:	f002 fd82 	bl	8005fb8 <HAL_I2CEx_ConfigAnalogFilter>
 80034b4:	1e03      	subs	r3, r0, #0
 80034b6:	d001      	beq.n	80034bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80034b8:	f000 fea0 	bl	80041fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <MX_I2C1_Init+0x74>)
 80034be:	2100      	movs	r1, #0
 80034c0:	0018      	movs	r0, r3
 80034c2:	f002 fdc5 	bl	8006050 <HAL_I2CEx_ConfigDigitalFilter>
 80034c6:	1e03      	subs	r3, r0, #0
 80034c8:	d001      	beq.n	80034ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80034ca:	f000 fe97 	bl	80041fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	200002f8 	.word	0x200002f8
 80034d8:	40005400 	.word	0x40005400
 80034dc:	0000020b 	.word	0x0000020b

080034e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08e      	sub	sp, #56	; 0x38
 80034e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034e6:	2328      	movs	r3, #40	; 0x28
 80034e8:	18fb      	adds	r3, r7, r3
 80034ea:	0018      	movs	r0, r3
 80034ec:	2310      	movs	r3, #16
 80034ee:	001a      	movs	r2, r3
 80034f0:	2100      	movs	r1, #0
 80034f2:	f00b fc01 	bl	800ecf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034f6:	2320      	movs	r3, #32
 80034f8:	18fb      	adds	r3, r7, r3
 80034fa:	0018      	movs	r0, r3
 80034fc:	2308      	movs	r3, #8
 80034fe:	001a      	movs	r2, r3
 8003500:	2100      	movs	r1, #0
 8003502:	f00b fbf9 	bl	800ecf8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003506:	1d3b      	adds	r3, r7, #4
 8003508:	0018      	movs	r0, r3
 800350a:	231c      	movs	r3, #28
 800350c:	001a      	movs	r2, r3
 800350e:	2100      	movs	r1, #0
 8003510:	f00b fbf2 	bl	800ecf8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003514:	4b30      	ldr	r3, [pc, #192]	; (80035d8 <MX_TIM3_Init+0xf8>)
 8003516:	4a31      	ldr	r2, [pc, #196]	; (80035dc <MX_TIM3_Init+0xfc>)
 8003518:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 480-1;
 800351a:	4b2f      	ldr	r3, [pc, #188]	; (80035d8 <MX_TIM3_Init+0xf8>)
 800351c:	22e0      	movs	r2, #224	; 0xe0
 800351e:	32ff      	adds	r2, #255	; 0xff
 8003520:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003522:	4b2d      	ldr	r3, [pc, #180]	; (80035d8 <MX_TIM3_Init+0xf8>)
 8003524:	2200      	movs	r2, #0
 8003526:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 8003528:	4b2b      	ldr	r3, [pc, #172]	; (80035d8 <MX_TIM3_Init+0xf8>)
 800352a:	4a2d      	ldr	r2, [pc, #180]	; (80035e0 <MX_TIM3_Init+0x100>)
 800352c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800352e:	4b2a      	ldr	r3, [pc, #168]	; (80035d8 <MX_TIM3_Init+0xf8>)
 8003530:	2200      	movs	r2, #0
 8003532:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003534:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <MX_TIM3_Init+0xf8>)
 8003536:	2200      	movs	r2, #0
 8003538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800353a:	4b27      	ldr	r3, [pc, #156]	; (80035d8 <MX_TIM3_Init+0xf8>)
 800353c:	0018      	movs	r0, r3
 800353e:	f003 fb4d 	bl	8006bdc <HAL_TIM_Base_Init>
 8003542:	1e03      	subs	r3, r0, #0
 8003544:	d001      	beq.n	800354a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8003546:	f000 fe59 	bl	80041fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800354a:	2128      	movs	r1, #40	; 0x28
 800354c:	187b      	adds	r3, r7, r1
 800354e:	2280      	movs	r2, #128	; 0x80
 8003550:	0152      	lsls	r2, r2, #5
 8003552:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003554:	187a      	adds	r2, r7, r1
 8003556:	4b20      	ldr	r3, [pc, #128]	; (80035d8 <MX_TIM3_Init+0xf8>)
 8003558:	0011      	movs	r1, r2
 800355a:	0018      	movs	r0, r3
 800355c:	f003 fec0 	bl	80072e0 <HAL_TIM_ConfigClockSource>
 8003560:	1e03      	subs	r3, r0, #0
 8003562:	d001      	beq.n	8003568 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8003564:	f000 fe4a 	bl	80041fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003568:	4b1b      	ldr	r3, [pc, #108]	; (80035d8 <MX_TIM3_Init+0xf8>)
 800356a:	0018      	movs	r0, r3
 800356c:	f003 fbd2 	bl	8006d14 <HAL_TIM_PWM_Init>
 8003570:	1e03      	subs	r3, r0, #0
 8003572:	d001      	beq.n	8003578 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003574:	f000 fe42 	bl	80041fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003578:	2120      	movs	r1, #32
 800357a:	187b      	adds	r3, r7, r1
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003580:	187b      	adds	r3, r7, r1
 8003582:	2200      	movs	r2, #0
 8003584:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003586:	187a      	adds	r2, r7, r1
 8003588:	4b13      	ldr	r3, [pc, #76]	; (80035d8 <MX_TIM3_Init+0xf8>)
 800358a:	0011      	movs	r1, r2
 800358c:	0018      	movs	r0, r3
 800358e:	f004 facb 	bl	8007b28 <HAL_TIMEx_MasterConfigSynchronization>
 8003592:	1e03      	subs	r3, r0, #0
 8003594:	d001      	beq.n	800359a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8003596:	f000 fe31 	bl	80041fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800359a:	1d3b      	adds	r3, r7, #4
 800359c:	2260      	movs	r2, #96	; 0x60
 800359e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	2200      	movs	r2, #0
 80035a4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035a6:	1d3b      	adds	r3, r7, #4
 80035a8:	2200      	movs	r2, #0
 80035aa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035ac:	1d3b      	adds	r3, r7, #4
 80035ae:	2200      	movs	r2, #0
 80035b0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035b2:	1d39      	adds	r1, r7, #4
 80035b4:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <MX_TIM3_Init+0xf8>)
 80035b6:	2204      	movs	r2, #4
 80035b8:	0018      	movs	r0, r3
 80035ba:	f003 fdcb 	bl	8007154 <HAL_TIM_PWM_ConfigChannel>
 80035be:	1e03      	subs	r3, r0, #0
 80035c0:	d001      	beq.n	80035c6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80035c2:	f000 fe1b 	bl	80041fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <MX_TIM3_Init+0xf8>)
 80035c8:	0018      	movs	r0, r3
 80035ca:	f000 ff01 	bl	80043d0 <HAL_TIM_MspPostInit>

}
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	46bd      	mov	sp, r7
 80035d2:	b00e      	add	sp, #56	; 0x38
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	20000344 	.word	0x20000344
 80035dc:	40000400 	.word	0x40000400
 80035e0:	000007cf 	.word	0x000007cf

080035e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035e8:	4b14      	ldr	r3, [pc, #80]	; (800363c <MX_USART2_UART_Init+0x58>)
 80035ea:	4a15      	ldr	r2, [pc, #84]	; (8003640 <MX_USART2_UART_Init+0x5c>)
 80035ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80035ee:	4b13      	ldr	r3, [pc, #76]	; (800363c <MX_USART2_UART_Init+0x58>)
 80035f0:	2296      	movs	r2, #150	; 0x96
 80035f2:	0212      	lsls	r2, r2, #8
 80035f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035f6:	4b11      	ldr	r3, [pc, #68]	; (800363c <MX_USART2_UART_Init+0x58>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80035fc:	4b0f      	ldr	r3, [pc, #60]	; (800363c <MX_USART2_UART_Init+0x58>)
 80035fe:	2200      	movs	r2, #0
 8003600:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003602:	4b0e      	ldr	r3, [pc, #56]	; (800363c <MX_USART2_UART_Init+0x58>)
 8003604:	2200      	movs	r2, #0
 8003606:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003608:	4b0c      	ldr	r3, [pc, #48]	; (800363c <MX_USART2_UART_Init+0x58>)
 800360a:	220c      	movs	r2, #12
 800360c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800360e:	4b0b      	ldr	r3, [pc, #44]	; (800363c <MX_USART2_UART_Init+0x58>)
 8003610:	2200      	movs	r2, #0
 8003612:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003614:	4b09      	ldr	r3, [pc, #36]	; (800363c <MX_USART2_UART_Init+0x58>)
 8003616:	2200      	movs	r2, #0
 8003618:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800361a:	4b08      	ldr	r3, [pc, #32]	; (800363c <MX_USART2_UART_Init+0x58>)
 800361c:	2200      	movs	r2, #0
 800361e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <MX_USART2_UART_Init+0x58>)
 8003622:	2200      	movs	r2, #0
 8003624:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003626:	4b05      	ldr	r3, [pc, #20]	; (800363c <MX_USART2_UART_Init+0x58>)
 8003628:	0018      	movs	r0, r3
 800362a:	f004 fae5 	bl	8007bf8 <HAL_UART_Init>
 800362e:	1e03      	subs	r3, r0, #0
 8003630:	d001      	beq.n	8003636 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003632:	f000 fde3 	bl	80041fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	2000038c 	.word	0x2000038c
 8003640:	40004400 	.word	0x40004400

08003644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003644:	b590      	push	{r4, r7, lr}
 8003646:	b08b      	sub	sp, #44	; 0x2c
 8003648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800364a:	2414      	movs	r4, #20
 800364c:	193b      	adds	r3, r7, r4
 800364e:	0018      	movs	r0, r3
 8003650:	2314      	movs	r3, #20
 8003652:	001a      	movs	r2, r3
 8003654:	2100      	movs	r1, #0
 8003656:	f00b fb4f 	bl	800ecf8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800365a:	4b41      	ldr	r3, [pc, #260]	; (8003760 <MX_GPIO_Init+0x11c>)
 800365c:	695a      	ldr	r2, [r3, #20]
 800365e:	4b40      	ldr	r3, [pc, #256]	; (8003760 <MX_GPIO_Init+0x11c>)
 8003660:	2180      	movs	r1, #128	; 0x80
 8003662:	0309      	lsls	r1, r1, #12
 8003664:	430a      	orrs	r2, r1
 8003666:	615a      	str	r2, [r3, #20]
 8003668:	4b3d      	ldr	r3, [pc, #244]	; (8003760 <MX_GPIO_Init+0x11c>)
 800366a:	695a      	ldr	r2, [r3, #20]
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	031b      	lsls	r3, r3, #12
 8003670:	4013      	ands	r3, r2
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003676:	4b3a      	ldr	r3, [pc, #232]	; (8003760 <MX_GPIO_Init+0x11c>)
 8003678:	695a      	ldr	r2, [r3, #20]
 800367a:	4b39      	ldr	r3, [pc, #228]	; (8003760 <MX_GPIO_Init+0x11c>)
 800367c:	2180      	movs	r1, #128	; 0x80
 800367e:	03c9      	lsls	r1, r1, #15
 8003680:	430a      	orrs	r2, r1
 8003682:	615a      	str	r2, [r3, #20]
 8003684:	4b36      	ldr	r3, [pc, #216]	; (8003760 <MX_GPIO_Init+0x11c>)
 8003686:	695a      	ldr	r2, [r3, #20]
 8003688:	2380      	movs	r3, #128	; 0x80
 800368a:	03db      	lsls	r3, r3, #15
 800368c:	4013      	ands	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003692:	4b33      	ldr	r3, [pc, #204]	; (8003760 <MX_GPIO_Init+0x11c>)
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	4b32      	ldr	r3, [pc, #200]	; (8003760 <MX_GPIO_Init+0x11c>)
 8003698:	2180      	movs	r1, #128	; 0x80
 800369a:	0289      	lsls	r1, r1, #10
 800369c:	430a      	orrs	r2, r1
 800369e:	615a      	str	r2, [r3, #20]
 80036a0:	4b2f      	ldr	r3, [pc, #188]	; (8003760 <MX_GPIO_Init+0x11c>)
 80036a2:	695a      	ldr	r2, [r3, #20]
 80036a4:	2380      	movs	r3, #128	; 0x80
 80036a6:	029b      	lsls	r3, r3, #10
 80036a8:	4013      	ands	r3, r2
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ae:	4b2c      	ldr	r3, [pc, #176]	; (8003760 <MX_GPIO_Init+0x11c>)
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <MX_GPIO_Init+0x11c>)
 80036b4:	2180      	movs	r1, #128	; 0x80
 80036b6:	02c9      	lsls	r1, r1, #11
 80036b8:	430a      	orrs	r2, r1
 80036ba:	615a      	str	r2, [r3, #20]
 80036bc:	4b28      	ldr	r3, [pc, #160]	; (8003760 <MX_GPIO_Init+0x11c>)
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	2380      	movs	r3, #128	; 0x80
 80036c2:	02db      	lsls	r3, r3, #11
 80036c4:	4013      	ands	r3, r2
 80036c6:	607b      	str	r3, [r7, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80036ca:	2390      	movs	r3, #144	; 0x90
 80036cc:	05db      	lsls	r3, r3, #23
 80036ce:	2200      	movs	r2, #0
 80036d0:	2120      	movs	r1, #32
 80036d2:	0018      	movs	r0, r3
 80036d4:	f002 f928 	bl	8005928 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80036d8:	2387      	movs	r3, #135	; 0x87
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	4821      	ldr	r0, [pc, #132]	; (8003764 <MX_GPIO_Init+0x120>)
 80036de:	2200      	movs	r2, #0
 80036e0:	0019      	movs	r1, r3
 80036e2:	f002 f921 	bl	8005928 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	2280      	movs	r2, #128	; 0x80
 80036ea:	0192      	lsls	r2, r2, #6
 80036ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036ee:	193b      	adds	r3, r7, r4
 80036f0:	2284      	movs	r2, #132	; 0x84
 80036f2:	0392      	lsls	r2, r2, #14
 80036f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	193b      	adds	r3, r7, r4
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80036fc:	193b      	adds	r3, r7, r4
 80036fe:	4a1a      	ldr	r2, [pc, #104]	; (8003768 <MX_GPIO_Init+0x124>)
 8003700:	0019      	movs	r1, r3
 8003702:	0010      	movs	r0, r2
 8003704:	f001 ffa0 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003708:	193b      	adds	r3, r7, r4
 800370a:	2220      	movs	r2, #32
 800370c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800370e:	193b      	adds	r3, r7, r4
 8003710:	2201      	movs	r2, #1
 8003712:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003714:	193b      	adds	r3, r7, r4
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371a:	193b      	adds	r3, r7, r4
 800371c:	2200      	movs	r2, #0
 800371e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003720:	193a      	adds	r2, r7, r4
 8003722:	2390      	movs	r3, #144	; 0x90
 8003724:	05db      	lsls	r3, r3, #23
 8003726:	0011      	movs	r1, r2
 8003728:	0018      	movs	r0, r3
 800372a:	f001 ff8d 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800372e:	0021      	movs	r1, r4
 8003730:	187b      	adds	r3, r7, r1
 8003732:	2287      	movs	r2, #135	; 0x87
 8003734:	00d2      	lsls	r2, r2, #3
 8003736:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003738:	187b      	adds	r3, r7, r1
 800373a:	2201      	movs	r2, #1
 800373c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373e:	187b      	adds	r3, r7, r1
 8003740:	2200      	movs	r2, #0
 8003742:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003744:	187b      	adds	r3, r7, r1
 8003746:	2200      	movs	r2, #0
 8003748:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800374a:	187b      	adds	r3, r7, r1
 800374c:	4a05      	ldr	r2, [pc, #20]	; (8003764 <MX_GPIO_Init+0x120>)
 800374e:	0019      	movs	r1, r3
 8003750:	0010      	movs	r0, r2
 8003752:	f001 ff79 	bl	8005648 <HAL_GPIO_Init>

}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	46bd      	mov	sp, r7
 800375a:	b00b      	add	sp, #44	; 0x2c
 800375c:	bd90      	pop	{r4, r7, pc}
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	40021000 	.word	0x40021000
 8003764:	48000400 	.word	0x48000400
 8003768:	48000800 	.word	0x48000800

0800376c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
	if(adc_value.first_conv)
 8003774:	4b3c      	ldr	r3, [pc, #240]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003776:	7b1b      	ldrb	r3, [r3, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d038      	beq.n	80037ee <HAL_ADC_ConvCpltCallback+0x82>
	{
		adc_value.adc_ch0 = HAL_ADC_GetValue(hadc);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	0018      	movs	r0, r3
 8003780:	f001 fa84 	bl	8004c8c <HAL_ADC_GetValue>
 8003784:	0003      	movs	r3, r0
 8003786:	b29a      	uxth	r2, r3
 8003788:	4b37      	ldr	r3, [pc, #220]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 800378a:	801a      	strh	r2, [r3, #0]
		adc_value.temp = (adc_value.adc_ch0/4096.0) * 3.3;
 800378c:	4b36      	ldr	r3, [pc, #216]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 800378e:	881b      	ldrh	r3, [r3, #0]
 8003790:	0018      	movs	r0, r3
 8003792:	f7ff f88b 	bl	80028ac <__aeabi_i2d>
 8003796:	2200      	movs	r2, #0
 8003798:	4b34      	ldr	r3, [pc, #208]	; (800386c <HAL_ADC_ConvCpltCallback+0x100>)
 800379a:	f7fd fe33 	bl	8001404 <__aeabi_ddiv>
 800379e:	0002      	movs	r2, r0
 80037a0:	000b      	movs	r3, r1
 80037a2:	0010      	movs	r0, r2
 80037a4:	0019      	movs	r1, r3
 80037a6:	4a32      	ldr	r2, [pc, #200]	; (8003870 <HAL_ADC_ConvCpltCallback+0x104>)
 80037a8:	4b32      	ldr	r3, [pc, #200]	; (8003874 <HAL_ADC_ConvCpltCallback+0x108>)
 80037aa:	f7fe fa2d 	bl	8001c08 <__aeabi_dmul>
 80037ae:	0002      	movs	r2, r0
 80037b0:	000b      	movs	r3, r1
 80037b2:	0010      	movs	r0, r2
 80037b4:	0019      	movs	r1, r3
 80037b6:	f7ff f917 	bl	80029e8 <__aeabi_d2f>
 80037ba:	1c02      	adds	r2, r0, #0
 80037bc:	4b2a      	ldr	r3, [pc, #168]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037be:	605a      	str	r2, [r3, #4]
		adc_value.temp = adc_value.temp/0.01;
 80037c0:	4b29      	ldr	r3, [pc, #164]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	1c18      	adds	r0, r3, #0
 80037c6:	f7ff f8c7 	bl	8002958 <__aeabi_f2d>
 80037ca:	4a2b      	ldr	r2, [pc, #172]	; (8003878 <HAL_ADC_ConvCpltCallback+0x10c>)
 80037cc:	4b2b      	ldr	r3, [pc, #172]	; (800387c <HAL_ADC_ConvCpltCallback+0x110>)
 80037ce:	f7fd fe19 	bl	8001404 <__aeabi_ddiv>
 80037d2:	0002      	movs	r2, r0
 80037d4:	000b      	movs	r3, r1
 80037d6:	0010      	movs	r0, r2
 80037d8:	0019      	movs	r1, r3
 80037da:	f7ff f905 	bl	80029e8 <__aeabi_d2f>
 80037de:	1c02      	adds	r2, r0, #0
 80037e0:	4b21      	ldr	r3, [pc, #132]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037e2:	605a      	str	r2, [r3, #4]
		HAL_ADC_Start_IT(hadc);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	0018      	movs	r0, r3
 80037e8:	f001 f994 	bl	8004b14 <HAL_ADC_Start_IT>
 80037ec:	e02a      	b.n	8003844 <HAL_ADC_ConvCpltCallback+0xd8>

	}
	else
	{
		adc_value.adc_ch1 = HAL_ADC_GetValue(hadc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	0018      	movs	r0, r3
 80037f2:	f001 fa4b 	bl	8004c8c <HAL_ADC_GetValue>
 80037f6:	0003      	movs	r3, r0
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	4b1b      	ldr	r3, [pc, #108]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 80037fc:	805a      	strh	r2, [r3, #2]
		adc_value.pot = (adc_value.adc_ch1/4096.0) * 3.3;
 80037fe:	4b1a      	ldr	r3, [pc, #104]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003800:	885b      	ldrh	r3, [r3, #2]
 8003802:	0018      	movs	r0, r3
 8003804:	f7ff f852 	bl	80028ac <__aeabi_i2d>
 8003808:	2200      	movs	r2, #0
 800380a:	4b18      	ldr	r3, [pc, #96]	; (800386c <HAL_ADC_ConvCpltCallback+0x100>)
 800380c:	f7fd fdfa 	bl	8001404 <__aeabi_ddiv>
 8003810:	0002      	movs	r2, r0
 8003812:	000b      	movs	r3, r1
 8003814:	0010      	movs	r0, r2
 8003816:	0019      	movs	r1, r3
 8003818:	4a15      	ldr	r2, [pc, #84]	; (8003870 <HAL_ADC_ConvCpltCallback+0x104>)
 800381a:	4b16      	ldr	r3, [pc, #88]	; (8003874 <HAL_ADC_ConvCpltCallback+0x108>)
 800381c:	f7fe f9f4 	bl	8001c08 <__aeabi_dmul>
 8003820:	0002      	movs	r2, r0
 8003822:	000b      	movs	r3, r1
 8003824:	0010      	movs	r0, r2
 8003826:	0019      	movs	r1, r3
 8003828:	f7ff f8de 	bl	80029e8 <__aeabi_d2f>
 800382c:	1c02      	adds	r2, r0, #0
 800382e:	4b0e      	ldr	r3, [pc, #56]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003830:	609a      	str	r2, [r3, #8]
		osSemaphoreRelease(Adc_SemHandle);
 8003832:	4b13      	ldr	r3, [pc, #76]	; (8003880 <HAL_ADC_ConvCpltCallback+0x114>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	0018      	movs	r0, r3
 8003838:	f008 f9b0 	bl	800bb9c <osSemaphoreRelease>
		HAL_ADC_Stop_IT(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	0018      	movs	r0, r3
 8003840:	f001 f9da 	bl	8004bf8 <HAL_ADC_Stop_IT>
	}
	adc_value.first_conv = !adc_value.first_conv;
 8003844:	4b08      	ldr	r3, [pc, #32]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 8003846:	7b1b      	ldrb	r3, [r3, #12]
 8003848:	1e5a      	subs	r2, r3, #1
 800384a:	4193      	sbcs	r3, r2
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2201      	movs	r2, #1
 8003850:	4053      	eors	r3, r2
 8003852:	b2db      	uxtb	r3, r3
 8003854:	1c1a      	adds	r2, r3, #0
 8003856:	2301      	movs	r3, #1
 8003858:	4013      	ands	r3, r2
 800385a:	b2da      	uxtb	r2, r3
 800385c:	4b02      	ldr	r3, [pc, #8]	; (8003868 <HAL_ADC_ConvCpltCallback+0xfc>)
 800385e:	731a      	strb	r2, [r3, #12]

}
 8003860:	46c0      	nop			; (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	b002      	add	sp, #8
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000000 	.word	0x20000000
 800386c:	40b00000 	.word	0x40b00000
 8003870:	66666666 	.word	0x66666666
 8003874:	400a6666 	.word	0x400a6666
 8003878:	47ae147b 	.word	0x47ae147b
 800387c:	3f847ae1 	.word	0x3f847ae1
 8003880:	20000430 	.word	0x20000430

08003884 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	000a      	movs	r2, r1
 800388e:	1cbb      	adds	r3, r7, #2
 8003890:	801a      	strh	r2, [r3, #0]
	osSemaphoreRelease(Rx_SemHandle);
 8003892:	4b07      	ldr	r3, [pc, #28]	; (80038b0 <HAL_UARTEx_RxEventCallback+0x2c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	0018      	movs	r0, r3
 8003898:	f008 f980 	bl	800bb9c <osSemaphoreRelease>
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t *)buf, 5);
 800389c:	4905      	ldr	r1, [pc, #20]	; (80038b4 <HAL_UARTEx_RxEventCallback+0x30>)
 800389e:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <HAL_UARTEx_RxEventCallback+0x34>)
 80038a0:	2205      	movs	r2, #5
 80038a2:	0018      	movs	r0, r3
 80038a4:	f005 fb52 	bl	8008f4c <HAL_UARTEx_ReceiveToIdle_IT>
}
 80038a8:	46c0      	nop			; (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b002      	add	sp, #8
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	20000434 	.word	0x20000434
 80038b4:	2000043c 	.word	0x2000043c
 80038b8:	2000038c 	.word	0x2000038c

080038bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(2000);
 80038c4:	23fa      	movs	r3, #250	; 0xfa
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	0018      	movs	r0, r3
 80038ca:	f008 f83f 	bl	800b94c <osDelay>
 80038ce:	e7f9      	b.n	80038c4 <StartDefaultTask+0x8>

080038d0 <oled_update>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_update */
void oled_update(void *argument)
{
 80038d0:	b5b0      	push	{r4, r5, r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af02      	add	r7, sp, #8
 80038d6:	6078      	str	r0, [r7, #4]
			.start_y = 0,
			.end_x = 0,
			.end_y = 0,
			.angle = 45 };

	u8g2_Setup_ssd1306_i2c_128x64_noname_2(&u8g2, U8G2_R0, u8x8_byte_i2c, u8x8_stm32_gpio_and_delay);
 80038d8:	4bc6      	ldr	r3, [pc, #792]	; (8003bf4 <oled_update+0x324>)
 80038da:	4ac7      	ldr	r2, [pc, #796]	; (8003bf8 <oled_update+0x328>)
 80038dc:	49c7      	ldr	r1, [pc, #796]	; (8003bfc <oled_update+0x32c>)
 80038de:	48c8      	ldr	r0, [pc, #800]	; (8003c00 <oled_update+0x330>)
 80038e0:	f005 fdb0 	bl	8009444 <u8g2_Setup_ssd1306_i2c_128x64_noname_2>
	u8g2_SetI2CAddress(&u8g2, OLED_ADDR);	// 0x78
 80038e4:	4bc6      	ldr	r3, [pc, #792]	; (8003c00 <oled_update+0x330>)
 80038e6:	2224      	movs	r2, #36	; 0x24
 80038e8:	2178      	movs	r1, #120	; 0x78
 80038ea:	5499      	strb	r1, [r3, r2]
	u8g2_InitDisplay(&u8g2); // send init sequence to the display, display is in sleep mode after this,
 80038ec:	4bc4      	ldr	r3, [pc, #784]	; (8003c00 <oled_update+0x330>)
 80038ee:	0018      	movs	r0, r3
 80038f0:	f007 fe23 	bl	800b53a <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); // wake up display
 80038f4:	4bc2      	ldr	r3, [pc, #776]	; (8003c00 <oled_update+0x330>)
 80038f6:	2100      	movs	r1, #0
 80038f8:	0018      	movs	r0, r3
 80038fa:	f007 fe2d 	bl	800b558 <u8x8_SetPowerSave>
	u8g2_SetFont(&u8g2, u8g2_font_5x7_tr);
 80038fe:	4ac1      	ldr	r2, [pc, #772]	; (8003c04 <oled_update+0x334>)
 8003900:	4bbf      	ldr	r3, [pc, #764]	; (8003c00 <oled_update+0x330>)
 8003902:	0011      	movs	r1, r2
 8003904:	0018      	movs	r0, r3
 8003906:	f006 fce3 	bl	800a2d0 <u8g2_SetFont>
  /* Infinite loop */
	for(;;)
	{
		left.angle = map(__HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2), 99, 199, 45, 270+45);
 800390a:	4bbf      	ldr	r3, [pc, #764]	; (8003c08 <oled_update+0x338>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003910:	233c      	movs	r3, #60	; 0x3c
 8003912:	33ff      	adds	r3, #255	; 0xff
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	232d      	movs	r3, #45	; 0x2d
 8003918:	22c7      	movs	r2, #199	; 0xc7
 800391a:	2163      	movs	r1, #99	; 0x63
 800391c:	f7ff fa8e 	bl	8002e3c <map>
 8003920:	0003      	movs	r3, r0
 8003922:	001a      	movs	r2, r3
 8003924:	4bb9      	ldr	r3, [pc, #740]	; (8003c0c <oled_update+0x33c>)
 8003926:	621a      	str	r2, [r3, #32]
		right.angle = map(rpm[periodo-2], 0, 15, 45, 270+45);
 8003928:	4bb9      	ldr	r3, [pc, #740]	; (8003c10 <oled_update+0x340>)
 800392a:	881b      	ldrh	r3, [r3, #0]
 800392c:	1e9a      	subs	r2, r3, #2
 800392e:	4bb9      	ldr	r3, [pc, #740]	; (8003c14 <oled_update+0x344>)
 8003930:	0092      	lsls	r2, r2, #2
 8003932:	58d3      	ldr	r3, [r2, r3]
 8003934:	1c18      	adds	r0, r3, #0
 8003936:	f7fc fdb7 	bl	80004a8 <__aeabi_f2uiz>
 800393a:	233c      	movs	r3, #60	; 0x3c
 800393c:	33ff      	adds	r3, #255	; 0xff
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	232d      	movs	r3, #45	; 0x2d
 8003942:	220f      	movs	r2, #15
 8003944:	2100      	movs	r1, #0
 8003946:	f7ff fa79 	bl	8002e3c <map>
 800394a:	0003      	movs	r3, r0
 800394c:	001a      	movs	r2, r3
 800394e:	4bb2      	ldr	r3, [pc, #712]	; (8003c18 <oled_update+0x348>)
 8003950:	621a      	str	r2, [r3, #32]


		calc_needle(&left);
 8003952:	4bae      	ldr	r3, [pc, #696]	; (8003c0c <oled_update+0x33c>)
 8003954:	0018      	movs	r0, r3
 8003956:	f7ff fa8f 	bl	8002e78 <calc_needle>
		calc_needle(&right);
 800395a:	4baf      	ldr	r3, [pc, #700]	; (8003c18 <oled_update+0x348>)
 800395c:	0018      	movs	r0, r3
 800395e:	f7ff fa8b 	bl	8002e78 <calc_needle>

		sprintf(temp, "%0.2f", adc_value.temp);
 8003962:	4bae      	ldr	r3, [pc, #696]	; (8003c1c <oled_update+0x34c>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	1c18      	adds	r0, r3, #0
 8003968:	f7fe fff6 	bl	8002958 <__aeabi_f2d>
 800396c:	0002      	movs	r2, r0
 800396e:	000b      	movs	r3, r1
 8003970:	49ab      	ldr	r1, [pc, #684]	; (8003c20 <oled_update+0x350>)
 8003972:	48ac      	ldr	r0, [pc, #688]	; (8003c24 <oled_update+0x354>)
 8003974:	f00b ff54 	bl	800f820 <siprintf>
		sprintf(pos, "%li", map(__HAL_TIM_GET_COMPARE(&htim3,TIM_CHANNEL_2), 99, 199, 0, 90));
 8003978:	4ba3      	ldr	r3, [pc, #652]	; (8003c08 <oled_update+0x338>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800397e:	235a      	movs	r3, #90	; 0x5a
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2300      	movs	r3, #0
 8003984:	22c7      	movs	r2, #199	; 0xc7
 8003986:	2163      	movs	r1, #99	; 0x63
 8003988:	f7ff fa58 	bl	8002e3c <map>
 800398c:	0002      	movs	r2, r0
 800398e:	49a6      	ldr	r1, [pc, #664]	; (8003c28 <oled_update+0x358>)
 8003990:	4ba6      	ldr	r3, [pc, #664]	; (8003c2c <oled_update+0x35c>)
 8003992:	0018      	movs	r0, r3
 8003994:	f00b ff44 	bl	800f820 <siprintf>
		sprintf(speed, "%0.2fRPM", rpm[periodo-2]);
 8003998:	4b9d      	ldr	r3, [pc, #628]	; (8003c10 <oled_update+0x340>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	1e9a      	subs	r2, r3, #2
 800399e:	4b9d      	ldr	r3, [pc, #628]	; (8003c14 <oled_update+0x344>)
 80039a0:	0092      	lsls	r2, r2, #2
 80039a2:	58d3      	ldr	r3, [r2, r3]
 80039a4:	1c18      	adds	r0, r3, #0
 80039a6:	f7fe ffd7 	bl	8002958 <__aeabi_f2d>
 80039aa:	0002      	movs	r2, r0
 80039ac:	000b      	movs	r3, r1
 80039ae:	49a0      	ldr	r1, [pc, #640]	; (8003c30 <oled_update+0x360>)
 80039b0:	48a0      	ldr	r0, [pc, #640]	; (8003c34 <oled_update+0x364>)
 80039b2:	f00b ff35 	bl	800f820 <siprintf>

		if((left.angle > 45 && left.angle < 135) || (left.angle > 225 && left.angle < 315))
 80039b6:	4b95      	ldr	r3, [pc, #596]	; (8003c0c <oled_update+0x33c>)
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	2b2d      	cmp	r3, #45	; 0x2d
 80039bc:	dd03      	ble.n	80039c6 <oled_update+0xf6>
 80039be:	4b93      	ldr	r3, [pc, #588]	; (8003c0c <oled_update+0x33c>)
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	2b86      	cmp	r3, #134	; 0x86
 80039c4:	dd09      	ble.n	80039da <oled_update+0x10a>
 80039c6:	4b91      	ldr	r3, [pc, #580]	; (8003c0c <oled_update+0x33c>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	2be1      	cmp	r3, #225	; 0xe1
 80039cc:	dd0c      	ble.n	80039e8 <oled_update+0x118>
 80039ce:	4b8f      	ldr	r3, [pc, #572]	; (8003c0c <oled_update+0x33c>)
 80039d0:	6a1a      	ldr	r2, [r3, #32]
 80039d2:	239d      	movs	r3, #157	; 0x9d
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	429a      	cmp	r2, r3
 80039d8:	dc06      	bgt.n	80039e8 <oled_update+0x118>
		{
			needle_offset_x_left = 0;
 80039da:	4b97      	ldr	r3, [pc, #604]	; (8003c38 <oled_update+0x368>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
			needle_offset_y_left = 1;
 80039e0:	4b96      	ldr	r3, [pc, #600]	; (8003c3c <oled_update+0x36c>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	e005      	b.n	80039f4 <oled_update+0x124>
		}
		else
		{
			needle_offset_x_left = 1;
 80039e8:	4b93      	ldr	r3, [pc, #588]	; (8003c38 <oled_update+0x368>)
 80039ea:	2201      	movs	r2, #1
 80039ec:	601a      	str	r2, [r3, #0]
			needle_offset_y_left = 0;
 80039ee:	4b93      	ldr	r3, [pc, #588]	; (8003c3c <oled_update+0x36c>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
		}
		if((right.angle > 45 && right.angle < 135) || (right.angle > 225 && right.angle < 315))
 80039f4:	4b88      	ldr	r3, [pc, #544]	; (8003c18 <oled_update+0x348>)
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	2b2d      	cmp	r3, #45	; 0x2d
 80039fa:	dd03      	ble.n	8003a04 <oled_update+0x134>
 80039fc:	4b86      	ldr	r3, [pc, #536]	; (8003c18 <oled_update+0x348>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	2b86      	cmp	r3, #134	; 0x86
 8003a02:	dd09      	ble.n	8003a18 <oled_update+0x148>
 8003a04:	4b84      	ldr	r3, [pc, #528]	; (8003c18 <oled_update+0x348>)
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	2be1      	cmp	r3, #225	; 0xe1
 8003a0a:	dd0c      	ble.n	8003a26 <oled_update+0x156>
 8003a0c:	4b82      	ldr	r3, [pc, #520]	; (8003c18 <oled_update+0x348>)
 8003a0e:	6a1a      	ldr	r2, [r3, #32]
 8003a10:	239d      	movs	r3, #157	; 0x9d
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	429a      	cmp	r2, r3
 8003a16:	dc06      	bgt.n	8003a26 <oled_update+0x156>
		{
			needle_offset_x_right = 0;
 8003a18:	4b89      	ldr	r3, [pc, #548]	; (8003c40 <oled_update+0x370>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	601a      	str	r2, [r3, #0]
			needle_offset_y_right = 1;
 8003a1e:	4b89      	ldr	r3, [pc, #548]	; (8003c44 <oled_update+0x374>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	e005      	b.n	8003a32 <oled_update+0x162>
		}
		else
		{
			needle_offset_x_right = 1;
 8003a26:	4b86      	ldr	r3, [pc, #536]	; (8003c40 <oled_update+0x370>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]
			needle_offset_y_right = 0;
 8003a2c:	4b85      	ldr	r3, [pc, #532]	; (8003c44 <oled_update+0x374>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
		}

		u8g2_FirstPage(&u8g2);
 8003a32:	4b73      	ldr	r3, [pc, #460]	; (8003c00 <oled_update+0x330>)
 8003a34:	0018      	movs	r0, r3
 8003a36:	f005 fca8 	bl	800938a <u8g2_FirstPage>
		do {

			// draw gauges & termometer
			u8g2_DrawBitmap(&u8g2, 0, 0, 64/8, 56, Left_Gauge);
 8003a3a:	4871      	ldr	r0, [pc, #452]	; (8003c00 <oled_update+0x330>)
 8003a3c:	4b82      	ldr	r3, [pc, #520]	; (8003c48 <oled_update+0x378>)
 8003a3e:	9301      	str	r3, [sp, #4]
 8003a40:	2338      	movs	r3, #56	; 0x38
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	2308      	movs	r3, #8
 8003a46:	2200      	movs	r2, #0
 8003a48:	2100      	movs	r1, #0
 8003a4a:	f005 fb87 	bl	800915c <u8g2_DrawBitmap>
			u8g2_DrawBitmap(&u8g2, 64, 0, 64/8, 56, Right_Gauge);
 8003a4e:	486c      	ldr	r0, [pc, #432]	; (8003c00 <oled_update+0x330>)
 8003a50:	4b7e      	ldr	r3, [pc, #504]	; (8003c4c <oled_update+0x37c>)
 8003a52:	9301      	str	r3, [sp, #4]
 8003a54:	2338      	movs	r3, #56	; 0x38
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	2308      	movs	r3, #8
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2140      	movs	r1, #64	; 0x40
 8003a5e:	f005 fb7d 	bl	800915c <u8g2_DrawBitmap>
			u8g2_DrawBitmap(&u8g2, 60, 0, 8/8, 56, Termometer);
 8003a62:	4867      	ldr	r0, [pc, #412]	; (8003c00 <oled_update+0x330>)
 8003a64:	4b7a      	ldr	r3, [pc, #488]	; (8003c50 <oled_update+0x380>)
 8003a66:	9301      	str	r3, [sp, #4]
 8003a68:	2338      	movs	r3, #56	; 0x38
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	2200      	movs	r2, #0
 8003a70:	213c      	movs	r1, #60	; 0x3c
 8003a72:	f005 fb73 	bl	800915c <u8g2_DrawBitmap>

			// draw temperature
			u8g2_DrawLine(&u8g2, 64, 49, 64, 39-map(adc_value.adc_ch0, 0, 4096, 0, 49));
 8003a76:	4b69      	ldr	r3, [pc, #420]	; (8003c1c <oled_update+0x34c>)
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	015a      	lsls	r2, r3, #5
 8003a80:	2331      	movs	r3, #49	; 0x31
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	2300      	movs	r3, #0
 8003a86:	2100      	movs	r1, #0
 8003a88:	f7ff f9d8 	bl	8002e3c <map>
 8003a8c:	0003      	movs	r3, r0
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2227      	movs	r2, #39	; 0x27
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	485a      	ldr	r0, [pc, #360]	; (8003c00 <oled_update+0x330>)
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	2340      	movs	r3, #64	; 0x40
 8003a9c:	2231      	movs	r2, #49	; 0x31
 8003a9e:	2140      	movs	r1, #64	; 0x40
 8003aa0:	f006 fe38 	bl	800a714 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 52, 64, temp);
 8003aa4:	4b5f      	ldr	r3, [pc, #380]	; (8003c24 <oled_update+0x354>)
 8003aa6:	4856      	ldr	r0, [pc, #344]	; (8003c00 <oled_update+0x330>)
 8003aa8:	2240      	movs	r2, #64	; 0x40
 8003aaa:	2134      	movs	r1, #52	; 0x34
 8003aac:	f006 fb6c 	bl	800a188 <u8g2_DrawStr>

			// draw needle and center circle Left Gauge
			u8g2_DrawLine(&u8g2, left.start_x, left.start_y, left.end_x, left.end_y);
 8003ab0:	4b56      	ldr	r3, [pc, #344]	; (8003c0c <oled_update+0x33c>)
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	b299      	uxth	r1, r3
 8003ab6:	4b55      	ldr	r3, [pc, #340]	; (8003c0c <oled_update+0x33c>)
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	4b53      	ldr	r3, [pc, #332]	; (8003c0c <oled_update+0x33c>)
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	b29c      	uxth	r4, r3
 8003ac2:	4b52      	ldr	r3, [pc, #328]	; (8003c0c <oled_update+0x33c>)
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	484d      	ldr	r0, [pc, #308]	; (8003c00 <oled_update+0x330>)
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	0023      	movs	r3, r4
 8003ace:	f006 fe21 	bl	800a714 <u8g2_DrawLine>
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003ad2:	4b4e      	ldr	r3, [pc, #312]	; (8003c0c <oled_update+0x33c>)
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	4b57      	ldr	r3, [pc, #348]	; (8003c38 <oled_update+0x368>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	18d3      	adds	r3, r2, r3
 8003ae0:	b299      	uxth	r1, r3
 8003ae2:	4b4a      	ldr	r3, [pc, #296]	; (8003c0c <oled_update+0x33c>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	4b54      	ldr	r3, [pc, #336]	; (8003c3c <oled_update+0x36c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	18d3      	adds	r3, r2, r3
 8003af0:	b29c      	uxth	r4, r3
								 left.end_x + needle_offset_x_left, left.end_y + needle_offset_y_left);
 8003af2:	4b46      	ldr	r3, [pc, #280]	; (8003c0c <oled_update+0x33c>)
 8003af4:	699b      	ldr	r3, [r3, #24]
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	4b4f      	ldr	r3, [pc, #316]	; (8003c38 <oled_update+0x368>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	18d3      	adds	r3, r2, r3
 8003b00:	b29d      	uxth	r5, r3
								 left.end_x + needle_offset_x_left, left.end_y + needle_offset_y_left);
 8003b02:	4b42      	ldr	r3, [pc, #264]	; (8003c0c <oled_update+0x33c>)
 8003b04:	69db      	ldr	r3, [r3, #28]
			u8g2_DrawLine(&u8g2, left.start_x + needle_offset_x_left, left.start_y + needle_offset_y_left,
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	4b4c      	ldr	r3, [pc, #304]	; (8003c3c <oled_update+0x36c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	18d3      	adds	r3, r2, r3
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	483b      	ldr	r0, [pc, #236]	; (8003c00 <oled_update+0x330>)
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	002b      	movs	r3, r5
 8003b18:	0022      	movs	r2, r4
 8003b1a:	f006 fdfb 	bl	800a714 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 26, 64, pos);
 8003b1e:	4b43      	ldr	r3, [pc, #268]	; (8003c2c <oled_update+0x35c>)
 8003b20:	4837      	ldr	r0, [pc, #220]	; (8003c00 <oled_update+0x330>)
 8003b22:	2240      	movs	r2, #64	; 0x40
 8003b24:	211a      	movs	r1, #26
 8003b26:	f006 fb2f 	bl	800a188 <u8g2_DrawStr>


			u8g2_DrawBitmap(&u8g2, 26, 28, 8/8, 8, Contour_Needle);
 8003b2a:	4835      	ldr	r0, [pc, #212]	; (8003c00 <oled_update+0x330>)
 8003b2c:	4b49      	ldr	r3, [pc, #292]	; (8003c54 <oled_update+0x384>)
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	2308      	movs	r3, #8
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2301      	movs	r3, #1
 8003b36:	221c      	movs	r2, #28
 8003b38:	211a      	movs	r1, #26
 8003b3a:	f005 fb0f 	bl	800915c <u8g2_DrawBitmap>

			// draw needle and center circle Right Gauge
			u8g2_DrawLine(&u8g2, right.start_x, right.start_y, right.end_x, right.end_y);
 8003b3e:	4b36      	ldr	r3, [pc, #216]	; (8003c18 <oled_update+0x348>)
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	b299      	uxth	r1, r3
 8003b44:	4b34      	ldr	r3, [pc, #208]	; (8003c18 <oled_update+0x348>)
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	4b33      	ldr	r3, [pc, #204]	; (8003c18 <oled_update+0x348>)
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	b29c      	uxth	r4, r3
 8003b50:	4b31      	ldr	r3, [pc, #196]	; (8003c18 <oled_update+0x348>)
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	482a      	ldr	r0, [pc, #168]	; (8003c00 <oled_update+0x330>)
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	0023      	movs	r3, r4
 8003b5c:	f006 fdda 	bl	800a714 <u8g2_DrawLine>
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b60:	4b2d      	ldr	r3, [pc, #180]	; (8003c18 <oled_update+0x348>)
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	4b36      	ldr	r3, [pc, #216]	; (8003c40 <oled_update+0x370>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	18d3      	adds	r3, r2, r3
 8003b6e:	b299      	uxth	r1, r3
 8003b70:	4b29      	ldr	r3, [pc, #164]	; (8003c18 <oled_update+0x348>)
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	4b33      	ldr	r3, [pc, #204]	; (8003c44 <oled_update+0x374>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	18d3      	adds	r3, r2, r3
 8003b7e:	b29c      	uxth	r4, r3
								 right.end_x + needle_offset_x_right, right.end_y + needle_offset_y_right);
 8003b80:	4b25      	ldr	r3, [pc, #148]	; (8003c18 <oled_update+0x348>)
 8003b82:	699b      	ldr	r3, [r3, #24]
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	4b2e      	ldr	r3, [pc, #184]	; (8003c40 <oled_update+0x370>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	18d3      	adds	r3, r2, r3
 8003b8e:	b29d      	uxth	r5, r3
								 right.end_x + needle_offset_x_right, right.end_y + needle_offset_y_right);
 8003b90:	4b21      	ldr	r3, [pc, #132]	; (8003c18 <oled_update+0x348>)
 8003b92:	69db      	ldr	r3, [r3, #28]
			u8g2_DrawLine(&u8g2, right.start_x + needle_offset_x_right, right.start_y + needle_offset_y_right,
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	4b2b      	ldr	r3, [pc, #172]	; (8003c44 <oled_update+0x374>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	18d3      	adds	r3, r2, r3
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	4817      	ldr	r0, [pc, #92]	; (8003c00 <oled_update+0x330>)
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	002b      	movs	r3, r5
 8003ba6:	0022      	movs	r2, r4
 8003ba8:	f006 fdb4 	bl	800a714 <u8g2_DrawLine>
			u8g2_DrawStr(&u8g2, 26 + right_offset, 64, speed);
 8003bac:	4b2a      	ldr	r3, [pc, #168]	; (8003c58 <oled_update+0x388>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	331a      	adds	r3, #26
 8003bb4:	b299      	uxth	r1, r3
 8003bb6:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <oled_update+0x364>)
 8003bb8:	4811      	ldr	r0, [pc, #68]	; (8003c00 <oled_update+0x330>)
 8003bba:	2240      	movs	r2, #64	; 0x40
 8003bbc:	f006 fae4 	bl	800a188 <u8g2_DrawStr>


			u8g2_DrawBitmap(&u8g2, 26 + right_offset, 28, 8/8, 8, Contour_Needle);
 8003bc0:	4b25      	ldr	r3, [pc, #148]	; (8003c58 <oled_update+0x388>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	331a      	adds	r3, #26
 8003bc8:	b299      	uxth	r1, r3
 8003bca:	480d      	ldr	r0, [pc, #52]	; (8003c00 <oled_update+0x330>)
 8003bcc:	4b21      	ldr	r3, [pc, #132]	; (8003c54 <oled_update+0x384>)
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	2308      	movs	r3, #8
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	221c      	movs	r2, #28
 8003bd8:	f005 fac0 	bl	800915c <u8g2_DrawBitmap>

		} while (u8g2_NextPage(&u8g2));
 8003bdc:	4b08      	ldr	r3, [pc, #32]	; (8003c00 <oled_update+0x330>)
 8003bde:	0018      	movs	r0, r3
 8003be0:	f005 fbe9 	bl	80093b6 <u8g2_NextPage>
 8003be4:	1e03      	subs	r3, r0, #0
 8003be6:	d000      	beq.n	8003bea <oled_update+0x31a>
 8003be8:	e727      	b.n	8003a3a <oled_update+0x16a>

		osDelay(250);
 8003bea:	20fa      	movs	r0, #250	; 0xfa
 8003bec:	f007 feae 	bl	800b94c <osDelay>
		left.angle = map(__HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2), 99, 199, 45, 270+45);
 8003bf0:	e68b      	b.n	800390a <oled_update+0x3a>
 8003bf2:	46c0      	nop			; (mov r8, r8)
 8003bf4:	08002d2d 	.word	0x08002d2d
 8003bf8:	08002d85 	.word	0x08002d85
 8003bfc:	080139dc 	.word	0x080139dc
 8003c00:	20000444 	.word	0x20000444
 8003c04:	08013690 	.word	0x08013690
 8003c08:	20000344 	.word	0x20000344
 8003c0c:	20000014 	.word	0x20000014
 8003c10:	20000010 	.word	0x20000010
 8003c14:	20000260 	.word	0x20000260
 8003c18:	20000038 	.word	0x20000038
 8003c1c:	20000000 	.word	0x20000000
 8003c20:	08012d44 	.word	0x08012d44
 8003c24:	200004d8 	.word	0x200004d8
 8003c28:	08012d4c 	.word	0x08012d4c
 8003c2c:	200004e0 	.word	0x200004e0
 8003c30:	08012d50 	.word	0x08012d50
 8003c34:	200004e8 	.word	0x200004e8
 8003c38:	200004f4 	.word	0x200004f4
 8003c3c:	200004f8 	.word	0x200004f8
 8003c40:	200004fc 	.word	0x200004fc
 8003c44:	20000500 	.word	0x20000500
 8003c48:	080132c4 	.word	0x080132c4
 8003c4c:	08013104 	.word	0x08013104
 8003c50:	080130c4 	.word	0x080130c4
 8003c54:	080130fc 	.word	0x080130fc
 8003c58:	2000005c 	.word	0x2000005c

08003c5c <adc_read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_adc_read */
void adc_read(void *argument)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN adc_read */
	HAL_ADCEx_Calibration_Start(&hadc);
 8003c64:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <adc_read+0x30>)
 8003c66:	0018      	movs	r0, r3
 8003c68:	f001 fb1c 	bl	80052a4 <HAL_ADCEx_Calibration_Start>
	/* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(Adc_SemHandle, osWaitForever);
 8003c6c:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <adc_read+0x34>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2201      	movs	r2, #1
 8003c72:	4252      	negs	r2, r2
 8003c74:	0011      	movs	r1, r2
 8003c76:	0018      	movs	r0, r3
 8003c78:	f007 ff32 	bl	800bae0 <osSemaphoreAcquire>
		HAL_ADC_Start_IT(&hadc);
 8003c7c:	4b03      	ldr	r3, [pc, #12]	; (8003c8c <adc_read+0x30>)
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f000 ff48 	bl	8004b14 <HAL_ADC_Start_IT>
		osDelay(10);
 8003c84:	200a      	movs	r0, #10
 8003c86:	f007 fe61 	bl	800b94c <osDelay>
		osSemaphoreAcquire(Adc_SemHandle, osWaitForever);
 8003c8a:	e7ef      	b.n	8003c6c <adc_read+0x10>
 8003c8c:	200002b8 	.word	0x200002b8
 8003c90:	20000430 	.word	0x20000430

08003c94 <servo_pos>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_pos */
void servo_pos(void *argument)
{
 8003c94:	b590      	push	{r4, r7, lr}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af02      	add	r7, sp, #8
 8003c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_pos */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003c9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <servo_pos+0x38>)
 8003c9e:	2104      	movs	r1, #4
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f003 f88f 	bl	8006dc4 <HAL_TIM_PWM_Start>
	/* Infinite loop */
	for(;;)
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map(adc_value.adc_ch1, 0, 4096, 99, 199));
 8003ca6:	4b0a      	ldr	r3, [pc, #40]	; (8003cd0 <servo_pos+0x3c>)
 8003ca8:	885b      	ldrh	r3, [r3, #2]
 8003caa:	0018      	movs	r0, r3
 8003cac:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <servo_pos+0x38>)
 8003cae:	681c      	ldr	r4, [r3, #0]
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	23c7      	movs	r3, #199	; 0xc7
 8003cb6:	9300      	str	r3, [sp, #0]
 8003cb8:	2363      	movs	r3, #99	; 0x63
 8003cba:	2100      	movs	r1, #0
 8003cbc:	f7ff f8be 	bl	8002e3c <map>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	63a3      	str	r3, [r4, #56]	; 0x38
		osDelay(10);
 8003cc4:	200a      	movs	r0, #10
 8003cc6:	f007 fe41 	bl	800b94c <osDelay>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map(adc_value.adc_ch1, 0, 4096, 99, 199));
 8003cca:	e7ec      	b.n	8003ca6 <servo_pos+0x12>
 8003ccc:	20000344 	.word	0x20000344
 8003cd0:	20000000 	.word	0x20000000

08003cd4 <stepper_fx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_stepper_fx */
void stepper_fx(void *argument)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN stepper_fx */
int ciclo = 0;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]

/* Infinite loop */
for(;;)
{
	switch(giro_stepper)
 8003ce0:	4b29      	ldr	r3, [pc, #164]	; (8003d88 <stepper_fx+0xb4>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d022      	beq.n	8003d2e <stepper_fx+0x5a>
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d141      	bne.n	8003d70 <stepper_fx+0x9c>
	{
	case Horario:
	{
		for(int i = 0; i < 4; i++)
 8003cec:	2300      	movs	r3, #0
 8003cee:	613b      	str	r3, [r7, #16]
 8003cf0:	e011      	b.n	8003d16 <stepper_fx+0x42>
		{
			HAL_GPIO_WritePin(GPIOB, pins[i], matrix_half[ciclo][i]);		// Medios pasos, quitar _half para paso completo
 8003cf2:	4b26      	ldr	r3, [pc, #152]	; (8003d8c <stepper_fx+0xb8>)
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	0052      	lsls	r2, r2, #1
 8003cf8:	5ad1      	ldrh	r1, [r2, r3]
 8003cfa:	4a25      	ldr	r2, [pc, #148]	; (8003d90 <stepper_fx+0xbc>)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	18d2      	adds	r2, r2, r3
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	18d3      	adds	r3, r2, r3
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	4822      	ldr	r0, [pc, #136]	; (8003d94 <stepper_fx+0xc0>)
 8003d0a:	001a      	movs	r2, r3
 8003d0c:	f001 fe0c 	bl	8005928 <HAL_GPIO_WritePin>
		for(int i = 0; i < 4; i++)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	3301      	adds	r3, #1
 8003d14:	613b      	str	r3, [r7, #16]
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b03      	cmp	r3, #3
 8003d1a:	ddea      	ble.n	8003cf2 <stepper_fx+0x1e>
		}
		ciclo++;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	617b      	str	r3, [r7, #20]
		//			if(ciclo > 3) ciclo = 0;											// Pasos completos
		if(ciclo > 7) ciclo = 0;											// Medios pasos
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b07      	cmp	r3, #7
 8003d26:	dd25      	ble.n	8003d74 <stepper_fx+0xa0>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
		break;
 8003d2c:	e022      	b.n	8003d74 <stepper_fx+0xa0>
	}
	case Antihorario:
	{
		for(int i = 0; i < 4; i++)
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	e011      	b.n	8003d58 <stepper_fx+0x84>
		{
			HAL_GPIO_WritePin(GPIOB, pins[i], matrix_half[ciclo][i]);		// Medios pasos, quitar _half para paso completo
 8003d34:	4b15      	ldr	r3, [pc, #84]	; (8003d8c <stepper_fx+0xb8>)
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	0052      	lsls	r2, r2, #1
 8003d3a:	5ad1      	ldrh	r1, [r2, r3]
 8003d3c:	4a14      	ldr	r2, [pc, #80]	; (8003d90 <stepper_fx+0xbc>)
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	18d2      	adds	r2, r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	18d3      	adds	r3, r2, r3
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	4812      	ldr	r0, [pc, #72]	; (8003d94 <stepper_fx+0xc0>)
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	f001 fdeb 	bl	8005928 <HAL_GPIO_WritePin>
		for(int i = 0; i < 4; i++)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	3301      	adds	r3, #1
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2b03      	cmp	r3, #3
 8003d5c:	ddea      	ble.n	8003d34 <stepper_fx+0x60>
		}
		ciclo--;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	3b01      	subs	r3, #1
 8003d62:	617b      	str	r3, [r7, #20]
		//			if(ciclo < 0) ciclo = 3;											// Pasos completos
		if(ciclo < 0) ciclo = 7;											// Medios pasos
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	da06      	bge.n	8003d78 <stepper_fx+0xa4>
 8003d6a:	2307      	movs	r3, #7
 8003d6c:	617b      	str	r3, [r7, #20]
		break;
 8003d6e:	e003      	b.n	8003d78 <stepper_fx+0xa4>
	}
	default:
	{
		break;
 8003d70:	46c0      	nop			; (mov r8, r8)
 8003d72:	e002      	b.n	8003d7a <stepper_fx+0xa6>
		break;
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	e000      	b.n	8003d7a <stepper_fx+0xa6>
		break;
 8003d78:	46c0      	nop			; (mov r8, r8)
	}
	}
	osDelay(periodo);
 8003d7a:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <stepper_fx+0xc4>)
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	0018      	movs	r0, r3
 8003d80:	f007 fde4 	bl	800b94c <osDelay>
	switch(giro_stepper)
 8003d84:	e7ac      	b.n	8003ce0 <stepper_fx+0xc>
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	20000441 	.word	0x20000441
 8003d8c:	08013484 	.word	0x08013484
 8003d90:	0801348c 	.word	0x0801348c
 8003d94:	48000400 	.word	0x48000400
 8003d98:	20000010 	.word	0x20000010

08003d9c <serial_fx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_fx */
void serial_fx(void *argument)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN serial_fx */
	static uint16_t angulo = 0;
	static char msg[50];

	osThreadSuspend(OLEDHandle);
 8003da4:	4ba9      	ldr	r3, [pc, #676]	; (800404c <serial_fx+0x2b0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	0018      	movs	r0, r3
 8003daa:	f007 fd73 	bl	800b894 <osThreadSuspend>
	osThreadSuspend(LOCKHandle);
 8003dae:	4ba8      	ldr	r3, [pc, #672]	; (8004050 <serial_fx+0x2b4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	0018      	movs	r0, r3
 8003db4:	f007 fd6e 	bl	800b894 <osThreadSuspend>
	u8g2_SetPowerSave(&u8g2, 1); // sleep display
 8003db8:	4ba6      	ldr	r3, [pc, #664]	; (8004054 <serial_fx+0x2b8>)
 8003dba:	2101      	movs	r1, #1
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f007 fbcb 	bl	800b558 <u8x8_SetPowerSave>
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, (uint8_t *)buf, 5);
 8003dc2:	49a5      	ldr	r1, [pc, #660]	; (8004058 <serial_fx+0x2bc>)
 8003dc4:	4ba5      	ldr	r3, [pc, #660]	; (800405c <serial_fx+0x2c0>)
 8003dc6:	2205      	movs	r2, #5
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f005 f8bf 	bl	8008f4c <HAL_UARTEx_ReceiveToIdle_IT>
	/* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003dce:	4ba4      	ldr	r3, [pc, #656]	; (8004060 <serial_fx+0x2c4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	4252      	negs	r2, r2
 8003dd6:	0011      	movs	r1, r2
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f007 fe81 	bl	800bae0 <osSemaphoreAcquire>
		switch(buf[0])
 8003dde:	4b9e      	ldr	r3, [pc, #632]	; (8004058 <serial_fx+0x2bc>)
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	3b41      	subs	r3, #65	; 0x41
 8003de4:	2b17      	cmp	r3, #23
 8003de6:	d900      	bls.n	8003dea <serial_fx+0x4e>
 8003de8:	e127      	b.n	800403a <serial_fx+0x29e>
 8003dea:	009a      	lsls	r2, r3, #2
 8003dec:	4b9d      	ldr	r3, [pc, #628]	; (8004064 <serial_fx+0x2c8>)
 8003dee:	18d3      	adds	r3, r2, r3
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	469f      	mov	pc, r3
		{
		case 'P':
		{
			send_uart("'P': Servo controlado por potenciometro...\r\n\n");
 8003df4:	4b9c      	ldr	r3, [pc, #624]	; (8004068 <serial_fx+0x2cc>)
 8003df6:	0018      	movs	r0, r3
 8003df8:	f7ff f990 	bl	800311c <send_uart>
			osThreadResume(SERVOHandle);
 8003dfc:	4b9b      	ldr	r3, [pc, #620]	; (800406c <serial_fx+0x2d0>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	0018      	movs	r0, r3
 8003e02:	f007 fd75 	bl	800b8f0 <osThreadResume>
			osThreadSuspend(LOCKHandle);
 8003e06:	4b92      	ldr	r3, [pc, #584]	; (8004050 <serial_fx+0x2b4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f007 fd42 	bl	800b894 <osThreadSuspend>
			break;
 8003e10:	e117      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'S':
		{
			osThreadSuspend(SERVOHandle);
 8003e12:	4b96      	ldr	r3, [pc, #600]	; (800406c <serial_fx+0x2d0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	0018      	movs	r0, r3
 8003e18:	f007 fd3c 	bl	800b894 <osThreadSuspend>
			osThreadSuspend(LOCKHandle);
 8003e1c:	4b8c      	ldr	r3, [pc, #560]	; (8004050 <serial_fx+0x2b4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	0018      	movs	r0, r3
 8003e22:	f007 fd37 	bl	800b894 <osThreadSuspend>

			send_uart("'S': Introduce el angulo deseado (0-90):\r\n\n");
 8003e26:	4b92      	ldr	r3, [pc, #584]	; (8004070 <serial_fx+0x2d4>)
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f7ff f977 	bl	800311c <send_uart>
			osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003e2e:	4b8c      	ldr	r3, [pc, #560]	; (8004060 <serial_fx+0x2c4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2201      	movs	r2, #1
 8003e34:	4252      	negs	r2, r2
 8003e36:	0011      	movs	r1, r2
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f007 fe51 	bl	800bae0 <osSemaphoreAcquire>
			angulo = atol(buf);
 8003e3e:	4b86      	ldr	r3, [pc, #536]	; (8004058 <serial_fx+0x2bc>)
 8003e40:	0018      	movs	r0, r3
 8003e42:	f00a fe1b 	bl	800ea7c <atol>
 8003e46:	0003      	movs	r3, r0
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	4b8a      	ldr	r3, [pc, #552]	; (8004074 <serial_fx+0x2d8>)
 8003e4c:	801a      	strh	r2, [r3, #0]
			sprintf(msg,"Angulo recibido: %d\r\n\n", angulo);
 8003e4e:	4b89      	ldr	r3, [pc, #548]	; (8004074 <serial_fx+0x2d8>)
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	001a      	movs	r2, r3
 8003e54:	4988      	ldr	r1, [pc, #544]	; (8004078 <serial_fx+0x2dc>)
 8003e56:	4b89      	ldr	r3, [pc, #548]	; (800407c <serial_fx+0x2e0>)
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f00b fce1 	bl	800f820 <siprintf>
			send_uart(msg);
 8003e5e:	4b87      	ldr	r3, [pc, #540]	; (800407c <serial_fx+0x2e0>)
 8003e60:	0018      	movs	r0, r3
 8003e62:	f7ff f95b 	bl	800311c <send_uart>
			angulo = map(angulo, 0, 90, 99, 199);
 8003e66:	4b83      	ldr	r3, [pc, #524]	; (8004074 <serial_fx+0x2d8>)
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	23c7      	movs	r3, #199	; 0xc7
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2363      	movs	r3, #99	; 0x63
 8003e72:	225a      	movs	r2, #90	; 0x5a
 8003e74:	2100      	movs	r1, #0
 8003e76:	f7fe ffe1 	bl	8002e3c <map>
 8003e7a:	0003      	movs	r3, r0
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	4b7d      	ldr	r3, [pc, #500]	; (8004074 <serial_fx+0x2d8>)
 8003e80:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, angulo);
 8003e82:	4b7c      	ldr	r3, [pc, #496]	; (8004074 <serial_fx+0x2d8>)
 8003e84:	881a      	ldrh	r2, [r3, #0]
 8003e86:	4b7e      	ldr	r3, [pc, #504]	; (8004080 <serial_fx+0x2e4>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8003e8c:	e0d9      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'A':
		{
			osThreadSuspend(SERVOHandle);
 8003e8e:	4b77      	ldr	r3, [pc, #476]	; (800406c <serial_fx+0x2d0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	0018      	movs	r0, r3
 8003e94:	f007 fcfe 	bl	800b894 <osThreadSuspend>
			osThreadResume(LOCKHandle);
 8003e98:	4b6d      	ldr	r3, [pc, #436]	; (8004050 <serial_fx+0x2b4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f007 fd27 	bl	800b8f0 <osThreadResume>

			send_uart("'A': Introduce la espera deseada: (0-255):\r\n\n");
 8003ea2:	4b78      	ldr	r3, [pc, #480]	; (8004084 <serial_fx+0x2e8>)
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7ff f939 	bl	800311c <send_uart>
			osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003eaa:	4b6d      	ldr	r3, [pc, #436]	; (8004060 <serial_fx+0x2c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	4252      	negs	r2, r2
 8003eb2:	0011      	movs	r1, r2
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f007 fe13 	bl	800bae0 <osSemaphoreAcquire>
			segvel_value.espera = atol(buf);
 8003eba:	4b67      	ldr	r3, [pc, #412]	; (8004058 <serial_fx+0x2bc>)
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f00a fddd 	bl	800ea7c <atol>
 8003ec2:	0003      	movs	r3, r0
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	4b70      	ldr	r3, [pc, #448]	; (8004088 <serial_fx+0x2ec>)
 8003ec8:	801a      	strh	r2, [r3, #0]
			sprintf(msg,"Espera recibida: %d segundos\r\n\n", segvel_value.espera);
 8003eca:	4b6f      	ldr	r3, [pc, #444]	; (8004088 <serial_fx+0x2ec>)
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	001a      	movs	r2, r3
 8003ed0:	496e      	ldr	r1, [pc, #440]	; (800408c <serial_fx+0x2f0>)
 8003ed2:	4b6a      	ldr	r3, [pc, #424]	; (800407c <serial_fx+0x2e0>)
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f00b fca3 	bl	800f820 <siprintf>
			send_uart(msg);
 8003eda:	4b68      	ldr	r3, [pc, #416]	; (800407c <serial_fx+0x2e0>)
 8003edc:	0018      	movs	r0, r3
 8003ede:	f7ff f91d 	bl	800311c <send_uart>
			send_uart("'A': Introduce la velocidad deseada: (0-255):\r\n\n");
 8003ee2:	4b6b      	ldr	r3, [pc, #428]	; (8004090 <serial_fx+0x2f4>)
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	f7ff f919 	bl	800311c <send_uart>
			osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003eea:	4b5d      	ldr	r3, [pc, #372]	; (8004060 <serial_fx+0x2c4>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	4252      	negs	r2, r2
 8003ef2:	0011      	movs	r1, r2
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f007 fdf3 	bl	800bae0 <osSemaphoreAcquire>
			segvel_value.velocidad = atol(buf);
 8003efa:	4b57      	ldr	r3, [pc, #348]	; (8004058 <serial_fx+0x2bc>)
 8003efc:	0018      	movs	r0, r3
 8003efe:	f00a fdbd 	bl	800ea7c <atol>
 8003f02:	0003      	movs	r3, r0
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	4b60      	ldr	r3, [pc, #384]	; (8004088 <serial_fx+0x2ec>)
 8003f08:	805a      	strh	r2, [r3, #2]
			if(segvel_value.velocidad == 0) segvel_value.velocidad++;
 8003f0a:	4b5f      	ldr	r3, [pc, #380]	; (8004088 <serial_fx+0x2ec>)
 8003f0c:	885b      	ldrh	r3, [r3, #2]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d105      	bne.n	8003f1e <serial_fx+0x182>
 8003f12:	4b5d      	ldr	r3, [pc, #372]	; (8004088 <serial_fx+0x2ec>)
 8003f14:	885b      	ldrh	r3, [r3, #2]
 8003f16:	3301      	adds	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	4b5b      	ldr	r3, [pc, #364]	; (8004088 <serial_fx+0x2ec>)
 8003f1c:	805a      	strh	r2, [r3, #2]
			sprintf(msg,"Velocidad recibida: %d grados/segundo\r\n\n", segvel_value.velocidad);
 8003f1e:	4b5a      	ldr	r3, [pc, #360]	; (8004088 <serial_fx+0x2ec>)
 8003f20:	885b      	ldrh	r3, [r3, #2]
 8003f22:	001a      	movs	r2, r3
 8003f24:	495b      	ldr	r1, [pc, #364]	; (8004094 <serial_fx+0x2f8>)
 8003f26:	4b55      	ldr	r3, [pc, #340]	; (800407c <serial_fx+0x2e0>)
 8003f28:	0018      	movs	r0, r3
 8003f2a:	f00b fc79 	bl	800f820 <siprintf>
			send_uart(msg);
 8003f2e:	4b53      	ldr	r3, [pc, #332]	; (800407c <serial_fx+0x2e0>)
 8003f30:	0018      	movs	r0, r3
 8003f32:	f7ff f8f3 	bl	800311c <send_uart>
			segvel_value.espera = segvel_value.espera * 1000;
 8003f36:	4b54      	ldr	r3, [pc, #336]	; (8004088 <serial_fx+0x2ec>)
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	22fa      	movs	r2, #250	; 0xfa
 8003f3c:	0092      	lsls	r2, r2, #2
 8003f3e:	4353      	muls	r3, r2
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	4b51      	ldr	r3, [pc, #324]	; (8004088 <serial_fx+0x2ec>)
 8003f44:	801a      	strh	r2, [r3, #0]
			segvel_value.velocidad = 1000/segvel_value.velocidad;
 8003f46:	4b50      	ldr	r3, [pc, #320]	; (8004088 <serial_fx+0x2ec>)
 8003f48:	885b      	ldrh	r3, [r3, #2]
 8003f4a:	0019      	movs	r1, r3
 8003f4c:	23fa      	movs	r3, #250	; 0xfa
 8003f4e:	0098      	lsls	r0, r3, #2
 8003f50:	f7fc f980 	bl	8000254 <__divsi3>
 8003f54:	0003      	movs	r3, r0
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	4b4b      	ldr	r3, [pc, #300]	; (8004088 <serial_fx+0x2ec>)
 8003f5a:	805a      	strh	r2, [r3, #2]
			osMessageQueuePut(lock_queueHandle, &segvel_value, 1, 0);
 8003f5c:	4b4e      	ldr	r3, [pc, #312]	; (8004098 <serial_fx+0x2fc>)
 8003f5e:	6818      	ldr	r0, [r3, #0]
 8003f60:	4949      	ldr	r1, [pc, #292]	; (8004088 <serial_fx+0x2ec>)
 8003f62:	2300      	movs	r3, #0
 8003f64:	2201      	movs	r2, #1
 8003f66:	f007 feed 	bl	800bd44 <osMessageQueuePut>
			break;
 8003f6a:	e06a      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'D':
		{
			send_uart("'D': Sentido Horario...\r\n\n");
 8003f6c:	4b4b      	ldr	r3, [pc, #300]	; (800409c <serial_fx+0x300>)
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f7ff f8d4 	bl	800311c <send_uart>
			giro_stepper = Horario;
 8003f74:	4b4a      	ldr	r3, [pc, #296]	; (80040a0 <serial_fx+0x304>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	701a      	strb	r2, [r3, #0]
			break;
 8003f7a:	e062      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'I':
		{
			send_uart("'I': Sentido Antihorario...\r\n\n");
 8003f7c:	4b49      	ldr	r3, [pc, #292]	; (80040a4 <serial_fx+0x308>)
 8003f7e:	0018      	movs	r0, r3
 8003f80:	f7ff f8cc 	bl	800311c <send_uart>
			giro_stepper = Antihorario;
 8003f84:	4b46      	ldr	r3, [pc, #280]	; (80040a0 <serial_fx+0x304>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	701a      	strb	r2, [r3, #0]
			break;
 8003f8a:	e05a      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'M':
		{
			send_uart("'M': Introduzca el PERIODO (1-9):\r\n\n");
 8003f8c:	4b46      	ldr	r3, [pc, #280]	; (80040a8 <serial_fx+0x30c>)
 8003f8e:	0018      	movs	r0, r3
 8003f90:	f7ff f8c4 	bl	800311c <send_uart>
			osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8003f94:	4b32      	ldr	r3, [pc, #200]	; (8004060 <serial_fx+0x2c4>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	4252      	negs	r2, r2
 8003f9c:	0011      	movs	r1, r2
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	f007 fd9e 	bl	800bae0 <osSemaphoreAcquire>
			if(atol(buf) <= 1)
 8003fa4:	4b2c      	ldr	r3, [pc, #176]	; (8004058 <serial_fx+0x2bc>)
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f00a fd68 	bl	800ea7c <atol>
 8003fac:	0003      	movs	r3, r0
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	dc07      	bgt.n	8003fc2 <serial_fx+0x226>
			{
				periodo = 2;
 8003fb2:	4b3e      	ldr	r3, [pc, #248]	; (80040ac <serial_fx+0x310>)
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	801a      	strh	r2, [r3, #0]
				send_uart("'M': Recibido 1...\r\n\n");
 8003fb8:	4b3d      	ldr	r3, [pc, #244]	; (80040b0 <serial_fx+0x314>)
 8003fba:	0018      	movs	r0, r3
 8003fbc:	f7ff f8ae 	bl	800311c <send_uart>
				break;
 8003fc0:	e03f      	b.n	8004042 <serial_fx+0x2a6>
			}
			if(atol(buf) >= 9)
 8003fc2:	4b25      	ldr	r3, [pc, #148]	; (8004058 <serial_fx+0x2bc>)
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f00a fd59 	bl	800ea7c <atol>
 8003fca:	0003      	movs	r3, r0
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	dd07      	ble.n	8003fe0 <serial_fx+0x244>
			{
				periodo = 10;
 8003fd0:	4b36      	ldr	r3, [pc, #216]	; (80040ac <serial_fx+0x310>)
 8003fd2:	220a      	movs	r2, #10
 8003fd4:	801a      	strh	r2, [r3, #0]
				send_uart("'M': Recibido 9...\r\n\n");
 8003fd6:	4b37      	ldr	r3, [pc, #220]	; (80040b4 <serial_fx+0x318>)
 8003fd8:	0018      	movs	r0, r3
 8003fda:	f7ff f89f 	bl	800311c <send_uart>
				break;
 8003fde:	e030      	b.n	8004042 <serial_fx+0x2a6>
			}
			periodo = atol(buf) + 1;
 8003fe0:	4b1d      	ldr	r3, [pc, #116]	; (8004058 <serial_fx+0x2bc>)
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f00a fd4a 	bl	800ea7c <atol>
 8003fe8:	0003      	movs	r3, r0
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	3301      	adds	r3, #1
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	4b2e      	ldr	r3, [pc, #184]	; (80040ac <serial_fx+0x310>)
 8003ff2:	801a      	strh	r2, [r3, #0]
			sprintf(msg, "'M': Recibido %hu...\r\n\n", periodo - 1);
 8003ff4:	4b2d      	ldr	r3, [pc, #180]	; (80040ac <serial_fx+0x310>)
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	1e5a      	subs	r2, r3, #1
 8003ffa:	492f      	ldr	r1, [pc, #188]	; (80040b8 <serial_fx+0x31c>)
 8003ffc:	4b1f      	ldr	r3, [pc, #124]	; (800407c <serial_fx+0x2e0>)
 8003ffe:	0018      	movs	r0, r3
 8004000:	f00b fc0e 	bl	800f820 <siprintf>
			send_uart(msg);
 8004004:	4b1d      	ldr	r3, [pc, #116]	; (800407c <serial_fx+0x2e0>)
 8004006:	0018      	movs	r0, r3
 8004008:	f7ff f888 	bl	800311c <send_uart>
			break;
 800400c:	e019      	b.n	8004042 <serial_fx+0x2a6>
		}
		case 'X':
			osThreadResume(OLEDHandle);
 800400e:	4b0f      	ldr	r3, [pc, #60]	; (800404c <serial_fx+0x2b0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	0018      	movs	r0, r3
 8004014:	f007 fc6c 	bl	800b8f0 <osThreadResume>
			u8g2_SetPowerSave(&u8g2, 0); // wake up display
 8004018:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <serial_fx+0x2b8>)
 800401a:	2100      	movs	r1, #0
 800401c:	0018      	movs	r0, r3
 800401e:	f007 fa9b 	bl	800b558 <u8x8_SetPowerSave>
			break;
 8004022:	e00e      	b.n	8004042 <serial_fx+0x2a6>
		case 'C':
			osThreadSuspend(OLEDHandle);
 8004024:	4b09      	ldr	r3, [pc, #36]	; (800404c <serial_fx+0x2b0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	0018      	movs	r0, r3
 800402a:	f007 fc33 	bl	800b894 <osThreadSuspend>
			u8g2_SetPowerSave(&u8g2, 1); // sleep display
 800402e:	4b09      	ldr	r3, [pc, #36]	; (8004054 <serial_fx+0x2b8>)
 8004030:	2101      	movs	r1, #1
 8004032:	0018      	movs	r0, r3
 8004034:	f007 fa90 	bl	800b558 <u8x8_SetPowerSave>
			break;
 8004038:	e003      	b.n	8004042 <serial_fx+0x2a6>
		default:
		{
			send_uart("ERROR!! Comando no valido\r\n\n");
 800403a:	4b20      	ldr	r3, [pc, #128]	; (80040bc <serial_fx+0x320>)
 800403c:	0018      	movs	r0, r3
 800403e:	f7ff f86d 	bl	800311c <send_uart>
		}
		}
		osDelay(1);
 8004042:	2001      	movs	r0, #1
 8004044:	f007 fc82 	bl	800b94c <osDelay>
		osSemaphoreAcquire(Rx_SemHandle, osWaitForever);
 8004048:	e6c1      	b.n	8003dce <serial_fx+0x32>
 800404a:	46c0      	nop			; (mov r8, r8)
 800404c:	20000414 	.word	0x20000414
 8004050:	20000428 	.word	0x20000428
 8004054:	20000444 	.word	0x20000444
 8004058:	2000043c 	.word	0x2000043c
 800405c:	2000038c 	.word	0x2000038c
 8004060:	20000434 	.word	0x20000434
 8004064:	08013618 	.word	0x08013618
 8004068:	08012d5c 	.word	0x08012d5c
 800406c:	2000041c 	.word	0x2000041c
 8004070:	08012d8c 	.word	0x08012d8c
 8004074:	20000504 	.word	0x20000504
 8004078:	08012db8 	.word	0x08012db8
 800407c:	20000508 	.word	0x20000508
 8004080:	20000344 	.word	0x20000344
 8004084:	08012dd0 	.word	0x08012dd0
 8004088:	20000438 	.word	0x20000438
 800408c:	08012e00 	.word	0x08012e00
 8004090:	08012e20 	.word	0x08012e20
 8004094:	08012e54 	.word	0x08012e54
 8004098:	2000042c 	.word	0x2000042c
 800409c:	08012e80 	.word	0x08012e80
 80040a0:	20000441 	.word	0x20000441
 80040a4:	08012e9c 	.word	0x08012e9c
 80040a8:	08012ebc 	.word	0x08012ebc
 80040ac:	20000010 	.word	0x20000010
 80040b0:	08012ee4 	.word	0x08012ee4
 80040b4:	08012efc 	.word	0x08012efc
 80040b8:	08012f14 	.word	0x08012f14
 80040bc:	08012f2c 	.word	0x08012f2c

080040c0 <servo_lock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_lock */
void servo_lock(void *argument)
{
 80040c0:	b590      	push	{r4, r7, lr}
 80040c2:	b089      	sub	sp, #36	; 0x24
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_lock */
	enum maquina {
		Reposo, Abriendo, Espera, Cerrando
	} estados;
	estados = Reposo;
 80040c8:	2317      	movs	r3, #23
 80040ca:	18fb      	adds	r3, r7, r3
 80040cc:	2200      	movs	r2, #0
 80040ce:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	for(;;)
	{
		switch(estados)
 80040d0:	2317      	movs	r3, #23
 80040d2:	18fb      	adds	r3, r7, r3
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d043      	beq.n	8004162 <servo_lock+0xa2>
 80040da:	dd00      	ble.n	80040de <servo_lock+0x1e>
 80040dc:	e06c      	b.n	80041b8 <servo_lock+0xf8>
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d035      	beq.n	800414e <servo_lock+0x8e>
 80040e2:	dc69      	bgt.n	80041b8 <servo_lock+0xf8>
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <servo_lock+0x2e>
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d011      	beq.n	8004110 <servo_lock+0x50>
			}
			estados = Reposo;
			if(osMessageQueueGetCount(lock_queueHandle) == 0) osThreadSuspend(LOCKHandle);
			break;
		default:
			break;
 80040ec:	e064      	b.n	80041b8 <servo_lock+0xf8>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 99);
 80040ee:	4b36      	ldr	r3, [pc, #216]	; (80041c8 <servo_lock+0x108>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2263      	movs	r2, #99	; 0x63
 80040f4:	639a      	str	r2, [r3, #56]	; 0x38
			osMessageQueueGet(lock_queueHandle, &segvel_value, (uint8_t *)1, osWaitForever);
 80040f6:	4b35      	ldr	r3, [pc, #212]	; (80041cc <servo_lock+0x10c>)
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	2301      	movs	r3, #1
 80040fc:	425b      	negs	r3, r3
 80040fe:	4934      	ldr	r1, [pc, #208]	; (80041d0 <servo_lock+0x110>)
 8004100:	2201      	movs	r2, #1
 8004102:	f007 fe89 	bl	800be18 <osMessageQueueGet>
			estados = Abriendo;
 8004106:	2317      	movs	r3, #23
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	2201      	movs	r2, #1
 800410c:	701a      	strb	r2, [r3, #0]
			break;
 800410e:	e056      	b.n	80041be <servo_lock+0xfe>
			for(int i = 0; i<91; i++)
 8004110:	2300      	movs	r3, #0
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	e013      	b.n	800413e <servo_lock+0x7e>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, map(i, 0, 90, 99, 199));
 8004116:	6938      	ldr	r0, [r7, #16]
 8004118:	4b2b      	ldr	r3, [pc, #172]	; (80041c8 <servo_lock+0x108>)
 800411a:	681c      	ldr	r4, [r3, #0]
 800411c:	23c7      	movs	r3, #199	; 0xc7
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	2363      	movs	r3, #99	; 0x63
 8004122:	225a      	movs	r2, #90	; 0x5a
 8004124:	2100      	movs	r1, #0
 8004126:	f7fe fe89 	bl	8002e3c <map>
 800412a:	0003      	movs	r3, r0
 800412c:	63a3      	str	r3, [r4, #56]	; 0x38
				osDelay(segvel_value.velocidad);
 800412e:	4b28      	ldr	r3, [pc, #160]	; (80041d0 <servo_lock+0x110>)
 8004130:	885b      	ldrh	r3, [r3, #2]
 8004132:	0018      	movs	r0, r3
 8004134:	f007 fc0a 	bl	800b94c <osDelay>
			for(int i = 0; i<91; i++)
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	3301      	adds	r3, #1
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b5a      	cmp	r3, #90	; 0x5a
 8004142:	dde8      	ble.n	8004116 <servo_lock+0x56>
			estados = Espera;
 8004144:	2317      	movs	r3, #23
 8004146:	18fb      	adds	r3, r7, r3
 8004148:	2202      	movs	r2, #2
 800414a:	701a      	strb	r2, [r3, #0]
			break;
 800414c:	e037      	b.n	80041be <servo_lock+0xfe>
			osDelay(segvel_value.espera);
 800414e:	4b20      	ldr	r3, [pc, #128]	; (80041d0 <servo_lock+0x110>)
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	0018      	movs	r0, r3
 8004154:	f007 fbfa 	bl	800b94c <osDelay>
			estados = Cerrando;
 8004158:	2317      	movs	r3, #23
 800415a:	18fb      	adds	r3, r7, r3
 800415c:	2203      	movs	r2, #3
 800415e:	701a      	strb	r2, [r3, #0]
			break;
 8004160:	e02d      	b.n	80041be <servo_lock+0xfe>
			for(int i = 90; i>=0; i--)
 8004162:	235a      	movs	r3, #90	; 0x5a
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	e013      	b.n	8004190 <servo_lock+0xd0>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, map(i, 0, 90, 99, 199));
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	4b17      	ldr	r3, [pc, #92]	; (80041c8 <servo_lock+0x108>)
 800416c:	681c      	ldr	r4, [r3, #0]
 800416e:	23c7      	movs	r3, #199	; 0xc7
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	2363      	movs	r3, #99	; 0x63
 8004174:	225a      	movs	r2, #90	; 0x5a
 8004176:	2100      	movs	r1, #0
 8004178:	f7fe fe60 	bl	8002e3c <map>
 800417c:	0003      	movs	r3, r0
 800417e:	63a3      	str	r3, [r4, #56]	; 0x38
				osDelay(segvel_value.velocidad);
 8004180:	4b13      	ldr	r3, [pc, #76]	; (80041d0 <servo_lock+0x110>)
 8004182:	885b      	ldrh	r3, [r3, #2]
 8004184:	0018      	movs	r0, r3
 8004186:	f007 fbe1 	bl	800b94c <osDelay>
			for(int i = 90; i>=0; i--)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3b01      	subs	r3, #1
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2b00      	cmp	r3, #0
 8004194:	dae8      	bge.n	8004168 <servo_lock+0xa8>
			estados = Reposo;
 8004196:	2317      	movs	r3, #23
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	2200      	movs	r2, #0
 800419c:	701a      	strb	r2, [r3, #0]
			if(osMessageQueueGetCount(lock_queueHandle) == 0) osThreadSuspend(LOCKHandle);
 800419e:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <servo_lock+0x10c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	0018      	movs	r0, r3
 80041a4:	f007 fea0 	bl	800bee8 <osMessageQueueGetCount>
 80041a8:	1e03      	subs	r3, r0, #0
 80041aa:	d107      	bne.n	80041bc <servo_lock+0xfc>
 80041ac:	4b09      	ldr	r3, [pc, #36]	; (80041d4 <servo_lock+0x114>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	0018      	movs	r0, r3
 80041b2:	f007 fb6f 	bl	800b894 <osThreadSuspend>
			break;
 80041b6:	e001      	b.n	80041bc <servo_lock+0xfc>
			break;
 80041b8:	46c0      	nop			; (mov r8, r8)
 80041ba:	e000      	b.n	80041be <servo_lock+0xfe>
			break;
 80041bc:	46c0      	nop			; (mov r8, r8)

		}
		osDelay(1);
 80041be:	2001      	movs	r0, #1
 80041c0:	f007 fbc4 	bl	800b94c <osDelay>
		switch(estados)
 80041c4:	e784      	b.n	80040d0 <servo_lock+0x10>
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	20000344 	.word	0x20000344
 80041cc:	2000042c 	.word	0x2000042c
 80041d0:	20000438 	.word	0x20000438
 80041d4:	20000428 	.word	0x20000428

080041d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a04      	ldr	r2, [pc, #16]	; (80041f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d101      	bne.n	80041ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80041ea:	f000 fb37 	bl	800485c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80041ee:	46c0      	nop			; (mov r8, r8)
 80041f0:	46bd      	mov	sp, r7
 80041f2:	b002      	add	sp, #8
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	40012c00 	.word	0x40012c00

080041fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004200:	b672      	cpsid	i
}
 8004202:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004204:	e7fe      	b.n	8004204 <Error_Handler+0x8>
	...

08004208 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800420e:	4b12      	ldr	r3, [pc, #72]	; (8004258 <HAL_MspInit+0x50>)
 8004210:	699a      	ldr	r2, [r3, #24]
 8004212:	4b11      	ldr	r3, [pc, #68]	; (8004258 <HAL_MspInit+0x50>)
 8004214:	2101      	movs	r1, #1
 8004216:	430a      	orrs	r2, r1
 8004218:	619a      	str	r2, [r3, #24]
 800421a:	4b0f      	ldr	r3, [pc, #60]	; (8004258 <HAL_MspInit+0x50>)
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	2201      	movs	r2, #1
 8004220:	4013      	ands	r3, r2
 8004222:	607b      	str	r3, [r7, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004226:	4b0c      	ldr	r3, [pc, #48]	; (8004258 <HAL_MspInit+0x50>)
 8004228:	69da      	ldr	r2, [r3, #28]
 800422a:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_MspInit+0x50>)
 800422c:	2180      	movs	r1, #128	; 0x80
 800422e:	0549      	lsls	r1, r1, #21
 8004230:	430a      	orrs	r2, r1
 8004232:	61da      	str	r2, [r3, #28]
 8004234:	4b08      	ldr	r3, [pc, #32]	; (8004258 <HAL_MspInit+0x50>)
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	2380      	movs	r3, #128	; 0x80
 800423a:	055b      	lsls	r3, r3, #21
 800423c:	4013      	ands	r3, r2
 800423e:	603b      	str	r3, [r7, #0]
 8004240:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8004242:	2302      	movs	r3, #2
 8004244:	425b      	negs	r3, r3
 8004246:	2200      	movs	r2, #0
 8004248:	2103      	movs	r1, #3
 800424a:	0018      	movs	r0, r3
 800424c:	f001 f95a 	bl	8005504 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004250:	46c0      	nop			; (mov r8, r8)
 8004252:	46bd      	mov	sp, r7
 8004254:	b002      	add	sp, #8
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40021000 	.word	0x40021000

0800425c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800425c:	b590      	push	{r4, r7, lr}
 800425e:	b08b      	sub	sp, #44	; 0x2c
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004264:	2414      	movs	r4, #20
 8004266:	193b      	adds	r3, r7, r4
 8004268:	0018      	movs	r0, r3
 800426a:	2314      	movs	r3, #20
 800426c:	001a      	movs	r2, r3
 800426e:	2100      	movs	r1, #0
 8004270:	f00a fd42 	bl	800ecf8 <memset>
  if(hadc->Instance==ADC1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a1d      	ldr	r2, [pc, #116]	; (80042f0 <HAL_ADC_MspInit+0x94>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d133      	bne.n	80042e6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800427e:	4b1d      	ldr	r3, [pc, #116]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 8004284:	2180      	movs	r1, #128	; 0x80
 8004286:	0089      	lsls	r1, r1, #2
 8004288:	430a      	orrs	r2, r1
 800428a:	619a      	str	r2, [r3, #24]
 800428c:	4b19      	ldr	r3, [pc, #100]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 800428e:	699a      	ldr	r2, [r3, #24]
 8004290:	2380      	movs	r3, #128	; 0x80
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4013      	ands	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800429a:	4b16      	ldr	r3, [pc, #88]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 800429c:	695a      	ldr	r2, [r3, #20]
 800429e:	4b15      	ldr	r3, [pc, #84]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	0289      	lsls	r1, r1, #10
 80042a4:	430a      	orrs	r2, r1
 80042a6:	615a      	str	r2, [r3, #20]
 80042a8:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <HAL_ADC_MspInit+0x98>)
 80042aa:	695a      	ldr	r2, [r3, #20]
 80042ac:	2380      	movs	r3, #128	; 0x80
 80042ae:	029b      	lsls	r3, r3, #10
 80042b0:	4013      	ands	r3, r2
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80042b6:	193b      	adds	r3, r7, r4
 80042b8:	2203      	movs	r2, #3
 80042ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042bc:	193b      	adds	r3, r7, r4
 80042be:	2203      	movs	r2, #3
 80042c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c2:	193b      	adds	r3, r7, r4
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042c8:	193a      	adds	r2, r7, r4
 80042ca:	2390      	movs	r3, #144	; 0x90
 80042cc:	05db      	lsls	r3, r3, #23
 80042ce:	0011      	movs	r1, r2
 80042d0:	0018      	movs	r0, r3
 80042d2:	f001 f9b9 	bl	8005648 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 3, 0);
 80042d6:	2200      	movs	r2, #0
 80042d8:	2103      	movs	r1, #3
 80042da:	200c      	movs	r0, #12
 80042dc:	f001 f912 	bl	8005504 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80042e0:	200c      	movs	r0, #12
 80042e2:	f001 f924 	bl	800552e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b00b      	add	sp, #44	; 0x2c
 80042ec:	bd90      	pop	{r4, r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	40012400 	.word	0x40012400
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b08b      	sub	sp, #44	; 0x2c
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004300:	2414      	movs	r4, #20
 8004302:	193b      	adds	r3, r7, r4
 8004304:	0018      	movs	r0, r3
 8004306:	2314      	movs	r3, #20
 8004308:	001a      	movs	r2, r3
 800430a:	2100      	movs	r1, #0
 800430c:	f00a fcf4 	bl	800ecf8 <memset>
  if(hi2c->Instance==I2C1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1c      	ldr	r2, [pc, #112]	; (8004388 <HAL_I2C_MspInit+0x90>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d132      	bne.n	8004380 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800431a:	4b1c      	ldr	r3, [pc, #112]	; (800438c <HAL_I2C_MspInit+0x94>)
 800431c:	695a      	ldr	r2, [r3, #20]
 800431e:	4b1b      	ldr	r3, [pc, #108]	; (800438c <HAL_I2C_MspInit+0x94>)
 8004320:	2180      	movs	r1, #128	; 0x80
 8004322:	02c9      	lsls	r1, r1, #11
 8004324:	430a      	orrs	r2, r1
 8004326:	615a      	str	r2, [r3, #20]
 8004328:	4b18      	ldr	r3, [pc, #96]	; (800438c <HAL_I2C_MspInit+0x94>)
 800432a:	695a      	ldr	r2, [r3, #20]
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	02db      	lsls	r3, r3, #11
 8004330:	4013      	ands	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
 8004334:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004336:	193b      	adds	r3, r7, r4
 8004338:	22c0      	movs	r2, #192	; 0xc0
 800433a:	0092      	lsls	r2, r2, #2
 800433c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800433e:	0021      	movs	r1, r4
 8004340:	187b      	adds	r3, r7, r1
 8004342:	2212      	movs	r2, #18
 8004344:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004346:	187b      	adds	r3, r7, r1
 8004348:	2200      	movs	r2, #0
 800434a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800434c:	187b      	adds	r3, r7, r1
 800434e:	2203      	movs	r2, #3
 8004350:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004352:	187b      	adds	r3, r7, r1
 8004354:	2201      	movs	r2, #1
 8004356:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004358:	187b      	adds	r3, r7, r1
 800435a:	4a0d      	ldr	r2, [pc, #52]	; (8004390 <HAL_I2C_MspInit+0x98>)
 800435c:	0019      	movs	r1, r3
 800435e:	0010      	movs	r0, r2
 8004360:	f001 f972 	bl	8005648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <HAL_I2C_MspInit+0x94>)
 8004366:	69da      	ldr	r2, [r3, #28]
 8004368:	4b08      	ldr	r3, [pc, #32]	; (800438c <HAL_I2C_MspInit+0x94>)
 800436a:	2180      	movs	r1, #128	; 0x80
 800436c:	0389      	lsls	r1, r1, #14
 800436e:	430a      	orrs	r2, r1
 8004370:	61da      	str	r2, [r3, #28]
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <HAL_I2C_MspInit+0x94>)
 8004374:	69da      	ldr	r2, [r3, #28]
 8004376:	2380      	movs	r3, #128	; 0x80
 8004378:	039b      	lsls	r3, r3, #14
 800437a:	4013      	ands	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]
 800437e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004380:	46c0      	nop			; (mov r8, r8)
 8004382:	46bd      	mov	sp, r7
 8004384:	b00b      	add	sp, #44	; 0x2c
 8004386:	bd90      	pop	{r4, r7, pc}
 8004388:	40005400 	.word	0x40005400
 800438c:	40021000 	.word	0x40021000
 8004390:	48000400 	.word	0x48000400

08004394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a09      	ldr	r2, [pc, #36]	; (80043c8 <HAL_TIM_Base_MspInit+0x34>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d10b      	bne.n	80043be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043a6:	4b09      	ldr	r3, [pc, #36]	; (80043cc <HAL_TIM_Base_MspInit+0x38>)
 80043a8:	69da      	ldr	r2, [r3, #28]
 80043aa:	4b08      	ldr	r3, [pc, #32]	; (80043cc <HAL_TIM_Base_MspInit+0x38>)
 80043ac:	2102      	movs	r1, #2
 80043ae:	430a      	orrs	r2, r1
 80043b0:	61da      	str	r2, [r3, #28]
 80043b2:	4b06      	ldr	r3, [pc, #24]	; (80043cc <HAL_TIM_Base_MspInit+0x38>)
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	2202      	movs	r2, #2
 80043b8:	4013      	ands	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80043be:	46c0      	nop			; (mov r8, r8)
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b004      	add	sp, #16
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	40000400 	.word	0x40000400
 80043cc:	40021000 	.word	0x40021000

080043d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80043d0:	b590      	push	{r4, r7, lr}
 80043d2:	b089      	sub	sp, #36	; 0x24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d8:	240c      	movs	r4, #12
 80043da:	193b      	adds	r3, r7, r4
 80043dc:	0018      	movs	r0, r3
 80043de:	2314      	movs	r3, #20
 80043e0:	001a      	movs	r2, r3
 80043e2:	2100      	movs	r1, #0
 80043e4:	f00a fc88 	bl	800ecf8 <memset>
  if(htim->Instance==TIM3)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a15      	ldr	r2, [pc, #84]	; (8004444 <HAL_TIM_MspPostInit+0x74>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d123      	bne.n	800443a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043f2:	4b15      	ldr	r3, [pc, #84]	; (8004448 <HAL_TIM_MspPostInit+0x78>)
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	4b14      	ldr	r3, [pc, #80]	; (8004448 <HAL_TIM_MspPostInit+0x78>)
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	0309      	lsls	r1, r1, #12
 80043fc:	430a      	orrs	r2, r1
 80043fe:	615a      	str	r2, [r3, #20]
 8004400:	4b11      	ldr	r3, [pc, #68]	; (8004448 <HAL_TIM_MspPostInit+0x78>)
 8004402:	695a      	ldr	r2, [r3, #20]
 8004404:	2380      	movs	r3, #128	; 0x80
 8004406:	031b      	lsls	r3, r3, #12
 8004408:	4013      	ands	r3, r2
 800440a:	60bb      	str	r3, [r7, #8]
 800440c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800440e:	0021      	movs	r1, r4
 8004410:	187b      	adds	r3, r7, r1
 8004412:	2280      	movs	r2, #128	; 0x80
 8004414:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	187b      	adds	r3, r7, r1
 8004418:	2202      	movs	r2, #2
 800441a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441c:	187b      	adds	r3, r7, r1
 800441e:	2200      	movs	r2, #0
 8004420:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004422:	187b      	adds	r3, r7, r1
 8004424:	2200      	movs	r2, #0
 8004426:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 8004428:	187b      	adds	r3, r7, r1
 800442a:	2200      	movs	r2, #0
 800442c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800442e:	187b      	adds	r3, r7, r1
 8004430:	4a06      	ldr	r2, [pc, #24]	; (800444c <HAL_TIM_MspPostInit+0x7c>)
 8004432:	0019      	movs	r1, r3
 8004434:	0010      	movs	r0, r2
 8004436:	f001 f907 	bl	8005648 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	46bd      	mov	sp, r7
 800443e:	b009      	add	sp, #36	; 0x24
 8004440:	bd90      	pop	{r4, r7, pc}
 8004442:	46c0      	nop			; (mov r8, r8)
 8004444:	40000400 	.word	0x40000400
 8004448:	40021000 	.word	0x40021000
 800444c:	48000800 	.word	0x48000800

08004450 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004450:	b590      	push	{r4, r7, lr}
 8004452:	b08b      	sub	sp, #44	; 0x2c
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004458:	2414      	movs	r4, #20
 800445a:	193b      	adds	r3, r7, r4
 800445c:	0018      	movs	r0, r3
 800445e:	2314      	movs	r3, #20
 8004460:	001a      	movs	r2, r3
 8004462:	2100      	movs	r1, #0
 8004464:	f00a fc48 	bl	800ecf8 <memset>
  if(huart->Instance==USART2)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a20      	ldr	r2, [pc, #128]	; (80044f0 <HAL_UART_MspInit+0xa0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d13a      	bne.n	80044e8 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004472:	4b20      	ldr	r3, [pc, #128]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 8004474:	69da      	ldr	r2, [r3, #28]
 8004476:	4b1f      	ldr	r3, [pc, #124]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 8004478:	2180      	movs	r1, #128	; 0x80
 800447a:	0289      	lsls	r1, r1, #10
 800447c:	430a      	orrs	r2, r1
 800447e:	61da      	str	r2, [r3, #28]
 8004480:	4b1c      	ldr	r3, [pc, #112]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 8004482:	69da      	ldr	r2, [r3, #28]
 8004484:	2380      	movs	r3, #128	; 0x80
 8004486:	029b      	lsls	r3, r3, #10
 8004488:	4013      	ands	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800448e:	4b19      	ldr	r3, [pc, #100]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 8004490:	695a      	ldr	r2, [r3, #20]
 8004492:	4b18      	ldr	r3, [pc, #96]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 8004494:	2180      	movs	r1, #128	; 0x80
 8004496:	0289      	lsls	r1, r1, #10
 8004498:	430a      	orrs	r2, r1
 800449a:	615a      	str	r2, [r3, #20]
 800449c:	4b15      	ldr	r3, [pc, #84]	; (80044f4 <HAL_UART_MspInit+0xa4>)
 800449e:	695a      	ldr	r2, [r3, #20]
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	029b      	lsls	r3, r3, #10
 80044a4:	4013      	ands	r3, r2
 80044a6:	60fb      	str	r3, [r7, #12]
 80044a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80044aa:	0021      	movs	r1, r4
 80044ac:	187b      	adds	r3, r7, r1
 80044ae:	220c      	movs	r2, #12
 80044b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b2:	187b      	adds	r3, r7, r1
 80044b4:	2202      	movs	r2, #2
 80044b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b8:	187b      	adds	r3, r7, r1
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044be:	187b      	adds	r3, r7, r1
 80044c0:	2203      	movs	r2, #3
 80044c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80044c4:	187b      	adds	r3, r7, r1
 80044c6:	2201      	movs	r2, #1
 80044c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ca:	187a      	adds	r2, r7, r1
 80044cc:	2390      	movs	r3, #144	; 0x90
 80044ce:	05db      	lsls	r3, r3, #23
 80044d0:	0011      	movs	r1, r2
 80044d2:	0018      	movs	r0, r3
 80044d4:	f001 f8b8 	bl	8005648 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 80044d8:	2200      	movs	r2, #0
 80044da:	2103      	movs	r1, #3
 80044dc:	201c      	movs	r0, #28
 80044de:	f001 f811 	bl	8005504 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80044e2:	201c      	movs	r0, #28
 80044e4:	f001 f823 	bl	800552e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b00b      	add	sp, #44	; 0x2c
 80044ee:	bd90      	pop	{r4, r7, pc}
 80044f0:	40004400 	.word	0x40004400
 80044f4:	40021000 	.word	0x40021000

080044f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044f8:	b5b0      	push	{r4, r5, r7, lr}
 80044fa:	b08c      	sub	sp, #48	; 0x30
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004508:	4b38      	ldr	r3, [pc, #224]	; (80045ec <HAL_InitTick+0xf4>)
 800450a:	699a      	ldr	r2, [r3, #24]
 800450c:	4b37      	ldr	r3, [pc, #220]	; (80045ec <HAL_InitTick+0xf4>)
 800450e:	2180      	movs	r1, #128	; 0x80
 8004510:	0109      	lsls	r1, r1, #4
 8004512:	430a      	orrs	r2, r1
 8004514:	619a      	str	r2, [r3, #24]
 8004516:	4b35      	ldr	r3, [pc, #212]	; (80045ec <HAL_InitTick+0xf4>)
 8004518:	699a      	ldr	r2, [r3, #24]
 800451a:	2380      	movs	r3, #128	; 0x80
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	4013      	ands	r3, r2
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004524:	230c      	movs	r3, #12
 8004526:	18fa      	adds	r2, r7, r3
 8004528:	2410      	movs	r4, #16
 800452a:	193b      	adds	r3, r7, r4
 800452c:	0011      	movs	r1, r2
 800452e:	0018      	movs	r0, r3
 8004530:	f002 fa4c 	bl	80069cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004534:	193b      	adds	r3, r7, r4
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800453a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453c:	2b00      	cmp	r3, #0
 800453e:	d104      	bne.n	800454a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004540:	f002 fa2e 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 8004544:	0003      	movs	r3, r0
 8004546:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004548:	e004      	b.n	8004554 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800454a:	f002 fa29 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 800454e:	0003      	movs	r3, r0
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004556:	4926      	ldr	r1, [pc, #152]	; (80045f0 <HAL_InitTick+0xf8>)
 8004558:	0018      	movs	r0, r3
 800455a:	f7fb fdf1 	bl	8000140 <__udivsi3>
 800455e:	0003      	movs	r3, r0
 8004560:	3b01      	subs	r3, #1
 8004562:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004564:	4b23      	ldr	r3, [pc, #140]	; (80045f4 <HAL_InitTick+0xfc>)
 8004566:	4a24      	ldr	r2, [pc, #144]	; (80045f8 <HAL_InitTick+0x100>)
 8004568:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800456a:	4b22      	ldr	r3, [pc, #136]	; (80045f4 <HAL_InitTick+0xfc>)
 800456c:	4a23      	ldr	r2, [pc, #140]	; (80045fc <HAL_InitTick+0x104>)
 800456e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004570:	4b20      	ldr	r3, [pc, #128]	; (80045f4 <HAL_InitTick+0xfc>)
 8004572:	6a3a      	ldr	r2, [r7, #32]
 8004574:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8004576:	4b1f      	ldr	r3, [pc, #124]	; (80045f4 <HAL_InitTick+0xfc>)
 8004578:	2200      	movs	r2, #0
 800457a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800457c:	4b1d      	ldr	r3, [pc, #116]	; (80045f4 <HAL_InitTick+0xfc>)
 800457e:	2200      	movs	r2, #0
 8004580:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004582:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <HAL_InitTick+0xfc>)
 8004584:	2200      	movs	r2, #0
 8004586:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004588:	252b      	movs	r5, #43	; 0x2b
 800458a:	197c      	adds	r4, r7, r5
 800458c:	4b19      	ldr	r3, [pc, #100]	; (80045f4 <HAL_InitTick+0xfc>)
 800458e:	0018      	movs	r0, r3
 8004590:	f002 fb24 	bl	8006bdc <HAL_TIM_Base_Init>
 8004594:	0003      	movs	r3, r0
 8004596:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8004598:	197b      	adds	r3, r7, r5
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d11e      	bne.n	80045de <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80045a0:	197c      	adds	r4, r7, r5
 80045a2:	4b14      	ldr	r3, [pc, #80]	; (80045f4 <HAL_InitTick+0xfc>)
 80045a4:	0018      	movs	r0, r3
 80045a6:	f002 fb69 	bl	8006c7c <HAL_TIM_Base_Start_IT>
 80045aa:	0003      	movs	r3, r0
 80045ac:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 80045ae:	197b      	adds	r3, r7, r5
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d113      	bne.n	80045de <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80045b6:	200d      	movs	r0, #13
 80045b8:	f000 ffb9 	bl	800552e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d809      	bhi.n	80045d6 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	0019      	movs	r1, r3
 80045c8:	200d      	movs	r0, #13
 80045ca:	f000 ff9b 	bl	8005504 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80045ce:	4b0c      	ldr	r3, [pc, #48]	; (8004600 <HAL_InitTick+0x108>)
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	e003      	b.n	80045de <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 80045d6:	232b      	movs	r3, #43	; 0x2b
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	2201      	movs	r2, #1
 80045dc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 80045de:	232b      	movs	r3, #43	; 0x2b
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	781b      	ldrb	r3, [r3, #0]
}
 80045e4:	0018      	movs	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b00c      	add	sp, #48	; 0x30
 80045ea:	bdb0      	pop	{r4, r5, r7, pc}
 80045ec:	40021000 	.word	0x40021000
 80045f0:	000f4240 	.word	0x000f4240
 80045f4:	2000053c 	.word	0x2000053c
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	000003e7 	.word	0x000003e7
 8004600:	20000064 	.word	0x20000064

08004604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004608:	e7fe      	b.n	8004608 <NMI_Handler+0x4>

0800460a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800460e:	e7fe      	b.n	800460e <HardFault_Handler+0x4>

08004610 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8004614:	4b03      	ldr	r3, [pc, #12]	; (8004624 <ADC1_IRQHandler+0x14>)
 8004616:	0018      	movs	r0, r3
 8004618:	f000 fb44 	bl	8004ca4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800461c:	46c0      	nop			; (mov r8, r8)
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	46c0      	nop			; (mov r8, r8)
 8004624:	200002b8 	.word	0x200002b8

08004628 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800462c:	4b03      	ldr	r3, [pc, #12]	; (800463c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800462e:	0018      	movs	r0, r3
 8004630:	f002 fc7a 	bl	8006f28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8004634:	46c0      	nop			; (mov r8, r8)
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	2000053c 	.word	0x2000053c

08004640 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004644:	4b03      	ldr	r3, [pc, #12]	; (8004654 <USART2_IRQHandler+0x14>)
 8004646:	0018      	movs	r0, r3
 8004648:	f003 fbd4 	bl	8007df4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	2000038c 	.word	0x2000038c

08004658 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
	return 1;
 800465c:	2301      	movs	r3, #1
}
 800465e:	0018      	movs	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <_kill>:

int _kill(int pid, int sig)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800466e:	f00a fa0b 	bl	800ea88 <__errno>
 8004672:	0003      	movs	r3, r0
 8004674:	2216      	movs	r2, #22
 8004676:	601a      	str	r2, [r3, #0]
	return -1;
 8004678:	2301      	movs	r3, #1
 800467a:	425b      	negs	r3, r3
}
 800467c:	0018      	movs	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	b002      	add	sp, #8
 8004682:	bd80      	pop	{r7, pc}

08004684 <_exit>:

void _exit (int status)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800468c:	2301      	movs	r3, #1
 800468e:	425a      	negs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	0011      	movs	r1, r2
 8004694:	0018      	movs	r0, r3
 8004696:	f7ff ffe5 	bl	8004664 <_kill>
	while (1) {}		/* Make sure we hang here */
 800469a:	e7fe      	b.n	800469a <_exit+0x16>

0800469c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	e00a      	b.n	80046c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80046ae:	e000      	b.n	80046b2 <_read+0x16>
 80046b0:	bf00      	nop
 80046b2:	0001      	movs	r1, r0
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	60ba      	str	r2, [r7, #8]
 80046ba:	b2ca      	uxtb	r2, r1
 80046bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	3301      	adds	r3, #1
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	697a      	ldr	r2, [r7, #20]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	dbf0      	blt.n	80046ae <_read+0x12>
	}

return len;
 80046cc:	687b      	ldr	r3, [r7, #4]
}
 80046ce:	0018      	movs	r0, r3
 80046d0:	46bd      	mov	sp, r7
 80046d2:	b006      	add	sp, #24
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b086      	sub	sp, #24
 80046da:	af00      	add	r7, sp, #0
 80046dc:	60f8      	str	r0, [r7, #12]
 80046de:	60b9      	str	r1, [r7, #8]
 80046e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	e009      	b.n	80046fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	1c5a      	adds	r2, r3, #1
 80046ec:	60ba      	str	r2, [r7, #8]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	0018      	movs	r0, r3
 80046f2:	e000      	b.n	80046f6 <_write+0x20>
 80046f4:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	3301      	adds	r3, #1
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	429a      	cmp	r2, r3
 8004702:	dbf1      	blt.n	80046e8 <_write+0x12>
	}
	return len;
 8004704:	687b      	ldr	r3, [r7, #4]
}
 8004706:	0018      	movs	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	b006      	add	sp, #24
 800470c:	bd80      	pop	{r7, pc}

0800470e <_close>:

int _close(int file)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b082      	sub	sp, #8
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
	return -1;
 8004716:	2301      	movs	r3, #1
 8004718:	425b      	negs	r3, r3
}
 800471a:	0018      	movs	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	b002      	add	sp, #8
 8004720:	bd80      	pop	{r7, pc}

08004722 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b082      	sub	sp, #8
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	2280      	movs	r2, #128	; 0x80
 8004730:	0192      	lsls	r2, r2, #6
 8004732:	605a      	str	r2, [r3, #4]
	return 0;
 8004734:	2300      	movs	r3, #0
}
 8004736:	0018      	movs	r0, r3
 8004738:	46bd      	mov	sp, r7
 800473a:	b002      	add	sp, #8
 800473c:	bd80      	pop	{r7, pc}

0800473e <_isatty>:

int _isatty(int file)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b082      	sub	sp, #8
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
	return 1;
 8004746:	2301      	movs	r3, #1
}
 8004748:	0018      	movs	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	b002      	add	sp, #8
 800474e:	bd80      	pop	{r7, pc}

08004750 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
	return 0;
 800475c:	2300      	movs	r3, #0
}
 800475e:	0018      	movs	r0, r3
 8004760:	46bd      	mov	sp, r7
 8004762:	b004      	add	sp, #16
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004770:	4a14      	ldr	r2, [pc, #80]	; (80047c4 <_sbrk+0x5c>)
 8004772:	4b15      	ldr	r3, [pc, #84]	; (80047c8 <_sbrk+0x60>)
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800477c:	4b13      	ldr	r3, [pc, #76]	; (80047cc <_sbrk+0x64>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d102      	bne.n	800478a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004784:	4b11      	ldr	r3, [pc, #68]	; (80047cc <_sbrk+0x64>)
 8004786:	4a12      	ldr	r2, [pc, #72]	; (80047d0 <_sbrk+0x68>)
 8004788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800478a:	4b10      	ldr	r3, [pc, #64]	; (80047cc <_sbrk+0x64>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	18d3      	adds	r3, r2, r3
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	429a      	cmp	r2, r3
 8004796:	d207      	bcs.n	80047a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004798:	f00a f976 	bl	800ea88 <__errno>
 800479c:	0003      	movs	r3, r0
 800479e:	220c      	movs	r2, #12
 80047a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80047a2:	2301      	movs	r3, #1
 80047a4:	425b      	negs	r3, r3
 80047a6:	e009      	b.n	80047bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047a8:	4b08      	ldr	r3, [pc, #32]	; (80047cc <_sbrk+0x64>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047ae:	4b07      	ldr	r3, [pc, #28]	; (80047cc <_sbrk+0x64>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	18d2      	adds	r2, r2, r3
 80047b6:	4b05      	ldr	r3, [pc, #20]	; (80047cc <_sbrk+0x64>)
 80047b8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80047ba:	68fb      	ldr	r3, [r7, #12]
}
 80047bc:	0018      	movs	r0, r3
 80047be:	46bd      	mov	sp, r7
 80047c0:	b006      	add	sp, #24
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	20004000 	.word	0x20004000
 80047c8:	00000400 	.word	0x00000400
 80047cc:	20000584 	.word	0x20000584
 80047d0:	200021a0 	.word	0x200021a0

080047d4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80047d8:	46c0      	nop			; (mov r8, r8)
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80047e0:	480d      	ldr	r0, [pc, #52]	; (8004818 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80047e2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80047e4:	480d      	ldr	r0, [pc, #52]	; (800481c <LoopForever+0x6>)
  ldr r1, =_edata
 80047e6:	490e      	ldr	r1, [pc, #56]	; (8004820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80047e8:	4a0e      	ldr	r2, [pc, #56]	; (8004824 <LoopForever+0xe>)
  movs r3, #0
 80047ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047ec:	e002      	b.n	80047f4 <LoopCopyDataInit>

080047ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047f2:	3304      	adds	r3, #4

080047f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047f8:	d3f9      	bcc.n	80047ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047fa:	4a0b      	ldr	r2, [pc, #44]	; (8004828 <LoopForever+0x12>)
  ldr r4, =_ebss
 80047fc:	4c0b      	ldr	r4, [pc, #44]	; (800482c <LoopForever+0x16>)
  movs r3, #0
 80047fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004800:	e001      	b.n	8004806 <LoopFillZerobss>

08004802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004804:	3204      	adds	r2, #4

08004806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004808:	d3fb      	bcc.n	8004802 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800480a:	f7ff ffe3 	bl	80047d4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800480e:	f00a fa43 	bl	800ec98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004812:	f7fe fc9b 	bl	800314c <main>

08004816 <LoopForever>:

LoopForever:
    b LoopForever
 8004816:	e7fe      	b.n	8004816 <LoopForever>
  ldr   r0, =_estack
 8004818:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800481c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004820:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8004824:	08014058 	.word	0x08014058
  ldr r2, =_sbss
 8004828:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 800482c:	200021a0 	.word	0x200021a0

08004830 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004830:	e7fe      	b.n	8004830 <DMA1_Channel1_IRQHandler>
	...

08004834 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004838:	4b07      	ldr	r3, [pc, #28]	; (8004858 <HAL_Init+0x24>)
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	4b06      	ldr	r3, [pc, #24]	; (8004858 <HAL_Init+0x24>)
 800483e:	2110      	movs	r1, #16
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004844:	2003      	movs	r0, #3
 8004846:	f7ff fe57 	bl	80044f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800484a:	f7ff fcdd 	bl	8004208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	0018      	movs	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	40022000 	.word	0x40022000

0800485c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <HAL_IncTick+0x1c>)
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	001a      	movs	r2, r3
 8004866:	4b05      	ldr	r3, [pc, #20]	; (800487c <HAL_IncTick+0x20>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	18d2      	adds	r2, r2, r3
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <HAL_IncTick+0x20>)
 800486e:	601a      	str	r2, [r3, #0]
}
 8004870:	46c0      	nop			; (mov r8, r8)
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	20000068 	.word	0x20000068
 800487c:	20000588 	.word	0x20000588

08004880 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  return uwTick;
 8004884:	4b02      	ldr	r3, [pc, #8]	; (8004890 <HAL_GetTick+0x10>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	0018      	movs	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	20000588 	.word	0x20000588

08004894 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800489c:	230f      	movs	r3, #15
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e125      	b.n	8004afe <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10a      	bne.n	80048d0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2234      	movs	r2, #52	; 0x34
 80048c4:	2100      	movs	r1, #0
 80048c6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	0018      	movs	r0, r3
 80048cc:	f7ff fcc6 	bl	800425c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d4:	2210      	movs	r2, #16
 80048d6:	4013      	ands	r3, r2
 80048d8:	d000      	beq.n	80048dc <HAL_ADC_Init+0x48>
 80048da:	e103      	b.n	8004ae4 <HAL_ADC_Init+0x250>
 80048dc:	230f      	movs	r3, #15
 80048de:	18fb      	adds	r3, r7, r3
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d000      	beq.n	80048e8 <HAL_ADC_Init+0x54>
 80048e6:	e0fd      	b.n	8004ae4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	2204      	movs	r2, #4
 80048f0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80048f2:	d000      	beq.n	80048f6 <HAL_ADC_Init+0x62>
 80048f4:	e0f6      	b.n	8004ae4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fa:	4a83      	ldr	r2, [pc, #524]	; (8004b08 <HAL_ADC_Init+0x274>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	2202      	movs	r2, #2
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2203      	movs	r2, #3
 800490e:	4013      	ands	r3, r2
 8004910:	2b01      	cmp	r3, #1
 8004912:	d112      	bne.n	800493a <HAL_ADC_Init+0xa6>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2201      	movs	r2, #1
 800491c:	4013      	ands	r3, r2
 800491e:	2b01      	cmp	r3, #1
 8004920:	d009      	beq.n	8004936 <HAL_ADC_Init+0xa2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	2380      	movs	r3, #128	; 0x80
 800492a:	021b      	lsls	r3, r3, #8
 800492c:	401a      	ands	r2, r3
 800492e:	2380      	movs	r3, #128	; 0x80
 8004930:	021b      	lsls	r3, r3, #8
 8004932:	429a      	cmp	r2, r3
 8004934:	d101      	bne.n	800493a <HAL_ADC_Init+0xa6>
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <HAL_ADC_Init+0xa8>
 800493a:	2300      	movs	r3, #0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d116      	bne.n	800496e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	2218      	movs	r2, #24
 8004948:	4393      	bics	r3, r2
 800494a:	0019      	movs	r1, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	0899      	lsrs	r1, r3, #2
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4964      	ldr	r1, [pc, #400]	; (8004b0c <HAL_ADC_Init+0x278>)
 800497a:	400a      	ands	r2, r1
 800497c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	7e1b      	ldrb	r3, [r3, #24]
 8004982:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	7e5b      	ldrb	r3, [r3, #25]
 8004988:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800498a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	7e9b      	ldrb	r3, [r3, #26]
 8004990:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004992:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004998:	2b01      	cmp	r3, #1
 800499a:	d002      	beq.n	80049a2 <HAL_ADC_Init+0x10e>
 800499c:	2380      	movs	r3, #128	; 0x80
 800499e:	015b      	lsls	r3, r3, #5
 80049a0:	e000      	b.n	80049a4 <HAL_ADC_Init+0x110>
 80049a2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80049a4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80049aa:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d101      	bne.n	80049b8 <HAL_ADC_Init+0x124>
 80049b4:	2304      	movs	r3, #4
 80049b6:	e000      	b.n	80049ba <HAL_ADC_Init+0x126>
 80049b8:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80049ba:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2124      	movs	r1, #36	; 0x24
 80049c0:	5c5b      	ldrb	r3, [r3, r1]
 80049c2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80049c4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	7edb      	ldrb	r3, [r3, #27]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d115      	bne.n	8004a00 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	7e9b      	ldrb	r3, [r3, #26]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d105      	bne.n	80049e8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2280      	movs	r2, #128	; 0x80
 80049e0:	0252      	lsls	r2, r2, #9
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	e00b      	b.n	8004a00 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ec:	2220      	movs	r2, #32
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f8:	2201      	movs	r2, #1
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	69da      	ldr	r2, [r3, #28]
 8004a04:	23c2      	movs	r3, #194	; 0xc2
 8004a06:	33ff      	adds	r3, #255	; 0xff
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d007      	beq.n	8004a1c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004a14:	4313      	orrs	r3, r2
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68d9      	ldr	r1, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a30:	2380      	movs	r3, #128	; 0x80
 8004a32:	055b      	lsls	r3, r3, #21
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d01b      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d017      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d013      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	2b03      	cmp	r3, #3
 8004a4e:	d00f      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a54:	2b04      	cmp	r3, #4
 8004a56:	d00b      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5c:	2b05      	cmp	r3, #5
 8004a5e:	d007      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a64:	2b06      	cmp	r3, #6
 8004a66:	d003      	beq.n	8004a70 <HAL_ADC_Init+0x1dc>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	2b07      	cmp	r3, #7
 8004a6e:	d112      	bne.n	8004a96 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2107      	movs	r1, #7
 8004a7c:	438a      	bics	r2, r1
 8004a7e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6959      	ldr	r1, [r3, #20]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8a:	2207      	movs	r2, #7
 8004a8c:	401a      	ands	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	4a1c      	ldr	r2, [pc, #112]	; (8004b10 <HAL_ADC_Init+0x27c>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d10b      	bne.n	8004abe <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab0:	2203      	movs	r2, #3
 8004ab2:	4393      	bics	r3, r2
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004abc:	e01c      	b.n	8004af8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac2:	2212      	movs	r2, #18
 8004ac4:	4393      	bics	r3, r2
 8004ac6:	2210      	movs	r2, #16
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	431a      	orrs	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004ada:	230f      	movs	r3, #15
 8004adc:	18fb      	adds	r3, r7, r3
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004ae2:	e009      	b.n	8004af8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae8:	2210      	movs	r2, #16
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8004af0:	230f      	movs	r3, #15
 8004af2:	18fb      	adds	r3, r7, r3
 8004af4:	2201      	movs	r2, #1
 8004af6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004af8:	230f      	movs	r3, #15
 8004afa:	18fb      	adds	r3, r7, r3
 8004afc:	781b      	ldrb	r3, [r3, #0]
}
 8004afe:	0018      	movs	r0, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b004      	add	sp, #16
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	fffffefd 	.word	0xfffffefd
 8004b0c:	fffe0219 	.word	0xfffe0219
 8004b10:	833fffe7 	.word	0x833fffe7

08004b14 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004b14:	b590      	push	{r4, r7, lr}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b1c:	230f      	movs	r3, #15
 8004b1e:	18fb      	adds	r3, r7, r3
 8004b20:	2200      	movs	r2, #0
 8004b22:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2204      	movs	r2, #4
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d156      	bne.n	8004bde <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2234      	movs	r2, #52	; 0x34
 8004b34:	5c9b      	ldrb	r3, [r3, r2]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_ADC_Start_IT+0x2a>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e056      	b.n	8004bec <HAL_ADC_Start_IT+0xd8>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2234      	movs	r2, #52	; 0x34
 8004b42:	2101      	movs	r1, #1
 8004b44:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	7e5b      	ldrb	r3, [r3, #25]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d007      	beq.n	8004b5e <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004b4e:	230f      	movs	r3, #15
 8004b50:	18fc      	adds	r4, r7, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	0018      	movs	r0, r3
 8004b56:	f000 fa63 	bl	8005020 <ADC_Enable>
 8004b5a:	0003      	movs	r3, r0
 8004b5c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004b5e:	230f      	movs	r3, #15
 8004b60:	18fb      	adds	r3, r7, r3
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d13e      	bne.n	8004be6 <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6c:	4a21      	ldr	r2, [pc, #132]	; (8004bf4 <HAL_ADC_Start_IT+0xe0>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	2280      	movs	r2, #128	; 0x80
 8004b72:	0052      	lsls	r2, r2, #1
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2234      	movs	r2, #52	; 0x34
 8004b84:	2100      	movs	r1, #0
 8004b86:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	221c      	movs	r2, #28
 8004b8e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	695b      	ldr	r3, [r3, #20]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d110      	bne.n	8004bba <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2104      	movs	r1, #4
 8004ba4:	438a      	bics	r2, r1
 8004ba6:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2118      	movs	r1, #24
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	605a      	str	r2, [r3, #4]
          break;
 8004bb8:	e008      	b.n	8004bcc <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	211c      	movs	r1, #28
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	605a      	str	r2, [r3, #4]
          break;
 8004bca:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2104      	movs	r1, #4
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	609a      	str	r2, [r3, #8]
 8004bdc:	e003      	b.n	8004be6 <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004bde:	230f      	movs	r3, #15
 8004be0:	18fb      	adds	r3, r7, r3
 8004be2:	2202      	movs	r2, #2
 8004be4:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8004be6:	230f      	movs	r3, #15
 8004be8:	18fb      	adds	r3, r7, r3
 8004bea:	781b      	ldrb	r3, [r3, #0]
}
 8004bec:	0018      	movs	r0, r3
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	b005      	add	sp, #20
 8004bf2:	bd90      	pop	{r4, r7, pc}
 8004bf4:	fffff0fe 	.word	0xfffff0fe

08004bf8 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004bf8:	b5b0      	push	{r4, r5, r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c00:	230f      	movs	r3, #15
 8004c02:	18fb      	adds	r3, r7, r3
 8004c04:	2200      	movs	r2, #0
 8004c06:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2234      	movs	r2, #52	; 0x34
 8004c0c:	5c9b      	ldrb	r3, [r3, r2]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_ADC_Stop_IT+0x1e>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e033      	b.n	8004c7e <HAL_ADC_Stop_IT+0x86>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2234      	movs	r2, #52	; 0x34
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004c1e:	250f      	movs	r5, #15
 8004c20:	197c      	adds	r4, r7, r5
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	0018      	movs	r0, r3
 8004c26:	f000 faf0 	bl	800520a <ADC_ConversionStop>
 8004c2a:	0003      	movs	r3, r0
 8004c2c:	7023      	strb	r3, [r4, #0]
   
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004c2e:	0028      	movs	r0, r5
 8004c30:	183b      	adds	r3, r7, r0
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d11b      	bne.n	8004c70 <HAL_ADC_Stop_IT+0x78>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	211c      	movs	r1, #28
 8004c44:	438a      	bics	r2, r1
 8004c46:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004c48:	0005      	movs	r5, r0
 8004c4a:	183c      	adds	r4, r7, r0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f000 fa6a 	bl	8005128 <ADC_Disable>
 8004c54:	0003      	movs	r3, r0
 8004c56:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004c58:	197b      	adds	r3, r7, r5
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d107      	bne.n	8004c70 <HAL_ADC_Stop_IT+0x78>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c64:	4a08      	ldr	r2, [pc, #32]	; (8004c88 <HAL_ADC_Stop_IT+0x90>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	2201      	movs	r2, #1
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2234      	movs	r2, #52	; 0x34
 8004c74:	2100      	movs	r1, #0
 8004c76:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004c78:	230f      	movs	r3, #15
 8004c7a:	18fb      	adds	r3, r7, r3
 8004c7c:	781b      	ldrb	r3, [r3, #0]
}
 8004c7e:	0018      	movs	r0, r3
 8004c80:	46bd      	mov	sp, r7
 8004c82:	b004      	add	sp, #16
 8004c84:	bdb0      	pop	{r4, r5, r7, pc}
 8004c86:	46c0      	nop			; (mov r8, r8)
 8004c88:	fffffefe 	.word	0xfffffefe

08004c8c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004c9a:	0018      	movs	r0, r3
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	b002      	add	sp, #8
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2204      	movs	r2, #4
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d106      	bne.n	8004cc8 <HAL_ADC_IRQHandler+0x24>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	2204      	movs	r2, #4
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d00d      	beq.n	8004ce4 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2208      	movs	r2, #8
 8004cd0:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d14f      	bne.n	8004d76 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2208      	movs	r2, #8
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b08      	cmp	r3, #8
 8004ce2:	d148      	bne.n	8004d76 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	2210      	movs	r2, #16
 8004cea:	4013      	ands	r3, r2
 8004cec:	d106      	bne.n	8004cfc <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf2:	2280      	movs	r2, #128	; 0x80
 8004cf4:	0092      	lsls	r2, r2, #2
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	23c0      	movs	r3, #192	; 0xc0
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	4013      	ands	r3, r2
 8004d08:	d12d      	bne.n	8004d66 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d129      	bne.n	8004d66 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2208      	movs	r2, #8
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d122      	bne.n	8004d66 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	2204      	movs	r2, #4
 8004d28:	4013      	ands	r3, r2
 8004d2a:	d110      	bne.n	8004d4e <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	210c      	movs	r1, #12
 8004d38:	438a      	bics	r2, r1
 8004d3a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d40:	4a33      	ldr	r2, [pc, #204]	; (8004e10 <HAL_ADC_IRQHandler+0x16c>)
 8004d42:	4013      	ands	r3, r2
 8004d44:	2201      	movs	r2, #1
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	639a      	str	r2, [r3, #56]	; 0x38
 8004d4c:	e00b      	b.n	8004d66 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d52:	2220      	movs	r2, #32
 8004d54:	431a      	orrs	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	2201      	movs	r2, #1
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f7fe fcff 	bl	800376c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	220c      	movs	r2, #12
 8004d74:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2280      	movs	r2, #128	; 0x80
 8004d7e:	4013      	ands	r3, r2
 8004d80:	2b80      	cmp	r3, #128	; 0x80
 8004d82:	d115      	bne.n	8004db0 <HAL_ADC_IRQHandler+0x10c>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2280      	movs	r2, #128	; 0x80
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b80      	cmp	r3, #128	; 0x80
 8004d90:	d10e      	bne.n	8004db0 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d96:	2280      	movs	r2, #128	; 0x80
 8004d98:	0252      	lsls	r2, r2, #9
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	0018      	movs	r0, r3
 8004da4:	f000 f836 	bl	8004e14 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2280      	movs	r2, #128	; 0x80
 8004dae:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2210      	movs	r2, #16
 8004db8:	4013      	ands	r3, r2
 8004dba:	2b10      	cmp	r3, #16
 8004dbc:	d123      	bne.n	8004e06 <HAL_ADC_IRQHandler+0x162>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2210      	movs	r2, #16
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b10      	cmp	r3, #16
 8004dca:	d11c      	bne.n	8004e06 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d006      	beq.n	8004de2 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d10d      	bne.n	8004dfe <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de6:	2202      	movs	r2, #2
 8004de8:	431a      	orrs	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2210      	movs	r2, #16
 8004df4:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	0018      	movs	r0, r3
 8004dfa:	f000 f813 	bl	8004e24 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2210      	movs	r2, #16
 8004e04:	601a      	str	r2, [r3, #0]
  }

}
 8004e06:	46c0      	nop			; (mov r8, r8)
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b002      	add	sp, #8
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	fffffefe 	.word	0xfffffefe

08004e14 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8004e1c:	46c0      	nop			; (mov r8, r8)
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	b002      	add	sp, #8
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004e2c:	46c0      	nop			; (mov r8, r8)
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	b002      	add	sp, #8
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e3e:	230f      	movs	r3, #15
 8004e40:	18fb      	adds	r3, r7, r3
 8004e42:	2200      	movs	r2, #0
 8004e44:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e4e:	2380      	movs	r3, #128	; 0x80
 8004e50:	055b      	lsls	r3, r3, #21
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d011      	beq.n	8004e7a <HAL_ADC_ConfigChannel+0x46>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d00d      	beq.n	8004e7a <HAL_ADC_ConfigChannel+0x46>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d009      	beq.n	8004e7a <HAL_ADC_ConfigChannel+0x46>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6a:	2b03      	cmp	r3, #3
 8004e6c:	d005      	beq.n	8004e7a <HAL_ADC_ConfigChannel+0x46>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d001      	beq.n	8004e7a <HAL_ADC_ConfigChannel+0x46>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2234      	movs	r2, #52	; 0x34
 8004e7e:	5c9b      	ldrb	r3, [r3, r2]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_ADC_ConfigChannel+0x54>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e0bb      	b.n	8005000 <HAL_ADC_ConfigChannel+0x1cc>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2234      	movs	r2, #52	; 0x34
 8004e8c:	2101      	movs	r1, #1
 8004e8e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2204      	movs	r2, #4
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d000      	beq.n	8004e9e <HAL_ADC_ConfigChannel+0x6a>
 8004e9c:	e09f      	b.n	8004fde <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4a59      	ldr	r2, [pc, #356]	; (8005008 <HAL_ADC_ConfigChannel+0x1d4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d100      	bne.n	8004eaa <HAL_ADC_ConfigChannel+0x76>
 8004ea8:	e077      	b.n	8004f9a <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	409a      	lsls	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	055b      	lsls	r3, r3, #21
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d037      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d033      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d02f      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee0:	2b03      	cmp	r3, #3
 8004ee2:	d02b      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d027      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	2b05      	cmp	r3, #5
 8004ef2:	d023      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef8:	2b06      	cmp	r3, #6
 8004efa:	d01f      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f00:	2b07      	cmp	r3, #7
 8004f02:	d01b      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	2107      	movs	r1, #7
 8004f10:	400b      	ands	r3, r1
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d012      	beq.n	8004f3c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	695a      	ldr	r2, [r3, #20]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2107      	movs	r1, #7
 8004f22:	438a      	bics	r2, r1
 8004f24:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6959      	ldr	r1, [r3, #20]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	2207      	movs	r2, #7
 8004f32:	401a      	ands	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2b10      	cmp	r3, #16
 8004f42:	d003      	beq.n	8004f4c <HAL_ADC_ConfigChannel+0x118>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b11      	cmp	r3, #17
 8004f4a:	d152      	bne.n	8004ff2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004f4c:	4b2f      	ldr	r3, [pc, #188]	; (800500c <HAL_ADC_ConfigChannel+0x1d8>)
 8004f4e:	6819      	ldr	r1, [r3, #0]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b10      	cmp	r3, #16
 8004f56:	d102      	bne.n	8004f5e <HAL_ADC_ConfigChannel+0x12a>
 8004f58:	2380      	movs	r3, #128	; 0x80
 8004f5a:	041b      	lsls	r3, r3, #16
 8004f5c:	e001      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x12e>
 8004f5e:	2380      	movs	r3, #128	; 0x80
 8004f60:	03db      	lsls	r3, r3, #15
 8004f62:	4a2a      	ldr	r2, [pc, #168]	; (800500c <HAL_ADC_ConfigChannel+0x1d8>)
 8004f64:	430b      	orrs	r3, r1
 8004f66:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2b10      	cmp	r3, #16
 8004f6e:	d140      	bne.n	8004ff2 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f70:	4b27      	ldr	r3, [pc, #156]	; (8005010 <HAL_ADC_ConfigChannel+0x1dc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4927      	ldr	r1, [pc, #156]	; (8005014 <HAL_ADC_ConfigChannel+0x1e0>)
 8004f76:	0018      	movs	r0, r3
 8004f78:	f7fb f8e2 	bl	8000140 <__udivsi3>
 8004f7c:	0003      	movs	r3, r0
 8004f7e:	001a      	movs	r2, r3
 8004f80:	0013      	movs	r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	189b      	adds	r3, r3, r2
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f8a:	e002      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1f9      	bne.n	8004f8c <HAL_ADC_ConfigChannel+0x158>
 8004f98:	e02b      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	4099      	lsls	r1, r3
 8004fa8:	000b      	movs	r3, r1
 8004faa:	43d9      	mvns	r1, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	400a      	ands	r2, r1
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d003      	beq.n	8004fc4 <HAL_ADC_ConfigChannel+0x190>
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2b11      	cmp	r3, #17
 8004fc2:	d116      	bne.n	8004ff2 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004fc4:	4b11      	ldr	r3, [pc, #68]	; (800500c <HAL_ADC_ConfigChannel+0x1d8>)
 8004fc6:	6819      	ldr	r1, [r3, #0]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b10      	cmp	r3, #16
 8004fce:	d101      	bne.n	8004fd4 <HAL_ADC_ConfigChannel+0x1a0>
 8004fd0:	4a11      	ldr	r2, [pc, #68]	; (8005018 <HAL_ADC_ConfigChannel+0x1e4>)
 8004fd2:	e000      	b.n	8004fd6 <HAL_ADC_ConfigChannel+0x1a2>
 8004fd4:	4a11      	ldr	r2, [pc, #68]	; (800501c <HAL_ADC_ConfigChannel+0x1e8>)
 8004fd6:	4b0d      	ldr	r3, [pc, #52]	; (800500c <HAL_ADC_ConfigChannel+0x1d8>)
 8004fd8:	400a      	ands	r2, r1
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	e009      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004fea:	230f      	movs	r3, #15
 8004fec:	18fb      	adds	r3, r7, r3
 8004fee:	2201      	movs	r2, #1
 8004ff0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2234      	movs	r2, #52	; 0x34
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004ffa:	230f      	movs	r3, #15
 8004ffc:	18fb      	adds	r3, r7, r3
 8004ffe:	781b      	ldrb	r3, [r3, #0]
}
 8005000:	0018      	movs	r0, r3
 8005002:	46bd      	mov	sp, r7
 8005004:	b004      	add	sp, #16
 8005006:	bd80      	pop	{r7, pc}
 8005008:	00001001 	.word	0x00001001
 800500c:	40012708 	.word	0x40012708
 8005010:	20000060 	.word	0x20000060
 8005014:	000f4240 	.word	0x000f4240
 8005018:	ff7fffff 	.word	0xff7fffff
 800501c:	ffbfffff 	.word	0xffbfffff

08005020 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	2203      	movs	r2, #3
 8005038:	4013      	ands	r3, r2
 800503a:	2b01      	cmp	r3, #1
 800503c:	d112      	bne.n	8005064 <ADC_Enable+0x44>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2201      	movs	r2, #1
 8005046:	4013      	ands	r3, r2
 8005048:	2b01      	cmp	r3, #1
 800504a:	d009      	beq.n	8005060 <ADC_Enable+0x40>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68da      	ldr	r2, [r3, #12]
 8005052:	2380      	movs	r3, #128	; 0x80
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	401a      	ands	r2, r3
 8005058:	2380      	movs	r3, #128	; 0x80
 800505a:	021b      	lsls	r3, r3, #8
 800505c:	429a      	cmp	r2, r3
 800505e:	d101      	bne.n	8005064 <ADC_Enable+0x44>
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <ADC_Enable+0x46>
 8005064:	2300      	movs	r3, #0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d152      	bne.n	8005110 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	4a2a      	ldr	r2, [pc, #168]	; (800511c <ADC_Enable+0xfc>)
 8005072:	4013      	ands	r3, r2
 8005074:	d00d      	beq.n	8005092 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507a:	2210      	movs	r2, #16
 800507c:	431a      	orrs	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005086:	2201      	movs	r2, #1
 8005088:	431a      	orrs	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e03f      	b.n	8005112 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2101      	movs	r1, #1
 800509e:	430a      	orrs	r2, r1
 80050a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050a2:	4b1f      	ldr	r3, [pc, #124]	; (8005120 <ADC_Enable+0x100>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	491f      	ldr	r1, [pc, #124]	; (8005124 <ADC_Enable+0x104>)
 80050a8:	0018      	movs	r0, r3
 80050aa:	f7fb f849 	bl	8000140 <__udivsi3>
 80050ae:	0003      	movs	r3, r0
 80050b0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80050b2:	e002      	b.n	80050ba <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1f9      	bne.n	80050b4 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80050c0:	f7ff fbde 	bl	8004880 <HAL_GetTick>
 80050c4:	0003      	movs	r3, r0
 80050c6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050c8:	e01b      	b.n	8005102 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80050ca:	f7ff fbd9 	bl	8004880 <HAL_GetTick>
 80050ce:	0002      	movs	r2, r0
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d914      	bls.n	8005102 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2201      	movs	r2, #1
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d00d      	beq.n	8005102 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ea:	2210      	movs	r2, #16
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f6:	2201      	movs	r2, #1
 80050f8:	431a      	orrs	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e007      	b.n	8005112 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2201      	movs	r2, #1
 800510a:	4013      	ands	r3, r2
 800510c:	2b01      	cmp	r3, #1
 800510e:	d1dc      	bne.n	80050ca <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	0018      	movs	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	b004      	add	sp, #16
 8005118:	bd80      	pop	{r7, pc}
 800511a:	46c0      	nop			; (mov r8, r8)
 800511c:	80000017 	.word	0x80000017
 8005120:	20000060 	.word	0x20000060
 8005124:	000f4240 	.word	0x000f4240

08005128 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	2203      	movs	r2, #3
 800513c:	4013      	ands	r3, r2
 800513e:	2b01      	cmp	r3, #1
 8005140:	d112      	bne.n	8005168 <ADC_Disable+0x40>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2201      	movs	r2, #1
 800514a:	4013      	ands	r3, r2
 800514c:	2b01      	cmp	r3, #1
 800514e:	d009      	beq.n	8005164 <ADC_Disable+0x3c>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	2380      	movs	r3, #128	; 0x80
 8005158:	021b      	lsls	r3, r3, #8
 800515a:	401a      	ands	r2, r3
 800515c:	2380      	movs	r3, #128	; 0x80
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	429a      	cmp	r2, r3
 8005162:	d101      	bne.n	8005168 <ADC_Disable+0x40>
 8005164:	2301      	movs	r3, #1
 8005166:	e000      	b.n	800516a <ADC_Disable+0x42>
 8005168:	2300      	movs	r3, #0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d048      	beq.n	8005200 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	2205      	movs	r2, #5
 8005176:	4013      	ands	r3, r2
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2102      	movs	r1, #2
 8005188:	430a      	orrs	r2, r1
 800518a:	609a      	str	r2, [r3, #8]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2203      	movs	r2, #3
 8005192:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005194:	f7ff fb74 	bl	8004880 <HAL_GetTick>
 8005198:	0003      	movs	r3, r0
 800519a:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800519c:	e029      	b.n	80051f2 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a2:	2210      	movs	r2, #16
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ae:	2201      	movs	r2, #1
 80051b0:	431a      	orrs	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e023      	b.n	8005202 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80051ba:	f7ff fb61 	bl	8004880 <HAL_GetTick>
 80051be:	0002      	movs	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d914      	bls.n	80051f2 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2201      	movs	r2, #1
 80051d0:	4013      	ands	r3, r2
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d10d      	bne.n	80051f2 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051da:	2210      	movs	r2, #16
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e6:	2201      	movs	r2, #1
 80051e8:	431a      	orrs	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e007      	b.n	8005202 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	2201      	movs	r2, #1
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d0dc      	beq.n	80051ba <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	0018      	movs	r0, r3
 8005204:	46bd      	mov	sp, r7
 8005206:	b004      	add	sp, #16
 8005208:	bd80      	pop	{r7, pc}

0800520a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	2204      	movs	r2, #4
 800521e:	4013      	ands	r3, r2
 8005220:	d03a      	beq.n	8005298 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	2204      	movs	r2, #4
 800522a:	4013      	ands	r3, r2
 800522c:	2b04      	cmp	r3, #4
 800522e:	d10d      	bne.n	800524c <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	2202      	movs	r2, #2
 8005238:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800523a:	d107      	bne.n	800524c <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689a      	ldr	r2, [r3, #8]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2110      	movs	r1, #16
 8005248:	430a      	orrs	r2, r1
 800524a:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800524c:	f7ff fb18 	bl	8004880 <HAL_GetTick>
 8005250:	0003      	movs	r3, r0
 8005252:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005254:	e01a      	b.n	800528c <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005256:	f7ff fb13 	bl	8004880 <HAL_GetTick>
 800525a:	0002      	movs	r2, r0
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d913      	bls.n	800528c <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	2204      	movs	r2, #4
 800526c:	4013      	ands	r3, r2
 800526e:	d00d      	beq.n	800528c <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005274:	2210      	movs	r2, #16
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005280:	2201      	movs	r2, #1
 8005282:	431a      	orrs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e006      	b.n	800529a <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	2204      	movs	r2, #4
 8005294:	4013      	ands	r3, r2
 8005296:	d1de      	bne.n	8005256 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	0018      	movs	r0, r3
 800529c:	46bd      	mov	sp, r7
 800529e:	b004      	add	sp, #16
 80052a0:	bd80      	pop	{r7, pc}
	...

080052a4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052ac:	2317      	movs	r3, #23
 80052ae:	18fb      	adds	r3, r7, r3
 80052b0:	2200      	movs	r2, #0
 80052b2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80052b8:	2300      	movs	r3, #0
 80052ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2234      	movs	r2, #52	; 0x34
 80052c0:	5c9b      	ldrb	r3, [r3, r2]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_ADCEx_Calibration_Start+0x26>
 80052c6:	2302      	movs	r3, #2
 80052c8:	e08d      	b.n	80053e6 <HAL_ADCEx_Calibration_Start+0x142>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2234      	movs	r2, #52	; 0x34
 80052ce:	2101      	movs	r1, #1
 80052d0:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	2203      	movs	r2, #3
 80052da:	4013      	ands	r3, r2
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d112      	bne.n	8005306 <HAL_ADCEx_Calibration_Start+0x62>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2201      	movs	r2, #1
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d009      	beq.n	8005302 <HAL_ADCEx_Calibration_Start+0x5e>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	2380      	movs	r3, #128	; 0x80
 80052f6:	021b      	lsls	r3, r3, #8
 80052f8:	401a      	ands	r2, r3
 80052fa:	2380      	movs	r3, #128	; 0x80
 80052fc:	021b      	lsls	r3, r3, #8
 80052fe:	429a      	cmp	r2, r3
 8005300:	d101      	bne.n	8005306 <HAL_ADCEx_Calibration_Start+0x62>
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <HAL_ADCEx_Calibration_Start+0x64>
 8005306:	2300      	movs	r3, #0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d15b      	bne.n	80053c4 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005310:	4a37      	ldr	r2, [pc, #220]	; (80053f0 <HAL_ADCEx_Calibration_Start+0x14c>)
 8005312:	4013      	ands	r3, r2
 8005314:	2202      	movs	r2, #2
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	2203      	movs	r2, #3
 8005324:	4013      	ands	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2103      	movs	r1, #3
 8005334:	438a      	bics	r2, r1
 8005336:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2180      	movs	r1, #128	; 0x80
 8005344:	0609      	lsls	r1, r1, #24
 8005346:	430a      	orrs	r2, r1
 8005348:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800534a:	f7ff fa99 	bl	8004880 <HAL_GetTick>
 800534e:	0003      	movs	r3, r0
 8005350:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005352:	e01d      	b.n	8005390 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005354:	f7ff fa94 	bl	8004880 <HAL_GetTick>
 8005358:	0002      	movs	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b02      	cmp	r3, #2
 8005360:	d916      	bls.n	8005390 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	0fdb      	lsrs	r3, r3, #31
 800536a:	07da      	lsls	r2, r3, #31
 800536c:	2380      	movs	r3, #128	; 0x80
 800536e:	061b      	lsls	r3, r3, #24
 8005370:	429a      	cmp	r2, r3
 8005372:	d10d      	bne.n	8005390 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005378:	2212      	movs	r2, #18
 800537a:	4393      	bics	r3, r2
 800537c:	2210      	movs	r2, #16
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2234      	movs	r2, #52	; 0x34
 8005388:	2100      	movs	r1, #0
 800538a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e02a      	b.n	80053e6 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	0fdb      	lsrs	r3, r3, #31
 8005398:	07da      	lsls	r2, r3, #31
 800539a:	2380      	movs	r3, #128	; 0x80
 800539c:	061b      	lsls	r3, r3, #24
 800539e:	429a      	cmp	r2, r3
 80053a0:	d0d8      	beq.n	8005354 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68d9      	ldr	r1, [r3, #12]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b6:	2203      	movs	r2, #3
 80053b8:	4393      	bics	r3, r2
 80053ba:	2201      	movs	r2, #1
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	639a      	str	r2, [r3, #56]	; 0x38
 80053c2:	e009      	b.n	80053d8 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c8:	2220      	movs	r2, #32
 80053ca:	431a      	orrs	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80053d0:	2317      	movs	r3, #23
 80053d2:	18fb      	adds	r3, r7, r3
 80053d4:	2201      	movs	r2, #1
 80053d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2234      	movs	r2, #52	; 0x34
 80053dc:	2100      	movs	r1, #0
 80053de:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80053e0:	2317      	movs	r3, #23
 80053e2:	18fb      	adds	r3, r7, r3
 80053e4:	781b      	ldrb	r3, [r3, #0]
}
 80053e6:	0018      	movs	r0, r3
 80053e8:	46bd      	mov	sp, r7
 80053ea:	b006      	add	sp, #24
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	46c0      	nop			; (mov r8, r8)
 80053f0:	fffffefd 	.word	0xfffffefd

080053f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	0002      	movs	r2, r0
 80053fc:	1dfb      	adds	r3, r7, #7
 80053fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005400:	1dfb      	adds	r3, r7, #7
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	2b7f      	cmp	r3, #127	; 0x7f
 8005406:	d809      	bhi.n	800541c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005408:	1dfb      	adds	r3, r7, #7
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	001a      	movs	r2, r3
 800540e:	231f      	movs	r3, #31
 8005410:	401a      	ands	r2, r3
 8005412:	4b04      	ldr	r3, [pc, #16]	; (8005424 <__NVIC_EnableIRQ+0x30>)
 8005414:	2101      	movs	r1, #1
 8005416:	4091      	lsls	r1, r2
 8005418:	000a      	movs	r2, r1
 800541a:	601a      	str	r2, [r3, #0]
  }
}
 800541c:	46c0      	nop			; (mov r8, r8)
 800541e:	46bd      	mov	sp, r7
 8005420:	b002      	add	sp, #8
 8005422:	bd80      	pop	{r7, pc}
 8005424:	e000e100 	.word	0xe000e100

08005428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005428:	b590      	push	{r4, r7, lr}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	0002      	movs	r2, r0
 8005430:	6039      	str	r1, [r7, #0]
 8005432:	1dfb      	adds	r3, r7, #7
 8005434:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005436:	1dfb      	adds	r3, r7, #7
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	2b7f      	cmp	r3, #127	; 0x7f
 800543c:	d828      	bhi.n	8005490 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800543e:	4a2f      	ldr	r2, [pc, #188]	; (80054fc <__NVIC_SetPriority+0xd4>)
 8005440:	1dfb      	adds	r3, r7, #7
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	b25b      	sxtb	r3, r3
 8005446:	089b      	lsrs	r3, r3, #2
 8005448:	33c0      	adds	r3, #192	; 0xc0
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	589b      	ldr	r3, [r3, r2]
 800544e:	1dfa      	adds	r2, r7, #7
 8005450:	7812      	ldrb	r2, [r2, #0]
 8005452:	0011      	movs	r1, r2
 8005454:	2203      	movs	r2, #3
 8005456:	400a      	ands	r2, r1
 8005458:	00d2      	lsls	r2, r2, #3
 800545a:	21ff      	movs	r1, #255	; 0xff
 800545c:	4091      	lsls	r1, r2
 800545e:	000a      	movs	r2, r1
 8005460:	43d2      	mvns	r2, r2
 8005462:	401a      	ands	r2, r3
 8005464:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	019b      	lsls	r3, r3, #6
 800546a:	22ff      	movs	r2, #255	; 0xff
 800546c:	401a      	ands	r2, r3
 800546e:	1dfb      	adds	r3, r7, #7
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	0018      	movs	r0, r3
 8005474:	2303      	movs	r3, #3
 8005476:	4003      	ands	r3, r0
 8005478:	00db      	lsls	r3, r3, #3
 800547a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800547c:	481f      	ldr	r0, [pc, #124]	; (80054fc <__NVIC_SetPriority+0xd4>)
 800547e:	1dfb      	adds	r3, r7, #7
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	b25b      	sxtb	r3, r3
 8005484:	089b      	lsrs	r3, r3, #2
 8005486:	430a      	orrs	r2, r1
 8005488:	33c0      	adds	r3, #192	; 0xc0
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800548e:	e031      	b.n	80054f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005490:	4a1b      	ldr	r2, [pc, #108]	; (8005500 <__NVIC_SetPriority+0xd8>)
 8005492:	1dfb      	adds	r3, r7, #7
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	0019      	movs	r1, r3
 8005498:	230f      	movs	r3, #15
 800549a:	400b      	ands	r3, r1
 800549c:	3b08      	subs	r3, #8
 800549e:	089b      	lsrs	r3, r3, #2
 80054a0:	3306      	adds	r3, #6
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	18d3      	adds	r3, r2, r3
 80054a6:	3304      	adds	r3, #4
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	1dfa      	adds	r2, r7, #7
 80054ac:	7812      	ldrb	r2, [r2, #0]
 80054ae:	0011      	movs	r1, r2
 80054b0:	2203      	movs	r2, #3
 80054b2:	400a      	ands	r2, r1
 80054b4:	00d2      	lsls	r2, r2, #3
 80054b6:	21ff      	movs	r1, #255	; 0xff
 80054b8:	4091      	lsls	r1, r2
 80054ba:	000a      	movs	r2, r1
 80054bc:	43d2      	mvns	r2, r2
 80054be:	401a      	ands	r2, r3
 80054c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	019b      	lsls	r3, r3, #6
 80054c6:	22ff      	movs	r2, #255	; 0xff
 80054c8:	401a      	ands	r2, r3
 80054ca:	1dfb      	adds	r3, r7, #7
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	0018      	movs	r0, r3
 80054d0:	2303      	movs	r3, #3
 80054d2:	4003      	ands	r3, r0
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80054d8:	4809      	ldr	r0, [pc, #36]	; (8005500 <__NVIC_SetPriority+0xd8>)
 80054da:	1dfb      	adds	r3, r7, #7
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	001c      	movs	r4, r3
 80054e0:	230f      	movs	r3, #15
 80054e2:	4023      	ands	r3, r4
 80054e4:	3b08      	subs	r3, #8
 80054e6:	089b      	lsrs	r3, r3, #2
 80054e8:	430a      	orrs	r2, r1
 80054ea:	3306      	adds	r3, #6
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	18c3      	adds	r3, r0, r3
 80054f0:	3304      	adds	r3, #4
 80054f2:	601a      	str	r2, [r3, #0]
}
 80054f4:	46c0      	nop			; (mov r8, r8)
 80054f6:	46bd      	mov	sp, r7
 80054f8:	b003      	add	sp, #12
 80054fa:	bd90      	pop	{r4, r7, pc}
 80054fc:	e000e100 	.word	0xe000e100
 8005500:	e000ed00 	.word	0xe000ed00

08005504 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	607a      	str	r2, [r7, #4]
 800550e:	210f      	movs	r1, #15
 8005510:	187b      	adds	r3, r7, r1
 8005512:	1c02      	adds	r2, r0, #0
 8005514:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	187b      	adds	r3, r7, r1
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	b25b      	sxtb	r3, r3
 800551e:	0011      	movs	r1, r2
 8005520:	0018      	movs	r0, r3
 8005522:	f7ff ff81 	bl	8005428 <__NVIC_SetPriority>
}
 8005526:	46c0      	nop			; (mov r8, r8)
 8005528:	46bd      	mov	sp, r7
 800552a:	b004      	add	sp, #16
 800552c:	bd80      	pop	{r7, pc}

0800552e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b082      	sub	sp, #8
 8005532:	af00      	add	r7, sp, #0
 8005534:	0002      	movs	r2, r0
 8005536:	1dfb      	adds	r3, r7, #7
 8005538:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800553a:	1dfb      	adds	r3, r7, #7
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	b25b      	sxtb	r3, r3
 8005540:	0018      	movs	r0, r3
 8005542:	f7ff ff57 	bl	80053f4 <__NVIC_EnableIRQ>
}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	46bd      	mov	sp, r7
 800554a:	b002      	add	sp, #8
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b082      	sub	sp, #8
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2221      	movs	r2, #33	; 0x21
 800555a:	5c9b      	ldrb	r3, [r3, r2]
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d008      	beq.n	8005574 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2204      	movs	r2, #4
 8005566:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2220      	movs	r2, #32
 800556c:	2100      	movs	r1, #0
 800556e:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e020      	b.n	80055b6 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	210e      	movs	r1, #14
 8005580:	438a      	bics	r2, r1
 8005582:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2101      	movs	r1, #1
 8005590:	438a      	bics	r2, r1
 8005592:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800559c:	2101      	movs	r1, #1
 800559e:	4091      	lsls	r1, r2
 80055a0:	000a      	movs	r2, r1
 80055a2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2221      	movs	r2, #33	; 0x21
 80055a8:	2101      	movs	r1, #1
 80055aa:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2220      	movs	r2, #32
 80055b0:	2100      	movs	r1, #0
 80055b2:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	0018      	movs	r0, r3
 80055b8:	46bd      	mov	sp, r7
 80055ba:	b002      	add	sp, #8
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80055be:	b580      	push	{r7, lr}
 80055c0:	b084      	sub	sp, #16
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c6:	210f      	movs	r1, #15
 80055c8:	187b      	adds	r3, r7, r1
 80055ca:	2200      	movs	r2, #0
 80055cc:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2221      	movs	r2, #33	; 0x21
 80055d2:	5c9b      	ldrb	r3, [r3, r2]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d006      	beq.n	80055e8 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2204      	movs	r2, #4
 80055de:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80055e0:	187b      	adds	r3, r7, r1
 80055e2:	2201      	movs	r2, #1
 80055e4:	701a      	strb	r2, [r3, #0]
 80055e6:	e028      	b.n	800563a <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	210e      	movs	r1, #14
 80055f4:	438a      	bics	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2101      	movs	r1, #1
 8005604:	438a      	bics	r2, r1
 8005606:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005610:	2101      	movs	r1, #1
 8005612:	4091      	lsls	r1, r2
 8005614:	000a      	movs	r2, r1
 8005616:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2221      	movs	r2, #33	; 0x21
 800561c:	2101      	movs	r1, #1
 800561e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	2100      	movs	r1, #0
 8005626:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800562c:	2b00      	cmp	r3, #0
 800562e:	d004      	beq.n	800563a <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	0010      	movs	r0, r2
 8005638:	4798      	blx	r3
    } 
  }
  return status;
 800563a:	230f      	movs	r3, #15
 800563c:	18fb      	adds	r3, r7, r3
 800563e:	781b      	ldrb	r3, [r3, #0]
}
 8005640:	0018      	movs	r0, r3
 8005642:	46bd      	mov	sp, r7
 8005644:	b004      	add	sp, #16
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005656:	e14f      	b.n	80058f8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2101      	movs	r1, #1
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	4091      	lsls	r1, r2
 8005662:	000a      	movs	r2, r1
 8005664:	4013      	ands	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d100      	bne.n	8005670 <HAL_GPIO_Init+0x28>
 800566e:	e140      	b.n	80058f2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	2203      	movs	r2, #3
 8005676:	4013      	ands	r3, r2
 8005678:	2b01      	cmp	r3, #1
 800567a:	d005      	beq.n	8005688 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	2203      	movs	r2, #3
 8005682:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005684:	2b02      	cmp	r3, #2
 8005686:	d130      	bne.n	80056ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	2203      	movs	r2, #3
 8005694:	409a      	lsls	r2, r3
 8005696:	0013      	movs	r3, r2
 8005698:	43da      	mvns	r2, r3
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	4013      	ands	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	68da      	ldr	r2, [r3, #12]
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	409a      	lsls	r2, r3
 80056aa:	0013      	movs	r3, r2
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056be:	2201      	movs	r2, #1
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	409a      	lsls	r2, r3
 80056c4:	0013      	movs	r3, r2
 80056c6:	43da      	mvns	r2, r3
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	4013      	ands	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	091b      	lsrs	r3, r3, #4
 80056d4:	2201      	movs	r2, #1
 80056d6:	401a      	ands	r2, r3
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	409a      	lsls	r2, r3
 80056dc:	0013      	movs	r3, r2
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2203      	movs	r2, #3
 80056f0:	4013      	ands	r3, r2
 80056f2:	2b03      	cmp	r3, #3
 80056f4:	d017      	beq.n	8005726 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	2203      	movs	r2, #3
 8005702:	409a      	lsls	r2, r3
 8005704:	0013      	movs	r3, r2
 8005706:	43da      	mvns	r2, r3
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	4013      	ands	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	689a      	ldr	r2, [r3, #8]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	409a      	lsls	r2, r3
 8005718:	0013      	movs	r3, r2
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	4313      	orrs	r3, r2
 800571e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2203      	movs	r2, #3
 800572c:	4013      	ands	r3, r2
 800572e:	2b02      	cmp	r3, #2
 8005730:	d123      	bne.n	800577a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	08da      	lsrs	r2, r3, #3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	3208      	adds	r2, #8
 800573a:	0092      	lsls	r2, r2, #2
 800573c:	58d3      	ldr	r3, [r2, r3]
 800573e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2207      	movs	r2, #7
 8005744:	4013      	ands	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	220f      	movs	r2, #15
 800574a:	409a      	lsls	r2, r3
 800574c:	0013      	movs	r3, r2
 800574e:	43da      	mvns	r2, r3
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	4013      	ands	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	691a      	ldr	r2, [r3, #16]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	2107      	movs	r1, #7
 800575e:	400b      	ands	r3, r1
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	409a      	lsls	r2, r3
 8005764:	0013      	movs	r3, r2
 8005766:	693a      	ldr	r2, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	08da      	lsrs	r2, r3, #3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3208      	adds	r2, #8
 8005774:	0092      	lsls	r2, r2, #2
 8005776:	6939      	ldr	r1, [r7, #16]
 8005778:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	005b      	lsls	r3, r3, #1
 8005784:	2203      	movs	r2, #3
 8005786:	409a      	lsls	r2, r3
 8005788:	0013      	movs	r3, r2
 800578a:	43da      	mvns	r2, r3
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4013      	ands	r3, r2
 8005790:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	2203      	movs	r2, #3
 8005798:	401a      	ands	r2, r3
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	409a      	lsls	r2, r3
 80057a0:	0013      	movs	r3, r2
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	693a      	ldr	r2, [r7, #16]
 80057ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	23c0      	movs	r3, #192	; 0xc0
 80057b4:	029b      	lsls	r3, r3, #10
 80057b6:	4013      	ands	r3, r2
 80057b8:	d100      	bne.n	80057bc <HAL_GPIO_Init+0x174>
 80057ba:	e09a      	b.n	80058f2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057bc:	4b54      	ldr	r3, [pc, #336]	; (8005910 <HAL_GPIO_Init+0x2c8>)
 80057be:	699a      	ldr	r2, [r3, #24]
 80057c0:	4b53      	ldr	r3, [pc, #332]	; (8005910 <HAL_GPIO_Init+0x2c8>)
 80057c2:	2101      	movs	r1, #1
 80057c4:	430a      	orrs	r2, r1
 80057c6:	619a      	str	r2, [r3, #24]
 80057c8:	4b51      	ldr	r3, [pc, #324]	; (8005910 <HAL_GPIO_Init+0x2c8>)
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	2201      	movs	r2, #1
 80057ce:	4013      	ands	r3, r2
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80057d4:	4a4f      	ldr	r2, [pc, #316]	; (8005914 <HAL_GPIO_Init+0x2cc>)
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	089b      	lsrs	r3, r3, #2
 80057da:	3302      	adds	r3, #2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	589b      	ldr	r3, [r3, r2]
 80057e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	2203      	movs	r2, #3
 80057e6:	4013      	ands	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	220f      	movs	r2, #15
 80057ec:	409a      	lsls	r2, r3
 80057ee:	0013      	movs	r3, r2
 80057f0:	43da      	mvns	r2, r3
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	4013      	ands	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	2390      	movs	r3, #144	; 0x90
 80057fc:	05db      	lsls	r3, r3, #23
 80057fe:	429a      	cmp	r2, r3
 8005800:	d013      	beq.n	800582a <HAL_GPIO_Init+0x1e2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a44      	ldr	r2, [pc, #272]	; (8005918 <HAL_GPIO_Init+0x2d0>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00d      	beq.n	8005826 <HAL_GPIO_Init+0x1de>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a43      	ldr	r2, [pc, #268]	; (800591c <HAL_GPIO_Init+0x2d4>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d007      	beq.n	8005822 <HAL_GPIO_Init+0x1da>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a42      	ldr	r2, [pc, #264]	; (8005920 <HAL_GPIO_Init+0x2d8>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d101      	bne.n	800581e <HAL_GPIO_Init+0x1d6>
 800581a:	2303      	movs	r3, #3
 800581c:	e006      	b.n	800582c <HAL_GPIO_Init+0x1e4>
 800581e:	2305      	movs	r3, #5
 8005820:	e004      	b.n	800582c <HAL_GPIO_Init+0x1e4>
 8005822:	2302      	movs	r3, #2
 8005824:	e002      	b.n	800582c <HAL_GPIO_Init+0x1e4>
 8005826:	2301      	movs	r3, #1
 8005828:	e000      	b.n	800582c <HAL_GPIO_Init+0x1e4>
 800582a:	2300      	movs	r3, #0
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	2103      	movs	r1, #3
 8005830:	400a      	ands	r2, r1
 8005832:	0092      	lsls	r2, r2, #2
 8005834:	4093      	lsls	r3, r2
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	4313      	orrs	r3, r2
 800583a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800583c:	4935      	ldr	r1, [pc, #212]	; (8005914 <HAL_GPIO_Init+0x2cc>)
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	089b      	lsrs	r3, r3, #2
 8005842:	3302      	adds	r3, #2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800584a:	4b36      	ldr	r3, [pc, #216]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	43da      	mvns	r2, r3
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	4013      	ands	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	2380      	movs	r3, #128	; 0x80
 8005860:	025b      	lsls	r3, r3, #9
 8005862:	4013      	ands	r3, r2
 8005864:	d003      	beq.n	800586e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4313      	orrs	r3, r2
 800586c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800586e:	4b2d      	ldr	r3, [pc, #180]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005874:	4b2b      	ldr	r3, [pc, #172]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	43da      	mvns	r2, r3
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	4013      	ands	r3, r2
 8005882:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	2380      	movs	r3, #128	; 0x80
 800588a:	029b      	lsls	r3, r3, #10
 800588c:	4013      	ands	r3, r2
 800588e:	d003      	beq.n	8005898 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005898:	4b22      	ldr	r3, [pc, #136]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800589e:	4b21      	ldr	r3, [pc, #132]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	43da      	mvns	r2, r3
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	4013      	ands	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	2380      	movs	r3, #128	; 0x80
 80058b4:	035b      	lsls	r3, r3, #13
 80058b6:	4013      	ands	r3, r2
 80058b8:	d003      	beq.n	80058c2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4313      	orrs	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80058c2:	4b18      	ldr	r3, [pc, #96]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80058c8:	4b16      	ldr	r3, [pc, #88]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	43da      	mvns	r2, r3
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	4013      	ands	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	2380      	movs	r3, #128	; 0x80
 80058de:	039b      	lsls	r3, r3, #14
 80058e0:	4013      	ands	r3, r2
 80058e2:	d003      	beq.n	80058ec <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80058ec:	4b0d      	ldr	r3, [pc, #52]	; (8005924 <HAL_GPIO_Init+0x2dc>)
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	3301      	adds	r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	40da      	lsrs	r2, r3
 8005900:	1e13      	subs	r3, r2, #0
 8005902:	d000      	beq.n	8005906 <HAL_GPIO_Init+0x2be>
 8005904:	e6a8      	b.n	8005658 <HAL_GPIO_Init+0x10>
  } 
}
 8005906:	46c0      	nop			; (mov r8, r8)
 8005908:	46c0      	nop			; (mov r8, r8)
 800590a:	46bd      	mov	sp, r7
 800590c:	b006      	add	sp, #24
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40021000 	.word	0x40021000
 8005914:	40010000 	.word	0x40010000
 8005918:	48000400 	.word	0x48000400
 800591c:	48000800 	.word	0x48000800
 8005920:	48000c00 	.word	0x48000c00
 8005924:	40010400 	.word	0x40010400

08005928 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	0008      	movs	r0, r1
 8005932:	0011      	movs	r1, r2
 8005934:	1cbb      	adds	r3, r7, #2
 8005936:	1c02      	adds	r2, r0, #0
 8005938:	801a      	strh	r2, [r3, #0]
 800593a:	1c7b      	adds	r3, r7, #1
 800593c:	1c0a      	adds	r2, r1, #0
 800593e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005940:	1c7b      	adds	r3, r7, #1
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d004      	beq.n	8005952 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005948:	1cbb      	adds	r3, r7, #2
 800594a:	881a      	ldrh	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005950:	e003      	b.n	800595a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005952:	1cbb      	adds	r3, r7, #2
 8005954:	881a      	ldrh	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	629a      	str	r2, [r3, #40]	; 0x28
}
 800595a:	46c0      	nop			; (mov r8, r8)
 800595c:	46bd      	mov	sp, r7
 800595e:	b002      	add	sp, #8
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e082      	b.n	8005a7c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2241      	movs	r2, #65	; 0x41
 800597a:	5c9b      	ldrb	r3, [r3, r2]
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d107      	bne.n	8005992 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2240      	movs	r2, #64	; 0x40
 8005986:	2100      	movs	r1, #0
 8005988:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	0018      	movs	r0, r3
 800598e:	f7fe fcb3 	bl	80042f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2241      	movs	r2, #65	; 0x41
 8005996:	2124      	movs	r1, #36	; 0x24
 8005998:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2101      	movs	r1, #1
 80059a6:	438a      	bics	r2, r1
 80059a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4934      	ldr	r1, [pc, #208]	; (8005a84 <HAL_I2C_Init+0x120>)
 80059b4:	400a      	ands	r2, r1
 80059b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4931      	ldr	r1, [pc, #196]	; (8005a88 <HAL_I2C_Init+0x124>)
 80059c4:	400a      	ands	r2, r1
 80059c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d108      	bne.n	80059e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2180      	movs	r1, #128	; 0x80
 80059da:	0209      	lsls	r1, r1, #8
 80059dc:	430a      	orrs	r2, r1
 80059de:	609a      	str	r2, [r3, #8]
 80059e0:	e007      	b.n	80059f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689a      	ldr	r2, [r3, #8]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2184      	movs	r1, #132	; 0x84
 80059ec:	0209      	lsls	r1, r1, #8
 80059ee:	430a      	orrs	r2, r1
 80059f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d104      	bne.n	8005a04 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2280      	movs	r2, #128	; 0x80
 8005a00:	0112      	lsls	r2, r2, #4
 8005a02:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	491f      	ldr	r1, [pc, #124]	; (8005a8c <HAL_I2C_Init+0x128>)
 8005a10:	430a      	orrs	r2, r1
 8005a12:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	491a      	ldr	r1, [pc, #104]	; (8005a88 <HAL_I2C_Init+0x124>)
 8005a20:	400a      	ands	r2, r1
 8005a22:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691a      	ldr	r2, [r3, #16]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	431a      	orrs	r2, r3
 8005a2e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	69d9      	ldr	r1, [r3, #28]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1a      	ldr	r2, [r3, #32]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2101      	movs	r1, #1
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2241      	movs	r2, #65	; 0x41
 8005a68:	2120      	movs	r1, #32
 8005a6a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2242      	movs	r2, #66	; 0x42
 8005a76:	2100      	movs	r1, #0
 8005a78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b002      	add	sp, #8
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	f0ffffff 	.word	0xf0ffffff
 8005a88:	ffff7fff 	.word	0xffff7fff
 8005a8c:	02008000 	.word	0x02008000

08005a90 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a90:	b590      	push	{r4, r7, lr}
 8005a92:	b089      	sub	sp, #36	; 0x24
 8005a94:	af02      	add	r7, sp, #8
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	0008      	movs	r0, r1
 8005a9a:	607a      	str	r2, [r7, #4]
 8005a9c:	0019      	movs	r1, r3
 8005a9e:	230a      	movs	r3, #10
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	1c02      	adds	r2, r0, #0
 8005aa4:	801a      	strh	r2, [r3, #0]
 8005aa6:	2308      	movs	r3, #8
 8005aa8:	18fb      	adds	r3, r7, r3
 8005aaa:	1c0a      	adds	r2, r1, #0
 8005aac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2241      	movs	r2, #65	; 0x41
 8005ab2:	5c9b      	ldrb	r3, [r3, r2]
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b20      	cmp	r3, #32
 8005ab8:	d000      	beq.n	8005abc <HAL_I2C_Master_Transmit+0x2c>
 8005aba:	e0e7      	b.n	8005c8c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2240      	movs	r2, #64	; 0x40
 8005ac0:	5c9b      	ldrb	r3, [r3, r2]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d101      	bne.n	8005aca <HAL_I2C_Master_Transmit+0x3a>
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	e0e1      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2240      	movs	r2, #64	; 0x40
 8005ace:	2101      	movs	r1, #1
 8005ad0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ad2:	f7fe fed5 	bl	8004880 <HAL_GetTick>
 8005ad6:	0003      	movs	r3, r0
 8005ad8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ada:	2380      	movs	r3, #128	; 0x80
 8005adc:	0219      	lsls	r1, r3, #8
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	2319      	movs	r3, #25
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f000 f8fc 	bl	8005ce4 <I2C_WaitOnFlagUntilTimeout>
 8005aec:	1e03      	subs	r3, r0, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e0cc      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2241      	movs	r2, #65	; 0x41
 8005af8:	2121      	movs	r1, #33	; 0x21
 8005afa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2242      	movs	r2, #66	; 0x42
 8005b00:	2110      	movs	r1, #16
 8005b02:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2208      	movs	r2, #8
 8005b14:	18ba      	adds	r2, r7, r2
 8005b16:	8812      	ldrh	r2, [r2, #0]
 8005b18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2bff      	cmp	r3, #255	; 0xff
 8005b28:	d911      	bls.n	8005b4e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	22ff      	movs	r2, #255	; 0xff
 8005b2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	2380      	movs	r3, #128	; 0x80
 8005b38:	045c      	lsls	r4, r3, #17
 8005b3a:	230a      	movs	r3, #10
 8005b3c:	18fb      	adds	r3, r7, r3
 8005b3e:	8819      	ldrh	r1, [r3, #0]
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	4b55      	ldr	r3, [pc, #340]	; (8005c98 <HAL_I2C_Master_Transmit+0x208>)
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	0023      	movs	r3, r4
 8005b48:	f000 fa00 	bl	8005f4c <I2C_TransferConfig>
 8005b4c:	e075      	b.n	8005c3a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b5c:	b2da      	uxtb	r2, r3
 8005b5e:	2380      	movs	r3, #128	; 0x80
 8005b60:	049c      	lsls	r4, r3, #18
 8005b62:	230a      	movs	r3, #10
 8005b64:	18fb      	adds	r3, r7, r3
 8005b66:	8819      	ldrh	r1, [r3, #0]
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	4b4b      	ldr	r3, [pc, #300]	; (8005c98 <HAL_I2C_Master_Transmit+0x208>)
 8005b6c:	9300      	str	r3, [sp, #0]
 8005b6e:	0023      	movs	r3, r4
 8005b70:	f000 f9ec 	bl	8005f4c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005b74:	e061      	b.n	8005c3a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	f000 f8f0 	bl	8005d62 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b82:	1e03      	subs	r3, r0, #0
 8005b84:	d001      	beq.n	8005b8a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e081      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8e:	781a      	ldrb	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d03a      	beq.n	8005c3a <HAL_I2C_Master_Transmit+0x1aa>
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d136      	bne.n	8005c3a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005bcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	0013      	movs	r3, r2
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	2180      	movs	r1, #128	; 0x80
 8005bda:	f000 f883 	bl	8005ce4 <I2C_WaitOnFlagUntilTimeout>
 8005bde:	1e03      	subs	r3, r0, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e053      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	2bff      	cmp	r3, #255	; 0xff
 8005bee:	d911      	bls.n	8005c14 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	22ff      	movs	r2, #255	; 0xff
 8005bf4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	2380      	movs	r3, #128	; 0x80
 8005bfe:	045c      	lsls	r4, r3, #17
 8005c00:	230a      	movs	r3, #10
 8005c02:	18fb      	adds	r3, r7, r3
 8005c04:	8819      	ldrh	r1, [r3, #0]
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	2300      	movs	r3, #0
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	0023      	movs	r3, r4
 8005c0e:	f000 f99d 	bl	8005f4c <I2C_TransferConfig>
 8005c12:	e012      	b.n	8005c3a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	2380      	movs	r3, #128	; 0x80
 8005c26:	049c      	lsls	r4, r3, #18
 8005c28:	230a      	movs	r3, #10
 8005c2a:	18fb      	adds	r3, r7, r3
 8005c2c:	8819      	ldrh	r1, [r3, #0]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	2300      	movs	r3, #0
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	0023      	movs	r3, r4
 8005c36:	f000 f989 	bl	8005f4c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d198      	bne.n	8005b76 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	0018      	movs	r0, r3
 8005c4c:	f000 f8c8 	bl	8005de0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c50:	1e03      	subs	r3, r0, #0
 8005c52:	d001      	beq.n	8005c58 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e01a      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	490c      	ldr	r1, [pc, #48]	; (8005c9c <HAL_I2C_Master_Transmit+0x20c>)
 8005c6c:	400a      	ands	r2, r1
 8005c6e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2241      	movs	r2, #65	; 0x41
 8005c74:	2120      	movs	r1, #32
 8005c76:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2242      	movs	r2, #66	; 0x42
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2240      	movs	r2, #64	; 0x40
 8005c84:	2100      	movs	r1, #0
 8005c86:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	e000      	b.n	8005c8e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005c8c:	2302      	movs	r3, #2
  }
}
 8005c8e:	0018      	movs	r0, r3
 8005c90:	46bd      	mov	sp, r7
 8005c92:	b007      	add	sp, #28
 8005c94:	bd90      	pop	{r4, r7, pc}
 8005c96:	46c0      	nop			; (mov r8, r8)
 8005c98:	80002000 	.word	0x80002000
 8005c9c:	fe00e800 	.word	0xfe00e800

08005ca0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d103      	bne.n	8005cbe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d007      	beq.n	8005cdc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699a      	ldr	r2, [r3, #24]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	619a      	str	r2, [r3, #24]
  }
}
 8005cdc:	46c0      	nop			; (mov r8, r8)
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	b002      	add	sp, #8
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	603b      	str	r3, [r7, #0]
 8005cf0:	1dfb      	adds	r3, r7, #7
 8005cf2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cf4:	e021      	b.n	8005d3a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	d01e      	beq.n	8005d3a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfc:	f7fe fdc0 	bl	8004880 <HAL_GetTick>
 8005d00:	0002      	movs	r2, r0
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d302      	bcc.n	8005d12 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d113      	bne.n	8005d3a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d16:	2220      	movs	r2, #32
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2241      	movs	r2, #65	; 0x41
 8005d22:	2120      	movs	r1, #32
 8005d24:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2242      	movs	r2, #66	; 0x42
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2240      	movs	r2, #64	; 0x40
 8005d32:	2100      	movs	r1, #0
 8005d34:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e00f      	b.n	8005d5a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	4013      	ands	r3, r2
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	425a      	negs	r2, r3
 8005d4a:	4153      	adcs	r3, r2
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	001a      	movs	r2, r3
 8005d50:	1dfb      	adds	r3, r7, #7
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d0ce      	beq.n	8005cf6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	0018      	movs	r0, r3
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	b004      	add	sp, #16
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b084      	sub	sp, #16
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d6e:	e02b      	b.n	8005dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	68b9      	ldr	r1, [r7, #8]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	0018      	movs	r0, r3
 8005d78:	f000 f86e 	bl	8005e58 <I2C_IsAcknowledgeFailed>
 8005d7c:	1e03      	subs	r3, r0, #0
 8005d7e:	d001      	beq.n	8005d84 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e029      	b.n	8005dd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	3301      	adds	r3, #1
 8005d88:	d01e      	beq.n	8005dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d8a:	f7fe fd79 	bl	8004880 <HAL_GetTick>
 8005d8e:	0002      	movs	r2, r0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d302      	bcc.n	8005da0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d113      	bne.n	8005dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da4:	2220      	movs	r2, #32
 8005da6:	431a      	orrs	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2241      	movs	r2, #65	; 0x41
 8005db0:	2120      	movs	r1, #32
 8005db2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2242      	movs	r2, #66	; 0x42
 8005db8:	2100      	movs	r1, #0
 8005dba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2240      	movs	r2, #64	; 0x40
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e007      	b.n	8005dd8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d1cc      	bne.n	8005d70 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	0018      	movs	r0, r3
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	b004      	add	sp, #16
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dec:	e028      	b.n	8005e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	0018      	movs	r0, r3
 8005df6:	f000 f82f 	bl	8005e58 <I2C_IsAcknowledgeFailed>
 8005dfa:	1e03      	subs	r3, r0, #0
 8005dfc:	d001      	beq.n	8005e02 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e026      	b.n	8005e50 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e02:	f7fe fd3d 	bl	8004880 <HAL_GetTick>
 8005e06:	0002      	movs	r2, r0
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d302      	bcc.n	8005e18 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d113      	bne.n	8005e40 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2241      	movs	r2, #65	; 0x41
 8005e28:	2120      	movs	r1, #32
 8005e2a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2242      	movs	r2, #66	; 0x42
 8005e30:	2100      	movs	r1, #0
 8005e32:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2240      	movs	r2, #64	; 0x40
 8005e38:	2100      	movs	r1, #0
 8005e3a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e007      	b.n	8005e50 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	2220      	movs	r2, #32
 8005e48:	4013      	ands	r3, r2
 8005e4a:	2b20      	cmp	r3, #32
 8005e4c:	d1cf      	bne.n	8005dee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	0018      	movs	r0, r3
 8005e52:	46bd      	mov	sp, r7
 8005e54:	b004      	add	sp, #16
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	2210      	movs	r2, #16
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	2b10      	cmp	r3, #16
 8005e70:	d164      	bne.n	8005f3c <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	2380      	movs	r3, #128	; 0x80
 8005e7a:	049b      	lsls	r3, r3, #18
 8005e7c:	401a      	ands	r2, r3
 8005e7e:	2380      	movs	r3, #128	; 0x80
 8005e80:	049b      	lsls	r3, r3, #18
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d02b      	beq.n	8005ede <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2180      	movs	r1, #128	; 0x80
 8005e92:	01c9      	lsls	r1, r1, #7
 8005e94:	430a      	orrs	r2, r1
 8005e96:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e98:	e021      	b.n	8005ede <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	d01e      	beq.n	8005ede <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea0:	f7fe fcee 	bl	8004880 <HAL_GetTick>
 8005ea4:	0002      	movs	r2, r0
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d302      	bcc.n	8005eb6 <I2C_IsAcknowledgeFailed+0x5e>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d113      	bne.n	8005ede <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eba:	2220      	movs	r2, #32
 8005ebc:	431a      	orrs	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2241      	movs	r2, #65	; 0x41
 8005ec6:	2120      	movs	r1, #32
 8005ec8:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2242      	movs	r2, #66	; 0x42
 8005ece:	2100      	movs	r1, #0
 8005ed0:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2240      	movs	r2, #64	; 0x40
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e02f      	b.n	8005f3e <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d1d6      	bne.n	8005e9a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2210      	movs	r2, #16
 8005ef2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2220      	movs	r2, #32
 8005efa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	0018      	movs	r0, r3
 8005f00:	f7ff fece 	bl	8005ca0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	490e      	ldr	r1, [pc, #56]	; (8005f48 <I2C_IsAcknowledgeFailed+0xf0>)
 8005f10:	400a      	ands	r2, r1
 8005f12:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f18:	2204      	movs	r2, #4
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2241      	movs	r2, #65	; 0x41
 8005f24:	2120      	movs	r1, #32
 8005f26:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2242      	movs	r2, #66	; 0x42
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2240      	movs	r2, #64	; 0x40
 8005f34:	2100      	movs	r1, #0
 8005f36:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e000      	b.n	8005f3e <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b004      	add	sp, #16
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	fe00e800 	.word	0xfe00e800

08005f4c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005f4c:	b590      	push	{r4, r7, lr}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	0008      	movs	r0, r1
 8005f56:	0011      	movs	r1, r2
 8005f58:	607b      	str	r3, [r7, #4]
 8005f5a:	240a      	movs	r4, #10
 8005f5c:	193b      	adds	r3, r7, r4
 8005f5e:	1c02      	adds	r2, r0, #0
 8005f60:	801a      	strh	r2, [r3, #0]
 8005f62:	2009      	movs	r0, #9
 8005f64:	183b      	adds	r3, r7, r0
 8005f66:	1c0a      	adds	r2, r1, #0
 8005f68:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	6a3a      	ldr	r2, [r7, #32]
 8005f72:	0d51      	lsrs	r1, r2, #21
 8005f74:	2280      	movs	r2, #128	; 0x80
 8005f76:	00d2      	lsls	r2, r2, #3
 8005f78:	400a      	ands	r2, r1
 8005f7a:	490e      	ldr	r1, [pc, #56]	; (8005fb4 <I2C_TransferConfig+0x68>)
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	43d2      	mvns	r2, r2
 8005f80:	401a      	ands	r2, r3
 8005f82:	0011      	movs	r1, r2
 8005f84:	193b      	adds	r3, r7, r4
 8005f86:	881b      	ldrh	r3, [r3, #0]
 8005f88:	059b      	lsls	r3, r3, #22
 8005f8a:	0d9a      	lsrs	r2, r3, #22
 8005f8c:	183b      	adds	r3, r7, r0
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	0418      	lsls	r0, r3, #16
 8005f92:	23ff      	movs	r3, #255	; 0xff
 8005f94:	041b      	lsls	r3, r3, #16
 8005f96:	4003      	ands	r3, r0
 8005f98:	431a      	orrs	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	431a      	orrs	r2, r3
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	431a      	orrs	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b005      	add	sp, #20
 8005fb0:	bd90      	pop	{r4, r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	03ff63ff 	.word	0x03ff63ff

08005fb8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2241      	movs	r2, #65	; 0x41
 8005fc6:	5c9b      	ldrb	r3, [r3, r2]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b20      	cmp	r3, #32
 8005fcc:	d138      	bne.n	8006040 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2240      	movs	r2, #64	; 0x40
 8005fd2:	5c9b      	ldrb	r3, [r3, r2]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d101      	bne.n	8005fdc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e032      	b.n	8006042 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2240      	movs	r2, #64	; 0x40
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2241      	movs	r2, #65	; 0x41
 8005fe8:	2124      	movs	r1, #36	; 0x24
 8005fea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2101      	movs	r1, #1
 8005ff8:	438a      	bics	r2, r1
 8005ffa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4911      	ldr	r1, [pc, #68]	; (800604c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006008:	400a      	ands	r2, r1
 800600a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6819      	ldr	r1, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	430a      	orrs	r2, r1
 800601a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2101      	movs	r1, #1
 8006028:	430a      	orrs	r2, r1
 800602a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2241      	movs	r2, #65	; 0x41
 8006030:	2120      	movs	r1, #32
 8006032:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2240      	movs	r2, #64	; 0x40
 8006038:	2100      	movs	r1, #0
 800603a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800603c:	2300      	movs	r3, #0
 800603e:	e000      	b.n	8006042 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006040:	2302      	movs	r3, #2
  }
}
 8006042:	0018      	movs	r0, r3
 8006044:	46bd      	mov	sp, r7
 8006046:	b002      	add	sp, #8
 8006048:	bd80      	pop	{r7, pc}
 800604a:	46c0      	nop			; (mov r8, r8)
 800604c:	ffffefff 	.word	0xffffefff

08006050 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2241      	movs	r2, #65	; 0x41
 800605e:	5c9b      	ldrb	r3, [r3, r2]
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b20      	cmp	r3, #32
 8006064:	d139      	bne.n	80060da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2240      	movs	r2, #64	; 0x40
 800606a:	5c9b      	ldrb	r3, [r3, r2]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d101      	bne.n	8006074 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006070:	2302      	movs	r3, #2
 8006072:	e033      	b.n	80060dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2240      	movs	r2, #64	; 0x40
 8006078:	2101      	movs	r1, #1
 800607a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2241      	movs	r2, #65	; 0x41
 8006080:	2124      	movs	r1, #36	; 0x24
 8006082:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2101      	movs	r1, #1
 8006090:	438a      	bics	r2, r1
 8006092:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4a11      	ldr	r2, [pc, #68]	; (80060e4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2101      	movs	r1, #1
 80060c2:	430a      	orrs	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2241      	movs	r2, #65	; 0x41
 80060ca:	2120      	movs	r1, #32
 80060cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2240      	movs	r2, #64	; 0x40
 80060d2:	2100      	movs	r1, #0
 80060d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80060d6:	2300      	movs	r3, #0
 80060d8:	e000      	b.n	80060dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80060da:	2302      	movs	r3, #2
  }
}
 80060dc:	0018      	movs	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	b004      	add	sp, #16
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	fffff0ff 	.word	0xfffff0ff

080060e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e305      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2201      	movs	r2, #1
 8006100:	4013      	ands	r3, r2
 8006102:	d100      	bne.n	8006106 <HAL_RCC_OscConfig+0x1e>
 8006104:	e08d      	b.n	8006222 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006106:	4bc5      	ldr	r3, [pc, #788]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	220c      	movs	r2, #12
 800610c:	4013      	ands	r3, r2
 800610e:	2b04      	cmp	r3, #4
 8006110:	d00e      	beq.n	8006130 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006112:	4bc2      	ldr	r3, [pc, #776]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	220c      	movs	r2, #12
 8006118:	4013      	ands	r3, r2
 800611a:	2b08      	cmp	r3, #8
 800611c:	d116      	bne.n	800614c <HAL_RCC_OscConfig+0x64>
 800611e:	4bbf      	ldr	r3, [pc, #764]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	23c0      	movs	r3, #192	; 0xc0
 8006124:	025b      	lsls	r3, r3, #9
 8006126:	401a      	ands	r2, r3
 8006128:	2380      	movs	r3, #128	; 0x80
 800612a:	025b      	lsls	r3, r3, #9
 800612c:	429a      	cmp	r2, r3
 800612e:	d10d      	bne.n	800614c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006130:	4bba      	ldr	r3, [pc, #744]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	2380      	movs	r3, #128	; 0x80
 8006136:	029b      	lsls	r3, r3, #10
 8006138:	4013      	ands	r3, r2
 800613a:	d100      	bne.n	800613e <HAL_RCC_OscConfig+0x56>
 800613c:	e070      	b.n	8006220 <HAL_RCC_OscConfig+0x138>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d000      	beq.n	8006148 <HAL_RCC_OscConfig+0x60>
 8006146:	e06b      	b.n	8006220 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e2dc      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d107      	bne.n	8006164 <HAL_RCC_OscConfig+0x7c>
 8006154:	4bb1      	ldr	r3, [pc, #708]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	4bb0      	ldr	r3, [pc, #704]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800615a:	2180      	movs	r1, #128	; 0x80
 800615c:	0249      	lsls	r1, r1, #9
 800615e:	430a      	orrs	r2, r1
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	e02f      	b.n	80061c4 <HAL_RCC_OscConfig+0xdc>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10c      	bne.n	8006186 <HAL_RCC_OscConfig+0x9e>
 800616c:	4bab      	ldr	r3, [pc, #684]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	4baa      	ldr	r3, [pc, #680]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006172:	49ab      	ldr	r1, [pc, #684]	; (8006420 <HAL_RCC_OscConfig+0x338>)
 8006174:	400a      	ands	r2, r1
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	4ba8      	ldr	r3, [pc, #672]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4ba7      	ldr	r3, [pc, #668]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800617e:	49a9      	ldr	r1, [pc, #676]	; (8006424 <HAL_RCC_OscConfig+0x33c>)
 8006180:	400a      	ands	r2, r1
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	e01e      	b.n	80061c4 <HAL_RCC_OscConfig+0xdc>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2b05      	cmp	r3, #5
 800618c:	d10e      	bne.n	80061ac <HAL_RCC_OscConfig+0xc4>
 800618e:	4ba3      	ldr	r3, [pc, #652]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	4ba2      	ldr	r3, [pc, #648]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006194:	2180      	movs	r1, #128	; 0x80
 8006196:	02c9      	lsls	r1, r1, #11
 8006198:	430a      	orrs	r2, r1
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	4b9f      	ldr	r3, [pc, #636]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	4b9e      	ldr	r3, [pc, #632]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061a2:	2180      	movs	r1, #128	; 0x80
 80061a4:	0249      	lsls	r1, r1, #9
 80061a6:	430a      	orrs	r2, r1
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	e00b      	b.n	80061c4 <HAL_RCC_OscConfig+0xdc>
 80061ac:	4b9b      	ldr	r3, [pc, #620]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	4b9a      	ldr	r3, [pc, #616]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061b2:	499b      	ldr	r1, [pc, #620]	; (8006420 <HAL_RCC_OscConfig+0x338>)
 80061b4:	400a      	ands	r2, r1
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	4b98      	ldr	r3, [pc, #608]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	4b97      	ldr	r3, [pc, #604]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061be:	4999      	ldr	r1, [pc, #612]	; (8006424 <HAL_RCC_OscConfig+0x33c>)
 80061c0:	400a      	ands	r2, r1
 80061c2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d014      	beq.n	80061f6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061cc:	f7fe fb58 	bl	8004880 <HAL_GetTick>
 80061d0:	0003      	movs	r3, r0
 80061d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d4:	e008      	b.n	80061e8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061d6:	f7fe fb53 	bl	8004880 <HAL_GetTick>
 80061da:	0002      	movs	r2, r0
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b64      	cmp	r3, #100	; 0x64
 80061e2:	d901      	bls.n	80061e8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e28e      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061e8:	4b8c      	ldr	r3, [pc, #560]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	029b      	lsls	r3, r3, #10
 80061f0:	4013      	ands	r3, r2
 80061f2:	d0f0      	beq.n	80061d6 <HAL_RCC_OscConfig+0xee>
 80061f4:	e015      	b.n	8006222 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f6:	f7fe fb43 	bl	8004880 <HAL_GetTick>
 80061fa:	0003      	movs	r3, r0
 80061fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061fe:	e008      	b.n	8006212 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006200:	f7fe fb3e 	bl	8004880 <HAL_GetTick>
 8006204:	0002      	movs	r2, r0
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b64      	cmp	r3, #100	; 0x64
 800620c:	d901      	bls.n	8006212 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e279      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006212:	4b82      	ldr	r3, [pc, #520]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	2380      	movs	r3, #128	; 0x80
 8006218:	029b      	lsls	r3, r3, #10
 800621a:	4013      	ands	r3, r2
 800621c:	d1f0      	bne.n	8006200 <HAL_RCC_OscConfig+0x118>
 800621e:	e000      	b.n	8006222 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006220:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2202      	movs	r2, #2
 8006228:	4013      	ands	r3, r2
 800622a:	d100      	bne.n	800622e <HAL_RCC_OscConfig+0x146>
 800622c:	e06c      	b.n	8006308 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800622e:	4b7b      	ldr	r3, [pc, #492]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	220c      	movs	r2, #12
 8006234:	4013      	ands	r3, r2
 8006236:	d00e      	beq.n	8006256 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006238:	4b78      	ldr	r3, [pc, #480]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	220c      	movs	r2, #12
 800623e:	4013      	ands	r3, r2
 8006240:	2b08      	cmp	r3, #8
 8006242:	d11f      	bne.n	8006284 <HAL_RCC_OscConfig+0x19c>
 8006244:	4b75      	ldr	r3, [pc, #468]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006246:	685a      	ldr	r2, [r3, #4]
 8006248:	23c0      	movs	r3, #192	; 0xc0
 800624a:	025b      	lsls	r3, r3, #9
 800624c:	401a      	ands	r2, r3
 800624e:	2380      	movs	r3, #128	; 0x80
 8006250:	021b      	lsls	r3, r3, #8
 8006252:	429a      	cmp	r2, r3
 8006254:	d116      	bne.n	8006284 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006256:	4b71      	ldr	r3, [pc, #452]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2202      	movs	r2, #2
 800625c:	4013      	ands	r3, r2
 800625e:	d005      	beq.n	800626c <HAL_RCC_OscConfig+0x184>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d001      	beq.n	800626c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e24c      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800626c:	4b6b      	ldr	r3, [pc, #428]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	22f8      	movs	r2, #248	; 0xf8
 8006272:	4393      	bics	r3, r2
 8006274:	0019      	movs	r1, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	00da      	lsls	r2, r3, #3
 800627c:	4b67      	ldr	r3, [pc, #412]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800627e:	430a      	orrs	r2, r1
 8006280:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006282:	e041      	b.n	8006308 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d024      	beq.n	80062d6 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800628c:	4b63      	ldr	r3, [pc, #396]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	4b62      	ldr	r3, [pc, #392]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006292:	2101      	movs	r1, #1
 8006294:	430a      	orrs	r2, r1
 8006296:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006298:	f7fe faf2 	bl	8004880 <HAL_GetTick>
 800629c:	0003      	movs	r3, r0
 800629e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062a0:	e008      	b.n	80062b4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062a2:	f7fe faed 	bl	8004880 <HAL_GetTick>
 80062a6:	0002      	movs	r2, r0
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d901      	bls.n	80062b4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e228      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062b4:	4b59      	ldr	r3, [pc, #356]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2202      	movs	r2, #2
 80062ba:	4013      	ands	r3, r2
 80062bc:	d0f1      	beq.n	80062a2 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062be:	4b57      	ldr	r3, [pc, #348]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	22f8      	movs	r2, #248	; 0xf8
 80062c4:	4393      	bics	r3, r2
 80062c6:	0019      	movs	r1, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	00da      	lsls	r2, r3, #3
 80062ce:	4b53      	ldr	r3, [pc, #332]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80062d0:	430a      	orrs	r2, r1
 80062d2:	601a      	str	r2, [r3, #0]
 80062d4:	e018      	b.n	8006308 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062d6:	4b51      	ldr	r3, [pc, #324]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	4b50      	ldr	r3, [pc, #320]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80062dc:	2101      	movs	r1, #1
 80062de:	438a      	bics	r2, r1
 80062e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062e2:	f7fe facd 	bl	8004880 <HAL_GetTick>
 80062e6:	0003      	movs	r3, r0
 80062e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062ea:	e008      	b.n	80062fe <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062ec:	f7fe fac8 	bl	8004880 <HAL_GetTick>
 80062f0:	0002      	movs	r2, r0
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e203      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062fe:	4b47      	ldr	r3, [pc, #284]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2202      	movs	r2, #2
 8006304:	4013      	ands	r3, r2
 8006306:	d1f1      	bne.n	80062ec <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2208      	movs	r2, #8
 800630e:	4013      	ands	r3, r2
 8006310:	d036      	beq.n	8006380 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d019      	beq.n	800634e <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800631a:	4b40      	ldr	r3, [pc, #256]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800631c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800631e:	4b3f      	ldr	r3, [pc, #252]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006320:	2101      	movs	r1, #1
 8006322:	430a      	orrs	r2, r1
 8006324:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006326:	f7fe faab 	bl	8004880 <HAL_GetTick>
 800632a:	0003      	movs	r3, r0
 800632c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006330:	f7fe faa6 	bl	8004880 <HAL_GetTick>
 8006334:	0002      	movs	r2, r0
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e1e1      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006342:	4b36      	ldr	r3, [pc, #216]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	2202      	movs	r2, #2
 8006348:	4013      	ands	r3, r2
 800634a:	d0f1      	beq.n	8006330 <HAL_RCC_OscConfig+0x248>
 800634c:	e018      	b.n	8006380 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800634e:	4b33      	ldr	r3, [pc, #204]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006350:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006352:	4b32      	ldr	r3, [pc, #200]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006354:	2101      	movs	r1, #1
 8006356:	438a      	bics	r2, r1
 8006358:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800635a:	f7fe fa91 	bl	8004880 <HAL_GetTick>
 800635e:	0003      	movs	r3, r0
 8006360:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006362:	e008      	b.n	8006376 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006364:	f7fe fa8c 	bl	8004880 <HAL_GetTick>
 8006368:	0002      	movs	r2, r0
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e1c7      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006376:	4b29      	ldr	r3, [pc, #164]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637a:	2202      	movs	r2, #2
 800637c:	4013      	ands	r3, r2
 800637e:	d1f1      	bne.n	8006364 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2204      	movs	r2, #4
 8006386:	4013      	ands	r3, r2
 8006388:	d100      	bne.n	800638c <HAL_RCC_OscConfig+0x2a4>
 800638a:	e0b5      	b.n	80064f8 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 800638c:	201f      	movs	r0, #31
 800638e:	183b      	adds	r3, r7, r0
 8006390:	2200      	movs	r2, #0
 8006392:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006394:	4b21      	ldr	r3, [pc, #132]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006396:	69da      	ldr	r2, [r3, #28]
 8006398:	2380      	movs	r3, #128	; 0x80
 800639a:	055b      	lsls	r3, r3, #21
 800639c:	4013      	ands	r3, r2
 800639e:	d110      	bne.n	80063c2 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063a0:	4b1e      	ldr	r3, [pc, #120]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80063a2:	69da      	ldr	r2, [r3, #28]
 80063a4:	4b1d      	ldr	r3, [pc, #116]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80063a6:	2180      	movs	r1, #128	; 0x80
 80063a8:	0549      	lsls	r1, r1, #21
 80063aa:	430a      	orrs	r2, r1
 80063ac:	61da      	str	r2, [r3, #28]
 80063ae:	4b1b      	ldr	r3, [pc, #108]	; (800641c <HAL_RCC_OscConfig+0x334>)
 80063b0:	69da      	ldr	r2, [r3, #28]
 80063b2:	2380      	movs	r3, #128	; 0x80
 80063b4:	055b      	lsls	r3, r3, #21
 80063b6:	4013      	ands	r3, r2
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80063bc:	183b      	adds	r3, r7, r0
 80063be:	2201      	movs	r2, #1
 80063c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063c2:	4b19      	ldr	r3, [pc, #100]	; (8006428 <HAL_RCC_OscConfig+0x340>)
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	2380      	movs	r3, #128	; 0x80
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	4013      	ands	r3, r2
 80063cc:	d11a      	bne.n	8006404 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063ce:	4b16      	ldr	r3, [pc, #88]	; (8006428 <HAL_RCC_OscConfig+0x340>)
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	4b15      	ldr	r3, [pc, #84]	; (8006428 <HAL_RCC_OscConfig+0x340>)
 80063d4:	2180      	movs	r1, #128	; 0x80
 80063d6:	0049      	lsls	r1, r1, #1
 80063d8:	430a      	orrs	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063dc:	f7fe fa50 	bl	8004880 <HAL_GetTick>
 80063e0:	0003      	movs	r3, r0
 80063e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063e6:	f7fe fa4b 	bl	8004880 <HAL_GetTick>
 80063ea:	0002      	movs	r2, r0
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b64      	cmp	r3, #100	; 0x64
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e186      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f8:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <HAL_RCC_OscConfig+0x340>)
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	2380      	movs	r3, #128	; 0x80
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	4013      	ands	r3, r2
 8006402:	d0f0      	beq.n	80063e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d10f      	bne.n	800642c <HAL_RCC_OscConfig+0x344>
 800640c:	4b03      	ldr	r3, [pc, #12]	; (800641c <HAL_RCC_OscConfig+0x334>)
 800640e:	6a1a      	ldr	r2, [r3, #32]
 8006410:	4b02      	ldr	r3, [pc, #8]	; (800641c <HAL_RCC_OscConfig+0x334>)
 8006412:	2101      	movs	r1, #1
 8006414:	430a      	orrs	r2, r1
 8006416:	621a      	str	r2, [r3, #32]
 8006418:	e036      	b.n	8006488 <HAL_RCC_OscConfig+0x3a0>
 800641a:	46c0      	nop			; (mov r8, r8)
 800641c:	40021000 	.word	0x40021000
 8006420:	fffeffff 	.word	0xfffeffff
 8006424:	fffbffff 	.word	0xfffbffff
 8006428:	40007000 	.word	0x40007000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10c      	bne.n	800644e <HAL_RCC_OscConfig+0x366>
 8006434:	4bb6      	ldr	r3, [pc, #728]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006436:	6a1a      	ldr	r2, [r3, #32]
 8006438:	4bb5      	ldr	r3, [pc, #724]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800643a:	2101      	movs	r1, #1
 800643c:	438a      	bics	r2, r1
 800643e:	621a      	str	r2, [r3, #32]
 8006440:	4bb3      	ldr	r3, [pc, #716]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006442:	6a1a      	ldr	r2, [r3, #32]
 8006444:	4bb2      	ldr	r3, [pc, #712]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006446:	2104      	movs	r1, #4
 8006448:	438a      	bics	r2, r1
 800644a:	621a      	str	r2, [r3, #32]
 800644c:	e01c      	b.n	8006488 <HAL_RCC_OscConfig+0x3a0>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	2b05      	cmp	r3, #5
 8006454:	d10c      	bne.n	8006470 <HAL_RCC_OscConfig+0x388>
 8006456:	4bae      	ldr	r3, [pc, #696]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006458:	6a1a      	ldr	r2, [r3, #32]
 800645a:	4bad      	ldr	r3, [pc, #692]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800645c:	2104      	movs	r1, #4
 800645e:	430a      	orrs	r2, r1
 8006460:	621a      	str	r2, [r3, #32]
 8006462:	4bab      	ldr	r3, [pc, #684]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006464:	6a1a      	ldr	r2, [r3, #32]
 8006466:	4baa      	ldr	r3, [pc, #680]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006468:	2101      	movs	r1, #1
 800646a:	430a      	orrs	r2, r1
 800646c:	621a      	str	r2, [r3, #32]
 800646e:	e00b      	b.n	8006488 <HAL_RCC_OscConfig+0x3a0>
 8006470:	4ba7      	ldr	r3, [pc, #668]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006472:	6a1a      	ldr	r2, [r3, #32]
 8006474:	4ba6      	ldr	r3, [pc, #664]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006476:	2101      	movs	r1, #1
 8006478:	438a      	bics	r2, r1
 800647a:	621a      	str	r2, [r3, #32]
 800647c:	4ba4      	ldr	r3, [pc, #656]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800647e:	6a1a      	ldr	r2, [r3, #32]
 8006480:	4ba3      	ldr	r3, [pc, #652]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006482:	2104      	movs	r1, #4
 8006484:	438a      	bics	r2, r1
 8006486:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d014      	beq.n	80064ba <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006490:	f7fe f9f6 	bl	8004880 <HAL_GetTick>
 8006494:	0003      	movs	r3, r0
 8006496:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006498:	e009      	b.n	80064ae <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800649a:	f7fe f9f1 	bl	8004880 <HAL_GetTick>
 800649e:	0002      	movs	r2, r0
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	4a9b      	ldr	r2, [pc, #620]	; (8006714 <HAL_RCC_OscConfig+0x62c>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d901      	bls.n	80064ae <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e12b      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064ae:	4b98      	ldr	r3, [pc, #608]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	2202      	movs	r2, #2
 80064b4:	4013      	ands	r3, r2
 80064b6:	d0f0      	beq.n	800649a <HAL_RCC_OscConfig+0x3b2>
 80064b8:	e013      	b.n	80064e2 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ba:	f7fe f9e1 	bl	8004880 <HAL_GetTick>
 80064be:	0003      	movs	r3, r0
 80064c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064c2:	e009      	b.n	80064d8 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064c4:	f7fe f9dc 	bl	8004880 <HAL_GetTick>
 80064c8:	0002      	movs	r2, r0
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	4a91      	ldr	r2, [pc, #580]	; (8006714 <HAL_RCC_OscConfig+0x62c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d901      	bls.n	80064d8 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e116      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064d8:	4b8d      	ldr	r3, [pc, #564]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	2202      	movs	r2, #2
 80064de:	4013      	ands	r3, r2
 80064e0:	d1f0      	bne.n	80064c4 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80064e2:	231f      	movs	r3, #31
 80064e4:	18fb      	adds	r3, r7, r3
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d105      	bne.n	80064f8 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064ec:	4b88      	ldr	r3, [pc, #544]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80064ee:	69da      	ldr	r2, [r3, #28]
 80064f0:	4b87      	ldr	r3, [pc, #540]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80064f2:	4989      	ldr	r1, [pc, #548]	; (8006718 <HAL_RCC_OscConfig+0x630>)
 80064f4:	400a      	ands	r2, r1
 80064f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2210      	movs	r2, #16
 80064fe:	4013      	ands	r3, r2
 8006500:	d063      	beq.n	80065ca <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d12a      	bne.n	8006560 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800650a:	4b81      	ldr	r3, [pc, #516]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800650c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800650e:	4b80      	ldr	r3, [pc, #512]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006510:	2104      	movs	r1, #4
 8006512:	430a      	orrs	r2, r1
 8006514:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006516:	4b7e      	ldr	r3, [pc, #504]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006518:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800651a:	4b7d      	ldr	r3, [pc, #500]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800651c:	2101      	movs	r1, #1
 800651e:	430a      	orrs	r2, r1
 8006520:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006522:	f7fe f9ad 	bl	8004880 <HAL_GetTick>
 8006526:	0003      	movs	r3, r0
 8006528:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800652a:	e008      	b.n	800653e <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800652c:	f7fe f9a8 	bl	8004880 <HAL_GetTick>
 8006530:	0002      	movs	r2, r0
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	2b02      	cmp	r3, #2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0e3      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800653e:	4b74      	ldr	r3, [pc, #464]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006542:	2202      	movs	r2, #2
 8006544:	4013      	ands	r3, r2
 8006546:	d0f1      	beq.n	800652c <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006548:	4b71      	ldr	r3, [pc, #452]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800654a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800654c:	22f8      	movs	r2, #248	; 0xf8
 800654e:	4393      	bics	r3, r2
 8006550:	0019      	movs	r1, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	699b      	ldr	r3, [r3, #24]
 8006556:	00da      	lsls	r2, r3, #3
 8006558:	4b6d      	ldr	r3, [pc, #436]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800655a:	430a      	orrs	r2, r1
 800655c:	635a      	str	r2, [r3, #52]	; 0x34
 800655e:	e034      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	3305      	adds	r3, #5
 8006566:	d111      	bne.n	800658c <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006568:	4b69      	ldr	r3, [pc, #420]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800656a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800656c:	4b68      	ldr	r3, [pc, #416]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800656e:	2104      	movs	r1, #4
 8006570:	438a      	bics	r2, r1
 8006572:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006574:	4b66      	ldr	r3, [pc, #408]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006578:	22f8      	movs	r2, #248	; 0xf8
 800657a:	4393      	bics	r3, r2
 800657c:	0019      	movs	r1, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	00da      	lsls	r2, r3, #3
 8006584:	4b62      	ldr	r3, [pc, #392]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006586:	430a      	orrs	r2, r1
 8006588:	635a      	str	r2, [r3, #52]	; 0x34
 800658a:	e01e      	b.n	80065ca <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800658c:	4b60      	ldr	r3, [pc, #384]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800658e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006590:	4b5f      	ldr	r3, [pc, #380]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006592:	2104      	movs	r1, #4
 8006594:	430a      	orrs	r2, r1
 8006596:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006598:	4b5d      	ldr	r3, [pc, #372]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800659a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800659c:	4b5c      	ldr	r3, [pc, #368]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800659e:	2101      	movs	r1, #1
 80065a0:	438a      	bics	r2, r1
 80065a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065a4:	f7fe f96c 	bl	8004880 <HAL_GetTick>
 80065a8:	0003      	movs	r3, r0
 80065aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80065ac:	e008      	b.n	80065c0 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80065ae:	f7fe f967 	bl	8004880 <HAL_GetTick>
 80065b2:	0002      	movs	r2, r0
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d901      	bls.n	80065c0 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e0a2      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80065c0:	4b53      	ldr	r3, [pc, #332]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80065c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c4:	2202      	movs	r2, #2
 80065c6:	4013      	ands	r3, r2
 80065c8:	d1f1      	bne.n	80065ae <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d100      	bne.n	80065d4 <HAL_RCC_OscConfig+0x4ec>
 80065d2:	e097      	b.n	8006704 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065d4:	4b4e      	ldr	r3, [pc, #312]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	220c      	movs	r2, #12
 80065da:	4013      	ands	r3, r2
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d100      	bne.n	80065e2 <HAL_RCC_OscConfig+0x4fa>
 80065e0:	e06b      	b.n	80066ba <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d14c      	bne.n	8006684 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ea:	4b49      	ldr	r3, [pc, #292]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	4b48      	ldr	r3, [pc, #288]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80065f0:	494a      	ldr	r1, [pc, #296]	; (800671c <HAL_RCC_OscConfig+0x634>)
 80065f2:	400a      	ands	r2, r1
 80065f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f6:	f7fe f943 	bl	8004880 <HAL_GetTick>
 80065fa:	0003      	movs	r3, r0
 80065fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065fe:	e008      	b.n	8006612 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006600:	f7fe f93e 	bl	8004880 <HAL_GetTick>
 8006604:	0002      	movs	r2, r0
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e079      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006612:	4b3f      	ldr	r3, [pc, #252]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	2380      	movs	r3, #128	; 0x80
 8006618:	049b      	lsls	r3, r3, #18
 800661a:	4013      	ands	r3, r2
 800661c:	d1f0      	bne.n	8006600 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800661e:	4b3c      	ldr	r3, [pc, #240]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006622:	220f      	movs	r2, #15
 8006624:	4393      	bics	r3, r2
 8006626:	0019      	movs	r1, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800662c:	4b38      	ldr	r3, [pc, #224]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800662e:	430a      	orrs	r2, r1
 8006630:	62da      	str	r2, [r3, #44]	; 0x2c
 8006632:	4b37      	ldr	r3, [pc, #220]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	4a3a      	ldr	r2, [pc, #232]	; (8006720 <HAL_RCC_OscConfig+0x638>)
 8006638:	4013      	ands	r3, r2
 800663a:	0019      	movs	r1, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	431a      	orrs	r2, r3
 8006646:	4b32      	ldr	r3, [pc, #200]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006648:	430a      	orrs	r2, r1
 800664a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800664c:	4b30      	ldr	r3, [pc, #192]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	4b2f      	ldr	r3, [pc, #188]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006652:	2180      	movs	r1, #128	; 0x80
 8006654:	0449      	lsls	r1, r1, #17
 8006656:	430a      	orrs	r2, r1
 8006658:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800665a:	f7fe f911 	bl	8004880 <HAL_GetTick>
 800665e:	0003      	movs	r3, r0
 8006660:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006662:	e008      	b.n	8006676 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006664:	f7fe f90c 	bl	8004880 <HAL_GetTick>
 8006668:	0002      	movs	r2, r0
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d901      	bls.n	8006676 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e047      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006676:	4b26      	ldr	r3, [pc, #152]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	2380      	movs	r3, #128	; 0x80
 800667c:	049b      	lsls	r3, r3, #18
 800667e:	4013      	ands	r3, r2
 8006680:	d0f0      	beq.n	8006664 <HAL_RCC_OscConfig+0x57c>
 8006682:	e03f      	b.n	8006704 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006684:	4b22      	ldr	r3, [pc, #136]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	4b21      	ldr	r3, [pc, #132]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 800668a:	4924      	ldr	r1, [pc, #144]	; (800671c <HAL_RCC_OscConfig+0x634>)
 800668c:	400a      	ands	r2, r1
 800668e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006690:	f7fe f8f6 	bl	8004880 <HAL_GetTick>
 8006694:	0003      	movs	r3, r0
 8006696:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006698:	e008      	b.n	80066ac <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800669a:	f7fe f8f1 	bl	8004880 <HAL_GetTick>
 800669e:	0002      	movs	r2, r0
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d901      	bls.n	80066ac <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e02c      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066ac:	4b18      	ldr	r3, [pc, #96]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	2380      	movs	r3, #128	; 0x80
 80066b2:	049b      	lsls	r3, r3, #18
 80066b4:	4013      	ands	r3, r2
 80066b6:	d1f0      	bne.n	800669a <HAL_RCC_OscConfig+0x5b2>
 80066b8:	e024      	b.n	8006704 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d101      	bne.n	80066c6 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e01f      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80066c6:	4b12      	ldr	r3, [pc, #72]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80066cc:	4b10      	ldr	r3, [pc, #64]	; (8006710 <HAL_RCC_OscConfig+0x628>)
 80066ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	23c0      	movs	r3, #192	; 0xc0
 80066d6:	025b      	lsls	r3, r3, #9
 80066d8:	401a      	ands	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	429a      	cmp	r2, r3
 80066e0:	d10e      	bne.n	8006700 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	220f      	movs	r2, #15
 80066e6:	401a      	ands	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d107      	bne.n	8006700 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	23f0      	movs	r3, #240	; 0xf0
 80066f4:	039b      	lsls	r3, r3, #14
 80066f6:	401a      	ands	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d001      	beq.n	8006704 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e000      	b.n	8006706 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	0018      	movs	r0, r3
 8006708:	46bd      	mov	sp, r7
 800670a:	b008      	add	sp, #32
 800670c:	bd80      	pop	{r7, pc}
 800670e:	46c0      	nop			; (mov r8, r8)
 8006710:	40021000 	.word	0x40021000
 8006714:	00001388 	.word	0x00001388
 8006718:	efffffff 	.word	0xefffffff
 800671c:	feffffff 	.word	0xfeffffff
 8006720:	ffc27fff 	.word	0xffc27fff

08006724 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d101      	bne.n	8006738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e0b3      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006738:	4b5b      	ldr	r3, [pc, #364]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2201      	movs	r2, #1
 800673e:	4013      	ands	r3, r2
 8006740:	683a      	ldr	r2, [r7, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d911      	bls.n	800676a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006746:	4b58      	ldr	r3, [pc, #352]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2201      	movs	r2, #1
 800674c:	4393      	bics	r3, r2
 800674e:	0019      	movs	r1, r3
 8006750:	4b55      	ldr	r3, [pc, #340]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 8006752:	683a      	ldr	r2, [r7, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006758:	4b53      	ldr	r3, [pc, #332]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2201      	movs	r2, #1
 800675e:	4013      	ands	r3, r2
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d001      	beq.n	800676a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e09a      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2202      	movs	r2, #2
 8006770:	4013      	ands	r3, r2
 8006772:	d015      	beq.n	80067a0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2204      	movs	r2, #4
 800677a:	4013      	ands	r3, r2
 800677c:	d006      	beq.n	800678c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800677e:	4b4b      	ldr	r3, [pc, #300]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	4b4a      	ldr	r3, [pc, #296]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 8006784:	21e0      	movs	r1, #224	; 0xe0
 8006786:	00c9      	lsls	r1, r1, #3
 8006788:	430a      	orrs	r2, r1
 800678a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800678c:	4b47      	ldr	r3, [pc, #284]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	22f0      	movs	r2, #240	; 0xf0
 8006792:	4393      	bics	r3, r2
 8006794:	0019      	movs	r1, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	4b44      	ldr	r3, [pc, #272]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 800679c:	430a      	orrs	r2, r1
 800679e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2201      	movs	r2, #1
 80067a6:	4013      	ands	r3, r2
 80067a8:	d040      	beq.n	800682c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d107      	bne.n	80067c2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067b2:	4b3e      	ldr	r3, [pc, #248]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	2380      	movs	r3, #128	; 0x80
 80067b8:	029b      	lsls	r3, r3, #10
 80067ba:	4013      	ands	r3, r2
 80067bc:	d114      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e06e      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d107      	bne.n	80067da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ca:	4b38      	ldr	r3, [pc, #224]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	2380      	movs	r3, #128	; 0x80
 80067d0:	049b      	lsls	r3, r3, #18
 80067d2:	4013      	ands	r3, r2
 80067d4:	d108      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e062      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067da:	4b34      	ldr	r3, [pc, #208]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2202      	movs	r2, #2
 80067e0:	4013      	ands	r3, r2
 80067e2:	d101      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e05b      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067e8:	4b30      	ldr	r3, [pc, #192]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	2203      	movs	r2, #3
 80067ee:	4393      	bics	r3, r2
 80067f0:	0019      	movs	r1, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	4b2d      	ldr	r3, [pc, #180]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 80067f8:	430a      	orrs	r2, r1
 80067fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067fc:	f7fe f840 	bl	8004880 <HAL_GetTick>
 8006800:	0003      	movs	r3, r0
 8006802:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006804:	e009      	b.n	800681a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006806:	f7fe f83b 	bl	8004880 <HAL_GetTick>
 800680a:	0002      	movs	r2, r0
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	4a27      	ldr	r2, [pc, #156]	; (80068b0 <HAL_RCC_ClockConfig+0x18c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d901      	bls.n	800681a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e042      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800681a:	4b24      	ldr	r3, [pc, #144]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	220c      	movs	r2, #12
 8006820:	401a      	ands	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	429a      	cmp	r2, r3
 800682a:	d1ec      	bne.n	8006806 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800682c:	4b1e      	ldr	r3, [pc, #120]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2201      	movs	r2, #1
 8006832:	4013      	ands	r3, r2
 8006834:	683a      	ldr	r2, [r7, #0]
 8006836:	429a      	cmp	r2, r3
 8006838:	d211      	bcs.n	800685e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800683a:	4b1b      	ldr	r3, [pc, #108]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2201      	movs	r2, #1
 8006840:	4393      	bics	r3, r2
 8006842:	0019      	movs	r1, r3
 8006844:	4b18      	ldr	r3, [pc, #96]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800684c:	4b16      	ldr	r3, [pc, #88]	; (80068a8 <HAL_RCC_ClockConfig+0x184>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2201      	movs	r2, #1
 8006852:	4013      	ands	r3, r2
 8006854:	683a      	ldr	r2, [r7, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d001      	beq.n	800685e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e020      	b.n	80068a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2204      	movs	r2, #4
 8006864:	4013      	ands	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006868:	4b10      	ldr	r3, [pc, #64]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	4a11      	ldr	r2, [pc, #68]	; (80068b4 <HAL_RCC_ClockConfig+0x190>)
 800686e:	4013      	ands	r3, r2
 8006870:	0019      	movs	r1, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	4b0d      	ldr	r3, [pc, #52]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 8006878:	430a      	orrs	r2, r1
 800687a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800687c:	f000 f820 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 8006880:	0001      	movs	r1, r0
 8006882:	4b0a      	ldr	r3, [pc, #40]	; (80068ac <HAL_RCC_ClockConfig+0x188>)
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	091b      	lsrs	r3, r3, #4
 8006888:	220f      	movs	r2, #15
 800688a:	4013      	ands	r3, r2
 800688c:	4a0a      	ldr	r2, [pc, #40]	; (80068b8 <HAL_RCC_ClockConfig+0x194>)
 800688e:	5cd3      	ldrb	r3, [r2, r3]
 8006890:	000a      	movs	r2, r1
 8006892:	40da      	lsrs	r2, r3
 8006894:	4b09      	ldr	r3, [pc, #36]	; (80068bc <HAL_RCC_ClockConfig+0x198>)
 8006896:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006898:	2003      	movs	r0, #3
 800689a:	f7fd fe2d 	bl	80044f8 <HAL_InitTick>
  
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	0018      	movs	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	b004      	add	sp, #16
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40022000 	.word	0x40022000
 80068ac:	40021000 	.word	0x40021000
 80068b0:	00001388 	.word	0x00001388
 80068b4:	fffff8ff 	.word	0xfffff8ff
 80068b8:	08013678 	.word	0x08013678
 80068bc:	20000060 	.word	0x20000060

080068c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068c0:	b590      	push	{r4, r7, lr}
 80068c2:	b08f      	sub	sp, #60	; 0x3c
 80068c4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80068c6:	2314      	movs	r3, #20
 80068c8:	18fb      	adds	r3, r7, r3
 80068ca:	4a2c      	ldr	r2, [pc, #176]	; (800697c <HAL_RCC_GetSysClockFreq+0xbc>)
 80068cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80068ce:	c313      	stmia	r3!, {r0, r1, r4}
 80068d0:	6812      	ldr	r2, [r2, #0]
 80068d2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80068d4:	1d3b      	adds	r3, r7, #4
 80068d6:	4a2a      	ldr	r2, [pc, #168]	; (8006980 <HAL_RCC_GetSysClockFreq+0xc0>)
 80068d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80068da:	c313      	stmia	r3!, {r0, r1, r4}
 80068dc:	6812      	ldr	r2, [r2, #0]
 80068de:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068e4:	2300      	movs	r3, #0
 80068e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80068e8:	2300      	movs	r3, #0
 80068ea:	637b      	str	r3, [r7, #52]	; 0x34
 80068ec:	2300      	movs	r3, #0
 80068ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80068f4:	4b23      	ldr	r3, [pc, #140]	; (8006984 <HAL_RCC_GetSysClockFreq+0xc4>)
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80068fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068fc:	220c      	movs	r2, #12
 80068fe:	4013      	ands	r3, r2
 8006900:	2b04      	cmp	r3, #4
 8006902:	d002      	beq.n	800690a <HAL_RCC_GetSysClockFreq+0x4a>
 8006904:	2b08      	cmp	r3, #8
 8006906:	d003      	beq.n	8006910 <HAL_RCC_GetSysClockFreq+0x50>
 8006908:	e02f      	b.n	800696a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800690a:	4b1f      	ldr	r3, [pc, #124]	; (8006988 <HAL_RCC_GetSysClockFreq+0xc8>)
 800690c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800690e:	e02f      	b.n	8006970 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006912:	0c9b      	lsrs	r3, r3, #18
 8006914:	220f      	movs	r2, #15
 8006916:	4013      	ands	r3, r2
 8006918:	2214      	movs	r2, #20
 800691a:	18ba      	adds	r2, r7, r2
 800691c:	5cd3      	ldrb	r3, [r2, r3]
 800691e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006920:	4b18      	ldr	r3, [pc, #96]	; (8006984 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006924:	220f      	movs	r2, #15
 8006926:	4013      	ands	r3, r2
 8006928:	1d3a      	adds	r2, r7, #4
 800692a:	5cd3      	ldrb	r3, [r2, r3]
 800692c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800692e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006930:	23c0      	movs	r3, #192	; 0xc0
 8006932:	025b      	lsls	r3, r3, #9
 8006934:	401a      	ands	r2, r3
 8006936:	2380      	movs	r3, #128	; 0x80
 8006938:	025b      	lsls	r3, r3, #9
 800693a:	429a      	cmp	r2, r3
 800693c:	d109      	bne.n	8006952 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800693e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006940:	4811      	ldr	r0, [pc, #68]	; (8006988 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006942:	f7f9 fbfd 	bl	8000140 <__udivsi3>
 8006946:	0003      	movs	r3, r0
 8006948:	001a      	movs	r2, r3
 800694a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694c:	4353      	muls	r3, r2
 800694e:	637b      	str	r3, [r7, #52]	; 0x34
 8006950:	e008      	b.n	8006964 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006952:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006954:	480c      	ldr	r0, [pc, #48]	; (8006988 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006956:	f7f9 fbf3 	bl	8000140 <__udivsi3>
 800695a:	0003      	movs	r3, r0
 800695c:	001a      	movs	r2, r3
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	4353      	muls	r3, r2
 8006962:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8006964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006966:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006968:	e002      	b.n	8006970 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800696a:	4b07      	ldr	r3, [pc, #28]	; (8006988 <HAL_RCC_GetSysClockFreq+0xc8>)
 800696c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800696e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006972:	0018      	movs	r0, r3
 8006974:	46bd      	mov	sp, r7
 8006976:	b00f      	add	sp, #60	; 0x3c
 8006978:	bd90      	pop	{r4, r7, pc}
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	08012f4c 	.word	0x08012f4c
 8006980:	08012f5c 	.word	0x08012f5c
 8006984:	40021000 	.word	0x40021000
 8006988:	007a1200 	.word	0x007a1200

0800698c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006990:	4b02      	ldr	r3, [pc, #8]	; (800699c <HAL_RCC_GetHCLKFreq+0x10>)
 8006992:	681b      	ldr	r3, [r3, #0]
}
 8006994:	0018      	movs	r0, r3
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	46c0      	nop			; (mov r8, r8)
 800699c:	20000060 	.word	0x20000060

080069a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80069a4:	f7ff fff2 	bl	800698c <HAL_RCC_GetHCLKFreq>
 80069a8:	0001      	movs	r1, r0
 80069aa:	4b06      	ldr	r3, [pc, #24]	; (80069c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	0a1b      	lsrs	r3, r3, #8
 80069b0:	2207      	movs	r2, #7
 80069b2:	4013      	ands	r3, r2
 80069b4:	4a04      	ldr	r2, [pc, #16]	; (80069c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069b6:	5cd3      	ldrb	r3, [r2, r3]
 80069b8:	40d9      	lsrs	r1, r3
 80069ba:	000b      	movs	r3, r1
}    
 80069bc:	0018      	movs	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	46c0      	nop			; (mov r8, r8)
 80069c4:	40021000 	.word	0x40021000
 80069c8:	08013688 	.word	0x08013688

080069cc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2207      	movs	r2, #7
 80069da:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069dc:	4b0e      	ldr	r3, [pc, #56]	; (8006a18 <HAL_RCC_GetClockConfig+0x4c>)
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	2203      	movs	r2, #3
 80069e2:	401a      	ands	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80069e8:	4b0b      	ldr	r3, [pc, #44]	; (8006a18 <HAL_RCC_GetClockConfig+0x4c>)
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	22f0      	movs	r2, #240	; 0xf0
 80069ee:	401a      	ands	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80069f4:	4b08      	ldr	r3, [pc, #32]	; (8006a18 <HAL_RCC_GetClockConfig+0x4c>)
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	23e0      	movs	r3, #224	; 0xe0
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	401a      	ands	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8006a02:	4b06      	ldr	r3, [pc, #24]	; (8006a1c <HAL_RCC_GetClockConfig+0x50>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2201      	movs	r2, #1
 8006a08:	401a      	ands	r2, r3
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	46c0      	nop			; (mov r8, r8)
 8006a10:	46bd      	mov	sp, r7
 8006a12:	b002      	add	sp, #8
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	46c0      	nop			; (mov r8, r8)
 8006a18:	40021000 	.word	0x40021000
 8006a1c:	40022000 	.word	0x40022000

08006a20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	2380      	movs	r3, #128	; 0x80
 8006a36:	025b      	lsls	r3, r3, #9
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d100      	bne.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006a3c:	e08e      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006a3e:	2017      	movs	r0, #23
 8006a40:	183b      	adds	r3, r7, r0
 8006a42:	2200      	movs	r2, #0
 8006a44:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a46:	4b5f      	ldr	r3, [pc, #380]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a48:	69da      	ldr	r2, [r3, #28]
 8006a4a:	2380      	movs	r3, #128	; 0x80
 8006a4c:	055b      	lsls	r3, r3, #21
 8006a4e:	4013      	ands	r3, r2
 8006a50:	d110      	bne.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a52:	4b5c      	ldr	r3, [pc, #368]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a54:	69da      	ldr	r2, [r3, #28]
 8006a56:	4b5b      	ldr	r3, [pc, #364]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a58:	2180      	movs	r1, #128	; 0x80
 8006a5a:	0549      	lsls	r1, r1, #21
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	61da      	str	r2, [r3, #28]
 8006a60:	4b58      	ldr	r3, [pc, #352]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006a62:	69da      	ldr	r2, [r3, #28]
 8006a64:	2380      	movs	r3, #128	; 0x80
 8006a66:	055b      	lsls	r3, r3, #21
 8006a68:	4013      	ands	r3, r2
 8006a6a:	60bb      	str	r3, [r7, #8]
 8006a6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a6e:	183b      	adds	r3, r7, r0
 8006a70:	2201      	movs	r2, #1
 8006a72:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a74:	4b54      	ldr	r3, [pc, #336]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	2380      	movs	r3, #128	; 0x80
 8006a7a:	005b      	lsls	r3, r3, #1
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	d11a      	bne.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a80:	4b51      	ldr	r3, [pc, #324]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	4b50      	ldr	r3, [pc, #320]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006a86:	2180      	movs	r1, #128	; 0x80
 8006a88:	0049      	lsls	r1, r1, #1
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a8e:	f7fd fef7 	bl	8004880 <HAL_GetTick>
 8006a92:	0003      	movs	r3, r0
 8006a94:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a96:	e008      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a98:	f7fd fef2 	bl	8004880 <HAL_GetTick>
 8006a9c:	0002      	movs	r2, r0
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b64      	cmp	r3, #100	; 0x64
 8006aa4:	d901      	bls.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e087      	b.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aaa:	4b47      	ldr	r3, [pc, #284]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	2380      	movs	r3, #128	; 0x80
 8006ab0:	005b      	lsls	r3, r3, #1
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d0f0      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ab6:	4b43      	ldr	r3, [pc, #268]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	23c0      	movs	r3, #192	; 0xc0
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4013      	ands	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d034      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	23c0      	movs	r3, #192	; 0xc0
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d02c      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ad8:	4b3a      	ldr	r3, [pc, #232]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ada:	6a1b      	ldr	r3, [r3, #32]
 8006adc:	4a3b      	ldr	r2, [pc, #236]	; (8006bcc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ade:	4013      	ands	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ae2:	4b38      	ldr	r3, [pc, #224]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ae4:	6a1a      	ldr	r2, [r3, #32]
 8006ae6:	4b37      	ldr	r3, [pc, #220]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ae8:	2180      	movs	r1, #128	; 0x80
 8006aea:	0249      	lsls	r1, r1, #9
 8006aec:	430a      	orrs	r2, r1
 8006aee:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006af0:	4b34      	ldr	r3, [pc, #208]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006af2:	6a1a      	ldr	r2, [r3, #32]
 8006af4:	4b33      	ldr	r3, [pc, #204]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006af6:	4936      	ldr	r1, [pc, #216]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006af8:	400a      	ands	r2, r1
 8006afa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006afc:	4b31      	ldr	r3, [pc, #196]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2201      	movs	r2, #1
 8006b06:	4013      	ands	r3, r2
 8006b08:	d013      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0a:	f7fd feb9 	bl	8004880 <HAL_GetTick>
 8006b0e:	0003      	movs	r3, r0
 8006b10:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b12:	e009      	b.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b14:	f7fd feb4 	bl	8004880 <HAL_GetTick>
 8006b18:	0002      	movs	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	4a2d      	ldr	r2, [pc, #180]	; (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d901      	bls.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e048      	b.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b28:	4b26      	ldr	r3, [pc, #152]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	4013      	ands	r3, r2
 8006b30:	d0f0      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b32:	4b24      	ldr	r3, [pc, #144]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	4a25      	ldr	r2, [pc, #148]	; (8006bcc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	0019      	movs	r1, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	4b20      	ldr	r3, [pc, #128]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b42:	430a      	orrs	r2, r1
 8006b44:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006b46:	2317      	movs	r3, #23
 8006b48:	18fb      	adds	r3, r7, r3
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d105      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b50:	4b1c      	ldr	r3, [pc, #112]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b52:	69da      	ldr	r2, [r3, #28]
 8006b54:	4b1b      	ldr	r3, [pc, #108]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b56:	4920      	ldr	r1, [pc, #128]	; (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006b58:	400a      	ands	r2, r1
 8006b5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2201      	movs	r2, #1
 8006b62:	4013      	ands	r3, r2
 8006b64:	d009      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b66:	4b17      	ldr	r3, [pc, #92]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b6a:	2203      	movs	r2, #3
 8006b6c:	4393      	bics	r3, r2
 8006b6e:	0019      	movs	r1, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689a      	ldr	r2, [r3, #8]
 8006b74:	4b13      	ldr	r3, [pc, #76]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b76:	430a      	orrs	r2, r1
 8006b78:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	4013      	ands	r3, r2
 8006b82:	d009      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b84:	4b0f      	ldr	r3, [pc, #60]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b88:	2210      	movs	r2, #16
 8006b8a:	4393      	bics	r3, r2
 8006b8c:	0019      	movs	r1, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68da      	ldr	r2, [r3, #12]
 8006b92:	4b0c      	ldr	r3, [pc, #48]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006b94:	430a      	orrs	r2, r1
 8006b96:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	2380      	movs	r3, #128	; 0x80
 8006b9e:	029b      	lsls	r3, r3, #10
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	d009      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ba4:	4b07      	ldr	r3, [pc, #28]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba8:	2280      	movs	r2, #128	; 0x80
 8006baa:	4393      	bics	r3, r2
 8006bac:	0019      	movs	r1, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	691a      	ldr	r2, [r3, #16]
 8006bb2:	4b04      	ldr	r3, [pc, #16]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	0018      	movs	r0, r3
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	b006      	add	sp, #24
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	46c0      	nop			; (mov r8, r8)
 8006bc4:	40021000 	.word	0x40021000
 8006bc8:	40007000 	.word	0x40007000
 8006bcc:	fffffcff 	.word	0xfffffcff
 8006bd0:	fffeffff 	.word	0xfffeffff
 8006bd4:	00001388 	.word	0x00001388
 8006bd8:	efffffff 	.word	0xefffffff

08006bdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e042      	b.n	8006c74 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	223d      	movs	r2, #61	; 0x3d
 8006bf2:	5c9b      	ldrb	r3, [r3, r2]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d107      	bne.n	8006c0a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	223c      	movs	r2, #60	; 0x3c
 8006bfe:	2100      	movs	r1, #0
 8006c00:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	0018      	movs	r0, r3
 8006c06:	f7fd fbc5 	bl	8004394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	223d      	movs	r2, #61	; 0x3d
 8006c0e:	2102      	movs	r1, #2
 8006c10:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	3304      	adds	r3, #4
 8006c1a:	0019      	movs	r1, r3
 8006c1c:	0010      	movs	r0, r2
 8006c1e:	f000 fc53 	bl	80074c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2246      	movs	r2, #70	; 0x46
 8006c26:	2101      	movs	r1, #1
 8006c28:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	223e      	movs	r2, #62	; 0x3e
 8006c2e:	2101      	movs	r1, #1
 8006c30:	5499      	strb	r1, [r3, r2]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	223f      	movs	r2, #63	; 0x3f
 8006c36:	2101      	movs	r1, #1
 8006c38:	5499      	strb	r1, [r3, r2]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2240      	movs	r2, #64	; 0x40
 8006c3e:	2101      	movs	r1, #1
 8006c40:	5499      	strb	r1, [r3, r2]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2241      	movs	r2, #65	; 0x41
 8006c46:	2101      	movs	r1, #1
 8006c48:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2242      	movs	r2, #66	; 0x42
 8006c4e:	2101      	movs	r1, #1
 8006c50:	5499      	strb	r1, [r3, r2]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2243      	movs	r2, #67	; 0x43
 8006c56:	2101      	movs	r1, #1
 8006c58:	5499      	strb	r1, [r3, r2]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2244      	movs	r2, #68	; 0x44
 8006c5e:	2101      	movs	r1, #1
 8006c60:	5499      	strb	r1, [r3, r2]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2245      	movs	r2, #69	; 0x45
 8006c66:	2101      	movs	r1, #1
 8006c68:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	223d      	movs	r2, #61	; 0x3d
 8006c6e:	2101      	movs	r1, #1
 8006c70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	0018      	movs	r0, r3
 8006c76:	46bd      	mov	sp, r7
 8006c78:	b002      	add	sp, #8
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	223d      	movs	r2, #61	; 0x3d
 8006c88:	5c9b      	ldrb	r3, [r3, r2]
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d001      	beq.n	8006c94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e035      	b.n	8006d00 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	223d      	movs	r2, #61	; 0x3d
 8006c98:	2102      	movs	r1, #2
 8006c9a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	430a      	orrs	r2, r1
 8006caa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a15      	ldr	r2, [pc, #84]	; (8006d08 <HAL_TIM_Base_Start_IT+0x8c>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d009      	beq.n	8006cca <HAL_TIM_Base_Start_IT+0x4e>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a14      	ldr	r2, [pc, #80]	; (8006d0c <HAL_TIM_Base_Start_IT+0x90>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d004      	beq.n	8006cca <HAL_TIM_Base_Start_IT+0x4e>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a12      	ldr	r2, [pc, #72]	; (8006d10 <HAL_TIM_Base_Start_IT+0x94>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d111      	bne.n	8006cee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	2207      	movs	r2, #7
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2b06      	cmp	r3, #6
 8006cda:	d010      	beq.n	8006cfe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cec:	e007      	b.n	8006cfe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	0018      	movs	r0, r3
 8006d02:	46bd      	mov	sp, r7
 8006d04:	b004      	add	sp, #16
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	40012c00 	.word	0x40012c00
 8006d0c:	40000400 	.word	0x40000400
 8006d10:	40014000 	.word	0x40014000

08006d14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e042      	b.n	8006dac <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	223d      	movs	r2, #61	; 0x3d
 8006d2a:	5c9b      	ldrb	r3, [r3, r2]
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d107      	bne.n	8006d42 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	223c      	movs	r2, #60	; 0x3c
 8006d36:	2100      	movs	r1, #0
 8006d38:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	0018      	movs	r0, r3
 8006d3e:	f000 f839 	bl	8006db4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	223d      	movs	r2, #61	; 0x3d
 8006d46:	2102      	movs	r1, #2
 8006d48:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3304      	adds	r3, #4
 8006d52:	0019      	movs	r1, r3
 8006d54:	0010      	movs	r0, r2
 8006d56:	f000 fbb7 	bl	80074c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2246      	movs	r2, #70	; 0x46
 8006d5e:	2101      	movs	r1, #1
 8006d60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	223e      	movs	r2, #62	; 0x3e
 8006d66:	2101      	movs	r1, #1
 8006d68:	5499      	strb	r1, [r3, r2]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	223f      	movs	r2, #63	; 0x3f
 8006d6e:	2101      	movs	r1, #1
 8006d70:	5499      	strb	r1, [r3, r2]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2240      	movs	r2, #64	; 0x40
 8006d76:	2101      	movs	r1, #1
 8006d78:	5499      	strb	r1, [r3, r2]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2241      	movs	r2, #65	; 0x41
 8006d7e:	2101      	movs	r1, #1
 8006d80:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2242      	movs	r2, #66	; 0x42
 8006d86:	2101      	movs	r1, #1
 8006d88:	5499      	strb	r1, [r3, r2]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2243      	movs	r2, #67	; 0x43
 8006d8e:	2101      	movs	r1, #1
 8006d90:	5499      	strb	r1, [r3, r2]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2244      	movs	r2, #68	; 0x44
 8006d96:	2101      	movs	r1, #1
 8006d98:	5499      	strb	r1, [r3, r2]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2245      	movs	r2, #69	; 0x45
 8006d9e:	2101      	movs	r1, #1
 8006da0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	223d      	movs	r2, #61	; 0x3d
 8006da6:	2101      	movs	r1, #1
 8006da8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	0018      	movs	r0, r3
 8006dae:	46bd      	mov	sp, r7
 8006db0:	b002      	add	sp, #8
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006dbc:	46c0      	nop			; (mov r8, r8)
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	b002      	add	sp, #8
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d108      	bne.n	8006de6 <HAL_TIM_PWM_Start+0x22>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	223e      	movs	r2, #62	; 0x3e
 8006dd8:	5c9b      	ldrb	r3, [r3, r2]
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	1e5a      	subs	r2, r3, #1
 8006de0:	4193      	sbcs	r3, r2
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	e01f      	b.n	8006e26 <HAL_TIM_PWM_Start+0x62>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d108      	bne.n	8006dfe <HAL_TIM_PWM_Start+0x3a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	223f      	movs	r2, #63	; 0x3f
 8006df0:	5c9b      	ldrb	r3, [r3, r2]
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	3b01      	subs	r3, #1
 8006df6:	1e5a      	subs	r2, r3, #1
 8006df8:	4193      	sbcs	r3, r2
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	e013      	b.n	8006e26 <HAL_TIM_PWM_Start+0x62>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b08      	cmp	r3, #8
 8006e02:	d108      	bne.n	8006e16 <HAL_TIM_PWM_Start+0x52>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2240      	movs	r2, #64	; 0x40
 8006e08:	5c9b      	ldrb	r3, [r3, r2]
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	1e5a      	subs	r2, r3, #1
 8006e10:	4193      	sbcs	r3, r2
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	e007      	b.n	8006e26 <HAL_TIM_PWM_Start+0x62>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2241      	movs	r2, #65	; 0x41
 8006e1a:	5c9b      	ldrb	r3, [r3, r2]
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	1e5a      	subs	r2, r3, #1
 8006e22:	4193      	sbcs	r3, r2
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d001      	beq.n	8006e2e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e06e      	b.n	8006f0c <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d104      	bne.n	8006e3e <HAL_TIM_PWM_Start+0x7a>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	223e      	movs	r2, #62	; 0x3e
 8006e38:	2102      	movs	r1, #2
 8006e3a:	5499      	strb	r1, [r3, r2]
 8006e3c:	e013      	b.n	8006e66 <HAL_TIM_PWM_Start+0xa2>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	2b04      	cmp	r3, #4
 8006e42:	d104      	bne.n	8006e4e <HAL_TIM_PWM_Start+0x8a>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	223f      	movs	r2, #63	; 0x3f
 8006e48:	2102      	movs	r1, #2
 8006e4a:	5499      	strb	r1, [r3, r2]
 8006e4c:	e00b      	b.n	8006e66 <HAL_TIM_PWM_Start+0xa2>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b08      	cmp	r3, #8
 8006e52:	d104      	bne.n	8006e5e <HAL_TIM_PWM_Start+0x9a>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2240      	movs	r2, #64	; 0x40
 8006e58:	2102      	movs	r1, #2
 8006e5a:	5499      	strb	r1, [r3, r2]
 8006e5c:	e003      	b.n	8006e66 <HAL_TIM_PWM_Start+0xa2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2241      	movs	r2, #65	; 0x41
 8006e62:	2102      	movs	r1, #2
 8006e64:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	0018      	movs	r0, r3
 8006e70:	f000 fe36 	bl	8007ae0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a26      	ldr	r2, [pc, #152]	; (8006f14 <HAL_TIM_PWM_Start+0x150>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d00e      	beq.n	8006e9c <HAL_TIM_PWM_Start+0xd8>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a25      	ldr	r2, [pc, #148]	; (8006f18 <HAL_TIM_PWM_Start+0x154>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d009      	beq.n	8006e9c <HAL_TIM_PWM_Start+0xd8>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a23      	ldr	r2, [pc, #140]	; (8006f1c <HAL_TIM_PWM_Start+0x158>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d004      	beq.n	8006e9c <HAL_TIM_PWM_Start+0xd8>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a22      	ldr	r2, [pc, #136]	; (8006f20 <HAL_TIM_PWM_Start+0x15c>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d101      	bne.n	8006ea0 <HAL_TIM_PWM_Start+0xdc>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e000      	b.n	8006ea2 <HAL_TIM_PWM_Start+0xde>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d008      	beq.n	8006eb8 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2180      	movs	r1, #128	; 0x80
 8006eb2:	0209      	lsls	r1, r1, #8
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a15      	ldr	r2, [pc, #84]	; (8006f14 <HAL_TIM_PWM_Start+0x150>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d009      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x112>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a17      	ldr	r2, [pc, #92]	; (8006f24 <HAL_TIM_PWM_Start+0x160>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d004      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x112>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a11      	ldr	r2, [pc, #68]	; (8006f18 <HAL_TIM_PWM_Start+0x154>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d111      	bne.n	8006efa <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	2207      	movs	r2, #7
 8006ede:	4013      	ands	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2b06      	cmp	r3, #6
 8006ee6:	d010      	beq.n	8006f0a <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef8:	e007      	b.n	8006f0a <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2101      	movs	r1, #1
 8006f06:	430a      	orrs	r2, r1
 8006f08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	0018      	movs	r0, r3
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	b004      	add	sp, #16
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	40012c00 	.word	0x40012c00
 8006f18:	40014000 	.word	0x40014000
 8006f1c:	40014400 	.word	0x40014400
 8006f20:	40014800 	.word	0x40014800
 8006f24:	40000400 	.word	0x40000400

08006f28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	2202      	movs	r2, #2
 8006f38:	4013      	ands	r3, r2
 8006f3a:	2b02      	cmp	r3, #2
 8006f3c:	d124      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	2202      	movs	r2, #2
 8006f46:	4013      	ands	r3, r2
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d11d      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2203      	movs	r2, #3
 8006f52:	4252      	negs	r2, r2
 8006f54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	699b      	ldr	r3, [r3, #24]
 8006f62:	2203      	movs	r2, #3
 8006f64:	4013      	ands	r3, r2
 8006f66:	d004      	beq.n	8006f72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	0018      	movs	r0, r3
 8006f6c:	f000 fa94 	bl	8007498 <HAL_TIM_IC_CaptureCallback>
 8006f70:	e007      	b.n	8006f82 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	0018      	movs	r0, r3
 8006f76:	f000 fa87 	bl	8007488 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f000 fa93 	bl	80074a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	2204      	movs	r2, #4
 8006f90:	4013      	ands	r3, r2
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d125      	bne.n	8006fe2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d11e      	bne.n	8006fe2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2205      	movs	r2, #5
 8006faa:	4252      	negs	r2, r2
 8006fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699a      	ldr	r2, [r3, #24]
 8006fba:	23c0      	movs	r3, #192	; 0xc0
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	d004      	beq.n	8006fcc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	f000 fa67 	bl	8007498 <HAL_TIM_IC_CaptureCallback>
 8006fca:	e007      	b.n	8006fdc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f000 fa5a 	bl	8007488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	0018      	movs	r0, r3
 8006fd8:	f000 fa66 	bl	80074a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	2208      	movs	r2, #8
 8006fea:	4013      	ands	r3, r2
 8006fec:	2b08      	cmp	r3, #8
 8006fee:	d124      	bne.n	800703a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	2208      	movs	r2, #8
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	2b08      	cmp	r3, #8
 8006ffc:	d11d      	bne.n	800703a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2209      	movs	r2, #9
 8007004:	4252      	negs	r2, r2
 8007006:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2204      	movs	r2, #4
 800700c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	69db      	ldr	r3, [r3, #28]
 8007014:	2203      	movs	r2, #3
 8007016:	4013      	ands	r3, r2
 8007018:	d004      	beq.n	8007024 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	0018      	movs	r0, r3
 800701e:	f000 fa3b 	bl	8007498 <HAL_TIM_IC_CaptureCallback>
 8007022:	e007      	b.n	8007034 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	0018      	movs	r0, r3
 8007028:	f000 fa2e 	bl	8007488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	0018      	movs	r0, r3
 8007030:	f000 fa3a 	bl	80074a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	691b      	ldr	r3, [r3, #16]
 8007040:	2210      	movs	r2, #16
 8007042:	4013      	ands	r3, r2
 8007044:	2b10      	cmp	r3, #16
 8007046:	d125      	bne.n	8007094 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	2210      	movs	r2, #16
 8007050:	4013      	ands	r3, r2
 8007052:	2b10      	cmp	r3, #16
 8007054:	d11e      	bne.n	8007094 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2211      	movs	r2, #17
 800705c:	4252      	negs	r2, r2
 800705e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2208      	movs	r2, #8
 8007064:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	69da      	ldr	r2, [r3, #28]
 800706c:	23c0      	movs	r3, #192	; 0xc0
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4013      	ands	r3, r2
 8007072:	d004      	beq.n	800707e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	0018      	movs	r0, r3
 8007078:	f000 fa0e 	bl	8007498 <HAL_TIM_IC_CaptureCallback>
 800707c:	e007      	b.n	800708e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	0018      	movs	r0, r3
 8007082:	f000 fa01 	bl	8007488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	0018      	movs	r0, r3
 800708a:	f000 fa0d 	bl	80074a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	2201      	movs	r2, #1
 800709c:	4013      	ands	r3, r2
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d10f      	bne.n	80070c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	2201      	movs	r2, #1
 80070aa:	4013      	ands	r3, r2
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d108      	bne.n	80070c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2202      	movs	r2, #2
 80070b6:	4252      	negs	r2, r2
 80070b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	0018      	movs	r0, r3
 80070be:	f7fd f88b 	bl	80041d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	2280      	movs	r2, #128	; 0x80
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b80      	cmp	r3, #128	; 0x80
 80070ce:	d10f      	bne.n	80070f0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	2280      	movs	r2, #128	; 0x80
 80070d8:	4013      	ands	r3, r2
 80070da:	2b80      	cmp	r3, #128	; 0x80
 80070dc:	d108      	bne.n	80070f0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	2281      	movs	r2, #129	; 0x81
 80070e4:	4252      	negs	r2, r2
 80070e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	0018      	movs	r0, r3
 80070ec:	f000 fd7c 	bl	8007be8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	2240      	movs	r2, #64	; 0x40
 80070f8:	4013      	ands	r3, r2
 80070fa:	2b40      	cmp	r3, #64	; 0x40
 80070fc:	d10f      	bne.n	800711e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	2240      	movs	r2, #64	; 0x40
 8007106:	4013      	ands	r3, r2
 8007108:	2b40      	cmp	r3, #64	; 0x40
 800710a:	d108      	bne.n	800711e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2241      	movs	r2, #65	; 0x41
 8007112:	4252      	negs	r2, r2
 8007114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	0018      	movs	r0, r3
 800711a:	f000 f9cd 	bl	80074b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	2220      	movs	r2, #32
 8007126:	4013      	ands	r3, r2
 8007128:	2b20      	cmp	r3, #32
 800712a:	d10f      	bne.n	800714c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	2220      	movs	r2, #32
 8007134:	4013      	ands	r3, r2
 8007136:	2b20      	cmp	r3, #32
 8007138:	d108      	bne.n	800714c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2221      	movs	r2, #33	; 0x21
 8007140:	4252      	negs	r2, r2
 8007142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	0018      	movs	r0, r3
 8007148:	f000 fd46 	bl	8007bd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800714c:	46c0      	nop			; (mov r8, r8)
 800714e:	46bd      	mov	sp, r7
 8007150:	b002      	add	sp, #8
 8007152:	bd80      	pop	{r7, pc}

08007154 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007160:	2317      	movs	r3, #23
 8007162:	18fb      	adds	r3, r7, r3
 8007164:	2200      	movs	r2, #0
 8007166:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	223c      	movs	r2, #60	; 0x3c
 800716c:	5c9b      	ldrb	r3, [r3, r2]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d101      	bne.n	8007176 <HAL_TIM_PWM_ConfigChannel+0x22>
 8007172:	2302      	movs	r3, #2
 8007174:	e0ad      	b.n	80072d2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	223c      	movs	r2, #60	; 0x3c
 800717a:	2101      	movs	r1, #1
 800717c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b0c      	cmp	r3, #12
 8007182:	d100      	bne.n	8007186 <HAL_TIM_PWM_ConfigChannel+0x32>
 8007184:	e076      	b.n	8007274 <HAL_TIM_PWM_ConfigChannel+0x120>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2b0c      	cmp	r3, #12
 800718a:	d900      	bls.n	800718e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800718c:	e095      	b.n	80072ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b08      	cmp	r3, #8
 8007192:	d04e      	beq.n	8007232 <HAL_TIM_PWM_ConfigChannel+0xde>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2b08      	cmp	r3, #8
 8007198:	d900      	bls.n	800719c <HAL_TIM_PWM_ConfigChannel+0x48>
 800719a:	e08e      	b.n	80072ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d003      	beq.n	80071aa <HAL_TIM_PWM_ConfigChannel+0x56>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b04      	cmp	r3, #4
 80071a6:	d021      	beq.n	80071ec <HAL_TIM_PWM_ConfigChannel+0x98>
 80071a8:	e087      	b.n	80072ba <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	0011      	movs	r1, r2
 80071b2:	0018      	movs	r0, r3
 80071b4:	f000 f9fe 	bl	80075b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	699a      	ldr	r2, [r3, #24]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2108      	movs	r1, #8
 80071c4:	430a      	orrs	r2, r1
 80071c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699a      	ldr	r2, [r3, #24]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2104      	movs	r1, #4
 80071d4:	438a      	bics	r2, r1
 80071d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6999      	ldr	r1, [r3, #24]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	691a      	ldr	r2, [r3, #16]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	619a      	str	r2, [r3, #24]
      break;
 80071ea:	e06b      	b.n	80072c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	0011      	movs	r1, r2
 80071f4:	0018      	movs	r0, r3
 80071f6:	f000 fa65 	bl	80076c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	699a      	ldr	r2, [r3, #24]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2180      	movs	r1, #128	; 0x80
 8007206:	0109      	lsls	r1, r1, #4
 8007208:	430a      	orrs	r2, r1
 800720a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	699a      	ldr	r2, [r3, #24]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4931      	ldr	r1, [pc, #196]	; (80072dc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007218:	400a      	ands	r2, r1
 800721a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	6999      	ldr	r1, [r3, #24]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	021a      	lsls	r2, r3, #8
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	430a      	orrs	r2, r1
 800722e:	619a      	str	r2, [r3, #24]
      break;
 8007230:	e048      	b.n	80072c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	0011      	movs	r1, r2
 800723a:	0018      	movs	r0, r3
 800723c:	f000 fac6 	bl	80077cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	69da      	ldr	r2, [r3, #28]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2108      	movs	r1, #8
 800724c:	430a      	orrs	r2, r1
 800724e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	69da      	ldr	r2, [r3, #28]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2104      	movs	r1, #4
 800725c:	438a      	bics	r2, r1
 800725e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	69d9      	ldr	r1, [r3, #28]
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	691a      	ldr	r2, [r3, #16]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	430a      	orrs	r2, r1
 8007270:	61da      	str	r2, [r3, #28]
      break;
 8007272:	e027      	b.n	80072c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	0011      	movs	r1, r2
 800727c:	0018      	movs	r0, r3
 800727e:	f000 fb2b 	bl	80078d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2180      	movs	r1, #128	; 0x80
 800728e:	0109      	lsls	r1, r1, #4
 8007290:	430a      	orrs	r2, r1
 8007292:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	69da      	ldr	r2, [r3, #28]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	490f      	ldr	r1, [pc, #60]	; (80072dc <HAL_TIM_PWM_ConfigChannel+0x188>)
 80072a0:	400a      	ands	r2, r1
 80072a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	69d9      	ldr	r1, [r3, #28]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	021a      	lsls	r2, r3, #8
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	430a      	orrs	r2, r1
 80072b6:	61da      	str	r2, [r3, #28]
      break;
 80072b8:	e004      	b.n	80072c4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80072ba:	2317      	movs	r3, #23
 80072bc:	18fb      	adds	r3, r7, r3
 80072be:	2201      	movs	r2, #1
 80072c0:	701a      	strb	r2, [r3, #0]
      break;
 80072c2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	223c      	movs	r2, #60	; 0x3c
 80072c8:	2100      	movs	r1, #0
 80072ca:	5499      	strb	r1, [r3, r2]

  return status;
 80072cc:	2317      	movs	r3, #23
 80072ce:	18fb      	adds	r3, r7, r3
 80072d0:	781b      	ldrb	r3, [r3, #0]
}
 80072d2:	0018      	movs	r0, r3
 80072d4:	46bd      	mov	sp, r7
 80072d6:	b006      	add	sp, #24
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	46c0      	nop			; (mov r8, r8)
 80072dc:	fffffbff 	.word	0xfffffbff

080072e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072ea:	230f      	movs	r3, #15
 80072ec:	18fb      	adds	r3, r7, r3
 80072ee:	2200      	movs	r2, #0
 80072f0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	223c      	movs	r2, #60	; 0x3c
 80072f6:	5c9b      	ldrb	r3, [r3, r2]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d101      	bne.n	8007300 <HAL_TIM_ConfigClockSource+0x20>
 80072fc:	2302      	movs	r3, #2
 80072fe:	e0bc      	b.n	800747a <HAL_TIM_ConfigClockSource+0x19a>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	223c      	movs	r2, #60	; 0x3c
 8007304:	2101      	movs	r1, #1
 8007306:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	223d      	movs	r2, #61	; 0x3d
 800730c:	2102      	movs	r1, #2
 800730e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	2277      	movs	r2, #119	; 0x77
 800731c:	4393      	bics	r3, r2
 800731e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	4a58      	ldr	r2, [pc, #352]	; (8007484 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007324:	4013      	ands	r3, r2
 8007326:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2280      	movs	r2, #128	; 0x80
 8007336:	0192      	lsls	r2, r2, #6
 8007338:	4293      	cmp	r3, r2
 800733a:	d040      	beq.n	80073be <HAL_TIM_ConfigClockSource+0xde>
 800733c:	2280      	movs	r2, #128	; 0x80
 800733e:	0192      	lsls	r2, r2, #6
 8007340:	4293      	cmp	r3, r2
 8007342:	d900      	bls.n	8007346 <HAL_TIM_ConfigClockSource+0x66>
 8007344:	e088      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 8007346:	2280      	movs	r2, #128	; 0x80
 8007348:	0152      	lsls	r2, r2, #5
 800734a:	4293      	cmp	r3, r2
 800734c:	d100      	bne.n	8007350 <HAL_TIM_ConfigClockSource+0x70>
 800734e:	e088      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x182>
 8007350:	2280      	movs	r2, #128	; 0x80
 8007352:	0152      	lsls	r2, r2, #5
 8007354:	4293      	cmp	r3, r2
 8007356:	d900      	bls.n	800735a <HAL_TIM_ConfigClockSource+0x7a>
 8007358:	e07e      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 800735a:	2b70      	cmp	r3, #112	; 0x70
 800735c:	d018      	beq.n	8007390 <HAL_TIM_ConfigClockSource+0xb0>
 800735e:	d900      	bls.n	8007362 <HAL_TIM_ConfigClockSource+0x82>
 8007360:	e07a      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 8007362:	2b60      	cmp	r3, #96	; 0x60
 8007364:	d04f      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x126>
 8007366:	d900      	bls.n	800736a <HAL_TIM_ConfigClockSource+0x8a>
 8007368:	e076      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 800736a:	2b50      	cmp	r3, #80	; 0x50
 800736c:	d03b      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x106>
 800736e:	d900      	bls.n	8007372 <HAL_TIM_ConfigClockSource+0x92>
 8007370:	e072      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 8007372:	2b40      	cmp	r3, #64	; 0x40
 8007374:	d057      	beq.n	8007426 <HAL_TIM_ConfigClockSource+0x146>
 8007376:	d900      	bls.n	800737a <HAL_TIM_ConfigClockSource+0x9a>
 8007378:	e06e      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 800737a:	2b30      	cmp	r3, #48	; 0x30
 800737c:	d063      	beq.n	8007446 <HAL_TIM_ConfigClockSource+0x166>
 800737e:	d86b      	bhi.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 8007380:	2b20      	cmp	r3, #32
 8007382:	d060      	beq.n	8007446 <HAL_TIM_ConfigClockSource+0x166>
 8007384:	d868      	bhi.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
 8007386:	2b00      	cmp	r3, #0
 8007388:	d05d      	beq.n	8007446 <HAL_TIM_ConfigClockSource+0x166>
 800738a:	2b10      	cmp	r3, #16
 800738c:	d05b      	beq.n	8007446 <HAL_TIM_ConfigClockSource+0x166>
 800738e:	e063      	b.n	8007458 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6818      	ldr	r0, [r3, #0]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	6899      	ldr	r1, [r3, #8]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	685a      	ldr	r2, [r3, #4]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f000 fb7e 	bl	8007aa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2277      	movs	r2, #119	; 0x77
 80073b0:	4313      	orrs	r3, r2
 80073b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	609a      	str	r2, [r3, #8]
      break;
 80073bc:	e052      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6818      	ldr	r0, [r3, #0]
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	6899      	ldr	r1, [r3, #8]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	685a      	ldr	r2, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	f000 fb67 	bl	8007aa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2180      	movs	r1, #128	; 0x80
 80073de:	01c9      	lsls	r1, r1, #7
 80073e0:	430a      	orrs	r2, r1
 80073e2:	609a      	str	r2, [r3, #8]
      break;
 80073e4:	e03e      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	6859      	ldr	r1, [r3, #4]
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	001a      	movs	r2, r3
 80073f4:	f000 fada 	bl	80079ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2150      	movs	r1, #80	; 0x50
 80073fe:	0018      	movs	r0, r3
 8007400:	f000 fb34 	bl	8007a6c <TIM_ITRx_SetConfig>
      break;
 8007404:	e02e      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	6859      	ldr	r1, [r3, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	001a      	movs	r2, r3
 8007414:	f000 faf8 	bl	8007a08 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2160      	movs	r1, #96	; 0x60
 800741e:	0018      	movs	r0, r3
 8007420:	f000 fb24 	bl	8007a6c <TIM_ITRx_SetConfig>
      break;
 8007424:	e01e      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6818      	ldr	r0, [r3, #0]
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	6859      	ldr	r1, [r3, #4]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	001a      	movs	r2, r3
 8007434:	f000 faba 	bl	80079ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2140      	movs	r1, #64	; 0x40
 800743e:	0018      	movs	r0, r3
 8007440:	f000 fb14 	bl	8007a6c <TIM_ITRx_SetConfig>
      break;
 8007444:	e00e      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	0019      	movs	r1, r3
 8007450:	0010      	movs	r0, r2
 8007452:	f000 fb0b 	bl	8007a6c <TIM_ITRx_SetConfig>
      break;
 8007456:	e005      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007458:	230f      	movs	r3, #15
 800745a:	18fb      	adds	r3, r7, r3
 800745c:	2201      	movs	r2, #1
 800745e:	701a      	strb	r2, [r3, #0]
      break;
 8007460:	e000      	b.n	8007464 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007462:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	223d      	movs	r2, #61	; 0x3d
 8007468:	2101      	movs	r1, #1
 800746a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	223c      	movs	r2, #60	; 0x3c
 8007470:	2100      	movs	r1, #0
 8007472:	5499      	strb	r1, [r3, r2]

  return status;
 8007474:	230f      	movs	r3, #15
 8007476:	18fb      	adds	r3, r7, r3
 8007478:	781b      	ldrb	r3, [r3, #0]
}
 800747a:	0018      	movs	r0, r3
 800747c:	46bd      	mov	sp, r7
 800747e:	b004      	add	sp, #16
 8007480:	bd80      	pop	{r7, pc}
 8007482:	46c0      	nop			; (mov r8, r8)
 8007484:	ffff00ff 	.word	0xffff00ff

08007488 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007490:	46c0      	nop			; (mov r8, r8)
 8007492:	46bd      	mov	sp, r7
 8007494:	b002      	add	sp, #8
 8007496:	bd80      	pop	{r7, pc}

08007498 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074a0:	46c0      	nop			; (mov r8, r8)
 80074a2:	46bd      	mov	sp, r7
 80074a4:	b002      	add	sp, #8
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074b0:	46c0      	nop			; (mov r8, r8)
 80074b2:	46bd      	mov	sp, r7
 80074b4:	b002      	add	sp, #8
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074c0:	46c0      	nop			; (mov r8, r8)
 80074c2:	46bd      	mov	sp, r7
 80074c4:	b002      	add	sp, #8
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a2f      	ldr	r2, [pc, #188]	; (8007598 <TIM_Base_SetConfig+0xd0>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d003      	beq.n	80074e8 <TIM_Base_SetConfig+0x20>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a2e      	ldr	r2, [pc, #184]	; (800759c <TIM_Base_SetConfig+0xd4>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d108      	bne.n	80074fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2270      	movs	r2, #112	; 0x70
 80074ec:	4393      	bics	r3, r2
 80074ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a26      	ldr	r2, [pc, #152]	; (8007598 <TIM_Base_SetConfig+0xd0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d013      	beq.n	800752a <TIM_Base_SetConfig+0x62>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a25      	ldr	r2, [pc, #148]	; (800759c <TIM_Base_SetConfig+0xd4>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d00f      	beq.n	800752a <TIM_Base_SetConfig+0x62>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a24      	ldr	r2, [pc, #144]	; (80075a0 <TIM_Base_SetConfig+0xd8>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d00b      	beq.n	800752a <TIM_Base_SetConfig+0x62>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a23      	ldr	r2, [pc, #140]	; (80075a4 <TIM_Base_SetConfig+0xdc>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d007      	beq.n	800752a <TIM_Base_SetConfig+0x62>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a22      	ldr	r2, [pc, #136]	; (80075a8 <TIM_Base_SetConfig+0xe0>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d003      	beq.n	800752a <TIM_Base_SetConfig+0x62>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a21      	ldr	r2, [pc, #132]	; (80075ac <TIM_Base_SetConfig+0xe4>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d108      	bne.n	800753c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4a20      	ldr	r2, [pc, #128]	; (80075b0 <TIM_Base_SetConfig+0xe8>)
 800752e:	4013      	ands	r3, r2
 8007530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	68fa      	ldr	r2, [r7, #12]
 8007538:	4313      	orrs	r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2280      	movs	r2, #128	; 0x80
 8007540:	4393      	bics	r3, r2
 8007542:	001a      	movs	r2, r3
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	4313      	orrs	r3, r2
 800754a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a0c      	ldr	r2, [pc, #48]	; (8007598 <TIM_Base_SetConfig+0xd0>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00b      	beq.n	8007582 <TIM_Base_SetConfig+0xba>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a0d      	ldr	r2, [pc, #52]	; (80075a4 <TIM_Base_SetConfig+0xdc>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d007      	beq.n	8007582 <TIM_Base_SetConfig+0xba>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a0c      	ldr	r2, [pc, #48]	; (80075a8 <TIM_Base_SetConfig+0xe0>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d003      	beq.n	8007582 <TIM_Base_SetConfig+0xba>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a0b      	ldr	r2, [pc, #44]	; (80075ac <TIM_Base_SetConfig+0xe4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d103      	bne.n	800758a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	691a      	ldr	r2, [r3, #16]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2201      	movs	r2, #1
 800758e:	615a      	str	r2, [r3, #20]
}
 8007590:	46c0      	nop			; (mov r8, r8)
 8007592:	46bd      	mov	sp, r7
 8007594:	b004      	add	sp, #16
 8007596:	bd80      	pop	{r7, pc}
 8007598:	40012c00 	.word	0x40012c00
 800759c:	40000400 	.word	0x40000400
 80075a0:	40002000 	.word	0x40002000
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40014400 	.word	0x40014400
 80075ac:	40014800 	.word	0x40014800
 80075b0:	fffffcff 	.word	0xfffffcff

080075b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	2201      	movs	r2, #1
 80075c4:	4393      	bics	r3, r2
 80075c6:	001a      	movs	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a1b      	ldr	r3, [r3, #32]
 80075d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2270      	movs	r2, #112	; 0x70
 80075e2:	4393      	bics	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2203      	movs	r2, #3
 80075ea:	4393      	bics	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68fa      	ldr	r2, [r7, #12]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	2202      	movs	r2, #2
 80075fc:	4393      	bics	r3, r2
 80075fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	4a27      	ldr	r2, [pc, #156]	; (80076ac <TIM_OC1_SetConfig+0xf8>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d00b      	beq.n	800762a <TIM_OC1_SetConfig+0x76>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a26      	ldr	r2, [pc, #152]	; (80076b0 <TIM_OC1_SetConfig+0xfc>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d007      	beq.n	800762a <TIM_OC1_SetConfig+0x76>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a25      	ldr	r2, [pc, #148]	; (80076b4 <TIM_OC1_SetConfig+0x100>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d003      	beq.n	800762a <TIM_OC1_SetConfig+0x76>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a24      	ldr	r2, [pc, #144]	; (80076b8 <TIM_OC1_SetConfig+0x104>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d10c      	bne.n	8007644 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	2208      	movs	r2, #8
 800762e:	4393      	bics	r3, r2
 8007630:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	4313      	orrs	r3, r2
 800763a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	2204      	movs	r2, #4
 8007640:	4393      	bics	r3, r2
 8007642:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a19      	ldr	r2, [pc, #100]	; (80076ac <TIM_OC1_SetConfig+0xf8>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d00b      	beq.n	8007664 <TIM_OC1_SetConfig+0xb0>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a18      	ldr	r2, [pc, #96]	; (80076b0 <TIM_OC1_SetConfig+0xfc>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d007      	beq.n	8007664 <TIM_OC1_SetConfig+0xb0>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a17      	ldr	r2, [pc, #92]	; (80076b4 <TIM_OC1_SetConfig+0x100>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d003      	beq.n	8007664 <TIM_OC1_SetConfig+0xb0>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a16      	ldr	r2, [pc, #88]	; (80076b8 <TIM_OC1_SetConfig+0x104>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d111      	bne.n	8007688 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	4a15      	ldr	r2, [pc, #84]	; (80076bc <TIM_OC1_SetConfig+0x108>)
 8007668:	4013      	ands	r3, r2
 800766a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	4a14      	ldr	r2, [pc, #80]	; (80076c0 <TIM_OC1_SetConfig+0x10c>)
 8007670:	4013      	ands	r3, r2
 8007672:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	695b      	ldr	r3, [r3, #20]
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	4313      	orrs	r3, r2
 800767c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	699b      	ldr	r3, [r3, #24]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	685a      	ldr	r2, [r3, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	621a      	str	r2, [r3, #32]
}
 80076a2:	46c0      	nop			; (mov r8, r8)
 80076a4:	46bd      	mov	sp, r7
 80076a6:	b006      	add	sp, #24
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	46c0      	nop			; (mov r8, r8)
 80076ac:	40012c00 	.word	0x40012c00
 80076b0:	40014000 	.word	0x40014000
 80076b4:	40014400 	.word	0x40014400
 80076b8:	40014800 	.word	0x40014800
 80076bc:	fffffeff 	.word	0xfffffeff
 80076c0:	fffffdff 	.word	0xfffffdff

080076c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	2210      	movs	r2, #16
 80076d4:	4393      	bics	r3, r2
 80076d6:	001a      	movs	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a1b      	ldr	r3, [r3, #32]
 80076e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	4a2e      	ldr	r2, [pc, #184]	; (80077ac <TIM_OC2_SetConfig+0xe8>)
 80076f2:	4013      	ands	r3, r2
 80076f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4a2d      	ldr	r2, [pc, #180]	; (80077b0 <TIM_OC2_SetConfig+0xec>)
 80076fa:	4013      	ands	r3, r2
 80076fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	021b      	lsls	r3, r3, #8
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	4313      	orrs	r3, r2
 8007708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	2220      	movs	r2, #32
 800770e:	4393      	bics	r3, r2
 8007710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	011b      	lsls	r3, r3, #4
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a24      	ldr	r2, [pc, #144]	; (80077b4 <TIM_OC2_SetConfig+0xf0>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d10d      	bne.n	8007742 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	2280      	movs	r2, #128	; 0x80
 800772a:	4393      	bics	r3, r2
 800772c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	011b      	lsls	r3, r3, #4
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	2240      	movs	r2, #64	; 0x40
 800773e:	4393      	bics	r3, r2
 8007740:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a1b      	ldr	r2, [pc, #108]	; (80077b4 <TIM_OC2_SetConfig+0xf0>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d00b      	beq.n	8007762 <TIM_OC2_SetConfig+0x9e>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a1a      	ldr	r2, [pc, #104]	; (80077b8 <TIM_OC2_SetConfig+0xf4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d007      	beq.n	8007762 <TIM_OC2_SetConfig+0x9e>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a19      	ldr	r2, [pc, #100]	; (80077bc <TIM_OC2_SetConfig+0xf8>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d003      	beq.n	8007762 <TIM_OC2_SetConfig+0x9e>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a18      	ldr	r2, [pc, #96]	; (80077c0 <TIM_OC2_SetConfig+0xfc>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d113      	bne.n	800778a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	4a17      	ldr	r2, [pc, #92]	; (80077c4 <TIM_OC2_SetConfig+0x100>)
 8007766:	4013      	ands	r3, r2
 8007768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	4a16      	ldr	r2, [pc, #88]	; (80077c8 <TIM_OC2_SetConfig+0x104>)
 800776e:	4013      	ands	r3, r2
 8007770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	693a      	ldr	r2, [r7, #16]
 800777a:	4313      	orrs	r3, r2
 800777c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4313      	orrs	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	697a      	ldr	r2, [r7, #20]
 80077a2:	621a      	str	r2, [r3, #32]
}
 80077a4:	46c0      	nop			; (mov r8, r8)
 80077a6:	46bd      	mov	sp, r7
 80077a8:	b006      	add	sp, #24
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	ffff8fff 	.word	0xffff8fff
 80077b0:	fffffcff 	.word	0xfffffcff
 80077b4:	40012c00 	.word	0x40012c00
 80077b8:	40014000 	.word	0x40014000
 80077bc:	40014400 	.word	0x40014400
 80077c0:	40014800 	.word	0x40014800
 80077c4:	fffffbff 	.word	0xfffffbff
 80077c8:	fffff7ff 	.word	0xfffff7ff

080077cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	4a35      	ldr	r2, [pc, #212]	; (80078b0 <TIM_OC3_SetConfig+0xe4>)
 80077dc:	401a      	ands	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a1b      	ldr	r3, [r3, #32]
 80077e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	69db      	ldr	r3, [r3, #28]
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2270      	movs	r2, #112	; 0x70
 80077f8:	4393      	bics	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2203      	movs	r2, #3
 8007800:	4393      	bics	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	4a28      	ldr	r2, [pc, #160]	; (80078b4 <TIM_OC3_SetConfig+0xe8>)
 8007812:	4013      	ands	r3, r2
 8007814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	021b      	lsls	r3, r3, #8
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	4313      	orrs	r3, r2
 8007820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a24      	ldr	r2, [pc, #144]	; (80078b8 <TIM_OC3_SetConfig+0xec>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d10d      	bne.n	8007846 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	4a23      	ldr	r2, [pc, #140]	; (80078bc <TIM_OC3_SetConfig+0xf0>)
 800782e:	4013      	ands	r3, r2
 8007830:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	021b      	lsls	r3, r3, #8
 8007838:	697a      	ldr	r2, [r7, #20]
 800783a:	4313      	orrs	r3, r2
 800783c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	4a1f      	ldr	r2, [pc, #124]	; (80078c0 <TIM_OC3_SetConfig+0xf4>)
 8007842:	4013      	ands	r3, r2
 8007844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1b      	ldr	r2, [pc, #108]	; (80078b8 <TIM_OC3_SetConfig+0xec>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00b      	beq.n	8007866 <TIM_OC3_SetConfig+0x9a>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a1c      	ldr	r2, [pc, #112]	; (80078c4 <TIM_OC3_SetConfig+0xf8>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d007      	beq.n	8007866 <TIM_OC3_SetConfig+0x9a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a1b      	ldr	r2, [pc, #108]	; (80078c8 <TIM_OC3_SetConfig+0xfc>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d003      	beq.n	8007866 <TIM_OC3_SetConfig+0x9a>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a1a      	ldr	r2, [pc, #104]	; (80078cc <TIM_OC3_SetConfig+0x100>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d113      	bne.n	800788e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	4a19      	ldr	r2, [pc, #100]	; (80078d0 <TIM_OC3_SetConfig+0x104>)
 800786a:	4013      	ands	r3, r2
 800786c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	4a18      	ldr	r2, [pc, #96]	; (80078d4 <TIM_OC3_SetConfig+0x108>)
 8007872:	4013      	ands	r3, r2
 8007874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	011b      	lsls	r3, r3, #4
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	4313      	orrs	r3, r2
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	621a      	str	r2, [r3, #32]
}
 80078a8:	46c0      	nop			; (mov r8, r8)
 80078aa:	46bd      	mov	sp, r7
 80078ac:	b006      	add	sp, #24
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	fffffeff 	.word	0xfffffeff
 80078b4:	fffffdff 	.word	0xfffffdff
 80078b8:	40012c00 	.word	0x40012c00
 80078bc:	fffff7ff 	.word	0xfffff7ff
 80078c0:	fffffbff 	.word	0xfffffbff
 80078c4:	40014000 	.word	0x40014000
 80078c8:	40014400 	.word	0x40014400
 80078cc:	40014800 	.word	0x40014800
 80078d0:	ffffefff 	.word	0xffffefff
 80078d4:	ffffdfff 	.word	0xffffdfff

080078d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	4a28      	ldr	r2, [pc, #160]	; (8007988 <TIM_OC4_SetConfig+0xb0>)
 80078e8:	401a      	ands	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	4a22      	ldr	r2, [pc, #136]	; (800798c <TIM_OC4_SetConfig+0xb4>)
 8007904:	4013      	ands	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	4a21      	ldr	r2, [pc, #132]	; (8007990 <TIM_OC4_SetConfig+0xb8>)
 800790c:	4013      	ands	r3, r2
 800790e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	021b      	lsls	r3, r3, #8
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	4313      	orrs	r3, r2
 800791a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	4a1d      	ldr	r2, [pc, #116]	; (8007994 <TIM_OC4_SetConfig+0xbc>)
 8007920:	4013      	ands	r3, r2
 8007922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	031b      	lsls	r3, r3, #12
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a19      	ldr	r2, [pc, #100]	; (8007998 <TIM_OC4_SetConfig+0xc0>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d00b      	beq.n	8007950 <TIM_OC4_SetConfig+0x78>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	4a18      	ldr	r2, [pc, #96]	; (800799c <TIM_OC4_SetConfig+0xc4>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d007      	beq.n	8007950 <TIM_OC4_SetConfig+0x78>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a17      	ldr	r2, [pc, #92]	; (80079a0 <TIM_OC4_SetConfig+0xc8>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d003      	beq.n	8007950 <TIM_OC4_SetConfig+0x78>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a16      	ldr	r2, [pc, #88]	; (80079a4 <TIM_OC4_SetConfig+0xcc>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d109      	bne.n	8007964 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	4a15      	ldr	r2, [pc, #84]	; (80079a8 <TIM_OC4_SetConfig+0xd0>)
 8007954:	4013      	ands	r3, r2
 8007956:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	019b      	lsls	r3, r3, #6
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	4313      	orrs	r3, r2
 8007962:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	697a      	ldr	r2, [r7, #20]
 8007968:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	621a      	str	r2, [r3, #32]
}
 800797e:	46c0      	nop			; (mov r8, r8)
 8007980:	46bd      	mov	sp, r7
 8007982:	b006      	add	sp, #24
 8007984:	bd80      	pop	{r7, pc}
 8007986:	46c0      	nop			; (mov r8, r8)
 8007988:	ffffefff 	.word	0xffffefff
 800798c:	ffff8fff 	.word	0xffff8fff
 8007990:	fffffcff 	.word	0xfffffcff
 8007994:	ffffdfff 	.word	0xffffdfff
 8007998:	40012c00 	.word	0x40012c00
 800799c:	40014000 	.word	0x40014000
 80079a0:	40014400 	.word	0x40014400
 80079a4:	40014800 	.word	0x40014800
 80079a8:	ffffbfff 	.word	0xffffbfff

080079ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a1b      	ldr	r3, [r3, #32]
 80079bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	2201      	movs	r2, #1
 80079c4:	4393      	bics	r3, r2
 80079c6:	001a      	movs	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	22f0      	movs	r2, #240	; 0xf0
 80079d6:	4393      	bics	r3, r2
 80079d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	220a      	movs	r2, #10
 80079e8:	4393      	bics	r3, r2
 80079ea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	621a      	str	r2, [r3, #32]
}
 8007a00:	46c0      	nop			; (mov r8, r8)
 8007a02:	46bd      	mov	sp, r7
 8007a04:	b006      	add	sp, #24
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6a1b      	ldr	r3, [r3, #32]
 8007a18:	2210      	movs	r2, #16
 8007a1a:	4393      	bics	r3, r2
 8007a1c:	001a      	movs	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	4a0d      	ldr	r2, [pc, #52]	; (8007a68 <TIM_TI2_ConfigInputStage+0x60>)
 8007a32:	4013      	ands	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	031b      	lsls	r3, r3, #12
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	22a0      	movs	r2, #160	; 0xa0
 8007a44:	4393      	bics	r3, r2
 8007a46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	011b      	lsls	r3, r3, #4
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	621a      	str	r2, [r3, #32]
}
 8007a5e:	46c0      	nop			; (mov r8, r8)
 8007a60:	46bd      	mov	sp, r7
 8007a62:	b006      	add	sp, #24
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	46c0      	nop			; (mov r8, r8)
 8007a68:	ffff0fff 	.word	0xffff0fff

08007a6c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2270      	movs	r2, #112	; 0x70
 8007a80:	4393      	bics	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	2207      	movs	r2, #7
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	609a      	str	r2, [r3, #8]
}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	b004      	add	sp, #16
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
 8007aac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	4a09      	ldr	r2, [pc, #36]	; (8007adc <TIM_ETR_SetConfig+0x3c>)
 8007ab8:	4013      	ands	r3, r2
 8007aba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	021a      	lsls	r2, r3, #8
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	431a      	orrs	r2, r3
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	697a      	ldr	r2, [r7, #20]
 8007ad2:	609a      	str	r2, [r3, #8]
}
 8007ad4:	46c0      	nop			; (mov r8, r8)
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	b006      	add	sp, #24
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	ffff00ff 	.word	0xffff00ff

08007ae0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	221f      	movs	r2, #31
 8007af0:	4013      	ands	r3, r2
 8007af2:	2201      	movs	r2, #1
 8007af4:	409a      	lsls	r2, r3
 8007af6:	0013      	movs	r3, r2
 8007af8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	43d2      	mvns	r2, r2
 8007b02:	401a      	ands	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a1a      	ldr	r2, [r3, #32]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	211f      	movs	r1, #31
 8007b10:	400b      	ands	r3, r1
 8007b12:	6879      	ldr	r1, [r7, #4]
 8007b14:	4099      	lsls	r1, r3
 8007b16:	000b      	movs	r3, r1
 8007b18:	431a      	orrs	r2, r3
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	621a      	str	r2, [r3, #32]
}
 8007b1e:	46c0      	nop			; (mov r8, r8)
 8007b20:	46bd      	mov	sp, r7
 8007b22:	b006      	add	sp, #24
 8007b24:	bd80      	pop	{r7, pc}
	...

08007b28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	223c      	movs	r2, #60	; 0x3c
 8007b36:	5c9b      	ldrb	r3, [r3, r2]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d101      	bne.n	8007b40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	e041      	b.n	8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	223c      	movs	r2, #60	; 0x3c
 8007b44:	2101      	movs	r1, #1
 8007b46:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	223d      	movs	r2, #61	; 0x3d
 8007b4c:	2102      	movs	r1, #2
 8007b4e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2270      	movs	r2, #112	; 0x70
 8007b64:	4393      	bics	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a13      	ldr	r2, [pc, #76]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d009      	beq.n	8007b98 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a11      	ldr	r2, [pc, #68]	; (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d004      	beq.n	8007b98 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a10      	ldr	r2, [pc, #64]	; (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d10c      	bne.n	8007bb2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2280      	movs	r2, #128	; 0x80
 8007b9c:	4393      	bics	r3, r2
 8007b9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	223d      	movs	r2, #61	; 0x3d
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	223c      	movs	r2, #60	; 0x3c
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	b004      	add	sp, #16
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	40012c00 	.word	0x40012c00
 8007bd0:	40000400 	.word	0x40000400
 8007bd4:	40014000 	.word	0x40014000

08007bd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007be0:	46c0      	nop			; (mov r8, r8)
 8007be2:	46bd      	mov	sp, r7
 8007be4:	b002      	add	sp, #8
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bf0:	46c0      	nop			; (mov r8, r8)
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	b002      	add	sp, #8
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d101      	bne.n	8007c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e044      	b.n	8007c94 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d107      	bne.n	8007c22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2274      	movs	r2, #116	; 0x74
 8007c16:	2100      	movs	r1, #0
 8007c18:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	f7fc fc17 	bl	8004450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2224      	movs	r2, #36	; 0x24
 8007c26:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2101      	movs	r1, #1
 8007c34:	438a      	bics	r2, r1
 8007c36:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	f000 fbb2 	bl	80083a4 <UART_SetConfig>
 8007c40:	0003      	movs	r3, r0
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d101      	bne.n	8007c4a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e024      	b.n	8007c94 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d003      	beq.n	8007c5a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	0018      	movs	r0, r3
 8007c56:	f000 fcfd 	bl	8008654 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685a      	ldr	r2, [r3, #4]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	490d      	ldr	r1, [pc, #52]	; (8007c9c <HAL_UART_Init+0xa4>)
 8007c66:	400a      	ands	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	689a      	ldr	r2, [r3, #8]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2108      	movs	r1, #8
 8007c76:	438a      	bics	r2, r1
 8007c78:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2101      	movs	r1, #1
 8007c86:	430a      	orrs	r2, r1
 8007c88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	0018      	movs	r0, r3
 8007c8e:	f000 fd95 	bl	80087bc <UART_CheckIdleState>
 8007c92:	0003      	movs	r3, r0
}
 8007c94:	0018      	movs	r0, r3
 8007c96:	46bd      	mov	sp, r7
 8007c98:	b002      	add	sp, #8
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	fffff7ff 	.word	0xfffff7ff

08007ca0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b08a      	sub	sp, #40	; 0x28
 8007ca4:	af02      	add	r7, sp, #8
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	603b      	str	r3, [r7, #0]
 8007cac:	1dbb      	adds	r3, r7, #6
 8007cae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d000      	beq.n	8007cba <HAL_UART_Transmit+0x1a>
 8007cb8:	e096      	b.n	8007de8 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <HAL_UART_Transmit+0x28>
 8007cc0:	1dbb      	adds	r3, r7, #6
 8007cc2:	881b      	ldrh	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d101      	bne.n	8007ccc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e08e      	b.n	8007dea <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	2380      	movs	r3, #128	; 0x80
 8007cd2:	015b      	lsls	r3, r3, #5
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d109      	bne.n	8007cec <HAL_UART_Transmit+0x4c>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d105      	bne.n	8007cec <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	d001      	beq.n	8007cec <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e07e      	b.n	8007dea <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2274      	movs	r2, #116	; 0x74
 8007cf0:	5c9b      	ldrb	r3, [r3, r2]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d101      	bne.n	8007cfa <HAL_UART_Transmit+0x5a>
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	e077      	b.n	8007dea <HAL_UART_Transmit+0x14a>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2274      	movs	r2, #116	; 0x74
 8007cfe:	2101      	movs	r1, #1
 8007d00:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2280      	movs	r2, #128	; 0x80
 8007d06:	2100      	movs	r1, #0
 8007d08:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2221      	movs	r2, #33	; 0x21
 8007d0e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d10:	f7fc fdb6 	bl	8004880 <HAL_GetTick>
 8007d14:	0003      	movs	r3, r0
 8007d16:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	1dba      	adds	r2, r7, #6
 8007d1c:	2150      	movs	r1, #80	; 0x50
 8007d1e:	8812      	ldrh	r2, [r2, #0]
 8007d20:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	1dba      	adds	r2, r7, #6
 8007d26:	2152      	movs	r1, #82	; 0x52
 8007d28:	8812      	ldrh	r2, [r2, #0]
 8007d2a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	2380      	movs	r3, #128	; 0x80
 8007d32:	015b      	lsls	r3, r3, #5
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d108      	bne.n	8007d4a <HAL_UART_Transmit+0xaa>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d104      	bne.n	8007d4a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8007d40:	2300      	movs	r3, #0
 8007d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	61bb      	str	r3, [r7, #24]
 8007d48:	e003      	b.n	8007d52 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2274      	movs	r2, #116	; 0x74
 8007d56:	2100      	movs	r1, #0
 8007d58:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8007d5a:	e02d      	b.n	8007db8 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	9300      	str	r3, [sp, #0]
 8007d64:	0013      	movs	r3, r2
 8007d66:	2200      	movs	r2, #0
 8007d68:	2180      	movs	r1, #128	; 0x80
 8007d6a:	f000 fd6f 	bl	800884c <UART_WaitOnFlagUntilTimeout>
 8007d6e:	1e03      	subs	r3, r0, #0
 8007d70:	d001      	beq.n	8007d76 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e039      	b.n	8007dea <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10b      	bne.n	8007d94 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	881a      	ldrh	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	05d2      	lsls	r2, r2, #23
 8007d86:	0dd2      	lsrs	r2, r2, #23
 8007d88:	b292      	uxth	r2, r2
 8007d8a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	3302      	adds	r3, #2
 8007d90:	61bb      	str	r3, [r7, #24]
 8007d92:	e008      	b.n	8007da6 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	781a      	ldrb	r2, [r3, #0]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	b292      	uxth	r2, r2
 8007d9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	3301      	adds	r3, #1
 8007da4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2252      	movs	r2, #82	; 0x52
 8007daa:	5a9b      	ldrh	r3, [r3, r2]
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	3b01      	subs	r3, #1
 8007db0:	b299      	uxth	r1, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2252      	movs	r2, #82	; 0x52
 8007db6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2252      	movs	r2, #82	; 0x52
 8007dbc:	5a9b      	ldrh	r3, [r3, r2]
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d1cb      	bne.n	8007d5c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	0013      	movs	r3, r2
 8007dce:	2200      	movs	r2, #0
 8007dd0:	2140      	movs	r1, #64	; 0x40
 8007dd2:	f000 fd3b 	bl	800884c <UART_WaitOnFlagUntilTimeout>
 8007dd6:	1e03      	subs	r3, r0, #0
 8007dd8:	d001      	beq.n	8007dde <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e005      	b.n	8007dea <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2220      	movs	r2, #32
 8007de2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	e000      	b.n	8007dea <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007de8:	2302      	movs	r3, #2
  }
}
 8007dea:	0018      	movs	r0, r3
 8007dec:	46bd      	mov	sp, r7
 8007dee:	b008      	add	sp, #32
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007df4:	b590      	push	{r4, r7, lr}
 8007df6:	b0ab      	sub	sp, #172	; 0xac
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	22a4      	movs	r2, #164	; 0xa4
 8007e04:	18b9      	adds	r1, r7, r2
 8007e06:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	20a0      	movs	r0, #160	; 0xa0
 8007e10:	1839      	adds	r1, r7, r0
 8007e12:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	219c      	movs	r1, #156	; 0x9c
 8007e1c:	1879      	adds	r1, r7, r1
 8007e1e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007e20:	0011      	movs	r1, r2
 8007e22:	18bb      	adds	r3, r7, r2
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a99      	ldr	r2, [pc, #612]	; (800808c <HAL_UART_IRQHandler+0x298>)
 8007e28:	4013      	ands	r3, r2
 8007e2a:	2298      	movs	r2, #152	; 0x98
 8007e2c:	18bc      	adds	r4, r7, r2
 8007e2e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007e30:	18bb      	adds	r3, r7, r2
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d114      	bne.n	8007e62 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e38:	187b      	adds	r3, r7, r1
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2220      	movs	r2, #32
 8007e3e:	4013      	ands	r3, r2
 8007e40:	d00f      	beq.n	8007e62 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e42:	183b      	adds	r3, r7, r0
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2220      	movs	r2, #32
 8007e48:	4013      	ands	r3, r2
 8007e4a:	d00a      	beq.n	8007e62 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d100      	bne.n	8007e56 <HAL_UART_IRQHandler+0x62>
 8007e54:	e27e      	b.n	8008354 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	0010      	movs	r0, r2
 8007e5e:	4798      	blx	r3
      }
      return;
 8007e60:	e278      	b.n	8008354 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e62:	2398      	movs	r3, #152	; 0x98
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d100      	bne.n	8007e6e <HAL_UART_IRQHandler+0x7a>
 8007e6c:	e114      	b.n	8008098 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e6e:	239c      	movs	r3, #156	; 0x9c
 8007e70:	18fb      	adds	r3, r7, r3
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2201      	movs	r2, #1
 8007e76:	4013      	ands	r3, r2
 8007e78:	d106      	bne.n	8007e88 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007e7a:	23a0      	movs	r3, #160	; 0xa0
 8007e7c:	18fb      	adds	r3, r7, r3
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a83      	ldr	r2, [pc, #524]	; (8008090 <HAL_UART_IRQHandler+0x29c>)
 8007e82:	4013      	ands	r3, r2
 8007e84:	d100      	bne.n	8007e88 <HAL_UART_IRQHandler+0x94>
 8007e86:	e107      	b.n	8008098 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e88:	23a4      	movs	r3, #164	; 0xa4
 8007e8a:	18fb      	adds	r3, r7, r3
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	4013      	ands	r3, r2
 8007e92:	d012      	beq.n	8007eba <HAL_UART_IRQHandler+0xc6>
 8007e94:	23a0      	movs	r3, #160	; 0xa0
 8007e96:	18fb      	adds	r3, r7, r3
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	2380      	movs	r3, #128	; 0x80
 8007e9c:	005b      	lsls	r3, r3, #1
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	d00b      	beq.n	8007eba <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2280      	movs	r2, #128	; 0x80
 8007eae:	589b      	ldr	r3, [r3, r2]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2180      	movs	r1, #128	; 0x80
 8007eb8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007eba:	23a4      	movs	r3, #164	; 0xa4
 8007ebc:	18fb      	adds	r3, r7, r3
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2202      	movs	r2, #2
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	d011      	beq.n	8007eea <HAL_UART_IRQHandler+0xf6>
 8007ec6:	239c      	movs	r3, #156	; 0x9c
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d00b      	beq.n	8007eea <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2280      	movs	r2, #128	; 0x80
 8007ede:	589b      	ldr	r3, [r3, r2]
 8007ee0:	2204      	movs	r2, #4
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2180      	movs	r1, #128	; 0x80
 8007ee8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007eea:	23a4      	movs	r3, #164	; 0xa4
 8007eec:	18fb      	adds	r3, r7, r3
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2204      	movs	r2, #4
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	d011      	beq.n	8007f1a <HAL_UART_IRQHandler+0x126>
 8007ef6:	239c      	movs	r3, #156	; 0x9c
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2201      	movs	r2, #1
 8007efe:	4013      	ands	r3, r2
 8007f00:	d00b      	beq.n	8007f1a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2204      	movs	r2, #4
 8007f08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2280      	movs	r2, #128	; 0x80
 8007f0e:	589b      	ldr	r3, [r3, r2]
 8007f10:	2202      	movs	r2, #2
 8007f12:	431a      	orrs	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2180      	movs	r1, #128	; 0x80
 8007f18:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f1a:	23a4      	movs	r3, #164	; 0xa4
 8007f1c:	18fb      	adds	r3, r7, r3
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2208      	movs	r2, #8
 8007f22:	4013      	ands	r3, r2
 8007f24:	d017      	beq.n	8007f56 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f26:	23a0      	movs	r3, #160	; 0xa0
 8007f28:	18fb      	adds	r3, r7, r3
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	4013      	ands	r3, r2
 8007f30:	d105      	bne.n	8007f3e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007f32:	239c      	movs	r3, #156	; 0x9c
 8007f34:	18fb      	adds	r3, r7, r3
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f3c:	d00b      	beq.n	8007f56 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2208      	movs	r2, #8
 8007f44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2280      	movs	r2, #128	; 0x80
 8007f4a:	589b      	ldr	r3, [r3, r2]
 8007f4c:	2208      	movs	r2, #8
 8007f4e:	431a      	orrs	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2180      	movs	r1, #128	; 0x80
 8007f54:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007f56:	23a4      	movs	r3, #164	; 0xa4
 8007f58:	18fb      	adds	r3, r7, r3
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	2380      	movs	r3, #128	; 0x80
 8007f5e:	011b      	lsls	r3, r3, #4
 8007f60:	4013      	ands	r3, r2
 8007f62:	d013      	beq.n	8007f8c <HAL_UART_IRQHandler+0x198>
 8007f64:	23a0      	movs	r3, #160	; 0xa0
 8007f66:	18fb      	adds	r3, r7, r3
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	2380      	movs	r3, #128	; 0x80
 8007f6c:	04db      	lsls	r3, r3, #19
 8007f6e:	4013      	ands	r3, r2
 8007f70:	d00c      	beq.n	8007f8c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2280      	movs	r2, #128	; 0x80
 8007f78:	0112      	lsls	r2, r2, #4
 8007f7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2280      	movs	r2, #128	; 0x80
 8007f80:	589b      	ldr	r3, [r3, r2]
 8007f82:	2220      	movs	r2, #32
 8007f84:	431a      	orrs	r2, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2180      	movs	r1, #128	; 0x80
 8007f8a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2280      	movs	r2, #128	; 0x80
 8007f90:	589b      	ldr	r3, [r3, r2]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d100      	bne.n	8007f98 <HAL_UART_IRQHandler+0x1a4>
 8007f96:	e1df      	b.n	8008358 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f98:	23a4      	movs	r3, #164	; 0xa4
 8007f9a:	18fb      	adds	r3, r7, r3
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2220      	movs	r2, #32
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	d00e      	beq.n	8007fc2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007fa4:	23a0      	movs	r3, #160	; 0xa0
 8007fa6:	18fb      	adds	r3, r7, r3
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2220      	movs	r2, #32
 8007fac:	4013      	ands	r3, r2
 8007fae:	d008      	beq.n	8007fc2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d004      	beq.n	8007fc2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	0010      	movs	r0, r2
 8007fc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2280      	movs	r2, #128	; 0x80
 8007fc6:	589b      	ldr	r3, [r3, r2]
 8007fc8:	2194      	movs	r1, #148	; 0x94
 8007fca:	187a      	adds	r2, r7, r1
 8007fcc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	2240      	movs	r2, #64	; 0x40
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	2b40      	cmp	r3, #64	; 0x40
 8007fda:	d004      	beq.n	8007fe6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007fdc:	187b      	adds	r3, r7, r1
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2228      	movs	r2, #40	; 0x28
 8007fe2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fe4:	d047      	beq.n	8008076 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	0018      	movs	r0, r3
 8007fea:	f000 fda3 	bl	8008b34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	2240      	movs	r2, #64	; 0x40
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	2b40      	cmp	r3, #64	; 0x40
 8007ffa:	d137      	bne.n	800806c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ffc:	f3ef 8310 	mrs	r3, PRIMASK
 8008000:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8008002:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008004:	2090      	movs	r0, #144	; 0x90
 8008006:	183a      	adds	r2, r7, r0
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	2301      	movs	r3, #1
 800800c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800800e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008010:	f383 8810 	msr	PRIMASK, r3
}
 8008014:	46c0      	nop			; (mov r8, r8)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	689a      	ldr	r2, [r3, #8]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2140      	movs	r1, #64	; 0x40
 8008022:	438a      	bics	r2, r1
 8008024:	609a      	str	r2, [r3, #8]
 8008026:	183b      	adds	r3, r7, r0
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800802c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800802e:	f383 8810 	msr	PRIMASK, r3
}
 8008032:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008038:	2b00      	cmp	r3, #0
 800803a:	d012      	beq.n	8008062 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008040:	4a14      	ldr	r2, [pc, #80]	; (8008094 <HAL_UART_IRQHandler+0x2a0>)
 8008042:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008048:	0018      	movs	r0, r3
 800804a:	f7fd fab8 	bl	80055be <HAL_DMA_Abort_IT>
 800804e:	1e03      	subs	r3, r0, #0
 8008050:	d01a      	beq.n	8008088 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008056:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800805c:	0018      	movs	r0, r3
 800805e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008060:	e012      	b.n	8008088 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	0018      	movs	r0, r3
 8008066:	f000 f995 	bl	8008394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800806a:	e00d      	b.n	8008088 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	0018      	movs	r0, r3
 8008070:	f000 f990 	bl	8008394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008074:	e008      	b.n	8008088 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	0018      	movs	r0, r3
 800807a:	f000 f98b 	bl	8008394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2280      	movs	r2, #128	; 0x80
 8008082:	2100      	movs	r1, #0
 8008084:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008086:	e167      	b.n	8008358 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008088:	46c0      	nop			; (mov r8, r8)
    return;
 800808a:	e165      	b.n	8008358 <HAL_UART_IRQHandler+0x564>
 800808c:	0000080f 	.word	0x0000080f
 8008090:	04000120 	.word	0x04000120
 8008094:	08008bf9 	.word	0x08008bf9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800809c:	2b01      	cmp	r3, #1
 800809e:	d000      	beq.n	80080a2 <HAL_UART_IRQHandler+0x2ae>
 80080a0:	e131      	b.n	8008306 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80080a2:	23a4      	movs	r3, #164	; 0xa4
 80080a4:	18fb      	adds	r3, r7, r3
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2210      	movs	r2, #16
 80080aa:	4013      	ands	r3, r2
 80080ac:	d100      	bne.n	80080b0 <HAL_UART_IRQHandler+0x2bc>
 80080ae:	e12a      	b.n	8008306 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80080b0:	23a0      	movs	r3, #160	; 0xa0
 80080b2:	18fb      	adds	r3, r7, r3
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2210      	movs	r2, #16
 80080b8:	4013      	ands	r3, r2
 80080ba:	d100      	bne.n	80080be <HAL_UART_IRQHandler+0x2ca>
 80080bc:	e123      	b.n	8008306 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2210      	movs	r2, #16
 80080c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	2240      	movs	r2, #64	; 0x40
 80080ce:	4013      	ands	r3, r2
 80080d0:	2b40      	cmp	r3, #64	; 0x40
 80080d2:	d000      	beq.n	80080d6 <HAL_UART_IRQHandler+0x2e2>
 80080d4:	e09b      	b.n	800820e <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	217e      	movs	r1, #126	; 0x7e
 80080e0:	187b      	adds	r3, r7, r1
 80080e2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80080e4:	187b      	adds	r3, r7, r1
 80080e6:	881b      	ldrh	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d100      	bne.n	80080ee <HAL_UART_IRQHandler+0x2fa>
 80080ec:	e136      	b.n	800835c <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2258      	movs	r2, #88	; 0x58
 80080f2:	5a9b      	ldrh	r3, [r3, r2]
 80080f4:	187a      	adds	r2, r7, r1
 80080f6:	8812      	ldrh	r2, [r2, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d300      	bcc.n	80080fe <HAL_UART_IRQHandler+0x30a>
 80080fc:	e12e      	b.n	800835c <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	187a      	adds	r2, r7, r1
 8008102:	215a      	movs	r1, #90	; 0x5a
 8008104:	8812      	ldrh	r2, [r2, #0]
 8008106:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	2b20      	cmp	r3, #32
 8008110:	d06e      	beq.n	80081f0 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008112:	f3ef 8310 	mrs	r3, PRIMASK
 8008116:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800811a:	67bb      	str	r3, [r7, #120]	; 0x78
 800811c:	2301      	movs	r3, #1
 800811e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008122:	f383 8810 	msr	PRIMASK, r3
}
 8008126:	46c0      	nop			; (mov r8, r8)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	498e      	ldr	r1, [pc, #568]	; (800836c <HAL_UART_IRQHandler+0x578>)
 8008134:	400a      	ands	r2, r1
 8008136:	601a      	str	r2, [r3, #0]
 8008138:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800813a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800813c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800813e:	f383 8810 	msr	PRIMASK, r3
}
 8008142:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008144:	f3ef 8310 	mrs	r3, PRIMASK
 8008148:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800814a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800814c:	677b      	str	r3, [r7, #116]	; 0x74
 800814e:	2301      	movs	r3, #1
 8008150:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008152:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008154:	f383 8810 	msr	PRIMASK, r3
}
 8008158:	46c0      	nop			; (mov r8, r8)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2101      	movs	r1, #1
 8008166:	438a      	bics	r2, r1
 8008168:	609a      	str	r2, [r3, #8]
 800816a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800816c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800816e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008170:	f383 8810 	msr	PRIMASK, r3
}
 8008174:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008176:	f3ef 8310 	mrs	r3, PRIMASK
 800817a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800817c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800817e:	673b      	str	r3, [r7, #112]	; 0x70
 8008180:	2301      	movs	r3, #1
 8008182:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008184:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008186:	f383 8810 	msr	PRIMASK, r3
}
 800818a:	46c0      	nop			; (mov r8, r8)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689a      	ldr	r2, [r3, #8]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2140      	movs	r1, #64	; 0x40
 8008198:	438a      	bics	r2, r1
 800819a:	609a      	str	r2, [r3, #8]
 800819c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800819e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081a2:	f383 8810 	msr	PRIMASK, r3
}
 80081a6:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2220      	movs	r2, #32
 80081ac:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081b4:	f3ef 8310 	mrs	r3, PRIMASK
 80081b8:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80081ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80081be:	2301      	movs	r3, #1
 80081c0:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081c4:	f383 8810 	msr	PRIMASK, r3
}
 80081c8:	46c0      	nop			; (mov r8, r8)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2110      	movs	r1, #16
 80081d6:	438a      	bics	r2, r1
 80081d8:	601a      	str	r2, [r3, #0]
 80081da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081e0:	f383 8810 	msr	PRIMASK, r3
}
 80081e4:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ea:	0018      	movs	r0, r3
 80081ec:	f7fd f9af 	bl	800554e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2258      	movs	r2, #88	; 0x58
 80081f4:	5a9a      	ldrh	r2, [r3, r2]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	215a      	movs	r1, #90	; 0x5a
 80081fa:	5a5b      	ldrh	r3, [r3, r1]
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	b29a      	uxth	r2, r3
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	0011      	movs	r1, r2
 8008206:	0018      	movs	r0, r3
 8008208:	f7fb fb3c 	bl	8003884 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800820c:	e0a6      	b.n	800835c <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2258      	movs	r2, #88	; 0x58
 8008212:	5a99      	ldrh	r1, [r3, r2]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	225a      	movs	r2, #90	; 0x5a
 8008218:	5a9b      	ldrh	r3, [r3, r2]
 800821a:	b29a      	uxth	r2, r3
 800821c:	208e      	movs	r0, #142	; 0x8e
 800821e:	183b      	adds	r3, r7, r0
 8008220:	1a8a      	subs	r2, r1, r2
 8008222:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	225a      	movs	r2, #90	; 0x5a
 8008228:	5a9b      	ldrh	r3, [r3, r2]
 800822a:	b29b      	uxth	r3, r3
 800822c:	2b00      	cmp	r3, #0
 800822e:	d100      	bne.n	8008232 <HAL_UART_IRQHandler+0x43e>
 8008230:	e096      	b.n	8008360 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 8008232:	183b      	adds	r3, r7, r0
 8008234:	881b      	ldrh	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d100      	bne.n	800823c <HAL_UART_IRQHandler+0x448>
 800823a:	e091      	b.n	8008360 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800823c:	f3ef 8310 	mrs	r3, PRIMASK
 8008240:	60fb      	str	r3, [r7, #12]
  return(result);
 8008242:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008244:	2488      	movs	r4, #136	; 0x88
 8008246:	193a      	adds	r2, r7, r4
 8008248:	6013      	str	r3, [r2, #0]
 800824a:	2301      	movs	r3, #1
 800824c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	f383 8810 	msr	PRIMASK, r3
}
 8008254:	46c0      	nop			; (mov r8, r8)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4943      	ldr	r1, [pc, #268]	; (8008370 <HAL_UART_IRQHandler+0x57c>)
 8008262:	400a      	ands	r2, r1
 8008264:	601a      	str	r2, [r3, #0]
 8008266:	193b      	adds	r3, r7, r4
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f383 8810 	msr	PRIMASK, r3
}
 8008272:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008274:	f3ef 8310 	mrs	r3, PRIMASK
 8008278:	61bb      	str	r3, [r7, #24]
  return(result);
 800827a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800827c:	2484      	movs	r4, #132	; 0x84
 800827e:	193a      	adds	r2, r7, r4
 8008280:	6013      	str	r3, [r2, #0]
 8008282:	2301      	movs	r3, #1
 8008284:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	f383 8810 	msr	PRIMASK, r3
}
 800828c:	46c0      	nop			; (mov r8, r8)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689a      	ldr	r2, [r3, #8]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2101      	movs	r1, #1
 800829a:	438a      	bics	r2, r1
 800829c:	609a      	str	r2, [r3, #8]
 800829e:	193b      	adds	r3, r7, r4
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082a4:	6a3b      	ldr	r3, [r7, #32]
 80082a6:	f383 8810 	msr	PRIMASK, r3
}
 80082aa:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2220      	movs	r2, #32
 80082b0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082be:	f3ef 8310 	mrs	r3, PRIMASK
 80082c2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082c6:	2480      	movs	r4, #128	; 0x80
 80082c8:	193a      	adds	r2, r7, r4
 80082ca:	6013      	str	r3, [r2, #0]
 80082cc:	2301      	movs	r3, #1
 80082ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d2:	f383 8810 	msr	PRIMASK, r3
}
 80082d6:	46c0      	nop			; (mov r8, r8)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2110      	movs	r1, #16
 80082e4:	438a      	bics	r2, r1
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	193b      	adds	r3, r7, r4
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082f0:	f383 8810 	msr	PRIMASK, r3
}
 80082f4:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80082f6:	183b      	adds	r3, r7, r0
 80082f8:	881a      	ldrh	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	0011      	movs	r1, r2
 80082fe:	0018      	movs	r0, r3
 8008300:	f7fb fac0 	bl	8003884 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008304:	e02c      	b.n	8008360 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008306:	23a4      	movs	r3, #164	; 0xa4
 8008308:	18fb      	adds	r3, r7, r3
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2280      	movs	r2, #128	; 0x80
 800830e:	4013      	ands	r3, r2
 8008310:	d00f      	beq.n	8008332 <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008312:	23a0      	movs	r3, #160	; 0xa0
 8008314:	18fb      	adds	r3, r7, r3
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2280      	movs	r2, #128	; 0x80
 800831a:	4013      	ands	r3, r2
 800831c:	d009      	beq.n	8008332 <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008322:	2b00      	cmp	r3, #0
 8008324:	d01e      	beq.n	8008364 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	0010      	movs	r0, r2
 800832e:	4798      	blx	r3
    }
    return;
 8008330:	e018      	b.n	8008364 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008332:	23a4      	movs	r3, #164	; 0xa4
 8008334:	18fb      	adds	r3, r7, r3
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2240      	movs	r2, #64	; 0x40
 800833a:	4013      	ands	r3, r2
 800833c:	d013      	beq.n	8008366 <HAL_UART_IRQHandler+0x572>
 800833e:	23a0      	movs	r3, #160	; 0xa0
 8008340:	18fb      	adds	r3, r7, r3
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2240      	movs	r2, #64	; 0x40
 8008346:	4013      	ands	r3, r2
 8008348:	d00d      	beq.n	8008366 <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	0018      	movs	r0, r3
 800834e:	f000 fc6a 	bl	8008c26 <UART_EndTransmit_IT>
    return;
 8008352:	e008      	b.n	8008366 <HAL_UART_IRQHandler+0x572>
      return;
 8008354:	46c0      	nop			; (mov r8, r8)
 8008356:	e006      	b.n	8008366 <HAL_UART_IRQHandler+0x572>
    return;
 8008358:	46c0      	nop			; (mov r8, r8)
 800835a:	e004      	b.n	8008366 <HAL_UART_IRQHandler+0x572>
      return;
 800835c:	46c0      	nop			; (mov r8, r8)
 800835e:	e002      	b.n	8008366 <HAL_UART_IRQHandler+0x572>
      return;
 8008360:	46c0      	nop			; (mov r8, r8)
 8008362:	e000      	b.n	8008366 <HAL_UART_IRQHandler+0x572>
    return;
 8008364:	46c0      	nop			; (mov r8, r8)
  }

}
 8008366:	46bd      	mov	sp, r7
 8008368:	b02b      	add	sp, #172	; 0xac
 800836a:	bd90      	pop	{r4, r7, pc}
 800836c:	fffffeff 	.word	0xfffffeff
 8008370:	fffffedf 	.word	0xfffffedf

08008374 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800837c:	46c0      	nop			; (mov r8, r8)
 800837e:	46bd      	mov	sp, r7
 8008380:	b002      	add	sp, #8
 8008382:	bd80      	pop	{r7, pc}

08008384 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800838c:	46c0      	nop			; (mov r8, r8)
 800838e:	46bd      	mov	sp, r7
 8008390:	b002      	add	sp, #8
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b082      	sub	sp, #8
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800839c:	46c0      	nop			; (mov r8, r8)
 800839e:	46bd      	mov	sp, r7
 80083a0:	b002      	add	sp, #8
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b088      	sub	sp, #32
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083ac:	231e      	movs	r3, #30
 80083ae:	18fb      	adds	r3, r7, r3
 80083b0:	2200      	movs	r2, #0
 80083b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	431a      	orrs	r2, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a97      	ldr	r2, [pc, #604]	; (8008630 <UART_SetConfig+0x28c>)
 80083d4:	4013      	ands	r3, r2
 80083d6:	0019      	movs	r1, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	430a      	orrs	r2, r1
 80083e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	4a92      	ldr	r2, [pc, #584]	; (8008634 <UART_SetConfig+0x290>)
 80083ea:	4013      	ands	r3, r2
 80083ec:	0019      	movs	r1, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68da      	ldr	r2, [r3, #12]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	430a      	orrs	r2, r1
 80083f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a1b      	ldr	r3, [r3, #32]
 8008404:	697a      	ldr	r2, [r7, #20]
 8008406:	4313      	orrs	r3, r2
 8008408:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	4a89      	ldr	r2, [pc, #548]	; (8008638 <UART_SetConfig+0x294>)
 8008412:	4013      	ands	r3, r2
 8008414:	0019      	movs	r1, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	430a      	orrs	r2, r1
 800841e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a85      	ldr	r2, [pc, #532]	; (800863c <UART_SetConfig+0x298>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d127      	bne.n	800847a <UART_SetConfig+0xd6>
 800842a:	4b85      	ldr	r3, [pc, #532]	; (8008640 <UART_SetConfig+0x29c>)
 800842c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842e:	2203      	movs	r2, #3
 8008430:	4013      	ands	r3, r2
 8008432:	2b03      	cmp	r3, #3
 8008434:	d00d      	beq.n	8008452 <UART_SetConfig+0xae>
 8008436:	d81b      	bhi.n	8008470 <UART_SetConfig+0xcc>
 8008438:	2b02      	cmp	r3, #2
 800843a:	d014      	beq.n	8008466 <UART_SetConfig+0xc2>
 800843c:	d818      	bhi.n	8008470 <UART_SetConfig+0xcc>
 800843e:	2b00      	cmp	r3, #0
 8008440:	d002      	beq.n	8008448 <UART_SetConfig+0xa4>
 8008442:	2b01      	cmp	r3, #1
 8008444:	d00a      	beq.n	800845c <UART_SetConfig+0xb8>
 8008446:	e013      	b.n	8008470 <UART_SetConfig+0xcc>
 8008448:	231f      	movs	r3, #31
 800844a:	18fb      	adds	r3, r7, r3
 800844c:	2200      	movs	r2, #0
 800844e:	701a      	strb	r2, [r3, #0]
 8008450:	e035      	b.n	80084be <UART_SetConfig+0x11a>
 8008452:	231f      	movs	r3, #31
 8008454:	18fb      	adds	r3, r7, r3
 8008456:	2202      	movs	r2, #2
 8008458:	701a      	strb	r2, [r3, #0]
 800845a:	e030      	b.n	80084be <UART_SetConfig+0x11a>
 800845c:	231f      	movs	r3, #31
 800845e:	18fb      	adds	r3, r7, r3
 8008460:	2204      	movs	r2, #4
 8008462:	701a      	strb	r2, [r3, #0]
 8008464:	e02b      	b.n	80084be <UART_SetConfig+0x11a>
 8008466:	231f      	movs	r3, #31
 8008468:	18fb      	adds	r3, r7, r3
 800846a:	2208      	movs	r2, #8
 800846c:	701a      	strb	r2, [r3, #0]
 800846e:	e026      	b.n	80084be <UART_SetConfig+0x11a>
 8008470:	231f      	movs	r3, #31
 8008472:	18fb      	adds	r3, r7, r3
 8008474:	2210      	movs	r2, #16
 8008476:	701a      	strb	r2, [r3, #0]
 8008478:	e021      	b.n	80084be <UART_SetConfig+0x11a>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a71      	ldr	r2, [pc, #452]	; (8008644 <UART_SetConfig+0x2a0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d104      	bne.n	800848e <UART_SetConfig+0xea>
 8008484:	231f      	movs	r3, #31
 8008486:	18fb      	adds	r3, r7, r3
 8008488:	2200      	movs	r2, #0
 800848a:	701a      	strb	r2, [r3, #0]
 800848c:	e017      	b.n	80084be <UART_SetConfig+0x11a>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a6d      	ldr	r2, [pc, #436]	; (8008648 <UART_SetConfig+0x2a4>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d104      	bne.n	80084a2 <UART_SetConfig+0xfe>
 8008498:	231f      	movs	r3, #31
 800849a:	18fb      	adds	r3, r7, r3
 800849c:	2200      	movs	r2, #0
 800849e:	701a      	strb	r2, [r3, #0]
 80084a0:	e00d      	b.n	80084be <UART_SetConfig+0x11a>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a69      	ldr	r2, [pc, #420]	; (800864c <UART_SetConfig+0x2a8>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d104      	bne.n	80084b6 <UART_SetConfig+0x112>
 80084ac:	231f      	movs	r3, #31
 80084ae:	18fb      	adds	r3, r7, r3
 80084b0:	2200      	movs	r2, #0
 80084b2:	701a      	strb	r2, [r3, #0]
 80084b4:	e003      	b.n	80084be <UART_SetConfig+0x11a>
 80084b6:	231f      	movs	r3, #31
 80084b8:	18fb      	adds	r3, r7, r3
 80084ba:	2210      	movs	r2, #16
 80084bc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	69da      	ldr	r2, [r3, #28]
 80084c2:	2380      	movs	r3, #128	; 0x80
 80084c4:	021b      	lsls	r3, r3, #8
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d15d      	bne.n	8008586 <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 80084ca:	231f      	movs	r3, #31
 80084cc:	18fb      	adds	r3, r7, r3
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2b08      	cmp	r3, #8
 80084d2:	d015      	beq.n	8008500 <UART_SetConfig+0x15c>
 80084d4:	dc18      	bgt.n	8008508 <UART_SetConfig+0x164>
 80084d6:	2b04      	cmp	r3, #4
 80084d8:	d00d      	beq.n	80084f6 <UART_SetConfig+0x152>
 80084da:	dc15      	bgt.n	8008508 <UART_SetConfig+0x164>
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d002      	beq.n	80084e6 <UART_SetConfig+0x142>
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d005      	beq.n	80084f0 <UART_SetConfig+0x14c>
 80084e4:	e010      	b.n	8008508 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084e6:	f7fe fa5b 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 80084ea:	0003      	movs	r3, r0
 80084ec:	61bb      	str	r3, [r7, #24]
        break;
 80084ee:	e012      	b.n	8008516 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084f0:	4b57      	ldr	r3, [pc, #348]	; (8008650 <UART_SetConfig+0x2ac>)
 80084f2:	61bb      	str	r3, [r7, #24]
        break;
 80084f4:	e00f      	b.n	8008516 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084f6:	f7fe f9e3 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 80084fa:	0003      	movs	r3, r0
 80084fc:	61bb      	str	r3, [r7, #24]
        break;
 80084fe:	e00a      	b.n	8008516 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008500:	2380      	movs	r3, #128	; 0x80
 8008502:	021b      	lsls	r3, r3, #8
 8008504:	61bb      	str	r3, [r7, #24]
        break;
 8008506:	e006      	b.n	8008516 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800850c:	231e      	movs	r3, #30
 800850e:	18fb      	adds	r3, r7, r3
 8008510:	2201      	movs	r2, #1
 8008512:	701a      	strb	r2, [r3, #0]
        break;
 8008514:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d100      	bne.n	800851e <UART_SetConfig+0x17a>
 800851c:	e07b      	b.n	8008616 <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	005a      	lsls	r2, r3, #1
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	085b      	lsrs	r3, r3, #1
 8008528:	18d2      	adds	r2, r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	0019      	movs	r1, r3
 8008530:	0010      	movs	r0, r2
 8008532:	f7f7 fe05 	bl	8000140 <__udivsi3>
 8008536:	0003      	movs	r3, r0
 8008538:	b29b      	uxth	r3, r3
 800853a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	2b0f      	cmp	r3, #15
 8008540:	d91c      	bls.n	800857c <UART_SetConfig+0x1d8>
 8008542:	693a      	ldr	r2, [r7, #16]
 8008544:	2380      	movs	r3, #128	; 0x80
 8008546:	025b      	lsls	r3, r3, #9
 8008548:	429a      	cmp	r2, r3
 800854a:	d217      	bcs.n	800857c <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	b29a      	uxth	r2, r3
 8008550:	200e      	movs	r0, #14
 8008552:	183b      	adds	r3, r7, r0
 8008554:	210f      	movs	r1, #15
 8008556:	438a      	bics	r2, r1
 8008558:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	085b      	lsrs	r3, r3, #1
 800855e:	b29b      	uxth	r3, r3
 8008560:	2207      	movs	r2, #7
 8008562:	4013      	ands	r3, r2
 8008564:	b299      	uxth	r1, r3
 8008566:	183b      	adds	r3, r7, r0
 8008568:	183a      	adds	r2, r7, r0
 800856a:	8812      	ldrh	r2, [r2, #0]
 800856c:	430a      	orrs	r2, r1
 800856e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	183a      	adds	r2, r7, r0
 8008576:	8812      	ldrh	r2, [r2, #0]
 8008578:	60da      	str	r2, [r3, #12]
 800857a:	e04c      	b.n	8008616 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 800857c:	231e      	movs	r3, #30
 800857e:	18fb      	adds	r3, r7, r3
 8008580:	2201      	movs	r2, #1
 8008582:	701a      	strb	r2, [r3, #0]
 8008584:	e047      	b.n	8008616 <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008586:	231f      	movs	r3, #31
 8008588:	18fb      	adds	r3, r7, r3
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	2b08      	cmp	r3, #8
 800858e:	d015      	beq.n	80085bc <UART_SetConfig+0x218>
 8008590:	dc18      	bgt.n	80085c4 <UART_SetConfig+0x220>
 8008592:	2b04      	cmp	r3, #4
 8008594:	d00d      	beq.n	80085b2 <UART_SetConfig+0x20e>
 8008596:	dc15      	bgt.n	80085c4 <UART_SetConfig+0x220>
 8008598:	2b00      	cmp	r3, #0
 800859a:	d002      	beq.n	80085a2 <UART_SetConfig+0x1fe>
 800859c:	2b02      	cmp	r3, #2
 800859e:	d005      	beq.n	80085ac <UART_SetConfig+0x208>
 80085a0:	e010      	b.n	80085c4 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085a2:	f7fe f9fd 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 80085a6:	0003      	movs	r3, r0
 80085a8:	61bb      	str	r3, [r7, #24]
        break;
 80085aa:	e012      	b.n	80085d2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085ac:	4b28      	ldr	r3, [pc, #160]	; (8008650 <UART_SetConfig+0x2ac>)
 80085ae:	61bb      	str	r3, [r7, #24]
        break;
 80085b0:	e00f      	b.n	80085d2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085b2:	f7fe f985 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 80085b6:	0003      	movs	r3, r0
 80085b8:	61bb      	str	r3, [r7, #24]
        break;
 80085ba:	e00a      	b.n	80085d2 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085bc:	2380      	movs	r3, #128	; 0x80
 80085be:	021b      	lsls	r3, r3, #8
 80085c0:	61bb      	str	r3, [r7, #24]
        break;
 80085c2:	e006      	b.n	80085d2 <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80085c8:	231e      	movs	r3, #30
 80085ca:	18fb      	adds	r3, r7, r3
 80085cc:	2201      	movs	r2, #1
 80085ce:	701a      	strb	r2, [r3, #0]
        break;
 80085d0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d01e      	beq.n	8008616 <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	085a      	lsrs	r2, r3, #1
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	18d2      	adds	r2, r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	0019      	movs	r1, r3
 80085e8:	0010      	movs	r0, r2
 80085ea:	f7f7 fda9 	bl	8000140 <__udivsi3>
 80085ee:	0003      	movs	r3, r0
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	2b0f      	cmp	r3, #15
 80085f8:	d909      	bls.n	800860e <UART_SetConfig+0x26a>
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	2380      	movs	r3, #128	; 0x80
 80085fe:	025b      	lsls	r3, r3, #9
 8008600:	429a      	cmp	r2, r3
 8008602:	d204      	bcs.n	800860e <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	693a      	ldr	r2, [r7, #16]
 800860a:	60da      	str	r2, [r3, #12]
 800860c:	e003      	b.n	8008616 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 800860e:	231e      	movs	r3, #30
 8008610:	18fb      	adds	r3, r7, r3
 8008612:	2201      	movs	r2, #1
 8008614:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008622:	231e      	movs	r3, #30
 8008624:	18fb      	adds	r3, r7, r3
 8008626:	781b      	ldrb	r3, [r3, #0]
}
 8008628:	0018      	movs	r0, r3
 800862a:	46bd      	mov	sp, r7
 800862c:	b008      	add	sp, #32
 800862e:	bd80      	pop	{r7, pc}
 8008630:	efff69f3 	.word	0xefff69f3
 8008634:	ffffcfff 	.word	0xffffcfff
 8008638:	fffff4ff 	.word	0xfffff4ff
 800863c:	40013800 	.word	0x40013800
 8008640:	40021000 	.word	0x40021000
 8008644:	40004400 	.word	0x40004400
 8008648:	40004800 	.word	0x40004800
 800864c:	40004c00 	.word	0x40004c00
 8008650:	007a1200 	.word	0x007a1200

08008654 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b082      	sub	sp, #8
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008660:	2201      	movs	r2, #1
 8008662:	4013      	ands	r3, r2
 8008664:	d00b      	beq.n	800867e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	4a4a      	ldr	r2, [pc, #296]	; (8008798 <UART_AdvFeatureConfig+0x144>)
 800866e:	4013      	ands	r3, r2
 8008670:	0019      	movs	r1, r3
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	430a      	orrs	r2, r1
 800867c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008682:	2202      	movs	r2, #2
 8008684:	4013      	ands	r3, r2
 8008686:	d00b      	beq.n	80086a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	4a43      	ldr	r2, [pc, #268]	; (800879c <UART_AdvFeatureConfig+0x148>)
 8008690:	4013      	ands	r3, r2
 8008692:	0019      	movs	r1, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	430a      	orrs	r2, r1
 800869e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086a4:	2204      	movs	r2, #4
 80086a6:	4013      	ands	r3, r2
 80086a8:	d00b      	beq.n	80086c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	4a3b      	ldr	r2, [pc, #236]	; (80087a0 <UART_AdvFeatureConfig+0x14c>)
 80086b2:	4013      	ands	r3, r2
 80086b4:	0019      	movs	r1, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	430a      	orrs	r2, r1
 80086c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c6:	2208      	movs	r2, #8
 80086c8:	4013      	ands	r3, r2
 80086ca:	d00b      	beq.n	80086e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	4a34      	ldr	r2, [pc, #208]	; (80087a4 <UART_AdvFeatureConfig+0x150>)
 80086d4:	4013      	ands	r3, r2
 80086d6:	0019      	movs	r1, r3
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	430a      	orrs	r2, r1
 80086e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e8:	2210      	movs	r2, #16
 80086ea:	4013      	ands	r3, r2
 80086ec:	d00b      	beq.n	8008706 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	4a2c      	ldr	r2, [pc, #176]	; (80087a8 <UART_AdvFeatureConfig+0x154>)
 80086f6:	4013      	ands	r3, r2
 80086f8:	0019      	movs	r1, r3
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	430a      	orrs	r2, r1
 8008704:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870a:	2220      	movs	r2, #32
 800870c:	4013      	ands	r3, r2
 800870e:	d00b      	beq.n	8008728 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	4a25      	ldr	r2, [pc, #148]	; (80087ac <UART_AdvFeatureConfig+0x158>)
 8008718:	4013      	ands	r3, r2
 800871a:	0019      	movs	r1, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	430a      	orrs	r2, r1
 8008726:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800872c:	2240      	movs	r2, #64	; 0x40
 800872e:	4013      	ands	r3, r2
 8008730:	d01d      	beq.n	800876e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	4a1d      	ldr	r2, [pc, #116]	; (80087b0 <UART_AdvFeatureConfig+0x15c>)
 800873a:	4013      	ands	r3, r2
 800873c:	0019      	movs	r1, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	430a      	orrs	r2, r1
 8008748:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800874e:	2380      	movs	r3, #128	; 0x80
 8008750:	035b      	lsls	r3, r3, #13
 8008752:	429a      	cmp	r2, r3
 8008754:	d10b      	bne.n	800876e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	4a15      	ldr	r2, [pc, #84]	; (80087b4 <UART_AdvFeatureConfig+0x160>)
 800875e:	4013      	ands	r3, r2
 8008760:	0019      	movs	r1, r3
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	430a      	orrs	r2, r1
 800876c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008772:	2280      	movs	r2, #128	; 0x80
 8008774:	4013      	ands	r3, r2
 8008776:	d00b      	beq.n	8008790 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	4a0e      	ldr	r2, [pc, #56]	; (80087b8 <UART_AdvFeatureConfig+0x164>)
 8008780:	4013      	ands	r3, r2
 8008782:	0019      	movs	r1, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	605a      	str	r2, [r3, #4]
  }
}
 8008790:	46c0      	nop			; (mov r8, r8)
 8008792:	46bd      	mov	sp, r7
 8008794:	b002      	add	sp, #8
 8008796:	bd80      	pop	{r7, pc}
 8008798:	fffdffff 	.word	0xfffdffff
 800879c:	fffeffff 	.word	0xfffeffff
 80087a0:	fffbffff 	.word	0xfffbffff
 80087a4:	ffff7fff 	.word	0xffff7fff
 80087a8:	ffffefff 	.word	0xffffefff
 80087ac:	ffffdfff 	.word	0xffffdfff
 80087b0:	ffefffff 	.word	0xffefffff
 80087b4:	ff9fffff 	.word	0xff9fffff
 80087b8:	fff7ffff 	.word	0xfff7ffff

080087bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b086      	sub	sp, #24
 80087c0:	af02      	add	r7, sp, #8
 80087c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2280      	movs	r2, #128	; 0x80
 80087c8:	2100      	movs	r1, #0
 80087ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087cc:	f7fc f858 	bl	8004880 <HAL_GetTick>
 80087d0:	0003      	movs	r3, r0
 80087d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2208      	movs	r2, #8
 80087dc:	4013      	ands	r3, r2
 80087de:	2b08      	cmp	r3, #8
 80087e0:	d10c      	bne.n	80087fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2280      	movs	r2, #128	; 0x80
 80087e6:	0391      	lsls	r1, r2, #14
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	4a17      	ldr	r2, [pc, #92]	; (8008848 <UART_CheckIdleState+0x8c>)
 80087ec:	9200      	str	r2, [sp, #0]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f000 f82c 	bl	800884c <UART_WaitOnFlagUntilTimeout>
 80087f4:	1e03      	subs	r3, r0, #0
 80087f6:	d001      	beq.n	80087fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e021      	b.n	8008840 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2204      	movs	r2, #4
 8008804:	4013      	ands	r3, r2
 8008806:	2b04      	cmp	r3, #4
 8008808:	d10c      	bne.n	8008824 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2280      	movs	r2, #128	; 0x80
 800880e:	03d1      	lsls	r1, r2, #15
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	4a0d      	ldr	r2, [pc, #52]	; (8008848 <UART_CheckIdleState+0x8c>)
 8008814:	9200      	str	r2, [sp, #0]
 8008816:	2200      	movs	r2, #0
 8008818:	f000 f818 	bl	800884c <UART_WaitOnFlagUntilTimeout>
 800881c:	1e03      	subs	r3, r0, #0
 800881e:	d001      	beq.n	8008824 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	e00d      	b.n	8008840 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2220      	movs	r2, #32
 800882e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2274      	movs	r2, #116	; 0x74
 800883a:	2100      	movs	r1, #0
 800883c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	0018      	movs	r0, r3
 8008842:	46bd      	mov	sp, r7
 8008844:	b004      	add	sp, #16
 8008846:	bd80      	pop	{r7, pc}
 8008848:	01ffffff 	.word	0x01ffffff

0800884c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b094      	sub	sp, #80	; 0x50
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	603b      	str	r3, [r7, #0]
 8008858:	1dfb      	adds	r3, r7, #7
 800885a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800885c:	e0a3      	b.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800885e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008860:	3301      	adds	r3, #1
 8008862:	d100      	bne.n	8008866 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008864:	e09f      	b.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008866:	f7fc f80b 	bl	8004880 <HAL_GetTick>
 800886a:	0002      	movs	r2, r0
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	1ad3      	subs	r3, r2, r3
 8008870:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008872:	429a      	cmp	r2, r3
 8008874:	d302      	bcc.n	800887c <UART_WaitOnFlagUntilTimeout+0x30>
 8008876:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008878:	2b00      	cmp	r3, #0
 800887a:	d13d      	bne.n	80088f8 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800887c:	f3ef 8310 	mrs	r3, PRIMASK
 8008880:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008882:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008884:	647b      	str	r3, [r7, #68]	; 0x44
 8008886:	2301      	movs	r3, #1
 8008888:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800888a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800888c:	f383 8810 	msr	PRIMASK, r3
}
 8008890:	46c0      	nop			; (mov r8, r8)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	494c      	ldr	r1, [pc, #304]	; (80089d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 800889e:	400a      	ands	r2, r1
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088a4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a8:	f383 8810 	msr	PRIMASK, r3
}
 80088ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088ae:	f3ef 8310 	mrs	r3, PRIMASK
 80088b2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80088b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088b6:	643b      	str	r3, [r7, #64]	; 0x40
 80088b8:	2301      	movs	r3, #1
 80088ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088be:	f383 8810 	msr	PRIMASK, r3
}
 80088c2:	46c0      	nop			; (mov r8, r8)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	689a      	ldr	r2, [r3, #8]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2101      	movs	r1, #1
 80088d0:	438a      	bics	r2, r1
 80088d2:	609a      	str	r2, [r3, #8]
 80088d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088da:	f383 8810 	msr	PRIMASK, r3
}
 80088de:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2220      	movs	r2, #32
 80088e4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2220      	movs	r2, #32
 80088ea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2274      	movs	r2, #116	; 0x74
 80088f0:	2100      	movs	r1, #0
 80088f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80088f4:	2303      	movs	r3, #3
 80088f6:	e067      	b.n	80089c8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2204      	movs	r2, #4
 8008900:	4013      	ands	r3, r2
 8008902:	d050      	beq.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	69da      	ldr	r2, [r3, #28]
 800890a:	2380      	movs	r3, #128	; 0x80
 800890c:	011b      	lsls	r3, r3, #4
 800890e:	401a      	ands	r2, r3
 8008910:	2380      	movs	r3, #128	; 0x80
 8008912:	011b      	lsls	r3, r3, #4
 8008914:	429a      	cmp	r2, r3
 8008916:	d146      	bne.n	80089a6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2280      	movs	r2, #128	; 0x80
 800891e:	0112      	lsls	r2, r2, #4
 8008920:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008922:	f3ef 8310 	mrs	r3, PRIMASK
 8008926:	613b      	str	r3, [r7, #16]
  return(result);
 8008928:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800892a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800892c:	2301      	movs	r3, #1
 800892e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f383 8810 	msr	PRIMASK, r3
}
 8008936:	46c0      	nop			; (mov r8, r8)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4923      	ldr	r1, [pc, #140]	; (80089d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8008944:	400a      	ands	r2, r1
 8008946:	601a      	str	r2, [r3, #0]
 8008948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800894a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800894c:	69bb      	ldr	r3, [r7, #24]
 800894e:	f383 8810 	msr	PRIMASK, r3
}
 8008952:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008954:	f3ef 8310 	mrs	r3, PRIMASK
 8008958:	61fb      	str	r3, [r7, #28]
  return(result);
 800895a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800895c:	64bb      	str	r3, [r7, #72]	; 0x48
 800895e:	2301      	movs	r3, #1
 8008960:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008962:	6a3b      	ldr	r3, [r7, #32]
 8008964:	f383 8810 	msr	PRIMASK, r3
}
 8008968:	46c0      	nop			; (mov r8, r8)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	2101      	movs	r1, #1
 8008976:	438a      	bics	r2, r1
 8008978:	609a      	str	r2, [r3, #8]
 800897a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800897c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800897e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008980:	f383 8810 	msr	PRIMASK, r3
}
 8008984:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2220      	movs	r2, #32
 800898a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2220      	movs	r2, #32
 8008990:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2280      	movs	r2, #128	; 0x80
 8008996:	2120      	movs	r1, #32
 8008998:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2274      	movs	r2, #116	; 0x74
 800899e:	2100      	movs	r1, #0
 80089a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80089a2:	2303      	movs	r3, #3
 80089a4:	e010      	b.n	80089c8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	69db      	ldr	r3, [r3, #28]
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	4013      	ands	r3, r2
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	425a      	negs	r2, r3
 80089b6:	4153      	adcs	r3, r2
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	001a      	movs	r2, r3
 80089bc:	1dfb      	adds	r3, r7, #7
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d100      	bne.n	80089c6 <UART_WaitOnFlagUntilTimeout+0x17a>
 80089c4:	e74b      	b.n	800885e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	0018      	movs	r0, r3
 80089ca:	46bd      	mov	sp, r7
 80089cc:	b014      	add	sp, #80	; 0x50
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	fffffe5f 	.word	0xfffffe5f

080089d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08c      	sub	sp, #48	; 0x30
 80089d8:	af00      	add	r7, sp, #0
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	1dbb      	adds	r3, r7, #6
 80089e0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	1dba      	adds	r2, r7, #6
 80089ec:	2158      	movs	r1, #88	; 0x58
 80089ee:	8812      	ldrh	r2, [r2, #0]
 80089f0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	1dba      	adds	r2, r7, #6
 80089f6:	215a      	movs	r1, #90	; 0x5a
 80089f8:	8812      	ldrh	r2, [r2, #0]
 80089fa:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2200      	movs	r2, #0
 8008a00:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	689a      	ldr	r2, [r3, #8]
 8008a06:	2380      	movs	r3, #128	; 0x80
 8008a08:	015b      	lsls	r3, r3, #5
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d10d      	bne.n	8008a2a <UART_Start_Receive_IT+0x56>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d104      	bne.n	8008a20 <UART_Start_Receive_IT+0x4c>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	225c      	movs	r2, #92	; 0x5c
 8008a1a:	4943      	ldr	r1, [pc, #268]	; (8008b28 <UART_Start_Receive_IT+0x154>)
 8008a1c:	5299      	strh	r1, [r3, r2]
 8008a1e:	e02e      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	225c      	movs	r2, #92	; 0x5c
 8008a24:	21ff      	movs	r1, #255	; 0xff
 8008a26:	5299      	strh	r1, [r3, r2]
 8008a28:	e029      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d10d      	bne.n	8008a4e <UART_Start_Receive_IT+0x7a>
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d104      	bne.n	8008a44 <UART_Start_Receive_IT+0x70>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	225c      	movs	r2, #92	; 0x5c
 8008a3e:	21ff      	movs	r1, #255	; 0xff
 8008a40:	5299      	strh	r1, [r3, r2]
 8008a42:	e01c      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	225c      	movs	r2, #92	; 0x5c
 8008a48:	217f      	movs	r1, #127	; 0x7f
 8008a4a:	5299      	strh	r1, [r3, r2]
 8008a4c:	e017      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	689a      	ldr	r2, [r3, #8]
 8008a52:	2380      	movs	r3, #128	; 0x80
 8008a54:	055b      	lsls	r3, r3, #21
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d10d      	bne.n	8008a76 <UART_Start_Receive_IT+0xa2>
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d104      	bne.n	8008a6c <UART_Start_Receive_IT+0x98>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	225c      	movs	r2, #92	; 0x5c
 8008a66:	217f      	movs	r1, #127	; 0x7f
 8008a68:	5299      	strh	r1, [r3, r2]
 8008a6a:	e008      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	225c      	movs	r2, #92	; 0x5c
 8008a70:	213f      	movs	r1, #63	; 0x3f
 8008a72:	5299      	strh	r1, [r3, r2]
 8008a74:	e003      	b.n	8008a7e <UART_Start_Receive_IT+0xaa>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	225c      	movs	r2, #92	; 0x5c
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2280      	movs	r2, #128	; 0x80
 8008a82:	2100      	movs	r1, #0
 8008a84:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2222      	movs	r2, #34	; 0x22
 8008a8a:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a90:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a92:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a96:	2301      	movs	r3, #1
 8008a98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a9a:	6a3b      	ldr	r3, [r7, #32]
 8008a9c:	f383 8810 	msr	PRIMASK, r3
}
 8008aa0:	46c0      	nop			; (mov r8, r8)
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	689a      	ldr	r2, [r3, #8]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2101      	movs	r1, #1
 8008aae:	430a      	orrs	r2, r1
 8008ab0:	609a      	str	r2, [r3, #8]
 8008ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab8:	f383 8810 	msr	PRIMASK, r3
}
 8008abc:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	689a      	ldr	r2, [r3, #8]
 8008ac2:	2380      	movs	r3, #128	; 0x80
 8008ac4:	015b      	lsls	r3, r3, #5
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d107      	bne.n	8008ada <UART_Start_Receive_IT+0x106>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d103      	bne.n	8008ada <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	4a15      	ldr	r2, [pc, #84]	; (8008b2c <UART_Start_Receive_IT+0x158>)
 8008ad6:	665a      	str	r2, [r3, #100]	; 0x64
 8008ad8:	e002      	b.n	8008ae0 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4a14      	ldr	r2, [pc, #80]	; (8008b30 <UART_Start_Receive_IT+0x15c>)
 8008ade:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2274      	movs	r2, #116	; 0x74
 8008ae4:	2100      	movs	r1, #0
 8008ae6:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8008aec:	613b      	str	r3, [r7, #16]
  return(result);
 8008aee:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008af0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008af2:	2301      	movs	r3, #1
 8008af4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f383 8810 	msr	PRIMASK, r3
}
 8008afc:	46c0      	nop			; (mov r8, r8)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2190      	movs	r1, #144	; 0x90
 8008b0a:	0049      	lsls	r1, r1, #1
 8008b0c:	430a      	orrs	r2, r1
 8008b0e:	601a      	str	r2, [r3, #0]
 8008b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	f383 8810 	msr	PRIMASK, r3
}
 8008b1a:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	0018      	movs	r0, r3
 8008b20:	46bd      	mov	sp, r7
 8008b22:	b00c      	add	sp, #48	; 0x30
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	46c0      	nop			; (mov r8, r8)
 8008b28:	000001ff 	.word	0x000001ff
 8008b2c:	08008de5 	.word	0x08008de5
 8008b30:	08008c7d 	.word	0x08008c7d

08008b34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b08e      	sub	sp, #56	; 0x38
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008b40:	617b      	str	r3, [r7, #20]
  return(result);
 8008b42:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b44:	637b      	str	r3, [r7, #52]	; 0x34
 8008b46:	2301      	movs	r3, #1
 8008b48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	f383 8810 	msr	PRIMASK, r3
}
 8008b50:	46c0      	nop			; (mov r8, r8)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4925      	ldr	r1, [pc, #148]	; (8008bf4 <UART_EndRxTransfer+0xc0>)
 8008b5e:	400a      	ands	r2, r1
 8008b60:	601a      	str	r2, [r3, #0]
 8008b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	f383 8810 	msr	PRIMASK, r3
}
 8008b6c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8008b72:	623b      	str	r3, [r7, #32]
  return(result);
 8008b74:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b76:	633b      	str	r3, [r7, #48]	; 0x30
 8008b78:	2301      	movs	r3, #1
 8008b7a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7e:	f383 8810 	msr	PRIMASK, r3
}
 8008b82:	46c0      	nop			; (mov r8, r8)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689a      	ldr	r2, [r3, #8]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2101      	movs	r1, #1
 8008b90:	438a      	bics	r2, r1
 8008b92:	609a      	str	r2, [r3, #8]
 8008b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b96:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b9a:	f383 8810 	msr	PRIMASK, r3
}
 8008b9e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d118      	bne.n	8008bda <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8008bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f383 8810 	msr	PRIMASK, r3
}
 8008bbc:	46c0      	nop			; (mov r8, r8)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2110      	movs	r1, #16
 8008bca:	438a      	bics	r2, r1
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	f383 8810 	msr	PRIMASK, r3
}
 8008bd8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2220      	movs	r2, #32
 8008bde:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008bec:	46c0      	nop			; (mov r8, r8)
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	b00e      	add	sp, #56	; 0x38
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	fffffedf 	.word	0xfffffedf

08008bf8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	225a      	movs	r2, #90	; 0x5a
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2252      	movs	r2, #82	; 0x52
 8008c12:	2100      	movs	r1, #0
 8008c14:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	0018      	movs	r0, r3
 8008c1a:	f7ff fbbb 	bl	8008394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c1e:	46c0      	nop			; (mov r8, r8)
 8008c20:	46bd      	mov	sp, r7
 8008c22:	b004      	add	sp, #16
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b086      	sub	sp, #24
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c2e:	f3ef 8310 	mrs	r3, PRIMASK
 8008c32:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c34:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c36:	617b      	str	r3, [r7, #20]
 8008c38:	2301      	movs	r3, #1
 8008c3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f383 8810 	msr	PRIMASK, r3
}
 8008c42:	46c0      	nop			; (mov r8, r8)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2140      	movs	r1, #64	; 0x40
 8008c50:	438a      	bics	r2, r1
 8008c52:	601a      	str	r2, [r3, #0]
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	f383 8810 	msr	PRIMASK, r3
}
 8008c5e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	0018      	movs	r0, r3
 8008c70:	f7ff fb80 	bl	8008374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c74:	46c0      	nop			; (mov r8, r8)
 8008c76:	46bd      	mov	sp, r7
 8008c78:	b006      	add	sp, #24
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b090      	sub	sp, #64	; 0x40
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c84:	203e      	movs	r0, #62	; 0x3e
 8008c86:	183b      	adds	r3, r7, r0
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	215c      	movs	r1, #92	; 0x5c
 8008c8c:	5a52      	ldrh	r2, [r2, r1]
 8008c8e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008c94:	2b22      	cmp	r3, #34	; 0x22
 8008c96:	d000      	beq.n	8008c9a <UART_RxISR_8BIT+0x1e>
 8008c98:	e095      	b.n	8008dc6 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	213c      	movs	r1, #60	; 0x3c
 8008ca0:	187b      	adds	r3, r7, r1
 8008ca2:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008ca4:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008ca6:	187b      	adds	r3, r7, r1
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	183b      	adds	r3, r7, r0
 8008cae:	881b      	ldrh	r3, [r3, #0]
 8008cb0:	b2d9      	uxtb	r1, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb6:	400a      	ands	r2, r1
 8008cb8:	b2d2      	uxtb	r2, r2
 8008cba:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cc0:	1c5a      	adds	r2, r3, #1
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	225a      	movs	r2, #90	; 0x5a
 8008cca:	5a9b      	ldrh	r3, [r3, r2]
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	3b01      	subs	r3, #1
 8008cd0:	b299      	uxth	r1, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	225a      	movs	r2, #90	; 0x5a
 8008cd6:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	225a      	movs	r2, #90	; 0x5a
 8008cdc:	5a9b      	ldrh	r3, [r3, r2]
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d178      	bne.n	8008dd6 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ce8:	61bb      	str	r3, [r7, #24]
  return(result);
 8008cea:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cec:	63bb      	str	r3, [r7, #56]	; 0x38
 8008cee:	2301      	movs	r3, #1
 8008cf0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	f383 8810 	msr	PRIMASK, r3
}
 8008cf8:	46c0      	nop			; (mov r8, r8)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4936      	ldr	r1, [pc, #216]	; (8008de0 <UART_RxISR_8BIT+0x164>)
 8008d06:	400a      	ands	r2, r1
 8008d08:	601a      	str	r2, [r3, #0]
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0e:	6a3b      	ldr	r3, [r7, #32]
 8008d10:	f383 8810 	msr	PRIMASK, r3
}
 8008d14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d16:	f3ef 8310 	mrs	r3, PRIMASK
 8008d1a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d1e:	637b      	str	r3, [r7, #52]	; 0x34
 8008d20:	2301      	movs	r3, #1
 8008d22:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d26:	f383 8810 	msr	PRIMASK, r3
}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	689a      	ldr	r2, [r3, #8]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	2101      	movs	r1, #1
 8008d38:	438a      	bics	r2, r1
 8008d3a:	609a      	str	r2, [r3, #8]
 8008d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d42:	f383 8810 	msr	PRIMASK, r3
}
 8008d46:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2220      	movs	r2, #32
 8008d4c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d12f      	bne.n	8008dbc <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d62:	f3ef 8310 	mrs	r3, PRIMASK
 8008d66:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d68:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d6a:	633b      	str	r3, [r7, #48]	; 0x30
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f383 8810 	msr	PRIMASK, r3
}
 8008d76:	46c0      	nop			; (mov r8, r8)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2110      	movs	r1, #16
 8008d84:	438a      	bics	r2, r1
 8008d86:	601a      	str	r2, [r3, #0]
 8008d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	f383 8810 	msr	PRIMASK, r3
}
 8008d92:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	2210      	movs	r2, #16
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	2b10      	cmp	r3, #16
 8008da0:	d103      	bne.n	8008daa <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	2210      	movs	r2, #16
 8008da8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2258      	movs	r2, #88	; 0x58
 8008dae:	5a9a      	ldrh	r2, [r3, r2]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	0011      	movs	r1, r2
 8008db4:	0018      	movs	r0, r3
 8008db6:	f7fa fd65 	bl	8003884 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008dba:	e00c      	b.n	8008dd6 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	0018      	movs	r0, r3
 8008dc0:	f7ff fae0 	bl	8008384 <HAL_UART_RxCpltCallback>
}
 8008dc4:	e007      	b.n	8008dd6 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	699a      	ldr	r2, [r3, #24]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2108      	movs	r1, #8
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	619a      	str	r2, [r3, #24]
}
 8008dd6:	46c0      	nop			; (mov r8, r8)
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	b010      	add	sp, #64	; 0x40
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	46c0      	nop			; (mov r8, r8)
 8008de0:	fffffedf 	.word	0xfffffedf

08008de4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b090      	sub	sp, #64	; 0x40
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008dec:	203e      	movs	r0, #62	; 0x3e
 8008dee:	183b      	adds	r3, r7, r0
 8008df0:	687a      	ldr	r2, [r7, #4]
 8008df2:	215c      	movs	r1, #92	; 0x5c
 8008df4:	5a52      	ldrh	r2, [r2, r1]
 8008df6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dfc:	2b22      	cmp	r3, #34	; 0x22
 8008dfe:	d000      	beq.n	8008e02 <UART_RxISR_16BIT+0x1e>
 8008e00:	e095      	b.n	8008f2e <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	213c      	movs	r1, #60	; 0x3c
 8008e08:	187b      	adds	r3, r7, r1
 8008e0a:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008e0c:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e12:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e14:	187b      	adds	r3, r7, r1
 8008e16:	183a      	adds	r2, r7, r0
 8008e18:	881b      	ldrh	r3, [r3, #0]
 8008e1a:	8812      	ldrh	r2, [r2, #0]
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e22:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e28:	1c9a      	adds	r2, r3, #2
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	225a      	movs	r2, #90	; 0x5a
 8008e32:	5a9b      	ldrh	r3, [r3, r2]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	3b01      	subs	r3, #1
 8008e38:	b299      	uxth	r1, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	225a      	movs	r2, #90	; 0x5a
 8008e3e:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	225a      	movs	r2, #90	; 0x5a
 8008e44:	5a9b      	ldrh	r3, [r3, r2]
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d178      	bne.n	8008f3e <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e4c:	f3ef 8310 	mrs	r3, PRIMASK
 8008e50:	617b      	str	r3, [r7, #20]
  return(result);
 8008e52:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e54:	637b      	str	r3, [r7, #52]	; 0x34
 8008e56:	2301      	movs	r3, #1
 8008e58:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	f383 8810 	msr	PRIMASK, r3
}
 8008e60:	46c0      	nop			; (mov r8, r8)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4936      	ldr	r1, [pc, #216]	; (8008f48 <UART_RxISR_16BIT+0x164>)
 8008e6e:	400a      	ands	r2, r1
 8008e70:	601a      	str	r2, [r3, #0]
 8008e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	f383 8810 	msr	PRIMASK, r3
}
 8008e7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e7e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e82:	623b      	str	r3, [r7, #32]
  return(result);
 8008e84:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e86:	633b      	str	r3, [r7, #48]	; 0x30
 8008e88:	2301      	movs	r3, #1
 8008e8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8e:	f383 8810 	msr	PRIMASK, r3
}
 8008e92:	46c0      	nop			; (mov r8, r8)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	689a      	ldr	r2, [r3, #8]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2101      	movs	r1, #1
 8008ea0:	438a      	bics	r2, r1
 8008ea2:	609a      	str	r2, [r3, #8]
 8008ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eaa:	f383 8810 	msr	PRIMASK, r3
}
 8008eae:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2220      	movs	r2, #32
 8008eb4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d12f      	bne.n	8008f24 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eca:	f3ef 8310 	mrs	r3, PRIMASK
 8008ece:	60bb      	str	r3, [r7, #8]
  return(result);
 8008ed0:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f383 8810 	msr	PRIMASK, r3
}
 8008ede:	46c0      	nop			; (mov r8, r8)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	681a      	ldr	r2, [r3, #0]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2110      	movs	r1, #16
 8008eec:	438a      	bics	r2, r1
 8008eee:	601a      	str	r2, [r3, #0]
 8008ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	f383 8810 	msr	PRIMASK, r3
}
 8008efa:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	69db      	ldr	r3, [r3, #28]
 8008f02:	2210      	movs	r2, #16
 8008f04:	4013      	ands	r3, r2
 8008f06:	2b10      	cmp	r3, #16
 8008f08:	d103      	bne.n	8008f12 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2210      	movs	r2, #16
 8008f10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2258      	movs	r2, #88	; 0x58
 8008f16:	5a9a      	ldrh	r2, [r3, r2]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	0011      	movs	r1, r2
 8008f1c:	0018      	movs	r0, r3
 8008f1e:	f7fa fcb1 	bl	8003884 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f22:	e00c      	b.n	8008f3e <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	0018      	movs	r0, r3
 8008f28:	f7ff fa2c 	bl	8008384 <HAL_UART_RxCpltCallback>
}
 8008f2c:	e007      	b.n	8008f3e <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	699a      	ldr	r2, [r3, #24]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2108      	movs	r1, #8
 8008f3a:	430a      	orrs	r2, r1
 8008f3c:	619a      	str	r2, [r3, #24]
}
 8008f3e:	46c0      	nop			; (mov r8, r8)
 8008f40:	46bd      	mov	sp, r7
 8008f42:	b010      	add	sp, #64	; 0x40
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	46c0      	nop			; (mov r8, r8)
 8008f48:	fffffedf 	.word	0xfffffedf

08008f4c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f4c:	b5b0      	push	{r4, r5, r7, lr}
 8008f4e:	b08a      	sub	sp, #40	; 0x28
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	1dbb      	adds	r3, r7, #6
 8008f58:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f5e:	2b20      	cmp	r3, #32
 8008f60:	d15e      	bne.n	8009020 <HAL_UARTEx_ReceiveToIdle_IT+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d003      	beq.n	8008f70 <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 8008f68:	1dbb      	adds	r3, r7, #6
 8008f6a:	881b      	ldrh	r3, [r3, #0]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d101      	bne.n	8008f74 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e056      	b.n	8009022 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	689a      	ldr	r2, [r3, #8]
 8008f78:	2380      	movs	r3, #128	; 0x80
 8008f7a:	015b      	lsls	r3, r3, #5
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d109      	bne.n	8008f94 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d105      	bne.n	8008f94 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	4013      	ands	r3, r2
 8008f8e:	d001      	beq.n	8008f94 <HAL_UARTEx_ReceiveToIdle_IT+0x48>
      {
        return  HAL_ERROR;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e046      	b.n	8009022 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
      }
    }

    __HAL_LOCK(huart);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2274      	movs	r2, #116	; 0x74
 8008f98:	5c9b      	ldrb	r3, [r3, r2]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d101      	bne.n	8008fa2 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008f9e:	2302      	movs	r3, #2
 8008fa0:	e03f      	b.n	8009022 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2274      	movs	r2, #116	; 0x74
 8008fa6:	2101      	movs	r1, #1
 8008fa8:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2201      	movs	r2, #1
 8008fae:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8008fb0:	2527      	movs	r5, #39	; 0x27
 8008fb2:	197c      	adds	r4, r7, r5
 8008fb4:	1dbb      	adds	r3, r7, #6
 8008fb6:	881a      	ldrh	r2, [r3, #0]
 8008fb8:	68b9      	ldr	r1, [r7, #8]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	0018      	movs	r0, r3
 8008fbe:	f7ff fd09 	bl	80089d4 <UART_Start_Receive_IT>
 8008fc2:	0003      	movs	r3, r0
 8008fc4:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008fc6:	197b      	adds	r3, r7, r5
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d124      	bne.n	8009018 <HAL_UARTEx_ReceiveToIdle_IT+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d11c      	bne.n	8009010 <HAL_UARTEx_ReceiveToIdle_IT+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2210      	movs	r2, #16
 8008fdc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fde:	f3ef 8310 	mrs	r3, PRIMASK
 8008fe2:	617b      	str	r3, [r7, #20]
  return(result);
 8008fe4:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fe6:	623b      	str	r3, [r7, #32]
 8008fe8:	2301      	movs	r3, #1
 8008fea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	f383 8810 	msr	PRIMASK, r3
}
 8008ff2:	46c0      	nop			; (mov r8, r8)
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2110      	movs	r1, #16
 8009000:	430a      	orrs	r2, r1
 8009002:	601a      	str	r2, [r3, #0]
 8009004:	6a3b      	ldr	r3, [r7, #32]
 8009006:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009008:	69fb      	ldr	r3, [r7, #28]
 800900a:	f383 8810 	msr	PRIMASK, r3
}
 800900e:	e003      	b.n	8009018 <HAL_UARTEx_ReceiveToIdle_IT+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009010:	2327      	movs	r3, #39	; 0x27
 8009012:	18fb      	adds	r3, r7, r3
 8009014:	2201      	movs	r2, #1
 8009016:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8009018:	2327      	movs	r3, #39	; 0x27
 800901a:	18fb      	adds	r3, r7, r3
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	e000      	b.n	8009022 <HAL_UARTEx_ReceiveToIdle_IT+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8009020:	2302      	movs	r3, #2
  }
}
 8009022:	0018      	movs	r0, r3
 8009024:	46bd      	mov	sp, r7
 8009026:	b00a      	add	sp, #40	; 0x28
 8009028:	bdb0      	pop	{r4, r5, r7, pc}

0800902a <u8g2_DrawHorizontalBitmap>:
  b		Pointer to the bitmap line.
  Only draw pixels which are set.
*/

void u8g2_DrawHorizontalBitmap(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 800902a:	b5b0      	push	{r4, r5, r7, lr}
 800902c:	b088      	sub	sp, #32
 800902e:	af02      	add	r7, sp, #8
 8009030:	60f8      	str	r0, [r7, #12]
 8009032:	000c      	movs	r4, r1
 8009034:	0010      	movs	r0, r2
 8009036:	0019      	movs	r1, r3
 8009038:	250a      	movs	r5, #10
 800903a:	197b      	adds	r3, r7, r5
 800903c:	1c22      	adds	r2, r4, #0
 800903e:	801a      	strh	r2, [r3, #0]
 8009040:	2408      	movs	r4, #8
 8009042:	193b      	adds	r3, r7, r4
 8009044:	1c02      	adds	r2, r0, #0
 8009046:	801a      	strh	r2, [r3, #0]
 8009048:	1dbb      	adds	r3, r7, #6
 800904a:	1c0a      	adds	r2, r1, #0
 800904c:	801a      	strh	r2, [r3, #0]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 800904e:	2016      	movs	r0, #22
 8009050:	183b      	adds	r3, r7, r0
 8009052:	68fa      	ldr	r2, [r7, #12]
 8009054:	2192      	movs	r1, #146	; 0x92
 8009056:	5c52      	ldrb	r2, [r2, r1]
 8009058:	701a      	strb	r2, [r3, #0]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 800905a:	183b      	adds	r3, r7, r0
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	425a      	negs	r2, r3
 8009060:	4153      	adcs	r3, r2
 8009062:	b2da      	uxtb	r2, r3
 8009064:	2315      	movs	r3, #21
 8009066:	18fb      	adds	r3, r7, r3
 8009068:	701a      	strb	r2, [r3, #0]

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 800906a:	0029      	movs	r1, r5
 800906c:	187a      	adds	r2, r7, r1
 800906e:	1dbb      	adds	r3, r7, #6
 8009070:	8812      	ldrh	r2, [r2, #0]
 8009072:	881b      	ldrh	r3, [r3, #0]
 8009074:	18d3      	adds	r3, r2, r3
 8009076:	b29d      	uxth	r5, r3
 8009078:	193b      	adds	r3, r7, r4
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	3301      	adds	r3, #1
 800907e:	b29b      	uxth	r3, r3
 8009080:	193a      	adds	r2, r7, r4
 8009082:	8814      	ldrh	r4, [r2, #0]
 8009084:	187a      	adds	r2, r7, r1
 8009086:	8811      	ldrh	r1, [r2, #0]
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	002b      	movs	r3, r5
 800908e:	0022      	movs	r2, r4
 8009090:	f001 fb08 	bl	800a6a4 <u8g2_IsIntersection>
 8009094:	1e03      	subs	r3, r0, #0
 8009096:	d05d      	beq.n	8009154 <u8g2_DrawHorizontalBitmap+0x12a>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 128;
 8009098:	2317      	movs	r3, #23
 800909a:	18fb      	adds	r3, r7, r3
 800909c:	2280      	movs	r2, #128	; 0x80
 800909e:	701a      	strb	r2, [r3, #0]
  while(len > 0)
 80090a0:	e04d      	b.n	800913e <u8g2_DrawHorizontalBitmap+0x114>
  {
    if ( *b & mask ) {
 80090a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	2217      	movs	r2, #23
 80090a8:	18ba      	adds	r2, r7, r2
 80090aa:	7812      	ldrb	r2, [r2, #0]
 80090ac:	4013      	ands	r3, r2
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d012      	beq.n	80090da <u8g2_DrawHorizontalBitmap+0xb0>
      u8g2->draw_color = color;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2216      	movs	r2, #22
 80090b8:	18ba      	adds	r2, r7, r2
 80090ba:	2192      	movs	r1, #146	; 0x92
 80090bc:	7812      	ldrb	r2, [r2, #0]
 80090be:	545a      	strb	r2, [r3, r1]
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80090c0:	2308      	movs	r3, #8
 80090c2:	18fb      	adds	r3, r7, r3
 80090c4:	881a      	ldrh	r2, [r3, #0]
 80090c6:	230a      	movs	r3, #10
 80090c8:	18fb      	adds	r3, r7, r3
 80090ca:	8819      	ldrh	r1, [r3, #0]
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	2300      	movs	r3, #0
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	2301      	movs	r3, #1
 80090d4:	f001 f9bd 	bl	800a452 <u8g2_DrawHVLine>
 80090d8:	e016      	b.n	8009108 <u8g2_DrawHorizontalBitmap+0xde>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2291      	movs	r2, #145	; 0x91
 80090de:	5c9b      	ldrb	r3, [r3, r2]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d111      	bne.n	8009108 <u8g2_DrawHorizontalBitmap+0xde>
      u8g2->draw_color = ncolor;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2215      	movs	r2, #21
 80090e8:	18ba      	adds	r2, r7, r2
 80090ea:	2192      	movs	r1, #146	; 0x92
 80090ec:	7812      	ldrb	r2, [r2, #0]
 80090ee:	545a      	strb	r2, [r3, r1]
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 80090f0:	2308      	movs	r3, #8
 80090f2:	18fb      	adds	r3, r7, r3
 80090f4:	881a      	ldrh	r2, [r3, #0]
 80090f6:	230a      	movs	r3, #10
 80090f8:	18fb      	adds	r3, r7, r3
 80090fa:	8819      	ldrh	r1, [r3, #0]
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	2300      	movs	r3, #0
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	2301      	movs	r3, #1
 8009104:	f001 f9a5 	bl	800a452 <u8g2_DrawHVLine>
    }

    x++;
 8009108:	210a      	movs	r1, #10
 800910a:	187b      	adds	r3, r7, r1
 800910c:	881a      	ldrh	r2, [r3, #0]
 800910e:	187b      	adds	r3, r7, r1
 8009110:	3201      	adds	r2, #1
 8009112:	801a      	strh	r2, [r3, #0]
    mask >>= 1;
 8009114:	2117      	movs	r1, #23
 8009116:	187b      	adds	r3, r7, r1
 8009118:	187a      	adds	r2, r7, r1
 800911a:	7812      	ldrb	r2, [r2, #0]
 800911c:	0852      	lsrs	r2, r2, #1
 800911e:	701a      	strb	r2, [r3, #0]
    if ( mask == 0 )
 8009120:	187b      	adds	r3, r7, r1
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d105      	bne.n	8009134 <u8g2_DrawHorizontalBitmap+0x10a>
    {
      mask = 128;
 8009128:	187b      	adds	r3, r7, r1
 800912a:	2280      	movs	r2, #128	; 0x80
 800912c:	701a      	strb	r2, [r3, #0]
      b++;
 800912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009130:	3301      	adds	r3, #1
 8009132:	62bb      	str	r3, [r7, #40]	; 0x28
    }
    len--;
 8009134:	1dbb      	adds	r3, r7, #6
 8009136:	881a      	ldrh	r2, [r3, #0]
 8009138:	1dbb      	adds	r3, r7, #6
 800913a:	3a01      	subs	r2, #1
 800913c:	801a      	strh	r2, [r3, #0]
  while(len > 0)
 800913e:	1dbb      	adds	r3, r7, #6
 8009140:	881b      	ldrh	r3, [r3, #0]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1ad      	bne.n	80090a2 <u8g2_DrawHorizontalBitmap+0x78>
  }
  u8g2->draw_color = color;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2216      	movs	r2, #22
 800914a:	18ba      	adds	r2, r7, r2
 800914c:	2192      	movs	r1, #146	; 0x92
 800914e:	7812      	ldrb	r2, [r2, #0]
 8009150:	545a      	strb	r2, [r3, r1]
 8009152:	e000      	b.n	8009156 <u8g2_DrawHorizontalBitmap+0x12c>
    return;
 8009154:	46c0      	nop			; (mov r8, r8)
}
 8009156:	46bd      	mov	sp, r7
 8009158:	b006      	add	sp, #24
 800915a:	bdb0      	pop	{r4, r5, r7, pc}

0800915c <u8g2_DrawBitmap>:


/* u8glib compatible bitmap draw function */
void u8g2_DrawBitmap(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t cnt, u8g2_uint_t h, const uint8_t *bitmap)
{
 800915c:	b5b0      	push	{r4, r5, r7, lr}
 800915e:	b088      	sub	sp, #32
 8009160:	af02      	add	r7, sp, #8
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	000c      	movs	r4, r1
 8009166:	0010      	movs	r0, r2
 8009168:	0019      	movs	r1, r3
 800916a:	250a      	movs	r5, #10
 800916c:	197b      	adds	r3, r7, r5
 800916e:	1c22      	adds	r2, r4, #0
 8009170:	801a      	strh	r2, [r3, #0]
 8009172:	2408      	movs	r4, #8
 8009174:	193b      	adds	r3, r7, r4
 8009176:	1c02      	adds	r2, r0, #0
 8009178:	801a      	strh	r2, [r3, #0]
 800917a:	1dbb      	adds	r3, r7, #6
 800917c:	1c0a      	adds	r2, r1, #0
 800917e:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t w;
  w = cnt;
 8009180:	2116      	movs	r1, #22
 8009182:	187b      	adds	r3, r7, r1
 8009184:	1dba      	adds	r2, r7, #6
 8009186:	8812      	ldrh	r2, [r2, #0]
 8009188:	801a      	strh	r2, [r3, #0]
  w *= 8;
 800918a:	187b      	adds	r3, r7, r1
 800918c:	187a      	adds	r2, r7, r1
 800918e:	8812      	ldrh	r2, [r2, #0]
 8009190:	00d2      	lsls	r2, r2, #3
 8009192:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8009194:	0028      	movs	r0, r5
 8009196:	183a      	adds	r2, r7, r0
 8009198:	187b      	adds	r3, r7, r1
 800919a:	8812      	ldrh	r2, [r2, #0]
 800919c:	881b      	ldrh	r3, [r3, #0]
 800919e:	18d3      	adds	r3, r2, r3
 80091a0:	b29d      	uxth	r5, r3
 80091a2:	193a      	adds	r2, r7, r4
 80091a4:	2328      	movs	r3, #40	; 0x28
 80091a6:	18fb      	adds	r3, r7, r3
 80091a8:	8812      	ldrh	r2, [r2, #0]
 80091aa:	881b      	ldrh	r3, [r3, #0]
 80091ac:	18d3      	adds	r3, r2, r3
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	193a      	adds	r2, r7, r4
 80091b2:	8814      	ldrh	r4, [r2, #0]
 80091b4:	183a      	adds	r2, r7, r0
 80091b6:	8811      	ldrh	r1, [r2, #0]
 80091b8:	68f8      	ldr	r0, [r7, #12]
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	002b      	movs	r3, r5
 80091be:	0022      	movs	r2, r4
 80091c0:	f001 fa70 	bl	800a6a4 <u8g2_IsIntersection>
 80091c4:	1e03      	subs	r3, r0, #0
 80091c6:	d025      	beq.n	8009214 <u8g2_DrawBitmap+0xb8>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 80091c8:	e01e      	b.n	8009208 <u8g2_DrawBitmap+0xac>
  {
    u8g2_DrawHorizontalBitmap(u8g2, x, y, w, bitmap);
 80091ca:	2316      	movs	r3, #22
 80091cc:	18fb      	adds	r3, r7, r3
 80091ce:	881c      	ldrh	r4, [r3, #0]
 80091d0:	2508      	movs	r5, #8
 80091d2:	197b      	adds	r3, r7, r5
 80091d4:	881a      	ldrh	r2, [r3, #0]
 80091d6:	230a      	movs	r3, #10
 80091d8:	18fb      	adds	r3, r7, r3
 80091da:	8819      	ldrh	r1, [r3, #0]
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	0023      	movs	r3, r4
 80091e4:	f7ff ff21 	bl	800902a <u8g2_DrawHorizontalBitmap>
    bitmap += cnt;
 80091e8:	1dbb      	adds	r3, r7, #6
 80091ea:	881b      	ldrh	r3, [r3, #0]
 80091ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091ee:	18d3      	adds	r3, r2, r3
 80091f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    y++;
 80091f2:	197b      	adds	r3, r7, r5
 80091f4:	881a      	ldrh	r2, [r3, #0]
 80091f6:	197b      	adds	r3, r7, r5
 80091f8:	3201      	adds	r2, #1
 80091fa:	801a      	strh	r2, [r3, #0]
    h--;
 80091fc:	2128      	movs	r1, #40	; 0x28
 80091fe:	187b      	adds	r3, r7, r1
 8009200:	881a      	ldrh	r2, [r3, #0]
 8009202:	187b      	adds	r3, r7, r1
 8009204:	3a01      	subs	r2, #1
 8009206:	801a      	strh	r2, [r3, #0]
  while( h > 0 )
 8009208:	2328      	movs	r3, #40	; 0x28
 800920a:	18fb      	adds	r3, r7, r3
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1db      	bne.n	80091ca <u8g2_DrawBitmap+0x6e>
 8009212:	e000      	b.n	8009216 <u8g2_DrawBitmap+0xba>
    return;
 8009214:	46c0      	nop			; (mov r8, r8)
  }
}
 8009216:	46bd      	mov	sp, r7
 8009218:	b006      	add	sp, #24
 800921a:	bdb0      	pop	{r4, r5, r7, pc}

0800921c <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	7c1b      	ldrb	r3, [r3, #16]
 800922a:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2238      	movs	r2, #56	; 0x38
 8009230:	5c9b      	ldrb	r3, [r3, r2]
 8009232:	001a      	movs	r2, r3
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4353      	muls	r3, r2
 8009238:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	00db      	lsls	r3, r3, #3
 800923e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	2100      	movs	r1, #0
 8009248:	0018      	movs	r0, r3
 800924a:	f005 fd55 	bl	800ecf8 <memset>
}
 800924e:	46c0      	nop			; (mov r8, r8)
 8009250:	46bd      	mov	sp, r7
 8009252:	b004      	add	sp, #16
 8009254:	bd80      	pop	{r7, pc}

08009256 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8009256:	b590      	push	{r4, r7, lr}
 8009258:	b087      	sub	sp, #28
 800925a:	af02      	add	r7, sp, #8
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	0008      	movs	r0, r1
 8009260:	0011      	movs	r1, r2
 8009262:	1cfb      	adds	r3, r7, #3
 8009264:	1c02      	adds	r2, r0, #0
 8009266:	701a      	strb	r2, [r3, #0]
 8009268:	1cbb      	adds	r3, r7, #2
 800926a:	1c0a      	adds	r2, r1, #0
 800926c:	701a      	strb	r2, [r3, #0]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	240f      	movs	r4, #15
 8009274:	193b      	adds	r3, r7, r4
 8009276:	7c12      	ldrb	r2, [r2, #16]
 8009278:	701a      	strb	r2, [r3, #0]
  offset = src_tile_row;
 800927a:	210c      	movs	r1, #12
 800927c:	187b      	adds	r3, r7, r1
 800927e:	1cfa      	adds	r2, r7, #3
 8009280:	7812      	ldrb	r2, [r2, #0]
 8009282:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009288:	60bb      	str	r3, [r7, #8]
  offset *= w;
 800928a:	193b      	adds	r3, r7, r4
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	b29a      	uxth	r2, r3
 8009290:	187b      	adds	r3, r7, r1
 8009292:	0008      	movs	r0, r1
 8009294:	1879      	adds	r1, r7, r1
 8009296:	8809      	ldrh	r1, [r1, #0]
 8009298:	434a      	muls	r2, r1
 800929a:	801a      	strh	r2, [r3, #0]
  offset *= 8;
 800929c:	0001      	movs	r1, r0
 800929e:	187b      	adds	r3, r7, r1
 80092a0:	187a      	adds	r2, r7, r1
 80092a2:	8812      	ldrh	r2, [r2, #0]
 80092a4:	00d2      	lsls	r2, r2, #3
 80092a6:	801a      	strh	r2, [r3, #0]
  ptr += offset;
 80092a8:	187b      	adds	r3, r7, r1
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	68ba      	ldr	r2, [r7, #8]
 80092ae:	18d3      	adds	r3, r2, r3
 80092b0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80092b2:	193b      	adds	r3, r7, r4
 80092b4:	7819      	ldrb	r1, [r3, #0]
 80092b6:	1cbb      	adds	r3, r7, #2
 80092b8:	781a      	ldrb	r2, [r3, #0]
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	000b      	movs	r3, r1
 80092c2:	2100      	movs	r1, #0
 80092c4:	f002 f8fe 	bl	800b4c4 <u8x8_DrawTile>
}
 80092c8:	46c0      	nop			; (mov r8, r8)
 80092ca:	46bd      	mov	sp, r7
 80092cc:	b005      	add	sp, #20
 80092ce:	bd90      	pop	{r4, r7, pc}

080092d0 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80092d0:	b5b0      	push	{r4, r5, r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80092d8:	230f      	movs	r3, #15
 80092da:	18fb      	adds	r3, r7, r3
 80092dc:	2200      	movs	r2, #0
 80092de:	701a      	strb	r2, [r3, #0]
  src_max = u8g2->tile_buf_height;
 80092e0:	230d      	movs	r3, #13
 80092e2:	18fb      	adds	r3, r7, r3
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	2138      	movs	r1, #56	; 0x38
 80092e8:	5c52      	ldrb	r2, [r2, r1]
 80092ea:	701a      	strb	r2, [r3, #0]
  dest_row = u8g2->tile_curr_row;
 80092ec:	230e      	movs	r3, #14
 80092ee:	18fb      	adds	r3, r7, r3
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	2139      	movs	r1, #57	; 0x39
 80092f4:	5c52      	ldrb	r2, [r2, r1]
 80092f6:	701a      	strb	r2, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	230c      	movs	r3, #12
 80092fe:	18fb      	adds	r3, r7, r3
 8009300:	7c52      	ldrb	r2, [r2, #17]
 8009302:	701a      	strb	r2, [r3, #0]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8009304:	250e      	movs	r5, #14
 8009306:	197b      	adds	r3, r7, r5
 8009308:	781a      	ldrb	r2, [r3, #0]
 800930a:	240f      	movs	r4, #15
 800930c:	193b      	adds	r3, r7, r4
 800930e:	7819      	ldrb	r1, [r3, #0]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	0018      	movs	r0, r3
 8009314:	f7ff ff9f 	bl	8009256 <u8g2_send_tile_row>
    src_row++;
 8009318:	0021      	movs	r1, r4
 800931a:	187b      	adds	r3, r7, r1
 800931c:	781a      	ldrb	r2, [r3, #0]
 800931e:	187b      	adds	r3, r7, r1
 8009320:	3201      	adds	r2, #1
 8009322:	701a      	strb	r2, [r3, #0]
    dest_row++;
 8009324:	197b      	adds	r3, r7, r5
 8009326:	781a      	ldrb	r2, [r3, #0]
 8009328:	197b      	adds	r3, r7, r5
 800932a:	3201      	adds	r2, #1
 800932c:	701a      	strb	r2, [r3, #0]
  } while( src_row < src_max && dest_row < dest_max );
 800932e:	187a      	adds	r2, r7, r1
 8009330:	230d      	movs	r3, #13
 8009332:	18fb      	adds	r3, r7, r3
 8009334:	7812      	ldrb	r2, [r2, #0]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	429a      	cmp	r2, r3
 800933a:	d206      	bcs.n	800934a <u8g2_send_buffer+0x7a>
 800933c:	197a      	adds	r2, r7, r5
 800933e:	230c      	movs	r3, #12
 8009340:	18fb      	adds	r3, r7, r3
 8009342:	7812      	ldrb	r2, [r2, #0]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	429a      	cmp	r2, r3
 8009348:	d3dc      	bcc.n	8009304 <u8g2_send_buffer+0x34>
}
 800934a:	46c0      	nop			; (mov r8, r8)
 800934c:	46bd      	mov	sp, r7
 800934e:	b004      	add	sp, #16
 8009350:	bdb0      	pop	{r4, r5, r7, pc}

08009352 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b082      	sub	sp, #8
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
 800935a:	000a      	movs	r2, r1
 800935c:	1cfb      	adds	r3, r7, #3
 800935e:	701a      	strb	r2, [r3, #0]
  u8g2->tile_curr_row = row;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	1cfa      	adds	r2, r7, #3
 8009364:	2139      	movs	r1, #57	; 0x39
 8009366:	7812      	ldrb	r2, [r2, #0]
 8009368:	545a      	strb	r2, [r3, r1]
  u8g2->cb->update_dimension(u8g2);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	0010      	movs	r0, r2
 8009374:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	687a      	ldr	r2, [r7, #4]
 800937e:	0010      	movs	r0, r2
 8009380:	4798      	blx	r3
}
 8009382:	46c0      	nop			; (mov r8, r8)
 8009384:	46bd      	mov	sp, r7
 8009386:	b002      	add	sp, #8
 8009388:	bd80      	pop	{r7, pc}

0800938a <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b082      	sub	sp, #8
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2293      	movs	r2, #147	; 0x93
 8009396:	5c9b      	ldrb	r3, [r3, r2]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d003      	beq.n	80093a4 <u8g2_FirstPage+0x1a>
  {
    u8g2_ClearBuffer(u8g2);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	0018      	movs	r0, r3
 80093a0:	f7ff ff3c 	bl	800921c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2100      	movs	r1, #0
 80093a8:	0018      	movs	r0, r3
 80093aa:	f7ff ffd2 	bl	8009352 <u8g2_SetBufferCurrTileRow>
}
 80093ae:	46c0      	nop			; (mov r8, r8)
 80093b0:	46bd      	mov	sp, r7
 80093b2:	b002      	add	sp, #8
 80093b4:	bd80      	pop	{r7, pc}

080093b6 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80093b6:	b580      	push	{r7, lr}
 80093b8:	b084      	sub	sp, #16
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	0018      	movs	r0, r3
 80093c2:	f7ff ff85 	bl	80092d0 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80093c6:	200f      	movs	r0, #15
 80093c8:	183b      	adds	r3, r7, r0
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	2139      	movs	r1, #57	; 0x39
 80093ce:	5c52      	ldrb	r2, [r2, r1]
 80093d0:	701a      	strb	r2, [r3, #0]
  row += u8g2->tile_buf_height;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2238      	movs	r2, #56	; 0x38
 80093d6:	5c99      	ldrb	r1, [r3, r2]
 80093d8:	183b      	adds	r3, r7, r0
 80093da:	183a      	adds	r2, r7, r0
 80093dc:	7812      	ldrb	r2, [r2, #0]
 80093de:	188a      	adds	r2, r1, r2
 80093e0:	701a      	strb	r2, [r3, #0]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	7c5b      	ldrb	r3, [r3, #17]
 80093e8:	183a      	adds	r2, r7, r0
 80093ea:	7812      	ldrb	r2, [r2, #0]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d305      	bcc.n	80093fc <u8g2_NextPage+0x46>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	0018      	movs	r0, r3
 80093f4:	f002 f8c3 	bl	800b57e <u8x8_RefreshDisplay>
    return 0;
 80093f8:	2300      	movs	r3, #0
 80093fa:	e011      	b.n	8009420 <u8g2_NextPage+0x6a>
  }
  if ( u8g2->is_auto_page_clear )
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2293      	movs	r2, #147	; 0x93
 8009400:	5c9b      	ldrb	r3, [r3, r2]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d003      	beq.n	800940e <u8g2_NextPage+0x58>
  {
    u8g2_ClearBuffer(u8g2);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	0018      	movs	r0, r3
 800940a:	f7ff ff07 	bl	800921c <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 800940e:	230f      	movs	r3, #15
 8009410:	18fb      	adds	r3, r7, r3
 8009412:	781a      	ldrb	r2, [r3, #0]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	0011      	movs	r1, r2
 8009418:	0018      	movs	r0, r3
 800941a:	f7ff ff9a 	bl	8009352 <u8g2_SetBufferCurrTileRow>
  return 1;
 800941e:	2301      	movs	r3, #1
}
 8009420:	0018      	movs	r0, r3
 8009422:	46bd      	mov	sp, r7
 8009424:	b004      	add	sp, #16
 8009426:	bd80      	pop	{r7, pc}

08009428 <u8g2_m_16_8_2>:
  *page_cnt = 1;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_2(uint8_t *page_cnt)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 2;
  return 0;
  #else
  static uint8_t buf[256];
  *page_cnt = 2;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2202      	movs	r2, #2
 8009434:	701a      	strb	r2, [r3, #0]
  return buf;
 8009436:	4b02      	ldr	r3, [pc, #8]	; (8009440 <u8g2_m_16_8_2+0x18>)
  #endif
}
 8009438:	0018      	movs	r0, r3
 800943a:	46bd      	mov	sp, r7
 800943c:	b002      	add	sp, #8
 800943e:	bd80      	pop	{r7, pc}
 8009440:	2000058c 	.word	0x2000058c

08009444 <u8g2_Setup_ssd1306_i2c_128x64_noname_2>:
  buf = u8g2_m_16_8_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 2 */
void u8g2_Setup_ssd1306_i2c_128x64_noname_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8009444:	b590      	push	{r4, r7, lr}
 8009446:	b089      	sub	sp, #36	; 0x24
 8009448:	af02      	add	r7, sp, #8
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
 8009450:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8009452:	687c      	ldr	r4, [r7, #4]
 8009454:	4a0e      	ldr	r2, [pc, #56]	; (8009490 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x4c>)
 8009456:	490f      	ldr	r1, [pc, #60]	; (8009494 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x50>)
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	9300      	str	r3, [sp, #0]
 800945e:	0023      	movs	r3, r4
 8009460:	f002 f8f6 	bl	800b650 <u8x8_Setup>
  buf = u8g2_m_16_8_2(&tile_buf_height);
 8009464:	2413      	movs	r4, #19
 8009466:	193b      	adds	r3, r7, r4
 8009468:	0018      	movs	r0, r3
 800946a:	f7ff ffdd 	bl	8009428 <u8g2_m_16_8_2>
 800946e:	0003      	movs	r3, r0
 8009470:	617b      	str	r3, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8009472:	193b      	adds	r3, r7, r4
 8009474:	781a      	ldrb	r2, [r3, #0]
 8009476:	4c08      	ldr	r4, [pc, #32]	; (8009498 <u8g2_Setup_ssd1306_i2c_128x64_noname_2+0x54>)
 8009478:	6979      	ldr	r1, [r7, #20]
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	0023      	movs	r3, r4
 8009482:	f001 fb67 	bl	800ab54 <u8g2_SetupBuffer>
}
 8009486:	46c0      	nop			; (mov r8, r8)
 8009488:	46bd      	mov	sp, r7
 800948a:	b007      	add	sp, #28
 800948c:	bd90      	pop	{r4, r7, pc}
 800948e:	46c0      	nop			; (mov r8, r8)
 8009490:	0800b0c5 	.word	0x0800b0c5
 8009494:	0800b3a1 	.word	0x0800b3a1
 8009498:	0800a959 	.word	0x0800a959

0800949c <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b082      	sub	sp, #8
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	000a      	movs	r2, r1
 80094a6:	1cfb      	adds	r3, r7, #3
 80094a8:	701a      	strb	r2, [r3, #0]
  font += offset;
 80094aa:	1cfb      	adds	r3, r7, #3
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	18d3      	adds	r3, r2, r3
 80094b2:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	781b      	ldrb	r3, [r3, #0]
}
 80094b8:	0018      	movs	r0, r3
 80094ba:	46bd      	mov	sp, r7
 80094bc:	b002      	add	sp, #8
 80094be:	bd80      	pop	{r7, pc}

080094c0 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	000a      	movs	r2, r1
 80094ca:	1cfb      	adds	r3, r7, #3
 80094cc:	701a      	strb	r2, [r3, #0]
    uint16_t pos;
    font += offset;
 80094ce:	1cfb      	adds	r3, r7, #3
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	18d3      	adds	r3, r2, r3
 80094d6:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	781a      	ldrb	r2, [r3, #0]
 80094dc:	200e      	movs	r0, #14
 80094de:	183b      	adds	r3, r7, r0
 80094e0:	801a      	strh	r2, [r3, #0]
    font++;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	3301      	adds	r3, #1
 80094e6:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80094e8:	183b      	adds	r3, r7, r0
 80094ea:	183a      	adds	r2, r7, r0
 80094ec:	8812      	ldrh	r2, [r2, #0]
 80094ee:	0212      	lsls	r2, r2, #8
 80094f0:	801a      	strh	r2, [r3, #0]
    pos += u8x8_pgm_read( font);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	b299      	uxth	r1, r3
 80094f8:	183b      	adds	r3, r7, r0
 80094fa:	183a      	adds	r2, r7, r0
 80094fc:	8812      	ldrh	r2, [r2, #0]
 80094fe:	188a      	adds	r2, r1, r2
 8009500:	801a      	strh	r2, [r3, #0]
    return pos;
 8009502:	183b      	adds	r3, r7, r0
 8009504:	881b      	ldrh	r3, [r3, #0]
}
 8009506:	0018      	movs	r0, r3
 8009508:	46bd      	mov	sp, r7
 800950a:	b004      	add	sp, #16
 800950c:	bd80      	pop	{r7, pc}

0800950e <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b082      	sub	sp, #8
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	2100      	movs	r1, #0
 800951c:	0018      	movs	r0, r3
 800951e:	f7ff ffbd 	bl	800949c <u8g2_font_get_byte>
 8009522:	0003      	movs	r3, r0
 8009524:	001a      	movs	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	2101      	movs	r1, #1
 800952e:	0018      	movs	r0, r3
 8009530:	f7ff ffb4 	bl	800949c <u8g2_font_get_byte>
 8009534:	0003      	movs	r3, r0
 8009536:	001a      	movs	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	2102      	movs	r1, #2
 8009540:	0018      	movs	r0, r3
 8009542:	f7ff ffab 	bl	800949c <u8g2_font_get_byte>
 8009546:	0003      	movs	r3, r0
 8009548:	001a      	movs	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	2103      	movs	r1, #3
 8009552:	0018      	movs	r0, r3
 8009554:	f7ff ffa2 	bl	800949c <u8g2_font_get_byte>
 8009558:	0003      	movs	r3, r0
 800955a:	001a      	movs	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	2104      	movs	r1, #4
 8009564:	0018      	movs	r0, r3
 8009566:	f7ff ff99 	bl	800949c <u8g2_font_get_byte>
 800956a:	0003      	movs	r3, r0
 800956c:	001a      	movs	r2, r3
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	2105      	movs	r1, #5
 8009576:	0018      	movs	r0, r3
 8009578:	f7ff ff90 	bl	800949c <u8g2_font_get_byte>
 800957c:	0003      	movs	r3, r0
 800957e:	001a      	movs	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	2106      	movs	r1, #6
 8009588:	0018      	movs	r0, r3
 800958a:	f7ff ff87 	bl	800949c <u8g2_font_get_byte>
 800958e:	0003      	movs	r3, r0
 8009590:	001a      	movs	r2, r3
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2107      	movs	r1, #7
 800959a:	0018      	movs	r0, r3
 800959c:	f7ff ff7e 	bl	800949c <u8g2_font_get_byte>
 80095a0:	0003      	movs	r3, r0
 80095a2:	001a      	movs	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	2108      	movs	r1, #8
 80095ac:	0018      	movs	r0, r3
 80095ae:	f7ff ff75 	bl	800949c <u8g2_font_get_byte>
 80095b2:	0003      	movs	r3, r0
 80095b4:	001a      	movs	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	2109      	movs	r1, #9
 80095be:	0018      	movs	r0, r3
 80095c0:	f7ff ff6c 	bl	800949c <u8g2_font_get_byte>
 80095c4:	0003      	movs	r3, r0
 80095c6:	b25a      	sxtb	r2, r3
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	210a      	movs	r1, #10
 80095d0:	0018      	movs	r0, r3
 80095d2:	f7ff ff63 	bl	800949c <u8g2_font_get_byte>
 80095d6:	0003      	movs	r3, r0
 80095d8:	b25a      	sxtb	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	210b      	movs	r1, #11
 80095e2:	0018      	movs	r0, r3
 80095e4:	f7ff ff5a 	bl	800949c <u8g2_font_get_byte>
 80095e8:	0003      	movs	r3, r0
 80095ea:	b25a      	sxtb	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	210c      	movs	r1, #12
 80095f4:	0018      	movs	r0, r3
 80095f6:	f7ff ff51 	bl	800949c <u8g2_font_get_byte>
 80095fa:	0003      	movs	r3, r0
 80095fc:	b25a      	sxtb	r2, r3
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	210d      	movs	r1, #13
 8009606:	0018      	movs	r0, r3
 8009608:	f7ff ff48 	bl	800949c <u8g2_font_get_byte>
 800960c:	0003      	movs	r3, r0
 800960e:	b25a      	sxtb	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	210e      	movs	r1, #14
 8009618:	0018      	movs	r0, r3
 800961a:	f7ff ff3f 	bl	800949c <u8g2_font_get_byte>
 800961e:	0003      	movs	r3, r0
 8009620:	b25a      	sxtb	r2, r3
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	210f      	movs	r1, #15
 800962a:	0018      	movs	r0, r3
 800962c:	f7ff ff36 	bl	800949c <u8g2_font_get_byte>
 8009630:	0003      	movs	r3, r0
 8009632:	b25a      	sxtb	r2, r3
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	2110      	movs	r1, #16
 800963c:	0018      	movs	r0, r3
 800963e:	f7ff ff2d 	bl	800949c <u8g2_font_get_byte>
 8009642:	0003      	movs	r3, r0
 8009644:	b25a      	sxtb	r2, r3
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	2111      	movs	r1, #17
 800964e:	0018      	movs	r0, r3
 8009650:	f7ff ff36 	bl	80094c0 <u8g2_font_get_word>
 8009654:	0003      	movs	r3, r0
 8009656:	001a      	movs	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	2113      	movs	r1, #19
 8009660:	0018      	movs	r0, r3
 8009662:	f7ff ff2d 	bl	80094c0 <u8g2_font_get_word>
 8009666:	0003      	movs	r3, r0
 8009668:	001a      	movs	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	2115      	movs	r1, #21
 8009672:	0018      	movs	r0, r3
 8009674:	f7ff ff24 	bl	80094c0 <u8g2_font_get_word>
 8009678:	0003      	movs	r3, r0
 800967a:	001a      	movs	r2, r3
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	82da      	strh	r2, [r3, #22]
#endif
}
 8009680:	46c0      	nop			; (mov r8, r8)
 8009682:	46bd      	mov	sp, r7
 8009684:	b002      	add	sp, #8
 8009686:	bd80      	pop	{r7, pc}

08009688 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8009688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800968a:	b085      	sub	sp, #20
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	000a      	movs	r2, r1
 8009692:	1cfb      	adds	r3, r7, #3
 8009694:	701a      	strb	r2, [r3, #0]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8009696:	250d      	movs	r5, #13
 8009698:	197b      	adds	r3, r7, r5
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	7b12      	ldrb	r2, [r2, #12]
 800969e:	701a      	strb	r2, [r3, #0]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	240f      	movs	r4, #15
 80096a6:	193b      	adds	r3, r7, r4
 80096a8:	7812      	ldrb	r2, [r2, #0]
 80096aa:	701a      	strb	r2, [r3, #0]
  
  val >>= bit_pos;
 80096ac:	193b      	adds	r3, r7, r4
 80096ae:	781a      	ldrb	r2, [r3, #0]
 80096b0:	197b      	adds	r3, r7, r5
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	411a      	asrs	r2, r3
 80096b6:	193b      	adds	r3, r7, r4
 80096b8:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt = bit_pos;
 80096ba:	200e      	movs	r0, #14
 80096bc:	183b      	adds	r3, r7, r0
 80096be:	197a      	adds	r2, r7, r5
 80096c0:	7812      	ldrb	r2, [r2, #0]
 80096c2:	701a      	strb	r2, [r3, #0]
  bit_pos_plus_cnt += cnt;
 80096c4:	183b      	adds	r3, r7, r0
 80096c6:	1839      	adds	r1, r7, r0
 80096c8:	1cfa      	adds	r2, r7, #3
 80096ca:	7809      	ldrb	r1, [r1, #0]
 80096cc:	7812      	ldrb	r2, [r2, #0]
 80096ce:	188a      	adds	r2, r1, r2
 80096d0:	701a      	strb	r2, [r3, #0]
  if ( bit_pos_plus_cnt >= 8 )
 80096d2:	183b      	adds	r3, r7, r0
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	2b07      	cmp	r3, #7
 80096d8:	d924      	bls.n	8009724 <u8g2_font_decode_get_unsigned_bits+0x9c>
  {
    uint8_t s = 8;
 80096da:	260c      	movs	r6, #12
 80096dc:	19bb      	adds	r3, r7, r6
 80096de:	2208      	movs	r2, #8
 80096e0:	701a      	strb	r2, [r3, #0]
    s -= bit_pos;
 80096e2:	19bb      	adds	r3, r7, r6
 80096e4:	19b9      	adds	r1, r7, r6
 80096e6:	197a      	adds	r2, r7, r5
 80096e8:	7809      	ldrb	r1, [r1, #0]
 80096ea:	7812      	ldrb	r2, [r2, #0]
 80096ec:	1a8a      	subs	r2, r1, r2
 80096ee:	701a      	strb	r2, [r3, #0]
    f->decode_ptr++;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	1c5a      	adds	r2, r3, #1
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	001a      	movs	r2, r3
 8009702:	19bb      	adds	r3, r7, r6
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	409a      	lsls	r2, r3
 8009708:	0013      	movs	r3, r2
 800970a:	b25a      	sxtb	r2, r3
 800970c:	193b      	adds	r3, r7, r4
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	b25b      	sxtb	r3, r3
 8009712:	4313      	orrs	r3, r2
 8009714:	b25a      	sxtb	r2, r3
 8009716:	193b      	adds	r3, r7, r4
 8009718:	701a      	strb	r2, [r3, #0]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800971a:	183b      	adds	r3, r7, r0
 800971c:	183a      	adds	r2, r7, r0
 800971e:	7812      	ldrb	r2, [r2, #0]
 8009720:	3a08      	subs	r2, #8
 8009722:	701a      	strb	r2, [r3, #0]
  }
  val &= (1U<<cnt)-1;
 8009724:	1cfb      	adds	r3, r7, #3
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	2201      	movs	r2, #1
 800972a:	4252      	negs	r2, r2
 800972c:	409a      	lsls	r2, r3
 800972e:	0013      	movs	r3, r2
 8009730:	b2db      	uxtb	r3, r3
 8009732:	43db      	mvns	r3, r3
 8009734:	b2da      	uxtb	r2, r3
 8009736:	200f      	movs	r0, #15
 8009738:	183b      	adds	r3, r7, r0
 800973a:	1839      	adds	r1, r7, r0
 800973c:	7809      	ldrb	r1, [r1, #0]
 800973e:	400a      	ands	r2, r1
 8009740:	701a      	strb	r2, [r3, #0]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	220e      	movs	r2, #14
 8009746:	18ba      	adds	r2, r7, r2
 8009748:	7812      	ldrb	r2, [r2, #0]
 800974a:	731a      	strb	r2, [r3, #12]
  return val;
 800974c:	183b      	adds	r3, r7, r0
 800974e:	781b      	ldrb	r3, [r3, #0]
}
 8009750:	0018      	movs	r0, r3
 8009752:	46bd      	mov	sp, r7
 8009754:	b005      	add	sp, #20
 8009756:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009758 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	000a      	movs	r2, r1
 8009762:	1cfb      	adds	r3, r7, #3
 8009764:	701a      	strb	r2, [r3, #0]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8009766:	1cfb      	adds	r3, r7, #3
 8009768:	781a      	ldrb	r2, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	0011      	movs	r1, r2
 800976e:	0018      	movs	r0, r3
 8009770:	f7ff ff8a 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009774:	0003      	movs	r3, r0
 8009776:	001a      	movs	r2, r3
 8009778:	210f      	movs	r1, #15
 800977a:	187b      	adds	r3, r7, r1
 800977c:	701a      	strb	r2, [r3, #0]
  d = 1;
 800977e:	200e      	movs	r0, #14
 8009780:	183b      	adds	r3, r7, r0
 8009782:	2201      	movs	r2, #1
 8009784:	701a      	strb	r2, [r3, #0]
  cnt--;
 8009786:	1cfb      	adds	r3, r7, #3
 8009788:	781a      	ldrb	r2, [r3, #0]
 800978a:	1cfb      	adds	r3, r7, #3
 800978c:	3a01      	subs	r2, #1
 800978e:	701a      	strb	r2, [r3, #0]
  d <<= cnt;
 8009790:	183b      	adds	r3, r7, r0
 8009792:	2200      	movs	r2, #0
 8009794:	569a      	ldrsb	r2, [r3, r2]
 8009796:	1cfb      	adds	r3, r7, #3
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	409a      	lsls	r2, r3
 800979c:	183b      	adds	r3, r7, r0
 800979e:	701a      	strb	r2, [r3, #0]
  v -= d;
 80097a0:	187b      	adds	r3, r7, r1
 80097a2:	781a      	ldrb	r2, [r3, #0]
 80097a4:	183b      	adds	r3, r7, r0
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	b2da      	uxtb	r2, r3
 80097ac:	187b      	adds	r3, r7, r1
 80097ae:	701a      	strb	r2, [r3, #0]
  return v;
 80097b0:	187b      	adds	r3, r7, r1
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	b25b      	sxtb	r3, r3
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80097b6:	0018      	movs	r0, r3
 80097b8:	46bd      	mov	sp, r7
 80097ba:	b004      	add	sp, #16
 80097bc:	bd80      	pop	{r7, pc}

080097be <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80097be:	b5b0      	push	{r4, r5, r7, lr}
 80097c0:	b082      	sub	sp, #8
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	0005      	movs	r5, r0
 80097c6:	000c      	movs	r4, r1
 80097c8:	0010      	movs	r0, r2
 80097ca:	0019      	movs	r1, r3
 80097cc:	1dbb      	adds	r3, r7, #6
 80097ce:	1c2a      	adds	r2, r5, #0
 80097d0:	801a      	strh	r2, [r3, #0]
 80097d2:	1d7b      	adds	r3, r7, #5
 80097d4:	1c22      	adds	r2, r4, #0
 80097d6:	701a      	strb	r2, [r3, #0]
 80097d8:	1d3b      	adds	r3, r7, #4
 80097da:	1c02      	adds	r2, r0, #0
 80097dc:	701a      	strb	r2, [r3, #0]
 80097de:	1cfb      	adds	r3, r7, #3
 80097e0:	1c0a      	adds	r2, r1, #0
 80097e2:	701a      	strb	r2, [r3, #0]
  switch(dir)
 80097e4:	1cfb      	adds	r3, r7, #3
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d019      	beq.n	8009820 <u8g2_add_vector_y+0x62>
 80097ec:	dc22      	bgt.n	8009834 <u8g2_add_vector_y+0x76>
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d002      	beq.n	80097f8 <u8g2_add_vector_y+0x3a>
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d00a      	beq.n	800980c <u8g2_add_vector_y+0x4e>
 80097f6:	e01d      	b.n	8009834 <u8g2_add_vector_y+0x76>
  {
    case 0:
      dy += y;
 80097f8:	1d3b      	adds	r3, r7, #4
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	b25b      	sxtb	r3, r3
 80097fe:	b299      	uxth	r1, r3
 8009800:	1dbb      	adds	r3, r7, #6
 8009802:	1dba      	adds	r2, r7, #6
 8009804:	8812      	ldrh	r2, [r2, #0]
 8009806:	188a      	adds	r2, r1, r2
 8009808:	801a      	strh	r2, [r3, #0]
      break;
 800980a:	e01d      	b.n	8009848 <u8g2_add_vector_y+0x8a>
    case 1:
      dy += x;
 800980c:	1d7b      	adds	r3, r7, #5
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	b25b      	sxtb	r3, r3
 8009812:	b299      	uxth	r1, r3
 8009814:	1dbb      	adds	r3, r7, #6
 8009816:	1dba      	adds	r2, r7, #6
 8009818:	8812      	ldrh	r2, [r2, #0]
 800981a:	188a      	adds	r2, r1, r2
 800981c:	801a      	strh	r2, [r3, #0]
      break;
 800981e:	e013      	b.n	8009848 <u8g2_add_vector_y+0x8a>
    case 2:
      dy -= y;
 8009820:	1d3b      	adds	r3, r7, #4
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	b25b      	sxtb	r3, r3
 8009826:	b29a      	uxth	r2, r3
 8009828:	1dbb      	adds	r3, r7, #6
 800982a:	1db9      	adds	r1, r7, #6
 800982c:	8809      	ldrh	r1, [r1, #0]
 800982e:	1a8a      	subs	r2, r1, r2
 8009830:	801a      	strh	r2, [r3, #0]
      break;
 8009832:	e009      	b.n	8009848 <u8g2_add_vector_y+0x8a>
    default:
      dy -= x;
 8009834:	1d7b      	adds	r3, r7, #5
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	b25b      	sxtb	r3, r3
 800983a:	b29a      	uxth	r2, r3
 800983c:	1dbb      	adds	r3, r7, #6
 800983e:	1db9      	adds	r1, r7, #6
 8009840:	8809      	ldrh	r1, [r1, #0]
 8009842:	1a8a      	subs	r2, r1, r2
 8009844:	801a      	strh	r2, [r3, #0]
      break;      
 8009846:	46c0      	nop			; (mov r8, r8)
  }
  return dy;
 8009848:	1dbb      	adds	r3, r7, #6
 800984a:	881b      	ldrh	r3, [r3, #0]
}
 800984c:	0018      	movs	r0, r3
 800984e:	46bd      	mov	sp, r7
 8009850:	b002      	add	sp, #8
 8009852:	bdb0      	pop	{r4, r5, r7, pc}

08009854 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8009854:	b5b0      	push	{r4, r5, r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	0005      	movs	r5, r0
 800985c:	000c      	movs	r4, r1
 800985e:	0010      	movs	r0, r2
 8009860:	0019      	movs	r1, r3
 8009862:	1dbb      	adds	r3, r7, #6
 8009864:	1c2a      	adds	r2, r5, #0
 8009866:	801a      	strh	r2, [r3, #0]
 8009868:	1d7b      	adds	r3, r7, #5
 800986a:	1c22      	adds	r2, r4, #0
 800986c:	701a      	strb	r2, [r3, #0]
 800986e:	1d3b      	adds	r3, r7, #4
 8009870:	1c02      	adds	r2, r0, #0
 8009872:	701a      	strb	r2, [r3, #0]
 8009874:	1cfb      	adds	r3, r7, #3
 8009876:	1c0a      	adds	r2, r1, #0
 8009878:	701a      	strb	r2, [r3, #0]
  switch(dir)
 800987a:	1cfb      	adds	r3, r7, #3
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	2b02      	cmp	r3, #2
 8009880:	d019      	beq.n	80098b6 <u8g2_add_vector_x+0x62>
 8009882:	dc22      	bgt.n	80098ca <u8g2_add_vector_x+0x76>
 8009884:	2b00      	cmp	r3, #0
 8009886:	d002      	beq.n	800988e <u8g2_add_vector_x+0x3a>
 8009888:	2b01      	cmp	r3, #1
 800988a:	d00a      	beq.n	80098a2 <u8g2_add_vector_x+0x4e>
 800988c:	e01d      	b.n	80098ca <u8g2_add_vector_x+0x76>
  {
    case 0:
      dx += x;
 800988e:	1d7b      	adds	r3, r7, #5
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	b25b      	sxtb	r3, r3
 8009894:	b299      	uxth	r1, r3
 8009896:	1dbb      	adds	r3, r7, #6
 8009898:	1dba      	adds	r2, r7, #6
 800989a:	8812      	ldrh	r2, [r2, #0]
 800989c:	188a      	adds	r2, r1, r2
 800989e:	801a      	strh	r2, [r3, #0]
      break;
 80098a0:	e01d      	b.n	80098de <u8g2_add_vector_x+0x8a>
    case 1:
      dx -= y;
 80098a2:	1d3b      	adds	r3, r7, #4
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	b25b      	sxtb	r3, r3
 80098a8:	b29a      	uxth	r2, r3
 80098aa:	1dbb      	adds	r3, r7, #6
 80098ac:	1db9      	adds	r1, r7, #6
 80098ae:	8809      	ldrh	r1, [r1, #0]
 80098b0:	1a8a      	subs	r2, r1, r2
 80098b2:	801a      	strh	r2, [r3, #0]
      break;
 80098b4:	e013      	b.n	80098de <u8g2_add_vector_x+0x8a>
    case 2:
      dx -= x;
 80098b6:	1d7b      	adds	r3, r7, #5
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	b25b      	sxtb	r3, r3
 80098bc:	b29a      	uxth	r2, r3
 80098be:	1dbb      	adds	r3, r7, #6
 80098c0:	1db9      	adds	r1, r7, #6
 80098c2:	8809      	ldrh	r1, [r1, #0]
 80098c4:	1a8a      	subs	r2, r1, r2
 80098c6:	801a      	strh	r2, [r3, #0]
      break;
 80098c8:	e009      	b.n	80098de <u8g2_add_vector_x+0x8a>
    default:
      dx += y;
 80098ca:	1d3b      	adds	r3, r7, #4
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	b25b      	sxtb	r3, r3
 80098d0:	b299      	uxth	r1, r3
 80098d2:	1dbb      	adds	r3, r7, #6
 80098d4:	1dba      	adds	r2, r7, #6
 80098d6:	8812      	ldrh	r2, [r2, #0]
 80098d8:	188a      	adds	r2, r1, r2
 80098da:	801a      	strh	r2, [r3, #0]
      break;      
 80098dc:	46c0      	nop			; (mov r8, r8)
  }
  return dx;
 80098de:	1dbb      	adds	r3, r7, #6
 80098e0:	881b      	ldrh	r3, [r3, #0]
}
 80098e2:	0018      	movs	r0, r3
 80098e4:	46bd      	mov	sp, r7
 80098e6:	b002      	add	sp, #8
 80098e8:	bdb0      	pop	{r4, r5, r7, pc}

080098ea <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80098ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098ec:	b089      	sub	sp, #36	; 0x24
 80098ee:	af02      	add	r7, sp, #8
 80098f0:	6078      	str	r0, [r7, #4]
 80098f2:	0008      	movs	r0, r1
 80098f4:	0011      	movs	r1, r2
 80098f6:	1cfb      	adds	r3, r7, #3
 80098f8:	1c02      	adds	r2, r0, #0
 80098fa:	701a      	strb	r2, [r3, #0]
 80098fc:	1cbb      	adds	r3, r7, #2
 80098fe:	1c0a      	adds	r2, r1, #0
 8009900:	701a      	strb	r2, [r3, #0]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	3360      	adds	r3, #96	; 0x60
 8009906:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8009908:	2317      	movs	r3, #23
 800990a:	18fb      	adds	r3, r7, r3
 800990c:	1cfa      	adds	r2, r7, #3
 800990e:	7812      	ldrb	r2, [r2, #0]
 8009910:	701a      	strb	r2, [r3, #0]
  
  /* get the local position */
  lx = decode->x;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	2208      	movs	r2, #8
 8009916:	569a      	ldrsb	r2, [r3, r2]
 8009918:	2315      	movs	r3, #21
 800991a:	18fb      	adds	r3, r7, r3
 800991c:	701a      	strb	r2, [r3, #0]
  ly = decode->y;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	2209      	movs	r2, #9
 8009922:	569a      	ldrsb	r2, [r3, r2]
 8009924:	2314      	movs	r3, #20
 8009926:	18fb      	adds	r3, r7, r3
 8009928:	701a      	strb	r2, [r3, #0]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	220a      	movs	r2, #10
 800992e:	569a      	ldrsb	r2, [r3, r2]
 8009930:	200f      	movs	r0, #15
 8009932:	183b      	adds	r3, r7, r0
 8009934:	701a      	strb	r2, [r3, #0]
    rem -= lx;
 8009936:	183b      	adds	r3, r7, r0
 8009938:	1839      	adds	r1, r7, r0
 800993a:	2215      	movs	r2, #21
 800993c:	18ba      	adds	r2, r7, r2
 800993e:	7809      	ldrb	r1, [r1, #0]
 8009940:	7812      	ldrb	r2, [r2, #0]
 8009942:	1a8a      	subs	r2, r1, r2
 8009944:	701a      	strb	r2, [r3, #0]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8009946:	2116      	movs	r1, #22
 8009948:	187b      	adds	r3, r7, r1
 800994a:	183a      	adds	r2, r7, r0
 800994c:	7812      	ldrb	r2, [r2, #0]
 800994e:	701a      	strb	r2, [r3, #0]
    if ( cnt < rem )
 8009950:	2417      	movs	r4, #23
 8009952:	193a      	adds	r2, r7, r4
 8009954:	183b      	adds	r3, r7, r0
 8009956:	7812      	ldrb	r2, [r2, #0]
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	429a      	cmp	r2, r3
 800995c:	d203      	bcs.n	8009966 <u8g2_font_decode_len+0x7c>
      current = cnt;
 800995e:	187b      	adds	r3, r7, r1
 8009960:	193a      	adds	r2, r7, r4
 8009962:	7812      	ldrb	r2, [r2, #0]
 8009964:	701a      	strb	r2, [r3, #0]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8009966:	260c      	movs	r6, #12
 8009968:	19bb      	adds	r3, r7, r6
 800996a:	693a      	ldr	r2, [r7, #16]
 800996c:	8892      	ldrh	r2, [r2, #4]
 800996e:	801a      	strh	r2, [r3, #0]
    y = decode->target_y;
 8009970:	230a      	movs	r3, #10
 8009972:	18fb      	adds	r3, r7, r3
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	88d2      	ldrh	r2, [r2, #6]
 8009978:	801a      	strh	r2, [r3, #0]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800997a:	2215      	movs	r2, #21
 800997c:	18bb      	adds	r3, r7, r2
 800997e:	2100      	movs	r1, #0
 8009980:	5659      	ldrsb	r1, [r3, r1]
 8009982:	2014      	movs	r0, #20
 8009984:	183b      	adds	r3, r7, r0
 8009986:	2200      	movs	r2, #0
 8009988:	569a      	ldrsb	r2, [r3, r2]
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	7c1d      	ldrb	r5, [r3, #16]
 800998e:	19bc      	adds	r4, r7, r6
 8009990:	19bb      	adds	r3, r7, r6
 8009992:	8818      	ldrh	r0, [r3, #0]
 8009994:	002b      	movs	r3, r5
 8009996:	f7ff ff5d 	bl	8009854 <u8g2_add_vector_x>
 800999a:	0003      	movs	r3, r0
 800999c:	8023      	strh	r3, [r4, #0]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800999e:	2215      	movs	r2, #21
 80099a0:	18bb      	adds	r3, r7, r2
 80099a2:	2100      	movs	r1, #0
 80099a4:	5659      	ldrsb	r1, [r3, r1]
 80099a6:	2014      	movs	r0, #20
 80099a8:	183b      	adds	r3, r7, r0
 80099aa:	2200      	movs	r2, #0
 80099ac:	569a      	ldrsb	r2, [r3, r2]
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	7c1d      	ldrb	r5, [r3, #16]
 80099b2:	230a      	movs	r3, #10
 80099b4:	18fc      	adds	r4, r7, r3
 80099b6:	18fb      	adds	r3, r7, r3
 80099b8:	8818      	ldrh	r0, [r3, #0]
 80099ba:	002b      	movs	r3, r5
 80099bc:	f7ff feff 	bl	80097be <u8g2_add_vector_y>
 80099c0:	0003      	movs	r3, r0
 80099c2:	8023      	strh	r3, [r4, #0]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80099c4:	1cbb      	adds	r3, r7, #2
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d016      	beq.n	80099fa <u8g2_font_decode_len+0x110>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	7b99      	ldrb	r1, [r3, #14]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2292      	movs	r2, #146	; 0x92
 80099d4:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 80099d6:	2116      	movs	r1, #22
 80099d8:	187b      	adds	r3, r7, r1
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	b29d      	uxth	r5, r3
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	7c1b      	ldrb	r3, [r3, #16]
 80099e2:	220a      	movs	r2, #10
 80099e4:	18ba      	adds	r2, r7, r2
 80099e6:	8814      	ldrh	r4, [r2, #0]
 80099e8:	19ba      	adds	r2, r7, r6
 80099ea:	8811      	ldrh	r1, [r2, #0]
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	002b      	movs	r3, r5
 80099f2:	0022      	movs	r2, r4
 80099f4:	f000 fd2d 	bl	800a452 <u8g2_DrawHVLine>
 80099f8:	e01a      	b.n	8009a30 <u8g2_font_decode_len+0x146>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	7b5b      	ldrb	r3, [r3, #13]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d116      	bne.n	8009a30 <u8g2_font_decode_len+0x146>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	7bd9      	ldrb	r1, [r3, #15]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2292      	movs	r2, #146	; 0x92
 8009a0a:	5499      	strb	r1, [r3, r2]
      u8g2_DrawHVLine(u8g2, 
 8009a0c:	2316      	movs	r3, #22
 8009a0e:	18fb      	adds	r3, r7, r3
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	b29d      	uxth	r5, r3
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	7c1b      	ldrb	r3, [r3, #16]
 8009a18:	220a      	movs	r2, #10
 8009a1a:	18ba      	adds	r2, r7, r2
 8009a1c:	8814      	ldrh	r4, [r2, #0]
 8009a1e:	220c      	movs	r2, #12
 8009a20:	18ba      	adds	r2, r7, r2
 8009a22:	8811      	ldrh	r1, [r2, #0]
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	002b      	movs	r3, r5
 8009a2a:	0022      	movs	r2, r4
 8009a2c:	f000 fd11 	bl	800a452 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8009a30:	2117      	movs	r1, #23
 8009a32:	187a      	adds	r2, r7, r1
 8009a34:	200f      	movs	r0, #15
 8009a36:	183b      	adds	r3, r7, r0
 8009a38:	7812      	ldrb	r2, [r2, #0]
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d311      	bcc.n	8009a64 <u8g2_font_decode_len+0x17a>
      break;
    cnt -= rem;
 8009a40:	187b      	adds	r3, r7, r1
 8009a42:	1879      	adds	r1, r7, r1
 8009a44:	183a      	adds	r2, r7, r0
 8009a46:	7809      	ldrb	r1, [r1, #0]
 8009a48:	7812      	ldrb	r2, [r2, #0]
 8009a4a:	1a8a      	subs	r2, r1, r2
 8009a4c:	701a      	strb	r2, [r3, #0]
    lx = 0;
 8009a4e:	2315      	movs	r3, #21
 8009a50:	18fb      	adds	r3, r7, r3
 8009a52:	2200      	movs	r2, #0
 8009a54:	701a      	strb	r2, [r3, #0]
    ly++;
 8009a56:	2114      	movs	r1, #20
 8009a58:	187b      	adds	r3, r7, r1
 8009a5a:	781a      	ldrb	r2, [r3, #0]
 8009a5c:	187b      	adds	r3, r7, r1
 8009a5e:	3201      	adds	r2, #1
 8009a60:	701a      	strb	r2, [r3, #0]
    rem = decode->glyph_width;
 8009a62:	e762      	b.n	800992a <u8g2_font_decode_len+0x40>
      break;
 8009a64:	46c0      	nop			; (mov r8, r8)
  }
  lx += cnt;
 8009a66:	2015      	movs	r0, #21
 8009a68:	183b      	adds	r3, r7, r0
 8009a6a:	1839      	adds	r1, r7, r0
 8009a6c:	2217      	movs	r2, #23
 8009a6e:	18ba      	adds	r2, r7, r2
 8009a70:	7809      	ldrb	r1, [r1, #0]
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	188a      	adds	r2, r1, r2
 8009a76:	701a      	strb	r2, [r3, #0]
  
  decode->x = lx;
 8009a78:	183b      	adds	r3, r7, r0
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	569a      	ldrsb	r2, [r3, r2]
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	721a      	strb	r2, [r3, #8]
  decode->y = ly;
 8009a82:	2314      	movs	r3, #20
 8009a84:	18fb      	adds	r3, r7, r3
 8009a86:	2200      	movs	r2, #0
 8009a88:	569a      	ldrsb	r2, [r3, r2]
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	725a      	strb	r2, [r3, #9]
  
}
 8009a8e:	46c0      	nop			; (mov r8, r8)
 8009a90:	46bd      	mov	sp, r7
 8009a92:	b007      	add	sp, #28
 8009a94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009a96 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009a96:	b580      	push	{r7, lr}
 8009a98:	b084      	sub	sp, #16
 8009a9a:	af00      	add	r7, sp, #0
 8009a9c:	6078      	str	r0, [r7, #4]
 8009a9e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	3360      	adds	r3, #96	; 0x60
 8009aa4:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	683a      	ldr	r2, [r7, #0]
 8009aaa:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2278      	movs	r2, #120	; 0x78
 8009ab6:	5c9a      	ldrb	r2, [r3, r2]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	0011      	movs	r1, r2
 8009abc:	0018      	movs	r0, r3
 8009abe:	f7ff fde3 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009ac2:	0003      	movs	r3, r0
 8009ac4:	b25a      	sxtb	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2279      	movs	r2, #121	; 0x79
 8009ace:	5c9a      	ldrb	r2, [r3, r2]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	0011      	movs	r1, r2
 8009ad4:	0018      	movs	r0, r3
 8009ad6:	f7ff fdd7 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009ada:	0003      	movs	r3, r0
 8009adc:	b25a      	sxtb	r2, r3
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2292      	movs	r2, #146	; 0x92
 8009ae6:	5c9a      	ldrb	r2, [r3, r2]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	7b9b      	ldrb	r3, [r3, #14]
 8009af0:	425a      	negs	r2, r3
 8009af2:	4153      	adcs	r3, r2
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	001a      	movs	r2, r3
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	73da      	strb	r2, [r3, #15]
}
 8009afc:	46c0      	nop			; (mov r8, r8)
 8009afe:	46bd      	mov	sp, r7
 8009b00:	b004      	add	sp, #16
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8009b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b06:	b08b      	sub	sp, #44	; 0x2c
 8009b08:	af02      	add	r7, sp, #8
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	3360      	adds	r3, #96	; 0x60
 8009b12:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	0011      	movs	r1, r2
 8009b1a:	0018      	movs	r0, r3
 8009b1c:	f7ff ffbb 	bl	8009a96 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8009b20:	2513      	movs	r5, #19
 8009b22:	197b      	adds	r3, r7, r5
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	216b      	movs	r1, #107	; 0x6b
 8009b28:	5c52      	ldrb	r2, [r2, r1]
 8009b2a:	701a      	strb	r2, [r3, #0]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	227a      	movs	r2, #122	; 0x7a
 8009b30:	5c9a      	ldrb	r2, [r3, r2]
 8009b32:	2612      	movs	r6, #18
 8009b34:	19bc      	adds	r4, r7, r6
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	0011      	movs	r1, r2
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f7ff fe0c 	bl	8009758 <u8g2_font_decode_get_signed_bits>
 8009b40:	0003      	movs	r3, r0
 8009b42:	7023      	strb	r3, [r4, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	227b      	movs	r2, #123	; 0x7b
 8009b48:	5c9a      	ldrb	r2, [r3, r2]
 8009b4a:	2311      	movs	r3, #17
 8009b4c:	18fc      	adds	r4, r7, r3
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	0011      	movs	r1, r2
 8009b52:	0018      	movs	r0, r3
 8009b54:	f7ff fe00 	bl	8009758 <u8g2_font_decode_get_signed_bits>
 8009b58:	0003      	movs	r3, r0
 8009b5a:	7023      	strb	r3, [r4, #0]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	227c      	movs	r2, #124	; 0x7c
 8009b60:	5c9a      	ldrb	r2, [r3, r2]
 8009b62:	2110      	movs	r1, #16
 8009b64:	187c      	adds	r4, r7, r1
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	0011      	movs	r1, r2
 8009b6a:	0018      	movs	r0, r3
 8009b6c:	f7ff fdf4 	bl	8009758 <u8g2_font_decode_get_signed_bits>
 8009b70:	0003      	movs	r3, r0
 8009b72:	7023      	strb	r3, [r4, #0]
  
  if ( decode->glyph_width > 0 )
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	7a9b      	ldrb	r3, [r3, #10]
 8009b78:	b25b      	sxtb	r3, r3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	dc00      	bgt.n	8009b80 <u8g2_font_decode_glyph+0x7c>
 8009b7e:	e134      	b.n	8009dea <u8g2_font_decode_glyph+0x2e6>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	8898      	ldrh	r0, [r3, #4]
 8009b84:	197b      	adds	r3, r7, r5
 8009b86:	781a      	ldrb	r2, [r3, #0]
 8009b88:	2311      	movs	r3, #17
 8009b8a:	18fb      	adds	r3, r7, r3
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	18d3      	adds	r3, r2, r3
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	425b      	negs	r3, r3
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	b25a      	sxtb	r2, r3
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	7c1c      	ldrb	r4, [r3, #16]
 8009b9c:	19bb      	adds	r3, r7, r6
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	5659      	ldrsb	r1, [r3, r1]
 8009ba2:	0023      	movs	r3, r4
 8009ba4:	f7ff fe56 	bl	8009854 <u8g2_add_vector_x>
 8009ba8:	0003      	movs	r3, r0
 8009baa:	001a      	movs	r2, r3
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	88d8      	ldrh	r0, [r3, #6]
 8009bb4:	197b      	adds	r3, r7, r5
 8009bb6:	781a      	ldrb	r2, [r3, #0]
 8009bb8:	2311      	movs	r3, #17
 8009bba:	18fb      	adds	r3, r7, r3
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	18d3      	adds	r3, r2, r3
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	425b      	negs	r3, r3
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	b25a      	sxtb	r2, r3
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	7c1c      	ldrb	r4, [r3, #16]
 8009bcc:	19bb      	adds	r3, r7, r6
 8009bce:	2100      	movs	r1, #0
 8009bd0:	5659      	ldrsb	r1, [r3, r1]
 8009bd2:	0023      	movs	r3, r4
 8009bd4:	f7ff fdf3 	bl	80097be <u8g2_add_vector_y>
 8009bd8:	0003      	movs	r3, r0
 8009bda:	001a      	movs	r2, r3
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8009be0:	211e      	movs	r1, #30
 8009be2:	187b      	adds	r3, r7, r1
 8009be4:	697a      	ldr	r2, [r7, #20]
 8009be6:	8892      	ldrh	r2, [r2, #4]
 8009be8:	801a      	strh	r2, [r3, #0]
      y0 = decode->target_y;
 8009bea:	201a      	movs	r0, #26
 8009bec:	183b      	adds	r3, r7, r0
 8009bee:	697a      	ldr	r2, [r7, #20]
 8009bf0:	88d2      	ldrh	r2, [r2, #6]
 8009bf2:	801a      	strh	r2, [r3, #0]
      x1 = x0;
 8009bf4:	231c      	movs	r3, #28
 8009bf6:	18fb      	adds	r3, r7, r3
 8009bf8:	187a      	adds	r2, r7, r1
 8009bfa:	8812      	ldrh	r2, [r2, #0]
 8009bfc:	801a      	strh	r2, [r3, #0]
      y1 = y0;
 8009bfe:	2318      	movs	r3, #24
 8009c00:	18fb      	adds	r3, r7, r3
 8009c02:	183a      	adds	r2, r7, r0
 8009c04:	8812      	ldrh	r2, [r2, #0]
 8009c06:	801a      	strh	r2, [r3, #0]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	7c1b      	ldrb	r3, [r3, #16]
 8009c0c:	2b03      	cmp	r3, #3
 8009c0e:	d100      	bne.n	8009c12 <u8g2_font_decode_glyph+0x10e>
 8009c10:	e06d      	b.n	8009cee <u8g2_font_decode_glyph+0x1ea>
 8009c12:	dd00      	ble.n	8009c16 <u8g2_font_decode_glyph+0x112>
 8009c14:	e08c      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d03d      	beq.n	8009c96 <u8g2_font_decode_glyph+0x192>
 8009c1a:	dd00      	ble.n	8009c1e <u8g2_font_decode_glyph+0x11a>
 8009c1c:	e088      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d002      	beq.n	8009c28 <u8g2_font_decode_glyph+0x124>
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	d016      	beq.n	8009c54 <u8g2_font_decode_glyph+0x150>
 8009c26:	e083      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
      {
	case 0:
	    x1 += decode->glyph_width;
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	7a9b      	ldrb	r3, [r3, #10]
 8009c2c:	b25b      	sxtb	r3, r3
 8009c2e:	b299      	uxth	r1, r3
 8009c30:	221c      	movs	r2, #28
 8009c32:	18bb      	adds	r3, r7, r2
 8009c34:	18ba      	adds	r2, r7, r2
 8009c36:	8812      	ldrh	r2, [r2, #0]
 8009c38:	188a      	adds	r2, r1, r2
 8009c3a:	801a      	strh	r2, [r3, #0]
	    y1 += h;
 8009c3c:	2313      	movs	r3, #19
 8009c3e:	18fb      	adds	r3, r7, r3
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	b25b      	sxtb	r3, r3
 8009c44:	b299      	uxth	r1, r3
 8009c46:	2218      	movs	r2, #24
 8009c48:	18bb      	adds	r3, r7, r2
 8009c4a:	18ba      	adds	r2, r7, r2
 8009c4c:	8812      	ldrh	r2, [r2, #0]
 8009c4e:	188a      	adds	r2, r1, r2
 8009c50:	801a      	strh	r2, [r3, #0]
	    break;
 8009c52:	e06d      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
	case 1:
	    x0 -= h;
 8009c54:	2313      	movs	r3, #19
 8009c56:	18fb      	adds	r3, r7, r3
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	b25b      	sxtb	r3, r3
 8009c5c:	b29a      	uxth	r2, r3
 8009c5e:	201e      	movs	r0, #30
 8009c60:	183b      	adds	r3, r7, r0
 8009c62:	1839      	adds	r1, r7, r0
 8009c64:	8809      	ldrh	r1, [r1, #0]
 8009c66:	1a8a      	subs	r2, r1, r2
 8009c68:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009c6a:	183b      	adds	r3, r7, r0
 8009c6c:	881a      	ldrh	r2, [r3, #0]
 8009c6e:	183b      	adds	r3, r7, r0
 8009c70:	3201      	adds	r2, #1
 8009c72:	801a      	strh	r2, [r3, #0]
	    x1++;
 8009c74:	211c      	movs	r1, #28
 8009c76:	187b      	adds	r3, r7, r1
 8009c78:	881a      	ldrh	r2, [r3, #0]
 8009c7a:	187b      	adds	r3, r7, r1
 8009c7c:	3201      	adds	r2, #1
 8009c7e:	801a      	strh	r2, [r3, #0]
	    y1 += decode->glyph_width;
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	7a9b      	ldrb	r3, [r3, #10]
 8009c84:	b25b      	sxtb	r3, r3
 8009c86:	b299      	uxth	r1, r3
 8009c88:	2218      	movs	r2, #24
 8009c8a:	18bb      	adds	r3, r7, r2
 8009c8c:	18ba      	adds	r2, r7, r2
 8009c8e:	8812      	ldrh	r2, [r2, #0]
 8009c90:	188a      	adds	r2, r1, r2
 8009c92:	801a      	strh	r2, [r3, #0]
	    break;
 8009c94:	e04c      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
	case 2:
	    x0 -= decode->glyph_width;
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	7a9b      	ldrb	r3, [r3, #10]
 8009c9a:	b25b      	sxtb	r3, r3
 8009c9c:	b29a      	uxth	r2, r3
 8009c9e:	201e      	movs	r0, #30
 8009ca0:	183b      	adds	r3, r7, r0
 8009ca2:	1839      	adds	r1, r7, r0
 8009ca4:	8809      	ldrh	r1, [r1, #0]
 8009ca6:	1a8a      	subs	r2, r1, r2
 8009ca8:	801a      	strh	r2, [r3, #0]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009caa:	183b      	adds	r3, r7, r0
 8009cac:	881a      	ldrh	r2, [r3, #0]
 8009cae:	183b      	adds	r3, r7, r0
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	801a      	strh	r2, [r3, #0]
	    x1++;
 8009cb4:	211c      	movs	r1, #28
 8009cb6:	187b      	adds	r3, r7, r1
 8009cb8:	881a      	ldrh	r2, [r3, #0]
 8009cba:	187b      	adds	r3, r7, r1
 8009cbc:	3201      	adds	r2, #1
 8009cbe:	801a      	strh	r2, [r3, #0]
	    y0 -= h;
 8009cc0:	2313      	movs	r3, #19
 8009cc2:	18fb      	adds	r3, r7, r3
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	b25b      	sxtb	r3, r3
 8009cc8:	b29a      	uxth	r2, r3
 8009cca:	201a      	movs	r0, #26
 8009ccc:	183b      	adds	r3, r7, r0
 8009cce:	1839      	adds	r1, r7, r0
 8009cd0:	8809      	ldrh	r1, [r1, #0]
 8009cd2:	1a8a      	subs	r2, r1, r2
 8009cd4:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009cd6:	183b      	adds	r3, r7, r0
 8009cd8:	881a      	ldrh	r2, [r3, #0]
 8009cda:	183b      	adds	r3, r7, r0
 8009cdc:	3201      	adds	r2, #1
 8009cde:	801a      	strh	r2, [r3, #0]
	    y1++;
 8009ce0:	2118      	movs	r1, #24
 8009ce2:	187b      	adds	r3, r7, r1
 8009ce4:	881a      	ldrh	r2, [r3, #0]
 8009ce6:	187b      	adds	r3, r7, r1
 8009ce8:	3201      	adds	r2, #1
 8009cea:	801a      	strh	r2, [r3, #0]
	    break;	  
 8009cec:	e020      	b.n	8009d30 <u8g2_font_decode_glyph+0x22c>
	case 3:
	    x1 += h;
 8009cee:	2313      	movs	r3, #19
 8009cf0:	18fb      	adds	r3, r7, r3
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	b25b      	sxtb	r3, r3
 8009cf6:	b299      	uxth	r1, r3
 8009cf8:	221c      	movs	r2, #28
 8009cfa:	18bb      	adds	r3, r7, r2
 8009cfc:	18ba      	adds	r2, r7, r2
 8009cfe:	8812      	ldrh	r2, [r2, #0]
 8009d00:	188a      	adds	r2, r1, r2
 8009d02:	801a      	strh	r2, [r3, #0]
	    y0 -= decode->glyph_width;
 8009d04:	697b      	ldr	r3, [r7, #20]
 8009d06:	7a9b      	ldrb	r3, [r3, #10]
 8009d08:	b25b      	sxtb	r3, r3
 8009d0a:	b29a      	uxth	r2, r3
 8009d0c:	201a      	movs	r0, #26
 8009d0e:	183b      	adds	r3, r7, r0
 8009d10:	1839      	adds	r1, r7, r0
 8009d12:	8809      	ldrh	r1, [r1, #0]
 8009d14:	1a8a      	subs	r2, r1, r2
 8009d16:	801a      	strh	r2, [r3, #0]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8009d18:	183b      	adds	r3, r7, r0
 8009d1a:	881a      	ldrh	r2, [r3, #0]
 8009d1c:	183b      	adds	r3, r7, r0
 8009d1e:	3201      	adds	r2, #1
 8009d20:	801a      	strh	r2, [r3, #0]
	    y1++;
 8009d22:	2118      	movs	r1, #24
 8009d24:	187b      	adds	r3, r7, r1
 8009d26:	881a      	ldrh	r2, [r3, #0]
 8009d28:	187b      	adds	r3, r7, r1
 8009d2a:	3201      	adds	r2, #1
 8009d2c:	801a      	strh	r2, [r3, #0]
	    break;	  
 8009d2e:	46c0      	nop			; (mov r8, r8)
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8009d30:	231c      	movs	r3, #28
 8009d32:	18fb      	adds	r3, r7, r3
 8009d34:	881c      	ldrh	r4, [r3, #0]
 8009d36:	231a      	movs	r3, #26
 8009d38:	18fb      	adds	r3, r7, r3
 8009d3a:	881a      	ldrh	r2, [r3, #0]
 8009d3c:	231e      	movs	r3, #30
 8009d3e:	18fb      	adds	r3, r7, r3
 8009d40:	8819      	ldrh	r1, [r3, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	2318      	movs	r3, #24
 8009d46:	18fb      	adds	r3, r7, r3
 8009d48:	881b      	ldrh	r3, [r3, #0]
 8009d4a:	9300      	str	r3, [sp, #0]
 8009d4c:	0023      	movs	r3, r4
 8009d4e:	f000 fca9 	bl	800a6a4 <u8g2_IsIntersection>
 8009d52:	1e03      	subs	r3, r0, #0
 8009d54:	d104      	bne.n	8009d60 <u8g2_font_decode_glyph+0x25c>
	return d;
 8009d56:	2310      	movs	r3, #16
 8009d58:	18fb      	adds	r3, r7, r3
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	b25b      	sxtb	r3, r3
 8009d5e:	e048      	b.n	8009df2 <u8g2_font_decode_glyph+0x2ee>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	2200      	movs	r2, #0
 8009d64:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2276      	movs	r2, #118	; 0x76
 8009d70:	5c9a      	ldrb	r2, [r3, r2]
 8009d72:	230f      	movs	r3, #15
 8009d74:	18fc      	adds	r4, r7, r3
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	0011      	movs	r1, r2
 8009d7a:	0018      	movs	r0, r3
 8009d7c:	f7ff fc84 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009d80:	0003      	movs	r3, r0
 8009d82:	7023      	strb	r3, [r4, #0]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2277      	movs	r2, #119	; 0x77
 8009d88:	5c9a      	ldrb	r2, [r3, r2]
 8009d8a:	230e      	movs	r3, #14
 8009d8c:	18fc      	adds	r4, r7, r3
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	0011      	movs	r1, r2
 8009d92:	0018      	movs	r0, r3
 8009d94:	f7ff fc78 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009d98:	0003      	movs	r3, r0
 8009d9a:	7023      	strb	r3, [r4, #0]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8009d9c:	230f      	movs	r3, #15
 8009d9e:	18fb      	adds	r3, r7, r3
 8009da0:	7819      	ldrb	r1, [r3, #0]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2200      	movs	r2, #0
 8009da6:	0018      	movs	r0, r3
 8009da8:	f7ff fd9f 	bl	80098ea <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8009dac:	230e      	movs	r3, #14
 8009dae:	18fb      	adds	r3, r7, r3
 8009db0:	7819      	ldrb	r1, [r3, #0]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2201      	movs	r2, #1
 8009db6:	0018      	movs	r0, r3
 8009db8:	f7ff fd97 	bl	80098ea <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	2101      	movs	r1, #1
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	f7ff fc61 	bl	8009688 <u8g2_font_decode_get_unsigned_bits>
 8009dc6:	1e03      	subs	r3, r0, #0
 8009dc8:	d1e8      	bne.n	8009d9c <u8g2_font_decode_glyph+0x298>

      if ( decode->y >= h )
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	7a5b      	ldrb	r3, [r3, #9]
 8009dce:	b25b      	sxtb	r3, r3
 8009dd0:	2213      	movs	r2, #19
 8009dd2:	18ba      	adds	r2, r7, r2
 8009dd4:	7812      	ldrb	r2, [r2, #0]
 8009dd6:	b252      	sxtb	r2, r2
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	dd00      	ble.n	8009dde <u8g2_font_decode_glyph+0x2da>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8009ddc:	e7c6      	b.n	8009d6c <u8g2_font_decode_glyph+0x268>
	break;
 8009dde:	46c0      	nop			; (mov r8, r8)
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	7b99      	ldrb	r1, [r3, #14]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2292      	movs	r2, #146	; 0x92
 8009de8:	5499      	strb	r1, [r3, r2]
  }
  return d;
 8009dea:	2310      	movs	r3, #16
 8009dec:	18fb      	adds	r3, r7, r3
 8009dee:	781b      	ldrb	r3, [r3, #0]
 8009df0:	b25b      	sxtb	r3, r3
}
 8009df2:	0018      	movs	r0, r3
 8009df4:	46bd      	mov	sp, r7
 8009df6:	b009      	add	sp, #36	; 0x24
 8009df8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009dfa <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8009dfa:	b5b0      	push	{r4, r5, r7, lr}
 8009dfc:	b086      	sub	sp, #24
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	000a      	movs	r2, r1
 8009e04:	1cbb      	adds	r3, r7, #2
 8009e06:	801a      	strh	r2, [r3, #0]
  const uint8_t *font = u8g2->font;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e0c:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	3317      	adds	r3, #23
 8009e12:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8009e14:	1cbb      	adds	r3, r7, #2
 8009e16:	881b      	ldrh	r3, [r3, #0]
 8009e18:	2bff      	cmp	r3, #255	; 0xff
 8009e1a:	d82d      	bhi.n	8009e78 <u8g2_font_get_glyph_data+0x7e>
  {
    if ( encoding >= 'a' )
 8009e1c:	1cbb      	adds	r3, r7, #2
 8009e1e:	881b      	ldrh	r3, [r3, #0]
 8009e20:	2b60      	cmp	r3, #96	; 0x60
 8009e22:	d907      	bls.n	8009e34 <u8g2_font_get_glyph_data+0x3a>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2288      	movs	r2, #136	; 0x88
 8009e28:	5a9b      	ldrh	r3, [r3, r2]
 8009e2a:	001a      	movs	r2, r3
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	189b      	adds	r3, r3, r2
 8009e30:	617b      	str	r3, [r7, #20]
 8009e32:	e00a      	b.n	8009e4a <u8g2_font_get_glyph_data+0x50>
    }
    else if ( encoding >= 'A' )
 8009e34:	1cbb      	adds	r3, r7, #2
 8009e36:	881b      	ldrh	r3, [r3, #0]
 8009e38:	2b40      	cmp	r3, #64	; 0x40
 8009e3a:	d906      	bls.n	8009e4a <u8g2_font_get_glyph_data+0x50>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2286      	movs	r2, #134	; 0x86
 8009e40:	5a9b      	ldrh	r3, [r3, r2]
 8009e42:	001a      	movs	r2, r3
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	189b      	adds	r3, r3, r2
 8009e48:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d05e      	beq.n	8009f12 <u8g2_font_get_glyph_data+0x118>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	1cba      	adds	r2, r7, #2
 8009e5c:	8812      	ldrh	r2, [r2, #0]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d102      	bne.n	8009e68 <u8g2_font_get_glyph_data+0x6e>
      {
	return font+2;	/* skip encoding and glyph size */
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	3302      	adds	r3, #2
 8009e66:	e058      	b.n	8009f1a <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 1 );
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	001a      	movs	r2, r3
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	189b      	adds	r3, r3, r2
 8009e74:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8009e76:	e7e8      	b.n	8009e4a <u8g2_font_get_glyph_data+0x50>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	228a      	movs	r2, #138	; 0x8a
 8009e7c:	5a9b      	ldrh	r3, [r3, r2]
 8009e7e:	001a      	movs	r2, r3
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	189b      	adds	r3, r3, r2
 8009e84:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	0018      	movs	r0, r3
 8009e90:	f7ff fb16 	bl	80094c0 <u8g2_font_get_word>
 8009e94:	0003      	movs	r3, r0
 8009e96:	001a      	movs	r2, r3
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	189b      	adds	r3, r3, r2
 8009e9c:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8009e9e:	250e      	movs	r5, #14
 8009ea0:	197c      	adds	r4, r7, r5
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2102      	movs	r1, #2
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f7ff fb0a 	bl	80094c0 <u8g2_font_get_word>
 8009eac:	0003      	movs	r3, r0
 8009eae:	8023      	strh	r3, [r4, #0]
      unicode_lookup_table+=4;
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8009eb6:	197a      	adds	r2, r7, r5
 8009eb8:	1cbb      	adds	r3, r7, #2
 8009eba:	8812      	ldrh	r2, [r2, #0]
 8009ebc:	881b      	ldrh	r3, [r3, #0]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d3e3      	bcc.n	8009e8a <u8g2_font_get_glyph_data+0x90>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	781a      	ldrb	r2, [r3, #0]
 8009ec6:	200e      	movs	r0, #14
 8009ec8:	183b      	adds	r3, r7, r0
 8009eca:	801a      	strh	r2, [r3, #0]
      e <<= 8;
 8009ecc:	183b      	adds	r3, r7, r0
 8009ece:	183a      	adds	r2, r7, r0
 8009ed0:	8812      	ldrh	r2, [r2, #0]
 8009ed2:	0212      	lsls	r2, r2, #8
 8009ed4:	801a      	strh	r2, [r3, #0]
      e |= u8x8_pgm_read( font + 1 );
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	3301      	adds	r3, #1
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	b299      	uxth	r1, r3
 8009ede:	183b      	adds	r3, r7, r0
 8009ee0:	183a      	adds	r2, r7, r0
 8009ee2:	8812      	ldrh	r2, [r2, #0]
 8009ee4:	430a      	orrs	r2, r1
 8009ee6:	801a      	strh	r2, [r3, #0]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8009ee8:	183b      	adds	r3, r7, r0
 8009eea:	881b      	ldrh	r3, [r3, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d012      	beq.n	8009f16 <u8g2_font_get_glyph_data+0x11c>
	break;
  
      if ( e == encoding )
 8009ef0:	183a      	adds	r2, r7, r0
 8009ef2:	1cbb      	adds	r3, r7, #2
 8009ef4:	8812      	ldrh	r2, [r2, #0]
 8009ef6:	881b      	ldrh	r3, [r3, #0]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d102      	bne.n	8009f02 <u8g2_font_get_glyph_data+0x108>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	3303      	adds	r3, #3
 8009f00:	e00b      	b.n	8009f1a <u8g2_font_get_glyph_data+0x120>
      }
      font += u8x8_pgm_read( font + 2 );
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	3302      	adds	r3, #2
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	001a      	movs	r2, r3
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	189b      	adds	r3, r3, r2
 8009f0e:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8009f10:	e7d7      	b.n	8009ec2 <u8g2_font_get_glyph_data+0xc8>
	break;
 8009f12:	46c0      	nop			; (mov r8, r8)
 8009f14:	e000      	b.n	8009f18 <u8g2_font_get_glyph_data+0x11e>
	break;
 8009f16:	46c0      	nop			; (mov r8, r8)
    }  
  }
#endif
  
  return NULL;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	0018      	movs	r0, r3
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	b006      	add	sp, #24
 8009f20:	bdb0      	pop	{r4, r5, r7, pc}

08009f22 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009f22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f24:	b087      	sub	sp, #28
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	60f8      	str	r0, [r7, #12]
 8009f2a:	000c      	movs	r4, r1
 8009f2c:	0010      	movs	r0, r2
 8009f2e:	0019      	movs	r1, r3
 8009f30:	250a      	movs	r5, #10
 8009f32:	197b      	adds	r3, r7, r5
 8009f34:	1c22      	adds	r2, r4, #0
 8009f36:	801a      	strh	r2, [r3, #0]
 8009f38:	2408      	movs	r4, #8
 8009f3a:	193b      	adds	r3, r7, r4
 8009f3c:	1c02      	adds	r2, r0, #0
 8009f3e:	801a      	strh	r2, [r3, #0]
 8009f40:	1dbb      	adds	r3, r7, #6
 8009f42:	1c0a      	adds	r2, r1, #0
 8009f44:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t dx = 0;
 8009f46:	2616      	movs	r6, #22
 8009f48:	19bb      	adds	r3, r7, r6
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	801a      	strh	r2, [r3, #0]
  u8g2->font_decode.target_x = x;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	197a      	adds	r2, r7, r5
 8009f52:	2164      	movs	r1, #100	; 0x64
 8009f54:	8812      	ldrh	r2, [r2, #0]
 8009f56:	525a      	strh	r2, [r3, r1]
  u8g2->font_decode.target_y = y;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	193a      	adds	r2, r7, r4
 8009f5c:	2166      	movs	r1, #102	; 0x66
 8009f5e:	8812      	ldrh	r2, [r2, #0]
 8009f60:	525a      	strh	r2, [r3, r1]
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8009f62:	1dbb      	adds	r3, r7, #6
 8009f64:	881a      	ldrh	r2, [r3, #0]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	0011      	movs	r1, r2
 8009f6a:	0018      	movs	r0, r3
 8009f6c:	f7ff ff45 	bl	8009dfa <u8g2_font_get_glyph_data>
 8009f70:	0003      	movs	r3, r0
 8009f72:	613b      	str	r3, [r7, #16]
  if ( glyph_data != NULL )
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d009      	beq.n	8009f8e <u8g2_font_draw_glyph+0x6c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	0011      	movs	r1, r2
 8009f80:	0018      	movs	r0, r3
 8009f82:	f7ff fdbf 	bl	8009b04 <u8g2_font_decode_glyph>
 8009f86:	0003      	movs	r3, r0
 8009f88:	001a      	movs	r2, r3
 8009f8a:	19bb      	adds	r3, r7, r6
 8009f8c:	801a      	strh	r2, [r3, #0]
  }
  return dx;
 8009f8e:	2316      	movs	r3, #22
 8009f90:	18fb      	adds	r3, r7, r3
 8009f92:	881b      	ldrh	r3, [r3, #0]
}
 8009f94:	0018      	movs	r0, r3
 8009f96:	46bd      	mov	sp, r7
 8009f98:	b007      	add	sp, #28
 8009f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f9c <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8009f9c:	b590      	push	{r4, r7, lr}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	000c      	movs	r4, r1
 8009fa6:	0010      	movs	r0, r2
 8009fa8:	0019      	movs	r1, r3
 8009faa:	230a      	movs	r3, #10
 8009fac:	18fb      	adds	r3, r7, r3
 8009fae:	1c22      	adds	r2, r4, #0
 8009fb0:	801a      	strh	r2, [r3, #0]
 8009fb2:	2308      	movs	r3, #8
 8009fb4:	18fb      	adds	r3, r7, r3
 8009fb6:	1c02      	adds	r2, r0, #0
 8009fb8:	801a      	strh	r2, [r3, #0]
 8009fba:	1dbb      	adds	r3, r7, #6
 8009fbc:	1c0a      	adds	r2, r1, #0
 8009fbe:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2270      	movs	r2, #112	; 0x70
 8009fc4:	5c9b      	ldrb	r3, [r3, r2]
 8009fc6:	2b03      	cmp	r3, #3
 8009fc8:	d032      	beq.n	800a030 <u8g2_DrawGlyph+0x94>
 8009fca:	dc3f      	bgt.n	800a04c <u8g2_DrawGlyph+0xb0>
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d021      	beq.n	800a014 <u8g2_DrawGlyph+0x78>
 8009fd0:	dc3c      	bgt.n	800a04c <u8g2_DrawGlyph+0xb0>
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d002      	beq.n	8009fdc <u8g2_DrawGlyph+0x40>
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d00e      	beq.n	8009ff8 <u8g2_DrawGlyph+0x5c>
 8009fda:	e037      	b.n	800a04c <u8g2_DrawGlyph+0xb0>
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	0010      	movs	r0, r2
 8009fe4:	4798      	blx	r3
 8009fe6:	0003      	movs	r3, r0
 8009fe8:	0019      	movs	r1, r3
 8009fea:	2208      	movs	r2, #8
 8009fec:	18bb      	adds	r3, r7, r2
 8009fee:	18ba      	adds	r2, r7, r2
 8009ff0:	8812      	ldrh	r2, [r2, #0]
 8009ff2:	188a      	adds	r2, r1, r2
 8009ff4:	801a      	strh	r2, [r3, #0]
      break;
 8009ff6:	e029      	b.n	800a04c <u8g2_DrawGlyph+0xb0>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	0010      	movs	r0, r2
 800a000:	4798      	blx	r3
 800a002:	0003      	movs	r3, r0
 800a004:	0019      	movs	r1, r3
 800a006:	220a      	movs	r2, #10
 800a008:	18bb      	adds	r3, r7, r2
 800a00a:	18ba      	adds	r2, r7, r2
 800a00c:	8812      	ldrh	r2, [r2, #0]
 800a00e:	1a52      	subs	r2, r2, r1
 800a010:	801a      	strh	r2, [r3, #0]
      break;
 800a012:	e01b      	b.n	800a04c <u8g2_DrawGlyph+0xb0>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	0010      	movs	r0, r2
 800a01c:	4798      	blx	r3
 800a01e:	0003      	movs	r3, r0
 800a020:	0019      	movs	r1, r3
 800a022:	2208      	movs	r2, #8
 800a024:	18bb      	adds	r3, r7, r2
 800a026:	18ba      	adds	r2, r7, r2
 800a028:	8812      	ldrh	r2, [r2, #0]
 800a02a:	1a52      	subs	r2, r2, r1
 800a02c:	801a      	strh	r2, [r3, #0]
      break;
 800a02e:	e00d      	b.n	800a04c <u8g2_DrawGlyph+0xb0>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	0010      	movs	r0, r2
 800a038:	4798      	blx	r3
 800a03a:	0003      	movs	r3, r0
 800a03c:	0019      	movs	r1, r3
 800a03e:	220a      	movs	r2, #10
 800a040:	18bb      	adds	r3, r7, r2
 800a042:	18ba      	adds	r2, r7, r2
 800a044:	8812      	ldrh	r2, [r2, #0]
 800a046:	188a      	adds	r2, r1, r2
 800a048:	801a      	strh	r2, [r3, #0]
      break;
 800a04a:	46c0      	nop			; (mov r8, r8)
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 800a04c:	1dbb      	adds	r3, r7, #6
 800a04e:	881c      	ldrh	r4, [r3, #0]
 800a050:	2308      	movs	r3, #8
 800a052:	18fb      	adds	r3, r7, r3
 800a054:	881a      	ldrh	r2, [r3, #0]
 800a056:	230a      	movs	r3, #10
 800a058:	18fb      	adds	r3, r7, r3
 800a05a:	8819      	ldrh	r1, [r3, #0]
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	0023      	movs	r3, r4
 800a060:	f7ff ff5f 	bl	8009f22 <u8g2_font_draw_glyph>
 800a064:	0003      	movs	r3, r0
}
 800a066:	0018      	movs	r0, r3
 800a068:	46bd      	mov	sp, r7
 800a06a:	b005      	add	sp, #20
 800a06c:	bd90      	pop	{r4, r7, pc}
	...

0800a070 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800a070:	b5b0      	push	{r4, r5, r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	0008      	movs	r0, r1
 800a07a:	0011      	movs	r1, r2
 800a07c:	607b      	str	r3, [r7, #4]
 800a07e:	230a      	movs	r3, #10
 800a080:	18fb      	adds	r3, r7, r3
 800a082:	1c02      	adds	r2, r0, #0
 800a084:	801a      	strh	r2, [r3, #0]
 800a086:	2308      	movs	r3, #8
 800a088:	18fb      	adds	r3, r7, r3
 800a08a:	1c0a      	adds	r2, r1, #0
 800a08c:	801a      	strh	r2, [r3, #0]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	0018      	movs	r0, r3
 800a092:	f000 fec6 	bl	800ae22 <u8x8_utf8_init>
  sum = 0;
 800a096:	2316      	movs	r3, #22
 800a098:	18fb      	adds	r3, r7, r3
 800a09a:	2200      	movs	r2, #0
 800a09c:	801a      	strh	r2, [r3, #0]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	7811      	ldrb	r1, [r2, #0]
 800a0a6:	2514      	movs	r5, #20
 800a0a8:	197c      	adds	r4, r7, r5
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	0010      	movs	r0, r2
 800a0ae:	4798      	blx	r3
 800a0b0:	0003      	movs	r3, r0
 800a0b2:	8023      	strh	r3, [r4, #0]
    if ( e == 0x0ffff )
 800a0b4:	0029      	movs	r1, r5
 800a0b6:	187b      	adds	r3, r7, r1
 800a0b8:	881b      	ldrh	r3, [r3, #0]
 800a0ba:	4a31      	ldr	r2, [pc, #196]	; (800a180 <u8g2_draw_string+0x110>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d057      	beq.n	800a170 <u8g2_draw_string+0x100>
      break;
    str++;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800a0c6:	187b      	adds	r3, r7, r1
 800a0c8:	881b      	ldrh	r3, [r3, #0]
 800a0ca:	4a2e      	ldr	r2, [pc, #184]	; (800a184 <u8g2_draw_string+0x114>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d0e6      	beq.n	800a09e <u8g2_draw_string+0x2e>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800a0d0:	2312      	movs	r3, #18
 800a0d2:	18fc      	adds	r4, r7, r3
 800a0d4:	187b      	adds	r3, r7, r1
 800a0d6:	881d      	ldrh	r5, [r3, #0]
 800a0d8:	2308      	movs	r3, #8
 800a0da:	18fb      	adds	r3, r7, r3
 800a0dc:	881a      	ldrh	r2, [r3, #0]
 800a0de:	230a      	movs	r3, #10
 800a0e0:	18fb      	adds	r3, r7, r3
 800a0e2:	8819      	ldrh	r1, [r3, #0]
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	002b      	movs	r3, r5
 800a0e8:	f7ff ff58 	bl	8009f9c <u8g2_DrawGlyph>
 800a0ec:	0003      	movs	r3, r0
 800a0ee:	8023      	strh	r3, [r4, #0]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2270      	movs	r2, #112	; 0x70
 800a0f4:	5c9b      	ldrb	r3, [r3, r2]
 800a0f6:	2b03      	cmp	r3, #3
 800a0f8:	d026      	beq.n	800a148 <u8g2_draw_string+0xd8>
 800a0fa:	dc2f      	bgt.n	800a15c <u8g2_draw_string+0xec>
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d019      	beq.n	800a134 <u8g2_draw_string+0xc4>
 800a100:	dc2c      	bgt.n	800a15c <u8g2_draw_string+0xec>
 800a102:	2b00      	cmp	r3, #0
 800a104:	d002      	beq.n	800a10c <u8g2_draw_string+0x9c>
 800a106:	2b01      	cmp	r3, #1
 800a108:	d00a      	beq.n	800a120 <u8g2_draw_string+0xb0>
 800a10a:	e027      	b.n	800a15c <u8g2_draw_string+0xec>
      {
	case 0:
	  x += delta;
 800a10c:	220a      	movs	r2, #10
 800a10e:	18bb      	adds	r3, r7, r2
 800a110:	18b9      	adds	r1, r7, r2
 800a112:	2212      	movs	r2, #18
 800a114:	18ba      	adds	r2, r7, r2
 800a116:	8809      	ldrh	r1, [r1, #0]
 800a118:	8812      	ldrh	r2, [r2, #0]
 800a11a:	188a      	adds	r2, r1, r2
 800a11c:	801a      	strh	r2, [r3, #0]
	  break;
 800a11e:	e01d      	b.n	800a15c <u8g2_draw_string+0xec>
	case 1:
	  y += delta;
 800a120:	2208      	movs	r2, #8
 800a122:	18bb      	adds	r3, r7, r2
 800a124:	18b9      	adds	r1, r7, r2
 800a126:	2212      	movs	r2, #18
 800a128:	18ba      	adds	r2, r7, r2
 800a12a:	8809      	ldrh	r1, [r1, #0]
 800a12c:	8812      	ldrh	r2, [r2, #0]
 800a12e:	188a      	adds	r2, r1, r2
 800a130:	801a      	strh	r2, [r3, #0]
	  break;
 800a132:	e013      	b.n	800a15c <u8g2_draw_string+0xec>
	case 2:
	  x -= delta;
 800a134:	220a      	movs	r2, #10
 800a136:	18bb      	adds	r3, r7, r2
 800a138:	18b9      	adds	r1, r7, r2
 800a13a:	2212      	movs	r2, #18
 800a13c:	18ba      	adds	r2, r7, r2
 800a13e:	8809      	ldrh	r1, [r1, #0]
 800a140:	8812      	ldrh	r2, [r2, #0]
 800a142:	1a8a      	subs	r2, r1, r2
 800a144:	801a      	strh	r2, [r3, #0]
	  break;
 800a146:	e009      	b.n	800a15c <u8g2_draw_string+0xec>
	case 3:
	  y -= delta;
 800a148:	2208      	movs	r2, #8
 800a14a:	18bb      	adds	r3, r7, r2
 800a14c:	18b9      	adds	r1, r7, r2
 800a14e:	2212      	movs	r2, #18
 800a150:	18ba      	adds	r2, r7, r2
 800a152:	8809      	ldrh	r1, [r1, #0]
 800a154:	8812      	ldrh	r2, [r2, #0]
 800a156:	1a8a      	subs	r2, r1, r2
 800a158:	801a      	strh	r2, [r3, #0]
	  break;
 800a15a:	46c0      	nop			; (mov r8, r8)

#else
      x += delta;
#endif

      sum += delta;    
 800a15c:	2216      	movs	r2, #22
 800a15e:	18bb      	adds	r3, r7, r2
 800a160:	18b9      	adds	r1, r7, r2
 800a162:	2212      	movs	r2, #18
 800a164:	18ba      	adds	r2, r7, r2
 800a166:	8809      	ldrh	r1, [r1, #0]
 800a168:	8812      	ldrh	r2, [r2, #0]
 800a16a:	188a      	adds	r2, r1, r2
 800a16c:	801a      	strh	r2, [r3, #0]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800a16e:	e796      	b.n	800a09e <u8g2_draw_string+0x2e>
      break;
 800a170:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sum;
 800a172:	2316      	movs	r3, #22
 800a174:	18fb      	adds	r3, r7, r3
 800a176:	881b      	ldrh	r3, [r3, #0]
}
 800a178:	0018      	movs	r0, r3
 800a17a:	46bd      	mov	sp, r7
 800a17c:	b006      	add	sp, #24
 800a17e:	bdb0      	pop	{r4, r5, r7, pc}
 800a180:	0000ffff 	.word	0x0000ffff
 800a184:	0000fffe 	.word	0x0000fffe

0800a188 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800a188:	b5b0      	push	{r4, r5, r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	0008      	movs	r0, r1
 800a192:	0011      	movs	r1, r2
 800a194:	607b      	str	r3, [r7, #4]
 800a196:	250a      	movs	r5, #10
 800a198:	197b      	adds	r3, r7, r5
 800a19a:	1c02      	adds	r2, r0, #0
 800a19c:	801a      	strh	r2, [r3, #0]
 800a19e:	2008      	movs	r0, #8
 800a1a0:	183b      	adds	r3, r7, r0
 800a1a2:	1c0a      	adds	r2, r1, #0
 800a1a4:	801a      	strh	r2, [r3, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	4a07      	ldr	r2, [pc, #28]	; (800a1c8 <u8g2_DrawStr+0x40>)
 800a1aa:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800a1ac:	687c      	ldr	r4, [r7, #4]
 800a1ae:	183b      	adds	r3, r7, r0
 800a1b0:	881a      	ldrh	r2, [r3, #0]
 800a1b2:	197b      	adds	r3, r7, r5
 800a1b4:	8819      	ldrh	r1, [r3, #0]
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	0023      	movs	r3, r4
 800a1ba:	f7ff ff59 	bl	800a070 <u8g2_draw_string>
 800a1be:	0003      	movs	r3, r0
}
 800a1c0:	0018      	movs	r0, r3
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	b004      	add	sp, #16
 800a1c6:	bdb0      	pop	{r4, r5, r7, pc}
 800a1c8:	0800ae3d 	.word	0x0800ae3d

0800a1cc <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b082      	sub	sp, #8
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d05d      	beq.n	800a298 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2281      	movs	r2, #129	; 0x81
 800a1e0:	5699      	ldrsb	r1, [r3, r2]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	228e      	movs	r2, #142	; 0x8e
 800a1e6:	5499      	strb	r1, [r3, r2]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2282      	movs	r2, #130	; 0x82
 800a1ec:	5699      	ldrsb	r1, [r3, r2]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	228f      	movs	r2, #143	; 0x8f
 800a1f2:	5499      	strb	r1, [r3, r2]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	228d      	movs	r2, #141	; 0x8d
 800a1f8:	5c9b      	ldrb	r3, [r3, r2]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d04d      	beq.n	800a29a <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	228d      	movs	r2, #141	; 0x8d
 800a202:	5c9b      	ldrb	r3, [r3, r2]
 800a204:	2b01      	cmp	r3, #1
 800a206:	d11c      	bne.n	800a242 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	228e      	movs	r2, #142	; 0x8e
 800a20c:	569a      	ldrsb	r2, [r3, r2]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2183      	movs	r1, #131	; 0x83
 800a212:	565b      	ldrsb	r3, [r3, r1]
 800a214:	429a      	cmp	r2, r3
 800a216:	da05      	bge.n	800a224 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2283      	movs	r2, #131	; 0x83
 800a21c:	5699      	ldrsb	r1, [r3, r2]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	228e      	movs	r2, #142	; 0x8e
 800a222:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	228f      	movs	r2, #143	; 0x8f
 800a228:	569a      	ldrsb	r2, [r3, r2]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2184      	movs	r1, #132	; 0x84
 800a22e:	565b      	ldrsb	r3, [r3, r1]
 800a230:	429a      	cmp	r2, r3
 800a232:	dd32      	ble.n	800a29a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2284      	movs	r2, #132	; 0x84
 800a238:	5699      	ldrsb	r1, [r3, r2]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	228f      	movs	r2, #143	; 0x8f
 800a23e:	5499      	strb	r1, [r3, r2]
 800a240:	e02b      	b.n	800a29a <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	228e      	movs	r2, #142	; 0x8e
 800a246:	569b      	ldrsb	r3, [r3, r2]
 800a248:	0019      	movs	r1, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	227e      	movs	r2, #126	; 0x7e
 800a24e:	569b      	ldrsb	r3, [r3, r2]
 800a250:	0018      	movs	r0, r3
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2280      	movs	r2, #128	; 0x80
 800a256:	569b      	ldrsb	r3, [r3, r2]
 800a258:	18c3      	adds	r3, r0, r3
 800a25a:	4299      	cmp	r1, r3
 800a25c:	da0d      	bge.n	800a27a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	227e      	movs	r2, #126	; 0x7e
 800a262:	569b      	ldrsb	r3, [r3, r2]
 800a264:	b2da      	uxtb	r2, r3
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2180      	movs	r1, #128	; 0x80
 800a26a:	565b      	ldrsb	r3, [r3, r1]
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	18d3      	adds	r3, r2, r3
 800a270:	b2db      	uxtb	r3, r3
 800a272:	b259      	sxtb	r1, r3
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	228e      	movs	r2, #142	; 0x8e
 800a278:	5499      	strb	r1, [r3, r2]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	228f      	movs	r2, #143	; 0x8f
 800a27e:	569a      	ldrsb	r2, [r3, r2]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2180      	movs	r1, #128	; 0x80
 800a284:	565b      	ldrsb	r3, [r3, r1]
 800a286:	429a      	cmp	r2, r3
 800a288:	dd07      	ble.n	800a29a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2280      	movs	r2, #128	; 0x80
 800a28e:	5699      	ldrsb	r1, [r3, r2]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	228f      	movs	r2, #143	; 0x8f
 800a294:	5499      	strb	r1, [r3, r2]
 800a296:	e000      	b.n	800a29a <u8g2_UpdateRefHeight+0xce>
    return;
 800a298:	46c0      	nop			; (mov r8, r8)
  }  
}
 800a29a:	46bd      	mov	sp, r7
 800a29c:	b002      	add	sp, #8
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  return 0;
 800a2a8:	2300      	movs	r3, #0
}
 800a2aa:	0018      	movs	r0, r3
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	b002      	add	sp, #8
 800a2b0:	bd80      	pop	{r7, pc}
	...

0800a2b4 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a03      	ldr	r2, [pc, #12]	; (800a2cc <u8g2_SetFontPosBaseline+0x18>)
 800a2c0:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a2c2:	46c0      	nop			; (mov r8, r8)
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	b002      	add	sp, #8
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	46c0      	nop			; (mov r8, r8)
 800a2cc:	0800a2a1 	.word	0x0800a2a1

0800a2d0 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2de:	683a      	ldr	r2, [r7, #0]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d00d      	beq.n	800a300 <u8g2_SetFont+0x30>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	3374      	adds	r3, #116	; 0x74
 800a2ee:	683a      	ldr	r2, [r7, #0]
 800a2f0:	0011      	movs	r1, r2
 800a2f2:	0018      	movs	r0, r3
 800a2f4:	f7ff f90b 	bl	800950e <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	0018      	movs	r0, r3
 800a2fc:	f7ff ff66 	bl	800a1cc <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 800a300:	46c0      	nop			; (mov r8, r8)
 800a302:	46bd      	mov	sp, r7
 800a304:	b002      	add	sp, #8
 800a306:	bd80      	pop	{r7, pc}

0800a308 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800a308:	b590      	push	{r4, r7, lr}
 800a30a:	b087      	sub	sp, #28
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	0019      	movs	r1, r3
 800a314:	1dbb      	adds	r3, r7, #6
 800a316:	801a      	strh	r2, [r3, #0]
 800a318:	1d3b      	adds	r3, r7, #4
 800a31a:	1c0a      	adds	r2, r1, #0
 800a31c:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t a = *ap;
 800a31e:	2416      	movs	r4, #22
 800a320:	193b      	adds	r3, r7, r4
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	8812      	ldrh	r2, [r2, #0]
 800a326:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t b;
  b  = a;
 800a328:	2014      	movs	r0, #20
 800a32a:	183b      	adds	r3, r7, r0
 800a32c:	193a      	adds	r2, r7, r4
 800a32e:	8812      	ldrh	r2, [r2, #0]
 800a330:	801a      	strh	r2, [r3, #0]
  b += *len;
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	8819      	ldrh	r1, [r3, #0]
 800a336:	183b      	adds	r3, r7, r0
 800a338:	183a      	adds	r2, r7, r0
 800a33a:	8812      	ldrh	r2, [r2, #0]
 800a33c:	188a      	adds	r2, r1, r2
 800a33e:	801a      	strh	r2, [r3, #0]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 800a340:	193a      	adds	r2, r7, r4
 800a342:	0001      	movs	r1, r0
 800a344:	187b      	adds	r3, r7, r1
 800a346:	8812      	ldrh	r2, [r2, #0]
 800a348:	881b      	ldrh	r3, [r3, #0]
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d914      	bls.n	800a378 <u8g2_clip_intersection2+0x70>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800a34e:	193a      	adds	r2, r7, r4
 800a350:	1d3b      	adds	r3, r7, #4
 800a352:	8812      	ldrh	r2, [r2, #0]
 800a354:	881b      	ldrh	r3, [r3, #0]
 800a356:	429a      	cmp	r2, r3
 800a358:	d209      	bcs.n	800a36e <u8g2_clip_intersection2+0x66>
    {
      b = d;
 800a35a:	187b      	adds	r3, r7, r1
 800a35c:	1d3a      	adds	r2, r7, #4
 800a35e:	8812      	ldrh	r2, [r2, #0]
 800a360:	801a      	strh	r2, [r3, #0]
      b--;
 800a362:	187b      	adds	r3, r7, r1
 800a364:	881a      	ldrh	r2, [r3, #0]
 800a366:	187b      	adds	r3, r7, r1
 800a368:	3a01      	subs	r2, #1
 800a36a:	801a      	strh	r2, [r3, #0]
 800a36c:	e004      	b.n	800a378 <u8g2_clip_intersection2+0x70>
    }
    else
    {
      a = c;
 800a36e:	2316      	movs	r3, #22
 800a370:	18fb      	adds	r3, r7, r3
 800a372:	1dba      	adds	r2, r7, #6
 800a374:	8812      	ldrh	r2, [r2, #0]
 800a376:	801a      	strh	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 800a378:	2316      	movs	r3, #22
 800a37a:	18fa      	adds	r2, r7, r3
 800a37c:	1d3b      	adds	r3, r7, #4
 800a37e:	8812      	ldrh	r2, [r2, #0]
 800a380:	881b      	ldrh	r3, [r3, #0]
 800a382:	429a      	cmp	r2, r3
 800a384:	d301      	bcc.n	800a38a <u8g2_clip_intersection2+0x82>
    return 0;
 800a386:	2300      	movs	r3, #0
 800a388:	e030      	b.n	800a3ec <u8g2_clip_intersection2+0xe4>
  if ( b <= c )
 800a38a:	2314      	movs	r3, #20
 800a38c:	18fa      	adds	r2, r7, r3
 800a38e:	1dbb      	adds	r3, r7, #6
 800a390:	8812      	ldrh	r2, [r2, #0]
 800a392:	881b      	ldrh	r3, [r3, #0]
 800a394:	429a      	cmp	r2, r3
 800a396:	d801      	bhi.n	800a39c <u8g2_clip_intersection2+0x94>
    return 0;
 800a398:	2300      	movs	r3, #0
 800a39a:	e027      	b.n	800a3ec <u8g2_clip_intersection2+0xe4>
  if ( a < c )		
 800a39c:	2116      	movs	r1, #22
 800a39e:	187a      	adds	r2, r7, r1
 800a3a0:	1dbb      	adds	r3, r7, #6
 800a3a2:	8812      	ldrh	r2, [r2, #0]
 800a3a4:	881b      	ldrh	r3, [r3, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d203      	bcs.n	800a3b2 <u8g2_clip_intersection2+0xaa>
    a = c;
 800a3aa:	187b      	adds	r3, r7, r1
 800a3ac:	1dba      	adds	r2, r7, #6
 800a3ae:	8812      	ldrh	r2, [r2, #0]
 800a3b0:	801a      	strh	r2, [r3, #0]
  if ( b > d )
 800a3b2:	2114      	movs	r1, #20
 800a3b4:	187a      	adds	r2, r7, r1
 800a3b6:	1d3b      	adds	r3, r7, #4
 800a3b8:	8812      	ldrh	r2, [r2, #0]
 800a3ba:	881b      	ldrh	r3, [r3, #0]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d903      	bls.n	800a3c8 <u8g2_clip_intersection2+0xc0>
    b = d;
 800a3c0:	187b      	adds	r3, r7, r1
 800a3c2:	1d3a      	adds	r2, r7, #4
 800a3c4:	8812      	ldrh	r2, [r2, #0]
 800a3c6:	801a      	strh	r2, [r3, #0]
  
  *ap = a;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2416      	movs	r4, #22
 800a3cc:	193a      	adds	r2, r7, r4
 800a3ce:	8812      	ldrh	r2, [r2, #0]
 800a3d0:	801a      	strh	r2, [r3, #0]
  b -= a;
 800a3d2:	2014      	movs	r0, #20
 800a3d4:	183b      	adds	r3, r7, r0
 800a3d6:	1839      	adds	r1, r7, r0
 800a3d8:	193a      	adds	r2, r7, r4
 800a3da:	8809      	ldrh	r1, [r1, #0]
 800a3dc:	8812      	ldrh	r2, [r2, #0]
 800a3de:	1a8a      	subs	r2, r1, r2
 800a3e0:	801a      	strh	r2, [r3, #0]
  *len = b;
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	183a      	adds	r2, r7, r0
 800a3e6:	8812      	ldrh	r2, [r2, #0]
 800a3e8:	801a      	strh	r2, [r3, #0]
  return 1;
 800a3ea:	2301      	movs	r3, #1
}
 800a3ec:	0018      	movs	r0, r3
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	b007      	add	sp, #28
 800a3f2:	bd90      	pop	{r4, r7, pc}

0800a3f4 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3f6:	b087      	sub	sp, #28
 800a3f8:	af02      	add	r7, sp, #8
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	000c      	movs	r4, r1
 800a3fe:	0010      	movs	r0, r2
 800a400:	0019      	movs	r1, r3
 800a402:	260a      	movs	r6, #10
 800a404:	19bb      	adds	r3, r7, r6
 800a406:	1c22      	adds	r2, r4, #0
 800a408:	801a      	strh	r2, [r3, #0]
 800a40a:	2408      	movs	r4, #8
 800a40c:	193b      	adds	r3, r7, r4
 800a40e:	1c02      	adds	r2, r0, #0
 800a410:	801a      	strh	r2, [r3, #0]
 800a412:	1dbb      	adds	r3, r7, #6
 800a414:	1c0a      	adds	r2, r1, #0
 800a416:	801a      	strh	r2, [r3, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800a41c:	0020      	movs	r0, r4
 800a41e:	183b      	adds	r3, r7, r0
 800a420:	1839      	adds	r1, r7, r0
 800a422:	8809      	ldrh	r1, [r1, #0]
 800a424:	1a8a      	subs	r2, r1, r2
 800a426:	801a      	strh	r2, [r3, #0]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800a42c:	1dbb      	adds	r3, r7, #6
 800a42e:	881d      	ldrh	r5, [r3, #0]
 800a430:	183b      	adds	r3, r7, r0
 800a432:	881a      	ldrh	r2, [r3, #0]
 800a434:	19bb      	adds	r3, r7, r6
 800a436:	8819      	ldrh	r1, [r3, #0]
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	2320      	movs	r3, #32
 800a43c:	2608      	movs	r6, #8
 800a43e:	199b      	adds	r3, r3, r6
 800a440:	19db      	adds	r3, r3, r7
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	002b      	movs	r3, r5
 800a448:	47a0      	blx	r4
}
 800a44a:	46c0      	nop			; (mov r8, r8)
 800a44c:	46bd      	mov	sp, r7
 800a44e:	b005      	add	sp, #20
 800a450:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a452 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a452:	b5b0      	push	{r4, r5, r7, lr}
 800a454:	b086      	sub	sp, #24
 800a456:	af02      	add	r7, sp, #8
 800a458:	60f8      	str	r0, [r7, #12]
 800a45a:	000c      	movs	r4, r1
 800a45c:	0010      	movs	r0, r2
 800a45e:	0019      	movs	r1, r3
 800a460:	250a      	movs	r5, #10
 800a462:	197b      	adds	r3, r7, r5
 800a464:	1c22      	adds	r2, r4, #0
 800a466:	801a      	strh	r2, [r3, #0]
 800a468:	2308      	movs	r3, #8
 800a46a:	18fb      	adds	r3, r7, r3
 800a46c:	1c02      	adds	r2, r0, #0
 800a46e:	801a      	strh	r2, [r3, #0]
 800a470:	1dbb      	adds	r3, r7, #6
 800a472:	1c0a      	adds	r2, r1, #0
 800a474:	801a      	strh	r2, [r3, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	228c      	movs	r2, #140	; 0x8c
 800a47a:	5c9b      	ldrb	r3, [r3, r2]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d100      	bne.n	800a482 <u8g2_DrawHVLine+0x30>
 800a480:	e090      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800a482:	1dbb      	adds	r3, r7, #6
 800a484:	881b      	ldrh	r3, [r3, #0]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d100      	bne.n	800a48c <u8g2_DrawHVLine+0x3a>
 800a48a:	e08b      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 800a48c:	1dbb      	adds	r3, r7, #6
 800a48e:	881b      	ldrh	r3, [r3, #0]
 800a490:	2b01      	cmp	r3, #1
 800a492:	d927      	bls.n	800a4e4 <u8g2_DrawHVLine+0x92>
      {
	if ( dir == 2 )
 800a494:	2320      	movs	r3, #32
 800a496:	18fb      	adds	r3, r7, r3
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b02      	cmp	r3, #2
 800a49c:	d10e      	bne.n	800a4bc <u8g2_DrawHVLine+0x6a>
	{
	  x -= len;
 800a49e:	197b      	adds	r3, r7, r5
 800a4a0:	881a      	ldrh	r2, [r3, #0]
 800a4a2:	1dbb      	adds	r3, r7, #6
 800a4a4:	881b      	ldrh	r3, [r3, #0]
 800a4a6:	1ad3      	subs	r3, r2, r3
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	197b      	adds	r3, r7, r5
 800a4ac:	801a      	strh	r2, [r3, #0]
	  x++;
 800a4ae:	197b      	adds	r3, r7, r5
 800a4b0:	881b      	ldrh	r3, [r3, #0]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	b29a      	uxth	r2, r3
 800a4b6:	197b      	adds	r3, r7, r5
 800a4b8:	801a      	strh	r2, [r3, #0]
 800a4ba:	e013      	b.n	800a4e4 <u8g2_DrawHVLine+0x92>
	}
	else if ( dir == 3 )
 800a4bc:	2320      	movs	r3, #32
 800a4be:	18fb      	adds	r3, r7, r3
 800a4c0:	781b      	ldrb	r3, [r3, #0]
 800a4c2:	2b03      	cmp	r3, #3
 800a4c4:	d10e      	bne.n	800a4e4 <u8g2_DrawHVLine+0x92>
	{
	  y -= len;
 800a4c6:	2108      	movs	r1, #8
 800a4c8:	187b      	adds	r3, r7, r1
 800a4ca:	881a      	ldrh	r2, [r3, #0]
 800a4cc:	1dbb      	adds	r3, r7, #6
 800a4ce:	881b      	ldrh	r3, [r3, #0]
 800a4d0:	1ad3      	subs	r3, r2, r3
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	187b      	adds	r3, r7, r1
 800a4d6:	801a      	strh	r2, [r3, #0]
	  y++;
 800a4d8:	187b      	adds	r3, r7, r1
 800a4da:	881b      	ldrh	r3, [r3, #0]
 800a4dc:	3301      	adds	r3, #1
 800a4de:	b29a      	uxth	r2, r3
 800a4e0:	187b      	adds	r3, r7, r1
 800a4e2:	801a      	strh	r2, [r3, #0]
	}
      }
      dir &= 1;  
 800a4e4:	2020      	movs	r0, #32
 800a4e6:	183b      	adds	r3, r7, r0
 800a4e8:	183a      	adds	r2, r7, r0
 800a4ea:	7812      	ldrb	r2, [r2, #0]
 800a4ec:	2101      	movs	r1, #1
 800a4ee:	400a      	ands	r2, r1
 800a4f0:	701a      	strb	r2, [r3, #0]
      
      /* clip against the user window */
      if ( dir == 0 )
 800a4f2:	183b      	adds	r3, r7, r0
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d11c      	bne.n	800a534 <u8g2_DrawHVLine+0xe2>
      {
	if ( y < u8g2->user_y0 )
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	224c      	movs	r2, #76	; 0x4c
 800a4fe:	5a9a      	ldrh	r2, [r3, r2]
 800a500:	2108      	movs	r1, #8
 800a502:	187b      	adds	r3, r7, r1
 800a504:	881b      	ldrh	r3, [r3, #0]
 800a506:	429a      	cmp	r2, r3
 800a508:	d843      	bhi.n	800a592 <u8g2_DrawHVLine+0x140>
	  return;
	if ( y >= u8g2->user_y1 )
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	224e      	movs	r2, #78	; 0x4e
 800a50e:	5a9a      	ldrh	r2, [r3, r2]
 800a510:	187b      	adds	r3, r7, r1
 800a512:	881b      	ldrh	r3, [r3, #0]
 800a514:	429a      	cmp	r2, r3
 800a516:	d93e      	bls.n	800a596 <u8g2_DrawHVLine+0x144>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2248      	movs	r2, #72	; 0x48
 800a51c:	5a9a      	ldrh	r2, [r3, r2]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	214a      	movs	r1, #74	; 0x4a
 800a522:	5a5b      	ldrh	r3, [r3, r1]
 800a524:	1db9      	adds	r1, r7, #6
 800a526:	200a      	movs	r0, #10
 800a528:	1838      	adds	r0, r7, r0
 800a52a:	f7ff feed 	bl	800a308 <u8g2_clip_intersection2>
 800a52e:	1e03      	subs	r3, r0, #0
 800a530:	d11c      	bne.n	800a56c <u8g2_DrawHVLine+0x11a>
	  return;
 800a532:	e037      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2248      	movs	r2, #72	; 0x48
 800a538:	5a9a      	ldrh	r2, [r3, r2]
 800a53a:	210a      	movs	r1, #10
 800a53c:	187b      	adds	r3, r7, r1
 800a53e:	881b      	ldrh	r3, [r3, #0]
 800a540:	429a      	cmp	r2, r3
 800a542:	d82a      	bhi.n	800a59a <u8g2_DrawHVLine+0x148>
	  return;
	if ( x >= u8g2->user_x1 )
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	224a      	movs	r2, #74	; 0x4a
 800a548:	5a9a      	ldrh	r2, [r3, r2]
 800a54a:	187b      	adds	r3, r7, r1
 800a54c:	881b      	ldrh	r3, [r3, #0]
 800a54e:	429a      	cmp	r2, r3
 800a550:	d925      	bls.n	800a59e <u8g2_DrawHVLine+0x14c>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	224c      	movs	r2, #76	; 0x4c
 800a556:	5a9a      	ldrh	r2, [r3, r2]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	214e      	movs	r1, #78	; 0x4e
 800a55c:	5a5b      	ldrh	r3, [r3, r1]
 800a55e:	1db9      	adds	r1, r7, #6
 800a560:	2008      	movs	r0, #8
 800a562:	1838      	adds	r0, r7, r0
 800a564:	f7ff fed0 	bl	800a308 <u8g2_clip_intersection2>
 800a568:	1e03      	subs	r3, r0, #0
 800a56a:	d01a      	beq.n	800a5a2 <u8g2_DrawHVLine+0x150>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a570:	689c      	ldr	r4, [r3, #8]
 800a572:	230a      	movs	r3, #10
 800a574:	18fb      	adds	r3, r7, r3
 800a576:	8819      	ldrh	r1, [r3, #0]
 800a578:	2308      	movs	r3, #8
 800a57a:	18fb      	adds	r3, r7, r3
 800a57c:	881a      	ldrh	r2, [r3, #0]
 800a57e:	1dbb      	adds	r3, r7, #6
 800a580:	881d      	ldrh	r5, [r3, #0]
 800a582:	68f8      	ldr	r0, [r7, #12]
 800a584:	2320      	movs	r3, #32
 800a586:	18fb      	adds	r3, r7, r3
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	9300      	str	r3, [sp, #0]
 800a58c:	002b      	movs	r3, r5
 800a58e:	47a0      	blx	r4
 800a590:	e008      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
	  return;
 800a592:	46c0      	nop			; (mov r8, r8)
 800a594:	e006      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
	  return;
 800a596:	46c0      	nop			; (mov r8, r8)
 800a598:	e004      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
	  return;
 800a59a:	46c0      	nop			; (mov r8, r8)
 800a59c:	e002      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
	  return;
 800a59e:	46c0      	nop			; (mov r8, r8)
 800a5a0:	e000      	b.n	800a5a4 <u8g2_DrawHVLine+0x152>
	  return;
 800a5a2:	46c0      	nop			; (mov r8, r8)
    }
}
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	b004      	add	sp, #16
 800a5a8:	bdb0      	pop	{r4, r5, r7, pc}

0800a5aa <u8g2_DrawPixel>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b084      	sub	sp, #16
 800a5ae:	af02      	add	r7, sp, #8
 800a5b0:	6078      	str	r0, [r7, #4]
 800a5b2:	0008      	movs	r0, r1
 800a5b4:	0011      	movs	r1, r2
 800a5b6:	1cbb      	adds	r3, r7, #2
 800a5b8:	1c02      	adds	r2, r0, #0
 800a5ba:	801a      	strh	r2, [r3, #0]
 800a5bc:	003b      	movs	r3, r7
 800a5be:	1c0a      	adds	r2, r1, #0
 800a5c0:	801a      	strh	r2, [r3, #0]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	224c      	movs	r2, #76	; 0x4c
 800a5c6:	5a9b      	ldrh	r3, [r3, r2]
 800a5c8:	003a      	movs	r2, r7
 800a5ca:	8812      	ldrh	r2, [r2, #0]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d31f      	bcc.n	800a610 <u8g2_DrawPixel+0x66>
    return;
  if ( y >= u8g2->user_y1 )
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	224e      	movs	r2, #78	; 0x4e
 800a5d4:	5a9b      	ldrh	r3, [r3, r2]
 800a5d6:	003a      	movs	r2, r7
 800a5d8:	8812      	ldrh	r2, [r2, #0]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d21a      	bcs.n	800a614 <u8g2_DrawPixel+0x6a>
    return;
  if ( x < u8g2->user_x0 )
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2248      	movs	r2, #72	; 0x48
 800a5e2:	5a9b      	ldrh	r3, [r3, r2]
 800a5e4:	1cba      	adds	r2, r7, #2
 800a5e6:	8812      	ldrh	r2, [r2, #0]
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d315      	bcc.n	800a618 <u8g2_DrawPixel+0x6e>
    return;
  if ( x >= u8g2->user_x1 )
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	224a      	movs	r2, #74	; 0x4a
 800a5f0:	5a9b      	ldrh	r3, [r3, r2]
 800a5f2:	1cba      	adds	r2, r7, #2
 800a5f4:	8812      	ldrh	r2, [r2, #0]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d210      	bcs.n	800a61c <u8g2_DrawPixel+0x72>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800a5fa:	003b      	movs	r3, r7
 800a5fc:	881a      	ldrh	r2, [r3, #0]
 800a5fe:	1cbb      	adds	r3, r7, #2
 800a600:	8819      	ldrh	r1, [r3, #0]
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	2300      	movs	r3, #0
 800a606:	9300      	str	r3, [sp, #0]
 800a608:	2301      	movs	r3, #1
 800a60a:	f7ff ff22 	bl	800a452 <u8g2_DrawHVLine>
 800a60e:	e006      	b.n	800a61e <u8g2_DrawPixel+0x74>
    return;
 800a610:	46c0      	nop			; (mov r8, r8)
 800a612:	e004      	b.n	800a61e <u8g2_DrawPixel+0x74>
    return;
 800a614:	46c0      	nop			; (mov r8, r8)
 800a616:	e002      	b.n	800a61e <u8g2_DrawPixel+0x74>
    return;
 800a618:	46c0      	nop			; (mov r8, r8)
 800a61a:	e000      	b.n	800a61e <u8g2_DrawPixel+0x74>
    return;
 800a61c:	46c0      	nop			; (mov r8, r8)
}
 800a61e:	46bd      	mov	sp, r7
 800a620:	b002      	add	sp, #8
 800a622:	bd80      	pop	{r7, pc}

0800a624 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800a624:	b5b0      	push	{r4, r5, r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
 800a62a:	0005      	movs	r5, r0
 800a62c:	000c      	movs	r4, r1
 800a62e:	0010      	movs	r0, r2
 800a630:	0019      	movs	r1, r3
 800a632:	1dbb      	adds	r3, r7, #6
 800a634:	1c2a      	adds	r2, r5, #0
 800a636:	801a      	strh	r2, [r3, #0]
 800a638:	1d3b      	adds	r3, r7, #4
 800a63a:	1c22      	adds	r2, r4, #0
 800a63c:	801a      	strh	r2, [r3, #0]
 800a63e:	1cbb      	adds	r3, r7, #2
 800a640:	1c02      	adds	r2, r0, #0
 800a642:	801a      	strh	r2, [r3, #0]
 800a644:	003b      	movs	r3, r7
 800a646:	1c0a      	adds	r2, r1, #0
 800a648:	801a      	strh	r2, [r3, #0]
  if ( v0 < a1 )		// v0 <= a1
 800a64a:	1cba      	adds	r2, r7, #2
 800a64c:	1d3b      	adds	r3, r7, #4
 800a64e:	8812      	ldrh	r2, [r2, #0]
 800a650:	881b      	ldrh	r3, [r3, #0]
 800a652:	429a      	cmp	r2, r3
 800a654:	d211      	bcs.n	800a67a <u8g2_is_intersection_decision_tree+0x56>
  {
    if ( v1 > a0 )	// v1 >= a0
 800a656:	003a      	movs	r2, r7
 800a658:	1dbb      	adds	r3, r7, #6
 800a65a:	8812      	ldrh	r2, [r2, #0]
 800a65c:	881b      	ldrh	r3, [r3, #0]
 800a65e:	429a      	cmp	r2, r3
 800a660:	d901      	bls.n	800a666 <u8g2_is_intersection_decision_tree+0x42>
    {
      return 1;
 800a662:	2301      	movs	r3, #1
 800a664:	e01a      	b.n	800a69c <u8g2_is_intersection_decision_tree+0x78>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800a666:	1cba      	adds	r2, r7, #2
 800a668:	003b      	movs	r3, r7
 800a66a:	8812      	ldrh	r2, [r2, #0]
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d901      	bls.n	800a676 <u8g2_is_intersection_decision_tree+0x52>
      {
	return 1;
 800a672:	2301      	movs	r3, #1
 800a674:	e012      	b.n	800a69c <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800a676:	2300      	movs	r3, #0
 800a678:	e010      	b.n	800a69c <u8g2_is_intersection_decision_tree+0x78>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800a67a:	003a      	movs	r2, r7
 800a67c:	1dbb      	adds	r3, r7, #6
 800a67e:	8812      	ldrh	r2, [r2, #0]
 800a680:	881b      	ldrh	r3, [r3, #0]
 800a682:	429a      	cmp	r2, r3
 800a684:	d909      	bls.n	800a69a <u8g2_is_intersection_decision_tree+0x76>
    {
      if ( v0 > v1 )	// v0 > v1
 800a686:	1cba      	adds	r2, r7, #2
 800a688:	003b      	movs	r3, r7
 800a68a:	8812      	ldrh	r2, [r2, #0]
 800a68c:	881b      	ldrh	r3, [r3, #0]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d901      	bls.n	800a696 <u8g2_is_intersection_decision_tree+0x72>
      {
	return 1;
 800a692:	2301      	movs	r3, #1
 800a694:	e002      	b.n	800a69c <u8g2_is_intersection_decision_tree+0x78>
      }
      else
      {
	return 0;
 800a696:	2300      	movs	r3, #0
 800a698:	e000      	b.n	800a69c <u8g2_is_intersection_decision_tree+0x78>
      }
    }
    else
    {
      return 0;
 800a69a:	2300      	movs	r3, #0
    }
  }
}
 800a69c:	0018      	movs	r0, r3
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	b002      	add	sp, #8
 800a6a2:	bdb0      	pop	{r4, r5, r7, pc}

0800a6a4 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800a6a4:	b5b0      	push	{r4, r5, r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	000c      	movs	r4, r1
 800a6ae:	0010      	movs	r0, r2
 800a6b0:	0019      	movs	r1, r3
 800a6b2:	230a      	movs	r3, #10
 800a6b4:	18fb      	adds	r3, r7, r3
 800a6b6:	1c22      	adds	r2, r4, #0
 800a6b8:	801a      	strh	r2, [r3, #0]
 800a6ba:	2508      	movs	r5, #8
 800a6bc:	197b      	adds	r3, r7, r5
 800a6be:	1c02      	adds	r2, r0, #0
 800a6c0:	801a      	strh	r2, [r3, #0]
 800a6c2:	1dbb      	adds	r3, r7, #6
 800a6c4:	1c0a      	adds	r2, r1, #0
 800a6c6:	801a      	strh	r2, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	224c      	movs	r2, #76	; 0x4c
 800a6cc:	5a98      	ldrh	r0, [r3, r2]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	224e      	movs	r2, #78	; 0x4e
 800a6d2:	5a99      	ldrh	r1, [r3, r2]
 800a6d4:	2320      	movs	r3, #32
 800a6d6:	18fb      	adds	r3, r7, r3
 800a6d8:	881c      	ldrh	r4, [r3, #0]
 800a6da:	197b      	adds	r3, r7, r5
 800a6dc:	881a      	ldrh	r2, [r3, #0]
 800a6de:	0023      	movs	r3, r4
 800a6e0:	f7ff ffa0 	bl	800a624 <u8g2_is_intersection_decision_tree>
 800a6e4:	1e03      	subs	r3, r0, #0
 800a6e6:	d101      	bne.n	800a6ec <u8g2_IsIntersection+0x48>
    return 0; 
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	e00e      	b.n	800a70a <u8g2_IsIntersection+0x66>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2248      	movs	r2, #72	; 0x48
 800a6f0:	5a98      	ldrh	r0, [r3, r2]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	224a      	movs	r2, #74	; 0x4a
 800a6f6:	5a99      	ldrh	r1, [r3, r2]
 800a6f8:	1dbb      	adds	r3, r7, #6
 800a6fa:	881c      	ldrh	r4, [r3, #0]
 800a6fc:	230a      	movs	r3, #10
 800a6fe:	18fb      	adds	r3, r7, r3
 800a700:	881a      	ldrh	r2, [r3, #0]
 800a702:	0023      	movs	r3, r4
 800a704:	f7ff ff8e 	bl	800a624 <u8g2_is_intersection_decision_tree>
 800a708:	0003      	movs	r3, r0
}
 800a70a:	0018      	movs	r0, r3
 800a70c:	46bd      	mov	sp, r7
 800a70e:	b004      	add	sp, #16
 800a710:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a714 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 800a714:	b5b0      	push	{r4, r5, r7, lr}
 800a716:	b088      	sub	sp, #32
 800a718:	af00      	add	r7, sp, #0
 800a71a:	60f8      	str	r0, [r7, #12]
 800a71c:	000c      	movs	r4, r1
 800a71e:	0010      	movs	r0, r2
 800a720:	0019      	movs	r1, r3
 800a722:	250a      	movs	r5, #10
 800a724:	197b      	adds	r3, r7, r5
 800a726:	1c22      	adds	r2, r4, #0
 800a728:	801a      	strh	r2, [r3, #0]
 800a72a:	2308      	movs	r3, #8
 800a72c:	18fb      	adds	r3, r7, r3
 800a72e:	1c02      	adds	r2, r0, #0
 800a730:	801a      	strh	r2, [r3, #0]
 800a732:	1dbb      	adds	r3, r7, #6
 800a734:	1c0a      	adds	r2, r1, #0
 800a736:	801a      	strh	r2, [r3, #0]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 800a738:	2313      	movs	r3, #19
 800a73a:	18fb      	adds	r3, r7, r3
 800a73c:	2200      	movs	r2, #0
 800a73e:	701a      	strb	r2, [r3, #0]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 800a740:	197a      	adds	r2, r7, r5
 800a742:	1dbb      	adds	r3, r7, #6
 800a744:	8812      	ldrh	r2, [r2, #0]
 800a746:	881b      	ldrh	r3, [r3, #0]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d908      	bls.n	800a75e <u8g2_DrawLine+0x4a>
 800a74c:	231a      	movs	r3, #26
 800a74e:	18fb      	adds	r3, r7, r3
 800a750:	1979      	adds	r1, r7, r5
 800a752:	1dba      	adds	r2, r7, #6
 800a754:	8809      	ldrh	r1, [r1, #0]
 800a756:	8812      	ldrh	r2, [r2, #0]
 800a758:	1a8a      	subs	r2, r1, r2
 800a75a:	801a      	strh	r2, [r3, #0]
 800a75c:	e008      	b.n	800a770 <u8g2_DrawLine+0x5c>
 800a75e:	231a      	movs	r3, #26
 800a760:	18fb      	adds	r3, r7, r3
 800a762:	1db9      	adds	r1, r7, #6
 800a764:	220a      	movs	r2, #10
 800a766:	18ba      	adds	r2, r7, r2
 800a768:	8809      	ldrh	r1, [r1, #0]
 800a76a:	8812      	ldrh	r2, [r2, #0]
 800a76c:	1a8a      	subs	r2, r1, r2
 800a76e:	801a      	strh	r2, [r3, #0]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 800a770:	2108      	movs	r1, #8
 800a772:	187a      	adds	r2, r7, r1
 800a774:	2030      	movs	r0, #48	; 0x30
 800a776:	183b      	adds	r3, r7, r0
 800a778:	8812      	ldrh	r2, [r2, #0]
 800a77a:	881b      	ldrh	r3, [r3, #0]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	d908      	bls.n	800a792 <u8g2_DrawLine+0x7e>
 800a780:	2318      	movs	r3, #24
 800a782:	18fa      	adds	r2, r7, r3
 800a784:	1879      	adds	r1, r7, r1
 800a786:	183b      	adds	r3, r7, r0
 800a788:	8809      	ldrh	r1, [r1, #0]
 800a78a:	881b      	ldrh	r3, [r3, #0]
 800a78c:	1acb      	subs	r3, r1, r3
 800a78e:	8013      	strh	r3, [r2, #0]
 800a790:	e009      	b.n	800a7a6 <u8g2_DrawLine+0x92>
 800a792:	2318      	movs	r3, #24
 800a794:	18fa      	adds	r2, r7, r3
 800a796:	2330      	movs	r3, #48	; 0x30
 800a798:	18fb      	adds	r3, r7, r3
 800a79a:	2108      	movs	r1, #8
 800a79c:	1878      	adds	r0, r7, r1
 800a79e:	8819      	ldrh	r1, [r3, #0]
 800a7a0:	8803      	ldrh	r3, [r0, #0]
 800a7a2:	1acb      	subs	r3, r1, r3
 800a7a4:	8013      	strh	r3, [r2, #0]

  if ( dy > dx ) 
 800a7a6:	2018      	movs	r0, #24
 800a7a8:	183a      	adds	r2, r7, r0
 800a7aa:	241a      	movs	r4, #26
 800a7ac:	193b      	adds	r3, r7, r4
 800a7ae:	8812      	ldrh	r2, [r2, #0]
 800a7b0:	881b      	ldrh	r3, [r3, #0]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d92b      	bls.n	800a80e <u8g2_DrawLine+0xfa>
  {
    swapxy = 1;
 800a7b6:	2313      	movs	r3, #19
 800a7b8:	18fb      	adds	r3, r7, r3
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	701a      	strb	r2, [r3, #0]
    tmp = dx; dx =dy; dy = tmp;
 800a7be:	2110      	movs	r1, #16
 800a7c0:	187b      	adds	r3, r7, r1
 800a7c2:	193a      	adds	r2, r7, r4
 800a7c4:	8812      	ldrh	r2, [r2, #0]
 800a7c6:	801a      	strh	r2, [r3, #0]
 800a7c8:	193b      	adds	r3, r7, r4
 800a7ca:	183a      	adds	r2, r7, r0
 800a7cc:	8812      	ldrh	r2, [r2, #0]
 800a7ce:	801a      	strh	r2, [r3, #0]
 800a7d0:	183b      	adds	r3, r7, r0
 800a7d2:	187a      	adds	r2, r7, r1
 800a7d4:	8812      	ldrh	r2, [r2, #0]
 800a7d6:	801a      	strh	r2, [r3, #0]
    tmp = x1; x1 =y1; y1 = tmp;
 800a7d8:	187b      	adds	r3, r7, r1
 800a7da:	200a      	movs	r0, #10
 800a7dc:	183a      	adds	r2, r7, r0
 800a7de:	8812      	ldrh	r2, [r2, #0]
 800a7e0:	801a      	strh	r2, [r3, #0]
 800a7e2:	183b      	adds	r3, r7, r0
 800a7e4:	2008      	movs	r0, #8
 800a7e6:	183a      	adds	r2, r7, r0
 800a7e8:	8812      	ldrh	r2, [r2, #0]
 800a7ea:	801a      	strh	r2, [r3, #0]
 800a7ec:	183b      	adds	r3, r7, r0
 800a7ee:	187a      	adds	r2, r7, r1
 800a7f0:	8812      	ldrh	r2, [r2, #0]
 800a7f2:	801a      	strh	r2, [r3, #0]
    tmp = x2; x2 =y2; y2 = tmp;
 800a7f4:	187b      	adds	r3, r7, r1
 800a7f6:	1dba      	adds	r2, r7, #6
 800a7f8:	8812      	ldrh	r2, [r2, #0]
 800a7fa:	801a      	strh	r2, [r3, #0]
 800a7fc:	1dba      	adds	r2, r7, #6
 800a7fe:	2030      	movs	r0, #48	; 0x30
 800a800:	183b      	adds	r3, r7, r0
 800a802:	881b      	ldrh	r3, [r3, #0]
 800a804:	8013      	strh	r3, [r2, #0]
 800a806:	183b      	adds	r3, r7, r0
 800a808:	187a      	adds	r2, r7, r1
 800a80a:	8812      	ldrh	r2, [r2, #0]
 800a80c:	801a      	strh	r2, [r3, #0]
  }
  if ( x1 > x2 ) 
 800a80e:	200a      	movs	r0, #10
 800a810:	183a      	adds	r2, r7, r0
 800a812:	1dbb      	adds	r3, r7, #6
 800a814:	8812      	ldrh	r2, [r2, #0]
 800a816:	881b      	ldrh	r3, [r3, #0]
 800a818:	429a      	cmp	r2, r3
 800a81a:	d91a      	bls.n	800a852 <u8g2_DrawLine+0x13e>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 800a81c:	2110      	movs	r1, #16
 800a81e:	187b      	adds	r3, r7, r1
 800a820:	183a      	adds	r2, r7, r0
 800a822:	8812      	ldrh	r2, [r2, #0]
 800a824:	801a      	strh	r2, [r3, #0]
 800a826:	183b      	adds	r3, r7, r0
 800a828:	1dba      	adds	r2, r7, #6
 800a82a:	8812      	ldrh	r2, [r2, #0]
 800a82c:	801a      	strh	r2, [r3, #0]
 800a82e:	1dbb      	adds	r3, r7, #6
 800a830:	187a      	adds	r2, r7, r1
 800a832:	8812      	ldrh	r2, [r2, #0]
 800a834:	801a      	strh	r2, [r3, #0]
    tmp = y1; y1 =y2; y2 = tmp;
 800a836:	187b      	adds	r3, r7, r1
 800a838:	2008      	movs	r0, #8
 800a83a:	183a      	adds	r2, r7, r0
 800a83c:	8812      	ldrh	r2, [r2, #0]
 800a83e:	801a      	strh	r2, [r3, #0]
 800a840:	183a      	adds	r2, r7, r0
 800a842:	2030      	movs	r0, #48	; 0x30
 800a844:	183b      	adds	r3, r7, r0
 800a846:	881b      	ldrh	r3, [r3, #0]
 800a848:	8013      	strh	r3, [r2, #0]
 800a84a:	183b      	adds	r3, r7, r0
 800a84c:	187a      	adds	r2, r7, r1
 800a84e:	8812      	ldrh	r2, [r2, #0]
 800a850:	801a      	strh	r2, [r3, #0]
  }
  err = dx >> 1;
 800a852:	231a      	movs	r3, #26
 800a854:	18fb      	adds	r3, r7, r3
 800a856:	881b      	ldrh	r3, [r3, #0]
 800a858:	085b      	lsrs	r3, r3, #1
 800a85a:	b29a      	uxth	r2, r3
 800a85c:	2316      	movs	r3, #22
 800a85e:	18fb      	adds	r3, r7, r3
 800a860:	801a      	strh	r2, [r3, #0]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 800a862:	2330      	movs	r3, #48	; 0x30
 800a864:	18fb      	adds	r3, r7, r3
 800a866:	2208      	movs	r2, #8
 800a868:	18b9      	adds	r1, r7, r2
 800a86a:	881a      	ldrh	r2, [r3, #0]
 800a86c:	880b      	ldrh	r3, [r1, #0]
 800a86e:	429a      	cmp	r2, r3
 800a870:	d904      	bls.n	800a87c <u8g2_DrawLine+0x168>
 800a872:	2314      	movs	r3, #20
 800a874:	18fb      	adds	r3, r7, r3
 800a876:	2201      	movs	r2, #1
 800a878:	801a      	strh	r2, [r3, #0]
 800a87a:	e004      	b.n	800a886 <u8g2_DrawLine+0x172>
 800a87c:	2314      	movs	r3, #20
 800a87e:	18fb      	adds	r3, r7, r3
 800a880:	2201      	movs	r2, #1
 800a882:	4252      	negs	r2, r2
 800a884:	801a      	strh	r2, [r3, #0]
  y = y1;
 800a886:	231c      	movs	r3, #28
 800a888:	18fb      	adds	r3, r7, r3
 800a88a:	2208      	movs	r2, #8
 800a88c:	18ba      	adds	r2, r7, r2
 800a88e:	8812      	ldrh	r2, [r2, #0]
 800a890:	801a      	strh	r2, [r3, #0]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
    x2--;
#else
  if ( x2 == 0xffff )
 800a892:	1dbb      	adds	r3, r7, #6
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	4a2f      	ldr	r2, [pc, #188]	; (800a954 <u8g2_DrawLine+0x240>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d104      	bne.n	800a8a6 <u8g2_DrawLine+0x192>
    x2--;
 800a89c:	1dbb      	adds	r3, r7, #6
 800a89e:	881a      	ldrh	r2, [r3, #0]
 800a8a0:	1dbb      	adds	r3, r7, #6
 800a8a2:	3a01      	subs	r2, #1
 800a8a4:	801a      	strh	r2, [r3, #0]
#endif

  for( x = x1; x <= x2; x++ )
 800a8a6:	231e      	movs	r3, #30
 800a8a8:	18fb      	adds	r3, r7, r3
 800a8aa:	220a      	movs	r2, #10
 800a8ac:	18ba      	adds	r2, r7, r2
 800a8ae:	8812      	ldrh	r2, [r2, #0]
 800a8b0:	801a      	strh	r2, [r3, #0]
 800a8b2:	e042      	b.n	800a93a <u8g2_DrawLine+0x226>
  {
    if ( swapxy == 0 ) 
 800a8b4:	2313      	movs	r3, #19
 800a8b6:	18fb      	adds	r3, r7, r3
 800a8b8:	781b      	ldrb	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d10a      	bne.n	800a8d4 <u8g2_DrawLine+0x1c0>
      u8g2_DrawPixel(u8g2, x, y); 
 800a8be:	231c      	movs	r3, #28
 800a8c0:	18fb      	adds	r3, r7, r3
 800a8c2:	881a      	ldrh	r2, [r3, #0]
 800a8c4:	231e      	movs	r3, #30
 800a8c6:	18fb      	adds	r3, r7, r3
 800a8c8:	8819      	ldrh	r1, [r3, #0]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	0018      	movs	r0, r3
 800a8ce:	f7ff fe6c 	bl	800a5aa <u8g2_DrawPixel>
 800a8d2:	e009      	b.n	800a8e8 <u8g2_DrawLine+0x1d4>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 800a8d4:	231e      	movs	r3, #30
 800a8d6:	18fb      	adds	r3, r7, r3
 800a8d8:	881a      	ldrh	r2, [r3, #0]
 800a8da:	231c      	movs	r3, #28
 800a8dc:	18fb      	adds	r3, r7, r3
 800a8de:	8819      	ldrh	r1, [r3, #0]
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	0018      	movs	r0, r3
 800a8e4:	f7ff fe61 	bl	800a5aa <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 800a8e8:	2016      	movs	r0, #22
 800a8ea:	183b      	adds	r3, r7, r0
 800a8ec:	881a      	ldrh	r2, [r3, #0]
 800a8ee:	2318      	movs	r3, #24
 800a8f0:	18fb      	adds	r3, r7, r3
 800a8f2:	881b      	ldrh	r3, [r3, #0]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	183b      	adds	r3, r7, r0
 800a8fe:	801a      	strh	r2, [r3, #0]
    if ( err < 0 ) 
 800a900:	183b      	adds	r3, r7, r0
 800a902:	2200      	movs	r2, #0
 800a904:	5e9b      	ldrsh	r3, [r3, r2]
 800a906:	2b00      	cmp	r3, #0
 800a908:	da11      	bge.n	800a92e <u8g2_DrawLine+0x21a>
    {
      y += (u8g2_uint_t)ystep;
 800a90a:	2314      	movs	r3, #20
 800a90c:	18fb      	adds	r3, r7, r3
 800a90e:	8819      	ldrh	r1, [r3, #0]
 800a910:	221c      	movs	r2, #28
 800a912:	18bb      	adds	r3, r7, r2
 800a914:	18ba      	adds	r2, r7, r2
 800a916:	8812      	ldrh	r2, [r2, #0]
 800a918:	188a      	adds	r2, r1, r2
 800a91a:	801a      	strh	r2, [r3, #0]
      err += (u8g2_uint_t)dx;
 800a91c:	183b      	adds	r3, r7, r0
 800a91e:	881a      	ldrh	r2, [r3, #0]
 800a920:	231a      	movs	r3, #26
 800a922:	18fb      	adds	r3, r7, r3
 800a924:	881b      	ldrh	r3, [r3, #0]
 800a926:	18d3      	adds	r3, r2, r3
 800a928:	b29a      	uxth	r2, r3
 800a92a:	183b      	adds	r3, r7, r0
 800a92c:	801a      	strh	r2, [r3, #0]
  for( x = x1; x <= x2; x++ )
 800a92e:	211e      	movs	r1, #30
 800a930:	187b      	adds	r3, r7, r1
 800a932:	881a      	ldrh	r2, [r3, #0]
 800a934:	187b      	adds	r3, r7, r1
 800a936:	3201      	adds	r2, #1
 800a938:	801a      	strh	r2, [r3, #0]
 800a93a:	231e      	movs	r3, #30
 800a93c:	18fa      	adds	r2, r7, r3
 800a93e:	1dbb      	adds	r3, r7, #6
 800a940:	8812      	ldrh	r2, [r2, #0]
 800a942:	881b      	ldrh	r3, [r3, #0]
 800a944:	429a      	cmp	r2, r3
 800a946:	d9b5      	bls.n	800a8b4 <u8g2_DrawLine+0x1a0>
    }
  }
}
 800a948:	46c0      	nop			; (mov r8, r8)
 800a94a:	46c0      	nop			; (mov r8, r8)
 800a94c:	46bd      	mov	sp, r7
 800a94e:	b008      	add	sp, #32
 800a950:	bdb0      	pop	{r4, r5, r7, pc}
 800a952:	46c0      	nop			; (mov r8, r8)
 800a954:	0000ffff 	.word	0x0000ffff

0800a958 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800a958:	b590      	push	{r4, r7, lr}
 800a95a:	b089      	sub	sp, #36	; 0x24
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	000c      	movs	r4, r1
 800a962:	0010      	movs	r0, r2
 800a964:	0019      	movs	r1, r3
 800a966:	230a      	movs	r3, #10
 800a968:	18fb      	adds	r3, r7, r3
 800a96a:	1c22      	adds	r2, r4, #0
 800a96c:	801a      	strh	r2, [r3, #0]
 800a96e:	2408      	movs	r4, #8
 800a970:	193b      	adds	r3, r7, r4
 800a972:	1c02      	adds	r2, r0, #0
 800a974:	801a      	strh	r2, [r3, #0]
 800a976:	1dbb      	adds	r3, r7, #6
 800a978:	1c0a      	adds	r2, r1, #0
 800a97a:	801a      	strh	r2, [r3, #0]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800a97c:	201b      	movs	r0, #27
 800a97e:	183b      	adds	r3, r7, r0
 800a980:	193a      	adds	r2, r7, r4
 800a982:	8812      	ldrh	r2, [r2, #0]
 800a984:	701a      	strb	r2, [r3, #0]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800a986:	183b      	adds	r3, r7, r0
 800a988:	183a      	adds	r2, r7, r0
 800a98a:	7812      	ldrb	r2, [r2, #0]
 800a98c:	2107      	movs	r1, #7
 800a98e:	400a      	ands	r2, r1
 800a990:	701a      	strb	r2, [r3, #0]
  mask = 1;
 800a992:	2118      	movs	r1, #24
 800a994:	187b      	adds	r3, r7, r1
 800a996:	2201      	movs	r2, #1
 800a998:	701a      	strb	r2, [r3, #0]
  mask <<= bit_pos;
 800a99a:	187b      	adds	r3, r7, r1
 800a99c:	781a      	ldrb	r2, [r3, #0]
 800a99e:	183b      	adds	r3, r7, r0
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	409a      	lsls	r2, r3
 800a9a4:	187b      	adds	r3, r7, r1
 800a9a6:	701a      	strb	r2, [r3, #0]

  or_mask = 0;
 800a9a8:	201a      	movs	r0, #26
 800a9aa:	183b      	adds	r3, r7, r0
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	701a      	strb	r2, [r3, #0]
  xor_mask = 0;
 800a9b0:	2319      	movs	r3, #25
 800a9b2:	18fb      	adds	r3, r7, r3
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color <= 1 )
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2292      	movs	r2, #146	; 0x92
 800a9bc:	5c9b      	ldrb	r3, [r3, r2]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d803      	bhi.n	800a9ca <u8g2_ll_hvline_vertical_top_lsb+0x72>
    or_mask  = mask;
 800a9c2:	183b      	adds	r3, r7, r0
 800a9c4:	187a      	adds	r2, r7, r1
 800a9c6:	7812      	ldrb	r2, [r2, #0]
 800a9c8:	701a      	strb	r2, [r3, #0]
  if ( u8g2->draw_color != 1 )
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2292      	movs	r2, #146	; 0x92
 800a9ce:	5c9b      	ldrb	r3, [r3, r2]
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d005      	beq.n	800a9e0 <u8g2_ll_hvline_vertical_top_lsb+0x88>
    xor_mask = mask;
 800a9d4:	2319      	movs	r3, #25
 800a9d6:	18fb      	adds	r3, r7, r3
 800a9d8:	2218      	movs	r2, #24
 800a9da:	18ba      	adds	r2, r7, r2
 800a9dc:	7812      	ldrb	r2, [r2, #0]
 800a9de:	701a      	strb	r2, [r3, #0]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800a9e0:	2016      	movs	r0, #22
 800a9e2:	183b      	adds	r3, r7, r0
 800a9e4:	2208      	movs	r2, #8
 800a9e6:	18ba      	adds	r2, r7, r2
 800a9e8:	8812      	ldrh	r2, [r2, #0]
 800a9ea:	801a      	strh	r2, [r3, #0]
  offset &= ~7;
 800a9ec:	183b      	adds	r3, r7, r0
 800a9ee:	183a      	adds	r2, r7, r0
 800a9f0:	8812      	ldrh	r2, [r2, #0]
 800a9f2:	2107      	movs	r1, #7
 800a9f4:	438a      	bics	r2, r1
 800a9f6:	801a      	strh	r2, [r3, #0]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	7c1b      	ldrb	r3, [r3, #16]
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	183b      	adds	r3, r7, r0
 800aa02:	1839      	adds	r1, r7, r0
 800aa04:	8809      	ldrh	r1, [r1, #0]
 800aa06:	434a      	muls	r2, r1
 800aa08:	801a      	strh	r2, [r3, #0]
  ptr = u8g2->tile_buf_ptr;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa0e:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800aa10:	183b      	adds	r3, r7, r0
 800aa12:	881b      	ldrh	r3, [r3, #0]
 800aa14:	69fa      	ldr	r2, [r7, #28]
 800aa16:	18d3      	adds	r3, r2, r3
 800aa18:	61fb      	str	r3, [r7, #28]
  ptr += x;
 800aa1a:	230a      	movs	r3, #10
 800aa1c:	18fb      	adds	r3, r7, r3
 800aa1e:	881b      	ldrh	r3, [r3, #0]
 800aa20:	69fa      	ldr	r2, [r7, #28]
 800aa22:	18d3      	adds	r3, r2, r3
 800aa24:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800aa26:	2330      	movs	r3, #48	; 0x30
 800aa28:	18fb      	adds	r3, r7, r3
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d11e      	bne.n	800aa6e <u8g2_ll_hvline_vertical_top_lsb+0x116>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	781a      	ldrb	r2, [r3, #0]
 800aa34:	231a      	movs	r3, #26
 800aa36:	18fb      	adds	r3, r7, r3
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	69fb      	ldr	r3, [r7, #28]
 800aa40:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	781a      	ldrb	r2, [r3, #0]
 800aa46:	2319      	movs	r3, #25
 800aa48:	18fb      	adds	r3, r7, r3
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	4053      	eors	r3, r2
 800aa4e:	b2da      	uxtb	r2, r3
 800aa50:	69fb      	ldr	r3, [r7, #28]
 800aa52:	701a      	strb	r2, [r3, #0]
	ptr++;
 800aa54:	69fb      	ldr	r3, [r7, #28]
 800aa56:	3301      	adds	r3, #1
 800aa58:	61fb      	str	r3, [r7, #28]
	len--;
 800aa5a:	1dbb      	adds	r3, r7, #6
 800aa5c:	881a      	ldrh	r2, [r3, #0]
 800aa5e:	1dbb      	adds	r3, r7, #6
 800aa60:	3a01      	subs	r2, #1
 800aa62:	801a      	strh	r2, [r3, #0]
      } while( len != 0 );
 800aa64:	1dbb      	adds	r3, r7, #6
 800aa66:	881b      	ldrh	r3, [r3, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1e1      	bne.n	800aa30 <u8g2_ll_hvline_vertical_top_lsb+0xd8>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800aa6c:	e04e      	b.n	800ab0c <u8g2_ll_hvline_vertical_top_lsb+0x1b4>
      *ptr |= or_mask;
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	781a      	ldrb	r2, [r3, #0]
 800aa72:	241a      	movs	r4, #26
 800aa74:	193b      	adds	r3, r7, r4
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	69fb      	ldr	r3, [r7, #28]
 800aa7e:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800aa80:	69fb      	ldr	r3, [r7, #28]
 800aa82:	781a      	ldrb	r2, [r3, #0]
 800aa84:	2319      	movs	r3, #25
 800aa86:	18fb      	adds	r3, r7, r3
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	4053      	eors	r3, r2
 800aa8c:	b2da      	uxtb	r2, r3
 800aa8e:	69fb      	ldr	r3, [r7, #28]
 800aa90:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800aa92:	201b      	movs	r0, #27
 800aa94:	183b      	adds	r3, r7, r0
 800aa96:	781a      	ldrb	r2, [r3, #0]
 800aa98:	183b      	adds	r3, r7, r0
 800aa9a:	3201      	adds	r2, #1
 800aa9c:	701a      	strb	r2, [r3, #0]
      bit_pos &= 7;
 800aa9e:	183b      	adds	r3, r7, r0
 800aaa0:	183a      	adds	r2, r7, r0
 800aaa2:	7812      	ldrb	r2, [r2, #0]
 800aaa4:	2107      	movs	r1, #7
 800aaa6:	400a      	ands	r2, r1
 800aaa8:	701a      	strb	r2, [r3, #0]
      len--;
 800aaaa:	1dbb      	adds	r3, r7, #6
 800aaac:	881a      	ldrh	r2, [r3, #0]
 800aaae:	1dbb      	adds	r3, r7, #6
 800aab0:	3a01      	subs	r2, #1
 800aab2:	801a      	strh	r2, [r3, #0]
      if ( bit_pos == 0 )
 800aab4:	183b      	adds	r3, r7, r0
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d117      	bne.n	800aaec <u8g2_ll_hvline_vertical_top_lsb+0x194>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800aac0:	001a      	movs	r2, r3
 800aac2:	69fb      	ldr	r3, [r7, #28]
 800aac4:	189b      	adds	r3, r3, r2
 800aac6:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2292      	movs	r2, #146	; 0x92
 800aacc:	5c9b      	ldrb	r3, [r3, r2]
 800aace:	2b01      	cmp	r3, #1
 800aad0:	d802      	bhi.n	800aad8 <u8g2_ll_hvline_vertical_top_lsb+0x180>
	  or_mask  = 1;
 800aad2:	193b      	adds	r3, r7, r4
 800aad4:	2201      	movs	r2, #1
 800aad6:	701a      	strb	r2, [r3, #0]
	if ( u8g2->draw_color != 1 )
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2292      	movs	r2, #146	; 0x92
 800aadc:	5c9b      	ldrb	r3, [r3, r2]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d010      	beq.n	800ab04 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	  xor_mask = 1;
 800aae2:	2319      	movs	r3, #25
 800aae4:	18fb      	adds	r3, r7, r3
 800aae6:	2201      	movs	r2, #1
 800aae8:	701a      	strb	r2, [r3, #0]
 800aaea:	e00b      	b.n	800ab04 <u8g2_ll_hvline_vertical_top_lsb+0x1ac>
	or_mask <<= 1;
 800aaec:	231a      	movs	r3, #26
 800aaee:	18fa      	adds	r2, r7, r3
 800aaf0:	18fb      	adds	r3, r7, r3
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	18db      	adds	r3, r3, r3
 800aaf6:	7013      	strb	r3, [r2, #0]
	xor_mask <<= 1;
 800aaf8:	2319      	movs	r3, #25
 800aafa:	18fa      	adds	r2, r7, r3
 800aafc:	18fb      	adds	r3, r7, r3
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	18db      	adds	r3, r3, r3
 800ab02:	7013      	strb	r3, [r2, #0]
    } while( len != 0 );
 800ab04:	1dbb      	adds	r3, r7, #6
 800ab06:	881b      	ldrh	r3, [r3, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1b0      	bne.n	800aa6e <u8g2_ll_hvline_vertical_top_lsb+0x116>
}
 800ab0c:	46c0      	nop			; (mov r8, r8)
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	b009      	add	sp, #36	; 0x24
 800ab12:	bd90      	pop	{r4, r7, pc}

0800ab14 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b082      	sub	sp, #8
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2250      	movs	r2, #80	; 0x50
 800ab20:	2100      	movs	r1, #0
 800ab22:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y0 = 0;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2254      	movs	r2, #84	; 0x54
 800ab28:	2100      	movs	r1, #0
 800ab2a:	5299      	strh	r1, [r3, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2252      	movs	r2, #82	; 0x52
 800ab30:	2101      	movs	r1, #1
 800ab32:	4249      	negs	r1, r1
 800ab34:	5299      	strh	r1, [r3, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2256      	movs	r2, #86	; 0x56
 800ab3a:	2101      	movs	r1, #1
 800ab3c:	4249      	negs	r1, r1
 800ab3e:	5299      	strh	r1, [r3, r2]
  
  u8g2->cb->update_page_win(u8g2);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	0010      	movs	r0, r2
 800ab4a:	4798      	blx	r3
}
 800ab4c:	46c0      	nop			; (mov r8, r8)
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	b002      	add	sp, #8
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	60f8      	str	r0, [r7, #12]
 800ab5c:	60b9      	str	r1, [r7, #8]
 800ab5e:	603b      	str	r3, [r7, #0]
 800ab60:	1dfb      	adds	r3, r7, #7
 800ab62:	701a      	strb	r2, [r3, #0]
  u8g2->font = NULL;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2200      	movs	r2, #0
 800ab68:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	1dfa      	adds	r2, r7, #7
 800ab7a:	2138      	movs	r1, #56	; 0x38
 800ab7c:	7812      	ldrb	r2, [r2, #0]
 800ab7e:	545a      	strb	r2, [r3, r1]
  
  u8g2->tile_curr_row = 0;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2239      	movs	r2, #57	; 0x39
 800ab84:	2100      	movs	r1, #0
 800ab86:	5499      	strb	r1, [r3, r2]
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	226d      	movs	r2, #109	; 0x6d
 800ab8c:	2100      	movs	r1, #0
 800ab8e:	5499      	strb	r1, [r3, r2]
  u8g2->bitmap_transparency = 0;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2291      	movs	r2, #145	; 0x91
 800ab94:	2100      	movs	r1, #0
 800ab96:	5499      	strb	r1, [r3, r2]
  
  u8g2->draw_color = 1;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2292      	movs	r2, #146	; 0x92
 800ab9c:	2101      	movs	r1, #1
 800ab9e:	5499      	strb	r1, [r3, r2]
  u8g2->is_auto_page_clear = 1;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	2293      	movs	r2, #147	; 0x93
 800aba4:	2101      	movs	r1, #1
 800aba6:	5499      	strb	r1, [r3, r2]
  
  u8g2->cb = u8g2_cb;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	69ba      	ldr	r2, [r7, #24]
 800abac:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68fa      	ldr	r2, [r7, #12]
 800abb6:	0010      	movs	r0, r2
 800abb8:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	0018      	movs	r0, r3
 800abbe:	f7ff ffa9 	bl	800ab14 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	0018      	movs	r0, r3
 800abc6:	f7ff fb75 	bl	800a2b4 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2270      	movs	r2, #112	; 0x70
 800abce:	2100      	movs	r1, #0
 800abd0:	5499      	strb	r1, [r3, r2]
#endif
}
 800abd2:	46c0      	nop			; (mov r8, r8)
 800abd4:	46bd      	mov	sp, r7
 800abd6:	b004      	add	sp, #16
 800abd8:	bd80      	pop	{r7, pc}

0800abda <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800abda:	b580      	push	{r7, lr}
 800abdc:	b084      	sub	sp, #16
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2238      	movs	r2, #56	; 0x38
 800abec:	5c9a      	ldrb	r2, [r3, r2]
 800abee:	210e      	movs	r1, #14
 800abf0:	187b      	adds	r3, r7, r1
 800abf2:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800abf4:	187b      	adds	r3, r7, r1
 800abf6:	187a      	adds	r2, r7, r1
 800abf8:	8812      	ldrh	r2, [r2, #0]
 800abfa:	00d2      	lsls	r2, r2, #3
 800abfc:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_height = t;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	187a      	adds	r2, r7, r1
 800ac02:	8812      	ldrh	r2, [r2, #0]
 800ac04:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	7c1a      	ldrb	r2, [r3, #16]
 800ac0a:	187b      	adds	r3, r7, r1
 800ac0c:	801a      	strh	r2, [r3, #0]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 800ac0e:	187b      	adds	r3, r7, r1
 800ac10:	187a      	adds	r2, r7, r1
 800ac12:	8812      	ldrh	r2, [r2, #0]
 800ac14:	00d2      	lsls	r2, r2, #3
 800ac16:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_buf_width = t;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	187a      	adds	r2, r7, r1
 800ac1c:	8812      	ldrh	r2, [r2, #0]
 800ac1e:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2239      	movs	r2, #57	; 0x39
 800ac24:	5c9a      	ldrb	r2, [r3, r2]
 800ac26:	187b      	adds	r3, r7, r1
 800ac28:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800ac2a:	187b      	adds	r3, r7, r1
 800ac2c:	0008      	movs	r0, r1
 800ac2e:	187a      	adds	r2, r7, r1
 800ac30:	8812      	ldrh	r2, [r2, #0]
 800ac32:	00d2      	lsls	r2, r2, #3
 800ac34:	801a      	strh	r2, [r3, #0]
  u8g2->pixel_curr_row = t;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	183a      	adds	r2, r7, r0
 800ac3a:	8812      	ldrh	r2, [r2, #0]
 800ac3c:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2238      	movs	r2, #56	; 0x38
 800ac42:	5c9a      	ldrb	r2, [r3, r2]
 800ac44:	183b      	adds	r3, r7, r0
 800ac46:	801a      	strh	r2, [r3, #0]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800ac48:	183b      	adds	r3, r7, r0
 800ac4a:	881b      	ldrh	r3, [r3, #0]
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	2139      	movs	r1, #57	; 0x39
 800ac50:	5c52      	ldrb	r2, [r2, r1]
 800ac52:	189b      	adds	r3, r3, r2
 800ac54:	68ba      	ldr	r2, [r7, #8]
 800ac56:	7c52      	ldrb	r2, [r2, #17]
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	dd09      	ble.n	800ac70 <u8g2_update_dimension_common+0x96>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	7c5b      	ldrb	r3, [r3, #17]
 800ac60:	b299      	uxth	r1, r3
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2239      	movs	r2, #57	; 0x39
 800ac66:	5c9b      	ldrb	r3, [r3, r2]
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	183b      	adds	r3, r7, r0
 800ac6c:	1a8a      	subs	r2, r1, r2
 800ac6e:	801a      	strh	r2, [r3, #0]
  t *= 8;
 800ac70:	200e      	movs	r0, #14
 800ac72:	183b      	adds	r3, r7, r0
 800ac74:	183a      	adds	r2, r7, r0
 800ac76:	8812      	ldrh	r2, [r2, #0]
 800ac78:	00d2      	lsls	r2, r2, #3
 800ac7a:	801a      	strh	r2, [r3, #0]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2240      	movs	r2, #64	; 0x40
 800ac84:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 = u8g2->buf_y0;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2240      	movs	r2, #64	; 0x40
 800ac8a:	5a99      	ldrh	r1, [r3, r2]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2242      	movs	r2, #66	; 0x42
 800ac90:	5299      	strh	r1, [r3, r2]
  u8g2->buf_y1 += t;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2242      	movs	r2, #66	; 0x42
 800ac96:	5a9a      	ldrh	r2, [r3, r2]
 800ac98:	183b      	adds	r3, r7, r0
 800ac9a:	881b      	ldrh	r3, [r3, #0]
 800ac9c:	18d3      	adds	r3, r2, r3
 800ac9e:	b299      	uxth	r1, r3
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2242      	movs	r2, #66	; 0x42
 800aca4:	5299      	strh	r1, [r3, r2]

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	8a99      	ldrh	r1, [r3, #20]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2244      	movs	r2, #68	; 0x44
 800acae:	5299      	strh	r1, [r3, r2]
  u8g2->height = display_info->pixel_height;
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	8ad9      	ldrh	r1, [r3, #22]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2246      	movs	r2, #70	; 0x46
 800acb8:	5299      	strh	r1, [r3, r2]
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800acba:	46c0      	nop			; (mov r8, r8)
 800acbc:	46bd      	mov	sp, r7
 800acbe:	b004      	add	sp, #16
 800acc0:	bd80      	pop	{r7, pc}

0800acc2 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800acc2:	b590      	push	{r4, r7, lr}
 800acc4:	b085      	sub	sp, #20
 800acc6:	af02      	add	r7, sp, #8
 800acc8:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2250      	movs	r2, #80	; 0x50
 800acce:	5a99      	ldrh	r1, [r3, r2]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2254      	movs	r2, #84	; 0x54
 800acd4:	5a9a      	ldrh	r2, [r3, r2]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2052      	movs	r0, #82	; 0x52
 800acda:	5a1c      	ldrh	r4, [r3, r0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2056      	movs	r0, #86	; 0x56
 800ace0:	5a1b      	ldrh	r3, [r3, r0]
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	0023      	movs	r3, r4
 800ace8:	f7ff fcdc 	bl	800a6a4 <u8g2_IsIntersection>
 800acec:	1e03      	subs	r3, r0, #0
 800acee:	d104      	bne.n	800acfa <u8g2_apply_clip_window+0x38>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	228c      	movs	r2, #140	; 0x8c
 800acf4:	2100      	movs	r1, #0
 800acf6:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800acf8:	e03b      	b.n	800ad72 <u8g2_apply_clip_window+0xb0>
    u8g2->is_page_clip_window_intersection = 1;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	228c      	movs	r2, #140	; 0x8c
 800acfe:	2101      	movs	r1, #1
 800ad00:	5499      	strb	r1, [r3, r2]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2248      	movs	r2, #72	; 0x48
 800ad06:	5a9a      	ldrh	r2, [r3, r2]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2150      	movs	r1, #80	; 0x50
 800ad0c:	5a5b      	ldrh	r3, [r3, r1]
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d205      	bcs.n	800ad1e <u8g2_apply_clip_window+0x5c>
      u8g2->user_x0 = u8g2->clip_x0;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2250      	movs	r2, #80	; 0x50
 800ad16:	5a99      	ldrh	r1, [r3, r2]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2248      	movs	r2, #72	; 0x48
 800ad1c:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	224a      	movs	r2, #74	; 0x4a
 800ad22:	5a9a      	ldrh	r2, [r3, r2]
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2152      	movs	r1, #82	; 0x52
 800ad28:	5a5b      	ldrh	r3, [r3, r1]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d905      	bls.n	800ad3a <u8g2_apply_clip_window+0x78>
      u8g2->user_x1 = u8g2->clip_x1;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2252      	movs	r2, #82	; 0x52
 800ad32:	5a99      	ldrh	r1, [r3, r2]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	224a      	movs	r2, #74	; 0x4a
 800ad38:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	224c      	movs	r2, #76	; 0x4c
 800ad3e:	5a9a      	ldrh	r2, [r3, r2]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2154      	movs	r1, #84	; 0x54
 800ad44:	5a5b      	ldrh	r3, [r3, r1]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d205      	bcs.n	800ad56 <u8g2_apply_clip_window+0x94>
      u8g2->user_y0 = u8g2->clip_y0;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2254      	movs	r2, #84	; 0x54
 800ad4e:	5a99      	ldrh	r1, [r3, r2]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	224c      	movs	r2, #76	; 0x4c
 800ad54:	5299      	strh	r1, [r3, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	224e      	movs	r2, #78	; 0x4e
 800ad5a:	5a9a      	ldrh	r2, [r3, r2]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2156      	movs	r1, #86	; 0x56
 800ad60:	5a5b      	ldrh	r3, [r3, r1]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d905      	bls.n	800ad72 <u8g2_apply_clip_window+0xb0>
      u8g2->user_y1 = u8g2->clip_y1;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2256      	movs	r2, #86	; 0x56
 800ad6a:	5a99      	ldrh	r1, [r3, r2]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	224e      	movs	r2, #78	; 0x4e
 800ad70:	5299      	strh	r1, [r3, r2]
}
 800ad72:	46c0      	nop			; (mov r8, r8)
 800ad74:	46bd      	mov	sp, r7
 800ad76:	b003      	add	sp, #12
 800ad78:	bd90      	pop	{r4, r7, pc}

0800ad7a <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 800ad7a:	b580      	push	{r7, lr}
 800ad7c:	b082      	sub	sp, #8
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	0018      	movs	r0, r3
 800ad86:	f7ff ff28 	bl	800abda <u8g2_update_dimension_common>
}
 800ad8a:	46c0      	nop			; (mov r8, r8)
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	b002      	add	sp, #8
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 800ad92:	b580      	push	{r7, lr}
 800ad94:	b082      	sub	sp, #8
 800ad96:	af00      	add	r7, sp, #0
 800ad98:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2248      	movs	r2, #72	; 0x48
 800ad9e:	2100      	movs	r1, #0
 800ada0:	5299      	strh	r1, [r3, r2]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2244      	movs	r2, #68	; 0x44
 800ada6:	5a99      	ldrh	r1, [r3, r2]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	224a      	movs	r2, #74	; 0x4a
 800adac:	5299      	strh	r1, [r3, r2]
  
  u8g2->user_y0 = u8g2->buf_y0;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2240      	movs	r2, #64	; 0x40
 800adb2:	5a99      	ldrh	r1, [r3, r2]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	224c      	movs	r2, #76	; 0x4c
 800adb8:	5299      	strh	r1, [r3, r2]
  u8g2->user_y1 = u8g2->buf_y1;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2242      	movs	r2, #66	; 0x42
 800adbe:	5a99      	ldrh	r1, [r3, r2]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	224e      	movs	r2, #78	; 0x4e
 800adc4:	5299      	strh	r1, [r3, r2]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	0018      	movs	r0, r3
 800adca:	f7ff ff7a 	bl	800acc2 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800adce:	46c0      	nop			; (mov r8, r8)
 800add0:	46bd      	mov	sp, r7
 800add2:	b002      	add	sp, #8
 800add4:	bd80      	pop	{r7, pc}

0800add6 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800add6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800add8:	b087      	sub	sp, #28
 800adda:	af02      	add	r7, sp, #8
 800addc:	60f8      	str	r0, [r7, #12]
 800adde:	000c      	movs	r4, r1
 800ade0:	0010      	movs	r0, r2
 800ade2:	0019      	movs	r1, r3
 800ade4:	250a      	movs	r5, #10
 800ade6:	197b      	adds	r3, r7, r5
 800ade8:	1c22      	adds	r2, r4, #0
 800adea:	801a      	strh	r2, [r3, #0]
 800adec:	2608      	movs	r6, #8
 800adee:	19bb      	adds	r3, r7, r6
 800adf0:	1c02      	adds	r2, r0, #0
 800adf2:	801a      	strh	r2, [r3, #0]
 800adf4:	1dbb      	adds	r3, r7, #6
 800adf6:	1c0a      	adds	r2, r1, #0
 800adf8:	801a      	strh	r2, [r3, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 800adfa:	1dbb      	adds	r3, r7, #6
 800adfc:	881c      	ldrh	r4, [r3, #0]
 800adfe:	19bb      	adds	r3, r7, r6
 800ae00:	881a      	ldrh	r2, [r3, #0]
 800ae02:	197b      	adds	r3, r7, r5
 800ae04:	8819      	ldrh	r1, [r3, #0]
 800ae06:	68f8      	ldr	r0, [r7, #12]
 800ae08:	2320      	movs	r3, #32
 800ae0a:	2508      	movs	r5, #8
 800ae0c:	195b      	adds	r3, r3, r5
 800ae0e:	19db      	adds	r3, r3, r7
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	9300      	str	r3, [sp, #0]
 800ae14:	0023      	movs	r3, r4
 800ae16:	f7ff faed 	bl	800a3f4 <u8g2_draw_hv_line_2dir>
}
 800ae1a:	46c0      	nop			; (mov r8, r8)
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	b005      	add	sp, #20
 800ae20:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ae22 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800ae22:	b580      	push	{r7, lr}
 800ae24:	b082      	sub	sp, #8
 800ae26:	af00      	add	r7, sp, #0
 800ae28:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2226      	movs	r2, #38	; 0x26
 800ae2e:	2100      	movs	r1, #0
 800ae30:	5499      	strb	r1, [r3, r2]
}
 800ae32:	46c0      	nop			; (mov r8, r8)
 800ae34:	46bd      	mov	sp, r7
 800ae36:	b002      	add	sp, #8
 800ae38:	bd80      	pop	{r7, pc}
	...

0800ae3c <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b082      	sub	sp, #8
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	000a      	movs	r2, r1
 800ae46:	1cfb      	adds	r3, r7, #3
 800ae48:	701a      	strb	r2, [r3, #0]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800ae4a:	1cfb      	adds	r3, r7, #3
 800ae4c:	781b      	ldrb	r3, [r3, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d003      	beq.n	800ae5a <u8x8_ascii_next+0x1e>
 800ae52:	1cfb      	adds	r3, r7, #3
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	2b0a      	cmp	r3, #10
 800ae58:	d101      	bne.n	800ae5e <u8x8_ascii_next+0x22>
    return 0x0ffff;	/* end of string detected*/
 800ae5a:	4b04      	ldr	r3, [pc, #16]	; (800ae6c <u8x8_ascii_next+0x30>)
 800ae5c:	e002      	b.n	800ae64 <u8x8_ascii_next+0x28>
  return b;
 800ae5e:	1cfb      	adds	r3, r7, #3
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	b29b      	uxth	r3, r3
}
 800ae64:	0018      	movs	r0, r3
 800ae66:	46bd      	mov	sp, r7
 800ae68:	b002      	add	sp, #8
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	0000ffff 	.word	0x0000ffff

0800ae70 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800ae70:	b590      	push	{r4, r7, lr}
 800ae72:	b085      	sub	sp, #20
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	607a      	str	r2, [r7, #4]
 800ae7a:	200b      	movs	r0, #11
 800ae7c:	183b      	adds	r3, r7, r0
 800ae7e:	1c0a      	adds	r2, r1, #0
 800ae80:	701a      	strb	r2, [r3, #0]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	691c      	ldr	r4, [r3, #16]
 800ae86:	6879      	ldr	r1, [r7, #4]
 800ae88:	183b      	adds	r3, r7, r0
 800ae8a:	781a      	ldrb	r2, [r3, #0]
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	000b      	movs	r3, r1
 800ae90:	2117      	movs	r1, #23
 800ae92:	47a0      	blx	r4
 800ae94:	0003      	movs	r3, r0
}
 800ae96:	0018      	movs	r0, r3
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	b005      	add	sp, #20
 800ae9c:	bd90      	pop	{r4, r7, pc}

0800ae9e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800ae9e:	b580      	push	{r7, lr}
 800aea0:	b082      	sub	sp, #8
 800aea2:	af00      	add	r7, sp, #0
 800aea4:	6078      	str	r0, [r7, #4]
 800aea6:	000a      	movs	r2, r1
 800aea8:	1cfb      	adds	r3, r7, #3
 800aeaa:	701a      	strb	r2, [r3, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800aeac:	1cfa      	adds	r2, r7, #3
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2101      	movs	r1, #1
 800aeb2:	0018      	movs	r0, r3
 800aeb4:	f7ff ffdc 	bl	800ae70 <u8x8_byte_SendBytes>
 800aeb8:	0003      	movs	r3, r0
}
 800aeba:	0018      	movs	r0, r3
 800aebc:	46bd      	mov	sp, r7
 800aebe:	b002      	add	sp, #8
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 800aec2:	b590      	push	{r4, r7, lr}
 800aec4:	b083      	sub	sp, #12
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	691c      	ldr	r4, [r3, #16]
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	2300      	movs	r3, #0
 800aed2:	2200      	movs	r2, #0
 800aed4:	2118      	movs	r1, #24
 800aed6:	47a0      	blx	r4
 800aed8:	0003      	movs	r3, r0
}
 800aeda:	0018      	movs	r0, r3
 800aedc:	46bd      	mov	sp, r7
 800aede:	b003      	add	sp, #12
 800aee0:	bd90      	pop	{r4, r7, pc}

0800aee2 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 800aee2:	b590      	push	{r4, r7, lr}
 800aee4:	b083      	sub	sp, #12
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	691c      	ldr	r4, [r3, #16]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	2300      	movs	r3, #0
 800aef2:	2200      	movs	r2, #0
 800aef4:	2119      	movs	r1, #25
 800aef6:	47a0      	blx	r4
 800aef8:	0003      	movs	r3, r0
}
 800aefa:	0018      	movs	r0, r3
 800aefc:	46bd      	mov	sp, r7
 800aefe:	b003      	add	sp, #12
 800af00:	bd90      	pop	{r4, r7, pc}

0800af02 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800af02:	b590      	push	{r4, r7, lr}
 800af04:	b083      	sub	sp, #12
 800af06:	af00      	add	r7, sp, #0
 800af08:	6078      	str	r0, [r7, #4]
 800af0a:	000a      	movs	r2, r1
 800af0c:	1cfb      	adds	r3, r7, #3
 800af0e:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	68dc      	ldr	r4, [r3, #12]
 800af14:	1cfb      	adds	r3, r7, #3
 800af16:	781a      	ldrb	r2, [r3, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	2300      	movs	r3, #0
 800af1c:	2115      	movs	r1, #21
 800af1e:	47a0      	blx	r4
 800af20:	0003      	movs	r3, r0
}
 800af22:	0018      	movs	r0, r3
 800af24:	46bd      	mov	sp, r7
 800af26:	b003      	add	sp, #12
 800af28:	bd90      	pop	{r4, r7, pc}

0800af2a <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 800af2a:	b590      	push	{r4, r7, lr}
 800af2c:	b083      	sub	sp, #12
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	000a      	movs	r2, r1
 800af34:	1cfb      	adds	r3, r7, #3
 800af36:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	68dc      	ldr	r4, [r3, #12]
 800af3c:	1cfb      	adds	r3, r7, #3
 800af3e:	781a      	ldrb	r2, [r3, #0]
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	2300      	movs	r3, #0
 800af44:	2116      	movs	r1, #22
 800af46:	47a0      	blx	r4
 800af48:	0003      	movs	r3, r0
}
 800af4a:	0018      	movs	r0, r3
 800af4c:	46bd      	mov	sp, r7
 800af4e:	b003      	add	sp, #12
 800af50:	bd90      	pop	{r4, r7, pc}

0800af52 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800af52:	b590      	push	{r4, r7, lr}
 800af54:	b085      	sub	sp, #20
 800af56:	af00      	add	r7, sp, #0
 800af58:	60f8      	str	r0, [r7, #12]
 800af5a:	607a      	str	r2, [r7, #4]
 800af5c:	200b      	movs	r0, #11
 800af5e:	183b      	adds	r3, r7, r0
 800af60:	1c0a      	adds	r2, r1, #0
 800af62:	701a      	strb	r2, [r3, #0]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	68dc      	ldr	r4, [r3, #12]
 800af68:	6879      	ldr	r1, [r7, #4]
 800af6a:	183b      	adds	r3, r7, r0
 800af6c:	781a      	ldrb	r2, [r3, #0]
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	000b      	movs	r3, r1
 800af72:	2117      	movs	r1, #23
 800af74:	47a0      	blx	r4
 800af76:	0003      	movs	r3, r0
}
 800af78:	0018      	movs	r0, r3
 800af7a:	46bd      	mov	sp, r7
 800af7c:	b005      	add	sp, #20
 800af7e:	bd90      	pop	{r4, r7, pc}

0800af80 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800af80:	b590      	push	{r4, r7, lr}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	68dc      	ldr	r4, [r3, #12]
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	2300      	movs	r3, #0
 800af90:	2200      	movs	r2, #0
 800af92:	2118      	movs	r1, #24
 800af94:	47a0      	blx	r4
 800af96:	0003      	movs	r3, r0
}
 800af98:	0018      	movs	r0, r3
 800af9a:	46bd      	mov	sp, r7
 800af9c:	b003      	add	sp, #12
 800af9e:	bd90      	pop	{r4, r7, pc}

0800afa0 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800afa0:	b590      	push	{r4, r7, lr}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	68dc      	ldr	r4, [r3, #12]
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	2300      	movs	r3, #0
 800afb0:	2200      	movs	r2, #0
 800afb2:	2119      	movs	r1, #25
 800afb4:	47a0      	blx	r4
 800afb6:	0003      	movs	r3, r0
}
 800afb8:	0018      	movs	r0, r3
 800afba:	46bd      	mov	sp, r7
 800afbc:	b003      	add	sp, #12
 800afbe:	bd90      	pop	{r4, r7, pc}

0800afc0 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800afc0:	b590      	push	{r4, r7, lr}
 800afc2:	b085      	sub	sp, #20
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800afca:	210f      	movs	r1, #15
 800afcc:	187b      	adds	r3, r7, r1
 800afce:	683a      	ldr	r2, [r7, #0]
 800afd0:	7812      	ldrb	r2, [r2, #0]
 800afd2:	701a      	strb	r2, [r3, #0]
    data++;
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	3301      	adds	r3, #1
 800afd8:	603b      	str	r3, [r7, #0]
    switch( cmd )
 800afda:	187b      	adds	r3, r7, r1
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	2bfe      	cmp	r3, #254	; 0xfe
 800afe0:	d038      	beq.n	800b054 <u8x8_cad_SendSequence+0x94>
 800afe2:	dc48      	bgt.n	800b076 <u8x8_cad_SendSequence+0xb6>
 800afe4:	2b19      	cmp	r3, #25
 800afe6:	dc46      	bgt.n	800b076 <u8x8_cad_SendSequence+0xb6>
 800afe8:	2b18      	cmp	r3, #24
 800afea:	da29      	bge.n	800b040 <u8x8_cad_SendSequence+0x80>
 800afec:	2b16      	cmp	r3, #22
 800afee:	dc02      	bgt.n	800aff6 <u8x8_cad_SendSequence+0x36>
 800aff0:	2b15      	cmp	r3, #21
 800aff2:	da03      	bge.n	800affc <u8x8_cad_SendSequence+0x3c>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800aff4:	e03f      	b.n	800b076 <u8x8_cad_SendSequence+0xb6>
    switch( cmd )
 800aff6:	2b17      	cmp	r3, #23
 800aff8:	d013      	beq.n	800b022 <u8x8_cad_SendSequence+0x62>
	return;
 800affa:	e03c      	b.n	800b076 <u8x8_cad_SendSequence+0xb6>
	  v = *data;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	781a      	ldrb	r2, [r3, #0]
 800b000:	210e      	movs	r1, #14
 800b002:	187b      	adds	r3, r7, r1
 800b004:	701a      	strb	r2, [r3, #0]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	68dc      	ldr	r4, [r3, #12]
 800b00a:	187b      	adds	r3, r7, r1
 800b00c:	781a      	ldrb	r2, [r3, #0]
 800b00e:	230f      	movs	r3, #15
 800b010:	18fb      	adds	r3, r7, r3
 800b012:	7819      	ldrb	r1, [r3, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	2300      	movs	r3, #0
 800b018:	47a0      	blx	r4
	  data++;
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	3301      	adds	r3, #1
 800b01e:	603b      	str	r3, [r7, #0]
	  break;
 800b020:	e028      	b.n	800b074 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	781a      	ldrb	r2, [r3, #0]
 800b026:	210e      	movs	r1, #14
 800b028:	187b      	adds	r3, r7, r1
 800b02a:	701a      	strb	r2, [r3, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 800b02c:	187a      	adds	r2, r7, r1
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2101      	movs	r1, #1
 800b032:	0018      	movs	r0, r3
 800b034:	f7ff ff8d 	bl	800af52 <u8x8_cad_SendData>
	  data++;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	3301      	adds	r3, #1
 800b03c:	603b      	str	r3, [r7, #0]
	  break;
 800b03e:	e019      	b.n	800b074 <u8x8_cad_SendSequence+0xb4>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	68dc      	ldr	r4, [r3, #12]
 800b044:	230f      	movs	r3, #15
 800b046:	18fb      	adds	r3, r7, r3
 800b048:	7819      	ldrb	r1, [r3, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	2300      	movs	r3, #0
 800b04e:	2200      	movs	r2, #0
 800b050:	47a0      	blx	r4
	  break;
 800b052:	e00f      	b.n	800b074 <u8x8_cad_SendSequence+0xb4>
	  v = *data;
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	781a      	ldrb	r2, [r3, #0]
 800b058:	210e      	movs	r1, #14
 800b05a:	187b      	adds	r3, r7, r1
 800b05c:	701a      	strb	r2, [r3, #0]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800b05e:	187b      	adds	r3, r7, r1
 800b060:	781a      	ldrb	r2, [r3, #0]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2129      	movs	r1, #41	; 0x29
 800b066:	0018      	movs	r0, r3
 800b068:	f000 fa98 	bl	800b59c <u8x8_gpio_call>
	  data++;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	3301      	adds	r3, #1
 800b070:	603b      	str	r3, [r7, #0]
	  break;
 800b072:	46c0      	nop			; (mov r8, r8)
    cmd = *data;
 800b074:	e7a9      	b.n	800afca <u8x8_cad_SendSequence+0xa>
	return;
 800b076:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b078:	46bd      	mov	sp, r7
 800b07a:	b005      	add	sp, #20
 800b07c:	bd90      	pop	{r4, r7, pc}

0800b07e <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 800b07e:	b5b0      	push	{r4, r5, r7, lr}
 800b080:	b084      	sub	sp, #16
 800b082:	af00      	add	r7, sp, #0
 800b084:	60f8      	str	r0, [r7, #12]
 800b086:	607a      	str	r2, [r7, #4]
 800b088:	250b      	movs	r5, #11
 800b08a:	197b      	adds	r3, r7, r5
 800b08c:	1c0a      	adds	r2, r1, #0
 800b08e:	701a      	strb	r2, [r3, #0]
    u8x8_byte_StartTransfer(u8x8);    
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	0018      	movs	r0, r3
 800b094:	f7ff ff15 	bl	800aec2 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2140      	movs	r1, #64	; 0x40
 800b09c:	0018      	movs	r0, r3
 800b09e:	f7ff fefe 	bl	800ae9e <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	691c      	ldr	r4, [r3, #16]
 800b0a6:	6879      	ldr	r1, [r7, #4]
 800b0a8:	197b      	adds	r3, r7, r5
 800b0aa:	781a      	ldrb	r2, [r3, #0]
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	000b      	movs	r3, r1
 800b0b0:	2117      	movs	r1, #23
 800b0b2:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	0018      	movs	r0, r3
 800b0b8:	f7ff ff13 	bl	800aee2 <u8x8_byte_EndTransfer>
}
 800b0bc:	46c0      	nop			; (mov r8, r8)
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	b004      	add	sp, #16
 800b0c2:	bdb0      	pop	{r4, r5, r7, pc}

0800b0c4 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b0c4:	b5b0      	push	{r4, r5, r7, lr}
 800b0c6:	b086      	sub	sp, #24
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	60f8      	str	r0, [r7, #12]
 800b0cc:	0008      	movs	r0, r1
 800b0ce:	0011      	movs	r1, r2
 800b0d0:	607b      	str	r3, [r7, #4]
 800b0d2:	240b      	movs	r4, #11
 800b0d4:	193b      	adds	r3, r7, r4
 800b0d6:	1c02      	adds	r2, r0, #0
 800b0d8:	701a      	strb	r2, [r3, #0]
 800b0da:	230a      	movs	r3, #10
 800b0dc:	18fb      	adds	r3, r7, r3
 800b0de:	1c0a      	adds	r2, r1, #0
 800b0e0:	701a      	strb	r2, [r3, #0]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 800b0e2:	193b      	adds	r3, r7, r4
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	3b14      	subs	r3, #20
 800b0e8:	2b05      	cmp	r3, #5
 800b0ea:	d900      	bls.n	800b0ee <u8x8_cad_ssd13xx_fast_i2c+0x2a>
 800b0ec:	e07b      	b.n	800b1e6 <u8x8_cad_ssd13xx_fast_i2c+0x122>
 800b0ee:	009a      	lsls	r2, r3, #2
 800b0f0:	4b40      	ldr	r3, [pc, #256]	; (800b1f4 <u8x8_cad_ssd13xx_fast_i2c+0x130>)
 800b0f2:	18d3      	adds	r3, r2, r3
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 800b0f8:	4b3f      	ldr	r3, [pc, #252]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d003      	beq.n	800b108 <u8x8_cad_ssd13xx_fast_i2c+0x44>
	 u8x8_byte_EndTransfer(u8x8); 
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	0018      	movs	r0, r3
 800b104:	f7ff feed 	bl	800aee2 <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	0018      	movs	r0, r3
 800b10c:	f7ff fed9 	bl	800aec2 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2100      	movs	r1, #0
 800b114:	0018      	movs	r0, r3
 800b116:	f7ff fec2 	bl	800ae9e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 800b11a:	230a      	movs	r3, #10
 800b11c:	18fb      	adds	r3, r7, r3
 800b11e:	781a      	ldrb	r2, [r3, #0]
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	0011      	movs	r1, r2
 800b124:	0018      	movs	r0, r3
 800b126:	f7ff feba 	bl	800ae9e <u8x8_byte_SendByte>
      in_transfer = 1;
 800b12a:	4b33      	ldr	r3, [pc, #204]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b12c:	2201      	movs	r2, #1
 800b12e:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 800b130:	e05b      	b.n	800b1ea <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 800b132:	230a      	movs	r3, #10
 800b134:	18fb      	adds	r3, r7, r3
 800b136:	781a      	ldrb	r2, [r3, #0]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	0011      	movs	r1, r2
 800b13c:	0018      	movs	r0, r3
 800b13e:	f7ff feae 	bl	800ae9e <u8x8_byte_SendByte>
      break;      
 800b142:	e052      	b.n	800b1ea <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 800b144:	4b2c      	ldr	r3, [pc, #176]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b146:	781b      	ldrb	r3, [r3, #0]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d003      	beq.n	800b154 <u8x8_cad_ssd13xx_fast_i2c+0x90>
	u8x8_byte_EndTransfer(u8x8); 
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	0018      	movs	r0, r3
 800b150:	f7ff fec7 	bl	800aee2 <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800b158:	e00e      	b.n	800b178 <u8x8_cad_ssd13xx_fast_i2c+0xb4>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 800b15a:	697a      	ldr	r2, [r7, #20]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2118      	movs	r1, #24
 800b160:	0018      	movs	r0, r3
 800b162:	f7ff ff8c 	bl	800b07e <u8x8_i2c_data_transfer>
	arg_int-=24;
 800b166:	220a      	movs	r2, #10
 800b168:	18bb      	adds	r3, r7, r2
 800b16a:	18ba      	adds	r2, r7, r2
 800b16c:	7812      	ldrb	r2, [r2, #0]
 800b16e:	3a18      	subs	r2, #24
 800b170:	701a      	strb	r2, [r3, #0]
	p+=24;
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	3318      	adds	r3, #24
 800b176:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 800b178:	210a      	movs	r1, #10
 800b17a:	187b      	adds	r3, r7, r1
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	2b18      	cmp	r3, #24
 800b180:	d8eb      	bhi.n	800b15a <u8x8_cad_ssd13xx_fast_i2c+0x96>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	187b      	adds	r3, r7, r1
 800b186:	7819      	ldrb	r1, [r3, #0]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	0018      	movs	r0, r3
 800b18c:	f7ff ff77 	bl	800b07e <u8x8_i2c_data_transfer>
      in_transfer = 0;
 800b190:	4b19      	ldr	r3, [pc, #100]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b192:	2200      	movs	r2, #0
 800b194:	701a      	strb	r2, [r3, #0]
      break;
 800b196:	e028      	b.n	800b1ea <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2224      	movs	r2, #36	; 0x24
 800b19c:	5c9b      	ldrb	r3, [r3, r2]
 800b19e:	2bff      	cmp	r3, #255	; 0xff
 800b1a0:	d103      	bne.n	800b1aa <u8x8_cad_ssd13xx_fast_i2c+0xe6>
	u8x8->i2c_address = 0x078;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2224      	movs	r2, #36	; 0x24
 800b1a6:	2178      	movs	r1, #120	; 0x78
 800b1a8:	5499      	strb	r1, [r3, r2]
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	691c      	ldr	r4, [r3, #16]
 800b1ae:	687d      	ldr	r5, [r7, #4]
 800b1b0:	230a      	movs	r3, #10
 800b1b2:	18fb      	adds	r3, r7, r3
 800b1b4:	781a      	ldrb	r2, [r3, #0]
 800b1b6:	230b      	movs	r3, #11
 800b1b8:	18fb      	adds	r3, r7, r3
 800b1ba:	7819      	ldrb	r1, [r3, #0]
 800b1bc:	68f8      	ldr	r0, [r7, #12]
 800b1be:	002b      	movs	r3, r5
 800b1c0:	47a0      	blx	r4
 800b1c2:	0003      	movs	r3, r0
 800b1c4:	e012      	b.n	800b1ec <u8x8_cad_ssd13xx_fast_i2c+0x128>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 800b1c6:	4b0c      	ldr	r3, [pc, #48]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	701a      	strb	r2, [r3, #0]
      break;
 800b1cc:	e00d      	b.n	800b1ea <u8x8_cad_ssd13xx_fast_i2c+0x126>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 800b1ce:	4b0a      	ldr	r3, [pc, #40]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d003      	beq.n	800b1de <u8x8_cad_ssd13xx_fast_i2c+0x11a>
	u8x8_byte_EndTransfer(u8x8); 
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	0018      	movs	r0, r3
 800b1da:	f7ff fe82 	bl	800aee2 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 800b1de:	4b06      	ldr	r3, [pc, #24]	; (800b1f8 <u8x8_cad_ssd13xx_fast_i2c+0x134>)
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	701a      	strb	r2, [r3, #0]
      break;
 800b1e4:	e001      	b.n	800b1ea <u8x8_cad_ssd13xx_fast_i2c+0x126>
    default:
      return 0;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	e000      	b.n	800b1ec <u8x8_cad_ssd13xx_fast_i2c+0x128>
  }
  return 1;
 800b1ea:	2301      	movs	r3, #1
}
 800b1ec:	0018      	movs	r0, r3
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	b006      	add	sp, #24
 800b1f2:	bdb0      	pop	{r4, r5, r7, pc}
 800b1f4:	080139e8 	.word	0x080139e8
 800b1f8:	2000068c 	.word	0x2000068c

0800b1fc <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b1fc:	b590      	push	{r4, r7, lr}
 800b1fe:	b087      	sub	sp, #28
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	0008      	movs	r0, r1
 800b206:	0011      	movs	r1, r2
 800b208:	607b      	str	r3, [r7, #4]
 800b20a:	240b      	movs	r4, #11
 800b20c:	193b      	adds	r3, r7, r4
 800b20e:	1c02      	adds	r2, r0, #0
 800b210:	701a      	strb	r2, [r3, #0]
 800b212:	230a      	movs	r3, #10
 800b214:	18fb      	adds	r3, r7, r3
 800b216:	1c0a      	adds	r2, r1, #0
 800b218:	701a      	strb	r2, [r3, #0]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800b21a:	193b      	adds	r3, r7, r4
 800b21c:	781b      	ldrb	r3, [r3, #0]
 800b21e:	2b0f      	cmp	r3, #15
 800b220:	d052      	beq.n	800b2c8 <u8x8_d_ssd1306_sh1106_generic+0xcc>
 800b222:	dd00      	ble.n	800b226 <u8x8_d_ssd1306_sh1106_generic+0x2a>
 800b224:	e0ac      	b.n	800b380 <u8x8_d_ssd1306_sh1106_generic+0x184>
 800b226:	2b0e      	cmp	r3, #14
 800b228:	d038      	beq.n	800b29c <u8x8_d_ssd1306_sh1106_generic+0xa0>
 800b22a:	dd00      	ble.n	800b22e <u8x8_d_ssd1306_sh1106_generic+0x32>
 800b22c:	e0a8      	b.n	800b380 <u8x8_d_ssd1306_sh1106_generic+0x184>
 800b22e:	2b0b      	cmp	r3, #11
 800b230:	d002      	beq.n	800b238 <u8x8_d_ssd1306_sh1106_generic+0x3c>
 800b232:	2b0d      	cmp	r3, #13
 800b234:	d013      	beq.n	800b25e <u8x8_d_ssd1306_sh1106_generic+0x62>
 800b236:	e0a3      	b.n	800b380 <u8x8_d_ssd1306_sh1106_generic+0x184>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800b238:	230a      	movs	r3, #10
 800b23a:	18fb      	adds	r3, r7, r3
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d106      	bne.n	800b250 <u8x8_d_ssd1306_sh1106_generic+0x54>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 800b242:	4a53      	ldr	r2, [pc, #332]	; (800b390 <u8x8_d_ssd1306_sh1106_generic+0x194>)
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	0011      	movs	r1, r2
 800b248:	0018      	movs	r0, r3
 800b24a:	f7ff feb9 	bl	800afc0 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 800b24e:	e099      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 800b250:	4a50      	ldr	r2, [pc, #320]	; (800b394 <u8x8_d_ssd1306_sh1106_generic+0x198>)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	0011      	movs	r1, r2
 800b256:	0018      	movs	r0, r3
 800b258:	f7ff feb2 	bl	800afc0 <u8x8_cad_SendSequence>
      break;
 800b25c:	e092      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800b25e:	230a      	movs	r3, #10
 800b260:	18fb      	adds	r3, r7, r3
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10c      	bne.n	800b282 <u8x8_d_ssd1306_sh1106_generic+0x86>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 800b268:	4a4b      	ldr	r2, [pc, #300]	; (800b398 <u8x8_d_ssd1306_sh1106_generic+0x19c>)
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	0011      	movs	r1, r2
 800b26e:	0018      	movs	r0, r3
 800b270:	f7ff fea6 	bl	800afc0 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	7c99      	ldrb	r1, [r3, #18]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2222      	movs	r2, #34	; 0x22
 800b27e:	5499      	strb	r1, [r3, r2]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 800b280:	e080      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 800b282:	4a46      	ldr	r2, [pc, #280]	; (800b39c <u8x8_d_ssd1306_sh1106_generic+0x1a0>)
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	0011      	movs	r1, r2
 800b288:	0018      	movs	r0, r3
 800b28a:	f7ff fe99 	bl	800afc0 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	7cd9      	ldrb	r1, [r3, #19]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2222      	movs	r2, #34	; 0x22
 800b298:	5499      	strb	r1, [r3, r2]
      break;
 800b29a:	e073      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	0018      	movs	r0, r3
 800b2a0:	f7ff fe6e 	bl	800af80 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2181      	movs	r1, #129	; 0x81
 800b2a8:	0018      	movs	r0, r3
 800b2aa:	f7ff fe2a 	bl	800af02 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 800b2ae:	230a      	movs	r3, #10
 800b2b0:	18fb      	adds	r3, r7, r3
 800b2b2:	781a      	ldrb	r2, [r3, #0]
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	0011      	movs	r1, r2
 800b2b8:	0018      	movs	r0, r3
 800b2ba:	f7ff fe36 	bl	800af2a <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	0018      	movs	r0, r3
 800b2c2:	f7ff fe6d 	bl	800afa0 <u8x8_cad_EndTransfer>
      break;
 800b2c6:	e05d      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	0018      	movs	r0, r3
 800b2cc:	f7ff fe58 	bl	800af80 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800b2d0:	2417      	movs	r4, #23
 800b2d2:	193b      	adds	r3, r7, r4
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	7952      	ldrb	r2, [r2, #5]
 800b2d8:	701a      	strb	r2, [r3, #0]
      x *= 8;
 800b2da:	193b      	adds	r3, r7, r4
 800b2dc:	193a      	adds	r2, r7, r4
 800b2de:	7812      	ldrb	r2, [r2, #0]
 800b2e0:	00d2      	lsls	r2, r2, #3
 800b2e2:	701a      	strb	r2, [r3, #0]
      x += u8x8->x_offset;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2222      	movs	r2, #34	; 0x22
 800b2e8:	5c99      	ldrb	r1, [r3, r2]
 800b2ea:	193b      	adds	r3, r7, r4
 800b2ec:	193a      	adds	r2, r7, r4
 800b2ee:	7812      	ldrb	r2, [r2, #0]
 800b2f0:	188a      	adds	r2, r1, r2
 800b2f2:	701a      	strb	r2, [r3, #0]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2140      	movs	r1, #64	; 0x40
 800b2f8:	0018      	movs	r0, r3
 800b2fa:	f7ff fe02 	bl	800af02 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 800b2fe:	193b      	adds	r3, r7, r4
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	091b      	lsrs	r3, r3, #4
 800b304:	b2db      	uxtb	r3, r3
 800b306:	2210      	movs	r2, #16
 800b308:	4313      	orrs	r3, r2
 800b30a:	b2da      	uxtb	r2, r3
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	0011      	movs	r1, r2
 800b310:	0018      	movs	r0, r3
 800b312:	f7ff fdf6 	bl	800af02 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 800b316:	193b      	adds	r3, r7, r4
 800b318:	781b      	ldrb	r3, [r3, #0]
 800b31a:	220f      	movs	r2, #15
 800b31c:	4013      	ands	r3, r2
 800b31e:	b2da      	uxtb	r2, r3
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	0011      	movs	r1, r2
 800b324:	0018      	movs	r0, r3
 800b326:	f7ff fe00 	bl	800af2a <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	799b      	ldrb	r3, [r3, #6]
 800b32e:	2250      	movs	r2, #80	; 0x50
 800b330:	4252      	negs	r2, r2
 800b332:	4313      	orrs	r3, r2
 800b334:	b2da      	uxtb	r2, r3
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	0011      	movs	r1, r2
 800b33a:	0018      	movs	r0, r3
 800b33c:	f7ff fdf5 	bl	800af2a <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 800b340:	2116      	movs	r1, #22
 800b342:	187b      	adds	r3, r7, r1
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	7912      	ldrb	r2, [r2, #4]
 800b348:	701a      	strb	r2, [r3, #0]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 800b350:	187b      	adds	r3, r7, r1
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	00db      	lsls	r3, r3, #3
 800b356:	b2d9      	uxtb	r1, r3
 800b358:	693a      	ldr	r2, [r7, #16]
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	0018      	movs	r0, r3
 800b35e:	f7ff fdf8 	bl	800af52 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 800b362:	210a      	movs	r1, #10
 800b364:	187b      	adds	r3, r7, r1
 800b366:	781a      	ldrb	r2, [r3, #0]
 800b368:	187b      	adds	r3, r7, r1
 800b36a:	3a01      	subs	r2, #1
 800b36c:	701a      	strb	r2, [r3, #0]
      } while( arg_int > 0 );
 800b36e:	187b      	adds	r3, r7, r1
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d1e4      	bne.n	800b340 <u8x8_d_ssd1306_sh1106_generic+0x144>
      
      u8x8_cad_EndTransfer(u8x8);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	0018      	movs	r0, r3
 800b37a:	f7ff fe11 	bl	800afa0 <u8x8_cad_EndTransfer>
      break;
 800b37e:	e001      	b.n	800b384 <u8x8_d_ssd1306_sh1106_generic+0x188>
    default:
      return 0;
 800b380:	2300      	movs	r3, #0
 800b382:	e000      	b.n	800b386 <u8x8_d_ssd1306_sh1106_generic+0x18a>
  }
  return 1;
 800b384:	2301      	movs	r3, #1
}
 800b386:	0018      	movs	r0, r3
 800b388:	46bd      	mov	sp, r7
 800b38a:	b007      	add	sp, #28
 800b38c:	bd90      	pop	{r4, r7, pc}
 800b38e:	46c0      	nop			; (mov r8, r8)
 800b390:	08013a38 	.word	0x08013a38
 800b394:	08013a40 	.word	0x08013a40
 800b398:	08013a48 	.word	0x08013a48
 800b39c:	08013a50 	.word	0x08013a50

0800b3a0 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b3a0:	b5b0      	push	{r4, r5, r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	0008      	movs	r0, r1
 800b3aa:	0011      	movs	r1, r2
 800b3ac:	607b      	str	r3, [r7, #4]
 800b3ae:	250b      	movs	r5, #11
 800b3b0:	197b      	adds	r3, r7, r5
 800b3b2:	1c02      	adds	r2, r0, #0
 800b3b4:	701a      	strb	r2, [r3, #0]
 800b3b6:	200a      	movs	r0, #10
 800b3b8:	183b      	adds	r3, r7, r0
 800b3ba:	1c0a      	adds	r2, r1, #0
 800b3bc:	701a      	strb	r2, [r3, #0]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 800b3be:	687c      	ldr	r4, [r7, #4]
 800b3c0:	183b      	adds	r3, r7, r0
 800b3c2:	781a      	ldrb	r2, [r3, #0]
 800b3c4:	197b      	adds	r3, r7, r5
 800b3c6:	7819      	ldrb	r1, [r3, #0]
 800b3c8:	68f8      	ldr	r0, [r7, #12]
 800b3ca:	0023      	movs	r3, r4
 800b3cc:	f7ff ff16 	bl	800b1fc <u8x8_d_ssd1306_sh1106_generic>
 800b3d0:	1e03      	subs	r3, r0, #0
 800b3d2:	d001      	beq.n	800b3d8 <u8x8_d_ssd1306_128x64_noname+0x38>
    return 1;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e01b      	b.n	800b410 <u8x8_d_ssd1306_128x64_noname+0x70>
  
  switch(msg)
 800b3d8:	230b      	movs	r3, #11
 800b3da:	18fb      	adds	r3, r7, r3
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	2b09      	cmp	r3, #9
 800b3e0:	d00c      	beq.n	800b3fc <u8x8_d_ssd1306_128x64_noname+0x5c>
 800b3e2:	2b0a      	cmp	r3, #10
 800b3e4:	d111      	bne.n	800b40a <u8x8_d_ssd1306_128x64_noname+0x6a>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	0018      	movs	r0, r3
 800b3ea:	f000 f82b 	bl	800b444 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 800b3ee:	4a0a      	ldr	r2, [pc, #40]	; (800b418 <u8x8_d_ssd1306_128x64_noname+0x78>)
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	0011      	movs	r1, r2
 800b3f4:	0018      	movs	r0, r3
 800b3f6:	f7ff fde3 	bl	800afc0 <u8x8_cad_SendSequence>
      break;
 800b3fa:	e008      	b.n	800b40e <u8x8_d_ssd1306_128x64_noname+0x6e>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 800b3fc:	4a07      	ldr	r2, [pc, #28]	; (800b41c <u8x8_d_ssd1306_128x64_noname+0x7c>)
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	0011      	movs	r1, r2
 800b402:	0018      	movs	r0, r3
 800b404:	f000 f80c 	bl	800b420 <u8x8_d_helper_display_setup_memory>
      break;
 800b408:	e001      	b.n	800b40e <u8x8_d_ssd1306_128x64_noname+0x6e>
    default:
      return 0;
 800b40a:	2300      	movs	r3, #0
 800b40c:	e000      	b.n	800b410 <u8x8_d_ssd1306_128x64_noname+0x70>
  }
  return 1;
 800b40e:	2301      	movs	r3, #1
}
 800b410:	0018      	movs	r0, r3
 800b412:	46bd      	mov	sp, r7
 800b414:	b004      	add	sp, #16
 800b416:	bdb0      	pop	{r4, r5, r7, pc}
 800b418:	08013a00 	.word	0x08013a00
 800b41c:	08013a58 	.word	0x08013a58

0800b420 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b082      	sub	sp, #8
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	683a      	ldr	r2, [r7, #0]
 800b42e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	7c99      	ldrb	r1, [r3, #18]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2222      	movs	r2, #34	; 0x22
 800b43a:	5499      	strb	r1, [r3, r2]
}
 800b43c:	46c0      	nop			; (mov r8, r8)
 800b43e:	46bd      	mov	sp, r7
 800b440:	b002      	add	sp, #8
 800b442:	bd80      	pop	{r7, pc}

0800b444 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800b444:	b590      	push	{r4, r7, lr}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	695c      	ldr	r4, [r3, #20]
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	2300      	movs	r3, #0
 800b454:	2200      	movs	r2, #0
 800b456:	2128      	movs	r1, #40	; 0x28
 800b458:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	68dc      	ldr	r4, [r3, #12]
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	2300      	movs	r3, #0
 800b462:	2200      	movs	r2, #0
 800b464:	2114      	movs	r1, #20
 800b466:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2201      	movs	r2, #1
 800b46c:	214b      	movs	r1, #75	; 0x4b
 800b46e:	0018      	movs	r0, r3
 800b470:	f000 f894 	bl	800b59c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	791a      	ldrb	r2, [r3, #4]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2129      	movs	r1, #41	; 0x29
 800b47e:	0018      	movs	r0, r3
 800b480:	f000 f88c 	bl	800b59c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	214b      	movs	r1, #75	; 0x4b
 800b48a:	0018      	movs	r0, r3
 800b48c:	f000 f886 	bl	800b59c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	791a      	ldrb	r2, [r3, #4]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2129      	movs	r1, #41	; 0x29
 800b49a:	0018      	movs	r0, r3
 800b49c:	f000 f87e 	bl	800b59c <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	214b      	movs	r1, #75	; 0x4b
 800b4a6:	0018      	movs	r0, r3
 800b4a8:	f000 f878 	bl	800b59c <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	795a      	ldrb	r2, [r3, #5]
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2129      	movs	r1, #41	; 0x29
 800b4b6:	0018      	movs	r0, r3
 800b4b8:	f000 f870 	bl	800b59c <u8x8_gpio_call>
}    
 800b4bc:	46c0      	nop			; (mov r8, r8)
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	b003      	add	sp, #12
 800b4c2:	bd90      	pop	{r4, r7, pc}

0800b4c4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800b4c4:	b590      	push	{r4, r7, lr}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	000c      	movs	r4, r1
 800b4ce:	0010      	movs	r0, r2
 800b4d0:	0019      	movs	r1, r3
 800b4d2:	1cfb      	adds	r3, r7, #3
 800b4d4:	1c22      	adds	r2, r4, #0
 800b4d6:	701a      	strb	r2, [r3, #0]
 800b4d8:	1cbb      	adds	r3, r7, #2
 800b4da:	1c02      	adds	r2, r0, #0
 800b4dc:	701a      	strb	r2, [r3, #0]
 800b4de:	1c7b      	adds	r3, r7, #1
 800b4e0:	1c0a      	adds	r2, r1, #0
 800b4e2:	701a      	strb	r2, [r3, #0]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800b4e4:	2108      	movs	r1, #8
 800b4e6:	187b      	adds	r3, r7, r1
 800b4e8:	1cfa      	adds	r2, r7, #3
 800b4ea:	7812      	ldrb	r2, [r2, #0]
 800b4ec:	715a      	strb	r2, [r3, #5]
  tile.y_pos = y;
 800b4ee:	187b      	adds	r3, r7, r1
 800b4f0:	1cba      	adds	r2, r7, #2
 800b4f2:	7812      	ldrb	r2, [r2, #0]
 800b4f4:	719a      	strb	r2, [r3, #6]
  tile.cnt = cnt;
 800b4f6:	187b      	adds	r3, r7, r1
 800b4f8:	1c7a      	adds	r2, r7, #1
 800b4fa:	7812      	ldrb	r2, [r2, #0]
 800b4fc:	711a      	strb	r2, [r3, #4]
  tile.tile_ptr = tile_ptr;
 800b4fe:	187b      	adds	r3, r7, r1
 800b500:	6a3a      	ldr	r2, [r7, #32]
 800b502:	601a      	str	r2, [r3, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	689c      	ldr	r4, [r3, #8]
 800b508:	187b      	adds	r3, r7, r1
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	2201      	movs	r2, #1
 800b50e:	210f      	movs	r1, #15
 800b510:	47a0      	blx	r4
 800b512:	0003      	movs	r3, r0
}
 800b514:	0018      	movs	r0, r3
 800b516:	46bd      	mov	sp, r7
 800b518:	b005      	add	sp, #20
 800b51a:	bd90      	pop	{r4, r7, pc}

0800b51c <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800b51c:	b590      	push	{r4, r7, lr}
 800b51e:	b083      	sub	sp, #12
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	689c      	ldr	r4, [r3, #8]
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	2300      	movs	r3, #0
 800b52c:	2200      	movs	r2, #0
 800b52e:	2109      	movs	r1, #9
 800b530:	47a0      	blx	r4
}
 800b532:	46c0      	nop			; (mov r8, r8)
 800b534:	46bd      	mov	sp, r7
 800b536:	b003      	add	sp, #12
 800b538:	bd90      	pop	{r4, r7, pc}

0800b53a <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800b53a:	b590      	push	{r4, r7, lr}
 800b53c:	b083      	sub	sp, #12
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	689c      	ldr	r4, [r3, #8]
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	2300      	movs	r3, #0
 800b54a:	2200      	movs	r2, #0
 800b54c:	210a      	movs	r1, #10
 800b54e:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800b550:	46c0      	nop			; (mov r8, r8)
 800b552:	46bd      	mov	sp, r7
 800b554:	b003      	add	sp, #12
 800b556:	bd90      	pop	{r4, r7, pc}

0800b558 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800b558:	b590      	push	{r4, r7, lr}
 800b55a:	b083      	sub	sp, #12
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	000a      	movs	r2, r1
 800b562:	1cfb      	adds	r3, r7, #3
 800b564:	701a      	strb	r2, [r3, #0]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	689c      	ldr	r4, [r3, #8]
 800b56a:	1cfb      	adds	r3, r7, #3
 800b56c:	781a      	ldrb	r2, [r3, #0]
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	2300      	movs	r3, #0
 800b572:	210b      	movs	r1, #11
 800b574:	47a0      	blx	r4
}
 800b576:	46c0      	nop			; (mov r8, r8)
 800b578:	46bd      	mov	sp, r7
 800b57a:	b003      	add	sp, #12
 800b57c:	bd90      	pop	{r4, r7, pc}

0800b57e <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800b57e:	b590      	push	{r4, r7, lr}
 800b580:	b083      	sub	sp, #12
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	689c      	ldr	r4, [r3, #8]
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	2300      	movs	r3, #0
 800b58e:	2200      	movs	r2, #0
 800b590:	2110      	movs	r1, #16
 800b592:	47a0      	blx	r4
}
 800b594:	46c0      	nop			; (mov r8, r8)
 800b596:	46bd      	mov	sp, r7
 800b598:	b003      	add	sp, #12
 800b59a:	bd90      	pop	{r4, r7, pc}

0800b59c <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800b59c:	b590      	push	{r4, r7, lr}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	0008      	movs	r0, r1
 800b5a6:	0011      	movs	r1, r2
 800b5a8:	1cfb      	adds	r3, r7, #3
 800b5aa:	1c02      	adds	r2, r0, #0
 800b5ac:	701a      	strb	r2, [r3, #0]
 800b5ae:	1cbb      	adds	r3, r7, #2
 800b5b0:	1c0a      	adds	r2, r1, #0
 800b5b2:	701a      	strb	r2, [r3, #0]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	695c      	ldr	r4, [r3, #20]
 800b5b8:	1cbb      	adds	r3, r7, #2
 800b5ba:	781a      	ldrb	r2, [r3, #0]
 800b5bc:	1cfb      	adds	r3, r7, #3
 800b5be:	7819      	ldrb	r1, [r3, #0]
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	47a0      	blx	r4
}
 800b5c6:	46c0      	nop			; (mov r8, r8)
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	b003      	add	sp, #12
 800b5cc:	bd90      	pop	{r4, r7, pc}

0800b5ce <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800b5ce:	b580      	push	{r7, lr}
 800b5d0:	b084      	sub	sp, #16
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	60f8      	str	r0, [r7, #12]
 800b5d6:	0008      	movs	r0, r1
 800b5d8:	0011      	movs	r1, r2
 800b5da:	607b      	str	r3, [r7, #4]
 800b5dc:	230b      	movs	r3, #11
 800b5de:	18fb      	adds	r3, r7, r3
 800b5e0:	1c02      	adds	r2, r0, #0
 800b5e2:	701a      	strb	r2, [r3, #0]
 800b5e4:	230a      	movs	r3, #10
 800b5e6:	18fb      	adds	r3, r7, r3
 800b5e8:	1c0a      	adds	r2, r1, #0
 800b5ea:	701a      	strb	r2, [r3, #0]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800b5ec:	2300      	movs	r3, #0
}
 800b5ee:	0018      	movs	r0, r3
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	b004      	add	sp, #16
 800b5f4:	bd80      	pop	{r7, pc}
	...

0800b5f8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b082      	sub	sp, #8
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2200      	movs	r2, #0
 800b604:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	4a10      	ldr	r2, [pc, #64]	; (800b64c <u8x8_SetupDefaults+0x54>)
 800b60a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	4a0f      	ldr	r2, [pc, #60]	; (800b64c <u8x8_SetupDefaults+0x54>)
 800b610:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	4a0d      	ldr	r2, [pc, #52]	; (800b64c <u8x8_SetupDefaults+0x54>)
 800b616:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	4a0c      	ldr	r2, [pc, #48]	; (800b64c <u8x8_SetupDefaults+0x54>)
 800b61c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2223      	movs	r2, #35	; 0x23
 800b622:	2100      	movs	r1, #0
 800b624:	5499      	strb	r1, [r3, r2]
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2226      	movs	r2, #38	; 0x26
 800b62a:	2100      	movs	r1, #0
 800b62c:	5499      	strb	r1, [r3, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2224      	movs	r2, #36	; 0x24
 800b638:	21ff      	movs	r1, #255	; 0xff
 800b63a:	5499      	strb	r1, [r3, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2228      	movs	r2, #40	; 0x28
 800b640:	21ff      	movs	r1, #255	; 0xff
 800b642:	5499      	strb	r1, [r3, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 800b644:	46c0      	nop			; (mov r8, r8)
 800b646:	46bd      	mov	sp, r7
 800b648:	b002      	add	sp, #8
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	0800b5cf 	.word	0x0800b5cf

0800b650 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	60b9      	str	r1, [r7, #8]
 800b65a:	607a      	str	r2, [r7, #4]
 800b65c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	0018      	movs	r0, r3
 800b662:	f7ff ffc9 	bl	800b5f8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	68ba      	ldr	r2, [r7, #8]
 800b66a:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	683a      	ldr	r2, [r7, #0]
 800b676:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	69ba      	ldr	r2, [r7, #24]
 800b67c:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	0018      	movs	r0, r3
 800b682:	f7ff ff4b 	bl	800b51c <u8x8_SetupMemory>
}
 800b686:	46c0      	nop			; (mov r8, r8)
 800b688:	46bd      	mov	sp, r7
 800b68a:	b004      	add	sp, #16
 800b68c:	bd80      	pop	{r7, pc}
	...

0800b690 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b696:	f3ef 8305 	mrs	r3, IPSR
 800b69a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b69c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d109      	bne.n	800b6b6 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6a2:	f3ef 8310 	mrs	r3, PRIMASK
 800b6a6:	607b      	str	r3, [r7, #4]
  return(result);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d007      	beq.n	800b6be <osKernelInitialize+0x2e>
 800b6ae:	4b0d      	ldr	r3, [pc, #52]	; (800b6e4 <osKernelInitialize+0x54>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d103      	bne.n	800b6be <osKernelInitialize+0x2e>
    stat = osErrorISR;
 800b6b6:	2306      	movs	r3, #6
 800b6b8:	425b      	negs	r3, r3
 800b6ba:	60fb      	str	r3, [r7, #12]
 800b6bc:	e00c      	b.n	800b6d8 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b6be:	4b09      	ldr	r3, [pc, #36]	; (800b6e4 <osKernelInitialize+0x54>)
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d105      	bne.n	800b6d2 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800b6c6:	4b07      	ldr	r3, [pc, #28]	; (800b6e4 <osKernelInitialize+0x54>)
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	60fb      	str	r3, [r7, #12]
 800b6d0:	e002      	b.n	800b6d8 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	425b      	negs	r3, r3
 800b6d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
}
 800b6da:	0018      	movs	r0, r3
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	b004      	add	sp, #16
 800b6e0:	bd80      	pop	{r7, pc}
 800b6e2:	46c0      	nop			; (mov r8, r8)
 800b6e4:	20000690 	.word	0x20000690

0800b6e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b084      	sub	sp, #16
 800b6ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6ee:	f3ef 8305 	mrs	r3, IPSR
 800b6f2:	60bb      	str	r3, [r7, #8]
  return(result);
 800b6f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d109      	bne.n	800b70e <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6fa:	f3ef 8310 	mrs	r3, PRIMASK
 800b6fe:	607b      	str	r3, [r7, #4]
  return(result);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d007      	beq.n	800b716 <osKernelStart+0x2e>
 800b706:	4b0e      	ldr	r3, [pc, #56]	; (800b740 <osKernelStart+0x58>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b02      	cmp	r3, #2
 800b70c:	d103      	bne.n	800b716 <osKernelStart+0x2e>
    stat = osErrorISR;
 800b70e:	2306      	movs	r3, #6
 800b710:	425b      	negs	r3, r3
 800b712:	60fb      	str	r3, [r7, #12]
 800b714:	e00e      	b.n	800b734 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b716:	4b0a      	ldr	r3, [pc, #40]	; (800b740 <osKernelStart+0x58>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d107      	bne.n	800b72e <osKernelStart+0x46>
      KernelState = osKernelRunning;
 800b71e:	4b08      	ldr	r3, [pc, #32]	; (800b740 <osKernelStart+0x58>)
 800b720:	2202      	movs	r2, #2
 800b722:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800b724:	f001 fe4e 	bl	800d3c4 <vTaskStartScheduler>
      stat = osOK;
 800b728:	2300      	movs	r3, #0
 800b72a:	60fb      	str	r3, [r7, #12]
 800b72c:	e002      	b.n	800b734 <osKernelStart+0x4c>
    } else {
      stat = osError;
 800b72e:	2301      	movs	r3, #1
 800b730:	425b      	negs	r3, r3
 800b732:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b734:	68fb      	ldr	r3, [r7, #12]
}
 800b736:	0018      	movs	r0, r3
 800b738:	46bd      	mov	sp, r7
 800b73a:	b004      	add	sp, #16
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	46c0      	nop			; (mov r8, r8)
 800b740:	20000690 	.word	0x20000690

0800b744 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b744:	b5b0      	push	{r4, r5, r7, lr}
 800b746:	b090      	sub	sp, #64	; 0x40
 800b748:	af04      	add	r7, sp, #16
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b750:	2300      	movs	r3, #0
 800b752:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b754:	f3ef 8305 	mrs	r3, IPSR
 800b758:	61fb      	str	r3, [r7, #28]
  return(result);
 800b75a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d000      	beq.n	800b762 <osThreadNew+0x1e>
 800b760:	e090      	b.n	800b884 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b762:	f3ef 8310 	mrs	r3, PRIMASK
 800b766:	61bb      	str	r3, [r7, #24]
  return(result);
 800b768:	69bb      	ldr	r3, [r7, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d004      	beq.n	800b778 <osThreadNew+0x34>
 800b76e:	4b48      	ldr	r3, [pc, #288]	; (800b890 <osThreadNew+0x14c>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	2b02      	cmp	r3, #2
 800b774:	d100      	bne.n	800b778 <osThreadNew+0x34>
 800b776:	e085      	b.n	800b884 <osThreadNew+0x140>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d100      	bne.n	800b780 <osThreadNew+0x3c>
 800b77e:	e081      	b.n	800b884 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 800b780:	2340      	movs	r3, #64	; 0x40
 800b782:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b784:	2318      	movs	r3, #24
 800b786:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 800b788:	2117      	movs	r1, #23
 800b78a:	187b      	adds	r3, r7, r1
 800b78c:	2200      	movs	r2, #0
 800b78e:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 800b790:	187b      	adds	r3, r7, r1
 800b792:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 800b794:	2301      	movs	r3, #1
 800b796:	425b      	negs	r3, r3
 800b798:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d044      	beq.n	800b82a <osThreadNew+0xe6>
      if (attr->name != NULL) {
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <osThreadNew+0x6a>
        name = attr->name;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d002      	beq.n	800b7bc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	699b      	ldr	r3, [r3, #24]
 800b7ba:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d007      	beq.n	800b7d2 <osThreadNew+0x8e>
 800b7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7c4:	2b38      	cmp	r3, #56	; 0x38
 800b7c6:	d804      	bhi.n	800b7d2 <osThreadNew+0x8e>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	d001      	beq.n	800b7d6 <osThreadNew+0x92>
        return (NULL);
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	e057      	b.n	800b886 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	695b      	ldr	r3, [r3, #20]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	695b      	ldr	r3, [r3, #20]
 800b7e2:	089b      	lsrs	r3, r3, #2
 800b7e4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d00e      	beq.n	800b80c <osThreadNew+0xc8>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	2bbb      	cmp	r3, #187	; 0xbb
 800b7f4:	d90a      	bls.n	800b80c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d006      	beq.n	800b80c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	695b      	ldr	r3, [r3, #20]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d002      	beq.n	800b80c <osThreadNew+0xc8>
        mem = 1;
 800b806:	2301      	movs	r3, #1
 800b808:	623b      	str	r3, [r7, #32]
 800b80a:	e010      	b.n	800b82e <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d10c      	bne.n	800b82e <osThreadNew+0xea>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	68db      	ldr	r3, [r3, #12]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d108      	bne.n	800b82e <osThreadNew+0xea>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d104      	bne.n	800b82e <osThreadNew+0xea>
          mem = 0;
 800b824:	2300      	movs	r3, #0
 800b826:	623b      	str	r3, [r7, #32]
 800b828:	e001      	b.n	800b82e <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 800b82a:	2300      	movs	r3, #0
 800b82c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b82e:	6a3b      	ldr	r3, [r7, #32]
 800b830:	2b01      	cmp	r3, #1
 800b832:	d112      	bne.n	800b85a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b83c:	68bd      	ldr	r5, [r7, #8]
 800b83e:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800b840:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	9302      	str	r3, [sp, #8]
 800b846:	9201      	str	r2, [sp, #4]
 800b848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b84a:	9300      	str	r3, [sp, #0]
 800b84c:	002b      	movs	r3, r5
 800b84e:	0022      	movs	r2, r4
 800b850:	f001 fb1f 	bl	800ce92 <xTaskCreateStatic>
 800b854:	0003      	movs	r3, r0
 800b856:	613b      	str	r3, [r7, #16]
 800b858:	e014      	b.n	800b884 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 800b85a:	6a3b      	ldr	r3, [r7, #32]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d111      	bne.n	800b884 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	b29a      	uxth	r2, r3
 800b864:	68bc      	ldr	r4, [r7, #8]
 800b866:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b868:	68f8      	ldr	r0, [r7, #12]
 800b86a:	2310      	movs	r3, #16
 800b86c:	18fb      	adds	r3, r7, r3
 800b86e:	9301      	str	r3, [sp, #4]
 800b870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	0023      	movs	r3, r4
 800b876:	f001 fb4f 	bl	800cf18 <xTaskCreate>
 800b87a:	0003      	movs	r3, r0
 800b87c:	2b01      	cmp	r3, #1
 800b87e:	d001      	beq.n	800b884 <osThreadNew+0x140>
          hTask = NULL;
 800b880:	2300      	movs	r3, #0
 800b882:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b884:	693b      	ldr	r3, [r7, #16]
}
 800b886:	0018      	movs	r0, r3
 800b888:	46bd      	mov	sp, r7
 800b88a:	b00c      	add	sp, #48	; 0x30
 800b88c:	bdb0      	pop	{r4, r5, r7, pc}
 800b88e:	46c0      	nop			; (mov r8, r8)
 800b890:	20000690 	.word	0x20000690

0800b894 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800b894:	b580      	push	{r7, lr}
 800b896:	b086      	sub	sp, #24
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8a0:	f3ef 8305 	mrs	r3, IPSR
 800b8a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b8a6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d109      	bne.n	800b8c0 <osThreadSuspend+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b8ac:	f3ef 8310 	mrs	r3, PRIMASK
 800b8b0:	60bb      	str	r3, [r7, #8]
  return(result);
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d007      	beq.n	800b8c8 <osThreadSuspend+0x34>
 800b8b8:	4b0c      	ldr	r3, [pc, #48]	; (800b8ec <osThreadSuspend+0x58>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	2b02      	cmp	r3, #2
 800b8be:	d103      	bne.n	800b8c8 <osThreadSuspend+0x34>
    stat = osErrorISR;
 800b8c0:	2306      	movs	r3, #6
 800b8c2:	425b      	negs	r3, r3
 800b8c4:	617b      	str	r3, [r7, #20]
 800b8c6:	e00c      	b.n	800b8e2 <osThreadSuspend+0x4e>
  }
  else if (hTask == NULL) {
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d103      	bne.n	800b8d6 <osThreadSuspend+0x42>
    stat = osErrorParameter;
 800b8ce:	2304      	movs	r3, #4
 800b8d0:	425b      	negs	r3, r3
 800b8d2:	617b      	str	r3, [r7, #20]
 800b8d4:	e005      	b.n	800b8e2 <osThreadSuspend+0x4e>
  }
  else {
    stat = osOK;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	0018      	movs	r0, r3
 800b8de:	f001 fc8d 	bl	800d1fc <vTaskSuspend>
  }

  return (stat);
 800b8e2:	697b      	ldr	r3, [r7, #20]
}
 800b8e4:	0018      	movs	r0, r3
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	b006      	add	sp, #24
 800b8ea:	bd80      	pop	{r7, pc}
 800b8ec:	20000690 	.word	0x20000690

0800b8f0 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8fc:	f3ef 8305 	mrs	r3, IPSR
 800b900:	60fb      	str	r3, [r7, #12]
  return(result);
 800b902:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b904:	2b00      	cmp	r3, #0
 800b906:	d109      	bne.n	800b91c <osThreadResume+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b908:	f3ef 8310 	mrs	r3, PRIMASK
 800b90c:	60bb      	str	r3, [r7, #8]
  return(result);
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d007      	beq.n	800b924 <osThreadResume+0x34>
 800b914:	4b0c      	ldr	r3, [pc, #48]	; (800b948 <osThreadResume+0x58>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b02      	cmp	r3, #2
 800b91a:	d103      	bne.n	800b924 <osThreadResume+0x34>
    stat = osErrorISR;
 800b91c:	2306      	movs	r3, #6
 800b91e:	425b      	negs	r3, r3
 800b920:	617b      	str	r3, [r7, #20]
 800b922:	e00c      	b.n	800b93e <osThreadResume+0x4e>
  }
  else if (hTask == NULL) {
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d103      	bne.n	800b932 <osThreadResume+0x42>
    stat = osErrorParameter;
 800b92a:	2304      	movs	r3, #4
 800b92c:	425b      	negs	r3, r3
 800b92e:	617b      	str	r3, [r7, #20]
 800b930:	e005      	b.n	800b93e <osThreadResume+0x4e>
  }
  else {
    stat = osOK;
 800b932:	2300      	movs	r3, #0
 800b934:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800b936:	693b      	ldr	r3, [r7, #16]
 800b938:	0018      	movs	r0, r3
 800b93a:	f001 fcf5 	bl	800d328 <vTaskResume>
  }

  return (stat);
 800b93e:	697b      	ldr	r3, [r7, #20]
}
 800b940:	0018      	movs	r0, r3
 800b942:	46bd      	mov	sp, r7
 800b944:	b006      	add	sp, #24
 800b946:	bd80      	pop	{r7, pc}
 800b948:	20000690 	.word	0x20000690

0800b94c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b086      	sub	sp, #24
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b954:	f3ef 8305 	mrs	r3, IPSR
 800b958:	613b      	str	r3, [r7, #16]
  return(result);
 800b95a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d109      	bne.n	800b974 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b960:	f3ef 8310 	mrs	r3, PRIMASK
 800b964:	60fb      	str	r3, [r7, #12]
  return(result);
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d007      	beq.n	800b97c <osDelay+0x30>
 800b96c:	4b0a      	ldr	r3, [pc, #40]	; (800b998 <osDelay+0x4c>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2b02      	cmp	r3, #2
 800b972:	d103      	bne.n	800b97c <osDelay+0x30>
    stat = osErrorISR;
 800b974:	2306      	movs	r3, #6
 800b976:	425b      	negs	r3, r3
 800b978:	617b      	str	r3, [r7, #20]
 800b97a:	e008      	b.n	800b98e <osDelay+0x42>
  }
  else {
    stat = osOK;
 800b97c:	2300      	movs	r3, #0
 800b97e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d003      	beq.n	800b98e <osDelay+0x42>
      vTaskDelay(ticks);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	0018      	movs	r0, r3
 800b98a:	f001 fc11 	bl	800d1b0 <vTaskDelay>
    }
  }

  return (stat);
 800b98e:	697b      	ldr	r3, [r7, #20]
}
 800b990:	0018      	movs	r0, r3
 800b992:	46bd      	mov	sp, r7
 800b994:	b006      	add	sp, #24
 800b996:	bd80      	pop	{r7, pc}
 800b998:	20000690 	.word	0x20000690

0800b99c <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b08c      	sub	sp, #48	; 0x30
 800b9a0:	af02      	add	r7, sp, #8
 800b9a2:	60f8      	str	r0, [r7, #12]
 800b9a4:	60b9      	str	r1, [r7, #8]
 800b9a6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b9ac:	f3ef 8305 	mrs	r3, IPSR
 800b9b0:	61bb      	str	r3, [r7, #24]
  return(result);
 800b9b2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d000      	beq.n	800b9ba <osSemaphoreNew+0x1e>
 800b9b8:	e08a      	b.n	800bad0 <osSemaphoreNew+0x134>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9ba:	f3ef 8310 	mrs	r3, PRIMASK
 800b9be:	617b      	str	r3, [r7, #20]
  return(result);
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d004      	beq.n	800b9d0 <osSemaphoreNew+0x34>
 800b9c6:	4b45      	ldr	r3, [pc, #276]	; (800badc <osSemaphoreNew+0x140>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	2b02      	cmp	r3, #2
 800b9cc:	d100      	bne.n	800b9d0 <osSemaphoreNew+0x34>
 800b9ce:	e07f      	b.n	800bad0 <osSemaphoreNew+0x134>
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d100      	bne.n	800b9d8 <osSemaphoreNew+0x3c>
 800b9d6:	e07b      	b.n	800bad0 <osSemaphoreNew+0x134>
 800b9d8:	68ba      	ldr	r2, [r7, #8]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d900      	bls.n	800b9e2 <osSemaphoreNew+0x46>
 800b9e0:	e076      	b.n	800bad0 <osSemaphoreNew+0x134>
    mem = -1;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	425b      	negs	r3, r3
 800b9e6:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d015      	beq.n	800ba1a <osSemaphoreNew+0x7e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	689b      	ldr	r3, [r3, #8]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d006      	beq.n	800ba04 <osSemaphoreNew+0x68>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	2b4f      	cmp	r3, #79	; 0x4f
 800b9fc:	d902      	bls.n	800ba04 <osSemaphoreNew+0x68>
        mem = 1;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	623b      	str	r3, [r7, #32]
 800ba02:	e00c      	b.n	800ba1e <osSemaphoreNew+0x82>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	689b      	ldr	r3, [r3, #8]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d108      	bne.n	800ba1e <osSemaphoreNew+0x82>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	68db      	ldr	r3, [r3, #12]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d104      	bne.n	800ba1e <osSemaphoreNew+0x82>
          mem = 0;
 800ba14:	2300      	movs	r3, #0
 800ba16:	623b      	str	r3, [r7, #32]
 800ba18:	e001      	b.n	800ba1e <osSemaphoreNew+0x82>
        }
      }
    }
    else {
      mem = 0;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800ba1e:	6a3b      	ldr	r3, [r7, #32]
 800ba20:	3301      	adds	r3, #1
 800ba22:	d055      	beq.n	800bad0 <osSemaphoreNew+0x134>
      if (max_count == 1U) {
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d12b      	bne.n	800ba82 <osSemaphoreNew+0xe6>
        if (mem == 1) {
 800ba2a:	6a3b      	ldr	r3, [r7, #32]
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d10b      	bne.n	800ba48 <osSemaphoreNew+0xac>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	2203      	movs	r2, #3
 800ba36:	9200      	str	r2, [sp, #0]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	2001      	movs	r0, #1
 800ba3e:	f000 fbb0 	bl	800c1a2 <xQueueGenericCreateStatic>
 800ba42:	0003      	movs	r3, r0
 800ba44:	627b      	str	r3, [r7, #36]	; 0x24
 800ba46:	e006      	b.n	800ba56 <osSemaphoreNew+0xba>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800ba48:	2203      	movs	r2, #3
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	2001      	movs	r0, #1
 800ba4e:	f000 fbf3 	bl	800c238 <xQueueGenericCreate>
 800ba52:	0003      	movs	r3, r0
 800ba54:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ba56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d027      	beq.n	800baac <osSemaphoreNew+0x110>
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d024      	beq.n	800baac <osSemaphoreNew+0x110>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ba62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba64:	2300      	movs	r3, #0
 800ba66:	2200      	movs	r2, #0
 800ba68:	2100      	movs	r1, #0
 800ba6a:	f000 fc8b 	bl	800c384 <xQueueGenericSend>
 800ba6e:	0003      	movs	r3, r0
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d01b      	beq.n	800baac <osSemaphoreNew+0x110>
            vSemaphoreDelete (hSemaphore);
 800ba74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba76:	0018      	movs	r0, r3
 800ba78:	f001 f836 	bl	800cae8 <vQueueDelete>
            hSemaphore = NULL;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	627b      	str	r3, [r7, #36]	; 0x24
 800ba80:	e014      	b.n	800baac <osSemaphoreNew+0x110>
          }
        }
      }
      else {
        if (mem == 1) {
 800ba82:	6a3b      	ldr	r3, [r7, #32]
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	d109      	bne.n	800ba9c <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	689a      	ldr	r2, [r3, #8]
 800ba8c:	68b9      	ldr	r1, [r7, #8]
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	0018      	movs	r0, r3
 800ba92:	f000 fc2e 	bl	800c2f2 <xQueueCreateCountingSemaphoreStatic>
 800ba96:	0003      	movs	r3, r0
 800ba98:	627b      	str	r3, [r7, #36]	; 0x24
 800ba9a:	e007      	b.n	800baac <osSemaphoreNew+0x110>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ba9c:	68ba      	ldr	r2, [r7, #8]
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	0011      	movs	r1, r2
 800baa2:	0018      	movs	r0, r3
 800baa4:	f000 fc4b 	bl	800c33e <xQueueCreateCountingSemaphore>
 800baa8:	0003      	movs	r3, r0
 800baaa:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800baac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d00e      	beq.n	800bad0 <osSemaphoreNew+0x134>
        if (attr != NULL) {
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d003      	beq.n	800bac0 <osSemaphoreNew+0x124>
          name = attr->name;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	61fb      	str	r3, [r7, #28]
 800babe:	e001      	b.n	800bac4 <osSemaphoreNew+0x128>
        } else {
          name = NULL;
 800bac0:	2300      	movs	r3, #0
 800bac2:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800bac4:	69fa      	ldr	r2, [r7, #28]
 800bac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac8:	0011      	movs	r1, r2
 800baca:	0018      	movs	r0, r3
 800bacc:	f001 f95c 	bl	800cd88 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800bad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bad2:	0018      	movs	r0, r3
 800bad4:	46bd      	mov	sp, r7
 800bad6:	b00a      	add	sp, #40	; 0x28
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	46c0      	nop			; (mov r8, r8)
 800badc:	20000690 	.word	0x20000690

0800bae0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b088      	sub	sp, #32
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800baee:	2300      	movs	r3, #0
 800baf0:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d103      	bne.n	800bb00 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800baf8:	2304      	movs	r3, #4
 800bafa:	425b      	negs	r3, r3
 800bafc:	61fb      	str	r3, [r7, #28]
 800bafe:	e043      	b.n	800bb88 <osSemaphoreAcquire+0xa8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb00:	f3ef 8305 	mrs	r3, IPSR
 800bb04:	617b      	str	r3, [r7, #20]
  return(result);
 800bb06:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d109      	bne.n	800bb20 <osSemaphoreAcquire+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bb0c:	f3ef 8310 	mrs	r3, PRIMASK
 800bb10:	613b      	str	r3, [r7, #16]
  return(result);
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d022      	beq.n	800bb5e <osSemaphoreAcquire+0x7e>
 800bb18:	4b1e      	ldr	r3, [pc, #120]	; (800bb94 <osSemaphoreAcquire+0xb4>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b02      	cmp	r3, #2
 800bb1e:	d11e      	bne.n	800bb5e <osSemaphoreAcquire+0x7e>
    if (timeout != 0U) {
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d003      	beq.n	800bb2e <osSemaphoreAcquire+0x4e>
      stat = osErrorParameter;
 800bb26:	2304      	movs	r3, #4
 800bb28:	425b      	negs	r3, r3
 800bb2a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800bb2c:	e02b      	b.n	800bb86 <osSemaphoreAcquire+0xa6>
    }
    else {
      yield = pdFALSE;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	60fb      	str	r3, [r7, #12]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800bb32:	230c      	movs	r3, #12
 800bb34:	18fa      	adds	r2, r7, r3
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	2100      	movs	r1, #0
 800bb3a:	0018      	movs	r0, r3
 800bb3c:	f000 ff4b 	bl	800c9d6 <xQueueReceiveFromISR>
 800bb40:	0003      	movs	r3, r0
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d003      	beq.n	800bb4e <osSemaphoreAcquire+0x6e>
        stat = osErrorResource;
 800bb46:	2303      	movs	r3, #3
 800bb48:	425b      	negs	r3, r3
 800bb4a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800bb4c:	e01b      	b.n	800bb86 <osSemaphoreAcquire+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d018      	beq.n	800bb86 <osSemaphoreAcquire+0xa6>
 800bb54:	4b10      	ldr	r3, [pc, #64]	; (800bb98 <osSemaphoreAcquire+0xb8>)
 800bb56:	2280      	movs	r2, #128	; 0x80
 800bb58:	0552      	lsls	r2, r2, #21
 800bb5a:	601a      	str	r2, [r3, #0]
    if (timeout != 0U) {
 800bb5c:	e013      	b.n	800bb86 <osSemaphoreAcquire+0xa6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800bb5e:	683a      	ldr	r2, [r7, #0]
 800bb60:	69bb      	ldr	r3, [r7, #24]
 800bb62:	0011      	movs	r1, r2
 800bb64:	0018      	movs	r0, r3
 800bb66:	f000 fe5c 	bl	800c822 <xQueueSemaphoreTake>
 800bb6a:	0003      	movs	r3, r0
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d00b      	beq.n	800bb88 <osSemaphoreAcquire+0xa8>
      if (timeout != 0U) {
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d003      	beq.n	800bb7e <osSemaphoreAcquire+0x9e>
        stat = osErrorTimeout;
 800bb76:	2302      	movs	r3, #2
 800bb78:	425b      	negs	r3, r3
 800bb7a:	61fb      	str	r3, [r7, #28]
 800bb7c:	e004      	b.n	800bb88 <osSemaphoreAcquire+0xa8>
      } else {
        stat = osErrorResource;
 800bb7e:	2303      	movs	r3, #3
 800bb80:	425b      	negs	r3, r3
 800bb82:	61fb      	str	r3, [r7, #28]
 800bb84:	e000      	b.n	800bb88 <osSemaphoreAcquire+0xa8>
    if (timeout != 0U) {
 800bb86:	46c0      	nop			; (mov r8, r8)
      }
    }
  }

  return (stat);
 800bb88:	69fb      	ldr	r3, [r7, #28]
}
 800bb8a:	0018      	movs	r0, r3
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	b008      	add	sp, #32
 800bb90:	bd80      	pop	{r7, pc}
 800bb92:	46c0      	nop			; (mov r8, r8)
 800bb94:	20000690 	.word	0x20000690
 800bb98:	e000ed04 	.word	0xe000ed04

0800bb9c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b088      	sub	sp, #32
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800bbac:	69bb      	ldr	r3, [r7, #24]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d103      	bne.n	800bbba <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800bbb2:	2304      	movs	r3, #4
 800bbb4:	425b      	negs	r3, r3
 800bbb6:	61fb      	str	r3, [r7, #28]
 800bbb8:	e035      	b.n	800bc26 <osSemaphoreRelease+0x8a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbba:	f3ef 8305 	mrs	r3, IPSR
 800bbbe:	617b      	str	r3, [r7, #20]
  return(result);
 800bbc0:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d109      	bne.n	800bbda <osSemaphoreRelease+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bbc6:	f3ef 8310 	mrs	r3, PRIMASK
 800bbca:	613b      	str	r3, [r7, #16]
  return(result);
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d01b      	beq.n	800bc0a <osSemaphoreRelease+0x6e>
 800bbd2:	4b17      	ldr	r3, [pc, #92]	; (800bc30 <osSemaphoreRelease+0x94>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2b02      	cmp	r3, #2
 800bbd8:	d117      	bne.n	800bc0a <osSemaphoreRelease+0x6e>
    yield = pdFALSE;
 800bbda:	2300      	movs	r3, #0
 800bbdc:	60fb      	str	r3, [r7, #12]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bbde:	230c      	movs	r3, #12
 800bbe0:	18fa      	adds	r2, r7, r3
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	0011      	movs	r1, r2
 800bbe6:	0018      	movs	r0, r3
 800bbe8:	f000 fd01 	bl	800c5ee <xQueueGiveFromISR>
 800bbec:	0003      	movs	r3, r0
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d003      	beq.n	800bbfa <osSemaphoreRelease+0x5e>
      stat = osErrorResource;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	425b      	negs	r3, r3
 800bbf6:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bbf8:	e014      	b.n	800bc24 <osSemaphoreRelease+0x88>
    } else {
      portYIELD_FROM_ISR (yield);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d011      	beq.n	800bc24 <osSemaphoreRelease+0x88>
 800bc00:	4b0c      	ldr	r3, [pc, #48]	; (800bc34 <osSemaphoreRelease+0x98>)
 800bc02:	2280      	movs	r2, #128	; 0x80
 800bc04:	0552      	lsls	r2, r2, #21
 800bc06:	601a      	str	r2, [r3, #0]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bc08:	e00c      	b.n	800bc24 <osSemaphoreRelease+0x88>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bc0a:	69b8      	ldr	r0, [r7, #24]
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	2200      	movs	r2, #0
 800bc10:	2100      	movs	r1, #0
 800bc12:	f000 fbb7 	bl	800c384 <xQueueGenericSend>
 800bc16:	0003      	movs	r3, r0
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d004      	beq.n	800bc26 <osSemaphoreRelease+0x8a>
      stat = osErrorResource;
 800bc1c:	2303      	movs	r3, #3
 800bc1e:	425b      	negs	r3, r3
 800bc20:	61fb      	str	r3, [r7, #28]
 800bc22:	e000      	b.n	800bc26 <osSemaphoreRelease+0x8a>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bc24:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (stat);
 800bc26:	69fb      	ldr	r3, [r7, #28]
}
 800bc28:	0018      	movs	r0, r3
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	b008      	add	sp, #32
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	20000690 	.word	0x20000690
 800bc34:	e000ed04 	.word	0xe000ed04

0800bc38 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800bc38:	b590      	push	{r4, r7, lr}
 800bc3a:	b08d      	sub	sp, #52	; 0x34
 800bc3c:	af02      	add	r7, sp, #8
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	60b9      	str	r1, [r7, #8]
 800bc42:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800bc44:	2300      	movs	r3, #0
 800bc46:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc48:	f3ef 8305 	mrs	r3, IPSR
 800bc4c:	61bb      	str	r3, [r7, #24]
  return(result);
 800bc4e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d000      	beq.n	800bc56 <osMessageQueueNew+0x1e>
 800bc54:	e06f      	b.n	800bd36 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bc56:	f3ef 8310 	mrs	r3, PRIMASK
 800bc5a:	617b      	str	r3, [r7, #20]
  return(result);
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d004      	beq.n	800bc6c <osMessageQueueNew+0x34>
 800bc62:	4b37      	ldr	r3, [pc, #220]	; (800bd40 <osMessageQueueNew+0x108>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2b02      	cmp	r3, #2
 800bc68:	d100      	bne.n	800bc6c <osMessageQueueNew+0x34>
 800bc6a:	e064      	b.n	800bd36 <osMessageQueueNew+0xfe>
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d100      	bne.n	800bc74 <osMessageQueueNew+0x3c>
 800bc72:	e060      	b.n	800bd36 <osMessageQueueNew+0xfe>
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d05d      	beq.n	800bd36 <osMessageQueueNew+0xfe>
    mem = -1;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	425b      	negs	r3, r3
 800bc7e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d028      	beq.n	800bcd8 <osMessageQueueNew+0xa0>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d011      	beq.n	800bcb2 <osMessageQueueNew+0x7a>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	2b4f      	cmp	r3, #79	; 0x4f
 800bc94:	d90d      	bls.n	800bcb2 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d009      	beq.n	800bcb2 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	695a      	ldr	r2, [r3, #20]
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	68b9      	ldr	r1, [r7, #8]
 800bca6:	434b      	muls	r3, r1
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d302      	bcc.n	800bcb2 <osMessageQueueNew+0x7a>
        mem = 1;
 800bcac:	2301      	movs	r3, #1
 800bcae:	623b      	str	r3, [r7, #32]
 800bcb0:	e014      	b.n	800bcdc <osMessageQueueNew+0xa4>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	689b      	ldr	r3, [r3, #8]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d110      	bne.n	800bcdc <osMessageQueueNew+0xa4>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d10c      	bne.n	800bcdc <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d108      	bne.n	800bcdc <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d104      	bne.n	800bcdc <osMessageQueueNew+0xa4>
          mem = 0;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	623b      	str	r3, [r7, #32]
 800bcd6:	e001      	b.n	800bcdc <osMessageQueueNew+0xa4>
        }
      }
    }
    else {
      mem = 0;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800bcdc:	6a3b      	ldr	r3, [r7, #32]
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d10c      	bne.n	800bcfc <osMessageQueueNew+0xc4>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	691a      	ldr	r2, [r3, #16]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	68b9      	ldr	r1, [r7, #8]
 800bcec:	68f8      	ldr	r0, [r7, #12]
 800bcee:	2400      	movs	r4, #0
 800bcf0:	9400      	str	r4, [sp, #0]
 800bcf2:	f000 fa56 	bl	800c1a2 <xQueueGenericCreateStatic>
 800bcf6:	0003      	movs	r3, r0
 800bcf8:	627b      	str	r3, [r7, #36]	; 0x24
 800bcfa:	e00a      	b.n	800bd12 <osMessageQueueNew+0xda>
    }
    else {
      if (mem == 0) {
 800bcfc:	6a3b      	ldr	r3, [r7, #32]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d107      	bne.n	800bd12 <osMessageQueueNew+0xda>
        hQueue = xQueueCreate (msg_count, msg_size);
 800bd02:	68b9      	ldr	r1, [r7, #8]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	2200      	movs	r2, #0
 800bd08:	0018      	movs	r0, r3
 800bd0a:	f000 fa95 	bl	800c238 <xQueueGenericCreate>
 800bd0e:	0003      	movs	r3, r0
 800bd10:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800bd12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d00e      	beq.n	800bd36 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d003      	beq.n	800bd26 <osMessageQueueNew+0xee>
        name = attr->name;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	61fb      	str	r3, [r7, #28]
 800bd24:	e001      	b.n	800bd2a <osMessageQueueNew+0xf2>
      } else {
        name = NULL;
 800bd26:	2300      	movs	r3, #0
 800bd28:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800bd2a:	69fa      	ldr	r2, [r7, #28]
 800bd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd2e:	0011      	movs	r1, r2
 800bd30:	0018      	movs	r0, r3
 800bd32:	f001 f829 	bl	800cd88 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800bd36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bd38:	0018      	movs	r0, r3
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	b00b      	add	sp, #44	; 0x2c
 800bd3e:	bd90      	pop	{r4, r7, pc}
 800bd40:	20000690 	.word	0x20000690

0800bd44 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b08a      	sub	sp, #40	; 0x28
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	60f8      	str	r0, [r7, #12]
 800bd4c:	60b9      	str	r1, [r7, #8]
 800bd4e:	603b      	str	r3, [r7, #0]
 800bd50:	1dfb      	adds	r3, r7, #7
 800bd52:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bd5c:	f3ef 8305 	mrs	r3, IPSR
 800bd60:	61fb      	str	r3, [r7, #28]
  return(result);
 800bd62:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d109      	bne.n	800bd7c <osMessageQueuePut+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd68:	f3ef 8310 	mrs	r3, PRIMASK
 800bd6c:	61bb      	str	r3, [r7, #24]
  return(result);
 800bd6e:	69bb      	ldr	r3, [r7, #24]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d028      	beq.n	800bdc6 <osMessageQueuePut+0x82>
 800bd74:	4b26      	ldr	r3, [pc, #152]	; (800be10 <osMessageQueuePut+0xcc>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d124      	bne.n	800bdc6 <osMessageQueuePut+0x82>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd7c:	6a3b      	ldr	r3, [r7, #32]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d005      	beq.n	800bd8e <osMessageQueuePut+0x4a>
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d002      	beq.n	800bd8e <osMessageQueuePut+0x4a>
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d003      	beq.n	800bd96 <osMessageQueuePut+0x52>
      stat = osErrorParameter;
 800bd8e:	2304      	movs	r3, #4
 800bd90:	425b      	negs	r3, r3
 800bd92:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bd94:	e035      	b.n	800be02 <osMessageQueuePut+0xbe>
    }
    else {
      yield = pdFALSE;
 800bd96:	2300      	movs	r3, #0
 800bd98:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800bd9a:	2314      	movs	r3, #20
 800bd9c:	18fa      	adds	r2, r7, r3
 800bd9e:	68b9      	ldr	r1, [r7, #8]
 800bda0:	6a38      	ldr	r0, [r7, #32]
 800bda2:	2300      	movs	r3, #0
 800bda4:	f000 fbb2 	bl	800c50c <xQueueGenericSendFromISR>
 800bda8:	0003      	movs	r3, r0
 800bdaa:	2b01      	cmp	r3, #1
 800bdac:	d003      	beq.n	800bdb6 <osMessageQueuePut+0x72>
        stat = osErrorResource;
 800bdae:	2303      	movs	r3, #3
 800bdb0:	425b      	negs	r3, r3
 800bdb2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bdb4:	e025      	b.n	800be02 <osMessageQueuePut+0xbe>
      } else {
        portYIELD_FROM_ISR (yield);
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d022      	beq.n	800be02 <osMessageQueuePut+0xbe>
 800bdbc:	4b15      	ldr	r3, [pc, #84]	; (800be14 <osMessageQueuePut+0xd0>)
 800bdbe:	2280      	movs	r2, #128	; 0x80
 800bdc0:	0552      	lsls	r2, r2, #21
 800bdc2:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bdc4:	e01d      	b.n	800be02 <osMessageQueuePut+0xbe>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800bdc6:	6a3b      	ldr	r3, [r7, #32]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d002      	beq.n	800bdd2 <osMessageQueuePut+0x8e>
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d103      	bne.n	800bdda <osMessageQueuePut+0x96>
      stat = osErrorParameter;
 800bdd2:	2304      	movs	r3, #4
 800bdd4:	425b      	negs	r3, r3
 800bdd6:	627b      	str	r3, [r7, #36]	; 0x24
 800bdd8:	e014      	b.n	800be04 <osMessageQueuePut+0xc0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bdda:	683a      	ldr	r2, [r7, #0]
 800bddc:	68b9      	ldr	r1, [r7, #8]
 800bdde:	6a38      	ldr	r0, [r7, #32]
 800bde0:	2300      	movs	r3, #0
 800bde2:	f000 facf 	bl	800c384 <xQueueGenericSend>
 800bde6:	0003      	movs	r3, r0
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d00b      	beq.n	800be04 <osMessageQueuePut+0xc0>
        if (timeout != 0U) {
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d003      	beq.n	800bdfa <osMessageQueuePut+0xb6>
          stat = osErrorTimeout;
 800bdf2:	2302      	movs	r3, #2
 800bdf4:	425b      	negs	r3, r3
 800bdf6:	627b      	str	r3, [r7, #36]	; 0x24
 800bdf8:	e004      	b.n	800be04 <osMessageQueuePut+0xc0>
        } else {
          stat = osErrorResource;
 800bdfa:	2303      	movs	r3, #3
 800bdfc:	425b      	negs	r3, r3
 800bdfe:	627b      	str	r3, [r7, #36]	; 0x24
 800be00:	e000      	b.n	800be04 <osMessageQueuePut+0xc0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 800be04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be06:	0018      	movs	r0, r3
 800be08:	46bd      	mov	sp, r7
 800be0a:	b00a      	add	sp, #40	; 0x28
 800be0c:	bd80      	pop	{r7, pc}
 800be0e:	46c0      	nop			; (mov r8, r8)
 800be10:	20000690 	.word	0x20000690
 800be14:	e000ed04 	.word	0xe000ed04

0800be18 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800be18:	b580      	push	{r7, lr}
 800be1a:	b08a      	sub	sp, #40	; 0x28
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	60f8      	str	r0, [r7, #12]
 800be20:	60b9      	str	r1, [r7, #8]
 800be22:	607a      	str	r2, [r7, #4]
 800be24:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800be2a:	2300      	movs	r3, #0
 800be2c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be2e:	f3ef 8305 	mrs	r3, IPSR
 800be32:	61fb      	str	r3, [r7, #28]
  return(result);
 800be34:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800be36:	2b00      	cmp	r3, #0
 800be38:	d109      	bne.n	800be4e <osMessageQueueGet+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800be3a:	f3ef 8310 	mrs	r3, PRIMASK
 800be3e:	61bb      	str	r3, [r7, #24]
  return(result);
 800be40:	69bb      	ldr	r3, [r7, #24]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d028      	beq.n	800be98 <osMessageQueueGet+0x80>
 800be46:	4b26      	ldr	r3, [pc, #152]	; (800bee0 <osMessageQueueGet+0xc8>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	2b02      	cmp	r3, #2
 800be4c:	d124      	bne.n	800be98 <osMessageQueueGet+0x80>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be4e:	6a3b      	ldr	r3, [r7, #32]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d005      	beq.n	800be60 <osMessageQueueGet+0x48>
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d002      	beq.n	800be60 <osMessageQueueGet+0x48>
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d003      	beq.n	800be68 <osMessageQueueGet+0x50>
      stat = osErrorParameter;
 800be60:	2304      	movs	r3, #4
 800be62:	425b      	negs	r3, r3
 800be64:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be66:	e035      	b.n	800bed4 <osMessageQueueGet+0xbc>
    }
    else {
      yield = pdFALSE;
 800be68:	2300      	movs	r3, #0
 800be6a:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800be6c:	2314      	movs	r3, #20
 800be6e:	18fa      	adds	r2, r7, r3
 800be70:	68b9      	ldr	r1, [r7, #8]
 800be72:	6a3b      	ldr	r3, [r7, #32]
 800be74:	0018      	movs	r0, r3
 800be76:	f000 fdae 	bl	800c9d6 <xQueueReceiveFromISR>
 800be7a:	0003      	movs	r3, r0
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d003      	beq.n	800be88 <osMessageQueueGet+0x70>
        stat = osErrorResource;
 800be80:	2303      	movs	r3, #3
 800be82:	425b      	negs	r3, r3
 800be84:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be86:	e025      	b.n	800bed4 <osMessageQueueGet+0xbc>
      } else {
        portYIELD_FROM_ISR (yield);
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d022      	beq.n	800bed4 <osMessageQueueGet+0xbc>
 800be8e:	4b15      	ldr	r3, [pc, #84]	; (800bee4 <osMessageQueueGet+0xcc>)
 800be90:	2280      	movs	r2, #128	; 0x80
 800be92:	0552      	lsls	r2, r2, #21
 800be94:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be96:	e01d      	b.n	800bed4 <osMessageQueueGet+0xbc>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800be98:	6a3b      	ldr	r3, [r7, #32]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d002      	beq.n	800bea4 <osMessageQueueGet+0x8c>
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d103      	bne.n	800beac <osMessageQueueGet+0x94>
      stat = osErrorParameter;
 800bea4:	2304      	movs	r3, #4
 800bea6:	425b      	negs	r3, r3
 800bea8:	627b      	str	r3, [r7, #36]	; 0x24
 800beaa:	e014      	b.n	800bed6 <osMessageQueueGet+0xbe>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800beac:	683a      	ldr	r2, [r7, #0]
 800beae:	68b9      	ldr	r1, [r7, #8]
 800beb0:	6a3b      	ldr	r3, [r7, #32]
 800beb2:	0018      	movs	r0, r3
 800beb4:	f000 fc00 	bl	800c6b8 <xQueueReceive>
 800beb8:	0003      	movs	r3, r0
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d00b      	beq.n	800bed6 <osMessageQueueGet+0xbe>
        if (timeout != 0U) {
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d003      	beq.n	800becc <osMessageQueueGet+0xb4>
          stat = osErrorTimeout;
 800bec4:	2302      	movs	r3, #2
 800bec6:	425b      	negs	r3, r3
 800bec8:	627b      	str	r3, [r7, #36]	; 0x24
 800beca:	e004      	b.n	800bed6 <osMessageQueueGet+0xbe>
        } else {
          stat = osErrorResource;
 800becc:	2303      	movs	r3, #3
 800bece:	425b      	negs	r3, r3
 800bed0:	627b      	str	r3, [r7, #36]	; 0x24
 800bed2:	e000      	b.n	800bed6 <osMessageQueueGet+0xbe>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bed4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 800bed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bed8:	0018      	movs	r0, r3
 800beda:	46bd      	mov	sp, r7
 800bedc:	b00a      	add	sp, #40	; 0x28
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	20000690 	.word	0x20000690
 800bee4:	e000ed04 	.word	0xe000ed04

0800bee8 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800bee8:	b580      	push	{r7, lr}
 800beea:	b086      	sub	sp, #24
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d102      	bne.n	800bf00 <osMessageQueueGetCount+0x18>
    count = 0U;
 800befa:	2300      	movs	r3, #0
 800befc:	617b      	str	r3, [r7, #20]
 800befe:	e01c      	b.n	800bf3a <osMessageQueueGetCount+0x52>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf00:	f3ef 8305 	mrs	r3, IPSR
 800bf04:	60fb      	str	r3, [r7, #12]
  return(result);
 800bf06:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d109      	bne.n	800bf20 <osMessageQueueGetCount+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bf0c:	f3ef 8310 	mrs	r3, PRIMASK
 800bf10:	60bb      	str	r3, [r7, #8]
  return(result);
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d00a      	beq.n	800bf2e <osMessageQueueGetCount+0x46>
 800bf18:	4b0a      	ldr	r3, [pc, #40]	; (800bf44 <osMessageQueueGetCount+0x5c>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	2b02      	cmp	r3, #2
 800bf1e:	d106      	bne.n	800bf2e <osMessageQueueGetCount+0x46>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	0018      	movs	r0, r3
 800bf24:	f000 fdcf 	bl	800cac6 <uxQueueMessagesWaitingFromISR>
 800bf28:	0003      	movs	r3, r0
 800bf2a:	617b      	str	r3, [r7, #20]
 800bf2c:	e005      	b.n	800bf3a <osMessageQueueGetCount+0x52>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	0018      	movs	r0, r3
 800bf32:	f000 fdb3 	bl	800ca9c <uxQueueMessagesWaiting>
 800bf36:	0003      	movs	r3, r0
 800bf38:	617b      	str	r3, [r7, #20]
  }

  return ((uint32_t)count);
 800bf3a:	697b      	ldr	r3, [r7, #20]
}
 800bf3c:	0018      	movs	r0, r3
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	b006      	add	sp, #24
 800bf42:	bd80      	pop	{r7, pc}
 800bf44:	20000690 	.word	0x20000690

0800bf48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	60f8      	str	r0, [r7, #12]
 800bf50:	60b9      	str	r1, [r7, #8]
 800bf52:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	4a06      	ldr	r2, [pc, #24]	; (800bf70 <vApplicationGetIdleTaskMemory+0x28>)
 800bf58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	4a05      	ldr	r2, [pc, #20]	; (800bf74 <vApplicationGetIdleTaskMemory+0x2c>)
 800bf5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2240      	movs	r2, #64	; 0x40
 800bf64:	601a      	str	r2, [r3, #0]
}
 800bf66:	46c0      	nop			; (mov r8, r8)
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	b004      	add	sp, #16
 800bf6c:	bd80      	pop	{r7, pc}
 800bf6e:	46c0      	nop			; (mov r8, r8)
 800bf70:	20000694 	.word	0x20000694
 800bf74:	20000750 	.word	0x20000750

0800bf78 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	60f8      	str	r0, [r7, #12]
 800bf80:	60b9      	str	r1, [r7, #8]
 800bf82:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	4a06      	ldr	r2, [pc, #24]	; (800bfa0 <vApplicationGetTimerTaskMemory+0x28>)
 800bf88:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	4a05      	ldr	r2, [pc, #20]	; (800bfa4 <vApplicationGetTimerTaskMemory+0x2c>)
 800bf8e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2280      	movs	r2, #128	; 0x80
 800bf94:	601a      	str	r2, [r3, #0]
}
 800bf96:	46c0      	nop			; (mov r8, r8)
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	b004      	add	sp, #16
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	46c0      	nop			; (mov r8, r8)
 800bfa0:	20000850 	.word	0x20000850
 800bfa4:	2000090c 	.word	0x2000090c

0800bfa8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	3308      	adds	r3, #8
 800bfb4:	001a      	movs	r2, r3
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	4252      	negs	r2, r2
 800bfc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	3308      	adds	r3, #8
 800bfc6:	001a      	movs	r2, r3
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	3308      	adds	r3, #8
 800bfd0:	001a      	movs	r2, r3
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bfdc:	46c0      	nop			; (mov r8, r8)
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	b002      	add	sp, #8
 800bfe2:	bd80      	pop	{r7, pc}

0800bfe4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b082      	sub	sp, #8
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2200      	movs	r2, #0
 800bff0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bff2:	46c0      	nop			; (mov r8, r8)
 800bff4:	46bd      	mov	sp, r7
 800bff6:	b002      	add	sp, #8
 800bff8:	bd80      	pop	{r7, pc}

0800bffa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bffa:	b580      	push	{r7, lr}
 800bffc:	b084      	sub	sp, #16
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
 800c002:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	68fa      	ldr	r2, [r7, #12]
 800c00e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	689a      	ldr	r2, [r3, #8]
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	683a      	ldr	r2, [r7, #0]
 800c024:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	1c5a      	adds	r2, r3, #1
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	601a      	str	r2, [r3, #0]
}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	46bd      	mov	sp, r7
 800c03a:	b004      	add	sp, #16
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b084      	sub	sp, #16
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
 800c046:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	3301      	adds	r3, #1
 800c052:	d103      	bne.n	800c05c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	691b      	ldr	r3, [r3, #16]
 800c058:	60fb      	str	r3, [r7, #12]
 800c05a:	e00c      	b.n	800c076 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	3308      	adds	r3, #8
 800c060:	60fb      	str	r3, [r7, #12]
 800c062:	e002      	b.n	800c06a <vListInsert+0x2c>
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	60fb      	str	r3, [r7, #12]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	685b      	ldr	r3, [r3, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	68ba      	ldr	r2, [r7, #8]
 800c072:	429a      	cmp	r2, r3
 800c074:	d2f6      	bcs.n	800c064 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	685a      	ldr	r2, [r3, #4]
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	685b      	ldr	r3, [r3, #4]
 800c082:	683a      	ldr	r2, [r7, #0]
 800c084:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	683a      	ldr	r2, [r7, #0]
 800c090:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	687a      	ldr	r2, [r7, #4]
 800c096:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	1c5a      	adds	r2, r3, #1
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	601a      	str	r2, [r3, #0]
}
 800c0a2:	46c0      	nop			; (mov r8, r8)
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	b004      	add	sp, #16
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b084      	sub	sp, #16
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	691b      	ldr	r3, [r3, #16]
 800c0b6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	685b      	ldr	r3, [r3, #4]
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	6892      	ldr	r2, [r2, #8]
 800c0c0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	689b      	ldr	r3, [r3, #8]
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	6852      	ldr	r2, [r2, #4]
 800c0ca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d103      	bne.n	800c0de <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	689a      	ldr	r2, [r3, #8]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	1e5a      	subs	r2, r3, #1
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
}
 800c0f2:	0018      	movs	r0, r3
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	b004      	add	sp, #16
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c0fa:	b580      	push	{r7, lr}
 800c0fc:	b084      	sub	sp, #16
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	6078      	str	r0, [r7, #4]
 800c102:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d101      	bne.n	800c112 <xQueueGenericReset+0x18>
 800c10e:	b672      	cpsid	i
 800c110:	e7fe      	b.n	800c110 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800c112:	f002 fa75 	bl	800e600 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681a      	ldr	r2, [r3, #0]
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c122:	434b      	muls	r3, r1
 800c124:	18d2      	adds	r2, r2, r3
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2200      	movs	r2, #0
 800c12e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681a      	ldr	r2, [r3, #0]
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681a      	ldr	r2, [r3, #0]
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c140:	1e59      	subs	r1, r3, #1
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c146:	434b      	muls	r3, r1
 800c148:	18d2      	adds	r2, r2, r3
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2244      	movs	r2, #68	; 0x44
 800c152:	21ff      	movs	r1, #255	; 0xff
 800c154:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2245      	movs	r2, #69	; 0x45
 800c15a:	21ff      	movs	r1, #255	; 0xff
 800c15c:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d10d      	bne.n	800c180 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	691b      	ldr	r3, [r3, #16]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d013      	beq.n	800c194 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	3310      	adds	r3, #16
 800c170:	0018      	movs	r0, r3
 800c172:	f001 fb7d 	bl	800d870 <xTaskRemoveFromEventList>
 800c176:	1e03      	subs	r3, r0, #0
 800c178:	d00c      	beq.n	800c194 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c17a:	f002 fa31 	bl	800e5e0 <vPortYield>
 800c17e:	e009      	b.n	800c194 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	3310      	adds	r3, #16
 800c184:	0018      	movs	r0, r3
 800c186:	f7ff ff0f 	bl	800bfa8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	3324      	adds	r3, #36	; 0x24
 800c18e:	0018      	movs	r0, r3
 800c190:	f7ff ff0a 	bl	800bfa8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c194:	f002 fa46 	bl	800e624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c198:	2301      	movs	r3, #1
}
 800c19a:	0018      	movs	r0, r3
 800c19c:	46bd      	mov	sp, r7
 800c19e:	b004      	add	sp, #16
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c1a2:	b590      	push	{r4, r7, lr}
 800c1a4:	b089      	sub	sp, #36	; 0x24
 800c1a6:	af02      	add	r7, sp, #8
 800c1a8:	60f8      	str	r0, [r7, #12]
 800c1aa:	60b9      	str	r1, [r7, #8]
 800c1ac:	607a      	str	r2, [r7, #4]
 800c1ae:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d101      	bne.n	800c1ba <xQueueGenericCreateStatic+0x18>
 800c1b6:	b672      	cpsid	i
 800c1b8:	e7fe      	b.n	800c1b8 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d101      	bne.n	800c1c4 <xQueueGenericCreateStatic+0x22>
 800c1c0:	b672      	cpsid	i
 800c1c2:	e7fe      	b.n	800c1c2 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d002      	beq.n	800c1d0 <xQueueGenericCreateStatic+0x2e>
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d001      	beq.n	800c1d4 <xQueueGenericCreateStatic+0x32>
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e000      	b.n	800c1d6 <xQueueGenericCreateStatic+0x34>
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d101      	bne.n	800c1de <xQueueGenericCreateStatic+0x3c>
 800c1da:	b672      	cpsid	i
 800c1dc:	e7fe      	b.n	800c1dc <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d102      	bne.n	800c1ea <xQueueGenericCreateStatic+0x48>
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d101      	bne.n	800c1ee <xQueueGenericCreateStatic+0x4c>
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e000      	b.n	800c1f0 <xQueueGenericCreateStatic+0x4e>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d101      	bne.n	800c1f8 <xQueueGenericCreateStatic+0x56>
 800c1f4:	b672      	cpsid	i
 800c1f6:	e7fe      	b.n	800c1f6 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c1f8:	2350      	movs	r3, #80	; 0x50
 800c1fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	2b50      	cmp	r3, #80	; 0x50
 800c200:	d001      	beq.n	800c206 <xQueueGenericCreateStatic+0x64>
 800c202:	b672      	cpsid	i
 800c204:	e7fe      	b.n	800c204 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d00e      	beq.n	800c22e <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	2246      	movs	r2, #70	; 0x46
 800c214:	2101      	movs	r1, #1
 800c216:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c218:	2328      	movs	r3, #40	; 0x28
 800c21a:	18fb      	adds	r3, r7, r3
 800c21c:	781c      	ldrb	r4, [r3, #0]
 800c21e:	687a      	ldr	r2, [r7, #4]
 800c220:	68b9      	ldr	r1, [r7, #8]
 800c222:	68f8      	ldr	r0, [r7, #12]
 800c224:	697b      	ldr	r3, [r7, #20]
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	0023      	movs	r3, r4
 800c22a:	f000 f83b 	bl	800c2a4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c22e:	697b      	ldr	r3, [r7, #20]
	}
 800c230:	0018      	movs	r0, r3
 800c232:	46bd      	mov	sp, r7
 800c234:	b007      	add	sp, #28
 800c236:	bd90      	pop	{r4, r7, pc}

0800c238 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c238:	b590      	push	{r4, r7, lr}
 800c23a:	b08b      	sub	sp, #44	; 0x2c
 800c23c:	af02      	add	r7, sp, #8
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	1dfb      	adds	r3, r7, #7
 800c244:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d101      	bne.n	800c250 <xQueueGenericCreate+0x18>
 800c24c:	b672      	cpsid	i
 800c24e:	e7fe      	b.n	800c24e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d102      	bne.n	800c25c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c256:	2300      	movs	r3, #0
 800c258:	61fb      	str	r3, [r7, #28]
 800c25a:	e003      	b.n	800c264 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	68ba      	ldr	r2, [r7, #8]
 800c260:	4353      	muls	r3, r2
 800c262:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c264:	69fb      	ldr	r3, [r7, #28]
 800c266:	3350      	adds	r3, #80	; 0x50
 800c268:	0018      	movs	r0, r3
 800c26a:	f002 fa61 	bl	800e730 <pvPortMalloc>
 800c26e:	0003      	movs	r3, r0
 800c270:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d010      	beq.n	800c29a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c278:	69bb      	ldr	r3, [r7, #24]
 800c27a:	3350      	adds	r3, #80	; 0x50
 800c27c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	2246      	movs	r2, #70	; 0x46
 800c282:	2100      	movs	r1, #0
 800c284:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c286:	1dfb      	adds	r3, r7, #7
 800c288:	781c      	ldrb	r4, [r3, #0]
 800c28a:	697a      	ldr	r2, [r7, #20]
 800c28c:	68b9      	ldr	r1, [r7, #8]
 800c28e:	68f8      	ldr	r0, [r7, #12]
 800c290:	69bb      	ldr	r3, [r7, #24]
 800c292:	9300      	str	r3, [sp, #0]
 800c294:	0023      	movs	r3, r4
 800c296:	f000 f805 	bl	800c2a4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c29a:	69bb      	ldr	r3, [r7, #24]
	}
 800c29c:	0018      	movs	r0, r3
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	b009      	add	sp, #36	; 0x24
 800c2a2:	bd90      	pop	{r4, r7, pc}

0800c2a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b084      	sub	sp, #16
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
 800c2b0:	001a      	movs	r2, r3
 800c2b2:	1cfb      	adds	r3, r7, #3
 800c2b4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d103      	bne.n	800c2c4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c2bc:	69bb      	ldr	r3, [r7, #24]
 800c2be:	69ba      	ldr	r2, [r7, #24]
 800c2c0:	601a      	str	r2, [r3, #0]
 800c2c2:	e002      	b.n	800c2ca <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c2c4:	69bb      	ldr	r3, [r7, #24]
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c2ca:	69bb      	ldr	r3, [r7, #24]
 800c2cc:	68fa      	ldr	r2, [r7, #12]
 800c2ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c2d0:	69bb      	ldr	r3, [r7, #24]
 800c2d2:	68ba      	ldr	r2, [r7, #8]
 800c2d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	2101      	movs	r1, #1
 800c2da:	0018      	movs	r0, r3
 800c2dc:	f7ff ff0d 	bl	800c0fa <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c2e0:	69bb      	ldr	r3, [r7, #24]
 800c2e2:	1cfa      	adds	r2, r7, #3
 800c2e4:	214c      	movs	r1, #76	; 0x4c
 800c2e6:	7812      	ldrb	r2, [r2, #0]
 800c2e8:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c2ea:	46c0      	nop			; (mov r8, r8)
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	b004      	add	sp, #16
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b088      	sub	sp, #32
 800c2f6:	af02      	add	r7, sp, #8
 800c2f8:	60f8      	str	r0, [r7, #12]
 800c2fa:	60b9      	str	r1, [r7, #8]
 800c2fc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d101      	bne.n	800c308 <xQueueCreateCountingSemaphoreStatic+0x16>
 800c304:	b672      	cpsid	i
 800c306:	e7fe      	b.n	800c306 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c308:	68ba      	ldr	r2, [r7, #8]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d901      	bls.n	800c314 <xQueueCreateCountingSemaphoreStatic+0x22>
 800c310:	b672      	cpsid	i
 800c312:	e7fe      	b.n	800c312 <xQueueCreateCountingSemaphoreStatic+0x20>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	68f8      	ldr	r0, [r7, #12]
 800c318:	2202      	movs	r2, #2
 800c31a:	9200      	str	r2, [sp, #0]
 800c31c:	2200      	movs	r2, #0
 800c31e:	2100      	movs	r1, #0
 800c320:	f7ff ff3f 	bl	800c1a2 <xQueueGenericCreateStatic>
 800c324:	0003      	movs	r3, r0
 800c326:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d002      	beq.n	800c334 <xQueueCreateCountingSemaphoreStatic+0x42>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	68ba      	ldr	r2, [r7, #8]
 800c332:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c334:	697b      	ldr	r3, [r7, #20]
	}
 800c336:	0018      	movs	r0, r3
 800c338:	46bd      	mov	sp, r7
 800c33a:	b006      	add	sp, #24
 800c33c:	bd80      	pop	{r7, pc}

0800c33e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c33e:	b580      	push	{r7, lr}
 800c340:	b084      	sub	sp, #16
 800c342:	af00      	add	r7, sp, #0
 800c344:	6078      	str	r0, [r7, #4]
 800c346:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d101      	bne.n	800c352 <xQueueCreateCountingSemaphore+0x14>
 800c34e:	b672      	cpsid	i
 800c350:	e7fe      	b.n	800c350 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c352:	683a      	ldr	r2, [r7, #0]
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	429a      	cmp	r2, r3
 800c358:	d901      	bls.n	800c35e <xQueueCreateCountingSemaphore+0x20>
 800c35a:	b672      	cpsid	i
 800c35c:	e7fe      	b.n	800c35c <xQueueCreateCountingSemaphore+0x1e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2202      	movs	r2, #2
 800c362:	2100      	movs	r1, #0
 800c364:	0018      	movs	r0, r3
 800c366:	f7ff ff67 	bl	800c238 <xQueueGenericCreate>
 800c36a:	0003      	movs	r3, r0
 800c36c:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d002      	beq.n	800c37a <xQueueCreateCountingSemaphore+0x3c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	683a      	ldr	r2, [r7, #0]
 800c378:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c37a:	68fb      	ldr	r3, [r7, #12]
	}
 800c37c:	0018      	movs	r0, r3
 800c37e:	46bd      	mov	sp, r7
 800c380:	b004      	add	sp, #16
 800c382:	bd80      	pop	{r7, pc}

0800c384 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b08a      	sub	sp, #40	; 0x28
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
 800c390:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c392:	2300      	movs	r3, #0
 800c394:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800c39a:	6a3b      	ldr	r3, [r7, #32]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d101      	bne.n	800c3a4 <xQueueGenericSend+0x20>
 800c3a0:	b672      	cpsid	i
 800c3a2:	e7fe      	b.n	800c3a2 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d103      	bne.n	800c3b2 <xQueueGenericSend+0x2e>
 800c3aa:	6a3b      	ldr	r3, [r7, #32]
 800c3ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d101      	bne.n	800c3b6 <xQueueGenericSend+0x32>
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	e000      	b.n	800c3b8 <xQueueGenericSend+0x34>
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d101      	bne.n	800c3c0 <xQueueGenericSend+0x3c>
 800c3bc:	b672      	cpsid	i
 800c3be:	e7fe      	b.n	800c3be <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	2b02      	cmp	r3, #2
 800c3c4:	d103      	bne.n	800c3ce <xQueueGenericSend+0x4a>
 800c3c6:	6a3b      	ldr	r3, [r7, #32]
 800c3c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	d101      	bne.n	800c3d2 <xQueueGenericSend+0x4e>
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	e000      	b.n	800c3d4 <xQueueGenericSend+0x50>
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d101      	bne.n	800c3dc <xQueueGenericSend+0x58>
 800c3d8:	b672      	cpsid	i
 800c3da:	e7fe      	b.n	800c3da <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c3dc:	f001 fbe6 	bl	800dbac <xTaskGetSchedulerState>
 800c3e0:	1e03      	subs	r3, r0, #0
 800c3e2:	d102      	bne.n	800c3ea <xQueueGenericSend+0x66>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d101      	bne.n	800c3ee <xQueueGenericSend+0x6a>
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	e000      	b.n	800c3f0 <xQueueGenericSend+0x6c>
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d101      	bne.n	800c3f8 <xQueueGenericSend+0x74>
 800c3f4:	b672      	cpsid	i
 800c3f6:	e7fe      	b.n	800c3f6 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c3f8:	f002 f902 	bl	800e600 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c3fc:	6a3b      	ldr	r3, [r7, #32]
 800c3fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c400:	6a3b      	ldr	r3, [r7, #32]
 800c402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c404:	429a      	cmp	r2, r3
 800c406:	d302      	bcc.n	800c40e <xQueueGenericSend+0x8a>
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	2b02      	cmp	r3, #2
 800c40c:	d11e      	bne.n	800c44c <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c40e:	683a      	ldr	r2, [r7, #0]
 800c410:	68b9      	ldr	r1, [r7, #8]
 800c412:	6a3b      	ldr	r3, [r7, #32]
 800c414:	0018      	movs	r0, r3
 800c416:	f000 fb99 	bl	800cb4c <prvCopyDataToQueue>
 800c41a:	0003      	movs	r3, r0
 800c41c:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c41e:	6a3b      	ldr	r3, [r7, #32]
 800c420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c422:	2b00      	cmp	r3, #0
 800c424:	d009      	beq.n	800c43a <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c426:	6a3b      	ldr	r3, [r7, #32]
 800c428:	3324      	adds	r3, #36	; 0x24
 800c42a:	0018      	movs	r0, r3
 800c42c:	f001 fa20 	bl	800d870 <xTaskRemoveFromEventList>
 800c430:	1e03      	subs	r3, r0, #0
 800c432:	d007      	beq.n	800c444 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c434:	f002 f8d4 	bl	800e5e0 <vPortYield>
 800c438:	e004      	b.n	800c444 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c43a:	69fb      	ldr	r3, [r7, #28]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d001      	beq.n	800c444 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c440:	f002 f8ce 	bl	800e5e0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c444:	f002 f8ee 	bl	800e624 <vPortExitCritical>
				return pdPASS;
 800c448:	2301      	movs	r3, #1
 800c44a:	e05b      	b.n	800c504 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d103      	bne.n	800c45a <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c452:	f002 f8e7 	bl	800e624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c456:	2300      	movs	r3, #0
 800c458:	e054      	b.n	800c504 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d106      	bne.n	800c46e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c460:	2314      	movs	r3, #20
 800c462:	18fb      	adds	r3, r7, r3
 800c464:	0018      	movs	r0, r3
 800c466:	f001 fa5f 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c46a:	2301      	movs	r3, #1
 800c46c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c46e:	f002 f8d9 	bl	800e624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c472:	f001 f805 	bl	800d480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c476:	f002 f8c3 	bl	800e600 <vPortEnterCritical>
 800c47a:	6a3b      	ldr	r3, [r7, #32]
 800c47c:	2244      	movs	r2, #68	; 0x44
 800c47e:	5c9b      	ldrb	r3, [r3, r2]
 800c480:	b25b      	sxtb	r3, r3
 800c482:	3301      	adds	r3, #1
 800c484:	d103      	bne.n	800c48e <xQueueGenericSend+0x10a>
 800c486:	6a3b      	ldr	r3, [r7, #32]
 800c488:	2244      	movs	r2, #68	; 0x44
 800c48a:	2100      	movs	r1, #0
 800c48c:	5499      	strb	r1, [r3, r2]
 800c48e:	6a3b      	ldr	r3, [r7, #32]
 800c490:	2245      	movs	r2, #69	; 0x45
 800c492:	5c9b      	ldrb	r3, [r3, r2]
 800c494:	b25b      	sxtb	r3, r3
 800c496:	3301      	adds	r3, #1
 800c498:	d103      	bne.n	800c4a2 <xQueueGenericSend+0x11e>
 800c49a:	6a3b      	ldr	r3, [r7, #32]
 800c49c:	2245      	movs	r2, #69	; 0x45
 800c49e:	2100      	movs	r1, #0
 800c4a0:	5499      	strb	r1, [r3, r2]
 800c4a2:	f002 f8bf 	bl	800e624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4a6:	1d3a      	adds	r2, r7, #4
 800c4a8:	2314      	movs	r3, #20
 800c4aa:	18fb      	adds	r3, r7, r3
 800c4ac:	0011      	movs	r1, r2
 800c4ae:	0018      	movs	r0, r3
 800c4b0:	f001 fa4e 	bl	800d950 <xTaskCheckForTimeOut>
 800c4b4:	1e03      	subs	r3, r0, #0
 800c4b6:	d11e      	bne.n	800c4f6 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c4b8:	6a3b      	ldr	r3, [r7, #32]
 800c4ba:	0018      	movs	r0, r3
 800c4bc:	f000 fc4b 	bl	800cd56 <prvIsQueueFull>
 800c4c0:	1e03      	subs	r3, r0, #0
 800c4c2:	d011      	beq.n	800c4e8 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c4c4:	6a3b      	ldr	r3, [r7, #32]
 800c4c6:	3310      	adds	r3, #16
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	0011      	movs	r1, r2
 800c4cc:	0018      	movs	r0, r3
 800c4ce:	f001 f98b 	bl	800d7e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c4d2:	6a3b      	ldr	r3, [r7, #32]
 800c4d4:	0018      	movs	r0, r3
 800c4d6:	f000 fbca 	bl	800cc6e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c4da:	f000 ffdd 	bl	800d498 <xTaskResumeAll>
 800c4de:	1e03      	subs	r3, r0, #0
 800c4e0:	d18a      	bne.n	800c3f8 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800c4e2:	f002 f87d 	bl	800e5e0 <vPortYield>
 800c4e6:	e787      	b.n	800c3f8 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c4e8:	6a3b      	ldr	r3, [r7, #32]
 800c4ea:	0018      	movs	r0, r3
 800c4ec:	f000 fbbf 	bl	800cc6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c4f0:	f000 ffd2 	bl	800d498 <xTaskResumeAll>
 800c4f4:	e780      	b.n	800c3f8 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c4f6:	6a3b      	ldr	r3, [r7, #32]
 800c4f8:	0018      	movs	r0, r3
 800c4fa:	f000 fbb8 	bl	800cc6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c4fe:	f000 ffcb 	bl	800d498 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c502:	2300      	movs	r3, #0
		}
	}
}
 800c504:	0018      	movs	r0, r3
 800c506:	46bd      	mov	sp, r7
 800c508:	b00a      	add	sp, #40	; 0x28
 800c50a:	bd80      	pop	{r7, pc}

0800c50c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c50c:	b590      	push	{r4, r7, lr}
 800c50e:	b089      	sub	sp, #36	; 0x24
 800c510:	af00      	add	r7, sp, #0
 800c512:	60f8      	str	r0, [r7, #12]
 800c514:	60b9      	str	r1, [r7, #8]
 800c516:	607a      	str	r2, [r7, #4]
 800c518:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800c51e:	69bb      	ldr	r3, [r7, #24]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d101      	bne.n	800c528 <xQueueGenericSendFromISR+0x1c>
 800c524:	b672      	cpsid	i
 800c526:	e7fe      	b.n	800c526 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d103      	bne.n	800c536 <xQueueGenericSendFromISR+0x2a>
 800c52e:	69bb      	ldr	r3, [r7, #24]
 800c530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c532:	2b00      	cmp	r3, #0
 800c534:	d101      	bne.n	800c53a <xQueueGenericSendFromISR+0x2e>
 800c536:	2301      	movs	r3, #1
 800c538:	e000      	b.n	800c53c <xQueueGenericSendFromISR+0x30>
 800c53a:	2300      	movs	r3, #0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d101      	bne.n	800c544 <xQueueGenericSendFromISR+0x38>
 800c540:	b672      	cpsid	i
 800c542:	e7fe      	b.n	800c542 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	2b02      	cmp	r3, #2
 800c548:	d103      	bne.n	800c552 <xQueueGenericSendFromISR+0x46>
 800c54a:	69bb      	ldr	r3, [r7, #24]
 800c54c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c54e:	2b01      	cmp	r3, #1
 800c550:	d101      	bne.n	800c556 <xQueueGenericSendFromISR+0x4a>
 800c552:	2301      	movs	r3, #1
 800c554:	e000      	b.n	800c558 <xQueueGenericSendFromISR+0x4c>
 800c556:	2300      	movs	r3, #0
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d101      	bne.n	800c560 <xQueueGenericSendFromISR+0x54>
 800c55c:	b672      	cpsid	i
 800c55e:	e7fe      	b.n	800c55e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c560:	f002 f878 	bl	800e654 <ulSetInterruptMaskFromISR>
 800c564:	0003      	movs	r3, r0
 800c566:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c568:	69bb      	ldr	r3, [r7, #24]
 800c56a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c56c:	69bb      	ldr	r3, [r7, #24]
 800c56e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c570:	429a      	cmp	r2, r3
 800c572:	d302      	bcc.n	800c57a <xQueueGenericSendFromISR+0x6e>
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	2b02      	cmp	r3, #2
 800c578:	d12e      	bne.n	800c5d8 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c57a:	2413      	movs	r4, #19
 800c57c:	193b      	adds	r3, r7, r4
 800c57e:	69ba      	ldr	r2, [r7, #24]
 800c580:	2145      	movs	r1, #69	; 0x45
 800c582:	5c52      	ldrb	r2, [r2, r1]
 800c584:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c586:	683a      	ldr	r2, [r7, #0]
 800c588:	68b9      	ldr	r1, [r7, #8]
 800c58a:	69bb      	ldr	r3, [r7, #24]
 800c58c:	0018      	movs	r0, r3
 800c58e:	f000 fadd 	bl	800cb4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c592:	193b      	adds	r3, r7, r4
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	b25b      	sxtb	r3, r3
 800c598:	3301      	adds	r3, #1
 800c59a:	d111      	bne.n	800c5c0 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c59c:	69bb      	ldr	r3, [r7, #24]
 800c59e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d016      	beq.n	800c5d2 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	3324      	adds	r3, #36	; 0x24
 800c5a8:	0018      	movs	r0, r3
 800c5aa:	f001 f961 	bl	800d870 <xTaskRemoveFromEventList>
 800c5ae:	1e03      	subs	r3, r0, #0
 800c5b0:	d00f      	beq.n	800c5d2 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d00c      	beq.n	800c5d2 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	601a      	str	r2, [r3, #0]
 800c5be:	e008      	b.n	800c5d2 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c5c0:	2313      	movs	r3, #19
 800c5c2:	18fb      	adds	r3, r7, r3
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	b259      	sxtb	r1, r3
 800c5cc:	69bb      	ldr	r3, [r7, #24]
 800c5ce:	2245      	movs	r2, #69	; 0x45
 800c5d0:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800c5d2:	2301      	movs	r3, #1
 800c5d4:	61fb      	str	r3, [r7, #28]
		{
 800c5d6:	e001      	b.n	800c5dc <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	0018      	movs	r0, r3
 800c5e0:	f002 f83e 	bl	800e660 <vClearInterruptMaskFromISR>

	return xReturn;
 800c5e4:	69fb      	ldr	r3, [r7, #28]
}
 800c5e6:	0018      	movs	r0, r3
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	b009      	add	sp, #36	; 0x24
 800c5ec:	bd90      	pop	{r4, r7, pc}

0800c5ee <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b088      	sub	sp, #32
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
 800c5f6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c5fc:	69bb      	ldr	r3, [r7, #24]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d101      	bne.n	800c606 <xQueueGiveFromISR+0x18>
 800c602:	b672      	cpsid	i
 800c604:	e7fe      	b.n	800c604 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d001      	beq.n	800c612 <xQueueGiveFromISR+0x24>
 800c60e:	b672      	cpsid	i
 800c610:	e7fe      	b.n	800c610 <xQueueGiveFromISR+0x22>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d103      	bne.n	800c622 <xQueueGiveFromISR+0x34>
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d101      	bne.n	800c626 <xQueueGiveFromISR+0x38>
 800c622:	2301      	movs	r3, #1
 800c624:	e000      	b.n	800c628 <xQueueGiveFromISR+0x3a>
 800c626:	2300      	movs	r3, #0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d101      	bne.n	800c630 <xQueueGiveFromISR+0x42>
 800c62c:	b672      	cpsid	i
 800c62e:	e7fe      	b.n	800c62e <xQueueGiveFromISR+0x40>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c630:	f002 f810 	bl	800e654 <ulSetInterruptMaskFromISR>
 800c634:	0003      	movs	r3, r0
 800c636:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c63c:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c63e:	69bb      	ldr	r3, [r7, #24]
 800c640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c642:	693a      	ldr	r2, [r7, #16]
 800c644:	429a      	cmp	r2, r3
 800c646:	d22c      	bcs.n	800c6a2 <xQueueGiveFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c648:	200f      	movs	r0, #15
 800c64a:	183b      	adds	r3, r7, r0
 800c64c:	69ba      	ldr	r2, [r7, #24]
 800c64e:	2145      	movs	r1, #69	; 0x45
 800c650:	5c52      	ldrb	r2, [r2, r1]
 800c652:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c654:	693b      	ldr	r3, [r7, #16]
 800c656:	1c5a      	adds	r2, r3, #1
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c65c:	183b      	adds	r3, r7, r0
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	b25b      	sxtb	r3, r3
 800c662:	3301      	adds	r3, #1
 800c664:	d111      	bne.n	800c68a <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d016      	beq.n	800c69c <xQueueGiveFromISR+0xae>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c66e:	69bb      	ldr	r3, [r7, #24]
 800c670:	3324      	adds	r3, #36	; 0x24
 800c672:	0018      	movs	r0, r3
 800c674:	f001 f8fc 	bl	800d870 <xTaskRemoveFromEventList>
 800c678:	1e03      	subs	r3, r0, #0
 800c67a:	d00f      	beq.n	800c69c <xQueueGiveFromISR+0xae>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d00c      	beq.n	800c69c <xQueueGiveFromISR+0xae>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	2201      	movs	r2, #1
 800c686:	601a      	str	r2, [r3, #0]
 800c688:	e008      	b.n	800c69c <xQueueGiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c68a:	230f      	movs	r3, #15
 800c68c:	18fb      	adds	r3, r7, r3
 800c68e:	781b      	ldrb	r3, [r3, #0]
 800c690:	3301      	adds	r3, #1
 800c692:	b2db      	uxtb	r3, r3
 800c694:	b259      	sxtb	r1, r3
 800c696:	69bb      	ldr	r3, [r7, #24]
 800c698:	2245      	movs	r2, #69	; 0x45
 800c69a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800c69c:	2301      	movs	r3, #1
 800c69e:	61fb      	str	r3, [r7, #28]
 800c6a0:	e001      	b.n	800c6a6 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	0018      	movs	r0, r3
 800c6aa:	f001 ffd9 	bl	800e660 <vClearInterruptMaskFromISR>

	return xReturn;
 800c6ae:	69fb      	ldr	r3, [r7, #28]
}
 800c6b0:	0018      	movs	r0, r3
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	b008      	add	sp, #32
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b08a      	sub	sp, #40	; 0x28
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60f8      	str	r0, [r7, #12]
 800c6c0:	60b9      	str	r1, [r7, #8]
 800c6c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c6cc:	6a3b      	ldr	r3, [r7, #32]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d101      	bne.n	800c6d6 <xQueueReceive+0x1e>
 800c6d2:	b672      	cpsid	i
 800c6d4:	e7fe      	b.n	800c6d4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d103      	bne.n	800c6e4 <xQueueReceive+0x2c>
 800c6dc:	6a3b      	ldr	r3, [r7, #32]
 800c6de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d101      	bne.n	800c6e8 <xQueueReceive+0x30>
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	e000      	b.n	800c6ea <xQueueReceive+0x32>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d101      	bne.n	800c6f2 <xQueueReceive+0x3a>
 800c6ee:	b672      	cpsid	i
 800c6f0:	e7fe      	b.n	800c6f0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c6f2:	f001 fa5b 	bl	800dbac <xTaskGetSchedulerState>
 800c6f6:	1e03      	subs	r3, r0, #0
 800c6f8:	d102      	bne.n	800c700 <xQueueReceive+0x48>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d101      	bne.n	800c704 <xQueueReceive+0x4c>
 800c700:	2301      	movs	r3, #1
 800c702:	e000      	b.n	800c706 <xQueueReceive+0x4e>
 800c704:	2300      	movs	r3, #0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d101      	bne.n	800c70e <xQueueReceive+0x56>
 800c70a:	b672      	cpsid	i
 800c70c:	e7fe      	b.n	800c70c <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800c70e:	f001 ff77 	bl	800e600 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c712:	6a3b      	ldr	r3, [r7, #32]
 800c714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c716:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c718:	69fb      	ldr	r3, [r7, #28]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d01a      	beq.n	800c754 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c71e:	68ba      	ldr	r2, [r7, #8]
 800c720:	6a3b      	ldr	r3, [r7, #32]
 800c722:	0011      	movs	r1, r2
 800c724:	0018      	movs	r0, r3
 800c726:	f000 fa7c 	bl	800cc22 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c72a:	69fb      	ldr	r3, [r7, #28]
 800c72c:	1e5a      	subs	r2, r3, #1
 800c72e:	6a3b      	ldr	r3, [r7, #32]
 800c730:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c732:	6a3b      	ldr	r3, [r7, #32]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d008      	beq.n	800c74c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	3310      	adds	r3, #16
 800c73e:	0018      	movs	r0, r3
 800c740:	f001 f896 	bl	800d870 <xTaskRemoveFromEventList>
 800c744:	1e03      	subs	r3, r0, #0
 800c746:	d001      	beq.n	800c74c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c748:	f001 ff4a 	bl	800e5e0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c74c:	f001 ff6a 	bl	800e624 <vPortExitCritical>
				return pdPASS;
 800c750:	2301      	movs	r3, #1
 800c752:	e062      	b.n	800c81a <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d103      	bne.n	800c762 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c75a:	f001 ff63 	bl	800e624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c75e:	2300      	movs	r3, #0
 800c760:	e05b      	b.n	800c81a <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c764:	2b00      	cmp	r3, #0
 800c766:	d106      	bne.n	800c776 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c768:	2314      	movs	r3, #20
 800c76a:	18fb      	adds	r3, r7, r3
 800c76c:	0018      	movs	r0, r3
 800c76e:	f001 f8db 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c772:	2301      	movs	r3, #1
 800c774:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c776:	f001 ff55 	bl	800e624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c77a:	f000 fe81 	bl	800d480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c77e:	f001 ff3f 	bl	800e600 <vPortEnterCritical>
 800c782:	6a3b      	ldr	r3, [r7, #32]
 800c784:	2244      	movs	r2, #68	; 0x44
 800c786:	5c9b      	ldrb	r3, [r3, r2]
 800c788:	b25b      	sxtb	r3, r3
 800c78a:	3301      	adds	r3, #1
 800c78c:	d103      	bne.n	800c796 <xQueueReceive+0xde>
 800c78e:	6a3b      	ldr	r3, [r7, #32]
 800c790:	2244      	movs	r2, #68	; 0x44
 800c792:	2100      	movs	r1, #0
 800c794:	5499      	strb	r1, [r3, r2]
 800c796:	6a3b      	ldr	r3, [r7, #32]
 800c798:	2245      	movs	r2, #69	; 0x45
 800c79a:	5c9b      	ldrb	r3, [r3, r2]
 800c79c:	b25b      	sxtb	r3, r3
 800c79e:	3301      	adds	r3, #1
 800c7a0:	d103      	bne.n	800c7aa <xQueueReceive+0xf2>
 800c7a2:	6a3b      	ldr	r3, [r7, #32]
 800c7a4:	2245      	movs	r2, #69	; 0x45
 800c7a6:	2100      	movs	r1, #0
 800c7a8:	5499      	strb	r1, [r3, r2]
 800c7aa:	f001 ff3b 	bl	800e624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c7ae:	1d3a      	adds	r2, r7, #4
 800c7b0:	2314      	movs	r3, #20
 800c7b2:	18fb      	adds	r3, r7, r3
 800c7b4:	0011      	movs	r1, r2
 800c7b6:	0018      	movs	r0, r3
 800c7b8:	f001 f8ca 	bl	800d950 <xTaskCheckForTimeOut>
 800c7bc:	1e03      	subs	r3, r0, #0
 800c7be:	d11e      	bne.n	800c7fe <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7c0:	6a3b      	ldr	r3, [r7, #32]
 800c7c2:	0018      	movs	r0, r3
 800c7c4:	f000 fab1 	bl	800cd2a <prvIsQueueEmpty>
 800c7c8:	1e03      	subs	r3, r0, #0
 800c7ca:	d011      	beq.n	800c7f0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c7cc:	6a3b      	ldr	r3, [r7, #32]
 800c7ce:	3324      	adds	r3, #36	; 0x24
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	0011      	movs	r1, r2
 800c7d4:	0018      	movs	r0, r3
 800c7d6:	f001 f807 	bl	800d7e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c7da:	6a3b      	ldr	r3, [r7, #32]
 800c7dc:	0018      	movs	r0, r3
 800c7de:	f000 fa46 	bl	800cc6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c7e2:	f000 fe59 	bl	800d498 <xTaskResumeAll>
 800c7e6:	1e03      	subs	r3, r0, #0
 800c7e8:	d191      	bne.n	800c70e <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800c7ea:	f001 fef9 	bl	800e5e0 <vPortYield>
 800c7ee:	e78e      	b.n	800c70e <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c7f0:	6a3b      	ldr	r3, [r7, #32]
 800c7f2:	0018      	movs	r0, r3
 800c7f4:	f000 fa3b 	bl	800cc6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7f8:	f000 fe4e 	bl	800d498 <xTaskResumeAll>
 800c7fc:	e787      	b.n	800c70e <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c7fe:	6a3b      	ldr	r3, [r7, #32]
 800c800:	0018      	movs	r0, r3
 800c802:	f000 fa34 	bl	800cc6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c806:	f000 fe47 	bl	800d498 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c80a:	6a3b      	ldr	r3, [r7, #32]
 800c80c:	0018      	movs	r0, r3
 800c80e:	f000 fa8c 	bl	800cd2a <prvIsQueueEmpty>
 800c812:	1e03      	subs	r3, r0, #0
 800c814:	d100      	bne.n	800c818 <xQueueReceive+0x160>
 800c816:	e77a      	b.n	800c70e <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c818:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800c81a:	0018      	movs	r0, r3
 800c81c:	46bd      	mov	sp, r7
 800c81e:	b00a      	add	sp, #40	; 0x28
 800c820:	bd80      	pop	{r7, pc}

0800c822 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c822:	b580      	push	{r7, lr}
 800c824:	b08a      	sub	sp, #40	; 0x28
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c82c:	2300      	movs	r3, #0
 800c82e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c834:	2300      	movs	r3, #0
 800c836:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d101      	bne.n	800c842 <xQueueSemaphoreTake+0x20>
 800c83e:	b672      	cpsid	i
 800c840:	e7fe      	b.n	800c840 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c842:	69fb      	ldr	r3, [r7, #28]
 800c844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c846:	2b00      	cmp	r3, #0
 800c848:	d001      	beq.n	800c84e <xQueueSemaphoreTake+0x2c>
 800c84a:	b672      	cpsid	i
 800c84c:	e7fe      	b.n	800c84c <xQueueSemaphoreTake+0x2a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c84e:	f001 f9ad 	bl	800dbac <xTaskGetSchedulerState>
 800c852:	1e03      	subs	r3, r0, #0
 800c854:	d102      	bne.n	800c85c <xQueueSemaphoreTake+0x3a>
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d101      	bne.n	800c860 <xQueueSemaphoreTake+0x3e>
 800c85c:	2301      	movs	r3, #1
 800c85e:	e000      	b.n	800c862 <xQueueSemaphoreTake+0x40>
 800c860:	2300      	movs	r3, #0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d101      	bne.n	800c86a <xQueueSemaphoreTake+0x48>
 800c866:	b672      	cpsid	i
 800c868:	e7fe      	b.n	800c868 <xQueueSemaphoreTake+0x46>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800c86a:	f001 fec9 	bl	800e600 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c872:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d01d      	beq.n	800c8b6 <xQueueSemaphoreTake+0x94>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	1e5a      	subs	r2, r3, #1
 800c87e:	69fb      	ldr	r3, [r7, #28]
 800c880:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d104      	bne.n	800c894 <xQueueSemaphoreTake+0x72>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800c88a:	f001 fae9 	bl	800de60 <pvTaskIncrementMutexHeldCount>
 800c88e:	0002      	movs	r2, r0
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	691b      	ldr	r3, [r3, #16]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d008      	beq.n	800c8ae <xQueueSemaphoreTake+0x8c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c89c:	69fb      	ldr	r3, [r7, #28]
 800c89e:	3310      	adds	r3, #16
 800c8a0:	0018      	movs	r0, r3
 800c8a2:	f000 ffe5 	bl	800d870 <xTaskRemoveFromEventList>
 800c8a6:	1e03      	subs	r3, r0, #0
 800c8a8:	d001      	beq.n	800c8ae <xQueueSemaphoreTake+0x8c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c8aa:	f001 fe99 	bl	800e5e0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c8ae:	f001 feb9 	bl	800e624 <vPortExitCritical>
				return pdPASS;
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	e08b      	b.n	800c9ce <xQueueSemaphoreTake+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d108      	bne.n	800c8ce <xQueueSemaphoreTake+0xac>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c8bc:	6a3b      	ldr	r3, [r7, #32]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d001      	beq.n	800c8c6 <xQueueSemaphoreTake+0xa4>
 800c8c2:	b672      	cpsid	i
 800c8c4:	e7fe      	b.n	800c8c4 <xQueueSemaphoreTake+0xa2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c8c6:	f001 fead 	bl	800e624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	e07f      	b.n	800c9ce <xQueueSemaphoreTake+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d106      	bne.n	800c8e2 <xQueueSemaphoreTake+0xc0>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c8d4:	230c      	movs	r3, #12
 800c8d6:	18fb      	adds	r3, r7, r3
 800c8d8:	0018      	movs	r0, r3
 800c8da:	f001 f825 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c8e2:	f001 fe9f 	bl	800e624 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c8e6:	f000 fdcb 	bl	800d480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c8ea:	f001 fe89 	bl	800e600 <vPortEnterCritical>
 800c8ee:	69fb      	ldr	r3, [r7, #28]
 800c8f0:	2244      	movs	r2, #68	; 0x44
 800c8f2:	5c9b      	ldrb	r3, [r3, r2]
 800c8f4:	b25b      	sxtb	r3, r3
 800c8f6:	3301      	adds	r3, #1
 800c8f8:	d103      	bne.n	800c902 <xQueueSemaphoreTake+0xe0>
 800c8fa:	69fb      	ldr	r3, [r7, #28]
 800c8fc:	2244      	movs	r2, #68	; 0x44
 800c8fe:	2100      	movs	r1, #0
 800c900:	5499      	strb	r1, [r3, r2]
 800c902:	69fb      	ldr	r3, [r7, #28]
 800c904:	2245      	movs	r2, #69	; 0x45
 800c906:	5c9b      	ldrb	r3, [r3, r2]
 800c908:	b25b      	sxtb	r3, r3
 800c90a:	3301      	adds	r3, #1
 800c90c:	d103      	bne.n	800c916 <xQueueSemaphoreTake+0xf4>
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	2245      	movs	r2, #69	; 0x45
 800c912:	2100      	movs	r1, #0
 800c914:	5499      	strb	r1, [r3, r2]
 800c916:	f001 fe85 	bl	800e624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c91a:	003a      	movs	r2, r7
 800c91c:	230c      	movs	r3, #12
 800c91e:	18fb      	adds	r3, r7, r3
 800c920:	0011      	movs	r1, r2
 800c922:	0018      	movs	r0, r3
 800c924:	f001 f814 	bl	800d950 <xTaskCheckForTimeOut>
 800c928:	1e03      	subs	r3, r0, #0
 800c92a:	d12e      	bne.n	800c98a <xQueueSemaphoreTake+0x168>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	0018      	movs	r0, r3
 800c930:	f000 f9fb 	bl	800cd2a <prvIsQueueEmpty>
 800c934:	1e03      	subs	r3, r0, #0
 800c936:	d021      	beq.n	800c97c <xQueueSemaphoreTake+0x15a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d10a      	bne.n	800c956 <xQueueSemaphoreTake+0x134>
					{
						taskENTER_CRITICAL();
 800c940:	f001 fe5e 	bl	800e600 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800c944:	69fb      	ldr	r3, [r7, #28]
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	0018      	movs	r0, r3
 800c94a:	f001 f94b 	bl	800dbe4 <xTaskPriorityInherit>
 800c94e:	0003      	movs	r3, r0
 800c950:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800c952:	f001 fe67 	bl	800e624 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	3324      	adds	r3, #36	; 0x24
 800c95a:	683a      	ldr	r2, [r7, #0]
 800c95c:	0011      	movs	r1, r2
 800c95e:	0018      	movs	r0, r3
 800c960:	f000 ff42 	bl	800d7e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c964:	69fb      	ldr	r3, [r7, #28]
 800c966:	0018      	movs	r0, r3
 800c968:	f000 f981 	bl	800cc6e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c96c:	f000 fd94 	bl	800d498 <xTaskResumeAll>
 800c970:	1e03      	subs	r3, r0, #0
 800c972:	d000      	beq.n	800c976 <xQueueSemaphoreTake+0x154>
 800c974:	e779      	b.n	800c86a <xQueueSemaphoreTake+0x48>
				{
					portYIELD_WITHIN_API();
 800c976:	f001 fe33 	bl	800e5e0 <vPortYield>
 800c97a:	e776      	b.n	800c86a <xQueueSemaphoreTake+0x48>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	0018      	movs	r0, r3
 800c980:	f000 f975 	bl	800cc6e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c984:	f000 fd88 	bl	800d498 <xTaskResumeAll>
 800c988:	e76f      	b.n	800c86a <xQueueSemaphoreTake+0x48>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c98a:	69fb      	ldr	r3, [r7, #28]
 800c98c:	0018      	movs	r0, r3
 800c98e:	f000 f96e 	bl	800cc6e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c992:	f000 fd81 	bl	800d498 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c996:	69fb      	ldr	r3, [r7, #28]
 800c998:	0018      	movs	r0, r3
 800c99a:	f000 f9c6 	bl	800cd2a <prvIsQueueEmpty>
 800c99e:	1e03      	subs	r3, r0, #0
 800c9a0:	d100      	bne.n	800c9a4 <xQueueSemaphoreTake+0x182>
 800c9a2:	e762      	b.n	800c86a <xQueueSemaphoreTake+0x48>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c9a4:	6a3b      	ldr	r3, [r7, #32]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d010      	beq.n	800c9cc <xQueueSemaphoreTake+0x1aa>
					{
						taskENTER_CRITICAL();
 800c9aa:	f001 fe29 	bl	800e600 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c9ae:	69fb      	ldr	r3, [r7, #28]
 800c9b0:	0018      	movs	r0, r3
 800c9b2:	f000 f8b5 	bl	800cb20 <prvGetDisinheritPriorityAfterTimeout>
 800c9b6:	0003      	movs	r3, r0
 800c9b8:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800c9ba:	69fb      	ldr	r3, [r7, #28]
 800c9bc:	685b      	ldr	r3, [r3, #4]
 800c9be:	697a      	ldr	r2, [r7, #20]
 800c9c0:	0011      	movs	r1, r2
 800c9c2:	0018      	movs	r0, r3
 800c9c4:	f001 f9d8 	bl	800dd78 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c9c8:	f001 fe2c 	bl	800e624 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c9cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800c9ce:	0018      	movs	r0, r3
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	b00a      	add	sp, #40	; 0x28
 800c9d4:	bd80      	pop	{r7, pc}

0800c9d6 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c9d6:	b590      	push	{r4, r7, lr}
 800c9d8:	b08b      	sub	sp, #44	; 0x2c
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	60f8      	str	r0, [r7, #12]
 800c9de:	60b9      	str	r1, [r7, #8]
 800c9e0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800c9e6:	6a3b      	ldr	r3, [r7, #32]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d101      	bne.n	800c9f0 <xQueueReceiveFromISR+0x1a>
 800c9ec:	b672      	cpsid	i
 800c9ee:	e7fe      	b.n	800c9ee <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d103      	bne.n	800c9fe <xQueueReceiveFromISR+0x28>
 800c9f6:	6a3b      	ldr	r3, [r7, #32]
 800c9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d101      	bne.n	800ca02 <xQueueReceiveFromISR+0x2c>
 800c9fe:	2301      	movs	r3, #1
 800ca00:	e000      	b.n	800ca04 <xQueueReceiveFromISR+0x2e>
 800ca02:	2300      	movs	r3, #0
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d101      	bne.n	800ca0c <xQueueReceiveFromISR+0x36>
 800ca08:	b672      	cpsid	i
 800ca0a:	e7fe      	b.n	800ca0a <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca0c:	f001 fe22 	bl	800e654 <ulSetInterruptMaskFromISR>
 800ca10:	0003      	movs	r3, r0
 800ca12:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca14:	6a3b      	ldr	r3, [r7, #32]
 800ca16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca18:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ca1a:	69bb      	ldr	r3, [r7, #24]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d032      	beq.n	800ca86 <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ca20:	2417      	movs	r4, #23
 800ca22:	193b      	adds	r3, r7, r4
 800ca24:	6a3a      	ldr	r2, [r7, #32]
 800ca26:	2144      	movs	r1, #68	; 0x44
 800ca28:	5c52      	ldrb	r2, [r2, r1]
 800ca2a:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ca2c:	68ba      	ldr	r2, [r7, #8]
 800ca2e:	6a3b      	ldr	r3, [r7, #32]
 800ca30:	0011      	movs	r1, r2
 800ca32:	0018      	movs	r0, r3
 800ca34:	f000 f8f5 	bl	800cc22 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ca38:	69bb      	ldr	r3, [r7, #24]
 800ca3a:	1e5a      	subs	r2, r3, #1
 800ca3c:	6a3b      	ldr	r3, [r7, #32]
 800ca3e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ca40:	193b      	adds	r3, r7, r4
 800ca42:	781b      	ldrb	r3, [r3, #0]
 800ca44:	b25b      	sxtb	r3, r3
 800ca46:	3301      	adds	r3, #1
 800ca48:	d111      	bne.n	800ca6e <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca4a:	6a3b      	ldr	r3, [r7, #32]
 800ca4c:	691b      	ldr	r3, [r3, #16]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d016      	beq.n	800ca80 <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca52:	6a3b      	ldr	r3, [r7, #32]
 800ca54:	3310      	adds	r3, #16
 800ca56:	0018      	movs	r0, r3
 800ca58:	f000 ff0a 	bl	800d870 <xTaskRemoveFromEventList>
 800ca5c:	1e03      	subs	r3, r0, #0
 800ca5e:	d00f      	beq.n	800ca80 <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d00c      	beq.n	800ca80 <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2201      	movs	r2, #1
 800ca6a:	601a      	str	r2, [r3, #0]
 800ca6c:	e008      	b.n	800ca80 <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ca6e:	2317      	movs	r3, #23
 800ca70:	18fb      	adds	r3, r7, r3
 800ca72:	781b      	ldrb	r3, [r3, #0]
 800ca74:	3301      	adds	r3, #1
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	b259      	sxtb	r1, r3
 800ca7a:	6a3b      	ldr	r3, [r7, #32]
 800ca7c:	2244      	movs	r2, #68	; 0x44
 800ca7e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800ca80:	2301      	movs	r3, #1
 800ca82:	627b      	str	r3, [r7, #36]	; 0x24
 800ca84:	e001      	b.n	800ca8a <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 800ca86:	2300      	movs	r3, #0
 800ca88:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800ca8a:	69fb      	ldr	r3, [r7, #28]
 800ca8c:	0018      	movs	r0, r3
 800ca8e:	f001 fde7 	bl	800e660 <vClearInterruptMaskFromISR>

	return xReturn;
 800ca92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ca94:	0018      	movs	r0, r3
 800ca96:	46bd      	mov	sp, r7
 800ca98:	b00b      	add	sp, #44	; 0x2c
 800ca9a:	bd90      	pop	{r4, r7, pc}

0800ca9c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b084      	sub	sp, #16
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d101      	bne.n	800caae <uxQueueMessagesWaiting+0x12>
 800caaa:	b672      	cpsid	i
 800caac:	e7fe      	b.n	800caac <uxQueueMessagesWaiting+0x10>

	taskENTER_CRITICAL();
 800caae:	f001 fda7 	bl	800e600 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cab6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800cab8:	f001 fdb4 	bl	800e624 <vPortExitCritical>

	return uxReturn;
 800cabc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cabe:	0018      	movs	r0, r3
 800cac0:	46bd      	mov	sp, r7
 800cac2:	b004      	add	sp, #16
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b084      	sub	sp, #16
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d101      	bne.n	800cad8 <uxQueueMessagesWaitingFromISR+0x12>
 800cad4:	b672      	cpsid	i
 800cad6:	e7fe      	b.n	800cad6 <uxQueueMessagesWaitingFromISR+0x10>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cadc:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 800cade:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cae0:	0018      	movs	r0, r3
 800cae2:	46bd      	mov	sp, r7
 800cae4:	b004      	add	sp, #16
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b084      	sub	sp, #16
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d101      	bne.n	800cafe <vQueueDelete+0x16>
 800cafa:	b672      	cpsid	i
 800cafc:	e7fe      	b.n	800cafc <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	0018      	movs	r0, r3
 800cb02:	f000 f969 	bl	800cdd8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	2246      	movs	r2, #70	; 0x46
 800cb0a:	5c9b      	ldrb	r3, [r3, r2]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d103      	bne.n	800cb18 <vQueueDelete+0x30>
		{
			vPortFree( pxQueue );
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	0018      	movs	r0, r3
 800cb14:	f001 feb2 	bl	800e87c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cb18:	46c0      	nop			; (mov r8, r8)
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	b004      	add	sp, #16
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b084      	sub	sp, #16
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d006      	beq.n	800cb3e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	2238      	movs	r2, #56	; 0x38
 800cb38:	1ad3      	subs	r3, r2, r3
 800cb3a:	60fb      	str	r3, [r7, #12]
 800cb3c:	e001      	b.n	800cb42 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cb42:	68fb      	ldr	r3, [r7, #12]
	}
 800cb44:	0018      	movs	r0, r3
 800cb46:	46bd      	mov	sp, r7
 800cb48:	b004      	add	sp, #16
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b086      	sub	sp, #24
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d10e      	bne.n	800cb88 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d14e      	bne.n	800cc10 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	0018      	movs	r0, r3
 800cb78:	f001 f8a2 	bl	800dcc0 <xTaskPriorityDisinherit>
 800cb7c:	0003      	movs	r3, r0
 800cb7e:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2200      	movs	r2, #0
 800cb84:	605a      	str	r2, [r3, #4]
 800cb86:	e043      	b.n	800cc10 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d119      	bne.n	800cbc2 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6898      	ldr	r0, [r3, #8]
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	0019      	movs	r1, r3
 800cb9a:	f002 f8a4 	bl	800ece6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	689a      	ldr	r2, [r3, #8]
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cba6:	18d2      	adds	r2, r2, r3
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	689a      	ldr	r2, [r3, #8]
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d32b      	bcc.n	800cc10 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681a      	ldr	r2, [r3, #0]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	609a      	str	r2, [r3, #8]
 800cbc0:	e026      	b.n	800cc10 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	68d8      	ldr	r0, [r3, #12]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cbca:	68bb      	ldr	r3, [r7, #8]
 800cbcc:	0019      	movs	r1, r3
 800cbce:	f002 f88a 	bl	800ece6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	68da      	ldr	r2, [r3, #12]
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbda:	425b      	negs	r3, r3
 800cbdc:	18d2      	adds	r2, r2, r3
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	68da      	ldr	r2, [r3, #12]
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d207      	bcs.n	800cbfe <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	685a      	ldr	r2, [r3, #4]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbf6:	425b      	negs	r3, r3
 800cbf8:	18d2      	adds	r2, r2, r3
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2b02      	cmp	r3, #2
 800cc02:	d105      	bne.n	800cc10 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d002      	beq.n	800cc10 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	3b01      	subs	r3, #1
 800cc0e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	1c5a      	adds	r2, r3, #1
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cc18:	697b      	ldr	r3, [r7, #20]
}
 800cc1a:	0018      	movs	r0, r3
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	b006      	add	sp, #24
 800cc20:	bd80      	pop	{r7, pc}

0800cc22 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cc22:	b580      	push	{r7, lr}
 800cc24:	b082      	sub	sp, #8
 800cc26:	af00      	add	r7, sp, #0
 800cc28:	6078      	str	r0, [r7, #4]
 800cc2a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d018      	beq.n	800cc66 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	68da      	ldr	r2, [r3, #12]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc3c:	18d2      	adds	r2, r2, r3
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	68da      	ldr	r2, [r3, #12]
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	685b      	ldr	r3, [r3, #4]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d303      	bcc.n	800cc56 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	68d9      	ldr	r1, [r3, #12]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	0018      	movs	r0, r3
 800cc62:	f002 f840 	bl	800ece6 <memcpy>
	}
}
 800cc66:	46c0      	nop			; (mov r8, r8)
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	b002      	add	sp, #8
 800cc6c:	bd80      	pop	{r7, pc}

0800cc6e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cc6e:	b580      	push	{r7, lr}
 800cc70:	b084      	sub	sp, #16
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cc76:	f001 fcc3 	bl	800e600 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cc7a:	230f      	movs	r3, #15
 800cc7c:	18fb      	adds	r3, r7, r3
 800cc7e:	687a      	ldr	r2, [r7, #4]
 800cc80:	2145      	movs	r1, #69	; 0x45
 800cc82:	5c52      	ldrb	r2, [r2, r1]
 800cc84:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc86:	e013      	b.n	800ccb0 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d016      	beq.n	800ccbe <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	3324      	adds	r3, #36	; 0x24
 800cc94:	0018      	movs	r0, r3
 800cc96:	f000 fdeb 	bl	800d870 <xTaskRemoveFromEventList>
 800cc9a:	1e03      	subs	r3, r0, #0
 800cc9c:	d001      	beq.n	800cca2 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cc9e:	f000 fea7 	bl	800d9f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cca2:	210f      	movs	r1, #15
 800cca4:	187b      	adds	r3, r7, r1
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	3b01      	subs	r3, #1
 800ccaa:	b2da      	uxtb	r2, r3
 800ccac:	187b      	adds	r3, r7, r1
 800ccae:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ccb0:	230f      	movs	r3, #15
 800ccb2:	18fb      	adds	r3, r7, r3
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	b25b      	sxtb	r3, r3
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	dce5      	bgt.n	800cc88 <prvUnlockQueue+0x1a>
 800ccbc:	e000      	b.n	800ccc0 <prvUnlockQueue+0x52>
					break;
 800ccbe:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2245      	movs	r2, #69	; 0x45
 800ccc4:	21ff      	movs	r1, #255	; 0xff
 800ccc6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800ccc8:	f001 fcac 	bl	800e624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cccc:	f001 fc98 	bl	800e600 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ccd0:	230e      	movs	r3, #14
 800ccd2:	18fb      	adds	r3, r7, r3
 800ccd4:	687a      	ldr	r2, [r7, #4]
 800ccd6:	2144      	movs	r1, #68	; 0x44
 800ccd8:	5c52      	ldrb	r2, [r2, r1]
 800ccda:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ccdc:	e013      	b.n	800cd06 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d016      	beq.n	800cd14 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	3310      	adds	r3, #16
 800ccea:	0018      	movs	r0, r3
 800ccec:	f000 fdc0 	bl	800d870 <xTaskRemoveFromEventList>
 800ccf0:	1e03      	subs	r3, r0, #0
 800ccf2:	d001      	beq.n	800ccf8 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800ccf4:	f000 fe7c 	bl	800d9f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ccf8:	210e      	movs	r1, #14
 800ccfa:	187b      	adds	r3, r7, r1
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	3b01      	subs	r3, #1
 800cd00:	b2da      	uxtb	r2, r3
 800cd02:	187b      	adds	r3, r7, r1
 800cd04:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd06:	230e      	movs	r3, #14
 800cd08:	18fb      	adds	r3, r7, r3
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	b25b      	sxtb	r3, r3
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	dce5      	bgt.n	800ccde <prvUnlockQueue+0x70>
 800cd12:	e000      	b.n	800cd16 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800cd14:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2244      	movs	r2, #68	; 0x44
 800cd1a:	21ff      	movs	r1, #255	; 0xff
 800cd1c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800cd1e:	f001 fc81 	bl	800e624 <vPortExitCritical>
}
 800cd22:	46c0      	nop			; (mov r8, r8)
 800cd24:	46bd      	mov	sp, r7
 800cd26:	b004      	add	sp, #16
 800cd28:	bd80      	pop	{r7, pc}

0800cd2a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cd2a:	b580      	push	{r7, lr}
 800cd2c:	b084      	sub	sp, #16
 800cd2e:	af00      	add	r7, sp, #0
 800cd30:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cd32:	f001 fc65 	bl	800e600 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d102      	bne.n	800cd44 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cd3e:	2301      	movs	r3, #1
 800cd40:	60fb      	str	r3, [r7, #12]
 800cd42:	e001      	b.n	800cd48 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cd44:	2300      	movs	r3, #0
 800cd46:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cd48:	f001 fc6c 	bl	800e624 <vPortExitCritical>

	return xReturn;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
}
 800cd4e:	0018      	movs	r0, r3
 800cd50:	46bd      	mov	sp, r7
 800cd52:	b004      	add	sp, #16
 800cd54:	bd80      	pop	{r7, pc}

0800cd56 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cd56:	b580      	push	{r7, lr}
 800cd58:	b084      	sub	sp, #16
 800cd5a:	af00      	add	r7, sp, #0
 800cd5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cd5e:	f001 fc4f 	bl	800e600 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd6a:	429a      	cmp	r2, r3
 800cd6c:	d102      	bne.n	800cd74 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cd6e:	2301      	movs	r3, #1
 800cd70:	60fb      	str	r3, [r7, #12]
 800cd72:	e001      	b.n	800cd78 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cd74:	2300      	movs	r3, #0
 800cd76:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cd78:	f001 fc54 	bl	800e624 <vPortExitCritical>

	return xReturn;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
}
 800cd7e:	0018      	movs	r0, r3
 800cd80:	46bd      	mov	sp, r7
 800cd82:	b004      	add	sp, #16
 800cd84:	bd80      	pop	{r7, pc}
	...

0800cd88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd92:	2300      	movs	r3, #0
 800cd94:	60fb      	str	r3, [r7, #12]
 800cd96:	e015      	b.n	800cdc4 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cd98:	4b0e      	ldr	r3, [pc, #56]	; (800cdd4 <vQueueAddToRegistry+0x4c>)
 800cd9a:	68fa      	ldr	r2, [r7, #12]
 800cd9c:	00d2      	lsls	r2, r2, #3
 800cd9e:	58d3      	ldr	r3, [r2, r3]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d10c      	bne.n	800cdbe <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cda4:	4b0b      	ldr	r3, [pc, #44]	; (800cdd4 <vQueueAddToRegistry+0x4c>)
 800cda6:	68fa      	ldr	r2, [r7, #12]
 800cda8:	00d2      	lsls	r2, r2, #3
 800cdaa:	6839      	ldr	r1, [r7, #0]
 800cdac:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cdae:	4a09      	ldr	r2, [pc, #36]	; (800cdd4 <vQueueAddToRegistry+0x4c>)
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	00db      	lsls	r3, r3, #3
 800cdb4:	18d3      	adds	r3, r2, r3
 800cdb6:	3304      	adds	r3, #4
 800cdb8:	687a      	ldr	r2, [r7, #4]
 800cdba:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cdbc:	e006      	b.n	800cdcc <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	60fb      	str	r3, [r7, #12]
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	2b07      	cmp	r3, #7
 800cdc8:	d9e6      	bls.n	800cd98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cdca:	46c0      	nop			; (mov r8, r8)
 800cdcc:	46c0      	nop			; (mov r8, r8)
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	b004      	add	sp, #16
 800cdd2:	bd80      	pop	{r7, pc}
 800cdd4:	20000b0c 	.word	0x20000b0c

0800cdd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b084      	sub	sp, #16
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cde0:	2300      	movs	r3, #0
 800cde2:	60fb      	str	r3, [r7, #12]
 800cde4:	e018      	b.n	800ce18 <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cde6:	4a10      	ldr	r2, [pc, #64]	; (800ce28 <vQueueUnregisterQueue+0x50>)
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	00db      	lsls	r3, r3, #3
 800cdec:	18d3      	adds	r3, r2, r3
 800cdee:	3304      	adds	r3, #4
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	687a      	ldr	r2, [r7, #4]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d10c      	bne.n	800ce12 <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cdf8:	4b0b      	ldr	r3, [pc, #44]	; (800ce28 <vQueueUnregisterQueue+0x50>)
 800cdfa:	68fa      	ldr	r2, [r7, #12]
 800cdfc:	00d2      	lsls	r2, r2, #3
 800cdfe:	2100      	movs	r1, #0
 800ce00:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ce02:	4a09      	ldr	r2, [pc, #36]	; (800ce28 <vQueueUnregisterQueue+0x50>)
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	00db      	lsls	r3, r3, #3
 800ce08:	18d3      	adds	r3, r2, r3
 800ce0a:	3304      	adds	r3, #4
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	601a      	str	r2, [r3, #0]
				break;
 800ce10:	e006      	b.n	800ce20 <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3301      	adds	r3, #1
 800ce16:	60fb      	str	r3, [r7, #12]
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	2b07      	cmp	r3, #7
 800ce1c:	d9e3      	bls.n	800cde6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ce1e:	46c0      	nop			; (mov r8, r8)
 800ce20:	46c0      	nop			; (mov r8, r8)
 800ce22:	46bd      	mov	sp, r7
 800ce24:	b004      	add	sp, #16
 800ce26:	bd80      	pop	{r7, pc}
 800ce28:	20000b0c 	.word	0x20000b0c

0800ce2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	60f8      	str	r0, [r7, #12]
 800ce34:	60b9      	str	r1, [r7, #8]
 800ce36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ce3c:	f001 fbe0 	bl	800e600 <vPortEnterCritical>
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	2244      	movs	r2, #68	; 0x44
 800ce44:	5c9b      	ldrb	r3, [r3, r2]
 800ce46:	b25b      	sxtb	r3, r3
 800ce48:	3301      	adds	r3, #1
 800ce4a:	d103      	bne.n	800ce54 <vQueueWaitForMessageRestricted+0x28>
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	2244      	movs	r2, #68	; 0x44
 800ce50:	2100      	movs	r1, #0
 800ce52:	5499      	strb	r1, [r3, r2]
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	2245      	movs	r2, #69	; 0x45
 800ce58:	5c9b      	ldrb	r3, [r3, r2]
 800ce5a:	b25b      	sxtb	r3, r3
 800ce5c:	3301      	adds	r3, #1
 800ce5e:	d103      	bne.n	800ce68 <vQueueWaitForMessageRestricted+0x3c>
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	2245      	movs	r2, #69	; 0x45
 800ce64:	2100      	movs	r1, #0
 800ce66:	5499      	strb	r1, [r3, r2]
 800ce68:	f001 fbdc 	bl	800e624 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d106      	bne.n	800ce82 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ce74:	697b      	ldr	r3, [r7, #20]
 800ce76:	3324      	adds	r3, #36	; 0x24
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	68b9      	ldr	r1, [r7, #8]
 800ce7c:	0018      	movs	r0, r3
 800ce7e:	f000 fcd1 	bl	800d824 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	0018      	movs	r0, r3
 800ce86:	f7ff fef2 	bl	800cc6e <prvUnlockQueue>
	}
 800ce8a:	46c0      	nop			; (mov r8, r8)
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	b006      	add	sp, #24
 800ce90:	bd80      	pop	{r7, pc}

0800ce92 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ce92:	b590      	push	{r4, r7, lr}
 800ce94:	b08d      	sub	sp, #52	; 0x34
 800ce96:	af04      	add	r7, sp, #16
 800ce98:	60f8      	str	r0, [r7, #12]
 800ce9a:	60b9      	str	r1, [r7, #8]
 800ce9c:	607a      	str	r2, [r7, #4]
 800ce9e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d101      	bne.n	800ceaa <xTaskCreateStatic+0x18>
 800cea6:	b672      	cpsid	i
 800cea8:	e7fe      	b.n	800cea8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800ceaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d101      	bne.n	800ceb4 <xTaskCreateStatic+0x22>
 800ceb0:	b672      	cpsid	i
 800ceb2:	e7fe      	b.n	800ceb2 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ceb4:	23bc      	movs	r3, #188	; 0xbc
 800ceb6:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	2bbc      	cmp	r3, #188	; 0xbc
 800cebc:	d001      	beq.n	800cec2 <xTaskCreateStatic+0x30>
 800cebe:	b672      	cpsid	i
 800cec0:	e7fe      	b.n	800cec0 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d020      	beq.n	800cf0a <xTaskCreateStatic+0x78>
 800cec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d01d      	beq.n	800cf0a <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ced0:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ced6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ced8:	69fb      	ldr	r3, [r7, #28]
 800ceda:	22b9      	movs	r2, #185	; 0xb9
 800cedc:	2102      	movs	r1, #2
 800cede:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cee0:	683c      	ldr	r4, [r7, #0]
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	68b9      	ldr	r1, [r7, #8]
 800cee6:	68f8      	ldr	r0, [r7, #12]
 800cee8:	2300      	movs	r3, #0
 800ceea:	9303      	str	r3, [sp, #12]
 800ceec:	69fb      	ldr	r3, [r7, #28]
 800ceee:	9302      	str	r3, [sp, #8]
 800cef0:	2318      	movs	r3, #24
 800cef2:	18fb      	adds	r3, r7, r3
 800cef4:	9301      	str	r3, [sp, #4]
 800cef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cef8:	9300      	str	r3, [sp, #0]
 800cefa:	0023      	movs	r3, r4
 800cefc:	f000 f858 	bl	800cfb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	0018      	movs	r0, r3
 800cf04:	f000 f8ec 	bl	800d0e0 <prvAddNewTaskToReadyList>
 800cf08:	e001      	b.n	800cf0e <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf0e:	69bb      	ldr	r3, [r7, #24]
	}
 800cf10:	0018      	movs	r0, r3
 800cf12:	46bd      	mov	sp, r7
 800cf14:	b009      	add	sp, #36	; 0x24
 800cf16:	bd90      	pop	{r4, r7, pc}

0800cf18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cf18:	b590      	push	{r4, r7, lr}
 800cf1a:	b08d      	sub	sp, #52	; 0x34
 800cf1c:	af04      	add	r7, sp, #16
 800cf1e:	60f8      	str	r0, [r7, #12]
 800cf20:	60b9      	str	r1, [r7, #8]
 800cf22:	603b      	str	r3, [r7, #0]
 800cf24:	1dbb      	adds	r3, r7, #6
 800cf26:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf28:	1dbb      	adds	r3, r7, #6
 800cf2a:	881b      	ldrh	r3, [r3, #0]
 800cf2c:	009b      	lsls	r3, r3, #2
 800cf2e:	0018      	movs	r0, r3
 800cf30:	f001 fbfe 	bl	800e730 <pvPortMalloc>
 800cf34:	0003      	movs	r3, r0
 800cf36:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d010      	beq.n	800cf60 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800cf3e:	20bc      	movs	r0, #188	; 0xbc
 800cf40:	f001 fbf6 	bl	800e730 <pvPortMalloc>
 800cf44:	0003      	movs	r3, r0
 800cf46:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800cf48:	69fb      	ldr	r3, [r7, #28]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d003      	beq.n	800cf56 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cf4e:	69fb      	ldr	r3, [r7, #28]
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	631a      	str	r2, [r3, #48]	; 0x30
 800cf54:	e006      	b.n	800cf64 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	0018      	movs	r0, r3
 800cf5a:	f001 fc8f 	bl	800e87c <vPortFree>
 800cf5e:	e001      	b.n	800cf64 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cf64:	69fb      	ldr	r3, [r7, #28]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d01a      	beq.n	800cfa0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cf6a:	69fb      	ldr	r3, [r7, #28]
 800cf6c:	22b9      	movs	r2, #185	; 0xb9
 800cf6e:	2100      	movs	r1, #0
 800cf70:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf72:	1dbb      	adds	r3, r7, #6
 800cf74:	881a      	ldrh	r2, [r3, #0]
 800cf76:	683c      	ldr	r4, [r7, #0]
 800cf78:	68b9      	ldr	r1, [r7, #8]
 800cf7a:	68f8      	ldr	r0, [r7, #12]
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	9303      	str	r3, [sp, #12]
 800cf80:	69fb      	ldr	r3, [r7, #28]
 800cf82:	9302      	str	r3, [sp, #8]
 800cf84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf86:	9301      	str	r3, [sp, #4]
 800cf88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf8a:	9300      	str	r3, [sp, #0]
 800cf8c:	0023      	movs	r3, r4
 800cf8e:	f000 f80f 	bl	800cfb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf92:	69fb      	ldr	r3, [r7, #28]
 800cf94:	0018      	movs	r0, r3
 800cf96:	f000 f8a3 	bl	800d0e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	61bb      	str	r3, [r7, #24]
 800cf9e:	e002      	b.n	800cfa6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	425b      	negs	r3, r3
 800cfa4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cfa6:	69bb      	ldr	r3, [r7, #24]
	}
 800cfa8:	0018      	movs	r0, r3
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	b009      	add	sp, #36	; 0x24
 800cfae:	bd90      	pop	{r4, r7, pc}

0800cfb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b086      	sub	sp, #24
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	60f8      	str	r0, [r7, #12]
 800cfb8:	60b9      	str	r1, [r7, #8]
 800cfba:	607a      	str	r2, [r7, #4]
 800cfbc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cfbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	001a      	movs	r2, r3
 800cfc8:	21a5      	movs	r1, #165	; 0xa5
 800cfca:	f001 fe95 	bl	800ecf8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800cfce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	493e      	ldr	r1, [pc, #248]	; (800d0d0 <prvInitialiseNewTask+0x120>)
 800cfd6:	468c      	mov	ip, r1
 800cfd8:	4463      	add	r3, ip
 800cfda:	009b      	lsls	r3, r3, #2
 800cfdc:	18d3      	adds	r3, r2, r3
 800cfde:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	2207      	movs	r2, #7
 800cfe4:	4393      	bics	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	2207      	movs	r2, #7
 800cfec:	4013      	ands	r3, r2
 800cfee:	d001      	beq.n	800cff4 <prvInitialiseNewTask+0x44>
 800cff0:	b672      	cpsid	i
 800cff2:	e7fe      	b.n	800cff2 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cff4:	2300      	movs	r3, #0
 800cff6:	617b      	str	r3, [r7, #20]
 800cff8:	e013      	b.n	800d022 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cffa:	68ba      	ldr	r2, [r7, #8]
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	18d3      	adds	r3, r2, r3
 800d000:	7818      	ldrb	r0, [r3, #0]
 800d002:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d004:	2134      	movs	r1, #52	; 0x34
 800d006:	697b      	ldr	r3, [r7, #20]
 800d008:	18d3      	adds	r3, r2, r3
 800d00a:	185b      	adds	r3, r3, r1
 800d00c:	1c02      	adds	r2, r0, #0
 800d00e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800d010:	68ba      	ldr	r2, [r7, #8]
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	18d3      	adds	r3, r2, r3
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d006      	beq.n	800d02a <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	3301      	adds	r3, #1
 800d020:	617b      	str	r3, [r7, #20]
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	2b0f      	cmp	r3, #15
 800d026:	d9e8      	bls.n	800cffa <prvInitialiseNewTask+0x4a>
 800d028:	e000      	b.n	800d02c <prvInitialiseNewTask+0x7c>
		{
			break;
 800d02a:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d02e:	2243      	movs	r2, #67	; 0x43
 800d030:	2100      	movs	r1, #0
 800d032:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d034:	6a3b      	ldr	r3, [r7, #32]
 800d036:	2b37      	cmp	r3, #55	; 0x37
 800d038:	d901      	bls.n	800d03e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d03a:	2337      	movs	r3, #55	; 0x37
 800d03c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d03e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d040:	6a3a      	ldr	r2, [r7, #32]
 800d042:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d046:	6a3a      	ldr	r2, [r7, #32]
 800d048:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d04a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d04c:	2200      	movs	r2, #0
 800d04e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d052:	3304      	adds	r3, #4
 800d054:	0018      	movs	r0, r3
 800d056:	f7fe ffc5 	bl	800bfe4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d05a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05c:	3318      	adds	r3, #24
 800d05e:	0018      	movs	r0, r3
 800d060:	f7fe ffc0 	bl	800bfe4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d066:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d068:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d06a:	6a3b      	ldr	r3, [r7, #32]
 800d06c:	2238      	movs	r2, #56	; 0x38
 800d06e:	1ad2      	subs	r2, r2, r3
 800d070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d072:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d078:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	22b4      	movs	r2, #180	; 0xb4
 800d07e:	2100      	movs	r1, #0
 800d080:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d084:	22b8      	movs	r2, #184	; 0xb8
 800d086:	2100      	movs	r1, #0
 800d088:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08c:	3354      	adds	r3, #84	; 0x54
 800d08e:	2260      	movs	r2, #96	; 0x60
 800d090:	2100      	movs	r1, #0
 800d092:	0018      	movs	r0, r3
 800d094:	f001 fe30 	bl	800ecf8 <memset>
 800d098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d09a:	4a0e      	ldr	r2, [pc, #56]	; (800d0d4 <prvInitialiseNewTask+0x124>)
 800d09c:	659a      	str	r2, [r3, #88]	; 0x58
 800d09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0a0:	4a0d      	ldr	r2, [pc, #52]	; (800d0d8 <prvInitialiseNewTask+0x128>)
 800d0a2:	65da      	str	r2, [r3, #92]	; 0x5c
 800d0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0a6:	4a0d      	ldr	r2, [pc, #52]	; (800d0dc <prvInitialiseNewTask+0x12c>)
 800d0a8:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d0aa:	683a      	ldr	r2, [r7, #0]
 800d0ac:	68f9      	ldr	r1, [r7, #12]
 800d0ae:	693b      	ldr	r3, [r7, #16]
 800d0b0:	0018      	movs	r0, r3
 800d0b2:	f001 fa0b 	bl	800e4cc <pxPortInitialiseStack>
 800d0b6:	0002      	movs	r2, r0
 800d0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ba:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d002      	beq.n	800d0c8 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0c8:	46c0      	nop			; (mov r8, r8)
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	b006      	add	sp, #24
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	3fffffff 	.word	0x3fffffff
 800d0d4:	08013ab8 	.word	0x08013ab8
 800d0d8:	08013ad8 	.word	0x08013ad8
 800d0dc:	08013a98 	.word	0x08013a98

0800d0e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d0e8:	f001 fa8a 	bl	800e600 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d0ec:	4b2a      	ldr	r3, [pc, #168]	; (800d198 <prvAddNewTaskToReadyList+0xb8>)
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	1c5a      	adds	r2, r3, #1
 800d0f2:	4b29      	ldr	r3, [pc, #164]	; (800d198 <prvAddNewTaskToReadyList+0xb8>)
 800d0f4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800d0f6:	4b29      	ldr	r3, [pc, #164]	; (800d19c <prvAddNewTaskToReadyList+0xbc>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d109      	bne.n	800d112 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d0fe:	4b27      	ldr	r3, [pc, #156]	; (800d19c <prvAddNewTaskToReadyList+0xbc>)
 800d100:	687a      	ldr	r2, [r7, #4]
 800d102:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d104:	4b24      	ldr	r3, [pc, #144]	; (800d198 <prvAddNewTaskToReadyList+0xb8>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	2b01      	cmp	r3, #1
 800d10a:	d110      	bne.n	800d12e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d10c:	f000 fc8a 	bl	800da24 <prvInitialiseTaskLists>
 800d110:	e00d      	b.n	800d12e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d112:	4b23      	ldr	r3, [pc, #140]	; (800d1a0 <prvAddNewTaskToReadyList+0xc0>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d109      	bne.n	800d12e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d11a:	4b20      	ldr	r3, [pc, #128]	; (800d19c <prvAddNewTaskToReadyList+0xbc>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d124:	429a      	cmp	r2, r3
 800d126:	d802      	bhi.n	800d12e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d128:	4b1c      	ldr	r3, [pc, #112]	; (800d19c <prvAddNewTaskToReadyList+0xbc>)
 800d12a:	687a      	ldr	r2, [r7, #4]
 800d12c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d12e:	4b1d      	ldr	r3, [pc, #116]	; (800d1a4 <prvAddNewTaskToReadyList+0xc4>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	1c5a      	adds	r2, r3, #1
 800d134:	4b1b      	ldr	r3, [pc, #108]	; (800d1a4 <prvAddNewTaskToReadyList+0xc4>)
 800d136:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d138:	4b1a      	ldr	r3, [pc, #104]	; (800d1a4 <prvAddNewTaskToReadyList+0xc4>)
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d144:	4b18      	ldr	r3, [pc, #96]	; (800d1a8 <prvAddNewTaskToReadyList+0xc8>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	429a      	cmp	r2, r3
 800d14a:	d903      	bls.n	800d154 <prvAddNewTaskToReadyList+0x74>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d150:	4b15      	ldr	r3, [pc, #84]	; (800d1a8 <prvAddNewTaskToReadyList+0xc8>)
 800d152:	601a      	str	r2, [r3, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d158:	0013      	movs	r3, r2
 800d15a:	009b      	lsls	r3, r3, #2
 800d15c:	189b      	adds	r3, r3, r2
 800d15e:	009b      	lsls	r3, r3, #2
 800d160:	4a12      	ldr	r2, [pc, #72]	; (800d1ac <prvAddNewTaskToReadyList+0xcc>)
 800d162:	189a      	adds	r2, r3, r2
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	3304      	adds	r3, #4
 800d168:	0019      	movs	r1, r3
 800d16a:	0010      	movs	r0, r2
 800d16c:	f7fe ff45 	bl	800bffa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d170:	f001 fa58 	bl	800e624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d174:	4b0a      	ldr	r3, [pc, #40]	; (800d1a0 <prvAddNewTaskToReadyList+0xc0>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d008      	beq.n	800d18e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d17c:	4b07      	ldr	r3, [pc, #28]	; (800d19c <prvAddNewTaskToReadyList+0xbc>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d186:	429a      	cmp	r2, r3
 800d188:	d201      	bcs.n	800d18e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d18a:	f001 fa29 	bl	800e5e0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d18e:	46c0      	nop			; (mov r8, r8)
 800d190:	46bd      	mov	sp, r7
 800d192:	b002      	add	sp, #8
 800d194:	bd80      	pop	{r7, pc}
 800d196:	46c0      	nop			; (mov r8, r8)
 800d198:	20001020 	.word	0x20001020
 800d19c:	20000b4c 	.word	0x20000b4c
 800d1a0:	2000102c 	.word	0x2000102c
 800d1a4:	2000103c 	.word	0x2000103c
 800d1a8:	20001028 	.word	0x20001028
 800d1ac:	20000b50 	.word	0x20000b50

0800d1b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d010      	beq.n	800d1e4 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d1c2:	4b0d      	ldr	r3, [pc, #52]	; (800d1f8 <vTaskDelay+0x48>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d001      	beq.n	800d1ce <vTaskDelay+0x1e>
 800d1ca:	b672      	cpsid	i
 800d1cc:	e7fe      	b.n	800d1cc <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800d1ce:	f000 f957 	bl	800d480 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	0018      	movs	r0, r3
 800d1d8:	f000 fe54 	bl	800de84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d1dc:	f000 f95c 	bl	800d498 <xTaskResumeAll>
 800d1e0:	0003      	movs	r3, r0
 800d1e2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d101      	bne.n	800d1ee <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800d1ea:	f001 f9f9 	bl	800e5e0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d1ee:	46c0      	nop			; (mov r8, r8)
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	b004      	add	sp, #16
 800d1f4:	bd80      	pop	{r7, pc}
 800d1f6:	46c0      	nop			; (mov r8, r8)
 800d1f8:	20001048 	.word	0x20001048

0800d1fc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b084      	sub	sp, #16
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d204:	f001 f9fc 	bl	800e600 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d102      	bne.n	800d214 <vTaskSuspend+0x18>
 800d20e:	4b29      	ldr	r3, [pc, #164]	; (800d2b4 <vTaskSuspend+0xb8>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	e000      	b.n	800d216 <vTaskSuspend+0x1a>
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	3304      	adds	r3, #4
 800d21c:	0018      	movs	r0, r3
 800d21e:	f7fe ff44 	bl	800c0aa <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d226:	2b00      	cmp	r3, #0
 800d228:	d004      	beq.n	800d234 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	3318      	adds	r3, #24
 800d22e:	0018      	movs	r0, r3
 800d230:	f7fe ff3b 	bl	800c0aa <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	1d1a      	adds	r2, r3, #4
 800d238:	4b1f      	ldr	r3, [pc, #124]	; (800d2b8 <vTaskSuspend+0xbc>)
 800d23a:	0011      	movs	r1, r2
 800d23c:	0018      	movs	r0, r3
 800d23e:	f7fe fedc 	bl	800bffa <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	22b8      	movs	r2, #184	; 0xb8
 800d246:	5c9b      	ldrb	r3, [r3, r2]
 800d248:	b2db      	uxtb	r3, r3
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d103      	bne.n	800d256 <vTaskSuspend+0x5a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	22b8      	movs	r2, #184	; 0xb8
 800d252:	2100      	movs	r1, #0
 800d254:	5499      	strb	r1, [r3, r2]
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800d256:	f001 f9e5 	bl	800e624 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800d25a:	4b18      	ldr	r3, [pc, #96]	; (800d2bc <vTaskSuspend+0xc0>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d005      	beq.n	800d26e <vTaskSuspend+0x72>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800d262:	f001 f9cd 	bl	800e600 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800d266:	f000 fc7d 	bl	800db64 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800d26a:	f001 f9db 	bl	800e624 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800d26e:	4b11      	ldr	r3, [pc, #68]	; (800d2b4 <vTaskSuspend+0xb8>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	68fa      	ldr	r2, [r7, #12]
 800d274:	429a      	cmp	r2, r3
 800d276:	d118      	bne.n	800d2aa <vTaskSuspend+0xae>
		{
			if( xSchedulerRunning != pdFALSE )
 800d278:	4b10      	ldr	r3, [pc, #64]	; (800d2bc <vTaskSuspend+0xc0>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d008      	beq.n	800d292 <vTaskSuspend+0x96>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800d280:	4b0f      	ldr	r3, [pc, #60]	; (800d2c0 <vTaskSuspend+0xc4>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d001      	beq.n	800d28c <vTaskSuspend+0x90>
 800d288:	b672      	cpsid	i
 800d28a:	e7fe      	b.n	800d28a <vTaskSuspend+0x8e>
				portYIELD_WITHIN_API();
 800d28c:	f001 f9a8 	bl	800e5e0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d290:	e00b      	b.n	800d2aa <vTaskSuspend+0xae>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800d292:	4b09      	ldr	r3, [pc, #36]	; (800d2b8 <vTaskSuspend+0xbc>)
 800d294:	681a      	ldr	r2, [r3, #0]
 800d296:	4b0b      	ldr	r3, [pc, #44]	; (800d2c4 <vTaskSuspend+0xc8>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d103      	bne.n	800d2a6 <vTaskSuspend+0xaa>
					pxCurrentTCB = NULL;
 800d29e:	4b05      	ldr	r3, [pc, #20]	; (800d2b4 <vTaskSuspend+0xb8>)
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	601a      	str	r2, [r3, #0]
	}
 800d2a4:	e001      	b.n	800d2aa <vTaskSuspend+0xae>
					vTaskSwitchContext();
 800d2a6:	f000 fa45 	bl	800d734 <vTaskSwitchContext>
	}
 800d2aa:	46c0      	nop			; (mov r8, r8)
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	b004      	add	sp, #16
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	46c0      	nop			; (mov r8, r8)
 800d2b4:	20000b4c 	.word	0x20000b4c
 800d2b8:	2000100c 	.word	0x2000100c
 800d2bc:	2000102c 	.word	0x2000102c
 800d2c0:	20001048 	.word	0x20001048
 800d2c4:	20001020 	.word	0x20001020

0800d2c8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d101      	bne.n	800d2e2 <prvTaskIsTaskSuspended+0x1a>
 800d2de:	b672      	cpsid	i
 800d2e0:	e7fe      	b.n	800d2e0 <prvTaskIsTaskSuspended+0x18>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	695a      	ldr	r2, [r3, #20]
 800d2e6:	4b0e      	ldr	r3, [pc, #56]	; (800d320 <prvTaskIsTaskSuspended+0x58>)
 800d2e8:	429a      	cmp	r2, r3
 800d2ea:	d101      	bne.n	800d2f0 <prvTaskIsTaskSuspended+0x28>
 800d2ec:	2301      	movs	r3, #1
 800d2ee:	e000      	b.n	800d2f2 <prvTaskIsTaskSuspended+0x2a>
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d00f      	beq.n	800d316 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d2fa:	4b0a      	ldr	r3, [pc, #40]	; (800d324 <prvTaskIsTaskSuspended+0x5c>)
 800d2fc:	429a      	cmp	r2, r3
 800d2fe:	d00a      	beq.n	800d316 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d304:	2b00      	cmp	r3, #0
 800d306:	d101      	bne.n	800d30c <prvTaskIsTaskSuspended+0x44>
 800d308:	2301      	movs	r3, #1
 800d30a:	e000      	b.n	800d30e <prvTaskIsTaskSuspended+0x46>
 800d30c:	2300      	movs	r3, #0
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d001      	beq.n	800d316 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800d312:	2301      	movs	r3, #1
 800d314:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d316:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800d318:	0018      	movs	r0, r3
 800d31a:	46bd      	mov	sp, r7
 800d31c:	b004      	add	sp, #16
 800d31e:	bd80      	pop	{r7, pc}
 800d320:	2000100c 	.word	0x2000100c
 800d324:	20000fe0 	.word	0x20000fe0

0800d328 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b084      	sub	sp, #16
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d101      	bne.n	800d33e <vTaskResume+0x16>
 800d33a:	b672      	cpsid	i
 800d33c:	e7fe      	b.n	800d33c <vTaskResume+0x14>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d034      	beq.n	800d3ae <vTaskResume+0x86>
 800d344:	4b1c      	ldr	r3, [pc, #112]	; (800d3b8 <vTaskResume+0x90>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d02f      	beq.n	800d3ae <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 800d34e:	f001 f957 	bl	800e600 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	0018      	movs	r0, r3
 800d356:	f7ff ffb7 	bl	800d2c8 <prvTaskIsTaskSuspended>
 800d35a:	1e03      	subs	r3, r0, #0
 800d35c:	d025      	beq.n	800d3aa <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	3304      	adds	r3, #4
 800d362:	0018      	movs	r0, r3
 800d364:	f7fe fea1 	bl	800c0aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d36c:	4b13      	ldr	r3, [pc, #76]	; (800d3bc <vTaskResume+0x94>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	429a      	cmp	r2, r3
 800d372:	d903      	bls.n	800d37c <vTaskResume+0x54>
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d378:	4b10      	ldr	r3, [pc, #64]	; (800d3bc <vTaskResume+0x94>)
 800d37a:	601a      	str	r2, [r3, #0]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d380:	0013      	movs	r3, r2
 800d382:	009b      	lsls	r3, r3, #2
 800d384:	189b      	adds	r3, r3, r2
 800d386:	009b      	lsls	r3, r3, #2
 800d388:	4a0d      	ldr	r2, [pc, #52]	; (800d3c0 <vTaskResume+0x98>)
 800d38a:	189a      	adds	r2, r3, r2
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	3304      	adds	r3, #4
 800d390:	0019      	movs	r1, r3
 800d392:	0010      	movs	r0, r2
 800d394:	f7fe fe31 	bl	800bffa <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d39c:	4b06      	ldr	r3, [pc, #24]	; (800d3b8 <vTaskResume+0x90>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	d301      	bcc.n	800d3aa <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800d3a6:	f001 f91b 	bl	800e5e0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800d3aa:	f001 f93b 	bl	800e624 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d3ae:	46c0      	nop			; (mov r8, r8)
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	b004      	add	sp, #16
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	46c0      	nop			; (mov r8, r8)
 800d3b8:	20000b4c 	.word	0x20000b4c
 800d3bc:	20001028 	.word	0x20001028
 800d3c0:	20000b50 	.word	0x20000b50

0800d3c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d3c4:	b590      	push	{r4, r7, lr}
 800d3c6:	b089      	sub	sp, #36	; 0x24
 800d3c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d3d2:	003a      	movs	r2, r7
 800d3d4:	1d39      	adds	r1, r7, #4
 800d3d6:	2308      	movs	r3, #8
 800d3d8:	18fb      	adds	r3, r7, r3
 800d3da:	0018      	movs	r0, r3
 800d3dc:	f7fe fdb4 	bl	800bf48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d3e0:	683c      	ldr	r4, [r7, #0]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	68ba      	ldr	r2, [r7, #8]
 800d3e6:	491e      	ldr	r1, [pc, #120]	; (800d460 <vTaskStartScheduler+0x9c>)
 800d3e8:	481e      	ldr	r0, [pc, #120]	; (800d464 <vTaskStartScheduler+0xa0>)
 800d3ea:	9202      	str	r2, [sp, #8]
 800d3ec:	9301      	str	r3, [sp, #4]
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	0022      	movs	r2, r4
 800d3f6:	f7ff fd4c 	bl	800ce92 <xTaskCreateStatic>
 800d3fa:	0002      	movs	r2, r0
 800d3fc:	4b1a      	ldr	r3, [pc, #104]	; (800d468 <vTaskStartScheduler+0xa4>)
 800d3fe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d400:	4b19      	ldr	r3, [pc, #100]	; (800d468 <vTaskStartScheduler+0xa4>)
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d002      	beq.n	800d40e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d408:	2301      	movs	r3, #1
 800d40a:	60fb      	str	r3, [r7, #12]
 800d40c:	e001      	b.n	800d412 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d40e:	2300      	movs	r3, #0
 800d410:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d103      	bne.n	800d420 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800d418:	f000 fd88 	bl	800df2c <xTimerCreateTimerTask>
 800d41c:	0003      	movs	r3, r0
 800d41e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2b01      	cmp	r3, #1
 800d424:	d113      	bne.n	800d44e <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800d426:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d428:	4b10      	ldr	r3, [pc, #64]	; (800d46c <vTaskStartScheduler+0xa8>)
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	3354      	adds	r3, #84	; 0x54
 800d42e:	001a      	movs	r2, r3
 800d430:	4b0f      	ldr	r3, [pc, #60]	; (800d470 <vTaskStartScheduler+0xac>)
 800d432:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d434:	4b0f      	ldr	r3, [pc, #60]	; (800d474 <vTaskStartScheduler+0xb0>)
 800d436:	2201      	movs	r2, #1
 800d438:	4252      	negs	r2, r2
 800d43a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d43c:	4b0e      	ldr	r3, [pc, #56]	; (800d478 <vTaskStartScheduler+0xb4>)
 800d43e:	2201      	movs	r2, #1
 800d440:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800d442:	4b0e      	ldr	r3, [pc, #56]	; (800d47c <vTaskStartScheduler+0xb8>)
 800d444:	2200      	movs	r2, #0
 800d446:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d448:	f001 f8a6 	bl	800e598 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d44c:	e004      	b.n	800d458 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	3301      	adds	r3, #1
 800d452:	d101      	bne.n	800d458 <vTaskStartScheduler+0x94>
 800d454:	b672      	cpsid	i
 800d456:	e7fe      	b.n	800d456 <vTaskStartScheduler+0x92>
}
 800d458:	46c0      	nop			; (mov r8, r8)
 800d45a:	46bd      	mov	sp, r7
 800d45c:	b005      	add	sp, #20
 800d45e:	bd90      	pop	{r4, r7, pc}
 800d460:	08012f6c 	.word	0x08012f6c
 800d464:	0800da05 	.word	0x0800da05
 800d468:	20001044 	.word	0x20001044
 800d46c:	20000b4c 	.word	0x20000b4c
 800d470:	20000070 	.word	0x20000070
 800d474:	20001040 	.word	0x20001040
 800d478:	2000102c 	.word	0x2000102c
 800d47c:	20001024 	.word	0x20001024

0800d480 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d480:	b580      	push	{r7, lr}
 800d482:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d484:	4b03      	ldr	r3, [pc, #12]	; (800d494 <vTaskSuspendAll+0x14>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	1c5a      	adds	r2, r3, #1
 800d48a:	4b02      	ldr	r3, [pc, #8]	; (800d494 <vTaskSuspendAll+0x14>)
 800d48c:	601a      	str	r2, [r3, #0]
}
 800d48e:	46c0      	nop			; (mov r8, r8)
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}
 800d494:	20001048 	.word	0x20001048

0800d498 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d4a6:	4b3a      	ldr	r3, [pc, #232]	; (800d590 <xTaskResumeAll+0xf8>)
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d101      	bne.n	800d4b2 <xTaskResumeAll+0x1a>
 800d4ae:	b672      	cpsid	i
 800d4b0:	e7fe      	b.n	800d4b0 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d4b2:	f001 f8a5 	bl	800e600 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d4b6:	4b36      	ldr	r3, [pc, #216]	; (800d590 <xTaskResumeAll+0xf8>)
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	1e5a      	subs	r2, r3, #1
 800d4bc:	4b34      	ldr	r3, [pc, #208]	; (800d590 <xTaskResumeAll+0xf8>)
 800d4be:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4c0:	4b33      	ldr	r3, [pc, #204]	; (800d590 <xTaskResumeAll+0xf8>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d15b      	bne.n	800d580 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d4c8:	4b32      	ldr	r3, [pc, #200]	; (800d594 <xTaskResumeAll+0xfc>)
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d057      	beq.n	800d580 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d4d0:	e02f      	b.n	800d532 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d4d2:	4b31      	ldr	r3, [pc, #196]	; (800d598 <xTaskResumeAll+0x100>)
 800d4d4:	68db      	ldr	r3, [r3, #12]
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3318      	adds	r3, #24
 800d4de:	0018      	movs	r0, r3
 800d4e0:	f7fe fde3 	bl	800c0aa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	3304      	adds	r3, #4
 800d4e8:	0018      	movs	r0, r3
 800d4ea:	f7fe fdde 	bl	800c0aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4f2:	4b2a      	ldr	r3, [pc, #168]	; (800d59c <xTaskResumeAll+0x104>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	429a      	cmp	r2, r3
 800d4f8:	d903      	bls.n	800d502 <xTaskResumeAll+0x6a>
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4fe:	4b27      	ldr	r3, [pc, #156]	; (800d59c <xTaskResumeAll+0x104>)
 800d500:	601a      	str	r2, [r3, #0]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d506:	0013      	movs	r3, r2
 800d508:	009b      	lsls	r3, r3, #2
 800d50a:	189b      	adds	r3, r3, r2
 800d50c:	009b      	lsls	r3, r3, #2
 800d50e:	4a24      	ldr	r2, [pc, #144]	; (800d5a0 <xTaskResumeAll+0x108>)
 800d510:	189a      	adds	r2, r3, r2
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	3304      	adds	r3, #4
 800d516:	0019      	movs	r1, r3
 800d518:	0010      	movs	r0, r2
 800d51a:	f7fe fd6e 	bl	800bffa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d522:	4b20      	ldr	r3, [pc, #128]	; (800d5a4 <xTaskResumeAll+0x10c>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d528:	429a      	cmp	r2, r3
 800d52a:	d302      	bcc.n	800d532 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800d52c:	4b1e      	ldr	r3, [pc, #120]	; (800d5a8 <xTaskResumeAll+0x110>)
 800d52e:	2201      	movs	r2, #1
 800d530:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d532:	4b19      	ldr	r3, [pc, #100]	; (800d598 <xTaskResumeAll+0x100>)
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d1cb      	bne.n	800d4d2 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d001      	beq.n	800d544 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d540:	f000 fb10 	bl	800db64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d544:	4b19      	ldr	r3, [pc, #100]	; (800d5ac <xTaskResumeAll+0x114>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d00f      	beq.n	800d570 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d550:	f000 f83c 	bl	800d5cc <xTaskIncrementTick>
 800d554:	1e03      	subs	r3, r0, #0
 800d556:	d002      	beq.n	800d55e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800d558:	4b13      	ldr	r3, [pc, #76]	; (800d5a8 <xTaskResumeAll+0x110>)
 800d55a:	2201      	movs	r2, #1
 800d55c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	3b01      	subs	r3, #1
 800d562:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d1f2      	bne.n	800d550 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 800d56a:	4b10      	ldr	r3, [pc, #64]	; (800d5ac <xTaskResumeAll+0x114>)
 800d56c:	2200      	movs	r2, #0
 800d56e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d570:	4b0d      	ldr	r3, [pc, #52]	; (800d5a8 <xTaskResumeAll+0x110>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d003      	beq.n	800d580 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d578:	2301      	movs	r3, #1
 800d57a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d57c:	f001 f830 	bl	800e5e0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d580:	f001 f850 	bl	800e624 <vPortExitCritical>

	return xAlreadyYielded;
 800d584:	68bb      	ldr	r3, [r7, #8]
}
 800d586:	0018      	movs	r0, r3
 800d588:	46bd      	mov	sp, r7
 800d58a:	b004      	add	sp, #16
 800d58c:	bd80      	pop	{r7, pc}
 800d58e:	46c0      	nop			; (mov r8, r8)
 800d590:	20001048 	.word	0x20001048
 800d594:	20001020 	.word	0x20001020
 800d598:	20000fe0 	.word	0x20000fe0
 800d59c:	20001028 	.word	0x20001028
 800d5a0:	20000b50 	.word	0x20000b50
 800d5a4:	20000b4c 	.word	0x20000b4c
 800d5a8:	20001034 	.word	0x20001034
 800d5ac:	20001030 	.word	0x20001030

0800d5b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d5b6:	4b04      	ldr	r3, [pc, #16]	; (800d5c8 <xTaskGetTickCount+0x18>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d5bc:	687b      	ldr	r3, [r7, #4]
}
 800d5be:	0018      	movs	r0, r3
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	b002      	add	sp, #8
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	46c0      	nop			; (mov r8, r8)
 800d5c8:	20001024 	.word	0x20001024

0800d5cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b086      	sub	sp, #24
 800d5d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d5d6:	4b4c      	ldr	r3, [pc, #304]	; (800d708 <xTaskIncrementTick+0x13c>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d000      	beq.n	800d5e0 <xTaskIncrementTick+0x14>
 800d5de:	e083      	b.n	800d6e8 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d5e0:	4b4a      	ldr	r3, [pc, #296]	; (800d70c <xTaskIncrementTick+0x140>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	3301      	adds	r3, #1
 800d5e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d5e8:	4b48      	ldr	r3, [pc, #288]	; (800d70c <xTaskIncrementTick+0x140>)
 800d5ea:	693a      	ldr	r2, [r7, #16]
 800d5ec:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d117      	bne.n	800d624 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800d5f4:	4b46      	ldr	r3, [pc, #280]	; (800d710 <xTaskIncrementTick+0x144>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d001      	beq.n	800d602 <xTaskIncrementTick+0x36>
 800d5fe:	b672      	cpsid	i
 800d600:	e7fe      	b.n	800d600 <xTaskIncrementTick+0x34>
 800d602:	4b43      	ldr	r3, [pc, #268]	; (800d710 <xTaskIncrementTick+0x144>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	60fb      	str	r3, [r7, #12]
 800d608:	4b42      	ldr	r3, [pc, #264]	; (800d714 <xTaskIncrementTick+0x148>)
 800d60a:	681a      	ldr	r2, [r3, #0]
 800d60c:	4b40      	ldr	r3, [pc, #256]	; (800d710 <xTaskIncrementTick+0x144>)
 800d60e:	601a      	str	r2, [r3, #0]
 800d610:	4b40      	ldr	r3, [pc, #256]	; (800d714 <xTaskIncrementTick+0x148>)
 800d612:	68fa      	ldr	r2, [r7, #12]
 800d614:	601a      	str	r2, [r3, #0]
 800d616:	4b40      	ldr	r3, [pc, #256]	; (800d718 <xTaskIncrementTick+0x14c>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	1c5a      	adds	r2, r3, #1
 800d61c:	4b3e      	ldr	r3, [pc, #248]	; (800d718 <xTaskIncrementTick+0x14c>)
 800d61e:	601a      	str	r2, [r3, #0]
 800d620:	f000 faa0 	bl	800db64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d624:	4b3d      	ldr	r3, [pc, #244]	; (800d71c <xTaskIncrementTick+0x150>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	693a      	ldr	r2, [r7, #16]
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d34e      	bcc.n	800d6cc <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d62e:	4b38      	ldr	r3, [pc, #224]	; (800d710 <xTaskIncrementTick+0x144>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d101      	bne.n	800d63c <xTaskIncrementTick+0x70>
 800d638:	2301      	movs	r3, #1
 800d63a:	e000      	b.n	800d63e <xTaskIncrementTick+0x72>
 800d63c:	2300      	movs	r3, #0
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d004      	beq.n	800d64c <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d642:	4b36      	ldr	r3, [pc, #216]	; (800d71c <xTaskIncrementTick+0x150>)
 800d644:	2201      	movs	r2, #1
 800d646:	4252      	negs	r2, r2
 800d648:	601a      	str	r2, [r3, #0]
					break;
 800d64a:	e03f      	b.n	800d6cc <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d64c:	4b30      	ldr	r3, [pc, #192]	; (800d710 <xTaskIncrementTick+0x144>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d65c:	693a      	ldr	r2, [r7, #16]
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	429a      	cmp	r2, r3
 800d662:	d203      	bcs.n	800d66c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d664:	4b2d      	ldr	r3, [pc, #180]	; (800d71c <xTaskIncrementTick+0x150>)
 800d666:	687a      	ldr	r2, [r7, #4]
 800d668:	601a      	str	r2, [r3, #0]
						break;
 800d66a:	e02f      	b.n	800d6cc <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	3304      	adds	r3, #4
 800d670:	0018      	movs	r0, r3
 800d672:	f7fe fd1a 	bl	800c0aa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d004      	beq.n	800d688 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	3318      	adds	r3, #24
 800d682:	0018      	movs	r0, r3
 800d684:	f7fe fd11 	bl	800c0aa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d68c:	4b24      	ldr	r3, [pc, #144]	; (800d720 <xTaskIncrementTick+0x154>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	429a      	cmp	r2, r3
 800d692:	d903      	bls.n	800d69c <xTaskIncrementTick+0xd0>
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d698:	4b21      	ldr	r3, [pc, #132]	; (800d720 <xTaskIncrementTick+0x154>)
 800d69a:	601a      	str	r2, [r3, #0]
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6a0:	0013      	movs	r3, r2
 800d6a2:	009b      	lsls	r3, r3, #2
 800d6a4:	189b      	adds	r3, r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	4a1e      	ldr	r2, [pc, #120]	; (800d724 <xTaskIncrementTick+0x158>)
 800d6aa:	189a      	adds	r2, r3, r2
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	3304      	adds	r3, #4
 800d6b0:	0019      	movs	r1, r3
 800d6b2:	0010      	movs	r0, r2
 800d6b4:	f7fe fca1 	bl	800bffa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6bc:	4b1a      	ldr	r3, [pc, #104]	; (800d728 <xTaskIncrementTick+0x15c>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	d3b3      	bcc.n	800d62e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6ca:	e7b0      	b.n	800d62e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d6cc:	4b16      	ldr	r3, [pc, #88]	; (800d728 <xTaskIncrementTick+0x15c>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6d2:	4914      	ldr	r1, [pc, #80]	; (800d724 <xTaskIncrementTick+0x158>)
 800d6d4:	0013      	movs	r3, r2
 800d6d6:	009b      	lsls	r3, r3, #2
 800d6d8:	189b      	adds	r3, r3, r2
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	585b      	ldr	r3, [r3, r1]
 800d6de:	2b01      	cmp	r3, #1
 800d6e0:	d907      	bls.n	800d6f2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	617b      	str	r3, [r7, #20]
 800d6e6:	e004      	b.n	800d6f2 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d6e8:	4b10      	ldr	r3, [pc, #64]	; (800d72c <xTaskIncrementTick+0x160>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	4b0f      	ldr	r3, [pc, #60]	; (800d72c <xTaskIncrementTick+0x160>)
 800d6f0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d6f2:	4b0f      	ldr	r3, [pc, #60]	; (800d730 <xTaskIncrementTick+0x164>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d001      	beq.n	800d6fe <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d6fe:	697b      	ldr	r3, [r7, #20]
}
 800d700:	0018      	movs	r0, r3
 800d702:	46bd      	mov	sp, r7
 800d704:	b006      	add	sp, #24
 800d706:	bd80      	pop	{r7, pc}
 800d708:	20001048 	.word	0x20001048
 800d70c:	20001024 	.word	0x20001024
 800d710:	20000fd8 	.word	0x20000fd8
 800d714:	20000fdc 	.word	0x20000fdc
 800d718:	20001038 	.word	0x20001038
 800d71c:	20001040 	.word	0x20001040
 800d720:	20001028 	.word	0x20001028
 800d724:	20000b50 	.word	0x20000b50
 800d728:	20000b4c 	.word	0x20000b4c
 800d72c:	20001030 	.word	0x20001030
 800d730:	20001034 	.word	0x20001034

0800d734 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b082      	sub	sp, #8
 800d738:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d73a:	4b25      	ldr	r3, [pc, #148]	; (800d7d0 <vTaskSwitchContext+0x9c>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d003      	beq.n	800d74a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d742:	4b24      	ldr	r3, [pc, #144]	; (800d7d4 <vTaskSwitchContext+0xa0>)
 800d744:	2201      	movs	r2, #1
 800d746:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d748:	e03d      	b.n	800d7c6 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 800d74a:	4b22      	ldr	r3, [pc, #136]	; (800d7d4 <vTaskSwitchContext+0xa0>)
 800d74c:	2200      	movs	r2, #0
 800d74e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d750:	4b21      	ldr	r3, [pc, #132]	; (800d7d8 <vTaskSwitchContext+0xa4>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	607b      	str	r3, [r7, #4]
 800d756:	e007      	b.n	800d768 <vTaskSwitchContext+0x34>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d101      	bne.n	800d762 <vTaskSwitchContext+0x2e>
 800d75e:	b672      	cpsid	i
 800d760:	e7fe      	b.n	800d760 <vTaskSwitchContext+0x2c>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	3b01      	subs	r3, #1
 800d766:	607b      	str	r3, [r7, #4]
 800d768:	491c      	ldr	r1, [pc, #112]	; (800d7dc <vTaskSwitchContext+0xa8>)
 800d76a:	687a      	ldr	r2, [r7, #4]
 800d76c:	0013      	movs	r3, r2
 800d76e:	009b      	lsls	r3, r3, #2
 800d770:	189b      	adds	r3, r3, r2
 800d772:	009b      	lsls	r3, r3, #2
 800d774:	585b      	ldr	r3, [r3, r1]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d0ee      	beq.n	800d758 <vTaskSwitchContext+0x24>
 800d77a:	687a      	ldr	r2, [r7, #4]
 800d77c:	0013      	movs	r3, r2
 800d77e:	009b      	lsls	r3, r3, #2
 800d780:	189b      	adds	r3, r3, r2
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	4a15      	ldr	r2, [pc, #84]	; (800d7dc <vTaskSwitchContext+0xa8>)
 800d786:	189b      	adds	r3, r3, r2
 800d788:	603b      	str	r3, [r7, #0]
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	685b      	ldr	r3, [r3, #4]
 800d78e:	685a      	ldr	r2, [r3, #4]
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	605a      	str	r2, [r3, #4]
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	685a      	ldr	r2, [r3, #4]
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	3308      	adds	r3, #8
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d104      	bne.n	800d7aa <vTaskSwitchContext+0x76>
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	685b      	ldr	r3, [r3, #4]
 800d7a4:	685a      	ldr	r2, [r3, #4]
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	605a      	str	r2, [r3, #4]
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	68da      	ldr	r2, [r3, #12]
 800d7b0:	4b0b      	ldr	r3, [pc, #44]	; (800d7e0 <vTaskSwitchContext+0xac>)
 800d7b2:	601a      	str	r2, [r3, #0]
 800d7b4:	4b08      	ldr	r3, [pc, #32]	; (800d7d8 <vTaskSwitchContext+0xa4>)
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d7ba:	4b09      	ldr	r3, [pc, #36]	; (800d7e0 <vTaskSwitchContext+0xac>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	3354      	adds	r3, #84	; 0x54
 800d7c0:	001a      	movs	r2, r3
 800d7c2:	4b08      	ldr	r3, [pc, #32]	; (800d7e4 <vTaskSwitchContext+0xb0>)
 800d7c4:	601a      	str	r2, [r3, #0]
}
 800d7c6:	46c0      	nop			; (mov r8, r8)
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	b002      	add	sp, #8
 800d7cc:	bd80      	pop	{r7, pc}
 800d7ce:	46c0      	nop			; (mov r8, r8)
 800d7d0:	20001048 	.word	0x20001048
 800d7d4:	20001034 	.word	0x20001034
 800d7d8:	20001028 	.word	0x20001028
 800d7dc:	20000b50 	.word	0x20000b50
 800d7e0:	20000b4c 	.word	0x20000b4c
 800d7e4:	20000070 	.word	0x20000070

0800d7e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b082      	sub	sp, #8
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
 800d7f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d101      	bne.n	800d7fc <vTaskPlaceOnEventList+0x14>
 800d7f8:	b672      	cpsid	i
 800d7fa:	e7fe      	b.n	800d7fa <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d7fc:	4b08      	ldr	r3, [pc, #32]	; (800d820 <vTaskPlaceOnEventList+0x38>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	3318      	adds	r3, #24
 800d802:	001a      	movs	r2, r3
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	0011      	movs	r1, r2
 800d808:	0018      	movs	r0, r3
 800d80a:	f7fe fc18 	bl	800c03e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	2101      	movs	r1, #1
 800d812:	0018      	movs	r0, r3
 800d814:	f000 fb36 	bl	800de84 <prvAddCurrentTaskToDelayedList>
}
 800d818:	46c0      	nop			; (mov r8, r8)
 800d81a:	46bd      	mov	sp, r7
 800d81c:	b002      	add	sp, #8
 800d81e:	bd80      	pop	{r7, pc}
 800d820:	20000b4c 	.word	0x20000b4c

0800d824 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d824:	b580      	push	{r7, lr}
 800d826:	b084      	sub	sp, #16
 800d828:	af00      	add	r7, sp, #0
 800d82a:	60f8      	str	r0, [r7, #12]
 800d82c:	60b9      	str	r1, [r7, #8]
 800d82e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d101      	bne.n	800d83a <vTaskPlaceOnEventListRestricted+0x16>
 800d836:	b672      	cpsid	i
 800d838:	e7fe      	b.n	800d838 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d83a:	4b0c      	ldr	r3, [pc, #48]	; (800d86c <vTaskPlaceOnEventListRestricted+0x48>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	3318      	adds	r3, #24
 800d840:	001a      	movs	r2, r3
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	0011      	movs	r1, r2
 800d846:	0018      	movs	r0, r3
 800d848:	f7fe fbd7 	bl	800bffa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d002      	beq.n	800d858 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800d852:	2301      	movs	r3, #1
 800d854:	425b      	negs	r3, r3
 800d856:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d858:	687a      	ldr	r2, [r7, #4]
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	0011      	movs	r1, r2
 800d85e:	0018      	movs	r0, r3
 800d860:	f000 fb10 	bl	800de84 <prvAddCurrentTaskToDelayedList>
	}
 800d864:	46c0      	nop			; (mov r8, r8)
 800d866:	46bd      	mov	sp, r7
 800d868:	b004      	add	sp, #16
 800d86a:	bd80      	pop	{r7, pc}
 800d86c:	20000b4c 	.word	0x20000b4c

0800d870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b084      	sub	sp, #16
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68db      	ldr	r3, [r3, #12]
 800d87c:	68db      	ldr	r3, [r3, #12]
 800d87e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d101      	bne.n	800d88a <xTaskRemoveFromEventList+0x1a>
 800d886:	b672      	cpsid	i
 800d888:	e7fe      	b.n	800d888 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d88a:	68bb      	ldr	r3, [r7, #8]
 800d88c:	3318      	adds	r3, #24
 800d88e:	0018      	movs	r0, r3
 800d890:	f7fe fc0b 	bl	800c0aa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d894:	4b1e      	ldr	r3, [pc, #120]	; (800d910 <xTaskRemoveFromEventList+0xa0>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d11d      	bne.n	800d8d8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	3304      	adds	r3, #4
 800d8a0:	0018      	movs	r0, r3
 800d8a2:	f7fe fc02 	bl	800c0aa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8aa:	4b1a      	ldr	r3, [pc, #104]	; (800d914 <xTaskRemoveFromEventList+0xa4>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	429a      	cmp	r2, r3
 800d8b0:	d903      	bls.n	800d8ba <xTaskRemoveFromEventList+0x4a>
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8b6:	4b17      	ldr	r3, [pc, #92]	; (800d914 <xTaskRemoveFromEventList+0xa4>)
 800d8b8:	601a      	str	r2, [r3, #0]
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8be:	0013      	movs	r3, r2
 800d8c0:	009b      	lsls	r3, r3, #2
 800d8c2:	189b      	adds	r3, r3, r2
 800d8c4:	009b      	lsls	r3, r3, #2
 800d8c6:	4a14      	ldr	r2, [pc, #80]	; (800d918 <xTaskRemoveFromEventList+0xa8>)
 800d8c8:	189a      	adds	r2, r3, r2
 800d8ca:	68bb      	ldr	r3, [r7, #8]
 800d8cc:	3304      	adds	r3, #4
 800d8ce:	0019      	movs	r1, r3
 800d8d0:	0010      	movs	r0, r2
 800d8d2:	f7fe fb92 	bl	800bffa <vListInsertEnd>
 800d8d6:	e007      	b.n	800d8e8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d8d8:	68bb      	ldr	r3, [r7, #8]
 800d8da:	3318      	adds	r3, #24
 800d8dc:	001a      	movs	r2, r3
 800d8de:	4b0f      	ldr	r3, [pc, #60]	; (800d91c <xTaskRemoveFromEventList+0xac>)
 800d8e0:	0011      	movs	r1, r2
 800d8e2:	0018      	movs	r0, r3
 800d8e4:	f7fe fb89 	bl	800bffa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d8e8:	68bb      	ldr	r3, [r7, #8]
 800d8ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ec:	4b0c      	ldr	r3, [pc, #48]	; (800d920 <xTaskRemoveFromEventList+0xb0>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8f2:	429a      	cmp	r2, r3
 800d8f4:	d905      	bls.n	800d902 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d8fa:	4b0a      	ldr	r3, [pc, #40]	; (800d924 <xTaskRemoveFromEventList+0xb4>)
 800d8fc:	2201      	movs	r2, #1
 800d8fe:	601a      	str	r2, [r3, #0]
 800d900:	e001      	b.n	800d906 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800d902:	2300      	movs	r3, #0
 800d904:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800d906:	68fb      	ldr	r3, [r7, #12]
}
 800d908:	0018      	movs	r0, r3
 800d90a:	46bd      	mov	sp, r7
 800d90c:	b004      	add	sp, #16
 800d90e:	bd80      	pop	{r7, pc}
 800d910:	20001048 	.word	0x20001048
 800d914:	20001028 	.word	0x20001028
 800d918:	20000b50 	.word	0x20000b50
 800d91c:	20000fe0 	.word	0x20000fe0
 800d920:	20000b4c 	.word	0x20000b4c
 800d924:	20001034 	.word	0x20001034

0800d928 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d928:	b580      	push	{r7, lr}
 800d92a:	b082      	sub	sp, #8
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d930:	4b05      	ldr	r3, [pc, #20]	; (800d948 <vTaskInternalSetTimeOutState+0x20>)
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d938:	4b04      	ldr	r3, [pc, #16]	; (800d94c <vTaskInternalSetTimeOutState+0x24>)
 800d93a:	681a      	ldr	r2, [r3, #0]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	605a      	str	r2, [r3, #4]
}
 800d940:	46c0      	nop			; (mov r8, r8)
 800d942:	46bd      	mov	sp, r7
 800d944:	b002      	add	sp, #8
 800d946:	bd80      	pop	{r7, pc}
 800d948:	20001038 	.word	0x20001038
 800d94c:	20001024 	.word	0x20001024

0800d950 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b086      	sub	sp, #24
 800d954:	af00      	add	r7, sp, #0
 800d956:	6078      	str	r0, [r7, #4]
 800d958:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d101      	bne.n	800d964 <xTaskCheckForTimeOut+0x14>
 800d960:	b672      	cpsid	i
 800d962:	e7fe      	b.n	800d962 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d101      	bne.n	800d96e <xTaskCheckForTimeOut+0x1e>
 800d96a:	b672      	cpsid	i
 800d96c:	e7fe      	b.n	800d96c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800d96e:	f000 fe47 	bl	800e600 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d972:	4b1d      	ldr	r3, [pc, #116]	; (800d9e8 <xTaskCheckForTimeOut+0x98>)
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	693a      	ldr	r2, [r7, #16]
 800d97e:	1ad3      	subs	r3, r2, r3
 800d980:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	3301      	adds	r3, #1
 800d988:	d102      	bne.n	800d990 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d98a:	2300      	movs	r3, #0
 800d98c:	617b      	str	r3, [r7, #20]
 800d98e:	e024      	b.n	800d9da <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681a      	ldr	r2, [r3, #0]
 800d994:	4b15      	ldr	r3, [pc, #84]	; (800d9ec <xTaskCheckForTimeOut+0x9c>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	429a      	cmp	r2, r3
 800d99a:	d007      	beq.n	800d9ac <xTaskCheckForTimeOut+0x5c>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	693a      	ldr	r2, [r7, #16]
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d302      	bcc.n	800d9ac <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	617b      	str	r3, [r7, #20]
 800d9aa:	e016      	b.n	800d9da <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	68fa      	ldr	r2, [r7, #12]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d20c      	bcs.n	800d9d0 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	1ad2      	subs	r2, r2, r3
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	0018      	movs	r0, r3
 800d9c6:	f7ff ffaf 	bl	800d928 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	617b      	str	r3, [r7, #20]
 800d9ce:	e004      	b.n	800d9da <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d9da:	f000 fe23 	bl	800e624 <vPortExitCritical>

	return xReturn;
 800d9de:	697b      	ldr	r3, [r7, #20]
}
 800d9e0:	0018      	movs	r0, r3
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	b006      	add	sp, #24
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	20001024 	.word	0x20001024
 800d9ec:	20001038 	.word	0x20001038

0800d9f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d9f4:	4b02      	ldr	r3, [pc, #8]	; (800da00 <vTaskMissedYield+0x10>)
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	601a      	str	r2, [r3, #0]
}
 800d9fa:	46c0      	nop			; (mov r8, r8)
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}
 800da00:	20001034 	.word	0x20001034

0800da04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b082      	sub	sp, #8
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800da0c:	f000 f84e 	bl	800daac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800da10:	4b03      	ldr	r3, [pc, #12]	; (800da20 <prvIdleTask+0x1c>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	2b01      	cmp	r3, #1
 800da16:	d9f9      	bls.n	800da0c <prvIdleTask+0x8>
			{
				taskYIELD();
 800da18:	f000 fde2 	bl	800e5e0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800da1c:	e7f6      	b.n	800da0c <prvIdleTask+0x8>
 800da1e:	46c0      	nop			; (mov r8, r8)
 800da20:	20000b50 	.word	0x20000b50

0800da24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da2a:	2300      	movs	r3, #0
 800da2c:	607b      	str	r3, [r7, #4]
 800da2e:	e00c      	b.n	800da4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800da30:	687a      	ldr	r2, [r7, #4]
 800da32:	0013      	movs	r3, r2
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	189b      	adds	r3, r3, r2
 800da38:	009b      	lsls	r3, r3, #2
 800da3a:	4a14      	ldr	r2, [pc, #80]	; (800da8c <prvInitialiseTaskLists+0x68>)
 800da3c:	189b      	adds	r3, r3, r2
 800da3e:	0018      	movs	r0, r3
 800da40:	f7fe fab2 	bl	800bfa8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	3301      	adds	r3, #1
 800da48:	607b      	str	r3, [r7, #4]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2b37      	cmp	r3, #55	; 0x37
 800da4e:	d9ef      	bls.n	800da30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800da50:	4b0f      	ldr	r3, [pc, #60]	; (800da90 <prvInitialiseTaskLists+0x6c>)
 800da52:	0018      	movs	r0, r3
 800da54:	f7fe faa8 	bl	800bfa8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800da58:	4b0e      	ldr	r3, [pc, #56]	; (800da94 <prvInitialiseTaskLists+0x70>)
 800da5a:	0018      	movs	r0, r3
 800da5c:	f7fe faa4 	bl	800bfa8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800da60:	4b0d      	ldr	r3, [pc, #52]	; (800da98 <prvInitialiseTaskLists+0x74>)
 800da62:	0018      	movs	r0, r3
 800da64:	f7fe faa0 	bl	800bfa8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800da68:	4b0c      	ldr	r3, [pc, #48]	; (800da9c <prvInitialiseTaskLists+0x78>)
 800da6a:	0018      	movs	r0, r3
 800da6c:	f7fe fa9c 	bl	800bfa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800da70:	4b0b      	ldr	r3, [pc, #44]	; (800daa0 <prvInitialiseTaskLists+0x7c>)
 800da72:	0018      	movs	r0, r3
 800da74:	f7fe fa98 	bl	800bfa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800da78:	4b0a      	ldr	r3, [pc, #40]	; (800daa4 <prvInitialiseTaskLists+0x80>)
 800da7a:	4a05      	ldr	r2, [pc, #20]	; (800da90 <prvInitialiseTaskLists+0x6c>)
 800da7c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800da7e:	4b0a      	ldr	r3, [pc, #40]	; (800daa8 <prvInitialiseTaskLists+0x84>)
 800da80:	4a04      	ldr	r2, [pc, #16]	; (800da94 <prvInitialiseTaskLists+0x70>)
 800da82:	601a      	str	r2, [r3, #0]
}
 800da84:	46c0      	nop			; (mov r8, r8)
 800da86:	46bd      	mov	sp, r7
 800da88:	b002      	add	sp, #8
 800da8a:	bd80      	pop	{r7, pc}
 800da8c:	20000b50 	.word	0x20000b50
 800da90:	20000fb0 	.word	0x20000fb0
 800da94:	20000fc4 	.word	0x20000fc4
 800da98:	20000fe0 	.word	0x20000fe0
 800da9c:	20000ff4 	.word	0x20000ff4
 800daa0:	2000100c 	.word	0x2000100c
 800daa4:	20000fd8 	.word	0x20000fd8
 800daa8:	20000fdc 	.word	0x20000fdc

0800daac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dab2:	e01a      	b.n	800daea <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800dab4:	f000 fda4 	bl	800e600 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800dab8:	4b10      	ldr	r3, [pc, #64]	; (800dafc <prvCheckTasksWaitingTermination+0x50>)
 800daba:	68db      	ldr	r3, [r3, #12]
 800dabc:	68db      	ldr	r3, [r3, #12]
 800dabe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	3304      	adds	r3, #4
 800dac4:	0018      	movs	r0, r3
 800dac6:	f7fe faf0 	bl	800c0aa <uxListRemove>
				--uxCurrentNumberOfTasks;
 800daca:	4b0d      	ldr	r3, [pc, #52]	; (800db00 <prvCheckTasksWaitingTermination+0x54>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	1e5a      	subs	r2, r3, #1
 800dad0:	4b0b      	ldr	r3, [pc, #44]	; (800db00 <prvCheckTasksWaitingTermination+0x54>)
 800dad2:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800dad4:	4b0b      	ldr	r3, [pc, #44]	; (800db04 <prvCheckTasksWaitingTermination+0x58>)
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	1e5a      	subs	r2, r3, #1
 800dada:	4b0a      	ldr	r3, [pc, #40]	; (800db04 <prvCheckTasksWaitingTermination+0x58>)
 800dadc:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800dade:	f000 fda1 	bl	800e624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	0018      	movs	r0, r3
 800dae6:	f000 f80f 	bl	800db08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800daea:	4b06      	ldr	r3, [pc, #24]	; (800db04 <prvCheckTasksWaitingTermination+0x58>)
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d1e0      	bne.n	800dab4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800daf2:	46c0      	nop			; (mov r8, r8)
 800daf4:	46c0      	nop			; (mov r8, r8)
 800daf6:	46bd      	mov	sp, r7
 800daf8:	b002      	add	sp, #8
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	20000ff4 	.word	0x20000ff4
 800db00:	20001020 	.word	0x20001020
 800db04:	20001008 	.word	0x20001008

0800db08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b082      	sub	sp, #8
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	3354      	adds	r3, #84	; 0x54
 800db14:	0018      	movs	r0, r3
 800db16:	f001 fe0b 	bl	800f730 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	22b9      	movs	r2, #185	; 0xb9
 800db1e:	5c9b      	ldrb	r3, [r3, r2]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d109      	bne.n	800db38 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db28:	0018      	movs	r0, r3
 800db2a:	f000 fea7 	bl	800e87c <vPortFree>
				vPortFree( pxTCB );
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	0018      	movs	r0, r3
 800db32:	f000 fea3 	bl	800e87c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800db36:	e010      	b.n	800db5a <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	22b9      	movs	r2, #185	; 0xb9
 800db3c:	5c9b      	ldrb	r3, [r3, r2]
 800db3e:	2b01      	cmp	r3, #1
 800db40:	d104      	bne.n	800db4c <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	0018      	movs	r0, r3
 800db46:	f000 fe99 	bl	800e87c <vPortFree>
	}
 800db4a:	e006      	b.n	800db5a <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	22b9      	movs	r2, #185	; 0xb9
 800db50:	5c9b      	ldrb	r3, [r3, r2]
 800db52:	2b02      	cmp	r3, #2
 800db54:	d001      	beq.n	800db5a <prvDeleteTCB+0x52>
 800db56:	b672      	cpsid	i
 800db58:	e7fe      	b.n	800db58 <prvDeleteTCB+0x50>
	}
 800db5a:	46c0      	nop			; (mov r8, r8)
 800db5c:	46bd      	mov	sp, r7
 800db5e:	b002      	add	sp, #8
 800db60:	bd80      	pop	{r7, pc}
	...

0800db64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db6a:	4b0e      	ldr	r3, [pc, #56]	; (800dba4 <prvResetNextTaskUnblockTime+0x40>)
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d101      	bne.n	800db78 <prvResetNextTaskUnblockTime+0x14>
 800db74:	2301      	movs	r3, #1
 800db76:	e000      	b.n	800db7a <prvResetNextTaskUnblockTime+0x16>
 800db78:	2300      	movs	r3, #0
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d004      	beq.n	800db88 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800db7e:	4b0a      	ldr	r3, [pc, #40]	; (800dba8 <prvResetNextTaskUnblockTime+0x44>)
 800db80:	2201      	movs	r2, #1
 800db82:	4252      	negs	r2, r2
 800db84:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800db86:	e008      	b.n	800db9a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800db88:	4b06      	ldr	r3, [pc, #24]	; (800dba4 <prvResetNextTaskUnblockTime+0x40>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	68db      	ldr	r3, [r3, #12]
 800db8e:	68db      	ldr	r3, [r3, #12]
 800db90:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	685a      	ldr	r2, [r3, #4]
 800db96:	4b04      	ldr	r3, [pc, #16]	; (800dba8 <prvResetNextTaskUnblockTime+0x44>)
 800db98:	601a      	str	r2, [r3, #0]
}
 800db9a:	46c0      	nop			; (mov r8, r8)
 800db9c:	46bd      	mov	sp, r7
 800db9e:	b002      	add	sp, #8
 800dba0:	bd80      	pop	{r7, pc}
 800dba2:	46c0      	nop			; (mov r8, r8)
 800dba4:	20000fd8 	.word	0x20000fd8
 800dba8:	20001040 	.word	0x20001040

0800dbac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b082      	sub	sp, #8
 800dbb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dbb2:	4b0a      	ldr	r3, [pc, #40]	; (800dbdc <xTaskGetSchedulerState+0x30>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d102      	bne.n	800dbc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	607b      	str	r3, [r7, #4]
 800dbbe:	e008      	b.n	800dbd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dbc0:	4b07      	ldr	r3, [pc, #28]	; (800dbe0 <xTaskGetSchedulerState+0x34>)
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d102      	bne.n	800dbce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dbc8:	2302      	movs	r3, #2
 800dbca:	607b      	str	r3, [r7, #4]
 800dbcc:	e001      	b.n	800dbd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dbd2:	687b      	ldr	r3, [r7, #4]
	}
 800dbd4:	0018      	movs	r0, r3
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	b002      	add	sp, #8
 800dbda:	bd80      	pop	{r7, pc}
 800dbdc:	2000102c 	.word	0x2000102c
 800dbe0:	20001048 	.word	0x20001048

0800dbe4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b084      	sub	sp, #16
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d056      	beq.n	800dca8 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbfe:	4b2d      	ldr	r3, [pc, #180]	; (800dcb4 <xTaskPriorityInherit+0xd0>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d246      	bcs.n	800dc96 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	699b      	ldr	r3, [r3, #24]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	db06      	blt.n	800dc1e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc10:	4b28      	ldr	r3, [pc, #160]	; (800dcb4 <xTaskPriorityInherit+0xd0>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc16:	2238      	movs	r2, #56	; 0x38
 800dc18:	1ad2      	subs	r2, r2, r3
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dc1e:	68bb      	ldr	r3, [r7, #8]
 800dc20:	6959      	ldr	r1, [r3, #20]
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc26:	0013      	movs	r3, r2
 800dc28:	009b      	lsls	r3, r3, #2
 800dc2a:	189b      	adds	r3, r3, r2
 800dc2c:	009b      	lsls	r3, r3, #2
 800dc2e:	4a22      	ldr	r2, [pc, #136]	; (800dcb8 <xTaskPriorityInherit+0xd4>)
 800dc30:	189b      	adds	r3, r3, r2
 800dc32:	4299      	cmp	r1, r3
 800dc34:	d101      	bne.n	800dc3a <xTaskPriorityInherit+0x56>
 800dc36:	2301      	movs	r3, #1
 800dc38:	e000      	b.n	800dc3c <xTaskPriorityInherit+0x58>
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d022      	beq.n	800dc86 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc40:	68bb      	ldr	r3, [r7, #8]
 800dc42:	3304      	adds	r3, #4
 800dc44:	0018      	movs	r0, r3
 800dc46:	f7fe fa30 	bl	800c0aa <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dc4a:	4b1a      	ldr	r3, [pc, #104]	; (800dcb4 <xTaskPriorityInherit+0xd0>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc58:	4b18      	ldr	r3, [pc, #96]	; (800dcbc <xTaskPriorityInherit+0xd8>)
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	429a      	cmp	r2, r3
 800dc5e:	d903      	bls.n	800dc68 <xTaskPriorityInherit+0x84>
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc64:	4b15      	ldr	r3, [pc, #84]	; (800dcbc <xTaskPriorityInherit+0xd8>)
 800dc66:	601a      	str	r2, [r3, #0]
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc6c:	0013      	movs	r3, r2
 800dc6e:	009b      	lsls	r3, r3, #2
 800dc70:	189b      	adds	r3, r3, r2
 800dc72:	009b      	lsls	r3, r3, #2
 800dc74:	4a10      	ldr	r2, [pc, #64]	; (800dcb8 <xTaskPriorityInherit+0xd4>)
 800dc76:	189a      	adds	r2, r3, r2
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	3304      	adds	r3, #4
 800dc7c:	0019      	movs	r1, r3
 800dc7e:	0010      	movs	r0, r2
 800dc80:	f7fe f9bb 	bl	800bffa <vListInsertEnd>
 800dc84:	e004      	b.n	800dc90 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dc86:	4b0b      	ldr	r3, [pc, #44]	; (800dcb4 <xTaskPriorityInherit+0xd0>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dc90:	2301      	movs	r3, #1
 800dc92:	60fb      	str	r3, [r7, #12]
 800dc94:	e008      	b.n	800dca8 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dc9a:	4b06      	ldr	r3, [pc, #24]	; (800dcb4 <xTaskPriorityInherit+0xd0>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dca0:	429a      	cmp	r2, r3
 800dca2:	d201      	bcs.n	800dca8 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dca4:	2301      	movs	r3, #1
 800dca6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dca8:	68fb      	ldr	r3, [r7, #12]
	}
 800dcaa:	0018      	movs	r0, r3
 800dcac:	46bd      	mov	sp, r7
 800dcae:	b004      	add	sp, #16
 800dcb0:	bd80      	pop	{r7, pc}
 800dcb2:	46c0      	nop			; (mov r8, r8)
 800dcb4:	20000b4c 	.word	0x20000b4c
 800dcb8:	20000b50 	.word	0x20000b50
 800dcbc:	20001028 	.word	0x20001028

0800dcc0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dccc:	2300      	movs	r3, #0
 800dcce:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d044      	beq.n	800dd60 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dcd6:	4b25      	ldr	r3, [pc, #148]	; (800dd6c <xTaskPriorityDisinherit+0xac>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	68ba      	ldr	r2, [r7, #8]
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	d001      	beq.n	800dce4 <xTaskPriorityDisinherit+0x24>
 800dce0:	b672      	cpsid	i
 800dce2:	e7fe      	b.n	800dce2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d101      	bne.n	800dcf0 <xTaskPriorityDisinherit+0x30>
 800dcec:	b672      	cpsid	i
 800dcee:	e7fe      	b.n	800dcee <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dcf4:	1e5a      	subs	r2, r3, #1
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd02:	429a      	cmp	r2, r3
 800dd04:	d02c      	beq.n	800dd60 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dd06:	68bb      	ldr	r3, [r7, #8]
 800dd08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d128      	bne.n	800dd60 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	3304      	adds	r3, #4
 800dd12:	0018      	movs	r0, r3
 800dd14:	f7fe f9c9 	bl	800c0aa <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd20:	68bb      	ldr	r3, [r7, #8]
 800dd22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd24:	2238      	movs	r2, #56	; 0x38
 800dd26:	1ad2      	subs	r2, r2, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd30:	4b0f      	ldr	r3, [pc, #60]	; (800dd70 <xTaskPriorityDisinherit+0xb0>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	429a      	cmp	r2, r3
 800dd36:	d903      	bls.n	800dd40 <xTaskPriorityDisinherit+0x80>
 800dd38:	68bb      	ldr	r3, [r7, #8]
 800dd3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd3c:	4b0c      	ldr	r3, [pc, #48]	; (800dd70 <xTaskPriorityDisinherit+0xb0>)
 800dd3e:	601a      	str	r2, [r3, #0]
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd44:	0013      	movs	r3, r2
 800dd46:	009b      	lsls	r3, r3, #2
 800dd48:	189b      	adds	r3, r3, r2
 800dd4a:	009b      	lsls	r3, r3, #2
 800dd4c:	4a09      	ldr	r2, [pc, #36]	; (800dd74 <xTaskPriorityDisinherit+0xb4>)
 800dd4e:	189a      	adds	r2, r3, r2
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	3304      	adds	r3, #4
 800dd54:	0019      	movs	r1, r3
 800dd56:	0010      	movs	r0, r2
 800dd58:	f7fe f94f 	bl	800bffa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dd60:	68fb      	ldr	r3, [r7, #12]
	}
 800dd62:	0018      	movs	r0, r3
 800dd64:	46bd      	mov	sp, r7
 800dd66:	b004      	add	sp, #16
 800dd68:	bd80      	pop	{r7, pc}
 800dd6a:	46c0      	nop			; (mov r8, r8)
 800dd6c:	20000b4c 	.word	0x20000b4c
 800dd70:	20001028 	.word	0x20001028
 800dd74:	20000b50 	.word	0x20000b50

0800dd78 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dd86:	2301      	movs	r3, #1
 800dd88:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d05d      	beq.n	800de4c <vTaskPriorityDisinheritAfterTimeout+0xd4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d101      	bne.n	800dd9c <vTaskPriorityDisinheritAfterTimeout+0x24>
 800dd98:	b672      	cpsid	i
 800dd9a:	e7fe      	b.n	800dd9a <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dd9c:	693b      	ldr	r3, [r7, #16]
 800dd9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dda0:	683a      	ldr	r2, [r7, #0]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d902      	bls.n	800ddac <vTaskPriorityDisinheritAfterTimeout+0x34>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	617b      	str	r3, [r7, #20]
 800ddaa:	e002      	b.n	800ddb2 <vTaskPriorityDisinheritAfterTimeout+0x3a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ddac:	693b      	ldr	r3, [r7, #16]
 800ddae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ddb0:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddb6:	697a      	ldr	r2, [r7, #20]
 800ddb8:	429a      	cmp	r2, r3
 800ddba:	d047      	beq.n	800de4c <vTaskPriorityDisinheritAfterTimeout+0xd4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ddc0:	68fa      	ldr	r2, [r7, #12]
 800ddc2:	429a      	cmp	r2, r3
 800ddc4:	d142      	bne.n	800de4c <vTaskPriorityDisinheritAfterTimeout+0xd4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ddc6:	4b23      	ldr	r3, [pc, #140]	; (800de54 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	693a      	ldr	r2, [r7, #16]
 800ddcc:	429a      	cmp	r2, r3
 800ddce:	d101      	bne.n	800ddd4 <vTaskPriorityDisinheritAfterTimeout+0x5c>
 800ddd0:	b672      	cpsid	i
 800ddd2:	e7fe      	b.n	800ddd2 <vTaskPriorityDisinheritAfterTimeout+0x5a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ddd4:	693b      	ldr	r3, [r7, #16]
 800ddd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd8:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	697a      	ldr	r2, [r7, #20]
 800ddde:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	699b      	ldr	r3, [r3, #24]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	db04      	blt.n	800ddf2 <vTaskPriorityDisinheritAfterTimeout+0x7a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	2238      	movs	r2, #56	; 0x38
 800ddec:	1ad2      	subs	r2, r2, r3
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	6959      	ldr	r1, [r3, #20]
 800ddf6:	68ba      	ldr	r2, [r7, #8]
 800ddf8:	0013      	movs	r3, r2
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	189b      	adds	r3, r3, r2
 800ddfe:	009b      	lsls	r3, r3, #2
 800de00:	4a15      	ldr	r2, [pc, #84]	; (800de58 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800de02:	189b      	adds	r3, r3, r2
 800de04:	4299      	cmp	r1, r3
 800de06:	d101      	bne.n	800de0c <vTaskPriorityDisinheritAfterTimeout+0x94>
 800de08:	2301      	movs	r3, #1
 800de0a:	e000      	b.n	800de0e <vTaskPriorityDisinheritAfterTimeout+0x96>
 800de0c:	2300      	movs	r3, #0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d01c      	beq.n	800de4c <vTaskPriorityDisinheritAfterTimeout+0xd4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	3304      	adds	r3, #4
 800de16:	0018      	movs	r0, r3
 800de18:	f7fe f947 	bl	800c0aa <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de20:	4b0e      	ldr	r3, [pc, #56]	; (800de5c <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	429a      	cmp	r2, r3
 800de26:	d903      	bls.n	800de30 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de2c:	4b0b      	ldr	r3, [pc, #44]	; (800de5c <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 800de2e:	601a      	str	r2, [r3, #0]
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de34:	0013      	movs	r3, r2
 800de36:	009b      	lsls	r3, r3, #2
 800de38:	189b      	adds	r3, r3, r2
 800de3a:	009b      	lsls	r3, r3, #2
 800de3c:	4a06      	ldr	r2, [pc, #24]	; (800de58 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800de3e:	189a      	adds	r2, r3, r2
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	3304      	adds	r3, #4
 800de44:	0019      	movs	r1, r3
 800de46:	0010      	movs	r0, r2
 800de48:	f7fe f8d7 	bl	800bffa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800de4c:	46c0      	nop			; (mov r8, r8)
 800de4e:	46bd      	mov	sp, r7
 800de50:	b006      	add	sp, #24
 800de52:	bd80      	pop	{r7, pc}
 800de54:	20000b4c 	.word	0x20000b4c
 800de58:	20000b50 	.word	0x20000b50
 800de5c:	20001028 	.word	0x20001028

0800de60 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800de60:	b580      	push	{r7, lr}
 800de62:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800de64:	4b06      	ldr	r3, [pc, #24]	; (800de80 <pvTaskIncrementMutexHeldCount+0x20>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d004      	beq.n	800de76 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800de6c:	4b04      	ldr	r3, [pc, #16]	; (800de80 <pvTaskIncrementMutexHeldCount+0x20>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800de72:	3201      	adds	r2, #1
 800de74:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800de76:	4b02      	ldr	r3, [pc, #8]	; (800de80 <pvTaskIncrementMutexHeldCount+0x20>)
 800de78:	681b      	ldr	r3, [r3, #0]
	}
 800de7a:	0018      	movs	r0, r3
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	20000b4c 	.word	0x20000b4c

0800de84 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800de8e:	4b21      	ldr	r3, [pc, #132]	; (800df14 <prvAddCurrentTaskToDelayedList+0x90>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800de94:	4b20      	ldr	r3, [pc, #128]	; (800df18 <prvAddCurrentTaskToDelayedList+0x94>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	3304      	adds	r3, #4
 800de9a:	0018      	movs	r0, r3
 800de9c:	f7fe f905 	bl	800c0aa <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	3301      	adds	r3, #1
 800dea4:	d10b      	bne.n	800debe <prvAddCurrentTaskToDelayedList+0x3a>
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d008      	beq.n	800debe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800deac:	4b1a      	ldr	r3, [pc, #104]	; (800df18 <prvAddCurrentTaskToDelayedList+0x94>)
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	1d1a      	adds	r2, r3, #4
 800deb2:	4b1a      	ldr	r3, [pc, #104]	; (800df1c <prvAddCurrentTaskToDelayedList+0x98>)
 800deb4:	0011      	movs	r1, r2
 800deb6:	0018      	movs	r0, r3
 800deb8:	f7fe f89f 	bl	800bffa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800debc:	e026      	b.n	800df0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800debe:	68fa      	ldr	r2, [r7, #12]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	18d3      	adds	r3, r2, r3
 800dec4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dec6:	4b14      	ldr	r3, [pc, #80]	; (800df18 <prvAddCurrentTaskToDelayedList+0x94>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	68ba      	ldr	r2, [r7, #8]
 800decc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dece:	68ba      	ldr	r2, [r7, #8]
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	429a      	cmp	r2, r3
 800ded4:	d209      	bcs.n	800deea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ded6:	4b12      	ldr	r3, [pc, #72]	; (800df20 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ded8:	681a      	ldr	r2, [r3, #0]
 800deda:	4b0f      	ldr	r3, [pc, #60]	; (800df18 <prvAddCurrentTaskToDelayedList+0x94>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	3304      	adds	r3, #4
 800dee0:	0019      	movs	r1, r3
 800dee2:	0010      	movs	r0, r2
 800dee4:	f7fe f8ab 	bl	800c03e <vListInsert>
}
 800dee8:	e010      	b.n	800df0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800deea:	4b0e      	ldr	r3, [pc, #56]	; (800df24 <prvAddCurrentTaskToDelayedList+0xa0>)
 800deec:	681a      	ldr	r2, [r3, #0]
 800deee:	4b0a      	ldr	r3, [pc, #40]	; (800df18 <prvAddCurrentTaskToDelayedList+0x94>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	3304      	adds	r3, #4
 800def4:	0019      	movs	r1, r3
 800def6:	0010      	movs	r0, r2
 800def8:	f7fe f8a1 	bl	800c03e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800defc:	4b0a      	ldr	r3, [pc, #40]	; (800df28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	68ba      	ldr	r2, [r7, #8]
 800df02:	429a      	cmp	r2, r3
 800df04:	d202      	bcs.n	800df0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800df06:	4b08      	ldr	r3, [pc, #32]	; (800df28 <prvAddCurrentTaskToDelayedList+0xa4>)
 800df08:	68ba      	ldr	r2, [r7, #8]
 800df0a:	601a      	str	r2, [r3, #0]
}
 800df0c:	46c0      	nop			; (mov r8, r8)
 800df0e:	46bd      	mov	sp, r7
 800df10:	b004      	add	sp, #16
 800df12:	bd80      	pop	{r7, pc}
 800df14:	20001024 	.word	0x20001024
 800df18:	20000b4c 	.word	0x20000b4c
 800df1c:	2000100c 	.word	0x2000100c
 800df20:	20000fdc 	.word	0x20000fdc
 800df24:	20000fd8 	.word	0x20000fd8
 800df28:	20001040 	.word	0x20001040

0800df2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800df2c:	b590      	push	{r4, r7, lr}
 800df2e:	b089      	sub	sp, #36	; 0x24
 800df30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800df32:	2300      	movs	r3, #0
 800df34:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800df36:	f000 fa87 	bl	800e448 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800df3a:	4b17      	ldr	r3, [pc, #92]	; (800df98 <xTimerCreateTimerTask+0x6c>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d020      	beq.n	800df84 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800df42:	2300      	movs	r3, #0
 800df44:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800df46:	2300      	movs	r3, #0
 800df48:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800df4a:	003a      	movs	r2, r7
 800df4c:	1d39      	adds	r1, r7, #4
 800df4e:	2308      	movs	r3, #8
 800df50:	18fb      	adds	r3, r7, r3
 800df52:	0018      	movs	r0, r3
 800df54:	f7fe f810 	bl	800bf78 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800df58:	683c      	ldr	r4, [r7, #0]
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	68ba      	ldr	r2, [r7, #8]
 800df5e:	490f      	ldr	r1, [pc, #60]	; (800df9c <xTimerCreateTimerTask+0x70>)
 800df60:	480f      	ldr	r0, [pc, #60]	; (800dfa0 <xTimerCreateTimerTask+0x74>)
 800df62:	9202      	str	r2, [sp, #8]
 800df64:	9301      	str	r3, [sp, #4]
 800df66:	2302      	movs	r3, #2
 800df68:	9300      	str	r3, [sp, #0]
 800df6a:	2300      	movs	r3, #0
 800df6c:	0022      	movs	r2, r4
 800df6e:	f7fe ff90 	bl	800ce92 <xTaskCreateStatic>
 800df72:	0002      	movs	r2, r0
 800df74:	4b0b      	ldr	r3, [pc, #44]	; (800dfa4 <xTimerCreateTimerTask+0x78>)
 800df76:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800df78:	4b0a      	ldr	r3, [pc, #40]	; (800dfa4 <xTimerCreateTimerTask+0x78>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d001      	beq.n	800df84 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800df80:	2301      	movs	r3, #1
 800df82:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d101      	bne.n	800df8e <xTimerCreateTimerTask+0x62>
 800df8a:	b672      	cpsid	i
 800df8c:	e7fe      	b.n	800df8c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800df8e:	68fb      	ldr	r3, [r7, #12]
}
 800df90:	0018      	movs	r0, r3
 800df92:	46bd      	mov	sp, r7
 800df94:	b005      	add	sp, #20
 800df96:	bd90      	pop	{r4, r7, pc}
 800df98:	2000107c 	.word	0x2000107c
 800df9c:	08012f74 	.word	0x08012f74
 800dfa0:	0800e0ad 	.word	0x0800e0ad
 800dfa4:	20001080 	.word	0x20001080

0800dfa8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800dfa8:	b590      	push	{r4, r7, lr}
 800dfaa:	b08b      	sub	sp, #44	; 0x2c
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	60f8      	str	r0, [r7, #12]
 800dfb0:	60b9      	str	r1, [r7, #8]
 800dfb2:	607a      	str	r2, [r7, #4]
 800dfb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d101      	bne.n	800dfc4 <xTimerGenericCommand+0x1c>
 800dfc0:	b672      	cpsid	i
 800dfc2:	e7fe      	b.n	800dfc2 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dfc4:	4b1c      	ldr	r3, [pc, #112]	; (800e038 <xTimerGenericCommand+0x90>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d030      	beq.n	800e02e <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dfcc:	2414      	movs	r4, #20
 800dfce:	193b      	adds	r3, r7, r4
 800dfd0:	68ba      	ldr	r2, [r7, #8]
 800dfd2:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dfd4:	193b      	adds	r3, r7, r4
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800dfda:	193b      	adds	r3, r7, r4
 800dfdc:	68fa      	ldr	r2, [r7, #12]
 800dfde:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dfe0:	68bb      	ldr	r3, [r7, #8]
 800dfe2:	2b05      	cmp	r3, #5
 800dfe4:	dc19      	bgt.n	800e01a <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dfe6:	f7ff fde1 	bl	800dbac <xTaskGetSchedulerState>
 800dfea:	0003      	movs	r3, r0
 800dfec:	2b02      	cmp	r3, #2
 800dfee:	d109      	bne.n	800e004 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dff0:	4b11      	ldr	r3, [pc, #68]	; (800e038 <xTimerGenericCommand+0x90>)
 800dff2:	6818      	ldr	r0, [r3, #0]
 800dff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dff6:	1939      	adds	r1, r7, r4
 800dff8:	2300      	movs	r3, #0
 800dffa:	f7fe f9c3 	bl	800c384 <xQueueGenericSend>
 800dffe:	0003      	movs	r3, r0
 800e000:	627b      	str	r3, [r7, #36]	; 0x24
 800e002:	e014      	b.n	800e02e <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e004:	4b0c      	ldr	r3, [pc, #48]	; (800e038 <xTimerGenericCommand+0x90>)
 800e006:	6818      	ldr	r0, [r3, #0]
 800e008:	2314      	movs	r3, #20
 800e00a:	18f9      	adds	r1, r7, r3
 800e00c:	2300      	movs	r3, #0
 800e00e:	2200      	movs	r2, #0
 800e010:	f7fe f9b8 	bl	800c384 <xQueueGenericSend>
 800e014:	0003      	movs	r3, r0
 800e016:	627b      	str	r3, [r7, #36]	; 0x24
 800e018:	e009      	b.n	800e02e <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e01a:	4b07      	ldr	r3, [pc, #28]	; (800e038 <xTimerGenericCommand+0x90>)
 800e01c:	6818      	ldr	r0, [r3, #0]
 800e01e:	683a      	ldr	r2, [r7, #0]
 800e020:	2314      	movs	r3, #20
 800e022:	18f9      	adds	r1, r7, r3
 800e024:	2300      	movs	r3, #0
 800e026:	f7fe fa71 	bl	800c50c <xQueueGenericSendFromISR>
 800e02a:	0003      	movs	r3, r0
 800e02c:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e030:	0018      	movs	r0, r3
 800e032:	46bd      	mov	sp, r7
 800e034:	b00b      	add	sp, #44	; 0x2c
 800e036:	bd90      	pop	{r4, r7, pc}
 800e038:	2000107c 	.word	0x2000107c

0800e03c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b086      	sub	sp, #24
 800e040:	af02      	add	r7, sp, #8
 800e042:	6078      	str	r0, [r7, #4]
 800e044:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e046:	4b18      	ldr	r3, [pc, #96]	; (800e0a8 <prvProcessExpiredTimer+0x6c>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	68db      	ldr	r3, [r3, #12]
 800e04e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	3304      	adds	r3, #4
 800e054:	0018      	movs	r0, r3
 800e056:	f7fe f828 	bl	800c0aa <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	69db      	ldr	r3, [r3, #28]
 800e05e:	2b01      	cmp	r3, #1
 800e060:	d119      	bne.n	800e096 <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	699a      	ldr	r2, [r3, #24]
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	18d1      	adds	r1, r2, r3
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	683a      	ldr	r2, [r7, #0]
 800e06e:	68f8      	ldr	r0, [r7, #12]
 800e070:	f000 f8b6 	bl	800e1e0 <prvInsertTimerInActiveList>
 800e074:	1e03      	subs	r3, r0, #0
 800e076:	d00e      	beq.n	800e096 <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e078:	687a      	ldr	r2, [r7, #4]
 800e07a:	68f8      	ldr	r0, [r7, #12]
 800e07c:	2300      	movs	r3, #0
 800e07e:	9300      	str	r3, [sp, #0]
 800e080:	2300      	movs	r3, #0
 800e082:	2100      	movs	r1, #0
 800e084:	f7ff ff90 	bl	800dfa8 <xTimerGenericCommand>
 800e088:	0003      	movs	r3, r0
 800e08a:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d101      	bne.n	800e096 <prvProcessExpiredTimer+0x5a>
 800e092:	b672      	cpsid	i
 800e094:	e7fe      	b.n	800e094 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	0010      	movs	r0, r2
 800e09e:	4798      	blx	r3
}
 800e0a0:	46c0      	nop			; (mov r8, r8)
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	b004      	add	sp, #16
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	20001074 	.word	0x20001074

0800e0ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b084      	sub	sp, #16
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e0b4:	2308      	movs	r3, #8
 800e0b6:	18fb      	adds	r3, r7, r3
 800e0b8:	0018      	movs	r0, r3
 800e0ba:	f000 f851 	bl	800e160 <prvGetNextExpireTime>
 800e0be:	0003      	movs	r3, r0
 800e0c0:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e0c2:	68ba      	ldr	r2, [r7, #8]
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	0011      	movs	r1, r2
 800e0c8:	0018      	movs	r0, r3
 800e0ca:	f000 f803 	bl	800e0d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e0ce:	f000 f8c9 	bl	800e264 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e0d2:	e7ef      	b.n	800e0b4 <prvTimerTask+0x8>

0800e0d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
 800e0dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e0de:	f7ff f9cf 	bl	800d480 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e0e2:	2308      	movs	r3, #8
 800e0e4:	18fb      	adds	r3, r7, r3
 800e0e6:	0018      	movs	r0, r3
 800e0e8:	f000 f85a 	bl	800e1a0 <prvSampleTimeNow>
 800e0ec:	0003      	movs	r3, r0
 800e0ee:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d129      	bne.n	800e14a <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10c      	bne.n	800e116 <prvProcessTimerOrBlockTask+0x42>
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	429a      	cmp	r2, r3
 800e102:	d808      	bhi.n	800e116 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800e104:	f7ff f9c8 	bl	800d498 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e108:	68fa      	ldr	r2, [r7, #12]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	0011      	movs	r1, r2
 800e10e:	0018      	movs	r0, r3
 800e110:	f7ff ff94 	bl	800e03c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e114:	e01b      	b.n	800e14e <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d006      	beq.n	800e12a <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e11c:	4b0e      	ldr	r3, [pc, #56]	; (800e158 <prvProcessTimerOrBlockTask+0x84>)
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	425a      	negs	r2, r3
 800e124:	4153      	adcs	r3, r2
 800e126:	b2db      	uxtb	r3, r3
 800e128:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e12a:	4b0c      	ldr	r3, [pc, #48]	; (800e15c <prvProcessTimerOrBlockTask+0x88>)
 800e12c:	6818      	ldr	r0, [r3, #0]
 800e12e:	687a      	ldr	r2, [r7, #4]
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	1ad3      	subs	r3, r2, r3
 800e134:	683a      	ldr	r2, [r7, #0]
 800e136:	0019      	movs	r1, r3
 800e138:	f7fe fe78 	bl	800ce2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e13c:	f7ff f9ac 	bl	800d498 <xTaskResumeAll>
 800e140:	1e03      	subs	r3, r0, #0
 800e142:	d104      	bne.n	800e14e <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800e144:	f000 fa4c 	bl	800e5e0 <vPortYield>
}
 800e148:	e001      	b.n	800e14e <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800e14a:	f7ff f9a5 	bl	800d498 <xTaskResumeAll>
}
 800e14e:	46c0      	nop			; (mov r8, r8)
 800e150:	46bd      	mov	sp, r7
 800e152:	b004      	add	sp, #16
 800e154:	bd80      	pop	{r7, pc}
 800e156:	46c0      	nop			; (mov r8, r8)
 800e158:	20001078 	.word	0x20001078
 800e15c:	2000107c 	.word	0x2000107c

0800e160 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e168:	4b0c      	ldr	r3, [pc, #48]	; (800e19c <prvGetNextExpireTime+0x3c>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	425a      	negs	r2, r3
 800e170:	4153      	adcs	r3, r2
 800e172:	b2db      	uxtb	r3, r3
 800e174:	001a      	movs	r2, r3
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d105      	bne.n	800e18e <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e182:	4b06      	ldr	r3, [pc, #24]	; (800e19c <prvGetNextExpireTime+0x3c>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	60fb      	str	r3, [r7, #12]
 800e18c:	e001      	b.n	800e192 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e18e:	2300      	movs	r3, #0
 800e190:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e192:	68fb      	ldr	r3, [r7, #12]
}
 800e194:	0018      	movs	r0, r3
 800e196:	46bd      	mov	sp, r7
 800e198:	b004      	add	sp, #16
 800e19a:	bd80      	pop	{r7, pc}
 800e19c:	20001074 	.word	0x20001074

0800e1a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e1a8:	f7ff fa02 	bl	800d5b0 <xTaskGetTickCount>
 800e1ac:	0003      	movs	r3, r0
 800e1ae:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800e1b0:	4b0a      	ldr	r3, [pc, #40]	; (800e1dc <prvSampleTimeNow+0x3c>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	68fa      	ldr	r2, [r7, #12]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d205      	bcs.n	800e1c6 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800e1ba:	f000 f8eb 	bl	800e394 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	601a      	str	r2, [r3, #0]
 800e1c4:	e002      	b.n	800e1cc <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e1cc:	4b03      	ldr	r3, [pc, #12]	; (800e1dc <prvSampleTimeNow+0x3c>)
 800e1ce:	68fa      	ldr	r2, [r7, #12]
 800e1d0:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
}
 800e1d4:	0018      	movs	r0, r3
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	b004      	add	sp, #16
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	20001084 	.word	0x20001084

0800e1e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b086      	sub	sp, #24
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	60f8      	str	r0, [r7, #12]
 800e1e8:	60b9      	str	r1, [r7, #8]
 800e1ea:	607a      	str	r2, [r7, #4]
 800e1ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	68ba      	ldr	r2, [r7, #8]
 800e1f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	68fa      	ldr	r2, [r7, #12]
 800e1fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e1fe:	68ba      	ldr	r2, [r7, #8]
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	429a      	cmp	r2, r3
 800e204:	d812      	bhi.n	800e22c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	1ad2      	subs	r2, r2, r3
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	699b      	ldr	r3, [r3, #24]
 800e210:	429a      	cmp	r2, r3
 800e212:	d302      	bcc.n	800e21a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e214:	2301      	movs	r3, #1
 800e216:	617b      	str	r3, [r7, #20]
 800e218:	e01b      	b.n	800e252 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e21a:	4b10      	ldr	r3, [pc, #64]	; (800e25c <prvInsertTimerInActiveList+0x7c>)
 800e21c:	681a      	ldr	r2, [r3, #0]
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	3304      	adds	r3, #4
 800e222:	0019      	movs	r1, r3
 800e224:	0010      	movs	r0, r2
 800e226:	f7fd ff0a 	bl	800c03e <vListInsert>
 800e22a:	e012      	b.n	800e252 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e22c:	687a      	ldr	r2, [r7, #4]
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	429a      	cmp	r2, r3
 800e232:	d206      	bcs.n	800e242 <prvInsertTimerInActiveList+0x62>
 800e234:	68ba      	ldr	r2, [r7, #8]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	429a      	cmp	r2, r3
 800e23a:	d302      	bcc.n	800e242 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e23c:	2301      	movs	r3, #1
 800e23e:	617b      	str	r3, [r7, #20]
 800e240:	e007      	b.n	800e252 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e242:	4b07      	ldr	r3, [pc, #28]	; (800e260 <prvInsertTimerInActiveList+0x80>)
 800e244:	681a      	ldr	r2, [r3, #0]
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	3304      	adds	r3, #4
 800e24a:	0019      	movs	r1, r3
 800e24c:	0010      	movs	r0, r2
 800e24e:	f7fd fef6 	bl	800c03e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e252:	697b      	ldr	r3, [r7, #20]
}
 800e254:	0018      	movs	r0, r3
 800e256:	46bd      	mov	sp, r7
 800e258:	b006      	add	sp, #24
 800e25a:	bd80      	pop	{r7, pc}
 800e25c:	20001078 	.word	0x20001078
 800e260:	20001074 	.word	0x20001074

0800e264 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e264:	b590      	push	{r4, r7, lr}
 800e266:	b08d      	sub	sp, #52	; 0x34
 800e268:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e26a:	e07f      	b.n	800e36c <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e26c:	2208      	movs	r2, #8
 800e26e:	18bb      	adds	r3, r7, r2
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	da0f      	bge.n	800e296 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e276:	18bb      	adds	r3, r7, r2
 800e278:	3304      	adds	r3, #4
 800e27a:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d101      	bne.n	800e286 <prvProcessReceivedCommands+0x22>
 800e282:	b672      	cpsid	i
 800e284:	e7fe      	b.n	800e284 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e288:	681a      	ldr	r2, [r3, #0]
 800e28a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28c:	6858      	ldr	r0, [r3, #4]
 800e28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e290:	689b      	ldr	r3, [r3, #8]
 800e292:	0019      	movs	r1, r3
 800e294:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e296:	2208      	movs	r2, #8
 800e298:	18bb      	adds	r3, r7, r2
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	db64      	blt.n	800e36a <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e2a0:	18bb      	adds	r3, r7, r2
 800e2a2:	689b      	ldr	r3, [r3, #8]
 800e2a4:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e2a6:	6a3b      	ldr	r3, [r7, #32]
 800e2a8:	695b      	ldr	r3, [r3, #20]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d004      	beq.n	800e2b8 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e2ae:	6a3b      	ldr	r3, [r7, #32]
 800e2b0:	3304      	adds	r3, #4
 800e2b2:	0018      	movs	r0, r3
 800e2b4:	f7fd fef9 	bl	800c0aa <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e2b8:	1d3b      	adds	r3, r7, #4
 800e2ba:	0018      	movs	r0, r3
 800e2bc:	f7ff ff70 	bl	800e1a0 <prvSampleTimeNow>
 800e2c0:	0003      	movs	r3, r0
 800e2c2:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800e2c4:	2308      	movs	r3, #8
 800e2c6:	18fb      	adds	r3, r7, r3
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	2b09      	cmp	r3, #9
 800e2cc:	d84e      	bhi.n	800e36c <prvProcessReceivedCommands+0x108>
 800e2ce:	009a      	lsls	r2, r3, #2
 800e2d0:	4b2e      	ldr	r3, [pc, #184]	; (800e38c <prvProcessReceivedCommands+0x128>)
 800e2d2:	18d3      	adds	r3, r2, r3
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e2d8:	2408      	movs	r4, #8
 800e2da:	193b      	adds	r3, r7, r4
 800e2dc:	685a      	ldr	r2, [r3, #4]
 800e2de:	6a3b      	ldr	r3, [r7, #32]
 800e2e0:	699b      	ldr	r3, [r3, #24]
 800e2e2:	18d1      	adds	r1, r2, r3
 800e2e4:	193b      	adds	r3, r7, r4
 800e2e6:	685b      	ldr	r3, [r3, #4]
 800e2e8:	69fa      	ldr	r2, [r7, #28]
 800e2ea:	6a38      	ldr	r0, [r7, #32]
 800e2ec:	f7ff ff78 	bl	800e1e0 <prvInsertTimerInActiveList>
 800e2f0:	1e03      	subs	r3, r0, #0
 800e2f2:	d03b      	beq.n	800e36c <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e2f4:	6a3b      	ldr	r3, [r7, #32]
 800e2f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f8:	6a3a      	ldr	r2, [r7, #32]
 800e2fa:	0010      	movs	r0, r2
 800e2fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e2fe:	6a3b      	ldr	r3, [r7, #32]
 800e300:	69db      	ldr	r3, [r3, #28]
 800e302:	2b01      	cmp	r3, #1
 800e304:	d132      	bne.n	800e36c <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e306:	193b      	adds	r3, r7, r4
 800e308:	685a      	ldr	r2, [r3, #4]
 800e30a:	6a3b      	ldr	r3, [r7, #32]
 800e30c:	699b      	ldr	r3, [r3, #24]
 800e30e:	18d2      	adds	r2, r2, r3
 800e310:	6a38      	ldr	r0, [r7, #32]
 800e312:	2300      	movs	r3, #0
 800e314:	9300      	str	r3, [sp, #0]
 800e316:	2300      	movs	r3, #0
 800e318:	2100      	movs	r1, #0
 800e31a:	f7ff fe45 	bl	800dfa8 <xTimerGenericCommand>
 800e31e:	0003      	movs	r3, r0
 800e320:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800e322:	69bb      	ldr	r3, [r7, #24]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d121      	bne.n	800e36c <prvProcessReceivedCommands+0x108>
 800e328:	b672      	cpsid	i
 800e32a:	e7fe      	b.n	800e32a <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e32c:	2308      	movs	r3, #8
 800e32e:	18fb      	adds	r3, r7, r3
 800e330:	685a      	ldr	r2, [r3, #4]
 800e332:	6a3b      	ldr	r3, [r7, #32]
 800e334:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e336:	6a3b      	ldr	r3, [r7, #32]
 800e338:	699b      	ldr	r3, [r3, #24]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d101      	bne.n	800e342 <prvProcessReceivedCommands+0xde>
 800e33e:	b672      	cpsid	i
 800e340:	e7fe      	b.n	800e340 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e342:	6a3b      	ldr	r3, [r7, #32]
 800e344:	699a      	ldr	r2, [r3, #24]
 800e346:	69fb      	ldr	r3, [r7, #28]
 800e348:	18d1      	adds	r1, r2, r3
 800e34a:	69fb      	ldr	r3, [r7, #28]
 800e34c:	69fa      	ldr	r2, [r7, #28]
 800e34e:	6a38      	ldr	r0, [r7, #32]
 800e350:	f7ff ff46 	bl	800e1e0 <prvInsertTimerInActiveList>
					break;
 800e354:	e00a      	b.n	800e36c <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e356:	6a3b      	ldr	r3, [r7, #32]
 800e358:	222c      	movs	r2, #44	; 0x2c
 800e35a:	5c9b      	ldrb	r3, [r3, r2]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d105      	bne.n	800e36c <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 800e360:	6a3b      	ldr	r3, [r7, #32]
 800e362:	0018      	movs	r0, r3
 800e364:	f000 fa8a 	bl	800e87c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e368:	e000      	b.n	800e36c <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e36a:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e36c:	4b08      	ldr	r3, [pc, #32]	; (800e390 <prvProcessReceivedCommands+0x12c>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	2208      	movs	r2, #8
 800e372:	18b9      	adds	r1, r7, r2
 800e374:	2200      	movs	r2, #0
 800e376:	0018      	movs	r0, r3
 800e378:	f7fe f99e 	bl	800c6b8 <xQueueReceive>
 800e37c:	1e03      	subs	r3, r0, #0
 800e37e:	d000      	beq.n	800e382 <prvProcessReceivedCommands+0x11e>
 800e380:	e774      	b.n	800e26c <prvProcessReceivedCommands+0x8>
	}
}
 800e382:	46c0      	nop			; (mov r8, r8)
 800e384:	46c0      	nop			; (mov r8, r8)
 800e386:	46bd      	mov	sp, r7
 800e388:	b00b      	add	sp, #44	; 0x2c
 800e38a:	bd90      	pop	{r4, r7, pc}
 800e38c:	08013a70 	.word	0x08013a70
 800e390:	2000107c 	.word	0x2000107c

0800e394 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b088      	sub	sp, #32
 800e398:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e39a:	e03e      	b.n	800e41a <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e39c:	4b28      	ldr	r3, [pc, #160]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	68db      	ldr	r3, [r3, #12]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e3a6:	4b26      	ldr	r3, [pc, #152]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	68db      	ldr	r3, [r3, #12]
 800e3ac:	68db      	ldr	r3, [r3, #12]
 800e3ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	3304      	adds	r3, #4
 800e3b4:	0018      	movs	r0, r3
 800e3b6:	f7fd fe78 	bl	800c0aa <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3be:	68fa      	ldr	r2, [r7, #12]
 800e3c0:	0010      	movs	r0, r2
 800e3c2:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	69db      	ldr	r3, [r3, #28]
 800e3c8:	2b01      	cmp	r3, #1
 800e3ca:	d126      	bne.n	800e41a <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	699b      	ldr	r3, [r3, #24]
 800e3d0:	693a      	ldr	r2, [r7, #16]
 800e3d2:	18d3      	adds	r3, r2, r3
 800e3d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e3d6:	68ba      	ldr	r2, [r7, #8]
 800e3d8:	693b      	ldr	r3, [r7, #16]
 800e3da:	429a      	cmp	r2, r3
 800e3dc:	d90e      	bls.n	800e3fc <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	68ba      	ldr	r2, [r7, #8]
 800e3e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	68fa      	ldr	r2, [r7, #12]
 800e3e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e3ea:	4b15      	ldr	r3, [pc, #84]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e3ec:	681a      	ldr	r2, [r3, #0]
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	3304      	adds	r3, #4
 800e3f2:	0019      	movs	r1, r3
 800e3f4:	0010      	movs	r0, r2
 800e3f6:	f7fd fe22 	bl	800c03e <vListInsert>
 800e3fa:	e00e      	b.n	800e41a <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e3fc:	693a      	ldr	r2, [r7, #16]
 800e3fe:	68f8      	ldr	r0, [r7, #12]
 800e400:	2300      	movs	r3, #0
 800e402:	9300      	str	r3, [sp, #0]
 800e404:	2300      	movs	r3, #0
 800e406:	2100      	movs	r1, #0
 800e408:	f7ff fdce 	bl	800dfa8 <xTimerGenericCommand>
 800e40c:	0003      	movs	r3, r0
 800e40e:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d101      	bne.n	800e41a <prvSwitchTimerLists+0x86>
 800e416:	b672      	cpsid	i
 800e418:	e7fe      	b.n	800e418 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e41a:	4b09      	ldr	r3, [pc, #36]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d1bb      	bne.n	800e39c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e424:	4b06      	ldr	r3, [pc, #24]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e42a:	4b06      	ldr	r3, [pc, #24]	; (800e444 <prvSwitchTimerLists+0xb0>)
 800e42c:	681a      	ldr	r2, [r3, #0]
 800e42e:	4b04      	ldr	r3, [pc, #16]	; (800e440 <prvSwitchTimerLists+0xac>)
 800e430:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800e432:	4b04      	ldr	r3, [pc, #16]	; (800e444 <prvSwitchTimerLists+0xb0>)
 800e434:	697a      	ldr	r2, [r7, #20]
 800e436:	601a      	str	r2, [r3, #0]
}
 800e438:	46c0      	nop			; (mov r8, r8)
 800e43a:	46bd      	mov	sp, r7
 800e43c:	b006      	add	sp, #24
 800e43e:	bd80      	pop	{r7, pc}
 800e440:	20001074 	.word	0x20001074
 800e444:	20001078 	.word	0x20001078

0800e448 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e44e:	f000 f8d7 	bl	800e600 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e452:	4b16      	ldr	r3, [pc, #88]	; (800e4ac <prvCheckForValidListAndQueue+0x64>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d123      	bne.n	800e4a2 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800e45a:	4b15      	ldr	r3, [pc, #84]	; (800e4b0 <prvCheckForValidListAndQueue+0x68>)
 800e45c:	0018      	movs	r0, r3
 800e45e:	f7fd fda3 	bl	800bfa8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e462:	4b14      	ldr	r3, [pc, #80]	; (800e4b4 <prvCheckForValidListAndQueue+0x6c>)
 800e464:	0018      	movs	r0, r3
 800e466:	f7fd fd9f 	bl	800bfa8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e46a:	4b13      	ldr	r3, [pc, #76]	; (800e4b8 <prvCheckForValidListAndQueue+0x70>)
 800e46c:	4a10      	ldr	r2, [pc, #64]	; (800e4b0 <prvCheckForValidListAndQueue+0x68>)
 800e46e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e470:	4b12      	ldr	r3, [pc, #72]	; (800e4bc <prvCheckForValidListAndQueue+0x74>)
 800e472:	4a10      	ldr	r2, [pc, #64]	; (800e4b4 <prvCheckForValidListAndQueue+0x6c>)
 800e474:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e476:	4b12      	ldr	r3, [pc, #72]	; (800e4c0 <prvCheckForValidListAndQueue+0x78>)
 800e478:	4a12      	ldr	r2, [pc, #72]	; (800e4c4 <prvCheckForValidListAndQueue+0x7c>)
 800e47a:	2100      	movs	r1, #0
 800e47c:	9100      	str	r1, [sp, #0]
 800e47e:	2110      	movs	r1, #16
 800e480:	200a      	movs	r0, #10
 800e482:	f7fd fe8e 	bl	800c1a2 <xQueueGenericCreateStatic>
 800e486:	0002      	movs	r2, r0
 800e488:	4b08      	ldr	r3, [pc, #32]	; (800e4ac <prvCheckForValidListAndQueue+0x64>)
 800e48a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e48c:	4b07      	ldr	r3, [pc, #28]	; (800e4ac <prvCheckForValidListAndQueue+0x64>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d006      	beq.n	800e4a2 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e494:	4b05      	ldr	r3, [pc, #20]	; (800e4ac <prvCheckForValidListAndQueue+0x64>)
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	4a0b      	ldr	r2, [pc, #44]	; (800e4c8 <prvCheckForValidListAndQueue+0x80>)
 800e49a:	0011      	movs	r1, r2
 800e49c:	0018      	movs	r0, r3
 800e49e:	f7fe fc73 	bl	800cd88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e4a2:	f000 f8bf 	bl	800e624 <vPortExitCritical>
}
 800e4a6:	46c0      	nop			; (mov r8, r8)
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}
 800e4ac:	2000107c 	.word	0x2000107c
 800e4b0:	2000104c 	.word	0x2000104c
 800e4b4:	20001060 	.word	0x20001060
 800e4b8:	20001074 	.word	0x20001074
 800e4bc:	20001078 	.word	0x20001078
 800e4c0:	20001128 	.word	0x20001128
 800e4c4:	20001088 	.word	0x20001088
 800e4c8:	08012f7c 	.word	0x08012f7c

0800e4cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b084      	sub	sp, #16
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	60f8      	str	r0, [r7, #12]
 800e4d4:	60b9      	str	r1, [r7, #8]
 800e4d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	3b04      	subs	r3, #4
 800e4dc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	2280      	movs	r2, #128	; 0x80
 800e4e2:	0452      	lsls	r2, r2, #17
 800e4e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	3b04      	subs	r3, #4
 800e4ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800e4ec:	68ba      	ldr	r2, [r7, #8]
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	3b04      	subs	r3, #4
 800e4f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e4f8:	4a08      	ldr	r2, [pc, #32]	; (800e51c <pxPortInitialiseStack+0x50>)
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	3b14      	subs	r3, #20
 800e502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e504:	687a      	ldr	r2, [r7, #4]
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	3b20      	subs	r3, #32
 800e50e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e510:	68fb      	ldr	r3, [r7, #12]
}
 800e512:	0018      	movs	r0, r3
 800e514:	46bd      	mov	sp, r7
 800e516:	b004      	add	sp, #16
 800e518:	bd80      	pop	{r7, pc}
 800e51a:	46c0      	nop			; (mov r8, r8)
 800e51c:	0800e521 	.word	0x0800e521

0800e520 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b082      	sub	sp, #8
 800e524:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800e526:	2300      	movs	r3, #0
 800e528:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e52a:	4b08      	ldr	r3, [pc, #32]	; (800e54c <prvTaskExitError+0x2c>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	3301      	adds	r3, #1
 800e530:	d001      	beq.n	800e536 <prvTaskExitError+0x16>
 800e532:	b672      	cpsid	i
 800e534:	e7fe      	b.n	800e534 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800e536:	b672      	cpsid	i
	while( ulDummy == 0 )
 800e538:	46c0      	nop			; (mov r8, r8)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d0fc      	beq.n	800e53a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e540:	46c0      	nop			; (mov r8, r8)
 800e542:	46c0      	nop			; (mov r8, r8)
 800e544:	46bd      	mov	sp, r7
 800e546:	b002      	add	sp, #8
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	46c0      	nop			; (mov r8, r8)
 800e54c:	2000006c 	.word	0x2000006c

0800e550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800e550:	b580      	push	{r7, lr}
 800e552:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800e554:	46c0      	nop			; (mov r8, r8)
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
 800e55a:	0000      	movs	r0, r0
 800e55c:	0000      	movs	r0, r0
	...

0800e560 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800e560:	4a0b      	ldr	r2, [pc, #44]	; (800e590 <pxCurrentTCBConst2>)
 800e562:	6813      	ldr	r3, [r2, #0]
 800e564:	6818      	ldr	r0, [r3, #0]
 800e566:	3020      	adds	r0, #32
 800e568:	f380 8809 	msr	PSP, r0
 800e56c:	2002      	movs	r0, #2
 800e56e:	f380 8814 	msr	CONTROL, r0
 800e572:	f3bf 8f6f 	isb	sy
 800e576:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800e578:	46ae      	mov	lr, r5
 800e57a:	bc08      	pop	{r3}
 800e57c:	bc04      	pop	{r2}
 800e57e:	b662      	cpsie	i
 800e580:	4718      	bx	r3
 800e582:	46c0      	nop			; (mov r8, r8)
 800e584:	46c0      	nop			; (mov r8, r8)
 800e586:	46c0      	nop			; (mov r8, r8)
 800e588:	46c0      	nop			; (mov r8, r8)
 800e58a:	46c0      	nop			; (mov r8, r8)
 800e58c:	46c0      	nop			; (mov r8, r8)
 800e58e:	46c0      	nop			; (mov r8, r8)

0800e590 <pxCurrentTCBConst2>:
 800e590:	20000b4c 	.word	0x20000b4c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800e594:	46c0      	nop			; (mov r8, r8)
 800e596:	46c0      	nop			; (mov r8, r8)

0800e598 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e598:	b580      	push	{r7, lr}
 800e59a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800e59c:	4b0e      	ldr	r3, [pc, #56]	; (800e5d8 <xPortStartScheduler+0x40>)
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	4b0d      	ldr	r3, [pc, #52]	; (800e5d8 <xPortStartScheduler+0x40>)
 800e5a2:	21ff      	movs	r1, #255	; 0xff
 800e5a4:	0409      	lsls	r1, r1, #16
 800e5a6:	430a      	orrs	r2, r1
 800e5a8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800e5aa:	4b0b      	ldr	r3, [pc, #44]	; (800e5d8 <xPortStartScheduler+0x40>)
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	4b0a      	ldr	r3, [pc, #40]	; (800e5d8 <xPortStartScheduler+0x40>)
 800e5b0:	21ff      	movs	r1, #255	; 0xff
 800e5b2:	0609      	lsls	r1, r1, #24
 800e5b4:	430a      	orrs	r2, r1
 800e5b6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800e5b8:	f000 f898 	bl	800e6ec <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e5bc:	4b07      	ldr	r3, [pc, #28]	; (800e5dc <xPortStartScheduler+0x44>)
 800e5be:	2200      	movs	r2, #0
 800e5c0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800e5c2:	f7ff ffcd 	bl	800e560 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e5c6:	f7ff f8b5 	bl	800d734 <vTaskSwitchContext>
	prvTaskExitError();
 800e5ca:	f7ff ffa9 	bl	800e520 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e5ce:	2300      	movs	r3, #0
}
 800e5d0:	0018      	movs	r0, r3
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	bd80      	pop	{r7, pc}
 800e5d6:	46c0      	nop			; (mov r8, r8)
 800e5d8:	e000ed20 	.word	0xe000ed20
 800e5dc:	2000006c 	.word	0x2000006c

0800e5e0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800e5e4:	4b05      	ldr	r3, [pc, #20]	; (800e5fc <vPortYield+0x1c>)
 800e5e6:	2280      	movs	r2, #128	; 0x80
 800e5e8:	0552      	lsls	r2, r2, #21
 800e5ea:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800e5ec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800e5f0:	f3bf 8f6f 	isb	sy
}
 800e5f4:	46c0      	nop			; (mov r8, r8)
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	46c0      	nop			; (mov r8, r8)
 800e5fc:	e000ed04 	.word	0xe000ed04

0800e600 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e600:	b580      	push	{r7, lr}
 800e602:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800e604:	b672      	cpsid	i
    uxCriticalNesting++;
 800e606:	4b06      	ldr	r3, [pc, #24]	; (800e620 <vPortEnterCritical+0x20>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	1c5a      	adds	r2, r3, #1
 800e60c:	4b04      	ldr	r3, [pc, #16]	; (800e620 <vPortEnterCritical+0x20>)
 800e60e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800e610:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800e614:	f3bf 8f6f 	isb	sy
}
 800e618:	46c0      	nop			; (mov r8, r8)
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}
 800e61e:	46c0      	nop			; (mov r8, r8)
 800e620:	2000006c 	.word	0x2000006c

0800e624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e624:	b580      	push	{r7, lr}
 800e626:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e628:	4b09      	ldr	r3, [pc, #36]	; (800e650 <vPortExitCritical+0x2c>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d101      	bne.n	800e634 <vPortExitCritical+0x10>
 800e630:	b672      	cpsid	i
 800e632:	e7fe      	b.n	800e632 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800e634:	4b06      	ldr	r3, [pc, #24]	; (800e650 <vPortExitCritical+0x2c>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	1e5a      	subs	r2, r3, #1
 800e63a:	4b05      	ldr	r3, [pc, #20]	; (800e650 <vPortExitCritical+0x2c>)
 800e63c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800e63e:	4b04      	ldr	r3, [pc, #16]	; (800e650 <vPortExitCritical+0x2c>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	2b00      	cmp	r3, #0
 800e644:	d100      	bne.n	800e648 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 800e646:	b662      	cpsie	i
    }
}
 800e648:	46c0      	nop			; (mov r8, r8)
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}
 800e64e:	46c0      	nop			; (mov r8, r8)
 800e650:	2000006c 	.word	0x2000006c

0800e654 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800e654:	f3ef 8010 	mrs	r0, PRIMASK
 800e658:	b672      	cpsid	i
 800e65a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800e65c:	46c0      	nop			; (mov r8, r8)
 800e65e:	0018      	movs	r0, r3

0800e660 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800e660:	f380 8810 	msr	PRIMASK, r0
 800e664:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800e666:	46c0      	nop			; (mov r8, r8)
	...

0800e670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e670:	f3ef 8009 	mrs	r0, PSP
 800e674:	4b0e      	ldr	r3, [pc, #56]	; (800e6b0 <pxCurrentTCBConst>)
 800e676:	681a      	ldr	r2, [r3, #0]
 800e678:	3820      	subs	r0, #32
 800e67a:	6010      	str	r0, [r2, #0]
 800e67c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800e67e:	4644      	mov	r4, r8
 800e680:	464d      	mov	r5, r9
 800e682:	4656      	mov	r6, sl
 800e684:	465f      	mov	r7, fp
 800e686:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800e688:	b508      	push	{r3, lr}
 800e68a:	b672      	cpsid	i
 800e68c:	f7ff f852 	bl	800d734 <vTaskSwitchContext>
 800e690:	b662      	cpsie	i
 800e692:	bc0c      	pop	{r2, r3}
 800e694:	6811      	ldr	r1, [r2, #0]
 800e696:	6808      	ldr	r0, [r1, #0]
 800e698:	3010      	adds	r0, #16
 800e69a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800e69c:	46a0      	mov	r8, r4
 800e69e:	46a9      	mov	r9, r5
 800e6a0:	46b2      	mov	sl, r6
 800e6a2:	46bb      	mov	fp, r7
 800e6a4:	f380 8809 	msr	PSP, r0
 800e6a8:	3820      	subs	r0, #32
 800e6aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800e6ac:	4718      	bx	r3
 800e6ae:	46c0      	nop			; (mov r8, r8)

0800e6b0 <pxCurrentTCBConst>:
 800e6b0:	20000b4c 	.word	0x20000b4c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800e6b4:	46c0      	nop			; (mov r8, r8)
 800e6b6:	46c0      	nop			; (mov r8, r8)

0800e6b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b082      	sub	sp, #8
 800e6bc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800e6be:	f7ff ffc9 	bl	800e654 <ulSetInterruptMaskFromISR>
 800e6c2:	0003      	movs	r3, r0
 800e6c4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e6c6:	f7fe ff81 	bl	800d5cc <xTaskIncrementTick>
 800e6ca:	1e03      	subs	r3, r0, #0
 800e6cc:	d003      	beq.n	800e6d6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800e6ce:	4b06      	ldr	r3, [pc, #24]	; (800e6e8 <SysTick_Handler+0x30>)
 800e6d0:	2280      	movs	r2, #128	; 0x80
 800e6d2:	0552      	lsls	r2, r2, #21
 800e6d4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	0018      	movs	r0, r3
 800e6da:	f7ff ffc1 	bl	800e660 <vClearInterruptMaskFromISR>
}
 800e6de:	46c0      	nop			; (mov r8, r8)
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	b002      	add	sp, #8
 800e6e4:	bd80      	pop	{r7, pc}
 800e6e6:	46c0      	nop			; (mov r8, r8)
 800e6e8:	e000ed04 	.word	0xe000ed04

0800e6ec <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800e6f0:	4b0b      	ldr	r3, [pc, #44]	; (800e720 <prvSetupTimerInterrupt+0x34>)
 800e6f2:	2200      	movs	r2, #0
 800e6f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800e6f6:	4b0b      	ldr	r3, [pc, #44]	; (800e724 <prvSetupTimerInterrupt+0x38>)
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e6fc:	4b0a      	ldr	r3, [pc, #40]	; (800e728 <prvSetupTimerInterrupt+0x3c>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	22fa      	movs	r2, #250	; 0xfa
 800e702:	0091      	lsls	r1, r2, #2
 800e704:	0018      	movs	r0, r3
 800e706:	f7f1 fd1b 	bl	8000140 <__udivsi3>
 800e70a:	0003      	movs	r3, r0
 800e70c:	001a      	movs	r2, r3
 800e70e:	4b07      	ldr	r3, [pc, #28]	; (800e72c <prvSetupTimerInterrupt+0x40>)
 800e710:	3a01      	subs	r2, #1
 800e712:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800e714:	4b02      	ldr	r3, [pc, #8]	; (800e720 <prvSetupTimerInterrupt+0x34>)
 800e716:	2207      	movs	r2, #7
 800e718:	601a      	str	r2, [r3, #0]
}
 800e71a:	46c0      	nop			; (mov r8, r8)
 800e71c:	46bd      	mov	sp, r7
 800e71e:	bd80      	pop	{r7, pc}
 800e720:	e000e010 	.word	0xe000e010
 800e724:	e000e018 	.word	0xe000e018
 800e728:	20000060 	.word	0x20000060
 800e72c:	e000e014 	.word	0xe000e014

0800e730 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b086      	sub	sp, #24
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e738:	2300      	movs	r3, #0
 800e73a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800e73c:	f7fe fea0 	bl	800d480 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e740:	4b49      	ldr	r3, [pc, #292]	; (800e868 <pvPortMalloc+0x138>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d101      	bne.n	800e74c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e748:	f000 f8e0 	bl	800e90c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e74c:	4b47      	ldr	r3, [pc, #284]	; (800e86c <pvPortMalloc+0x13c>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	687a      	ldr	r2, [r7, #4]
 800e752:	4013      	ands	r3, r2
 800e754:	d000      	beq.n	800e758 <pvPortMalloc+0x28>
 800e756:	e079      	b.n	800e84c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d012      	beq.n	800e784 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800e75e:	2208      	movs	r2, #8
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	189b      	adds	r3, r3, r2
 800e764:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	2207      	movs	r2, #7
 800e76a:	4013      	ands	r3, r2
 800e76c:	d00a      	beq.n	800e784 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2207      	movs	r2, #7
 800e772:	4393      	bics	r3, r2
 800e774:	3308      	adds	r3, #8
 800e776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2207      	movs	r2, #7
 800e77c:	4013      	ands	r3, r2
 800e77e:	d001      	beq.n	800e784 <pvPortMalloc+0x54>
 800e780:	b672      	cpsid	i
 800e782:	e7fe      	b.n	800e782 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d060      	beq.n	800e84c <pvPortMalloc+0x11c>
 800e78a:	4b39      	ldr	r3, [pc, #228]	; (800e870 <pvPortMalloc+0x140>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	429a      	cmp	r2, r3
 800e792:	d85b      	bhi.n	800e84c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e794:	4b37      	ldr	r3, [pc, #220]	; (800e874 <pvPortMalloc+0x144>)
 800e796:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800e798:	4b36      	ldr	r3, [pc, #216]	; (800e874 <pvPortMalloc+0x144>)
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e79e:	e004      	b.n	800e7aa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	685b      	ldr	r3, [r3, #4]
 800e7ae:	687a      	ldr	r2, [r7, #4]
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d903      	bls.n	800e7bc <pvPortMalloc+0x8c>
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d1f1      	bne.n	800e7a0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e7bc:	4b2a      	ldr	r3, [pc, #168]	; (800e868 <pvPortMalloc+0x138>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	697a      	ldr	r2, [r7, #20]
 800e7c2:	429a      	cmp	r2, r3
 800e7c4:	d042      	beq.n	800e84c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e7c6:	693b      	ldr	r3, [r7, #16]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	2208      	movs	r2, #8
 800e7cc:	189b      	adds	r3, r3, r2
 800e7ce:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	681a      	ldr	r2, [r3, #0]
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	685a      	ldr	r2, [r3, #4]
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	1ad2      	subs	r2, r2, r3
 800e7e0:	2308      	movs	r3, #8
 800e7e2:	005b      	lsls	r3, r3, #1
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d916      	bls.n	800e816 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e7e8:	697a      	ldr	r2, [r7, #20]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	18d3      	adds	r3, r2, r3
 800e7ee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	2207      	movs	r2, #7
 800e7f4:	4013      	ands	r3, r2
 800e7f6:	d001      	beq.n	800e7fc <pvPortMalloc+0xcc>
 800e7f8:	b672      	cpsid	i
 800e7fa:	e7fe      	b.n	800e7fa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	685a      	ldr	r2, [r3, #4]
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	1ad2      	subs	r2, r2, r3
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e808:	697b      	ldr	r3, [r7, #20]
 800e80a:	687a      	ldr	r2, [r7, #4]
 800e80c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	0018      	movs	r0, r3
 800e812:	f000 f8db 	bl	800e9cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e816:	4b16      	ldr	r3, [pc, #88]	; (800e870 <pvPortMalloc+0x140>)
 800e818:	681a      	ldr	r2, [r3, #0]
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	1ad2      	subs	r2, r2, r3
 800e820:	4b13      	ldr	r3, [pc, #76]	; (800e870 <pvPortMalloc+0x140>)
 800e822:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e824:	4b12      	ldr	r3, [pc, #72]	; (800e870 <pvPortMalloc+0x140>)
 800e826:	681a      	ldr	r2, [r3, #0]
 800e828:	4b13      	ldr	r3, [pc, #76]	; (800e878 <pvPortMalloc+0x148>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	429a      	cmp	r2, r3
 800e82e:	d203      	bcs.n	800e838 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e830:	4b0f      	ldr	r3, [pc, #60]	; (800e870 <pvPortMalloc+0x140>)
 800e832:	681a      	ldr	r2, [r3, #0]
 800e834:	4b10      	ldr	r3, [pc, #64]	; (800e878 <pvPortMalloc+0x148>)
 800e836:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	685a      	ldr	r2, [r3, #4]
 800e83c:	4b0b      	ldr	r3, [pc, #44]	; (800e86c <pvPortMalloc+0x13c>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	431a      	orrs	r2, r3
 800e842:	697b      	ldr	r3, [r7, #20]
 800e844:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e846:	697b      	ldr	r3, [r7, #20]
 800e848:	2200      	movs	r2, #0
 800e84a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e84c:	f7fe fe24 	bl	800d498 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2207      	movs	r2, #7
 800e854:	4013      	ands	r3, r2
 800e856:	d001      	beq.n	800e85c <pvPortMalloc+0x12c>
 800e858:	b672      	cpsid	i
 800e85a:	e7fe      	b.n	800e85a <pvPortMalloc+0x12a>
	return pvReturn;
 800e85c:	68fb      	ldr	r3, [r7, #12]
}
 800e85e:	0018      	movs	r0, r3
 800e860:	46bd      	mov	sp, r7
 800e862:	b006      	add	sp, #24
 800e864:	bd80      	pop	{r7, pc}
 800e866:	46c0      	nop			; (mov r8, r8)
 800e868:	20002180 	.word	0x20002180
 800e86c:	2000218c 	.word	0x2000218c
 800e870:	20002184 	.word	0x20002184
 800e874:	20002178 	.word	0x20002178
 800e878:	20002188 	.word	0x20002188

0800e87c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d035      	beq.n	800e8fa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e88e:	2308      	movs	r3, #8
 800e890:	425b      	negs	r3, r3
 800e892:	68fa      	ldr	r2, [r7, #12]
 800e894:	18d3      	adds	r3, r2, r3
 800e896:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e89c:	68bb      	ldr	r3, [r7, #8]
 800e89e:	685a      	ldr	r2, [r3, #4]
 800e8a0:	4b18      	ldr	r3, [pc, #96]	; (800e904 <vPortFree+0x88>)
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	4013      	ands	r3, r2
 800e8a6:	d101      	bne.n	800e8ac <vPortFree+0x30>
 800e8a8:	b672      	cpsid	i
 800e8aa:	e7fe      	b.n	800e8aa <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d001      	beq.n	800e8b8 <vPortFree+0x3c>
 800e8b4:	b672      	cpsid	i
 800e8b6:	e7fe      	b.n	800e8b6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	685a      	ldr	r2, [r3, #4]
 800e8bc:	4b11      	ldr	r3, [pc, #68]	; (800e904 <vPortFree+0x88>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4013      	ands	r3, r2
 800e8c2:	d01a      	beq.n	800e8fa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d116      	bne.n	800e8fa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	685a      	ldr	r2, [r3, #4]
 800e8d0:	4b0c      	ldr	r3, [pc, #48]	; (800e904 <vPortFree+0x88>)
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	43db      	mvns	r3, r3
 800e8d6:	401a      	ands	r2, r3
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e8dc:	f7fe fdd0 	bl	800d480 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	685a      	ldr	r2, [r3, #4]
 800e8e4:	4b08      	ldr	r3, [pc, #32]	; (800e908 <vPortFree+0x8c>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	18d2      	adds	r2, r2, r3
 800e8ea:	4b07      	ldr	r3, [pc, #28]	; (800e908 <vPortFree+0x8c>)
 800e8ec:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	0018      	movs	r0, r3
 800e8f2:	f000 f86b 	bl	800e9cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e8f6:	f7fe fdcf 	bl	800d498 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e8fa:	46c0      	nop			; (mov r8, r8)
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	b004      	add	sp, #16
 800e900:	bd80      	pop	{r7, pc}
 800e902:	46c0      	nop			; (mov r8, r8)
 800e904:	2000218c 	.word	0x2000218c
 800e908:	20002184 	.word	0x20002184

0800e90c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b084      	sub	sp, #16
 800e910:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e912:	2380      	movs	r3, #128	; 0x80
 800e914:	015b      	lsls	r3, r3, #5
 800e916:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e918:	4b26      	ldr	r3, [pc, #152]	; (800e9b4 <prvHeapInit+0xa8>)
 800e91a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	2207      	movs	r2, #7
 800e920:	4013      	ands	r3, r2
 800e922:	d00c      	beq.n	800e93e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	3307      	adds	r3, #7
 800e928:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	2207      	movs	r2, #7
 800e92e:	4393      	bics	r3, r2
 800e930:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e932:	68ba      	ldr	r2, [r7, #8]
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	1ad2      	subs	r2, r2, r3
 800e938:	4b1e      	ldr	r3, [pc, #120]	; (800e9b4 <prvHeapInit+0xa8>)
 800e93a:	18d3      	adds	r3, r2, r3
 800e93c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e942:	4b1d      	ldr	r3, [pc, #116]	; (800e9b8 <prvHeapInit+0xac>)
 800e944:	687a      	ldr	r2, [r7, #4]
 800e946:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e948:	4b1b      	ldr	r3, [pc, #108]	; (800e9b8 <prvHeapInit+0xac>)
 800e94a:	2200      	movs	r2, #0
 800e94c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	68ba      	ldr	r2, [r7, #8]
 800e952:	18d3      	adds	r3, r2, r3
 800e954:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e956:	2208      	movs	r2, #8
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	1a9b      	subs	r3, r3, r2
 800e95c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	2207      	movs	r2, #7
 800e962:	4393      	bics	r3, r2
 800e964:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e966:	68fa      	ldr	r2, [r7, #12]
 800e968:	4b14      	ldr	r3, [pc, #80]	; (800e9bc <prvHeapInit+0xb0>)
 800e96a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800e96c:	4b13      	ldr	r3, [pc, #76]	; (800e9bc <prvHeapInit+0xb0>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	2200      	movs	r2, #0
 800e972:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e974:	4b11      	ldr	r3, [pc, #68]	; (800e9bc <prvHeapInit+0xb0>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2200      	movs	r2, #0
 800e97a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	68fa      	ldr	r2, [r7, #12]
 800e984:	1ad2      	subs	r2, r2, r3
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e98a:	4b0c      	ldr	r3, [pc, #48]	; (800e9bc <prvHeapInit+0xb0>)
 800e98c:	681a      	ldr	r2, [r3, #0]
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	685a      	ldr	r2, [r3, #4]
 800e996:	4b0a      	ldr	r3, [pc, #40]	; (800e9c0 <prvHeapInit+0xb4>)
 800e998:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	685a      	ldr	r2, [r3, #4]
 800e99e:	4b09      	ldr	r3, [pc, #36]	; (800e9c4 <prvHeapInit+0xb8>)
 800e9a0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e9a2:	4b09      	ldr	r3, [pc, #36]	; (800e9c8 <prvHeapInit+0xbc>)
 800e9a4:	2280      	movs	r2, #128	; 0x80
 800e9a6:	0612      	lsls	r2, r2, #24
 800e9a8:	601a      	str	r2, [r3, #0]
}
 800e9aa:	46c0      	nop			; (mov r8, r8)
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	b004      	add	sp, #16
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	46c0      	nop			; (mov r8, r8)
 800e9b4:	20001178 	.word	0x20001178
 800e9b8:	20002178 	.word	0x20002178
 800e9bc:	20002180 	.word	0x20002180
 800e9c0:	20002188 	.word	0x20002188
 800e9c4:	20002184 	.word	0x20002184
 800e9c8:	2000218c 	.word	0x2000218c

0800e9cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e9d4:	4b27      	ldr	r3, [pc, #156]	; (800ea74 <prvInsertBlockIntoFreeList+0xa8>)
 800e9d6:	60fb      	str	r3, [r7, #12]
 800e9d8:	e002      	b.n	800e9e0 <prvInsertBlockIntoFreeList+0x14>
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	60fb      	str	r3, [r7, #12]
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	429a      	cmp	r2, r3
 800e9e8:	d8f7      	bhi.n	800e9da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	68ba      	ldr	r2, [r7, #8]
 800e9f4:	18d3      	adds	r3, r2, r3
 800e9f6:	687a      	ldr	r2, [r7, #4]
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d108      	bne.n	800ea0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	685a      	ldr	r2, [r3, #4]
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	685b      	ldr	r3, [r3, #4]
 800ea04:	18d2      	adds	r2, r2, r3
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	685b      	ldr	r3, [r3, #4]
 800ea16:	68ba      	ldr	r2, [r7, #8]
 800ea18:	18d2      	adds	r2, r2, r3
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	429a      	cmp	r2, r3
 800ea20:	d118      	bne.n	800ea54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	681a      	ldr	r2, [r3, #0]
 800ea26:	4b14      	ldr	r3, [pc, #80]	; (800ea78 <prvInsertBlockIntoFreeList+0xac>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d00d      	beq.n	800ea4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	685a      	ldr	r2, [r3, #4]
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	685b      	ldr	r3, [r3, #4]
 800ea38:	18d2      	adds	r2, r2, r3
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	681a      	ldr	r2, [r3, #0]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	601a      	str	r2, [r3, #0]
 800ea48:	e008      	b.n	800ea5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ea4a:	4b0b      	ldr	r3, [pc, #44]	; (800ea78 <prvInsertBlockIntoFreeList+0xac>)
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	601a      	str	r2, [r3, #0]
 800ea52:	e003      	b.n	800ea5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	681a      	ldr	r2, [r3, #0]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ea5c:	68fa      	ldr	r2, [r7, #12]
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d002      	beq.n	800ea6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea6a:	46c0      	nop			; (mov r8, r8)
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	b004      	add	sp, #16
 800ea70:	bd80      	pop	{r7, pc}
 800ea72:	46c0      	nop			; (mov r8, r8)
 800ea74:	20002178 	.word	0x20002178
 800ea78:	20002180 	.word	0x20002180

0800ea7c <atol>:
 800ea7c:	b510      	push	{r4, lr}
 800ea7e:	220a      	movs	r2, #10
 800ea80:	2100      	movs	r1, #0
 800ea82:	f000 ffc7 	bl	800fa14 <strtol>
 800ea86:	bd10      	pop	{r4, pc}

0800ea88 <__errno>:
 800ea88:	4b01      	ldr	r3, [pc, #4]	; (800ea90 <__errno+0x8>)
 800ea8a:	6818      	ldr	r0, [r3, #0]
 800ea8c:	4770      	bx	lr
 800ea8e:	46c0      	nop			; (mov r8, r8)
 800ea90:	20000070 	.word	0x20000070

0800ea94 <std>:
 800ea94:	2300      	movs	r3, #0
 800ea96:	b510      	push	{r4, lr}
 800ea98:	0004      	movs	r4, r0
 800ea9a:	6003      	str	r3, [r0, #0]
 800ea9c:	6043      	str	r3, [r0, #4]
 800ea9e:	6083      	str	r3, [r0, #8]
 800eaa0:	8181      	strh	r1, [r0, #12]
 800eaa2:	6643      	str	r3, [r0, #100]	; 0x64
 800eaa4:	0019      	movs	r1, r3
 800eaa6:	81c2      	strh	r2, [r0, #14]
 800eaa8:	6103      	str	r3, [r0, #16]
 800eaaa:	6143      	str	r3, [r0, #20]
 800eaac:	6183      	str	r3, [r0, #24]
 800eaae:	2208      	movs	r2, #8
 800eab0:	305c      	adds	r0, #92	; 0x5c
 800eab2:	f000 f921 	bl	800ecf8 <memset>
 800eab6:	4b05      	ldr	r3, [pc, #20]	; (800eacc <std+0x38>)
 800eab8:	6224      	str	r4, [r4, #32]
 800eaba:	6263      	str	r3, [r4, #36]	; 0x24
 800eabc:	4b04      	ldr	r3, [pc, #16]	; (800ead0 <std+0x3c>)
 800eabe:	62a3      	str	r3, [r4, #40]	; 0x28
 800eac0:	4b04      	ldr	r3, [pc, #16]	; (800ead4 <std+0x40>)
 800eac2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eac4:	4b04      	ldr	r3, [pc, #16]	; (800ead8 <std+0x44>)
 800eac6:	6323      	str	r3, [r4, #48]	; 0x30
 800eac8:	bd10      	pop	{r4, pc}
 800eaca:	46c0      	nop			; (mov r8, r8)
 800eacc:	0800f861 	.word	0x0800f861
 800ead0:	0800f889 	.word	0x0800f889
 800ead4:	0800f8c1 	.word	0x0800f8c1
 800ead8:	0800f8ed 	.word	0x0800f8ed

0800eadc <_cleanup_r>:
 800eadc:	b510      	push	{r4, lr}
 800eade:	4902      	ldr	r1, [pc, #8]	; (800eae8 <_cleanup_r+0xc>)
 800eae0:	f000 f8ba 	bl	800ec58 <_fwalk_reent>
 800eae4:	bd10      	pop	{r4, pc}
 800eae6:	46c0      	nop			; (mov r8, r8)
 800eae8:	080108dd 	.word	0x080108dd

0800eaec <__sfmoreglue>:
 800eaec:	b570      	push	{r4, r5, r6, lr}
 800eaee:	2568      	movs	r5, #104	; 0x68
 800eaf0:	1e4a      	subs	r2, r1, #1
 800eaf2:	4355      	muls	r5, r2
 800eaf4:	000e      	movs	r6, r1
 800eaf6:	0029      	movs	r1, r5
 800eaf8:	3174      	adds	r1, #116	; 0x74
 800eafa:	f000 f927 	bl	800ed4c <_malloc_r>
 800eafe:	1e04      	subs	r4, r0, #0
 800eb00:	d008      	beq.n	800eb14 <__sfmoreglue+0x28>
 800eb02:	2100      	movs	r1, #0
 800eb04:	002a      	movs	r2, r5
 800eb06:	6001      	str	r1, [r0, #0]
 800eb08:	6046      	str	r6, [r0, #4]
 800eb0a:	300c      	adds	r0, #12
 800eb0c:	60a0      	str	r0, [r4, #8]
 800eb0e:	3268      	adds	r2, #104	; 0x68
 800eb10:	f000 f8f2 	bl	800ecf8 <memset>
 800eb14:	0020      	movs	r0, r4
 800eb16:	bd70      	pop	{r4, r5, r6, pc}

0800eb18 <__sfp_lock_acquire>:
 800eb18:	b510      	push	{r4, lr}
 800eb1a:	4802      	ldr	r0, [pc, #8]	; (800eb24 <__sfp_lock_acquire+0xc>)
 800eb1c:	f000 f8e1 	bl	800ece2 <__retarget_lock_acquire_recursive>
 800eb20:	bd10      	pop	{r4, pc}
 800eb22:	46c0      	nop			; (mov r8, r8)
 800eb24:	20002191 	.word	0x20002191

0800eb28 <__sfp_lock_release>:
 800eb28:	b510      	push	{r4, lr}
 800eb2a:	4802      	ldr	r0, [pc, #8]	; (800eb34 <__sfp_lock_release+0xc>)
 800eb2c:	f000 f8da 	bl	800ece4 <__retarget_lock_release_recursive>
 800eb30:	bd10      	pop	{r4, pc}
 800eb32:	46c0      	nop			; (mov r8, r8)
 800eb34:	20002191 	.word	0x20002191

0800eb38 <__sinit_lock_acquire>:
 800eb38:	b510      	push	{r4, lr}
 800eb3a:	4802      	ldr	r0, [pc, #8]	; (800eb44 <__sinit_lock_acquire+0xc>)
 800eb3c:	f000 f8d1 	bl	800ece2 <__retarget_lock_acquire_recursive>
 800eb40:	bd10      	pop	{r4, pc}
 800eb42:	46c0      	nop			; (mov r8, r8)
 800eb44:	20002192 	.word	0x20002192

0800eb48 <__sinit_lock_release>:
 800eb48:	b510      	push	{r4, lr}
 800eb4a:	4802      	ldr	r0, [pc, #8]	; (800eb54 <__sinit_lock_release+0xc>)
 800eb4c:	f000 f8ca 	bl	800ece4 <__retarget_lock_release_recursive>
 800eb50:	bd10      	pop	{r4, pc}
 800eb52:	46c0      	nop			; (mov r8, r8)
 800eb54:	20002192 	.word	0x20002192

0800eb58 <__sinit>:
 800eb58:	b513      	push	{r0, r1, r4, lr}
 800eb5a:	0004      	movs	r4, r0
 800eb5c:	f7ff ffec 	bl	800eb38 <__sinit_lock_acquire>
 800eb60:	69a3      	ldr	r3, [r4, #24]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d002      	beq.n	800eb6c <__sinit+0x14>
 800eb66:	f7ff ffef 	bl	800eb48 <__sinit_lock_release>
 800eb6a:	bd13      	pop	{r0, r1, r4, pc}
 800eb6c:	64a3      	str	r3, [r4, #72]	; 0x48
 800eb6e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800eb70:	6523      	str	r3, [r4, #80]	; 0x50
 800eb72:	4b13      	ldr	r3, [pc, #76]	; (800ebc0 <__sinit+0x68>)
 800eb74:	4a13      	ldr	r2, [pc, #76]	; (800ebc4 <__sinit+0x6c>)
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	62a2      	str	r2, [r4, #40]	; 0x28
 800eb7a:	9301      	str	r3, [sp, #4]
 800eb7c:	42a3      	cmp	r3, r4
 800eb7e:	d101      	bne.n	800eb84 <__sinit+0x2c>
 800eb80:	2301      	movs	r3, #1
 800eb82:	61a3      	str	r3, [r4, #24]
 800eb84:	0020      	movs	r0, r4
 800eb86:	f000 f81f 	bl	800ebc8 <__sfp>
 800eb8a:	6060      	str	r0, [r4, #4]
 800eb8c:	0020      	movs	r0, r4
 800eb8e:	f000 f81b 	bl	800ebc8 <__sfp>
 800eb92:	60a0      	str	r0, [r4, #8]
 800eb94:	0020      	movs	r0, r4
 800eb96:	f000 f817 	bl	800ebc8 <__sfp>
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	2104      	movs	r1, #4
 800eb9e:	60e0      	str	r0, [r4, #12]
 800eba0:	6860      	ldr	r0, [r4, #4]
 800eba2:	f7ff ff77 	bl	800ea94 <std>
 800eba6:	2201      	movs	r2, #1
 800eba8:	2109      	movs	r1, #9
 800ebaa:	68a0      	ldr	r0, [r4, #8]
 800ebac:	f7ff ff72 	bl	800ea94 <std>
 800ebb0:	2202      	movs	r2, #2
 800ebb2:	2112      	movs	r1, #18
 800ebb4:	68e0      	ldr	r0, [r4, #12]
 800ebb6:	f7ff ff6d 	bl	800ea94 <std>
 800ebba:	2301      	movs	r3, #1
 800ebbc:	61a3      	str	r3, [r4, #24]
 800ebbe:	e7d2      	b.n	800eb66 <__sinit+0xe>
 800ebc0:	08013af8 	.word	0x08013af8
 800ebc4:	0800eadd 	.word	0x0800eadd

0800ebc8 <__sfp>:
 800ebc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebca:	0007      	movs	r7, r0
 800ebcc:	f7ff ffa4 	bl	800eb18 <__sfp_lock_acquire>
 800ebd0:	4b1f      	ldr	r3, [pc, #124]	; (800ec50 <__sfp+0x88>)
 800ebd2:	681e      	ldr	r6, [r3, #0]
 800ebd4:	69b3      	ldr	r3, [r6, #24]
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d102      	bne.n	800ebe0 <__sfp+0x18>
 800ebda:	0030      	movs	r0, r6
 800ebdc:	f7ff ffbc 	bl	800eb58 <__sinit>
 800ebe0:	3648      	adds	r6, #72	; 0x48
 800ebe2:	68b4      	ldr	r4, [r6, #8]
 800ebe4:	6873      	ldr	r3, [r6, #4]
 800ebe6:	3b01      	subs	r3, #1
 800ebe8:	d504      	bpl.n	800ebf4 <__sfp+0x2c>
 800ebea:	6833      	ldr	r3, [r6, #0]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d022      	beq.n	800ec36 <__sfp+0x6e>
 800ebf0:	6836      	ldr	r6, [r6, #0]
 800ebf2:	e7f6      	b.n	800ebe2 <__sfp+0x1a>
 800ebf4:	220c      	movs	r2, #12
 800ebf6:	5ea5      	ldrsh	r5, [r4, r2]
 800ebf8:	2d00      	cmp	r5, #0
 800ebfa:	d11a      	bne.n	800ec32 <__sfp+0x6a>
 800ebfc:	0020      	movs	r0, r4
 800ebfe:	4b15      	ldr	r3, [pc, #84]	; (800ec54 <__sfp+0x8c>)
 800ec00:	3058      	adds	r0, #88	; 0x58
 800ec02:	60e3      	str	r3, [r4, #12]
 800ec04:	6665      	str	r5, [r4, #100]	; 0x64
 800ec06:	f000 f86b 	bl	800ece0 <__retarget_lock_init_recursive>
 800ec0a:	f7ff ff8d 	bl	800eb28 <__sfp_lock_release>
 800ec0e:	0020      	movs	r0, r4
 800ec10:	2208      	movs	r2, #8
 800ec12:	0029      	movs	r1, r5
 800ec14:	6025      	str	r5, [r4, #0]
 800ec16:	60a5      	str	r5, [r4, #8]
 800ec18:	6065      	str	r5, [r4, #4]
 800ec1a:	6125      	str	r5, [r4, #16]
 800ec1c:	6165      	str	r5, [r4, #20]
 800ec1e:	61a5      	str	r5, [r4, #24]
 800ec20:	305c      	adds	r0, #92	; 0x5c
 800ec22:	f000 f869 	bl	800ecf8 <memset>
 800ec26:	6365      	str	r5, [r4, #52]	; 0x34
 800ec28:	63a5      	str	r5, [r4, #56]	; 0x38
 800ec2a:	64a5      	str	r5, [r4, #72]	; 0x48
 800ec2c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ec2e:	0020      	movs	r0, r4
 800ec30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec32:	3468      	adds	r4, #104	; 0x68
 800ec34:	e7d7      	b.n	800ebe6 <__sfp+0x1e>
 800ec36:	2104      	movs	r1, #4
 800ec38:	0038      	movs	r0, r7
 800ec3a:	f7ff ff57 	bl	800eaec <__sfmoreglue>
 800ec3e:	1e04      	subs	r4, r0, #0
 800ec40:	6030      	str	r0, [r6, #0]
 800ec42:	d1d5      	bne.n	800ebf0 <__sfp+0x28>
 800ec44:	f7ff ff70 	bl	800eb28 <__sfp_lock_release>
 800ec48:	230c      	movs	r3, #12
 800ec4a:	603b      	str	r3, [r7, #0]
 800ec4c:	e7ef      	b.n	800ec2e <__sfp+0x66>
 800ec4e:	46c0      	nop			; (mov r8, r8)
 800ec50:	08013af8 	.word	0x08013af8
 800ec54:	ffff0001 	.word	0xffff0001

0800ec58 <_fwalk_reent>:
 800ec58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec5a:	0004      	movs	r4, r0
 800ec5c:	0006      	movs	r6, r0
 800ec5e:	2700      	movs	r7, #0
 800ec60:	9101      	str	r1, [sp, #4]
 800ec62:	3448      	adds	r4, #72	; 0x48
 800ec64:	6863      	ldr	r3, [r4, #4]
 800ec66:	68a5      	ldr	r5, [r4, #8]
 800ec68:	9300      	str	r3, [sp, #0]
 800ec6a:	9b00      	ldr	r3, [sp, #0]
 800ec6c:	3b01      	subs	r3, #1
 800ec6e:	9300      	str	r3, [sp, #0]
 800ec70:	d504      	bpl.n	800ec7c <_fwalk_reent+0x24>
 800ec72:	6824      	ldr	r4, [r4, #0]
 800ec74:	2c00      	cmp	r4, #0
 800ec76:	d1f5      	bne.n	800ec64 <_fwalk_reent+0xc>
 800ec78:	0038      	movs	r0, r7
 800ec7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec7c:	89ab      	ldrh	r3, [r5, #12]
 800ec7e:	2b01      	cmp	r3, #1
 800ec80:	d908      	bls.n	800ec94 <_fwalk_reent+0x3c>
 800ec82:	220e      	movs	r2, #14
 800ec84:	5eab      	ldrsh	r3, [r5, r2]
 800ec86:	3301      	adds	r3, #1
 800ec88:	d004      	beq.n	800ec94 <_fwalk_reent+0x3c>
 800ec8a:	0029      	movs	r1, r5
 800ec8c:	0030      	movs	r0, r6
 800ec8e:	9b01      	ldr	r3, [sp, #4]
 800ec90:	4798      	blx	r3
 800ec92:	4307      	orrs	r7, r0
 800ec94:	3568      	adds	r5, #104	; 0x68
 800ec96:	e7e8      	b.n	800ec6a <_fwalk_reent+0x12>

0800ec98 <__libc_init_array>:
 800ec98:	b570      	push	{r4, r5, r6, lr}
 800ec9a:	2600      	movs	r6, #0
 800ec9c:	4d0c      	ldr	r5, [pc, #48]	; (800ecd0 <__libc_init_array+0x38>)
 800ec9e:	4c0d      	ldr	r4, [pc, #52]	; (800ecd4 <__libc_init_array+0x3c>)
 800eca0:	1b64      	subs	r4, r4, r5
 800eca2:	10a4      	asrs	r4, r4, #2
 800eca4:	42a6      	cmp	r6, r4
 800eca6:	d109      	bne.n	800ecbc <__libc_init_array+0x24>
 800eca8:	2600      	movs	r6, #0
 800ecaa:	f004 f815 	bl	8012cd8 <_init>
 800ecae:	4d0a      	ldr	r5, [pc, #40]	; (800ecd8 <__libc_init_array+0x40>)
 800ecb0:	4c0a      	ldr	r4, [pc, #40]	; (800ecdc <__libc_init_array+0x44>)
 800ecb2:	1b64      	subs	r4, r4, r5
 800ecb4:	10a4      	asrs	r4, r4, #2
 800ecb6:	42a6      	cmp	r6, r4
 800ecb8:	d105      	bne.n	800ecc6 <__libc_init_array+0x2e>
 800ecba:	bd70      	pop	{r4, r5, r6, pc}
 800ecbc:	00b3      	lsls	r3, r6, #2
 800ecbe:	58eb      	ldr	r3, [r5, r3]
 800ecc0:	4798      	blx	r3
 800ecc2:	3601      	adds	r6, #1
 800ecc4:	e7ee      	b.n	800eca4 <__libc_init_array+0xc>
 800ecc6:	00b3      	lsls	r3, r6, #2
 800ecc8:	58eb      	ldr	r3, [r5, r3]
 800ecca:	4798      	blx	r3
 800eccc:	3601      	adds	r6, #1
 800ecce:	e7f2      	b.n	800ecb6 <__libc_init_array+0x1e>
 800ecd0:	08014050 	.word	0x08014050
 800ecd4:	08014050 	.word	0x08014050
 800ecd8:	08014050 	.word	0x08014050
 800ecdc:	08014054 	.word	0x08014054

0800ece0 <__retarget_lock_init_recursive>:
 800ece0:	4770      	bx	lr

0800ece2 <__retarget_lock_acquire_recursive>:
 800ece2:	4770      	bx	lr

0800ece4 <__retarget_lock_release_recursive>:
 800ece4:	4770      	bx	lr

0800ece6 <memcpy>:
 800ece6:	2300      	movs	r3, #0
 800ece8:	b510      	push	{r4, lr}
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d100      	bne.n	800ecf0 <memcpy+0xa>
 800ecee:	bd10      	pop	{r4, pc}
 800ecf0:	5ccc      	ldrb	r4, [r1, r3]
 800ecf2:	54c4      	strb	r4, [r0, r3]
 800ecf4:	3301      	adds	r3, #1
 800ecf6:	e7f8      	b.n	800ecea <memcpy+0x4>

0800ecf8 <memset>:
 800ecf8:	0003      	movs	r3, r0
 800ecfa:	1882      	adds	r2, r0, r2
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d100      	bne.n	800ed02 <memset+0xa>
 800ed00:	4770      	bx	lr
 800ed02:	7019      	strb	r1, [r3, #0]
 800ed04:	3301      	adds	r3, #1
 800ed06:	e7f9      	b.n	800ecfc <memset+0x4>

0800ed08 <sbrk_aligned>:
 800ed08:	b570      	push	{r4, r5, r6, lr}
 800ed0a:	4e0f      	ldr	r6, [pc, #60]	; (800ed48 <sbrk_aligned+0x40>)
 800ed0c:	000d      	movs	r5, r1
 800ed0e:	6831      	ldr	r1, [r6, #0]
 800ed10:	0004      	movs	r4, r0
 800ed12:	2900      	cmp	r1, #0
 800ed14:	d102      	bne.n	800ed1c <sbrk_aligned+0x14>
 800ed16:	f000 fd71 	bl	800f7fc <_sbrk_r>
 800ed1a:	6030      	str	r0, [r6, #0]
 800ed1c:	0029      	movs	r1, r5
 800ed1e:	0020      	movs	r0, r4
 800ed20:	f000 fd6c 	bl	800f7fc <_sbrk_r>
 800ed24:	1c43      	adds	r3, r0, #1
 800ed26:	d00a      	beq.n	800ed3e <sbrk_aligned+0x36>
 800ed28:	2303      	movs	r3, #3
 800ed2a:	1cc5      	adds	r5, r0, #3
 800ed2c:	439d      	bics	r5, r3
 800ed2e:	42a8      	cmp	r0, r5
 800ed30:	d007      	beq.n	800ed42 <sbrk_aligned+0x3a>
 800ed32:	1a29      	subs	r1, r5, r0
 800ed34:	0020      	movs	r0, r4
 800ed36:	f000 fd61 	bl	800f7fc <_sbrk_r>
 800ed3a:	1c43      	adds	r3, r0, #1
 800ed3c:	d101      	bne.n	800ed42 <sbrk_aligned+0x3a>
 800ed3e:	2501      	movs	r5, #1
 800ed40:	426d      	negs	r5, r5
 800ed42:	0028      	movs	r0, r5
 800ed44:	bd70      	pop	{r4, r5, r6, pc}
 800ed46:	46c0      	nop			; (mov r8, r8)
 800ed48:	20002198 	.word	0x20002198

0800ed4c <_malloc_r>:
 800ed4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed4e:	2203      	movs	r2, #3
 800ed50:	1ccb      	adds	r3, r1, #3
 800ed52:	4393      	bics	r3, r2
 800ed54:	3308      	adds	r3, #8
 800ed56:	0006      	movs	r6, r0
 800ed58:	001f      	movs	r7, r3
 800ed5a:	2b0c      	cmp	r3, #12
 800ed5c:	d232      	bcs.n	800edc4 <_malloc_r+0x78>
 800ed5e:	270c      	movs	r7, #12
 800ed60:	42b9      	cmp	r1, r7
 800ed62:	d831      	bhi.n	800edc8 <_malloc_r+0x7c>
 800ed64:	0030      	movs	r0, r6
 800ed66:	f001 fe27 	bl	80109b8 <__malloc_lock>
 800ed6a:	4d32      	ldr	r5, [pc, #200]	; (800ee34 <_malloc_r+0xe8>)
 800ed6c:	682b      	ldr	r3, [r5, #0]
 800ed6e:	001c      	movs	r4, r3
 800ed70:	2c00      	cmp	r4, #0
 800ed72:	d12e      	bne.n	800edd2 <_malloc_r+0x86>
 800ed74:	0039      	movs	r1, r7
 800ed76:	0030      	movs	r0, r6
 800ed78:	f7ff ffc6 	bl	800ed08 <sbrk_aligned>
 800ed7c:	0004      	movs	r4, r0
 800ed7e:	1c43      	adds	r3, r0, #1
 800ed80:	d11e      	bne.n	800edc0 <_malloc_r+0x74>
 800ed82:	682c      	ldr	r4, [r5, #0]
 800ed84:	0025      	movs	r5, r4
 800ed86:	2d00      	cmp	r5, #0
 800ed88:	d14a      	bne.n	800ee20 <_malloc_r+0xd4>
 800ed8a:	6823      	ldr	r3, [r4, #0]
 800ed8c:	0029      	movs	r1, r5
 800ed8e:	18e3      	adds	r3, r4, r3
 800ed90:	0030      	movs	r0, r6
 800ed92:	9301      	str	r3, [sp, #4]
 800ed94:	f000 fd32 	bl	800f7fc <_sbrk_r>
 800ed98:	9b01      	ldr	r3, [sp, #4]
 800ed9a:	4283      	cmp	r3, r0
 800ed9c:	d143      	bne.n	800ee26 <_malloc_r+0xda>
 800ed9e:	6823      	ldr	r3, [r4, #0]
 800eda0:	3703      	adds	r7, #3
 800eda2:	1aff      	subs	r7, r7, r3
 800eda4:	2303      	movs	r3, #3
 800eda6:	439f      	bics	r7, r3
 800eda8:	3708      	adds	r7, #8
 800edaa:	2f0c      	cmp	r7, #12
 800edac:	d200      	bcs.n	800edb0 <_malloc_r+0x64>
 800edae:	270c      	movs	r7, #12
 800edb0:	0039      	movs	r1, r7
 800edb2:	0030      	movs	r0, r6
 800edb4:	f7ff ffa8 	bl	800ed08 <sbrk_aligned>
 800edb8:	1c43      	adds	r3, r0, #1
 800edba:	d034      	beq.n	800ee26 <_malloc_r+0xda>
 800edbc:	6823      	ldr	r3, [r4, #0]
 800edbe:	19df      	adds	r7, r3, r7
 800edc0:	6027      	str	r7, [r4, #0]
 800edc2:	e013      	b.n	800edec <_malloc_r+0xa0>
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	dacb      	bge.n	800ed60 <_malloc_r+0x14>
 800edc8:	230c      	movs	r3, #12
 800edca:	2500      	movs	r5, #0
 800edcc:	6033      	str	r3, [r6, #0]
 800edce:	0028      	movs	r0, r5
 800edd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800edd2:	6822      	ldr	r2, [r4, #0]
 800edd4:	1bd1      	subs	r1, r2, r7
 800edd6:	d420      	bmi.n	800ee1a <_malloc_r+0xce>
 800edd8:	290b      	cmp	r1, #11
 800edda:	d917      	bls.n	800ee0c <_malloc_r+0xc0>
 800eddc:	19e2      	adds	r2, r4, r7
 800edde:	6027      	str	r7, [r4, #0]
 800ede0:	42a3      	cmp	r3, r4
 800ede2:	d111      	bne.n	800ee08 <_malloc_r+0xbc>
 800ede4:	602a      	str	r2, [r5, #0]
 800ede6:	6863      	ldr	r3, [r4, #4]
 800ede8:	6011      	str	r1, [r2, #0]
 800edea:	6053      	str	r3, [r2, #4]
 800edec:	0030      	movs	r0, r6
 800edee:	0025      	movs	r5, r4
 800edf0:	f001 fdea 	bl	80109c8 <__malloc_unlock>
 800edf4:	2207      	movs	r2, #7
 800edf6:	350b      	adds	r5, #11
 800edf8:	1d23      	adds	r3, r4, #4
 800edfa:	4395      	bics	r5, r2
 800edfc:	1aea      	subs	r2, r5, r3
 800edfe:	429d      	cmp	r5, r3
 800ee00:	d0e5      	beq.n	800edce <_malloc_r+0x82>
 800ee02:	1b5b      	subs	r3, r3, r5
 800ee04:	50a3      	str	r3, [r4, r2]
 800ee06:	e7e2      	b.n	800edce <_malloc_r+0x82>
 800ee08:	605a      	str	r2, [r3, #4]
 800ee0a:	e7ec      	b.n	800ede6 <_malloc_r+0x9a>
 800ee0c:	6862      	ldr	r2, [r4, #4]
 800ee0e:	42a3      	cmp	r3, r4
 800ee10:	d101      	bne.n	800ee16 <_malloc_r+0xca>
 800ee12:	602a      	str	r2, [r5, #0]
 800ee14:	e7ea      	b.n	800edec <_malloc_r+0xa0>
 800ee16:	605a      	str	r2, [r3, #4]
 800ee18:	e7e8      	b.n	800edec <_malloc_r+0xa0>
 800ee1a:	0023      	movs	r3, r4
 800ee1c:	6864      	ldr	r4, [r4, #4]
 800ee1e:	e7a7      	b.n	800ed70 <_malloc_r+0x24>
 800ee20:	002c      	movs	r4, r5
 800ee22:	686d      	ldr	r5, [r5, #4]
 800ee24:	e7af      	b.n	800ed86 <_malloc_r+0x3a>
 800ee26:	230c      	movs	r3, #12
 800ee28:	0030      	movs	r0, r6
 800ee2a:	6033      	str	r3, [r6, #0]
 800ee2c:	f001 fdcc 	bl	80109c8 <__malloc_unlock>
 800ee30:	e7cd      	b.n	800edce <_malloc_r+0x82>
 800ee32:	46c0      	nop			; (mov r8, r8)
 800ee34:	20002194 	.word	0x20002194

0800ee38 <__cvt>:
 800ee38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee3a:	001e      	movs	r6, r3
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	0014      	movs	r4, r2
 800ee40:	b08b      	sub	sp, #44	; 0x2c
 800ee42:	429e      	cmp	r6, r3
 800ee44:	da04      	bge.n	800ee50 <__cvt+0x18>
 800ee46:	2180      	movs	r1, #128	; 0x80
 800ee48:	0609      	lsls	r1, r1, #24
 800ee4a:	1873      	adds	r3, r6, r1
 800ee4c:	001e      	movs	r6, r3
 800ee4e:	232d      	movs	r3, #45	; 0x2d
 800ee50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ee52:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800ee54:	7013      	strb	r3, [r2, #0]
 800ee56:	2320      	movs	r3, #32
 800ee58:	2203      	movs	r2, #3
 800ee5a:	439f      	bics	r7, r3
 800ee5c:	2f46      	cmp	r7, #70	; 0x46
 800ee5e:	d007      	beq.n	800ee70 <__cvt+0x38>
 800ee60:	003b      	movs	r3, r7
 800ee62:	3b45      	subs	r3, #69	; 0x45
 800ee64:	4259      	negs	r1, r3
 800ee66:	414b      	adcs	r3, r1
 800ee68:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ee6a:	3a01      	subs	r2, #1
 800ee6c:	18cb      	adds	r3, r1, r3
 800ee6e:	9310      	str	r3, [sp, #64]	; 0x40
 800ee70:	ab09      	add	r3, sp, #36	; 0x24
 800ee72:	9304      	str	r3, [sp, #16]
 800ee74:	ab08      	add	r3, sp, #32
 800ee76:	9303      	str	r3, [sp, #12]
 800ee78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ee7a:	9200      	str	r2, [sp, #0]
 800ee7c:	9302      	str	r3, [sp, #8]
 800ee7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee80:	0022      	movs	r2, r4
 800ee82:	9301      	str	r3, [sp, #4]
 800ee84:	0033      	movs	r3, r6
 800ee86:	f000 fe83 	bl	800fb90 <_dtoa_r>
 800ee8a:	0005      	movs	r5, r0
 800ee8c:	2f47      	cmp	r7, #71	; 0x47
 800ee8e:	d102      	bne.n	800ee96 <__cvt+0x5e>
 800ee90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee92:	07db      	lsls	r3, r3, #31
 800ee94:	d528      	bpl.n	800eee8 <__cvt+0xb0>
 800ee96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee98:	18eb      	adds	r3, r5, r3
 800ee9a:	9307      	str	r3, [sp, #28]
 800ee9c:	2f46      	cmp	r7, #70	; 0x46
 800ee9e:	d114      	bne.n	800eeca <__cvt+0x92>
 800eea0:	782b      	ldrb	r3, [r5, #0]
 800eea2:	2b30      	cmp	r3, #48	; 0x30
 800eea4:	d10c      	bne.n	800eec0 <__cvt+0x88>
 800eea6:	2200      	movs	r2, #0
 800eea8:	2300      	movs	r3, #0
 800eeaa:	0020      	movs	r0, r4
 800eeac:	0031      	movs	r1, r6
 800eeae:	f7f1 facd 	bl	800044c <__aeabi_dcmpeq>
 800eeb2:	2800      	cmp	r0, #0
 800eeb4:	d104      	bne.n	800eec0 <__cvt+0x88>
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eeba:	1a9b      	subs	r3, r3, r2
 800eebc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800eebe:	6013      	str	r3, [r2, #0]
 800eec0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800eec2:	9a07      	ldr	r2, [sp, #28]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	18d3      	adds	r3, r2, r3
 800eec8:	9307      	str	r3, [sp, #28]
 800eeca:	2200      	movs	r2, #0
 800eecc:	2300      	movs	r3, #0
 800eece:	0020      	movs	r0, r4
 800eed0:	0031      	movs	r1, r6
 800eed2:	f7f1 fabb 	bl	800044c <__aeabi_dcmpeq>
 800eed6:	2800      	cmp	r0, #0
 800eed8:	d001      	beq.n	800eede <__cvt+0xa6>
 800eeda:	9b07      	ldr	r3, [sp, #28]
 800eedc:	9309      	str	r3, [sp, #36]	; 0x24
 800eede:	2230      	movs	r2, #48	; 0x30
 800eee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eee2:	9907      	ldr	r1, [sp, #28]
 800eee4:	428b      	cmp	r3, r1
 800eee6:	d306      	bcc.n	800eef6 <__cvt+0xbe>
 800eee8:	0028      	movs	r0, r5
 800eeea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eeec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eeee:	1b5b      	subs	r3, r3, r5
 800eef0:	6013      	str	r3, [r2, #0]
 800eef2:	b00b      	add	sp, #44	; 0x2c
 800eef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eef6:	1c59      	adds	r1, r3, #1
 800eef8:	9109      	str	r1, [sp, #36]	; 0x24
 800eefa:	701a      	strb	r2, [r3, #0]
 800eefc:	e7f0      	b.n	800eee0 <__cvt+0xa8>

0800eefe <__exponent>:
 800eefe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef00:	1c83      	adds	r3, r0, #2
 800ef02:	b087      	sub	sp, #28
 800ef04:	9303      	str	r3, [sp, #12]
 800ef06:	0005      	movs	r5, r0
 800ef08:	000c      	movs	r4, r1
 800ef0a:	232b      	movs	r3, #43	; 0x2b
 800ef0c:	7002      	strb	r2, [r0, #0]
 800ef0e:	2900      	cmp	r1, #0
 800ef10:	da01      	bge.n	800ef16 <__exponent+0x18>
 800ef12:	424c      	negs	r4, r1
 800ef14:	3302      	adds	r3, #2
 800ef16:	706b      	strb	r3, [r5, #1]
 800ef18:	2c09      	cmp	r4, #9
 800ef1a:	dd31      	ble.n	800ef80 <__exponent+0x82>
 800ef1c:	270a      	movs	r7, #10
 800ef1e:	ab04      	add	r3, sp, #16
 800ef20:	1dde      	adds	r6, r3, #7
 800ef22:	0020      	movs	r0, r4
 800ef24:	0039      	movs	r1, r7
 800ef26:	9601      	str	r6, [sp, #4]
 800ef28:	f7f1 fa7a 	bl	8000420 <__aeabi_idivmod>
 800ef2c:	3e01      	subs	r6, #1
 800ef2e:	3130      	adds	r1, #48	; 0x30
 800ef30:	0020      	movs	r0, r4
 800ef32:	7031      	strb	r1, [r6, #0]
 800ef34:	0039      	movs	r1, r7
 800ef36:	9402      	str	r4, [sp, #8]
 800ef38:	f7f1 f98c 	bl	8000254 <__divsi3>
 800ef3c:	9b02      	ldr	r3, [sp, #8]
 800ef3e:	0004      	movs	r4, r0
 800ef40:	2b63      	cmp	r3, #99	; 0x63
 800ef42:	dcee      	bgt.n	800ef22 <__exponent+0x24>
 800ef44:	9b01      	ldr	r3, [sp, #4]
 800ef46:	3430      	adds	r4, #48	; 0x30
 800ef48:	1e9a      	subs	r2, r3, #2
 800ef4a:	0013      	movs	r3, r2
 800ef4c:	9903      	ldr	r1, [sp, #12]
 800ef4e:	7014      	strb	r4, [r2, #0]
 800ef50:	a804      	add	r0, sp, #16
 800ef52:	3007      	adds	r0, #7
 800ef54:	4298      	cmp	r0, r3
 800ef56:	d80e      	bhi.n	800ef76 <__exponent+0x78>
 800ef58:	ab04      	add	r3, sp, #16
 800ef5a:	3307      	adds	r3, #7
 800ef5c:	2000      	movs	r0, #0
 800ef5e:	429a      	cmp	r2, r3
 800ef60:	d804      	bhi.n	800ef6c <__exponent+0x6e>
 800ef62:	ab04      	add	r3, sp, #16
 800ef64:	3009      	adds	r0, #9
 800ef66:	18c0      	adds	r0, r0, r3
 800ef68:	9b01      	ldr	r3, [sp, #4]
 800ef6a:	1ac0      	subs	r0, r0, r3
 800ef6c:	9b03      	ldr	r3, [sp, #12]
 800ef6e:	1818      	adds	r0, r3, r0
 800ef70:	1b40      	subs	r0, r0, r5
 800ef72:	b007      	add	sp, #28
 800ef74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef76:	7818      	ldrb	r0, [r3, #0]
 800ef78:	3301      	adds	r3, #1
 800ef7a:	7008      	strb	r0, [r1, #0]
 800ef7c:	3101      	adds	r1, #1
 800ef7e:	e7e7      	b.n	800ef50 <__exponent+0x52>
 800ef80:	2330      	movs	r3, #48	; 0x30
 800ef82:	18e4      	adds	r4, r4, r3
 800ef84:	70ab      	strb	r3, [r5, #2]
 800ef86:	1d28      	adds	r0, r5, #4
 800ef88:	70ec      	strb	r4, [r5, #3]
 800ef8a:	e7f1      	b.n	800ef70 <__exponent+0x72>

0800ef8c <_printf_float>:
 800ef8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef8e:	b095      	sub	sp, #84	; 0x54
 800ef90:	000c      	movs	r4, r1
 800ef92:	9209      	str	r2, [sp, #36]	; 0x24
 800ef94:	001e      	movs	r6, r3
 800ef96:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800ef98:	0007      	movs	r7, r0
 800ef9a:	f001 fcdf 	bl	801095c <_localeconv_r>
 800ef9e:	6803      	ldr	r3, [r0, #0]
 800efa0:	0018      	movs	r0, r3
 800efa2:	930c      	str	r3, [sp, #48]	; 0x30
 800efa4:	f7f1 f8b0 	bl	8000108 <strlen>
 800efa8:	2300      	movs	r3, #0
 800efaa:	9312      	str	r3, [sp, #72]	; 0x48
 800efac:	7e23      	ldrb	r3, [r4, #24]
 800efae:	2207      	movs	r2, #7
 800efb0:	930a      	str	r3, [sp, #40]	; 0x28
 800efb2:	6823      	ldr	r3, [r4, #0]
 800efb4:	900e      	str	r0, [sp, #56]	; 0x38
 800efb6:	930d      	str	r3, [sp, #52]	; 0x34
 800efb8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800efba:	682b      	ldr	r3, [r5, #0]
 800efbc:	05c9      	lsls	r1, r1, #23
 800efbe:	d547      	bpl.n	800f050 <_printf_float+0xc4>
 800efc0:	189b      	adds	r3, r3, r2
 800efc2:	4393      	bics	r3, r2
 800efc4:	001a      	movs	r2, r3
 800efc6:	3208      	adds	r2, #8
 800efc8:	602a      	str	r2, [r5, #0]
 800efca:	681a      	ldr	r2, [r3, #0]
 800efcc:	685b      	ldr	r3, [r3, #4]
 800efce:	64a2      	str	r2, [r4, #72]	; 0x48
 800efd0:	64e3      	str	r3, [r4, #76]	; 0x4c
 800efd2:	2201      	movs	r2, #1
 800efd4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800efd6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800efd8:	930b      	str	r3, [sp, #44]	; 0x2c
 800efda:	006b      	lsls	r3, r5, #1
 800efdc:	085b      	lsrs	r3, r3, #1
 800efde:	930f      	str	r3, [sp, #60]	; 0x3c
 800efe0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800efe2:	4ba7      	ldr	r3, [pc, #668]	; (800f280 <_printf_float+0x2f4>)
 800efe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800efe6:	4252      	negs	r2, r2
 800efe8:	f7f3 fc0c 	bl	8002804 <__aeabi_dcmpun>
 800efec:	2800      	cmp	r0, #0
 800efee:	d131      	bne.n	800f054 <_printf_float+0xc8>
 800eff0:	2201      	movs	r2, #1
 800eff2:	4ba3      	ldr	r3, [pc, #652]	; (800f280 <_printf_float+0x2f4>)
 800eff4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800eff6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800eff8:	4252      	negs	r2, r2
 800effa:	f7f1 fa37 	bl	800046c <__aeabi_dcmple>
 800effe:	2800      	cmp	r0, #0
 800f000:	d128      	bne.n	800f054 <_printf_float+0xc8>
 800f002:	2200      	movs	r2, #0
 800f004:	2300      	movs	r3, #0
 800f006:	0029      	movs	r1, r5
 800f008:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f00a:	f7f1 fa25 	bl	8000458 <__aeabi_dcmplt>
 800f00e:	2800      	cmp	r0, #0
 800f010:	d003      	beq.n	800f01a <_printf_float+0x8e>
 800f012:	0023      	movs	r3, r4
 800f014:	222d      	movs	r2, #45	; 0x2d
 800f016:	3343      	adds	r3, #67	; 0x43
 800f018:	701a      	strb	r2, [r3, #0]
 800f01a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f01c:	4d99      	ldr	r5, [pc, #612]	; (800f284 <_printf_float+0x2f8>)
 800f01e:	2b47      	cmp	r3, #71	; 0x47
 800f020:	d900      	bls.n	800f024 <_printf_float+0x98>
 800f022:	4d99      	ldr	r5, [pc, #612]	; (800f288 <_printf_float+0x2fc>)
 800f024:	2303      	movs	r3, #3
 800f026:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f028:	6123      	str	r3, [r4, #16]
 800f02a:	3301      	adds	r3, #1
 800f02c:	439a      	bics	r2, r3
 800f02e:	2300      	movs	r3, #0
 800f030:	6022      	str	r2, [r4, #0]
 800f032:	930b      	str	r3, [sp, #44]	; 0x2c
 800f034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f036:	0021      	movs	r1, r4
 800f038:	0038      	movs	r0, r7
 800f03a:	9600      	str	r6, [sp, #0]
 800f03c:	aa13      	add	r2, sp, #76	; 0x4c
 800f03e:	f000 f9e7 	bl	800f410 <_printf_common>
 800f042:	1c43      	adds	r3, r0, #1
 800f044:	d000      	beq.n	800f048 <_printf_float+0xbc>
 800f046:	e0a2      	b.n	800f18e <_printf_float+0x202>
 800f048:	2001      	movs	r0, #1
 800f04a:	4240      	negs	r0, r0
 800f04c:	b015      	add	sp, #84	; 0x54
 800f04e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f050:	3307      	adds	r3, #7
 800f052:	e7b6      	b.n	800efc2 <_printf_float+0x36>
 800f054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f056:	002b      	movs	r3, r5
 800f058:	0010      	movs	r0, r2
 800f05a:	0029      	movs	r1, r5
 800f05c:	f7f3 fbd2 	bl	8002804 <__aeabi_dcmpun>
 800f060:	2800      	cmp	r0, #0
 800f062:	d00b      	beq.n	800f07c <_printf_float+0xf0>
 800f064:	2d00      	cmp	r5, #0
 800f066:	da03      	bge.n	800f070 <_printf_float+0xe4>
 800f068:	0023      	movs	r3, r4
 800f06a:	222d      	movs	r2, #45	; 0x2d
 800f06c:	3343      	adds	r3, #67	; 0x43
 800f06e:	701a      	strb	r2, [r3, #0]
 800f070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f072:	4d86      	ldr	r5, [pc, #536]	; (800f28c <_printf_float+0x300>)
 800f074:	2b47      	cmp	r3, #71	; 0x47
 800f076:	d9d5      	bls.n	800f024 <_printf_float+0x98>
 800f078:	4d85      	ldr	r5, [pc, #532]	; (800f290 <_printf_float+0x304>)
 800f07a:	e7d3      	b.n	800f024 <_printf_float+0x98>
 800f07c:	2220      	movs	r2, #32
 800f07e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f080:	6863      	ldr	r3, [r4, #4]
 800f082:	4391      	bics	r1, r2
 800f084:	910f      	str	r1, [sp, #60]	; 0x3c
 800f086:	1c5a      	adds	r2, r3, #1
 800f088:	d149      	bne.n	800f11e <_printf_float+0x192>
 800f08a:	3307      	adds	r3, #7
 800f08c:	6063      	str	r3, [r4, #4]
 800f08e:	2380      	movs	r3, #128	; 0x80
 800f090:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f092:	00db      	lsls	r3, r3, #3
 800f094:	4313      	orrs	r3, r2
 800f096:	2200      	movs	r2, #0
 800f098:	9206      	str	r2, [sp, #24]
 800f09a:	aa12      	add	r2, sp, #72	; 0x48
 800f09c:	9205      	str	r2, [sp, #20]
 800f09e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0a0:	a908      	add	r1, sp, #32
 800f0a2:	9204      	str	r2, [sp, #16]
 800f0a4:	aa11      	add	r2, sp, #68	; 0x44
 800f0a6:	9203      	str	r2, [sp, #12]
 800f0a8:	2223      	movs	r2, #35	; 0x23
 800f0aa:	6023      	str	r3, [r4, #0]
 800f0ac:	9301      	str	r3, [sp, #4]
 800f0ae:	6863      	ldr	r3, [r4, #4]
 800f0b0:	1852      	adds	r2, r2, r1
 800f0b2:	9202      	str	r2, [sp, #8]
 800f0b4:	9300      	str	r3, [sp, #0]
 800f0b6:	0038      	movs	r0, r7
 800f0b8:	002b      	movs	r3, r5
 800f0ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f0bc:	f7ff febc 	bl	800ee38 <__cvt>
 800f0c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f0c2:	0005      	movs	r5, r0
 800f0c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f0c6:	2b47      	cmp	r3, #71	; 0x47
 800f0c8:	d108      	bne.n	800f0dc <_printf_float+0x150>
 800f0ca:	1ccb      	adds	r3, r1, #3
 800f0cc:	db02      	blt.n	800f0d4 <_printf_float+0x148>
 800f0ce:	6863      	ldr	r3, [r4, #4]
 800f0d0:	4299      	cmp	r1, r3
 800f0d2:	dd48      	ble.n	800f166 <_printf_float+0x1da>
 800f0d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0d6:	3b02      	subs	r3, #2
 800f0d8:	b2db      	uxtb	r3, r3
 800f0da:	930a      	str	r3, [sp, #40]	; 0x28
 800f0dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0de:	2b65      	cmp	r3, #101	; 0x65
 800f0e0:	d824      	bhi.n	800f12c <_printf_float+0x1a0>
 800f0e2:	0020      	movs	r0, r4
 800f0e4:	001a      	movs	r2, r3
 800f0e6:	3901      	subs	r1, #1
 800f0e8:	3050      	adds	r0, #80	; 0x50
 800f0ea:	9111      	str	r1, [sp, #68]	; 0x44
 800f0ec:	f7ff ff07 	bl	800eefe <__exponent>
 800f0f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800f0f4:	1813      	adds	r3, r2, r0
 800f0f6:	6123      	str	r3, [r4, #16]
 800f0f8:	2a01      	cmp	r2, #1
 800f0fa:	dc02      	bgt.n	800f102 <_printf_float+0x176>
 800f0fc:	6822      	ldr	r2, [r4, #0]
 800f0fe:	07d2      	lsls	r2, r2, #31
 800f100:	d501      	bpl.n	800f106 <_printf_float+0x17a>
 800f102:	3301      	adds	r3, #1
 800f104:	6123      	str	r3, [r4, #16]
 800f106:	2323      	movs	r3, #35	; 0x23
 800f108:	aa08      	add	r2, sp, #32
 800f10a:	189b      	adds	r3, r3, r2
 800f10c:	781b      	ldrb	r3, [r3, #0]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d100      	bne.n	800f114 <_printf_float+0x188>
 800f112:	e78f      	b.n	800f034 <_printf_float+0xa8>
 800f114:	0023      	movs	r3, r4
 800f116:	222d      	movs	r2, #45	; 0x2d
 800f118:	3343      	adds	r3, #67	; 0x43
 800f11a:	701a      	strb	r2, [r3, #0]
 800f11c:	e78a      	b.n	800f034 <_printf_float+0xa8>
 800f11e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f120:	2a47      	cmp	r2, #71	; 0x47
 800f122:	d1b4      	bne.n	800f08e <_printf_float+0x102>
 800f124:	2b00      	cmp	r3, #0
 800f126:	d1b2      	bne.n	800f08e <_printf_float+0x102>
 800f128:	3301      	adds	r3, #1
 800f12a:	e7af      	b.n	800f08c <_printf_float+0x100>
 800f12c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f12e:	2b66      	cmp	r3, #102	; 0x66
 800f130:	d11b      	bne.n	800f16a <_printf_float+0x1de>
 800f132:	6863      	ldr	r3, [r4, #4]
 800f134:	2900      	cmp	r1, #0
 800f136:	dd0d      	ble.n	800f154 <_printf_float+0x1c8>
 800f138:	6121      	str	r1, [r4, #16]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d102      	bne.n	800f144 <_printf_float+0x1b8>
 800f13e:	6822      	ldr	r2, [r4, #0]
 800f140:	07d2      	lsls	r2, r2, #31
 800f142:	d502      	bpl.n	800f14a <_printf_float+0x1be>
 800f144:	3301      	adds	r3, #1
 800f146:	1859      	adds	r1, r3, r1
 800f148:	6121      	str	r1, [r4, #16]
 800f14a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f14c:	65a3      	str	r3, [r4, #88]	; 0x58
 800f14e:	2300      	movs	r3, #0
 800f150:	930b      	str	r3, [sp, #44]	; 0x2c
 800f152:	e7d8      	b.n	800f106 <_printf_float+0x17a>
 800f154:	2b00      	cmp	r3, #0
 800f156:	d103      	bne.n	800f160 <_printf_float+0x1d4>
 800f158:	2201      	movs	r2, #1
 800f15a:	6821      	ldr	r1, [r4, #0]
 800f15c:	4211      	tst	r1, r2
 800f15e:	d000      	beq.n	800f162 <_printf_float+0x1d6>
 800f160:	1c9a      	adds	r2, r3, #2
 800f162:	6122      	str	r2, [r4, #16]
 800f164:	e7f1      	b.n	800f14a <_printf_float+0x1be>
 800f166:	2367      	movs	r3, #103	; 0x67
 800f168:	930a      	str	r3, [sp, #40]	; 0x28
 800f16a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f16c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f16e:	4293      	cmp	r3, r2
 800f170:	db06      	blt.n	800f180 <_printf_float+0x1f4>
 800f172:	6822      	ldr	r2, [r4, #0]
 800f174:	6123      	str	r3, [r4, #16]
 800f176:	07d2      	lsls	r2, r2, #31
 800f178:	d5e7      	bpl.n	800f14a <_printf_float+0x1be>
 800f17a:	3301      	adds	r3, #1
 800f17c:	6123      	str	r3, [r4, #16]
 800f17e:	e7e4      	b.n	800f14a <_printf_float+0x1be>
 800f180:	2101      	movs	r1, #1
 800f182:	2b00      	cmp	r3, #0
 800f184:	dc01      	bgt.n	800f18a <_printf_float+0x1fe>
 800f186:	1849      	adds	r1, r1, r1
 800f188:	1ac9      	subs	r1, r1, r3
 800f18a:	1852      	adds	r2, r2, r1
 800f18c:	e7e9      	b.n	800f162 <_printf_float+0x1d6>
 800f18e:	6822      	ldr	r2, [r4, #0]
 800f190:	0553      	lsls	r3, r2, #21
 800f192:	d407      	bmi.n	800f1a4 <_printf_float+0x218>
 800f194:	6923      	ldr	r3, [r4, #16]
 800f196:	002a      	movs	r2, r5
 800f198:	0038      	movs	r0, r7
 800f19a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f19c:	47b0      	blx	r6
 800f19e:	1c43      	adds	r3, r0, #1
 800f1a0:	d128      	bne.n	800f1f4 <_printf_float+0x268>
 800f1a2:	e751      	b.n	800f048 <_printf_float+0xbc>
 800f1a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1a6:	2b65      	cmp	r3, #101	; 0x65
 800f1a8:	d800      	bhi.n	800f1ac <_printf_float+0x220>
 800f1aa:	e0e1      	b.n	800f370 <_printf_float+0x3e4>
 800f1ac:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800f1ae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	f7f1 f94a 	bl	800044c <__aeabi_dcmpeq>
 800f1b8:	2800      	cmp	r0, #0
 800f1ba:	d031      	beq.n	800f220 <_printf_float+0x294>
 800f1bc:	2301      	movs	r3, #1
 800f1be:	0038      	movs	r0, r7
 800f1c0:	4a34      	ldr	r2, [pc, #208]	; (800f294 <_printf_float+0x308>)
 800f1c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1c4:	47b0      	blx	r6
 800f1c6:	1c43      	adds	r3, r0, #1
 800f1c8:	d100      	bne.n	800f1cc <_printf_float+0x240>
 800f1ca:	e73d      	b.n	800f048 <_printf_float+0xbc>
 800f1cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f1ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	db02      	blt.n	800f1da <_printf_float+0x24e>
 800f1d4:	6823      	ldr	r3, [r4, #0]
 800f1d6:	07db      	lsls	r3, r3, #31
 800f1d8:	d50c      	bpl.n	800f1f4 <_printf_float+0x268>
 800f1da:	0038      	movs	r0, r7
 800f1dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1e2:	47b0      	blx	r6
 800f1e4:	2500      	movs	r5, #0
 800f1e6:	1c43      	adds	r3, r0, #1
 800f1e8:	d100      	bne.n	800f1ec <_printf_float+0x260>
 800f1ea:	e72d      	b.n	800f048 <_printf_float+0xbc>
 800f1ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f1ee:	3b01      	subs	r3, #1
 800f1f0:	42ab      	cmp	r3, r5
 800f1f2:	dc0a      	bgt.n	800f20a <_printf_float+0x27e>
 800f1f4:	6823      	ldr	r3, [r4, #0]
 800f1f6:	079b      	lsls	r3, r3, #30
 800f1f8:	d500      	bpl.n	800f1fc <_printf_float+0x270>
 800f1fa:	e106      	b.n	800f40a <_printf_float+0x47e>
 800f1fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f1fe:	68e0      	ldr	r0, [r4, #12]
 800f200:	4298      	cmp	r0, r3
 800f202:	db00      	blt.n	800f206 <_printf_float+0x27a>
 800f204:	e722      	b.n	800f04c <_printf_float+0xc0>
 800f206:	0018      	movs	r0, r3
 800f208:	e720      	b.n	800f04c <_printf_float+0xc0>
 800f20a:	0022      	movs	r2, r4
 800f20c:	2301      	movs	r3, #1
 800f20e:	0038      	movs	r0, r7
 800f210:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f212:	321a      	adds	r2, #26
 800f214:	47b0      	blx	r6
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	d100      	bne.n	800f21c <_printf_float+0x290>
 800f21a:	e715      	b.n	800f048 <_printf_float+0xbc>
 800f21c:	3501      	adds	r5, #1
 800f21e:	e7e5      	b.n	800f1ec <_printf_float+0x260>
 800f220:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f222:	2b00      	cmp	r3, #0
 800f224:	dc38      	bgt.n	800f298 <_printf_float+0x30c>
 800f226:	2301      	movs	r3, #1
 800f228:	0038      	movs	r0, r7
 800f22a:	4a1a      	ldr	r2, [pc, #104]	; (800f294 <_printf_float+0x308>)
 800f22c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f22e:	47b0      	blx	r6
 800f230:	1c43      	adds	r3, r0, #1
 800f232:	d100      	bne.n	800f236 <_printf_float+0x2aa>
 800f234:	e708      	b.n	800f048 <_printf_float+0xbc>
 800f236:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f238:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f23a:	4313      	orrs	r3, r2
 800f23c:	d102      	bne.n	800f244 <_printf_float+0x2b8>
 800f23e:	6823      	ldr	r3, [r4, #0]
 800f240:	07db      	lsls	r3, r3, #31
 800f242:	d5d7      	bpl.n	800f1f4 <_printf_float+0x268>
 800f244:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f246:	0038      	movs	r0, r7
 800f248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f24a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f24c:	47b0      	blx	r6
 800f24e:	1c43      	adds	r3, r0, #1
 800f250:	d100      	bne.n	800f254 <_printf_float+0x2c8>
 800f252:	e6f9      	b.n	800f048 <_printf_float+0xbc>
 800f254:	2300      	movs	r3, #0
 800f256:	930a      	str	r3, [sp, #40]	; 0x28
 800f258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f25a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f25c:	425b      	negs	r3, r3
 800f25e:	4293      	cmp	r3, r2
 800f260:	dc01      	bgt.n	800f266 <_printf_float+0x2da>
 800f262:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f264:	e797      	b.n	800f196 <_printf_float+0x20a>
 800f266:	0022      	movs	r2, r4
 800f268:	2301      	movs	r3, #1
 800f26a:	0038      	movs	r0, r7
 800f26c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f26e:	321a      	adds	r2, #26
 800f270:	47b0      	blx	r6
 800f272:	1c43      	adds	r3, r0, #1
 800f274:	d100      	bne.n	800f278 <_printf_float+0x2ec>
 800f276:	e6e7      	b.n	800f048 <_printf_float+0xbc>
 800f278:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f27a:	3301      	adds	r3, #1
 800f27c:	e7eb      	b.n	800f256 <_printf_float+0x2ca>
 800f27e:	46c0      	nop			; (mov r8, r8)
 800f280:	7fefffff 	.word	0x7fefffff
 800f284:	08013afc 	.word	0x08013afc
 800f288:	08013b00 	.word	0x08013b00
 800f28c:	08013b04 	.word	0x08013b04
 800f290:	08013b08 	.word	0x08013b08
 800f294:	08013b0c 	.word	0x08013b0c
 800f298:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f29a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f29c:	920a      	str	r2, [sp, #40]	; 0x28
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	dd00      	ble.n	800f2a4 <_printf_float+0x318>
 800f2a2:	930a      	str	r3, [sp, #40]	; 0x28
 800f2a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	dc3c      	bgt.n	800f324 <_printf_float+0x398>
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	930d      	str	r3, [sp, #52]	; 0x34
 800f2ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2b0:	43db      	mvns	r3, r3
 800f2b2:	17db      	asrs	r3, r3, #31
 800f2b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800f2b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f2b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f2ba:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2be:	4013      	ands	r3, r2
 800f2c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f2c2:	1ad3      	subs	r3, r2, r3
 800f2c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	dc34      	bgt.n	800f334 <_printf_float+0x3a8>
 800f2ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f2cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	db3d      	blt.n	800f34e <_printf_float+0x3c2>
 800f2d2:	6823      	ldr	r3, [r4, #0]
 800f2d4:	07db      	lsls	r3, r3, #31
 800f2d6:	d43a      	bmi.n	800f34e <_printf_float+0x3c2>
 800f2d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f2da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2dc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f2de:	1ad3      	subs	r3, r2, r3
 800f2e0:	1a52      	subs	r2, r2, r1
 800f2e2:	920a      	str	r2, [sp, #40]	; 0x28
 800f2e4:	429a      	cmp	r2, r3
 800f2e6:	dd00      	ble.n	800f2ea <_printf_float+0x35e>
 800f2e8:	930a      	str	r3, [sp, #40]	; 0x28
 800f2ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	dc36      	bgt.n	800f35e <_printf_float+0x3d2>
 800f2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2f2:	2500      	movs	r5, #0
 800f2f4:	43db      	mvns	r3, r3
 800f2f6:	17db      	asrs	r3, r3, #31
 800f2f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f2fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f2fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f300:	1a9b      	subs	r3, r3, r2
 800f302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f304:	400a      	ands	r2, r1
 800f306:	1a9b      	subs	r3, r3, r2
 800f308:	42ab      	cmp	r3, r5
 800f30a:	dc00      	bgt.n	800f30e <_printf_float+0x382>
 800f30c:	e772      	b.n	800f1f4 <_printf_float+0x268>
 800f30e:	0022      	movs	r2, r4
 800f310:	2301      	movs	r3, #1
 800f312:	0038      	movs	r0, r7
 800f314:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f316:	321a      	adds	r2, #26
 800f318:	47b0      	blx	r6
 800f31a:	1c43      	adds	r3, r0, #1
 800f31c:	d100      	bne.n	800f320 <_printf_float+0x394>
 800f31e:	e693      	b.n	800f048 <_printf_float+0xbc>
 800f320:	3501      	adds	r5, #1
 800f322:	e7ea      	b.n	800f2fa <_printf_float+0x36e>
 800f324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f326:	002a      	movs	r2, r5
 800f328:	0038      	movs	r0, r7
 800f32a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f32c:	47b0      	blx	r6
 800f32e:	1c43      	adds	r3, r0, #1
 800f330:	d1bb      	bne.n	800f2aa <_printf_float+0x31e>
 800f332:	e689      	b.n	800f048 <_printf_float+0xbc>
 800f334:	0022      	movs	r2, r4
 800f336:	2301      	movs	r3, #1
 800f338:	0038      	movs	r0, r7
 800f33a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f33c:	321a      	adds	r2, #26
 800f33e:	47b0      	blx	r6
 800f340:	1c43      	adds	r3, r0, #1
 800f342:	d100      	bne.n	800f346 <_printf_float+0x3ba>
 800f344:	e680      	b.n	800f048 <_printf_float+0xbc>
 800f346:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f348:	3301      	adds	r3, #1
 800f34a:	930d      	str	r3, [sp, #52]	; 0x34
 800f34c:	e7b3      	b.n	800f2b6 <_printf_float+0x32a>
 800f34e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f350:	0038      	movs	r0, r7
 800f352:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f354:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f356:	47b0      	blx	r6
 800f358:	1c43      	adds	r3, r0, #1
 800f35a:	d1bd      	bne.n	800f2d8 <_printf_float+0x34c>
 800f35c:	e674      	b.n	800f048 <_printf_float+0xbc>
 800f35e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f360:	0038      	movs	r0, r7
 800f362:	18ea      	adds	r2, r5, r3
 800f364:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f368:	47b0      	blx	r6
 800f36a:	1c43      	adds	r3, r0, #1
 800f36c:	d1c0      	bne.n	800f2f0 <_printf_float+0x364>
 800f36e:	e66b      	b.n	800f048 <_printf_float+0xbc>
 800f370:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f372:	2b01      	cmp	r3, #1
 800f374:	dc02      	bgt.n	800f37c <_printf_float+0x3f0>
 800f376:	2301      	movs	r3, #1
 800f378:	421a      	tst	r2, r3
 800f37a:	d034      	beq.n	800f3e6 <_printf_float+0x45a>
 800f37c:	2301      	movs	r3, #1
 800f37e:	002a      	movs	r2, r5
 800f380:	0038      	movs	r0, r7
 800f382:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f384:	47b0      	blx	r6
 800f386:	1c43      	adds	r3, r0, #1
 800f388:	d100      	bne.n	800f38c <_printf_float+0x400>
 800f38a:	e65d      	b.n	800f048 <_printf_float+0xbc>
 800f38c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f38e:	0038      	movs	r0, r7
 800f390:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f392:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f394:	47b0      	blx	r6
 800f396:	1c43      	adds	r3, r0, #1
 800f398:	d100      	bne.n	800f39c <_printf_float+0x410>
 800f39a:	e655      	b.n	800f048 <_printf_float+0xbc>
 800f39c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800f39e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	f7f1 f852 	bl	800044c <__aeabi_dcmpeq>
 800f3a8:	2800      	cmp	r0, #0
 800f3aa:	d11a      	bne.n	800f3e2 <_printf_float+0x456>
 800f3ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f3ae:	1c6a      	adds	r2, r5, #1
 800f3b0:	3b01      	subs	r3, #1
 800f3b2:	0038      	movs	r0, r7
 800f3b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3b6:	47b0      	blx	r6
 800f3b8:	1c43      	adds	r3, r0, #1
 800f3ba:	d10e      	bne.n	800f3da <_printf_float+0x44e>
 800f3bc:	e644      	b.n	800f048 <_printf_float+0xbc>
 800f3be:	0022      	movs	r2, r4
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	0038      	movs	r0, r7
 800f3c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3c6:	321a      	adds	r2, #26
 800f3c8:	47b0      	blx	r6
 800f3ca:	1c43      	adds	r3, r0, #1
 800f3cc:	d100      	bne.n	800f3d0 <_printf_float+0x444>
 800f3ce:	e63b      	b.n	800f048 <_printf_float+0xbc>
 800f3d0:	3501      	adds	r5, #1
 800f3d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f3d4:	3b01      	subs	r3, #1
 800f3d6:	42ab      	cmp	r3, r5
 800f3d8:	dcf1      	bgt.n	800f3be <_printf_float+0x432>
 800f3da:	0022      	movs	r2, r4
 800f3dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3de:	3250      	adds	r2, #80	; 0x50
 800f3e0:	e6da      	b.n	800f198 <_printf_float+0x20c>
 800f3e2:	2500      	movs	r5, #0
 800f3e4:	e7f5      	b.n	800f3d2 <_printf_float+0x446>
 800f3e6:	002a      	movs	r2, r5
 800f3e8:	e7e3      	b.n	800f3b2 <_printf_float+0x426>
 800f3ea:	0022      	movs	r2, r4
 800f3ec:	2301      	movs	r3, #1
 800f3ee:	0038      	movs	r0, r7
 800f3f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3f2:	3219      	adds	r2, #25
 800f3f4:	47b0      	blx	r6
 800f3f6:	1c43      	adds	r3, r0, #1
 800f3f8:	d100      	bne.n	800f3fc <_printf_float+0x470>
 800f3fa:	e625      	b.n	800f048 <_printf_float+0xbc>
 800f3fc:	3501      	adds	r5, #1
 800f3fe:	68e3      	ldr	r3, [r4, #12]
 800f400:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f402:	1a9b      	subs	r3, r3, r2
 800f404:	42ab      	cmp	r3, r5
 800f406:	dcf0      	bgt.n	800f3ea <_printf_float+0x45e>
 800f408:	e6f8      	b.n	800f1fc <_printf_float+0x270>
 800f40a:	2500      	movs	r5, #0
 800f40c:	e7f7      	b.n	800f3fe <_printf_float+0x472>
 800f40e:	46c0      	nop			; (mov r8, r8)

0800f410 <_printf_common>:
 800f410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f412:	0015      	movs	r5, r2
 800f414:	9301      	str	r3, [sp, #4]
 800f416:	688a      	ldr	r2, [r1, #8]
 800f418:	690b      	ldr	r3, [r1, #16]
 800f41a:	000c      	movs	r4, r1
 800f41c:	9000      	str	r0, [sp, #0]
 800f41e:	4293      	cmp	r3, r2
 800f420:	da00      	bge.n	800f424 <_printf_common+0x14>
 800f422:	0013      	movs	r3, r2
 800f424:	0022      	movs	r2, r4
 800f426:	602b      	str	r3, [r5, #0]
 800f428:	3243      	adds	r2, #67	; 0x43
 800f42a:	7812      	ldrb	r2, [r2, #0]
 800f42c:	2a00      	cmp	r2, #0
 800f42e:	d001      	beq.n	800f434 <_printf_common+0x24>
 800f430:	3301      	adds	r3, #1
 800f432:	602b      	str	r3, [r5, #0]
 800f434:	6823      	ldr	r3, [r4, #0]
 800f436:	069b      	lsls	r3, r3, #26
 800f438:	d502      	bpl.n	800f440 <_printf_common+0x30>
 800f43a:	682b      	ldr	r3, [r5, #0]
 800f43c:	3302      	adds	r3, #2
 800f43e:	602b      	str	r3, [r5, #0]
 800f440:	6822      	ldr	r2, [r4, #0]
 800f442:	2306      	movs	r3, #6
 800f444:	0017      	movs	r7, r2
 800f446:	401f      	ands	r7, r3
 800f448:	421a      	tst	r2, r3
 800f44a:	d027      	beq.n	800f49c <_printf_common+0x8c>
 800f44c:	0023      	movs	r3, r4
 800f44e:	3343      	adds	r3, #67	; 0x43
 800f450:	781b      	ldrb	r3, [r3, #0]
 800f452:	1e5a      	subs	r2, r3, #1
 800f454:	4193      	sbcs	r3, r2
 800f456:	6822      	ldr	r2, [r4, #0]
 800f458:	0692      	lsls	r2, r2, #26
 800f45a:	d430      	bmi.n	800f4be <_printf_common+0xae>
 800f45c:	0022      	movs	r2, r4
 800f45e:	9901      	ldr	r1, [sp, #4]
 800f460:	9800      	ldr	r0, [sp, #0]
 800f462:	9e08      	ldr	r6, [sp, #32]
 800f464:	3243      	adds	r2, #67	; 0x43
 800f466:	47b0      	blx	r6
 800f468:	1c43      	adds	r3, r0, #1
 800f46a:	d025      	beq.n	800f4b8 <_printf_common+0xa8>
 800f46c:	2306      	movs	r3, #6
 800f46e:	6820      	ldr	r0, [r4, #0]
 800f470:	682a      	ldr	r2, [r5, #0]
 800f472:	68e1      	ldr	r1, [r4, #12]
 800f474:	2500      	movs	r5, #0
 800f476:	4003      	ands	r3, r0
 800f478:	2b04      	cmp	r3, #4
 800f47a:	d103      	bne.n	800f484 <_printf_common+0x74>
 800f47c:	1a8d      	subs	r5, r1, r2
 800f47e:	43eb      	mvns	r3, r5
 800f480:	17db      	asrs	r3, r3, #31
 800f482:	401d      	ands	r5, r3
 800f484:	68a3      	ldr	r3, [r4, #8]
 800f486:	6922      	ldr	r2, [r4, #16]
 800f488:	4293      	cmp	r3, r2
 800f48a:	dd01      	ble.n	800f490 <_printf_common+0x80>
 800f48c:	1a9b      	subs	r3, r3, r2
 800f48e:	18ed      	adds	r5, r5, r3
 800f490:	2700      	movs	r7, #0
 800f492:	42bd      	cmp	r5, r7
 800f494:	d120      	bne.n	800f4d8 <_printf_common+0xc8>
 800f496:	2000      	movs	r0, #0
 800f498:	e010      	b.n	800f4bc <_printf_common+0xac>
 800f49a:	3701      	adds	r7, #1
 800f49c:	68e3      	ldr	r3, [r4, #12]
 800f49e:	682a      	ldr	r2, [r5, #0]
 800f4a0:	1a9b      	subs	r3, r3, r2
 800f4a2:	42bb      	cmp	r3, r7
 800f4a4:	ddd2      	ble.n	800f44c <_printf_common+0x3c>
 800f4a6:	0022      	movs	r2, r4
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	9901      	ldr	r1, [sp, #4]
 800f4ac:	9800      	ldr	r0, [sp, #0]
 800f4ae:	9e08      	ldr	r6, [sp, #32]
 800f4b0:	3219      	adds	r2, #25
 800f4b2:	47b0      	blx	r6
 800f4b4:	1c43      	adds	r3, r0, #1
 800f4b6:	d1f0      	bne.n	800f49a <_printf_common+0x8a>
 800f4b8:	2001      	movs	r0, #1
 800f4ba:	4240      	negs	r0, r0
 800f4bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4be:	2030      	movs	r0, #48	; 0x30
 800f4c0:	18e1      	adds	r1, r4, r3
 800f4c2:	3143      	adds	r1, #67	; 0x43
 800f4c4:	7008      	strb	r0, [r1, #0]
 800f4c6:	0021      	movs	r1, r4
 800f4c8:	1c5a      	adds	r2, r3, #1
 800f4ca:	3145      	adds	r1, #69	; 0x45
 800f4cc:	7809      	ldrb	r1, [r1, #0]
 800f4ce:	18a2      	adds	r2, r4, r2
 800f4d0:	3243      	adds	r2, #67	; 0x43
 800f4d2:	3302      	adds	r3, #2
 800f4d4:	7011      	strb	r1, [r2, #0]
 800f4d6:	e7c1      	b.n	800f45c <_printf_common+0x4c>
 800f4d8:	0022      	movs	r2, r4
 800f4da:	2301      	movs	r3, #1
 800f4dc:	9901      	ldr	r1, [sp, #4]
 800f4de:	9800      	ldr	r0, [sp, #0]
 800f4e0:	9e08      	ldr	r6, [sp, #32]
 800f4e2:	321a      	adds	r2, #26
 800f4e4:	47b0      	blx	r6
 800f4e6:	1c43      	adds	r3, r0, #1
 800f4e8:	d0e6      	beq.n	800f4b8 <_printf_common+0xa8>
 800f4ea:	3701      	adds	r7, #1
 800f4ec:	e7d1      	b.n	800f492 <_printf_common+0x82>
	...

0800f4f0 <_printf_i>:
 800f4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f4f2:	b08b      	sub	sp, #44	; 0x2c
 800f4f4:	9206      	str	r2, [sp, #24]
 800f4f6:	000a      	movs	r2, r1
 800f4f8:	3243      	adds	r2, #67	; 0x43
 800f4fa:	9307      	str	r3, [sp, #28]
 800f4fc:	9005      	str	r0, [sp, #20]
 800f4fe:	9204      	str	r2, [sp, #16]
 800f500:	7e0a      	ldrb	r2, [r1, #24]
 800f502:	000c      	movs	r4, r1
 800f504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f506:	2a78      	cmp	r2, #120	; 0x78
 800f508:	d807      	bhi.n	800f51a <_printf_i+0x2a>
 800f50a:	2a62      	cmp	r2, #98	; 0x62
 800f50c:	d809      	bhi.n	800f522 <_printf_i+0x32>
 800f50e:	2a00      	cmp	r2, #0
 800f510:	d100      	bne.n	800f514 <_printf_i+0x24>
 800f512:	e0c1      	b.n	800f698 <_printf_i+0x1a8>
 800f514:	2a58      	cmp	r2, #88	; 0x58
 800f516:	d100      	bne.n	800f51a <_printf_i+0x2a>
 800f518:	e08c      	b.n	800f634 <_printf_i+0x144>
 800f51a:	0026      	movs	r6, r4
 800f51c:	3642      	adds	r6, #66	; 0x42
 800f51e:	7032      	strb	r2, [r6, #0]
 800f520:	e022      	b.n	800f568 <_printf_i+0x78>
 800f522:	0010      	movs	r0, r2
 800f524:	3863      	subs	r0, #99	; 0x63
 800f526:	2815      	cmp	r0, #21
 800f528:	d8f7      	bhi.n	800f51a <_printf_i+0x2a>
 800f52a:	f7f0 fdff 	bl	800012c <__gnu_thumb1_case_shi>
 800f52e:	0016      	.short	0x0016
 800f530:	fff6001f 	.word	0xfff6001f
 800f534:	fff6fff6 	.word	0xfff6fff6
 800f538:	001ffff6 	.word	0x001ffff6
 800f53c:	fff6fff6 	.word	0xfff6fff6
 800f540:	fff6fff6 	.word	0xfff6fff6
 800f544:	003600a8 	.word	0x003600a8
 800f548:	fff6009a 	.word	0xfff6009a
 800f54c:	00b9fff6 	.word	0x00b9fff6
 800f550:	0036fff6 	.word	0x0036fff6
 800f554:	fff6fff6 	.word	0xfff6fff6
 800f558:	009e      	.short	0x009e
 800f55a:	0026      	movs	r6, r4
 800f55c:	681a      	ldr	r2, [r3, #0]
 800f55e:	3642      	adds	r6, #66	; 0x42
 800f560:	1d11      	adds	r1, r2, #4
 800f562:	6019      	str	r1, [r3, #0]
 800f564:	6813      	ldr	r3, [r2, #0]
 800f566:	7033      	strb	r3, [r6, #0]
 800f568:	2301      	movs	r3, #1
 800f56a:	e0a7      	b.n	800f6bc <_printf_i+0x1cc>
 800f56c:	6808      	ldr	r0, [r1, #0]
 800f56e:	6819      	ldr	r1, [r3, #0]
 800f570:	1d0a      	adds	r2, r1, #4
 800f572:	0605      	lsls	r5, r0, #24
 800f574:	d50b      	bpl.n	800f58e <_printf_i+0x9e>
 800f576:	680d      	ldr	r5, [r1, #0]
 800f578:	601a      	str	r2, [r3, #0]
 800f57a:	2d00      	cmp	r5, #0
 800f57c:	da03      	bge.n	800f586 <_printf_i+0x96>
 800f57e:	232d      	movs	r3, #45	; 0x2d
 800f580:	9a04      	ldr	r2, [sp, #16]
 800f582:	426d      	negs	r5, r5
 800f584:	7013      	strb	r3, [r2, #0]
 800f586:	4b61      	ldr	r3, [pc, #388]	; (800f70c <_printf_i+0x21c>)
 800f588:	270a      	movs	r7, #10
 800f58a:	9303      	str	r3, [sp, #12]
 800f58c:	e01b      	b.n	800f5c6 <_printf_i+0xd6>
 800f58e:	680d      	ldr	r5, [r1, #0]
 800f590:	601a      	str	r2, [r3, #0]
 800f592:	0641      	lsls	r1, r0, #25
 800f594:	d5f1      	bpl.n	800f57a <_printf_i+0x8a>
 800f596:	b22d      	sxth	r5, r5
 800f598:	e7ef      	b.n	800f57a <_printf_i+0x8a>
 800f59a:	680d      	ldr	r5, [r1, #0]
 800f59c:	6819      	ldr	r1, [r3, #0]
 800f59e:	1d08      	adds	r0, r1, #4
 800f5a0:	6018      	str	r0, [r3, #0]
 800f5a2:	062e      	lsls	r6, r5, #24
 800f5a4:	d501      	bpl.n	800f5aa <_printf_i+0xba>
 800f5a6:	680d      	ldr	r5, [r1, #0]
 800f5a8:	e003      	b.n	800f5b2 <_printf_i+0xc2>
 800f5aa:	066d      	lsls	r5, r5, #25
 800f5ac:	d5fb      	bpl.n	800f5a6 <_printf_i+0xb6>
 800f5ae:	680d      	ldr	r5, [r1, #0]
 800f5b0:	b2ad      	uxth	r5, r5
 800f5b2:	4b56      	ldr	r3, [pc, #344]	; (800f70c <_printf_i+0x21c>)
 800f5b4:	2708      	movs	r7, #8
 800f5b6:	9303      	str	r3, [sp, #12]
 800f5b8:	2a6f      	cmp	r2, #111	; 0x6f
 800f5ba:	d000      	beq.n	800f5be <_printf_i+0xce>
 800f5bc:	3702      	adds	r7, #2
 800f5be:	0023      	movs	r3, r4
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	3343      	adds	r3, #67	; 0x43
 800f5c4:	701a      	strb	r2, [r3, #0]
 800f5c6:	6863      	ldr	r3, [r4, #4]
 800f5c8:	60a3      	str	r3, [r4, #8]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	db03      	blt.n	800f5d6 <_printf_i+0xe6>
 800f5ce:	2204      	movs	r2, #4
 800f5d0:	6821      	ldr	r1, [r4, #0]
 800f5d2:	4391      	bics	r1, r2
 800f5d4:	6021      	str	r1, [r4, #0]
 800f5d6:	2d00      	cmp	r5, #0
 800f5d8:	d102      	bne.n	800f5e0 <_printf_i+0xf0>
 800f5da:	9e04      	ldr	r6, [sp, #16]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d00c      	beq.n	800f5fa <_printf_i+0x10a>
 800f5e0:	9e04      	ldr	r6, [sp, #16]
 800f5e2:	0028      	movs	r0, r5
 800f5e4:	0039      	movs	r1, r7
 800f5e6:	f7f0 fe31 	bl	800024c <__aeabi_uidivmod>
 800f5ea:	9b03      	ldr	r3, [sp, #12]
 800f5ec:	3e01      	subs	r6, #1
 800f5ee:	5c5b      	ldrb	r3, [r3, r1]
 800f5f0:	7033      	strb	r3, [r6, #0]
 800f5f2:	002b      	movs	r3, r5
 800f5f4:	0005      	movs	r5, r0
 800f5f6:	429f      	cmp	r7, r3
 800f5f8:	d9f3      	bls.n	800f5e2 <_printf_i+0xf2>
 800f5fa:	2f08      	cmp	r7, #8
 800f5fc:	d109      	bne.n	800f612 <_printf_i+0x122>
 800f5fe:	6823      	ldr	r3, [r4, #0]
 800f600:	07db      	lsls	r3, r3, #31
 800f602:	d506      	bpl.n	800f612 <_printf_i+0x122>
 800f604:	6863      	ldr	r3, [r4, #4]
 800f606:	6922      	ldr	r2, [r4, #16]
 800f608:	4293      	cmp	r3, r2
 800f60a:	dc02      	bgt.n	800f612 <_printf_i+0x122>
 800f60c:	2330      	movs	r3, #48	; 0x30
 800f60e:	3e01      	subs	r6, #1
 800f610:	7033      	strb	r3, [r6, #0]
 800f612:	9b04      	ldr	r3, [sp, #16]
 800f614:	1b9b      	subs	r3, r3, r6
 800f616:	6123      	str	r3, [r4, #16]
 800f618:	9b07      	ldr	r3, [sp, #28]
 800f61a:	0021      	movs	r1, r4
 800f61c:	9300      	str	r3, [sp, #0]
 800f61e:	9805      	ldr	r0, [sp, #20]
 800f620:	9b06      	ldr	r3, [sp, #24]
 800f622:	aa09      	add	r2, sp, #36	; 0x24
 800f624:	f7ff fef4 	bl	800f410 <_printf_common>
 800f628:	1c43      	adds	r3, r0, #1
 800f62a:	d14c      	bne.n	800f6c6 <_printf_i+0x1d6>
 800f62c:	2001      	movs	r0, #1
 800f62e:	4240      	negs	r0, r0
 800f630:	b00b      	add	sp, #44	; 0x2c
 800f632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f634:	3145      	adds	r1, #69	; 0x45
 800f636:	700a      	strb	r2, [r1, #0]
 800f638:	4a34      	ldr	r2, [pc, #208]	; (800f70c <_printf_i+0x21c>)
 800f63a:	9203      	str	r2, [sp, #12]
 800f63c:	681a      	ldr	r2, [r3, #0]
 800f63e:	6821      	ldr	r1, [r4, #0]
 800f640:	ca20      	ldmia	r2!, {r5}
 800f642:	601a      	str	r2, [r3, #0]
 800f644:	0608      	lsls	r0, r1, #24
 800f646:	d516      	bpl.n	800f676 <_printf_i+0x186>
 800f648:	07cb      	lsls	r3, r1, #31
 800f64a:	d502      	bpl.n	800f652 <_printf_i+0x162>
 800f64c:	2320      	movs	r3, #32
 800f64e:	4319      	orrs	r1, r3
 800f650:	6021      	str	r1, [r4, #0]
 800f652:	2710      	movs	r7, #16
 800f654:	2d00      	cmp	r5, #0
 800f656:	d1b2      	bne.n	800f5be <_printf_i+0xce>
 800f658:	2320      	movs	r3, #32
 800f65a:	6822      	ldr	r2, [r4, #0]
 800f65c:	439a      	bics	r2, r3
 800f65e:	6022      	str	r2, [r4, #0]
 800f660:	e7ad      	b.n	800f5be <_printf_i+0xce>
 800f662:	2220      	movs	r2, #32
 800f664:	6809      	ldr	r1, [r1, #0]
 800f666:	430a      	orrs	r2, r1
 800f668:	6022      	str	r2, [r4, #0]
 800f66a:	0022      	movs	r2, r4
 800f66c:	2178      	movs	r1, #120	; 0x78
 800f66e:	3245      	adds	r2, #69	; 0x45
 800f670:	7011      	strb	r1, [r2, #0]
 800f672:	4a27      	ldr	r2, [pc, #156]	; (800f710 <_printf_i+0x220>)
 800f674:	e7e1      	b.n	800f63a <_printf_i+0x14a>
 800f676:	0648      	lsls	r0, r1, #25
 800f678:	d5e6      	bpl.n	800f648 <_printf_i+0x158>
 800f67a:	b2ad      	uxth	r5, r5
 800f67c:	e7e4      	b.n	800f648 <_printf_i+0x158>
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	680d      	ldr	r5, [r1, #0]
 800f682:	1d10      	adds	r0, r2, #4
 800f684:	6949      	ldr	r1, [r1, #20]
 800f686:	6018      	str	r0, [r3, #0]
 800f688:	6813      	ldr	r3, [r2, #0]
 800f68a:	062e      	lsls	r6, r5, #24
 800f68c:	d501      	bpl.n	800f692 <_printf_i+0x1a2>
 800f68e:	6019      	str	r1, [r3, #0]
 800f690:	e002      	b.n	800f698 <_printf_i+0x1a8>
 800f692:	066d      	lsls	r5, r5, #25
 800f694:	d5fb      	bpl.n	800f68e <_printf_i+0x19e>
 800f696:	8019      	strh	r1, [r3, #0]
 800f698:	2300      	movs	r3, #0
 800f69a:	9e04      	ldr	r6, [sp, #16]
 800f69c:	6123      	str	r3, [r4, #16]
 800f69e:	e7bb      	b.n	800f618 <_printf_i+0x128>
 800f6a0:	681a      	ldr	r2, [r3, #0]
 800f6a2:	1d11      	adds	r1, r2, #4
 800f6a4:	6019      	str	r1, [r3, #0]
 800f6a6:	6816      	ldr	r6, [r2, #0]
 800f6a8:	2100      	movs	r1, #0
 800f6aa:	0030      	movs	r0, r6
 800f6ac:	6862      	ldr	r2, [r4, #4]
 800f6ae:	f001 f977 	bl	80109a0 <memchr>
 800f6b2:	2800      	cmp	r0, #0
 800f6b4:	d001      	beq.n	800f6ba <_printf_i+0x1ca>
 800f6b6:	1b80      	subs	r0, r0, r6
 800f6b8:	6060      	str	r0, [r4, #4]
 800f6ba:	6863      	ldr	r3, [r4, #4]
 800f6bc:	6123      	str	r3, [r4, #16]
 800f6be:	2300      	movs	r3, #0
 800f6c0:	9a04      	ldr	r2, [sp, #16]
 800f6c2:	7013      	strb	r3, [r2, #0]
 800f6c4:	e7a8      	b.n	800f618 <_printf_i+0x128>
 800f6c6:	6923      	ldr	r3, [r4, #16]
 800f6c8:	0032      	movs	r2, r6
 800f6ca:	9906      	ldr	r1, [sp, #24]
 800f6cc:	9805      	ldr	r0, [sp, #20]
 800f6ce:	9d07      	ldr	r5, [sp, #28]
 800f6d0:	47a8      	blx	r5
 800f6d2:	1c43      	adds	r3, r0, #1
 800f6d4:	d0aa      	beq.n	800f62c <_printf_i+0x13c>
 800f6d6:	6823      	ldr	r3, [r4, #0]
 800f6d8:	079b      	lsls	r3, r3, #30
 800f6da:	d415      	bmi.n	800f708 <_printf_i+0x218>
 800f6dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6de:	68e0      	ldr	r0, [r4, #12]
 800f6e0:	4298      	cmp	r0, r3
 800f6e2:	daa5      	bge.n	800f630 <_printf_i+0x140>
 800f6e4:	0018      	movs	r0, r3
 800f6e6:	e7a3      	b.n	800f630 <_printf_i+0x140>
 800f6e8:	0022      	movs	r2, r4
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	9906      	ldr	r1, [sp, #24]
 800f6ee:	9805      	ldr	r0, [sp, #20]
 800f6f0:	9e07      	ldr	r6, [sp, #28]
 800f6f2:	3219      	adds	r2, #25
 800f6f4:	47b0      	blx	r6
 800f6f6:	1c43      	adds	r3, r0, #1
 800f6f8:	d098      	beq.n	800f62c <_printf_i+0x13c>
 800f6fa:	3501      	adds	r5, #1
 800f6fc:	68e3      	ldr	r3, [r4, #12]
 800f6fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f700:	1a9b      	subs	r3, r3, r2
 800f702:	42ab      	cmp	r3, r5
 800f704:	dcf0      	bgt.n	800f6e8 <_printf_i+0x1f8>
 800f706:	e7e9      	b.n	800f6dc <_printf_i+0x1ec>
 800f708:	2500      	movs	r5, #0
 800f70a:	e7f7      	b.n	800f6fc <_printf_i+0x20c>
 800f70c:	08013b0e 	.word	0x08013b0e
 800f710:	08013b1f 	.word	0x08013b1f

0800f714 <cleanup_glue>:
 800f714:	b570      	push	{r4, r5, r6, lr}
 800f716:	000d      	movs	r5, r1
 800f718:	6809      	ldr	r1, [r1, #0]
 800f71a:	0004      	movs	r4, r0
 800f71c:	2900      	cmp	r1, #0
 800f71e:	d001      	beq.n	800f724 <cleanup_glue+0x10>
 800f720:	f7ff fff8 	bl	800f714 <cleanup_glue>
 800f724:	0029      	movs	r1, r5
 800f726:	0020      	movs	r0, r4
 800f728:	f001 fd1e 	bl	8011168 <_free_r>
 800f72c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f730 <_reclaim_reent>:
 800f730:	4b31      	ldr	r3, [pc, #196]	; (800f7f8 <_reclaim_reent+0xc8>)
 800f732:	b570      	push	{r4, r5, r6, lr}
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	0004      	movs	r4, r0
 800f738:	4283      	cmp	r3, r0
 800f73a:	d049      	beq.n	800f7d0 <_reclaim_reent+0xa0>
 800f73c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d00a      	beq.n	800f758 <_reclaim_reent+0x28>
 800f742:	2500      	movs	r5, #0
 800f744:	68db      	ldr	r3, [r3, #12]
 800f746:	42ab      	cmp	r3, r5
 800f748:	d147      	bne.n	800f7da <_reclaim_reent+0xaa>
 800f74a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f74c:	6819      	ldr	r1, [r3, #0]
 800f74e:	2900      	cmp	r1, #0
 800f750:	d002      	beq.n	800f758 <_reclaim_reent+0x28>
 800f752:	0020      	movs	r0, r4
 800f754:	f001 fd08 	bl	8011168 <_free_r>
 800f758:	6961      	ldr	r1, [r4, #20]
 800f75a:	2900      	cmp	r1, #0
 800f75c:	d002      	beq.n	800f764 <_reclaim_reent+0x34>
 800f75e:	0020      	movs	r0, r4
 800f760:	f001 fd02 	bl	8011168 <_free_r>
 800f764:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f766:	2900      	cmp	r1, #0
 800f768:	d002      	beq.n	800f770 <_reclaim_reent+0x40>
 800f76a:	0020      	movs	r0, r4
 800f76c:	f001 fcfc 	bl	8011168 <_free_r>
 800f770:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f772:	2900      	cmp	r1, #0
 800f774:	d002      	beq.n	800f77c <_reclaim_reent+0x4c>
 800f776:	0020      	movs	r0, r4
 800f778:	f001 fcf6 	bl	8011168 <_free_r>
 800f77c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f77e:	2900      	cmp	r1, #0
 800f780:	d002      	beq.n	800f788 <_reclaim_reent+0x58>
 800f782:	0020      	movs	r0, r4
 800f784:	f001 fcf0 	bl	8011168 <_free_r>
 800f788:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f78a:	2900      	cmp	r1, #0
 800f78c:	d002      	beq.n	800f794 <_reclaim_reent+0x64>
 800f78e:	0020      	movs	r0, r4
 800f790:	f001 fcea 	bl	8011168 <_free_r>
 800f794:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f796:	2900      	cmp	r1, #0
 800f798:	d002      	beq.n	800f7a0 <_reclaim_reent+0x70>
 800f79a:	0020      	movs	r0, r4
 800f79c:	f001 fce4 	bl	8011168 <_free_r>
 800f7a0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f7a2:	2900      	cmp	r1, #0
 800f7a4:	d002      	beq.n	800f7ac <_reclaim_reent+0x7c>
 800f7a6:	0020      	movs	r0, r4
 800f7a8:	f001 fcde 	bl	8011168 <_free_r>
 800f7ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7ae:	2900      	cmp	r1, #0
 800f7b0:	d002      	beq.n	800f7b8 <_reclaim_reent+0x88>
 800f7b2:	0020      	movs	r0, r4
 800f7b4:	f001 fcd8 	bl	8011168 <_free_r>
 800f7b8:	69a3      	ldr	r3, [r4, #24]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d008      	beq.n	800f7d0 <_reclaim_reent+0xa0>
 800f7be:	0020      	movs	r0, r4
 800f7c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f7c2:	4798      	blx	r3
 800f7c4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f7c6:	2900      	cmp	r1, #0
 800f7c8:	d002      	beq.n	800f7d0 <_reclaim_reent+0xa0>
 800f7ca:	0020      	movs	r0, r4
 800f7cc:	f7ff ffa2 	bl	800f714 <cleanup_glue>
 800f7d0:	bd70      	pop	{r4, r5, r6, pc}
 800f7d2:	5949      	ldr	r1, [r1, r5]
 800f7d4:	2900      	cmp	r1, #0
 800f7d6:	d108      	bne.n	800f7ea <_reclaim_reent+0xba>
 800f7d8:	3504      	adds	r5, #4
 800f7da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7dc:	68d9      	ldr	r1, [r3, #12]
 800f7de:	2d80      	cmp	r5, #128	; 0x80
 800f7e0:	d1f7      	bne.n	800f7d2 <_reclaim_reent+0xa2>
 800f7e2:	0020      	movs	r0, r4
 800f7e4:	f001 fcc0 	bl	8011168 <_free_r>
 800f7e8:	e7af      	b.n	800f74a <_reclaim_reent+0x1a>
 800f7ea:	680e      	ldr	r6, [r1, #0]
 800f7ec:	0020      	movs	r0, r4
 800f7ee:	f001 fcbb 	bl	8011168 <_free_r>
 800f7f2:	0031      	movs	r1, r6
 800f7f4:	e7ee      	b.n	800f7d4 <_reclaim_reent+0xa4>
 800f7f6:	46c0      	nop			; (mov r8, r8)
 800f7f8:	20000070 	.word	0x20000070

0800f7fc <_sbrk_r>:
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	b570      	push	{r4, r5, r6, lr}
 800f800:	4d06      	ldr	r5, [pc, #24]	; (800f81c <_sbrk_r+0x20>)
 800f802:	0004      	movs	r4, r0
 800f804:	0008      	movs	r0, r1
 800f806:	602b      	str	r3, [r5, #0]
 800f808:	f7f4 ffae 	bl	8004768 <_sbrk>
 800f80c:	1c43      	adds	r3, r0, #1
 800f80e:	d103      	bne.n	800f818 <_sbrk_r+0x1c>
 800f810:	682b      	ldr	r3, [r5, #0]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d000      	beq.n	800f818 <_sbrk_r+0x1c>
 800f816:	6023      	str	r3, [r4, #0]
 800f818:	bd70      	pop	{r4, r5, r6, pc}
 800f81a:	46c0      	nop			; (mov r8, r8)
 800f81c:	2000219c 	.word	0x2000219c

0800f820 <siprintf>:
 800f820:	b40e      	push	{r1, r2, r3}
 800f822:	b500      	push	{lr}
 800f824:	490b      	ldr	r1, [pc, #44]	; (800f854 <siprintf+0x34>)
 800f826:	b09c      	sub	sp, #112	; 0x70
 800f828:	ab1d      	add	r3, sp, #116	; 0x74
 800f82a:	9002      	str	r0, [sp, #8]
 800f82c:	9006      	str	r0, [sp, #24]
 800f82e:	9107      	str	r1, [sp, #28]
 800f830:	9104      	str	r1, [sp, #16]
 800f832:	4809      	ldr	r0, [pc, #36]	; (800f858 <siprintf+0x38>)
 800f834:	4909      	ldr	r1, [pc, #36]	; (800f85c <siprintf+0x3c>)
 800f836:	cb04      	ldmia	r3!, {r2}
 800f838:	9105      	str	r1, [sp, #20]
 800f83a:	6800      	ldr	r0, [r0, #0]
 800f83c:	a902      	add	r1, sp, #8
 800f83e:	9301      	str	r3, [sp, #4]
 800f840:	f001 fd3e 	bl	80112c0 <_svfiprintf_r>
 800f844:	2300      	movs	r3, #0
 800f846:	9a02      	ldr	r2, [sp, #8]
 800f848:	7013      	strb	r3, [r2, #0]
 800f84a:	b01c      	add	sp, #112	; 0x70
 800f84c:	bc08      	pop	{r3}
 800f84e:	b003      	add	sp, #12
 800f850:	4718      	bx	r3
 800f852:	46c0      	nop			; (mov r8, r8)
 800f854:	7fffffff 	.word	0x7fffffff
 800f858:	20000070 	.word	0x20000070
 800f85c:	ffff0208 	.word	0xffff0208

0800f860 <__sread>:
 800f860:	b570      	push	{r4, r5, r6, lr}
 800f862:	000c      	movs	r4, r1
 800f864:	250e      	movs	r5, #14
 800f866:	5f49      	ldrsh	r1, [r1, r5]
 800f868:	f001 fe2a 	bl	80114c0 <_read_r>
 800f86c:	2800      	cmp	r0, #0
 800f86e:	db03      	blt.n	800f878 <__sread+0x18>
 800f870:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f872:	181b      	adds	r3, r3, r0
 800f874:	6563      	str	r3, [r4, #84]	; 0x54
 800f876:	bd70      	pop	{r4, r5, r6, pc}
 800f878:	89a3      	ldrh	r3, [r4, #12]
 800f87a:	4a02      	ldr	r2, [pc, #8]	; (800f884 <__sread+0x24>)
 800f87c:	4013      	ands	r3, r2
 800f87e:	81a3      	strh	r3, [r4, #12]
 800f880:	e7f9      	b.n	800f876 <__sread+0x16>
 800f882:	46c0      	nop			; (mov r8, r8)
 800f884:	ffffefff 	.word	0xffffefff

0800f888 <__swrite>:
 800f888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f88a:	001f      	movs	r7, r3
 800f88c:	898b      	ldrh	r3, [r1, #12]
 800f88e:	0005      	movs	r5, r0
 800f890:	000c      	movs	r4, r1
 800f892:	0016      	movs	r6, r2
 800f894:	05db      	lsls	r3, r3, #23
 800f896:	d505      	bpl.n	800f8a4 <__swrite+0x1c>
 800f898:	230e      	movs	r3, #14
 800f89a:	5ec9      	ldrsh	r1, [r1, r3]
 800f89c:	2200      	movs	r2, #0
 800f89e:	2302      	movs	r3, #2
 800f8a0:	f001 f860 	bl	8010964 <_lseek_r>
 800f8a4:	89a3      	ldrh	r3, [r4, #12]
 800f8a6:	4a05      	ldr	r2, [pc, #20]	; (800f8bc <__swrite+0x34>)
 800f8a8:	0028      	movs	r0, r5
 800f8aa:	4013      	ands	r3, r2
 800f8ac:	81a3      	strh	r3, [r4, #12]
 800f8ae:	0032      	movs	r2, r6
 800f8b0:	230e      	movs	r3, #14
 800f8b2:	5ee1      	ldrsh	r1, [r4, r3]
 800f8b4:	003b      	movs	r3, r7
 800f8b6:	f000 f8b9 	bl	800fa2c <_write_r>
 800f8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8bc:	ffffefff 	.word	0xffffefff

0800f8c0 <__sseek>:
 800f8c0:	b570      	push	{r4, r5, r6, lr}
 800f8c2:	000c      	movs	r4, r1
 800f8c4:	250e      	movs	r5, #14
 800f8c6:	5f49      	ldrsh	r1, [r1, r5]
 800f8c8:	f001 f84c 	bl	8010964 <_lseek_r>
 800f8cc:	89a3      	ldrh	r3, [r4, #12]
 800f8ce:	1c42      	adds	r2, r0, #1
 800f8d0:	d103      	bne.n	800f8da <__sseek+0x1a>
 800f8d2:	4a05      	ldr	r2, [pc, #20]	; (800f8e8 <__sseek+0x28>)
 800f8d4:	4013      	ands	r3, r2
 800f8d6:	81a3      	strh	r3, [r4, #12]
 800f8d8:	bd70      	pop	{r4, r5, r6, pc}
 800f8da:	2280      	movs	r2, #128	; 0x80
 800f8dc:	0152      	lsls	r2, r2, #5
 800f8de:	4313      	orrs	r3, r2
 800f8e0:	81a3      	strh	r3, [r4, #12]
 800f8e2:	6560      	str	r0, [r4, #84]	; 0x54
 800f8e4:	e7f8      	b.n	800f8d8 <__sseek+0x18>
 800f8e6:	46c0      	nop			; (mov r8, r8)
 800f8e8:	ffffefff 	.word	0xffffefff

0800f8ec <__sclose>:
 800f8ec:	b510      	push	{r4, lr}
 800f8ee:	230e      	movs	r3, #14
 800f8f0:	5ec9      	ldrsh	r1, [r1, r3]
 800f8f2:	f000 f8af 	bl	800fa54 <_close_r>
 800f8f6:	bd10      	pop	{r4, pc}

0800f8f8 <_strtol_l.constprop.0>:
 800f8f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8fa:	b087      	sub	sp, #28
 800f8fc:	001e      	movs	r6, r3
 800f8fe:	9005      	str	r0, [sp, #20]
 800f900:	9101      	str	r1, [sp, #4]
 800f902:	9202      	str	r2, [sp, #8]
 800f904:	2b01      	cmp	r3, #1
 800f906:	d045      	beq.n	800f994 <_strtol_l.constprop.0+0x9c>
 800f908:	000b      	movs	r3, r1
 800f90a:	2e24      	cmp	r6, #36	; 0x24
 800f90c:	d842      	bhi.n	800f994 <_strtol_l.constprop.0+0x9c>
 800f90e:	4a3f      	ldr	r2, [pc, #252]	; (800fa0c <_strtol_l.constprop.0+0x114>)
 800f910:	2108      	movs	r1, #8
 800f912:	4694      	mov	ip, r2
 800f914:	001a      	movs	r2, r3
 800f916:	4660      	mov	r0, ip
 800f918:	7814      	ldrb	r4, [r2, #0]
 800f91a:	3301      	adds	r3, #1
 800f91c:	5d00      	ldrb	r0, [r0, r4]
 800f91e:	001d      	movs	r5, r3
 800f920:	0007      	movs	r7, r0
 800f922:	400f      	ands	r7, r1
 800f924:	4208      	tst	r0, r1
 800f926:	d1f5      	bne.n	800f914 <_strtol_l.constprop.0+0x1c>
 800f928:	2c2d      	cmp	r4, #45	; 0x2d
 800f92a:	d13a      	bne.n	800f9a2 <_strtol_l.constprop.0+0xaa>
 800f92c:	2701      	movs	r7, #1
 800f92e:	781c      	ldrb	r4, [r3, #0]
 800f930:	1c95      	adds	r5, r2, #2
 800f932:	2e00      	cmp	r6, #0
 800f934:	d065      	beq.n	800fa02 <_strtol_l.constprop.0+0x10a>
 800f936:	2e10      	cmp	r6, #16
 800f938:	d109      	bne.n	800f94e <_strtol_l.constprop.0+0x56>
 800f93a:	2c30      	cmp	r4, #48	; 0x30
 800f93c:	d107      	bne.n	800f94e <_strtol_l.constprop.0+0x56>
 800f93e:	2220      	movs	r2, #32
 800f940:	782b      	ldrb	r3, [r5, #0]
 800f942:	4393      	bics	r3, r2
 800f944:	2b58      	cmp	r3, #88	; 0x58
 800f946:	d157      	bne.n	800f9f8 <_strtol_l.constprop.0+0x100>
 800f948:	2610      	movs	r6, #16
 800f94a:	786c      	ldrb	r4, [r5, #1]
 800f94c:	3502      	adds	r5, #2
 800f94e:	4b30      	ldr	r3, [pc, #192]	; (800fa10 <_strtol_l.constprop.0+0x118>)
 800f950:	0031      	movs	r1, r6
 800f952:	18fb      	adds	r3, r7, r3
 800f954:	0018      	movs	r0, r3
 800f956:	9303      	str	r3, [sp, #12]
 800f958:	f7f0 fc78 	bl	800024c <__aeabi_uidivmod>
 800f95c:	2300      	movs	r3, #0
 800f95e:	2201      	movs	r2, #1
 800f960:	4684      	mov	ip, r0
 800f962:	0018      	movs	r0, r3
 800f964:	9104      	str	r1, [sp, #16]
 800f966:	4252      	negs	r2, r2
 800f968:	0021      	movs	r1, r4
 800f96a:	3930      	subs	r1, #48	; 0x30
 800f96c:	2909      	cmp	r1, #9
 800f96e:	d81d      	bhi.n	800f9ac <_strtol_l.constprop.0+0xb4>
 800f970:	000c      	movs	r4, r1
 800f972:	42a6      	cmp	r6, r4
 800f974:	dd28      	ble.n	800f9c8 <_strtol_l.constprop.0+0xd0>
 800f976:	2b00      	cmp	r3, #0
 800f978:	db24      	blt.n	800f9c4 <_strtol_l.constprop.0+0xcc>
 800f97a:	0013      	movs	r3, r2
 800f97c:	4584      	cmp	ip, r0
 800f97e:	d306      	bcc.n	800f98e <_strtol_l.constprop.0+0x96>
 800f980:	d102      	bne.n	800f988 <_strtol_l.constprop.0+0x90>
 800f982:	9904      	ldr	r1, [sp, #16]
 800f984:	42a1      	cmp	r1, r4
 800f986:	db02      	blt.n	800f98e <_strtol_l.constprop.0+0x96>
 800f988:	2301      	movs	r3, #1
 800f98a:	4370      	muls	r0, r6
 800f98c:	1820      	adds	r0, r4, r0
 800f98e:	782c      	ldrb	r4, [r5, #0]
 800f990:	3501      	adds	r5, #1
 800f992:	e7e9      	b.n	800f968 <_strtol_l.constprop.0+0x70>
 800f994:	f7ff f878 	bl	800ea88 <__errno>
 800f998:	2316      	movs	r3, #22
 800f99a:	6003      	str	r3, [r0, #0]
 800f99c:	2000      	movs	r0, #0
 800f99e:	b007      	add	sp, #28
 800f9a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9a2:	2c2b      	cmp	r4, #43	; 0x2b
 800f9a4:	d1c5      	bne.n	800f932 <_strtol_l.constprop.0+0x3a>
 800f9a6:	781c      	ldrb	r4, [r3, #0]
 800f9a8:	1c95      	adds	r5, r2, #2
 800f9aa:	e7c2      	b.n	800f932 <_strtol_l.constprop.0+0x3a>
 800f9ac:	0021      	movs	r1, r4
 800f9ae:	3941      	subs	r1, #65	; 0x41
 800f9b0:	2919      	cmp	r1, #25
 800f9b2:	d801      	bhi.n	800f9b8 <_strtol_l.constprop.0+0xc0>
 800f9b4:	3c37      	subs	r4, #55	; 0x37
 800f9b6:	e7dc      	b.n	800f972 <_strtol_l.constprop.0+0x7a>
 800f9b8:	0021      	movs	r1, r4
 800f9ba:	3961      	subs	r1, #97	; 0x61
 800f9bc:	2919      	cmp	r1, #25
 800f9be:	d803      	bhi.n	800f9c8 <_strtol_l.constprop.0+0xd0>
 800f9c0:	3c57      	subs	r4, #87	; 0x57
 800f9c2:	e7d6      	b.n	800f972 <_strtol_l.constprop.0+0x7a>
 800f9c4:	0013      	movs	r3, r2
 800f9c6:	e7e2      	b.n	800f98e <_strtol_l.constprop.0+0x96>
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	da09      	bge.n	800f9e0 <_strtol_l.constprop.0+0xe8>
 800f9cc:	2322      	movs	r3, #34	; 0x22
 800f9ce:	9a05      	ldr	r2, [sp, #20]
 800f9d0:	9803      	ldr	r0, [sp, #12]
 800f9d2:	6013      	str	r3, [r2, #0]
 800f9d4:	9b02      	ldr	r3, [sp, #8]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d0e1      	beq.n	800f99e <_strtol_l.constprop.0+0xa6>
 800f9da:	1e6b      	subs	r3, r5, #1
 800f9dc:	9301      	str	r3, [sp, #4]
 800f9de:	e007      	b.n	800f9f0 <_strtol_l.constprop.0+0xf8>
 800f9e0:	2f00      	cmp	r7, #0
 800f9e2:	d000      	beq.n	800f9e6 <_strtol_l.constprop.0+0xee>
 800f9e4:	4240      	negs	r0, r0
 800f9e6:	9a02      	ldr	r2, [sp, #8]
 800f9e8:	2a00      	cmp	r2, #0
 800f9ea:	d0d8      	beq.n	800f99e <_strtol_l.constprop.0+0xa6>
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d1f4      	bne.n	800f9da <_strtol_l.constprop.0+0xe2>
 800f9f0:	9b02      	ldr	r3, [sp, #8]
 800f9f2:	9a01      	ldr	r2, [sp, #4]
 800f9f4:	601a      	str	r2, [r3, #0]
 800f9f6:	e7d2      	b.n	800f99e <_strtol_l.constprop.0+0xa6>
 800f9f8:	2430      	movs	r4, #48	; 0x30
 800f9fa:	2e00      	cmp	r6, #0
 800f9fc:	d1a7      	bne.n	800f94e <_strtol_l.constprop.0+0x56>
 800f9fe:	3608      	adds	r6, #8
 800fa00:	e7a5      	b.n	800f94e <_strtol_l.constprop.0+0x56>
 800fa02:	2c30      	cmp	r4, #48	; 0x30
 800fa04:	d09b      	beq.n	800f93e <_strtol_l.constprop.0+0x46>
 800fa06:	260a      	movs	r6, #10
 800fa08:	e7a1      	b.n	800f94e <_strtol_l.constprop.0+0x56>
 800fa0a:	46c0      	nop			; (mov r8, r8)
 800fa0c:	08013b31 	.word	0x08013b31
 800fa10:	7fffffff 	.word	0x7fffffff

0800fa14 <strtol>:
 800fa14:	b510      	push	{r4, lr}
 800fa16:	0013      	movs	r3, r2
 800fa18:	000a      	movs	r2, r1
 800fa1a:	0001      	movs	r1, r0
 800fa1c:	4802      	ldr	r0, [pc, #8]	; (800fa28 <strtol+0x14>)
 800fa1e:	6800      	ldr	r0, [r0, #0]
 800fa20:	f7ff ff6a 	bl	800f8f8 <_strtol_l.constprop.0>
 800fa24:	bd10      	pop	{r4, pc}
 800fa26:	46c0      	nop			; (mov r8, r8)
 800fa28:	20000070 	.word	0x20000070

0800fa2c <_write_r>:
 800fa2c:	b570      	push	{r4, r5, r6, lr}
 800fa2e:	0004      	movs	r4, r0
 800fa30:	0008      	movs	r0, r1
 800fa32:	0011      	movs	r1, r2
 800fa34:	001a      	movs	r2, r3
 800fa36:	2300      	movs	r3, #0
 800fa38:	4d05      	ldr	r5, [pc, #20]	; (800fa50 <_write_r+0x24>)
 800fa3a:	602b      	str	r3, [r5, #0]
 800fa3c:	f7f4 fe4b 	bl	80046d6 <_write>
 800fa40:	1c43      	adds	r3, r0, #1
 800fa42:	d103      	bne.n	800fa4c <_write_r+0x20>
 800fa44:	682b      	ldr	r3, [r5, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d000      	beq.n	800fa4c <_write_r+0x20>
 800fa4a:	6023      	str	r3, [r4, #0]
 800fa4c:	bd70      	pop	{r4, r5, r6, pc}
 800fa4e:	46c0      	nop			; (mov r8, r8)
 800fa50:	2000219c 	.word	0x2000219c

0800fa54 <_close_r>:
 800fa54:	2300      	movs	r3, #0
 800fa56:	b570      	push	{r4, r5, r6, lr}
 800fa58:	4d06      	ldr	r5, [pc, #24]	; (800fa74 <_close_r+0x20>)
 800fa5a:	0004      	movs	r4, r0
 800fa5c:	0008      	movs	r0, r1
 800fa5e:	602b      	str	r3, [r5, #0]
 800fa60:	f7f4 fe55 	bl	800470e <_close>
 800fa64:	1c43      	adds	r3, r0, #1
 800fa66:	d103      	bne.n	800fa70 <_close_r+0x1c>
 800fa68:	682b      	ldr	r3, [r5, #0]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d000      	beq.n	800fa70 <_close_r+0x1c>
 800fa6e:	6023      	str	r3, [r4, #0]
 800fa70:	bd70      	pop	{r4, r5, r6, pc}
 800fa72:	46c0      	nop			; (mov r8, r8)
 800fa74:	2000219c 	.word	0x2000219c

0800fa78 <quorem>:
 800fa78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa7a:	0006      	movs	r6, r0
 800fa7c:	690b      	ldr	r3, [r1, #16]
 800fa7e:	6932      	ldr	r2, [r6, #16]
 800fa80:	b087      	sub	sp, #28
 800fa82:	2000      	movs	r0, #0
 800fa84:	9103      	str	r1, [sp, #12]
 800fa86:	429a      	cmp	r2, r3
 800fa88:	db65      	blt.n	800fb56 <quorem+0xde>
 800fa8a:	3b01      	subs	r3, #1
 800fa8c:	009c      	lsls	r4, r3, #2
 800fa8e:	9300      	str	r3, [sp, #0]
 800fa90:	000b      	movs	r3, r1
 800fa92:	3314      	adds	r3, #20
 800fa94:	9305      	str	r3, [sp, #20]
 800fa96:	191b      	adds	r3, r3, r4
 800fa98:	9304      	str	r3, [sp, #16]
 800fa9a:	0033      	movs	r3, r6
 800fa9c:	3314      	adds	r3, #20
 800fa9e:	9302      	str	r3, [sp, #8]
 800faa0:	191c      	adds	r4, r3, r4
 800faa2:	9b04      	ldr	r3, [sp, #16]
 800faa4:	6827      	ldr	r7, [r4, #0]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	0038      	movs	r0, r7
 800faaa:	1c5d      	adds	r5, r3, #1
 800faac:	0029      	movs	r1, r5
 800faae:	9301      	str	r3, [sp, #4]
 800fab0:	f7f0 fb46 	bl	8000140 <__udivsi3>
 800fab4:	9001      	str	r0, [sp, #4]
 800fab6:	42af      	cmp	r7, r5
 800fab8:	d324      	bcc.n	800fb04 <quorem+0x8c>
 800faba:	2500      	movs	r5, #0
 800fabc:	46ac      	mov	ip, r5
 800fabe:	9802      	ldr	r0, [sp, #8]
 800fac0:	9f05      	ldr	r7, [sp, #20]
 800fac2:	cf08      	ldmia	r7!, {r3}
 800fac4:	9a01      	ldr	r2, [sp, #4]
 800fac6:	b299      	uxth	r1, r3
 800fac8:	4351      	muls	r1, r2
 800faca:	0c1b      	lsrs	r3, r3, #16
 800facc:	4353      	muls	r3, r2
 800face:	1949      	adds	r1, r1, r5
 800fad0:	0c0a      	lsrs	r2, r1, #16
 800fad2:	189b      	adds	r3, r3, r2
 800fad4:	6802      	ldr	r2, [r0, #0]
 800fad6:	b289      	uxth	r1, r1
 800fad8:	b292      	uxth	r2, r2
 800fada:	4462      	add	r2, ip
 800fadc:	1a52      	subs	r2, r2, r1
 800fade:	6801      	ldr	r1, [r0, #0]
 800fae0:	0c1d      	lsrs	r5, r3, #16
 800fae2:	0c09      	lsrs	r1, r1, #16
 800fae4:	b29b      	uxth	r3, r3
 800fae6:	1acb      	subs	r3, r1, r3
 800fae8:	1411      	asrs	r1, r2, #16
 800faea:	185b      	adds	r3, r3, r1
 800faec:	1419      	asrs	r1, r3, #16
 800faee:	b292      	uxth	r2, r2
 800faf0:	041b      	lsls	r3, r3, #16
 800faf2:	431a      	orrs	r2, r3
 800faf4:	9b04      	ldr	r3, [sp, #16]
 800faf6:	468c      	mov	ip, r1
 800faf8:	c004      	stmia	r0!, {r2}
 800fafa:	42bb      	cmp	r3, r7
 800fafc:	d2e1      	bcs.n	800fac2 <quorem+0x4a>
 800fafe:	6823      	ldr	r3, [r4, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d030      	beq.n	800fb66 <quorem+0xee>
 800fb04:	0030      	movs	r0, r6
 800fb06:	9903      	ldr	r1, [sp, #12]
 800fb08:	f001 f9ea 	bl	8010ee0 <__mcmp>
 800fb0c:	2800      	cmp	r0, #0
 800fb0e:	db21      	blt.n	800fb54 <quorem+0xdc>
 800fb10:	0030      	movs	r0, r6
 800fb12:	2400      	movs	r4, #0
 800fb14:	9b01      	ldr	r3, [sp, #4]
 800fb16:	9903      	ldr	r1, [sp, #12]
 800fb18:	3301      	adds	r3, #1
 800fb1a:	9301      	str	r3, [sp, #4]
 800fb1c:	3014      	adds	r0, #20
 800fb1e:	3114      	adds	r1, #20
 800fb20:	6803      	ldr	r3, [r0, #0]
 800fb22:	c920      	ldmia	r1!, {r5}
 800fb24:	b29a      	uxth	r2, r3
 800fb26:	1914      	adds	r4, r2, r4
 800fb28:	b2aa      	uxth	r2, r5
 800fb2a:	1aa2      	subs	r2, r4, r2
 800fb2c:	0c1b      	lsrs	r3, r3, #16
 800fb2e:	0c2d      	lsrs	r5, r5, #16
 800fb30:	1414      	asrs	r4, r2, #16
 800fb32:	1b5b      	subs	r3, r3, r5
 800fb34:	191b      	adds	r3, r3, r4
 800fb36:	141c      	asrs	r4, r3, #16
 800fb38:	b292      	uxth	r2, r2
 800fb3a:	041b      	lsls	r3, r3, #16
 800fb3c:	4313      	orrs	r3, r2
 800fb3e:	c008      	stmia	r0!, {r3}
 800fb40:	9b04      	ldr	r3, [sp, #16]
 800fb42:	428b      	cmp	r3, r1
 800fb44:	d2ec      	bcs.n	800fb20 <quorem+0xa8>
 800fb46:	9b00      	ldr	r3, [sp, #0]
 800fb48:	9a02      	ldr	r2, [sp, #8]
 800fb4a:	009b      	lsls	r3, r3, #2
 800fb4c:	18d3      	adds	r3, r2, r3
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	2a00      	cmp	r2, #0
 800fb52:	d015      	beq.n	800fb80 <quorem+0x108>
 800fb54:	9801      	ldr	r0, [sp, #4]
 800fb56:	b007      	add	sp, #28
 800fb58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb5a:	6823      	ldr	r3, [r4, #0]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d106      	bne.n	800fb6e <quorem+0xf6>
 800fb60:	9b00      	ldr	r3, [sp, #0]
 800fb62:	3b01      	subs	r3, #1
 800fb64:	9300      	str	r3, [sp, #0]
 800fb66:	9b02      	ldr	r3, [sp, #8]
 800fb68:	3c04      	subs	r4, #4
 800fb6a:	42a3      	cmp	r3, r4
 800fb6c:	d3f5      	bcc.n	800fb5a <quorem+0xe2>
 800fb6e:	9b00      	ldr	r3, [sp, #0]
 800fb70:	6133      	str	r3, [r6, #16]
 800fb72:	e7c7      	b.n	800fb04 <quorem+0x8c>
 800fb74:	681a      	ldr	r2, [r3, #0]
 800fb76:	2a00      	cmp	r2, #0
 800fb78:	d106      	bne.n	800fb88 <quorem+0x110>
 800fb7a:	9a00      	ldr	r2, [sp, #0]
 800fb7c:	3a01      	subs	r2, #1
 800fb7e:	9200      	str	r2, [sp, #0]
 800fb80:	9a02      	ldr	r2, [sp, #8]
 800fb82:	3b04      	subs	r3, #4
 800fb84:	429a      	cmp	r2, r3
 800fb86:	d3f5      	bcc.n	800fb74 <quorem+0xfc>
 800fb88:	9b00      	ldr	r3, [sp, #0]
 800fb8a:	6133      	str	r3, [r6, #16]
 800fb8c:	e7e2      	b.n	800fb54 <quorem+0xdc>
	...

0800fb90 <_dtoa_r>:
 800fb90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb92:	b09d      	sub	sp, #116	; 0x74
 800fb94:	9202      	str	r2, [sp, #8]
 800fb96:	9303      	str	r3, [sp, #12]
 800fb98:	9b02      	ldr	r3, [sp, #8]
 800fb9a:	9c03      	ldr	r4, [sp, #12]
 800fb9c:	9308      	str	r3, [sp, #32]
 800fb9e:	9409      	str	r4, [sp, #36]	; 0x24
 800fba0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fba2:	0007      	movs	r7, r0
 800fba4:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800fba6:	2c00      	cmp	r4, #0
 800fba8:	d10e      	bne.n	800fbc8 <_dtoa_r+0x38>
 800fbaa:	2010      	movs	r0, #16
 800fbac:	f000 feee 	bl	801098c <malloc>
 800fbb0:	1e02      	subs	r2, r0, #0
 800fbb2:	6278      	str	r0, [r7, #36]	; 0x24
 800fbb4:	d104      	bne.n	800fbc0 <_dtoa_r+0x30>
 800fbb6:	21ea      	movs	r1, #234	; 0xea
 800fbb8:	4bc7      	ldr	r3, [pc, #796]	; (800fed8 <_dtoa_r+0x348>)
 800fbba:	48c8      	ldr	r0, [pc, #800]	; (800fedc <_dtoa_r+0x34c>)
 800fbbc:	f001 fd62 	bl	8011684 <__assert_func>
 800fbc0:	6044      	str	r4, [r0, #4]
 800fbc2:	6084      	str	r4, [r0, #8]
 800fbc4:	6004      	str	r4, [r0, #0]
 800fbc6:	60c4      	str	r4, [r0, #12]
 800fbc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbca:	6819      	ldr	r1, [r3, #0]
 800fbcc:	2900      	cmp	r1, #0
 800fbce:	d00a      	beq.n	800fbe6 <_dtoa_r+0x56>
 800fbd0:	685a      	ldr	r2, [r3, #4]
 800fbd2:	2301      	movs	r3, #1
 800fbd4:	4093      	lsls	r3, r2
 800fbd6:	604a      	str	r2, [r1, #4]
 800fbd8:	608b      	str	r3, [r1, #8]
 800fbda:	0038      	movs	r0, r7
 800fbdc:	f000 ff40 	bl	8010a60 <_Bfree>
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbe4:	601a      	str	r2, [r3, #0]
 800fbe6:	9b03      	ldr	r3, [sp, #12]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	da20      	bge.n	800fc2e <_dtoa_r+0x9e>
 800fbec:	2301      	movs	r3, #1
 800fbee:	602b      	str	r3, [r5, #0]
 800fbf0:	9b03      	ldr	r3, [sp, #12]
 800fbf2:	005b      	lsls	r3, r3, #1
 800fbf4:	085b      	lsrs	r3, r3, #1
 800fbf6:	9309      	str	r3, [sp, #36]	; 0x24
 800fbf8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800fbfa:	4bb9      	ldr	r3, [pc, #740]	; (800fee0 <_dtoa_r+0x350>)
 800fbfc:	4ab8      	ldr	r2, [pc, #736]	; (800fee0 <_dtoa_r+0x350>)
 800fbfe:	402b      	ands	r3, r5
 800fc00:	4293      	cmp	r3, r2
 800fc02:	d117      	bne.n	800fc34 <_dtoa_r+0xa4>
 800fc04:	4bb7      	ldr	r3, [pc, #732]	; (800fee4 <_dtoa_r+0x354>)
 800fc06:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fc08:	0328      	lsls	r0, r5, #12
 800fc0a:	6013      	str	r3, [r2, #0]
 800fc0c:	9b02      	ldr	r3, [sp, #8]
 800fc0e:	0b00      	lsrs	r0, r0, #12
 800fc10:	4318      	orrs	r0, r3
 800fc12:	d101      	bne.n	800fc18 <_dtoa_r+0x88>
 800fc14:	f000 fdbf 	bl	8010796 <_dtoa_r+0xc06>
 800fc18:	48b3      	ldr	r0, [pc, #716]	; (800fee8 <_dtoa_r+0x358>)
 800fc1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc1c:	9006      	str	r0, [sp, #24]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d002      	beq.n	800fc28 <_dtoa_r+0x98>
 800fc22:	4bb2      	ldr	r3, [pc, #712]	; (800feec <_dtoa_r+0x35c>)
 800fc24:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fc26:	6013      	str	r3, [r2, #0]
 800fc28:	9806      	ldr	r0, [sp, #24]
 800fc2a:	b01d      	add	sp, #116	; 0x74
 800fc2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc2e:	2300      	movs	r3, #0
 800fc30:	602b      	str	r3, [r5, #0]
 800fc32:	e7e1      	b.n	800fbf8 <_dtoa_r+0x68>
 800fc34:	9b08      	ldr	r3, [sp, #32]
 800fc36:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800fc38:	9312      	str	r3, [sp, #72]	; 0x48
 800fc3a:	9413      	str	r4, [sp, #76]	; 0x4c
 800fc3c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fc3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fc40:	2200      	movs	r2, #0
 800fc42:	2300      	movs	r3, #0
 800fc44:	f7f0 fc02 	bl	800044c <__aeabi_dcmpeq>
 800fc48:	1e04      	subs	r4, r0, #0
 800fc4a:	d009      	beq.n	800fc60 <_dtoa_r+0xd0>
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800fc50:	6013      	str	r3, [r2, #0]
 800fc52:	4ba7      	ldr	r3, [pc, #668]	; (800fef0 <_dtoa_r+0x360>)
 800fc54:	9306      	str	r3, [sp, #24]
 800fc56:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d0e5      	beq.n	800fc28 <_dtoa_r+0x98>
 800fc5c:	4ba5      	ldr	r3, [pc, #660]	; (800fef4 <_dtoa_r+0x364>)
 800fc5e:	e7e1      	b.n	800fc24 <_dtoa_r+0x94>
 800fc60:	ab1a      	add	r3, sp, #104	; 0x68
 800fc62:	9301      	str	r3, [sp, #4]
 800fc64:	ab1b      	add	r3, sp, #108	; 0x6c
 800fc66:	9300      	str	r3, [sp, #0]
 800fc68:	0038      	movs	r0, r7
 800fc6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fc6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fc6e:	f001 f9eb 	bl	8011048 <__d2b>
 800fc72:	006e      	lsls	r6, r5, #1
 800fc74:	9005      	str	r0, [sp, #20]
 800fc76:	0d76      	lsrs	r6, r6, #21
 800fc78:	d100      	bne.n	800fc7c <_dtoa_r+0xec>
 800fc7a:	e07c      	b.n	800fd76 <_dtoa_r+0x1e6>
 800fc7c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fc7e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fc80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fc82:	4a9d      	ldr	r2, [pc, #628]	; (800fef8 <_dtoa_r+0x368>)
 800fc84:	031b      	lsls	r3, r3, #12
 800fc86:	0b1b      	lsrs	r3, r3, #12
 800fc88:	431a      	orrs	r2, r3
 800fc8a:	0011      	movs	r1, r2
 800fc8c:	4b9b      	ldr	r3, [pc, #620]	; (800fefc <_dtoa_r+0x36c>)
 800fc8e:	9418      	str	r4, [sp, #96]	; 0x60
 800fc90:	18f6      	adds	r6, r6, r3
 800fc92:	2200      	movs	r2, #0
 800fc94:	4b9a      	ldr	r3, [pc, #616]	; (800ff00 <_dtoa_r+0x370>)
 800fc96:	f7f2 fa23 	bl	80020e0 <__aeabi_dsub>
 800fc9a:	4a9a      	ldr	r2, [pc, #616]	; (800ff04 <_dtoa_r+0x374>)
 800fc9c:	4b9a      	ldr	r3, [pc, #616]	; (800ff08 <_dtoa_r+0x378>)
 800fc9e:	f7f1 ffb3 	bl	8001c08 <__aeabi_dmul>
 800fca2:	4a9a      	ldr	r2, [pc, #616]	; (800ff0c <_dtoa_r+0x37c>)
 800fca4:	4b9a      	ldr	r3, [pc, #616]	; (800ff10 <_dtoa_r+0x380>)
 800fca6:	f7f1 f871 	bl	8000d8c <__aeabi_dadd>
 800fcaa:	0004      	movs	r4, r0
 800fcac:	0030      	movs	r0, r6
 800fcae:	000d      	movs	r5, r1
 800fcb0:	f7f2 fdfc 	bl	80028ac <__aeabi_i2d>
 800fcb4:	4a97      	ldr	r2, [pc, #604]	; (800ff14 <_dtoa_r+0x384>)
 800fcb6:	4b98      	ldr	r3, [pc, #608]	; (800ff18 <_dtoa_r+0x388>)
 800fcb8:	f7f1 ffa6 	bl	8001c08 <__aeabi_dmul>
 800fcbc:	0002      	movs	r2, r0
 800fcbe:	000b      	movs	r3, r1
 800fcc0:	0020      	movs	r0, r4
 800fcc2:	0029      	movs	r1, r5
 800fcc4:	f7f1 f862 	bl	8000d8c <__aeabi_dadd>
 800fcc8:	0004      	movs	r4, r0
 800fcca:	000d      	movs	r5, r1
 800fccc:	f7f2 fdb8 	bl	8002840 <__aeabi_d2iz>
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	9002      	str	r0, [sp, #8]
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	0020      	movs	r0, r4
 800fcd8:	0029      	movs	r1, r5
 800fcda:	f7f0 fbbd 	bl	8000458 <__aeabi_dcmplt>
 800fcde:	2800      	cmp	r0, #0
 800fce0:	d00b      	beq.n	800fcfa <_dtoa_r+0x16a>
 800fce2:	9802      	ldr	r0, [sp, #8]
 800fce4:	f7f2 fde2 	bl	80028ac <__aeabi_i2d>
 800fce8:	002b      	movs	r3, r5
 800fcea:	0022      	movs	r2, r4
 800fcec:	f7f0 fbae 	bl	800044c <__aeabi_dcmpeq>
 800fcf0:	4243      	negs	r3, r0
 800fcf2:	4158      	adcs	r0, r3
 800fcf4:	9b02      	ldr	r3, [sp, #8]
 800fcf6:	1a1b      	subs	r3, r3, r0
 800fcf8:	9302      	str	r3, [sp, #8]
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	9316      	str	r3, [sp, #88]	; 0x58
 800fcfe:	9b02      	ldr	r3, [sp, #8]
 800fd00:	2b16      	cmp	r3, #22
 800fd02:	d80f      	bhi.n	800fd24 <_dtoa_r+0x194>
 800fd04:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fd06:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fd08:	00da      	lsls	r2, r3, #3
 800fd0a:	4b84      	ldr	r3, [pc, #528]	; (800ff1c <_dtoa_r+0x38c>)
 800fd0c:	189b      	adds	r3, r3, r2
 800fd0e:	681a      	ldr	r2, [r3, #0]
 800fd10:	685b      	ldr	r3, [r3, #4]
 800fd12:	f7f0 fba1 	bl	8000458 <__aeabi_dcmplt>
 800fd16:	2800      	cmp	r0, #0
 800fd18:	d049      	beq.n	800fdae <_dtoa_r+0x21e>
 800fd1a:	9b02      	ldr	r3, [sp, #8]
 800fd1c:	3b01      	subs	r3, #1
 800fd1e:	9302      	str	r3, [sp, #8]
 800fd20:	2300      	movs	r3, #0
 800fd22:	9316      	str	r3, [sp, #88]	; 0x58
 800fd24:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fd26:	1b9e      	subs	r6, r3, r6
 800fd28:	2300      	movs	r3, #0
 800fd2a:	930a      	str	r3, [sp, #40]	; 0x28
 800fd2c:	0033      	movs	r3, r6
 800fd2e:	3b01      	subs	r3, #1
 800fd30:	930d      	str	r3, [sp, #52]	; 0x34
 800fd32:	d504      	bpl.n	800fd3e <_dtoa_r+0x1ae>
 800fd34:	2301      	movs	r3, #1
 800fd36:	1b9b      	subs	r3, r3, r6
 800fd38:	930a      	str	r3, [sp, #40]	; 0x28
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	930d      	str	r3, [sp, #52]	; 0x34
 800fd3e:	9b02      	ldr	r3, [sp, #8]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	db36      	blt.n	800fdb2 <_dtoa_r+0x222>
 800fd44:	9a02      	ldr	r2, [sp, #8]
 800fd46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd48:	4694      	mov	ip, r2
 800fd4a:	4463      	add	r3, ip
 800fd4c:	930d      	str	r3, [sp, #52]	; 0x34
 800fd4e:	2300      	movs	r3, #0
 800fd50:	9215      	str	r2, [sp, #84]	; 0x54
 800fd52:	930e      	str	r3, [sp, #56]	; 0x38
 800fd54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd56:	2401      	movs	r4, #1
 800fd58:	2b09      	cmp	r3, #9
 800fd5a:	d864      	bhi.n	800fe26 <_dtoa_r+0x296>
 800fd5c:	2b05      	cmp	r3, #5
 800fd5e:	dd02      	ble.n	800fd66 <_dtoa_r+0x1d6>
 800fd60:	2400      	movs	r4, #0
 800fd62:	3b04      	subs	r3, #4
 800fd64:	9322      	str	r3, [sp, #136]	; 0x88
 800fd66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd68:	1e98      	subs	r0, r3, #2
 800fd6a:	2803      	cmp	r0, #3
 800fd6c:	d864      	bhi.n	800fe38 <_dtoa_r+0x2a8>
 800fd6e:	f7f0 f9d3 	bl	8000118 <__gnu_thumb1_case_uqi>
 800fd72:	3829      	.short	0x3829
 800fd74:	5836      	.short	0x5836
 800fd76:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fd78:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800fd7a:	189e      	adds	r6, r3, r2
 800fd7c:	4b68      	ldr	r3, [pc, #416]	; (800ff20 <_dtoa_r+0x390>)
 800fd7e:	18f2      	adds	r2, r6, r3
 800fd80:	2a20      	cmp	r2, #32
 800fd82:	dd0f      	ble.n	800fda4 <_dtoa_r+0x214>
 800fd84:	2340      	movs	r3, #64	; 0x40
 800fd86:	1a9b      	subs	r3, r3, r2
 800fd88:	409d      	lsls	r5, r3
 800fd8a:	4b66      	ldr	r3, [pc, #408]	; (800ff24 <_dtoa_r+0x394>)
 800fd8c:	9802      	ldr	r0, [sp, #8]
 800fd8e:	18f3      	adds	r3, r6, r3
 800fd90:	40d8      	lsrs	r0, r3
 800fd92:	4328      	orrs	r0, r5
 800fd94:	f7f2 fdba 	bl	800290c <__aeabi_ui2d>
 800fd98:	2301      	movs	r3, #1
 800fd9a:	4c63      	ldr	r4, [pc, #396]	; (800ff28 <_dtoa_r+0x398>)
 800fd9c:	3e01      	subs	r6, #1
 800fd9e:	1909      	adds	r1, r1, r4
 800fda0:	9318      	str	r3, [sp, #96]	; 0x60
 800fda2:	e776      	b.n	800fc92 <_dtoa_r+0x102>
 800fda4:	2320      	movs	r3, #32
 800fda6:	9802      	ldr	r0, [sp, #8]
 800fda8:	1a9b      	subs	r3, r3, r2
 800fdaa:	4098      	lsls	r0, r3
 800fdac:	e7f2      	b.n	800fd94 <_dtoa_r+0x204>
 800fdae:	9016      	str	r0, [sp, #88]	; 0x58
 800fdb0:	e7b8      	b.n	800fd24 <_dtoa_r+0x194>
 800fdb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdb4:	9a02      	ldr	r2, [sp, #8]
 800fdb6:	1a9b      	subs	r3, r3, r2
 800fdb8:	930a      	str	r3, [sp, #40]	; 0x28
 800fdba:	4253      	negs	r3, r2
 800fdbc:	930e      	str	r3, [sp, #56]	; 0x38
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	9315      	str	r3, [sp, #84]	; 0x54
 800fdc2:	e7c7      	b.n	800fd54 <_dtoa_r+0x1c4>
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fdc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdca:	930c      	str	r3, [sp, #48]	; 0x30
 800fdcc:	9307      	str	r3, [sp, #28]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	dc13      	bgt.n	800fdfa <_dtoa_r+0x26a>
 800fdd2:	2301      	movs	r3, #1
 800fdd4:	001a      	movs	r2, r3
 800fdd6:	930c      	str	r3, [sp, #48]	; 0x30
 800fdd8:	9307      	str	r3, [sp, #28]
 800fdda:	9223      	str	r2, [sp, #140]	; 0x8c
 800fddc:	e00d      	b.n	800fdfa <_dtoa_r+0x26a>
 800fdde:	2301      	movs	r3, #1
 800fde0:	e7f1      	b.n	800fdc6 <_dtoa_r+0x236>
 800fde2:	2300      	movs	r3, #0
 800fde4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800fde6:	930f      	str	r3, [sp, #60]	; 0x3c
 800fde8:	4694      	mov	ip, r2
 800fdea:	9b02      	ldr	r3, [sp, #8]
 800fdec:	4463      	add	r3, ip
 800fdee:	930c      	str	r3, [sp, #48]	; 0x30
 800fdf0:	3301      	adds	r3, #1
 800fdf2:	9307      	str	r3, [sp, #28]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	dc00      	bgt.n	800fdfa <_dtoa_r+0x26a>
 800fdf8:	2301      	movs	r3, #1
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fdfe:	6042      	str	r2, [r0, #4]
 800fe00:	3204      	adds	r2, #4
 800fe02:	0015      	movs	r5, r2
 800fe04:	3514      	adds	r5, #20
 800fe06:	6841      	ldr	r1, [r0, #4]
 800fe08:	429d      	cmp	r5, r3
 800fe0a:	d919      	bls.n	800fe40 <_dtoa_r+0x2b0>
 800fe0c:	0038      	movs	r0, r7
 800fe0e:	f000 fde3 	bl	80109d8 <_Balloc>
 800fe12:	9006      	str	r0, [sp, #24]
 800fe14:	2800      	cmp	r0, #0
 800fe16:	d117      	bne.n	800fe48 <_dtoa_r+0x2b8>
 800fe18:	21d5      	movs	r1, #213	; 0xd5
 800fe1a:	0002      	movs	r2, r0
 800fe1c:	4b43      	ldr	r3, [pc, #268]	; (800ff2c <_dtoa_r+0x39c>)
 800fe1e:	0049      	lsls	r1, r1, #1
 800fe20:	e6cb      	b.n	800fbba <_dtoa_r+0x2a>
 800fe22:	2301      	movs	r3, #1
 800fe24:	e7de      	b.n	800fde4 <_dtoa_r+0x254>
 800fe26:	2300      	movs	r3, #0
 800fe28:	940f      	str	r4, [sp, #60]	; 0x3c
 800fe2a:	9322      	str	r3, [sp, #136]	; 0x88
 800fe2c:	3b01      	subs	r3, #1
 800fe2e:	930c      	str	r3, [sp, #48]	; 0x30
 800fe30:	9307      	str	r3, [sp, #28]
 800fe32:	2200      	movs	r2, #0
 800fe34:	3313      	adds	r3, #19
 800fe36:	e7d0      	b.n	800fdda <_dtoa_r+0x24a>
 800fe38:	2301      	movs	r3, #1
 800fe3a:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe3c:	3b02      	subs	r3, #2
 800fe3e:	e7f6      	b.n	800fe2e <_dtoa_r+0x29e>
 800fe40:	3101      	adds	r1, #1
 800fe42:	6041      	str	r1, [r0, #4]
 800fe44:	0052      	lsls	r2, r2, #1
 800fe46:	e7dc      	b.n	800fe02 <_dtoa_r+0x272>
 800fe48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe4a:	9a06      	ldr	r2, [sp, #24]
 800fe4c:	601a      	str	r2, [r3, #0]
 800fe4e:	9b07      	ldr	r3, [sp, #28]
 800fe50:	2b0e      	cmp	r3, #14
 800fe52:	d900      	bls.n	800fe56 <_dtoa_r+0x2c6>
 800fe54:	e0eb      	b.n	801002e <_dtoa_r+0x49e>
 800fe56:	2c00      	cmp	r4, #0
 800fe58:	d100      	bne.n	800fe5c <_dtoa_r+0x2cc>
 800fe5a:	e0e8      	b.n	801002e <_dtoa_r+0x49e>
 800fe5c:	9b02      	ldr	r3, [sp, #8]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	dd68      	ble.n	800ff34 <_dtoa_r+0x3a4>
 800fe62:	001a      	movs	r2, r3
 800fe64:	210f      	movs	r1, #15
 800fe66:	4b2d      	ldr	r3, [pc, #180]	; (800ff1c <_dtoa_r+0x38c>)
 800fe68:	400a      	ands	r2, r1
 800fe6a:	00d2      	lsls	r2, r2, #3
 800fe6c:	189b      	adds	r3, r3, r2
 800fe6e:	681d      	ldr	r5, [r3, #0]
 800fe70:	685e      	ldr	r6, [r3, #4]
 800fe72:	9b02      	ldr	r3, [sp, #8]
 800fe74:	111c      	asrs	r4, r3, #4
 800fe76:	2302      	movs	r3, #2
 800fe78:	9310      	str	r3, [sp, #64]	; 0x40
 800fe7a:	9b02      	ldr	r3, [sp, #8]
 800fe7c:	05db      	lsls	r3, r3, #23
 800fe7e:	d50b      	bpl.n	800fe98 <_dtoa_r+0x308>
 800fe80:	4b2b      	ldr	r3, [pc, #172]	; (800ff30 <_dtoa_r+0x3a0>)
 800fe82:	400c      	ands	r4, r1
 800fe84:	6a1a      	ldr	r2, [r3, #32]
 800fe86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe88:	9812      	ldr	r0, [sp, #72]	; 0x48
 800fe8a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800fe8c:	f7f1 faba 	bl	8001404 <__aeabi_ddiv>
 800fe90:	2303      	movs	r3, #3
 800fe92:	9008      	str	r0, [sp, #32]
 800fe94:	9109      	str	r1, [sp, #36]	; 0x24
 800fe96:	9310      	str	r3, [sp, #64]	; 0x40
 800fe98:	4b25      	ldr	r3, [pc, #148]	; (800ff30 <_dtoa_r+0x3a0>)
 800fe9a:	9314      	str	r3, [sp, #80]	; 0x50
 800fe9c:	2c00      	cmp	r4, #0
 800fe9e:	d108      	bne.n	800feb2 <_dtoa_r+0x322>
 800fea0:	9808      	ldr	r0, [sp, #32]
 800fea2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fea4:	002a      	movs	r2, r5
 800fea6:	0033      	movs	r3, r6
 800fea8:	f7f1 faac 	bl	8001404 <__aeabi_ddiv>
 800feac:	9008      	str	r0, [sp, #32]
 800feae:	9109      	str	r1, [sp, #36]	; 0x24
 800feb0:	e05c      	b.n	800ff6c <_dtoa_r+0x3dc>
 800feb2:	2301      	movs	r3, #1
 800feb4:	421c      	tst	r4, r3
 800feb6:	d00b      	beq.n	800fed0 <_dtoa_r+0x340>
 800feb8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800feba:	0028      	movs	r0, r5
 800febc:	3301      	adds	r3, #1
 800febe:	9310      	str	r3, [sp, #64]	; 0x40
 800fec0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fec2:	0031      	movs	r1, r6
 800fec4:	681a      	ldr	r2, [r3, #0]
 800fec6:	685b      	ldr	r3, [r3, #4]
 800fec8:	f7f1 fe9e 	bl	8001c08 <__aeabi_dmul>
 800fecc:	0005      	movs	r5, r0
 800fece:	000e      	movs	r6, r1
 800fed0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fed2:	1064      	asrs	r4, r4, #1
 800fed4:	3308      	adds	r3, #8
 800fed6:	e7e0      	b.n	800fe9a <_dtoa_r+0x30a>
 800fed8:	08013c3e 	.word	0x08013c3e
 800fedc:	08013c55 	.word	0x08013c55
 800fee0:	7ff00000 	.word	0x7ff00000
 800fee4:	0000270f 	.word	0x0000270f
 800fee8:	08013c3a 	.word	0x08013c3a
 800feec:	08013c3d 	.word	0x08013c3d
 800fef0:	08013b0c 	.word	0x08013b0c
 800fef4:	08013b0d 	.word	0x08013b0d
 800fef8:	3ff00000 	.word	0x3ff00000
 800fefc:	fffffc01 	.word	0xfffffc01
 800ff00:	3ff80000 	.word	0x3ff80000
 800ff04:	636f4361 	.word	0x636f4361
 800ff08:	3fd287a7 	.word	0x3fd287a7
 800ff0c:	8b60c8b3 	.word	0x8b60c8b3
 800ff10:	3fc68a28 	.word	0x3fc68a28
 800ff14:	509f79fb 	.word	0x509f79fb
 800ff18:	3fd34413 	.word	0x3fd34413
 800ff1c:	08013d48 	.word	0x08013d48
 800ff20:	00000432 	.word	0x00000432
 800ff24:	00000412 	.word	0x00000412
 800ff28:	fe100000 	.word	0xfe100000
 800ff2c:	08013cb0 	.word	0x08013cb0
 800ff30:	08013d20 	.word	0x08013d20
 800ff34:	2302      	movs	r3, #2
 800ff36:	9310      	str	r3, [sp, #64]	; 0x40
 800ff38:	9b02      	ldr	r3, [sp, #8]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d016      	beq.n	800ff6c <_dtoa_r+0x3dc>
 800ff3e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ff40:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ff42:	425c      	negs	r4, r3
 800ff44:	230f      	movs	r3, #15
 800ff46:	4ab6      	ldr	r2, [pc, #728]	; (8010220 <_dtoa_r+0x690>)
 800ff48:	4023      	ands	r3, r4
 800ff4a:	00db      	lsls	r3, r3, #3
 800ff4c:	18d3      	adds	r3, r2, r3
 800ff4e:	681a      	ldr	r2, [r3, #0]
 800ff50:	685b      	ldr	r3, [r3, #4]
 800ff52:	f7f1 fe59 	bl	8001c08 <__aeabi_dmul>
 800ff56:	2601      	movs	r6, #1
 800ff58:	2300      	movs	r3, #0
 800ff5a:	9008      	str	r0, [sp, #32]
 800ff5c:	9109      	str	r1, [sp, #36]	; 0x24
 800ff5e:	4db1      	ldr	r5, [pc, #708]	; (8010224 <_dtoa_r+0x694>)
 800ff60:	1124      	asrs	r4, r4, #4
 800ff62:	2c00      	cmp	r4, #0
 800ff64:	d000      	beq.n	800ff68 <_dtoa_r+0x3d8>
 800ff66:	e094      	b.n	8010092 <_dtoa_r+0x502>
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d19f      	bne.n	800feac <_dtoa_r+0x31c>
 800ff6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d100      	bne.n	800ff74 <_dtoa_r+0x3e4>
 800ff72:	e09b      	b.n	80100ac <_dtoa_r+0x51c>
 800ff74:	9c08      	ldr	r4, [sp, #32]
 800ff76:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ff78:	2200      	movs	r2, #0
 800ff7a:	0020      	movs	r0, r4
 800ff7c:	0029      	movs	r1, r5
 800ff7e:	4baa      	ldr	r3, [pc, #680]	; (8010228 <_dtoa_r+0x698>)
 800ff80:	f7f0 fa6a 	bl	8000458 <__aeabi_dcmplt>
 800ff84:	2800      	cmp	r0, #0
 800ff86:	d100      	bne.n	800ff8a <_dtoa_r+0x3fa>
 800ff88:	e090      	b.n	80100ac <_dtoa_r+0x51c>
 800ff8a:	9b07      	ldr	r3, [sp, #28]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d100      	bne.n	800ff92 <_dtoa_r+0x402>
 800ff90:	e08c      	b.n	80100ac <_dtoa_r+0x51c>
 800ff92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	dd46      	ble.n	8010026 <_dtoa_r+0x496>
 800ff98:	9b02      	ldr	r3, [sp, #8]
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	0020      	movs	r0, r4
 800ff9e:	0029      	movs	r1, r5
 800ffa0:	1e5e      	subs	r6, r3, #1
 800ffa2:	4ba2      	ldr	r3, [pc, #648]	; (801022c <_dtoa_r+0x69c>)
 800ffa4:	f7f1 fe30 	bl	8001c08 <__aeabi_dmul>
 800ffa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ffaa:	9008      	str	r0, [sp, #32]
 800ffac:	9109      	str	r1, [sp, #36]	; 0x24
 800ffae:	3301      	adds	r3, #1
 800ffb0:	9310      	str	r3, [sp, #64]	; 0x40
 800ffb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ffb4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ffb6:	9c08      	ldr	r4, [sp, #32]
 800ffb8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ffba:	9314      	str	r3, [sp, #80]	; 0x50
 800ffbc:	f7f2 fc76 	bl	80028ac <__aeabi_i2d>
 800ffc0:	0022      	movs	r2, r4
 800ffc2:	002b      	movs	r3, r5
 800ffc4:	f7f1 fe20 	bl	8001c08 <__aeabi_dmul>
 800ffc8:	2200      	movs	r2, #0
 800ffca:	4b99      	ldr	r3, [pc, #612]	; (8010230 <_dtoa_r+0x6a0>)
 800ffcc:	f7f0 fede 	bl	8000d8c <__aeabi_dadd>
 800ffd0:	9010      	str	r0, [sp, #64]	; 0x40
 800ffd2:	9111      	str	r1, [sp, #68]	; 0x44
 800ffd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ffd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ffd8:	9208      	str	r2, [sp, #32]
 800ffda:	9309      	str	r3, [sp, #36]	; 0x24
 800ffdc:	4a95      	ldr	r2, [pc, #596]	; (8010234 <_dtoa_r+0x6a4>)
 800ffde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ffe0:	4694      	mov	ip, r2
 800ffe2:	4463      	add	r3, ip
 800ffe4:	9317      	str	r3, [sp, #92]	; 0x5c
 800ffe6:	9309      	str	r3, [sp, #36]	; 0x24
 800ffe8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d161      	bne.n	80100b2 <_dtoa_r+0x522>
 800ffee:	2200      	movs	r2, #0
 800fff0:	0020      	movs	r0, r4
 800fff2:	0029      	movs	r1, r5
 800fff4:	4b90      	ldr	r3, [pc, #576]	; (8010238 <_dtoa_r+0x6a8>)
 800fff6:	f7f2 f873 	bl	80020e0 <__aeabi_dsub>
 800fffa:	9a08      	ldr	r2, [sp, #32]
 800fffc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fffe:	0004      	movs	r4, r0
 8010000:	000d      	movs	r5, r1
 8010002:	f7f0 fa3d 	bl	8000480 <__aeabi_dcmpgt>
 8010006:	2800      	cmp	r0, #0
 8010008:	d000      	beq.n	801000c <_dtoa_r+0x47c>
 801000a:	e2af      	b.n	801056c <_dtoa_r+0x9dc>
 801000c:	488b      	ldr	r0, [pc, #556]	; (801023c <_dtoa_r+0x6ac>)
 801000e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010010:	4684      	mov	ip, r0
 8010012:	4461      	add	r1, ip
 8010014:	000b      	movs	r3, r1
 8010016:	0020      	movs	r0, r4
 8010018:	0029      	movs	r1, r5
 801001a:	9a08      	ldr	r2, [sp, #32]
 801001c:	f7f0 fa1c 	bl	8000458 <__aeabi_dcmplt>
 8010020:	2800      	cmp	r0, #0
 8010022:	d000      	beq.n	8010026 <_dtoa_r+0x496>
 8010024:	e29f      	b.n	8010566 <_dtoa_r+0x9d6>
 8010026:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010028:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 801002a:	9308      	str	r3, [sp, #32]
 801002c:	9409      	str	r4, [sp, #36]	; 0x24
 801002e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010030:	2b00      	cmp	r3, #0
 8010032:	da00      	bge.n	8010036 <_dtoa_r+0x4a6>
 8010034:	e172      	b.n	801031c <_dtoa_r+0x78c>
 8010036:	9a02      	ldr	r2, [sp, #8]
 8010038:	2a0e      	cmp	r2, #14
 801003a:	dd00      	ble.n	801003e <_dtoa_r+0x4ae>
 801003c:	e16e      	b.n	801031c <_dtoa_r+0x78c>
 801003e:	4b78      	ldr	r3, [pc, #480]	; (8010220 <_dtoa_r+0x690>)
 8010040:	00d2      	lsls	r2, r2, #3
 8010042:	189b      	adds	r3, r3, r2
 8010044:	685c      	ldr	r4, [r3, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	930a      	str	r3, [sp, #40]	; 0x28
 801004a:	940b      	str	r4, [sp, #44]	; 0x2c
 801004c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801004e:	2b00      	cmp	r3, #0
 8010050:	db00      	blt.n	8010054 <_dtoa_r+0x4c4>
 8010052:	e0f7      	b.n	8010244 <_dtoa_r+0x6b4>
 8010054:	9b07      	ldr	r3, [sp, #28]
 8010056:	2b00      	cmp	r3, #0
 8010058:	dd00      	ble.n	801005c <_dtoa_r+0x4cc>
 801005a:	e0f3      	b.n	8010244 <_dtoa_r+0x6b4>
 801005c:	d000      	beq.n	8010060 <_dtoa_r+0x4d0>
 801005e:	e282      	b.n	8010566 <_dtoa_r+0x9d6>
 8010060:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010062:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010064:	2200      	movs	r2, #0
 8010066:	4b74      	ldr	r3, [pc, #464]	; (8010238 <_dtoa_r+0x6a8>)
 8010068:	f7f1 fdce 	bl	8001c08 <__aeabi_dmul>
 801006c:	9a08      	ldr	r2, [sp, #32]
 801006e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010070:	f7f0 fa10 	bl	8000494 <__aeabi_dcmpge>
 8010074:	9e07      	ldr	r6, [sp, #28]
 8010076:	0035      	movs	r5, r6
 8010078:	2800      	cmp	r0, #0
 801007a:	d000      	beq.n	801007e <_dtoa_r+0x4ee>
 801007c:	e259      	b.n	8010532 <_dtoa_r+0x9a2>
 801007e:	9b06      	ldr	r3, [sp, #24]
 8010080:	9a06      	ldr	r2, [sp, #24]
 8010082:	3301      	adds	r3, #1
 8010084:	9308      	str	r3, [sp, #32]
 8010086:	2331      	movs	r3, #49	; 0x31
 8010088:	7013      	strb	r3, [r2, #0]
 801008a:	9b02      	ldr	r3, [sp, #8]
 801008c:	3301      	adds	r3, #1
 801008e:	9302      	str	r3, [sp, #8]
 8010090:	e254      	b.n	801053c <_dtoa_r+0x9ac>
 8010092:	4234      	tst	r4, r6
 8010094:	d007      	beq.n	80100a6 <_dtoa_r+0x516>
 8010096:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010098:	3301      	adds	r3, #1
 801009a:	9310      	str	r3, [sp, #64]	; 0x40
 801009c:	682a      	ldr	r2, [r5, #0]
 801009e:	686b      	ldr	r3, [r5, #4]
 80100a0:	f7f1 fdb2 	bl	8001c08 <__aeabi_dmul>
 80100a4:	0033      	movs	r3, r6
 80100a6:	1064      	asrs	r4, r4, #1
 80100a8:	3508      	adds	r5, #8
 80100aa:	e75a      	b.n	800ff62 <_dtoa_r+0x3d2>
 80100ac:	9e02      	ldr	r6, [sp, #8]
 80100ae:	9b07      	ldr	r3, [sp, #28]
 80100b0:	e780      	b.n	800ffb4 <_dtoa_r+0x424>
 80100b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80100b6:	1e5a      	subs	r2, r3, #1
 80100b8:	4b59      	ldr	r3, [pc, #356]	; (8010220 <_dtoa_r+0x690>)
 80100ba:	00d2      	lsls	r2, r2, #3
 80100bc:	189b      	adds	r3, r3, r2
 80100be:	681a      	ldr	r2, [r3, #0]
 80100c0:	685b      	ldr	r3, [r3, #4]
 80100c2:	2900      	cmp	r1, #0
 80100c4:	d051      	beq.n	801016a <_dtoa_r+0x5da>
 80100c6:	2000      	movs	r0, #0
 80100c8:	495d      	ldr	r1, [pc, #372]	; (8010240 <_dtoa_r+0x6b0>)
 80100ca:	f7f1 f99b 	bl	8001404 <__aeabi_ddiv>
 80100ce:	9a08      	ldr	r2, [sp, #32]
 80100d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100d2:	f7f2 f805 	bl	80020e0 <__aeabi_dsub>
 80100d6:	9a06      	ldr	r2, [sp, #24]
 80100d8:	9b06      	ldr	r3, [sp, #24]
 80100da:	4694      	mov	ip, r2
 80100dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80100de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100e0:	9010      	str	r0, [sp, #64]	; 0x40
 80100e2:	9111      	str	r1, [sp, #68]	; 0x44
 80100e4:	4463      	add	r3, ip
 80100e6:	9319      	str	r3, [sp, #100]	; 0x64
 80100e8:	0029      	movs	r1, r5
 80100ea:	0020      	movs	r0, r4
 80100ec:	f7f2 fba8 	bl	8002840 <__aeabi_d2iz>
 80100f0:	9014      	str	r0, [sp, #80]	; 0x50
 80100f2:	f7f2 fbdb 	bl	80028ac <__aeabi_i2d>
 80100f6:	0002      	movs	r2, r0
 80100f8:	000b      	movs	r3, r1
 80100fa:	0020      	movs	r0, r4
 80100fc:	0029      	movs	r1, r5
 80100fe:	f7f1 ffef 	bl	80020e0 <__aeabi_dsub>
 8010102:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010104:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010106:	3301      	adds	r3, #1
 8010108:	9308      	str	r3, [sp, #32]
 801010a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801010c:	0004      	movs	r4, r0
 801010e:	3330      	adds	r3, #48	; 0x30
 8010110:	7013      	strb	r3, [r2, #0]
 8010112:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010114:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010116:	000d      	movs	r5, r1
 8010118:	f7f0 f99e 	bl	8000458 <__aeabi_dcmplt>
 801011c:	2800      	cmp	r0, #0
 801011e:	d175      	bne.n	801020c <_dtoa_r+0x67c>
 8010120:	0022      	movs	r2, r4
 8010122:	002b      	movs	r3, r5
 8010124:	2000      	movs	r0, #0
 8010126:	4940      	ldr	r1, [pc, #256]	; (8010228 <_dtoa_r+0x698>)
 8010128:	f7f1 ffda 	bl	80020e0 <__aeabi_dsub>
 801012c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801012e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010130:	f7f0 f992 	bl	8000458 <__aeabi_dcmplt>
 8010134:	2800      	cmp	r0, #0
 8010136:	d000      	beq.n	801013a <_dtoa_r+0x5aa>
 8010138:	e0d2      	b.n	80102e0 <_dtoa_r+0x750>
 801013a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801013c:	9a08      	ldr	r2, [sp, #32]
 801013e:	4293      	cmp	r3, r2
 8010140:	d100      	bne.n	8010144 <_dtoa_r+0x5b4>
 8010142:	e770      	b.n	8010026 <_dtoa_r+0x496>
 8010144:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010146:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010148:	2200      	movs	r2, #0
 801014a:	4b38      	ldr	r3, [pc, #224]	; (801022c <_dtoa_r+0x69c>)
 801014c:	f7f1 fd5c 	bl	8001c08 <__aeabi_dmul>
 8010150:	4b36      	ldr	r3, [pc, #216]	; (801022c <_dtoa_r+0x69c>)
 8010152:	9010      	str	r0, [sp, #64]	; 0x40
 8010154:	9111      	str	r1, [sp, #68]	; 0x44
 8010156:	2200      	movs	r2, #0
 8010158:	0020      	movs	r0, r4
 801015a:	0029      	movs	r1, r5
 801015c:	f7f1 fd54 	bl	8001c08 <__aeabi_dmul>
 8010160:	9b08      	ldr	r3, [sp, #32]
 8010162:	0004      	movs	r4, r0
 8010164:	000d      	movs	r5, r1
 8010166:	9317      	str	r3, [sp, #92]	; 0x5c
 8010168:	e7be      	b.n	80100e8 <_dtoa_r+0x558>
 801016a:	9808      	ldr	r0, [sp, #32]
 801016c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801016e:	f7f1 fd4b 	bl	8001c08 <__aeabi_dmul>
 8010172:	9a06      	ldr	r2, [sp, #24]
 8010174:	9b06      	ldr	r3, [sp, #24]
 8010176:	4694      	mov	ip, r2
 8010178:	9308      	str	r3, [sp, #32]
 801017a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801017c:	9010      	str	r0, [sp, #64]	; 0x40
 801017e:	9111      	str	r1, [sp, #68]	; 0x44
 8010180:	4463      	add	r3, ip
 8010182:	9319      	str	r3, [sp, #100]	; 0x64
 8010184:	0029      	movs	r1, r5
 8010186:	0020      	movs	r0, r4
 8010188:	f7f2 fb5a 	bl	8002840 <__aeabi_d2iz>
 801018c:	9017      	str	r0, [sp, #92]	; 0x5c
 801018e:	f7f2 fb8d 	bl	80028ac <__aeabi_i2d>
 8010192:	0002      	movs	r2, r0
 8010194:	000b      	movs	r3, r1
 8010196:	0020      	movs	r0, r4
 8010198:	0029      	movs	r1, r5
 801019a:	f7f1 ffa1 	bl	80020e0 <__aeabi_dsub>
 801019e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80101a0:	9a08      	ldr	r2, [sp, #32]
 80101a2:	3330      	adds	r3, #48	; 0x30
 80101a4:	7013      	strb	r3, [r2, #0]
 80101a6:	0013      	movs	r3, r2
 80101a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80101aa:	3301      	adds	r3, #1
 80101ac:	0004      	movs	r4, r0
 80101ae:	000d      	movs	r5, r1
 80101b0:	9308      	str	r3, [sp, #32]
 80101b2:	4293      	cmp	r3, r2
 80101b4:	d12c      	bne.n	8010210 <_dtoa_r+0x680>
 80101b6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80101b8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80101ba:	9a06      	ldr	r2, [sp, #24]
 80101bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101be:	4694      	mov	ip, r2
 80101c0:	4463      	add	r3, ip
 80101c2:	2200      	movs	r2, #0
 80101c4:	9308      	str	r3, [sp, #32]
 80101c6:	4b1e      	ldr	r3, [pc, #120]	; (8010240 <_dtoa_r+0x6b0>)
 80101c8:	f7f0 fde0 	bl	8000d8c <__aeabi_dadd>
 80101cc:	0002      	movs	r2, r0
 80101ce:	000b      	movs	r3, r1
 80101d0:	0020      	movs	r0, r4
 80101d2:	0029      	movs	r1, r5
 80101d4:	f7f0 f954 	bl	8000480 <__aeabi_dcmpgt>
 80101d8:	2800      	cmp	r0, #0
 80101da:	d000      	beq.n	80101de <_dtoa_r+0x64e>
 80101dc:	e080      	b.n	80102e0 <_dtoa_r+0x750>
 80101de:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80101e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80101e2:	2000      	movs	r0, #0
 80101e4:	4916      	ldr	r1, [pc, #88]	; (8010240 <_dtoa_r+0x6b0>)
 80101e6:	f7f1 ff7b 	bl	80020e0 <__aeabi_dsub>
 80101ea:	0002      	movs	r2, r0
 80101ec:	000b      	movs	r3, r1
 80101ee:	0020      	movs	r0, r4
 80101f0:	0029      	movs	r1, r5
 80101f2:	f7f0 f931 	bl	8000458 <__aeabi_dcmplt>
 80101f6:	2800      	cmp	r0, #0
 80101f8:	d100      	bne.n	80101fc <_dtoa_r+0x66c>
 80101fa:	e714      	b.n	8010026 <_dtoa_r+0x496>
 80101fc:	9b08      	ldr	r3, [sp, #32]
 80101fe:	001a      	movs	r2, r3
 8010200:	3a01      	subs	r2, #1
 8010202:	9208      	str	r2, [sp, #32]
 8010204:	7812      	ldrb	r2, [r2, #0]
 8010206:	2a30      	cmp	r2, #48	; 0x30
 8010208:	d0f8      	beq.n	80101fc <_dtoa_r+0x66c>
 801020a:	9308      	str	r3, [sp, #32]
 801020c:	9602      	str	r6, [sp, #8]
 801020e:	e055      	b.n	80102bc <_dtoa_r+0x72c>
 8010210:	2200      	movs	r2, #0
 8010212:	4b06      	ldr	r3, [pc, #24]	; (801022c <_dtoa_r+0x69c>)
 8010214:	f7f1 fcf8 	bl	8001c08 <__aeabi_dmul>
 8010218:	0004      	movs	r4, r0
 801021a:	000d      	movs	r5, r1
 801021c:	e7b2      	b.n	8010184 <_dtoa_r+0x5f4>
 801021e:	46c0      	nop			; (mov r8, r8)
 8010220:	08013d48 	.word	0x08013d48
 8010224:	08013d20 	.word	0x08013d20
 8010228:	3ff00000 	.word	0x3ff00000
 801022c:	40240000 	.word	0x40240000
 8010230:	401c0000 	.word	0x401c0000
 8010234:	fcc00000 	.word	0xfcc00000
 8010238:	40140000 	.word	0x40140000
 801023c:	7cc00000 	.word	0x7cc00000
 8010240:	3fe00000 	.word	0x3fe00000
 8010244:	9b07      	ldr	r3, [sp, #28]
 8010246:	9e06      	ldr	r6, [sp, #24]
 8010248:	3b01      	subs	r3, #1
 801024a:	199b      	adds	r3, r3, r6
 801024c:	930c      	str	r3, [sp, #48]	; 0x30
 801024e:	9c08      	ldr	r4, [sp, #32]
 8010250:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010256:	0020      	movs	r0, r4
 8010258:	0029      	movs	r1, r5
 801025a:	f7f1 f8d3 	bl	8001404 <__aeabi_ddiv>
 801025e:	f7f2 faef 	bl	8002840 <__aeabi_d2iz>
 8010262:	9007      	str	r0, [sp, #28]
 8010264:	f7f2 fb22 	bl	80028ac <__aeabi_i2d>
 8010268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801026a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801026c:	f7f1 fccc 	bl	8001c08 <__aeabi_dmul>
 8010270:	0002      	movs	r2, r0
 8010272:	000b      	movs	r3, r1
 8010274:	0020      	movs	r0, r4
 8010276:	0029      	movs	r1, r5
 8010278:	f7f1 ff32 	bl	80020e0 <__aeabi_dsub>
 801027c:	0033      	movs	r3, r6
 801027e:	9a07      	ldr	r2, [sp, #28]
 8010280:	3601      	adds	r6, #1
 8010282:	3230      	adds	r2, #48	; 0x30
 8010284:	701a      	strb	r2, [r3, #0]
 8010286:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010288:	9608      	str	r6, [sp, #32]
 801028a:	429a      	cmp	r2, r3
 801028c:	d139      	bne.n	8010302 <_dtoa_r+0x772>
 801028e:	0002      	movs	r2, r0
 8010290:	000b      	movs	r3, r1
 8010292:	f7f0 fd7b 	bl	8000d8c <__aeabi_dadd>
 8010296:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010298:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801029a:	0004      	movs	r4, r0
 801029c:	000d      	movs	r5, r1
 801029e:	f7f0 f8ef 	bl	8000480 <__aeabi_dcmpgt>
 80102a2:	2800      	cmp	r0, #0
 80102a4:	d11b      	bne.n	80102de <_dtoa_r+0x74e>
 80102a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80102a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102aa:	0020      	movs	r0, r4
 80102ac:	0029      	movs	r1, r5
 80102ae:	f7f0 f8cd 	bl	800044c <__aeabi_dcmpeq>
 80102b2:	2800      	cmp	r0, #0
 80102b4:	d002      	beq.n	80102bc <_dtoa_r+0x72c>
 80102b6:	9b07      	ldr	r3, [sp, #28]
 80102b8:	07db      	lsls	r3, r3, #31
 80102ba:	d410      	bmi.n	80102de <_dtoa_r+0x74e>
 80102bc:	0038      	movs	r0, r7
 80102be:	9905      	ldr	r1, [sp, #20]
 80102c0:	f000 fbce 	bl	8010a60 <_Bfree>
 80102c4:	2300      	movs	r3, #0
 80102c6:	9a08      	ldr	r2, [sp, #32]
 80102c8:	9802      	ldr	r0, [sp, #8]
 80102ca:	7013      	strb	r3, [r2, #0]
 80102cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80102ce:	3001      	adds	r0, #1
 80102d0:	6018      	str	r0, [r3, #0]
 80102d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d100      	bne.n	80102da <_dtoa_r+0x74a>
 80102d8:	e4a6      	b.n	800fc28 <_dtoa_r+0x98>
 80102da:	601a      	str	r2, [r3, #0]
 80102dc:	e4a4      	b.n	800fc28 <_dtoa_r+0x98>
 80102de:	9e02      	ldr	r6, [sp, #8]
 80102e0:	9b08      	ldr	r3, [sp, #32]
 80102e2:	9308      	str	r3, [sp, #32]
 80102e4:	3b01      	subs	r3, #1
 80102e6:	781a      	ldrb	r2, [r3, #0]
 80102e8:	2a39      	cmp	r2, #57	; 0x39
 80102ea:	d106      	bne.n	80102fa <_dtoa_r+0x76a>
 80102ec:	9a06      	ldr	r2, [sp, #24]
 80102ee:	429a      	cmp	r2, r3
 80102f0:	d1f7      	bne.n	80102e2 <_dtoa_r+0x752>
 80102f2:	2230      	movs	r2, #48	; 0x30
 80102f4:	9906      	ldr	r1, [sp, #24]
 80102f6:	3601      	adds	r6, #1
 80102f8:	700a      	strb	r2, [r1, #0]
 80102fa:	781a      	ldrb	r2, [r3, #0]
 80102fc:	3201      	adds	r2, #1
 80102fe:	701a      	strb	r2, [r3, #0]
 8010300:	e784      	b.n	801020c <_dtoa_r+0x67c>
 8010302:	2200      	movs	r2, #0
 8010304:	4baa      	ldr	r3, [pc, #680]	; (80105b0 <_dtoa_r+0xa20>)
 8010306:	f7f1 fc7f 	bl	8001c08 <__aeabi_dmul>
 801030a:	2200      	movs	r2, #0
 801030c:	2300      	movs	r3, #0
 801030e:	0004      	movs	r4, r0
 8010310:	000d      	movs	r5, r1
 8010312:	f7f0 f89b 	bl	800044c <__aeabi_dcmpeq>
 8010316:	2800      	cmp	r0, #0
 8010318:	d09b      	beq.n	8010252 <_dtoa_r+0x6c2>
 801031a:	e7cf      	b.n	80102bc <_dtoa_r+0x72c>
 801031c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801031e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8010320:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010322:	2d00      	cmp	r5, #0
 8010324:	d012      	beq.n	801034c <_dtoa_r+0x7bc>
 8010326:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010328:	2a01      	cmp	r2, #1
 801032a:	dc66      	bgt.n	80103fa <_dtoa_r+0x86a>
 801032c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801032e:	2a00      	cmp	r2, #0
 8010330:	d05d      	beq.n	80103ee <_dtoa_r+0x85e>
 8010332:	4aa0      	ldr	r2, [pc, #640]	; (80105b4 <_dtoa_r+0xa24>)
 8010334:	189b      	adds	r3, r3, r2
 8010336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010338:	2101      	movs	r1, #1
 801033a:	18d2      	adds	r2, r2, r3
 801033c:	920a      	str	r2, [sp, #40]	; 0x28
 801033e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010340:	0038      	movs	r0, r7
 8010342:	18d3      	adds	r3, r2, r3
 8010344:	930d      	str	r3, [sp, #52]	; 0x34
 8010346:	f000 fc3b 	bl	8010bc0 <__i2b>
 801034a:	0005      	movs	r5, r0
 801034c:	2c00      	cmp	r4, #0
 801034e:	dd0e      	ble.n	801036e <_dtoa_r+0x7de>
 8010350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010352:	2b00      	cmp	r3, #0
 8010354:	dd0b      	ble.n	801036e <_dtoa_r+0x7de>
 8010356:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010358:	0023      	movs	r3, r4
 801035a:	4294      	cmp	r4, r2
 801035c:	dd00      	ble.n	8010360 <_dtoa_r+0x7d0>
 801035e:	0013      	movs	r3, r2
 8010360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010362:	1ae4      	subs	r4, r4, r3
 8010364:	1ad2      	subs	r2, r2, r3
 8010366:	920a      	str	r2, [sp, #40]	; 0x28
 8010368:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801036a:	1ad3      	subs	r3, r2, r3
 801036c:	930d      	str	r3, [sp, #52]	; 0x34
 801036e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010370:	2b00      	cmp	r3, #0
 8010372:	d01f      	beq.n	80103b4 <_dtoa_r+0x824>
 8010374:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010376:	2b00      	cmp	r3, #0
 8010378:	d054      	beq.n	8010424 <_dtoa_r+0x894>
 801037a:	2e00      	cmp	r6, #0
 801037c:	dd11      	ble.n	80103a2 <_dtoa_r+0x812>
 801037e:	0029      	movs	r1, r5
 8010380:	0032      	movs	r2, r6
 8010382:	0038      	movs	r0, r7
 8010384:	f000 fce2 	bl	8010d4c <__pow5mult>
 8010388:	9a05      	ldr	r2, [sp, #20]
 801038a:	0001      	movs	r1, r0
 801038c:	0005      	movs	r5, r0
 801038e:	0038      	movs	r0, r7
 8010390:	f000 fc2c 	bl	8010bec <__multiply>
 8010394:	9905      	ldr	r1, [sp, #20]
 8010396:	9014      	str	r0, [sp, #80]	; 0x50
 8010398:	0038      	movs	r0, r7
 801039a:	f000 fb61 	bl	8010a60 <_Bfree>
 801039e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80103a0:	9305      	str	r3, [sp, #20]
 80103a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80103a4:	1b9a      	subs	r2, r3, r6
 80103a6:	42b3      	cmp	r3, r6
 80103a8:	d004      	beq.n	80103b4 <_dtoa_r+0x824>
 80103aa:	0038      	movs	r0, r7
 80103ac:	9905      	ldr	r1, [sp, #20]
 80103ae:	f000 fccd 	bl	8010d4c <__pow5mult>
 80103b2:	9005      	str	r0, [sp, #20]
 80103b4:	2101      	movs	r1, #1
 80103b6:	0038      	movs	r0, r7
 80103b8:	f000 fc02 	bl	8010bc0 <__i2b>
 80103bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80103be:	0006      	movs	r6, r0
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	dd31      	ble.n	8010428 <_dtoa_r+0x898>
 80103c4:	001a      	movs	r2, r3
 80103c6:	0001      	movs	r1, r0
 80103c8:	0038      	movs	r0, r7
 80103ca:	f000 fcbf 	bl	8010d4c <__pow5mult>
 80103ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80103d0:	0006      	movs	r6, r0
 80103d2:	2b01      	cmp	r3, #1
 80103d4:	dd2d      	ble.n	8010432 <_dtoa_r+0x8a2>
 80103d6:	2300      	movs	r3, #0
 80103d8:	930e      	str	r3, [sp, #56]	; 0x38
 80103da:	6933      	ldr	r3, [r6, #16]
 80103dc:	3303      	adds	r3, #3
 80103de:	009b      	lsls	r3, r3, #2
 80103e0:	18f3      	adds	r3, r6, r3
 80103e2:	6858      	ldr	r0, [r3, #4]
 80103e4:	f000 fba4 	bl	8010b30 <__hi0bits>
 80103e8:	2320      	movs	r3, #32
 80103ea:	1a18      	subs	r0, r3, r0
 80103ec:	e039      	b.n	8010462 <_dtoa_r+0x8d2>
 80103ee:	2336      	movs	r3, #54	; 0x36
 80103f0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80103f2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80103f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80103f6:	1a9b      	subs	r3, r3, r2
 80103f8:	e79d      	b.n	8010336 <_dtoa_r+0x7a6>
 80103fa:	9b07      	ldr	r3, [sp, #28]
 80103fc:	1e5e      	subs	r6, r3, #1
 80103fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010400:	42b3      	cmp	r3, r6
 8010402:	db07      	blt.n	8010414 <_dtoa_r+0x884>
 8010404:	1b9e      	subs	r6, r3, r6
 8010406:	9b07      	ldr	r3, [sp, #28]
 8010408:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801040a:	2b00      	cmp	r3, #0
 801040c:	da93      	bge.n	8010336 <_dtoa_r+0x7a6>
 801040e:	1ae4      	subs	r4, r4, r3
 8010410:	2300      	movs	r3, #0
 8010412:	e790      	b.n	8010336 <_dtoa_r+0x7a6>
 8010414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010416:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010418:	1af3      	subs	r3, r6, r3
 801041a:	18d3      	adds	r3, r2, r3
 801041c:	960e      	str	r6, [sp, #56]	; 0x38
 801041e:	9315      	str	r3, [sp, #84]	; 0x54
 8010420:	2600      	movs	r6, #0
 8010422:	e7f0      	b.n	8010406 <_dtoa_r+0x876>
 8010424:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010426:	e7c0      	b.n	80103aa <_dtoa_r+0x81a>
 8010428:	2300      	movs	r3, #0
 801042a:	930e      	str	r3, [sp, #56]	; 0x38
 801042c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801042e:	2b01      	cmp	r3, #1
 8010430:	dc13      	bgt.n	801045a <_dtoa_r+0x8ca>
 8010432:	2300      	movs	r3, #0
 8010434:	930e      	str	r3, [sp, #56]	; 0x38
 8010436:	9b08      	ldr	r3, [sp, #32]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d10e      	bne.n	801045a <_dtoa_r+0x8ca>
 801043c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801043e:	031b      	lsls	r3, r3, #12
 8010440:	d10b      	bne.n	801045a <_dtoa_r+0x8ca>
 8010442:	4b5d      	ldr	r3, [pc, #372]	; (80105b8 <_dtoa_r+0xa28>)
 8010444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010446:	4213      	tst	r3, r2
 8010448:	d007      	beq.n	801045a <_dtoa_r+0x8ca>
 801044a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801044c:	3301      	adds	r3, #1
 801044e:	930a      	str	r3, [sp, #40]	; 0x28
 8010450:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010452:	3301      	adds	r3, #1
 8010454:	930d      	str	r3, [sp, #52]	; 0x34
 8010456:	2301      	movs	r3, #1
 8010458:	930e      	str	r3, [sp, #56]	; 0x38
 801045a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801045c:	2001      	movs	r0, #1
 801045e:	2b00      	cmp	r3, #0
 8010460:	d1bb      	bne.n	80103da <_dtoa_r+0x84a>
 8010462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010464:	221f      	movs	r2, #31
 8010466:	1818      	adds	r0, r3, r0
 8010468:	0003      	movs	r3, r0
 801046a:	4013      	ands	r3, r2
 801046c:	4210      	tst	r0, r2
 801046e:	d046      	beq.n	80104fe <_dtoa_r+0x96e>
 8010470:	3201      	adds	r2, #1
 8010472:	1ad2      	subs	r2, r2, r3
 8010474:	2a04      	cmp	r2, #4
 8010476:	dd3f      	ble.n	80104f8 <_dtoa_r+0x968>
 8010478:	221c      	movs	r2, #28
 801047a:	1ad3      	subs	r3, r2, r3
 801047c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801047e:	18e4      	adds	r4, r4, r3
 8010480:	18d2      	adds	r2, r2, r3
 8010482:	920a      	str	r2, [sp, #40]	; 0x28
 8010484:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010486:	18d3      	adds	r3, r2, r3
 8010488:	930d      	str	r3, [sp, #52]	; 0x34
 801048a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801048c:	2b00      	cmp	r3, #0
 801048e:	dd05      	ble.n	801049c <_dtoa_r+0x90c>
 8010490:	001a      	movs	r2, r3
 8010492:	0038      	movs	r0, r7
 8010494:	9905      	ldr	r1, [sp, #20]
 8010496:	f000 fcb5 	bl	8010e04 <__lshift>
 801049a:	9005      	str	r0, [sp, #20]
 801049c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801049e:	2b00      	cmp	r3, #0
 80104a0:	dd05      	ble.n	80104ae <_dtoa_r+0x91e>
 80104a2:	0031      	movs	r1, r6
 80104a4:	001a      	movs	r2, r3
 80104a6:	0038      	movs	r0, r7
 80104a8:	f000 fcac 	bl	8010e04 <__lshift>
 80104ac:	0006      	movs	r6, r0
 80104ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d026      	beq.n	8010502 <_dtoa_r+0x972>
 80104b4:	0031      	movs	r1, r6
 80104b6:	9805      	ldr	r0, [sp, #20]
 80104b8:	f000 fd12 	bl	8010ee0 <__mcmp>
 80104bc:	2800      	cmp	r0, #0
 80104be:	da20      	bge.n	8010502 <_dtoa_r+0x972>
 80104c0:	9b02      	ldr	r3, [sp, #8]
 80104c2:	220a      	movs	r2, #10
 80104c4:	3b01      	subs	r3, #1
 80104c6:	9302      	str	r3, [sp, #8]
 80104c8:	0038      	movs	r0, r7
 80104ca:	2300      	movs	r3, #0
 80104cc:	9905      	ldr	r1, [sp, #20]
 80104ce:	f000 faeb 	bl	8010aa8 <__multadd>
 80104d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80104d4:	9005      	str	r0, [sp, #20]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d100      	bne.n	80104dc <_dtoa_r+0x94c>
 80104da:	e166      	b.n	80107aa <_dtoa_r+0xc1a>
 80104dc:	2300      	movs	r3, #0
 80104de:	0029      	movs	r1, r5
 80104e0:	220a      	movs	r2, #10
 80104e2:	0038      	movs	r0, r7
 80104e4:	f000 fae0 	bl	8010aa8 <__multadd>
 80104e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80104ea:	0005      	movs	r5, r0
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	dc47      	bgt.n	8010580 <_dtoa_r+0x9f0>
 80104f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80104f2:	2b02      	cmp	r3, #2
 80104f4:	dc0d      	bgt.n	8010512 <_dtoa_r+0x982>
 80104f6:	e043      	b.n	8010580 <_dtoa_r+0x9f0>
 80104f8:	2a04      	cmp	r2, #4
 80104fa:	d0c6      	beq.n	801048a <_dtoa_r+0x8fa>
 80104fc:	0013      	movs	r3, r2
 80104fe:	331c      	adds	r3, #28
 8010500:	e7bc      	b.n	801047c <_dtoa_r+0x8ec>
 8010502:	9b07      	ldr	r3, [sp, #28]
 8010504:	2b00      	cmp	r3, #0
 8010506:	dc35      	bgt.n	8010574 <_dtoa_r+0x9e4>
 8010508:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801050a:	2b02      	cmp	r3, #2
 801050c:	dd32      	ble.n	8010574 <_dtoa_r+0x9e4>
 801050e:	9b07      	ldr	r3, [sp, #28]
 8010510:	930c      	str	r3, [sp, #48]	; 0x30
 8010512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010514:	2b00      	cmp	r3, #0
 8010516:	d10c      	bne.n	8010532 <_dtoa_r+0x9a2>
 8010518:	0031      	movs	r1, r6
 801051a:	2205      	movs	r2, #5
 801051c:	0038      	movs	r0, r7
 801051e:	f000 fac3 	bl	8010aa8 <__multadd>
 8010522:	0006      	movs	r6, r0
 8010524:	0001      	movs	r1, r0
 8010526:	9805      	ldr	r0, [sp, #20]
 8010528:	f000 fcda 	bl	8010ee0 <__mcmp>
 801052c:	2800      	cmp	r0, #0
 801052e:	dd00      	ble.n	8010532 <_dtoa_r+0x9a2>
 8010530:	e5a5      	b.n	801007e <_dtoa_r+0x4ee>
 8010532:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010534:	43db      	mvns	r3, r3
 8010536:	9302      	str	r3, [sp, #8]
 8010538:	9b06      	ldr	r3, [sp, #24]
 801053a:	9308      	str	r3, [sp, #32]
 801053c:	2400      	movs	r4, #0
 801053e:	0031      	movs	r1, r6
 8010540:	0038      	movs	r0, r7
 8010542:	f000 fa8d 	bl	8010a60 <_Bfree>
 8010546:	2d00      	cmp	r5, #0
 8010548:	d100      	bne.n	801054c <_dtoa_r+0x9bc>
 801054a:	e6b7      	b.n	80102bc <_dtoa_r+0x72c>
 801054c:	2c00      	cmp	r4, #0
 801054e:	d005      	beq.n	801055c <_dtoa_r+0x9cc>
 8010550:	42ac      	cmp	r4, r5
 8010552:	d003      	beq.n	801055c <_dtoa_r+0x9cc>
 8010554:	0021      	movs	r1, r4
 8010556:	0038      	movs	r0, r7
 8010558:	f000 fa82 	bl	8010a60 <_Bfree>
 801055c:	0029      	movs	r1, r5
 801055e:	0038      	movs	r0, r7
 8010560:	f000 fa7e 	bl	8010a60 <_Bfree>
 8010564:	e6aa      	b.n	80102bc <_dtoa_r+0x72c>
 8010566:	2600      	movs	r6, #0
 8010568:	0035      	movs	r5, r6
 801056a:	e7e2      	b.n	8010532 <_dtoa_r+0x9a2>
 801056c:	9602      	str	r6, [sp, #8]
 801056e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8010570:	0035      	movs	r5, r6
 8010572:	e584      	b.n	801007e <_dtoa_r+0x4ee>
 8010574:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010576:	2b00      	cmp	r3, #0
 8010578:	d100      	bne.n	801057c <_dtoa_r+0x9ec>
 801057a:	e0ce      	b.n	801071a <_dtoa_r+0xb8a>
 801057c:	9b07      	ldr	r3, [sp, #28]
 801057e:	930c      	str	r3, [sp, #48]	; 0x30
 8010580:	2c00      	cmp	r4, #0
 8010582:	dd05      	ble.n	8010590 <_dtoa_r+0xa00>
 8010584:	0029      	movs	r1, r5
 8010586:	0022      	movs	r2, r4
 8010588:	0038      	movs	r0, r7
 801058a:	f000 fc3b 	bl	8010e04 <__lshift>
 801058e:	0005      	movs	r5, r0
 8010590:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010592:	0028      	movs	r0, r5
 8010594:	2b00      	cmp	r3, #0
 8010596:	d022      	beq.n	80105de <_dtoa_r+0xa4e>
 8010598:	0038      	movs	r0, r7
 801059a:	6869      	ldr	r1, [r5, #4]
 801059c:	f000 fa1c 	bl	80109d8 <_Balloc>
 80105a0:	1e04      	subs	r4, r0, #0
 80105a2:	d10f      	bne.n	80105c4 <_dtoa_r+0xa34>
 80105a4:	0002      	movs	r2, r0
 80105a6:	4b05      	ldr	r3, [pc, #20]	; (80105bc <_dtoa_r+0xa2c>)
 80105a8:	4905      	ldr	r1, [pc, #20]	; (80105c0 <_dtoa_r+0xa30>)
 80105aa:	f7ff fb06 	bl	800fbba <_dtoa_r+0x2a>
 80105ae:	46c0      	nop			; (mov r8, r8)
 80105b0:	40240000 	.word	0x40240000
 80105b4:	00000433 	.word	0x00000433
 80105b8:	7ff00000 	.word	0x7ff00000
 80105bc:	08013cb0 	.word	0x08013cb0
 80105c0:	000002ea 	.word	0x000002ea
 80105c4:	0029      	movs	r1, r5
 80105c6:	692b      	ldr	r3, [r5, #16]
 80105c8:	310c      	adds	r1, #12
 80105ca:	1c9a      	adds	r2, r3, #2
 80105cc:	0092      	lsls	r2, r2, #2
 80105ce:	300c      	adds	r0, #12
 80105d0:	f7fe fb89 	bl	800ece6 <memcpy>
 80105d4:	2201      	movs	r2, #1
 80105d6:	0021      	movs	r1, r4
 80105d8:	0038      	movs	r0, r7
 80105da:	f000 fc13 	bl	8010e04 <__lshift>
 80105de:	9b06      	ldr	r3, [sp, #24]
 80105e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105e2:	930a      	str	r3, [sp, #40]	; 0x28
 80105e4:	3b01      	subs	r3, #1
 80105e6:	189b      	adds	r3, r3, r2
 80105e8:	2201      	movs	r2, #1
 80105ea:	002c      	movs	r4, r5
 80105ec:	0005      	movs	r5, r0
 80105ee:	9314      	str	r3, [sp, #80]	; 0x50
 80105f0:	9b08      	ldr	r3, [sp, #32]
 80105f2:	4013      	ands	r3, r2
 80105f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80105f6:	0031      	movs	r1, r6
 80105f8:	9805      	ldr	r0, [sp, #20]
 80105fa:	f7ff fa3d 	bl	800fa78 <quorem>
 80105fe:	0003      	movs	r3, r0
 8010600:	0021      	movs	r1, r4
 8010602:	3330      	adds	r3, #48	; 0x30
 8010604:	900d      	str	r0, [sp, #52]	; 0x34
 8010606:	9805      	ldr	r0, [sp, #20]
 8010608:	9307      	str	r3, [sp, #28]
 801060a:	f000 fc69 	bl	8010ee0 <__mcmp>
 801060e:	002a      	movs	r2, r5
 8010610:	900e      	str	r0, [sp, #56]	; 0x38
 8010612:	0031      	movs	r1, r6
 8010614:	0038      	movs	r0, r7
 8010616:	f000 fc7f 	bl	8010f18 <__mdiff>
 801061a:	68c3      	ldr	r3, [r0, #12]
 801061c:	9008      	str	r0, [sp, #32]
 801061e:	9310      	str	r3, [sp, #64]	; 0x40
 8010620:	2301      	movs	r3, #1
 8010622:	930c      	str	r3, [sp, #48]	; 0x30
 8010624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010626:	2b00      	cmp	r3, #0
 8010628:	d104      	bne.n	8010634 <_dtoa_r+0xaa4>
 801062a:	0001      	movs	r1, r0
 801062c:	9805      	ldr	r0, [sp, #20]
 801062e:	f000 fc57 	bl	8010ee0 <__mcmp>
 8010632:	900c      	str	r0, [sp, #48]	; 0x30
 8010634:	0038      	movs	r0, r7
 8010636:	9908      	ldr	r1, [sp, #32]
 8010638:	f000 fa12 	bl	8010a60 <_Bfree>
 801063c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801063e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010640:	3301      	adds	r3, #1
 8010642:	9308      	str	r3, [sp, #32]
 8010644:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010646:	4313      	orrs	r3, r2
 8010648:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801064a:	4313      	orrs	r3, r2
 801064c:	d10c      	bne.n	8010668 <_dtoa_r+0xad8>
 801064e:	9b07      	ldr	r3, [sp, #28]
 8010650:	2b39      	cmp	r3, #57	; 0x39
 8010652:	d026      	beq.n	80106a2 <_dtoa_r+0xb12>
 8010654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010656:	2b00      	cmp	r3, #0
 8010658:	dd02      	ble.n	8010660 <_dtoa_r+0xad0>
 801065a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801065c:	3331      	adds	r3, #49	; 0x31
 801065e:	9307      	str	r3, [sp, #28]
 8010660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010662:	9a07      	ldr	r2, [sp, #28]
 8010664:	701a      	strb	r2, [r3, #0]
 8010666:	e76a      	b.n	801053e <_dtoa_r+0x9ae>
 8010668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801066a:	2b00      	cmp	r3, #0
 801066c:	db04      	blt.n	8010678 <_dtoa_r+0xae8>
 801066e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010670:	4313      	orrs	r3, r2
 8010672:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010674:	4313      	orrs	r3, r2
 8010676:	d11f      	bne.n	80106b8 <_dtoa_r+0xb28>
 8010678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801067a:	2b00      	cmp	r3, #0
 801067c:	ddf0      	ble.n	8010660 <_dtoa_r+0xad0>
 801067e:	9905      	ldr	r1, [sp, #20]
 8010680:	2201      	movs	r2, #1
 8010682:	0038      	movs	r0, r7
 8010684:	f000 fbbe 	bl	8010e04 <__lshift>
 8010688:	0031      	movs	r1, r6
 801068a:	9005      	str	r0, [sp, #20]
 801068c:	f000 fc28 	bl	8010ee0 <__mcmp>
 8010690:	2800      	cmp	r0, #0
 8010692:	dc03      	bgt.n	801069c <_dtoa_r+0xb0c>
 8010694:	d1e4      	bne.n	8010660 <_dtoa_r+0xad0>
 8010696:	9b07      	ldr	r3, [sp, #28]
 8010698:	07db      	lsls	r3, r3, #31
 801069a:	d5e1      	bpl.n	8010660 <_dtoa_r+0xad0>
 801069c:	9b07      	ldr	r3, [sp, #28]
 801069e:	2b39      	cmp	r3, #57	; 0x39
 80106a0:	d1db      	bne.n	801065a <_dtoa_r+0xaca>
 80106a2:	2339      	movs	r3, #57	; 0x39
 80106a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80106a6:	7013      	strb	r3, [r2, #0]
 80106a8:	9b08      	ldr	r3, [sp, #32]
 80106aa:	9308      	str	r3, [sp, #32]
 80106ac:	3b01      	subs	r3, #1
 80106ae:	781a      	ldrb	r2, [r3, #0]
 80106b0:	2a39      	cmp	r2, #57	; 0x39
 80106b2:	d068      	beq.n	8010786 <_dtoa_r+0xbf6>
 80106b4:	3201      	adds	r2, #1
 80106b6:	e7d5      	b.n	8010664 <_dtoa_r+0xad4>
 80106b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	dd07      	ble.n	80106ce <_dtoa_r+0xb3e>
 80106be:	9b07      	ldr	r3, [sp, #28]
 80106c0:	2b39      	cmp	r3, #57	; 0x39
 80106c2:	d0ee      	beq.n	80106a2 <_dtoa_r+0xb12>
 80106c4:	9b07      	ldr	r3, [sp, #28]
 80106c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80106c8:	3301      	adds	r3, #1
 80106ca:	7013      	strb	r3, [r2, #0]
 80106cc:	e737      	b.n	801053e <_dtoa_r+0x9ae>
 80106ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106d0:	9a07      	ldr	r2, [sp, #28]
 80106d2:	701a      	strb	r2, [r3, #0]
 80106d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80106d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80106d8:	4293      	cmp	r3, r2
 80106da:	d03e      	beq.n	801075a <_dtoa_r+0xbca>
 80106dc:	2300      	movs	r3, #0
 80106de:	220a      	movs	r2, #10
 80106e0:	9905      	ldr	r1, [sp, #20]
 80106e2:	0038      	movs	r0, r7
 80106e4:	f000 f9e0 	bl	8010aa8 <__multadd>
 80106e8:	2300      	movs	r3, #0
 80106ea:	9005      	str	r0, [sp, #20]
 80106ec:	220a      	movs	r2, #10
 80106ee:	0021      	movs	r1, r4
 80106f0:	0038      	movs	r0, r7
 80106f2:	42ac      	cmp	r4, r5
 80106f4:	d106      	bne.n	8010704 <_dtoa_r+0xb74>
 80106f6:	f000 f9d7 	bl	8010aa8 <__multadd>
 80106fa:	0004      	movs	r4, r0
 80106fc:	0005      	movs	r5, r0
 80106fe:	9b08      	ldr	r3, [sp, #32]
 8010700:	930a      	str	r3, [sp, #40]	; 0x28
 8010702:	e778      	b.n	80105f6 <_dtoa_r+0xa66>
 8010704:	f000 f9d0 	bl	8010aa8 <__multadd>
 8010708:	0029      	movs	r1, r5
 801070a:	0004      	movs	r4, r0
 801070c:	2300      	movs	r3, #0
 801070e:	220a      	movs	r2, #10
 8010710:	0038      	movs	r0, r7
 8010712:	f000 f9c9 	bl	8010aa8 <__multadd>
 8010716:	0005      	movs	r5, r0
 8010718:	e7f1      	b.n	80106fe <_dtoa_r+0xb6e>
 801071a:	9b07      	ldr	r3, [sp, #28]
 801071c:	930c      	str	r3, [sp, #48]	; 0x30
 801071e:	2400      	movs	r4, #0
 8010720:	0031      	movs	r1, r6
 8010722:	9805      	ldr	r0, [sp, #20]
 8010724:	f7ff f9a8 	bl	800fa78 <quorem>
 8010728:	9b06      	ldr	r3, [sp, #24]
 801072a:	3030      	adds	r0, #48	; 0x30
 801072c:	5518      	strb	r0, [r3, r4]
 801072e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010730:	3401      	adds	r4, #1
 8010732:	9007      	str	r0, [sp, #28]
 8010734:	42a3      	cmp	r3, r4
 8010736:	dd07      	ble.n	8010748 <_dtoa_r+0xbb8>
 8010738:	2300      	movs	r3, #0
 801073a:	220a      	movs	r2, #10
 801073c:	0038      	movs	r0, r7
 801073e:	9905      	ldr	r1, [sp, #20]
 8010740:	f000 f9b2 	bl	8010aa8 <__multadd>
 8010744:	9005      	str	r0, [sp, #20]
 8010746:	e7eb      	b.n	8010720 <_dtoa_r+0xb90>
 8010748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801074a:	2001      	movs	r0, #1
 801074c:	2b00      	cmp	r3, #0
 801074e:	dd00      	ble.n	8010752 <_dtoa_r+0xbc2>
 8010750:	0018      	movs	r0, r3
 8010752:	2400      	movs	r4, #0
 8010754:	9b06      	ldr	r3, [sp, #24]
 8010756:	181b      	adds	r3, r3, r0
 8010758:	9308      	str	r3, [sp, #32]
 801075a:	9905      	ldr	r1, [sp, #20]
 801075c:	2201      	movs	r2, #1
 801075e:	0038      	movs	r0, r7
 8010760:	f000 fb50 	bl	8010e04 <__lshift>
 8010764:	0031      	movs	r1, r6
 8010766:	9005      	str	r0, [sp, #20]
 8010768:	f000 fbba 	bl	8010ee0 <__mcmp>
 801076c:	2800      	cmp	r0, #0
 801076e:	dc9b      	bgt.n	80106a8 <_dtoa_r+0xb18>
 8010770:	d102      	bne.n	8010778 <_dtoa_r+0xbe8>
 8010772:	9b07      	ldr	r3, [sp, #28]
 8010774:	07db      	lsls	r3, r3, #31
 8010776:	d497      	bmi.n	80106a8 <_dtoa_r+0xb18>
 8010778:	9b08      	ldr	r3, [sp, #32]
 801077a:	9308      	str	r3, [sp, #32]
 801077c:	3b01      	subs	r3, #1
 801077e:	781a      	ldrb	r2, [r3, #0]
 8010780:	2a30      	cmp	r2, #48	; 0x30
 8010782:	d0fa      	beq.n	801077a <_dtoa_r+0xbea>
 8010784:	e6db      	b.n	801053e <_dtoa_r+0x9ae>
 8010786:	9a06      	ldr	r2, [sp, #24]
 8010788:	429a      	cmp	r2, r3
 801078a:	d18e      	bne.n	80106aa <_dtoa_r+0xb1a>
 801078c:	9b02      	ldr	r3, [sp, #8]
 801078e:	3301      	adds	r3, #1
 8010790:	9302      	str	r3, [sp, #8]
 8010792:	2331      	movs	r3, #49	; 0x31
 8010794:	e799      	b.n	80106ca <_dtoa_r+0xb3a>
 8010796:	4b09      	ldr	r3, [pc, #36]	; (80107bc <_dtoa_r+0xc2c>)
 8010798:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801079a:	9306      	str	r3, [sp, #24]
 801079c:	4b08      	ldr	r3, [pc, #32]	; (80107c0 <_dtoa_r+0xc30>)
 801079e:	2a00      	cmp	r2, #0
 80107a0:	d001      	beq.n	80107a6 <_dtoa_r+0xc16>
 80107a2:	f7ff fa3f 	bl	800fc24 <_dtoa_r+0x94>
 80107a6:	f7ff fa3f 	bl	800fc28 <_dtoa_r+0x98>
 80107aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	dcb6      	bgt.n	801071e <_dtoa_r+0xb8e>
 80107b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80107b2:	2b02      	cmp	r3, #2
 80107b4:	dd00      	ble.n	80107b8 <_dtoa_r+0xc28>
 80107b6:	e6ac      	b.n	8010512 <_dtoa_r+0x982>
 80107b8:	e7b1      	b.n	801071e <_dtoa_r+0xb8e>
 80107ba:	46c0      	nop			; (mov r8, r8)
 80107bc:	08013c31 	.word	0x08013c31
 80107c0:	08013c39 	.word	0x08013c39

080107c4 <__sflush_r>:
 80107c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80107c6:	898b      	ldrh	r3, [r1, #12]
 80107c8:	0005      	movs	r5, r0
 80107ca:	000c      	movs	r4, r1
 80107cc:	071a      	lsls	r2, r3, #28
 80107ce:	d45f      	bmi.n	8010890 <__sflush_r+0xcc>
 80107d0:	684a      	ldr	r2, [r1, #4]
 80107d2:	2a00      	cmp	r2, #0
 80107d4:	dc04      	bgt.n	80107e0 <__sflush_r+0x1c>
 80107d6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80107d8:	2a00      	cmp	r2, #0
 80107da:	dc01      	bgt.n	80107e0 <__sflush_r+0x1c>
 80107dc:	2000      	movs	r0, #0
 80107de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80107e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80107e2:	2f00      	cmp	r7, #0
 80107e4:	d0fa      	beq.n	80107dc <__sflush_r+0x18>
 80107e6:	2200      	movs	r2, #0
 80107e8:	2180      	movs	r1, #128	; 0x80
 80107ea:	682e      	ldr	r6, [r5, #0]
 80107ec:	602a      	str	r2, [r5, #0]
 80107ee:	001a      	movs	r2, r3
 80107f0:	0149      	lsls	r1, r1, #5
 80107f2:	400a      	ands	r2, r1
 80107f4:	420b      	tst	r3, r1
 80107f6:	d034      	beq.n	8010862 <__sflush_r+0x9e>
 80107f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80107fa:	89a3      	ldrh	r3, [r4, #12]
 80107fc:	075b      	lsls	r3, r3, #29
 80107fe:	d506      	bpl.n	801080e <__sflush_r+0x4a>
 8010800:	6863      	ldr	r3, [r4, #4]
 8010802:	1ac0      	subs	r0, r0, r3
 8010804:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010806:	2b00      	cmp	r3, #0
 8010808:	d001      	beq.n	801080e <__sflush_r+0x4a>
 801080a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801080c:	1ac0      	subs	r0, r0, r3
 801080e:	0002      	movs	r2, r0
 8010810:	6a21      	ldr	r1, [r4, #32]
 8010812:	2300      	movs	r3, #0
 8010814:	0028      	movs	r0, r5
 8010816:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010818:	47b8      	blx	r7
 801081a:	89a1      	ldrh	r1, [r4, #12]
 801081c:	1c43      	adds	r3, r0, #1
 801081e:	d106      	bne.n	801082e <__sflush_r+0x6a>
 8010820:	682b      	ldr	r3, [r5, #0]
 8010822:	2b1d      	cmp	r3, #29
 8010824:	d831      	bhi.n	801088a <__sflush_r+0xc6>
 8010826:	4a2c      	ldr	r2, [pc, #176]	; (80108d8 <__sflush_r+0x114>)
 8010828:	40da      	lsrs	r2, r3
 801082a:	07d3      	lsls	r3, r2, #31
 801082c:	d52d      	bpl.n	801088a <__sflush_r+0xc6>
 801082e:	2300      	movs	r3, #0
 8010830:	6063      	str	r3, [r4, #4]
 8010832:	6923      	ldr	r3, [r4, #16]
 8010834:	6023      	str	r3, [r4, #0]
 8010836:	04cb      	lsls	r3, r1, #19
 8010838:	d505      	bpl.n	8010846 <__sflush_r+0x82>
 801083a:	1c43      	adds	r3, r0, #1
 801083c:	d102      	bne.n	8010844 <__sflush_r+0x80>
 801083e:	682b      	ldr	r3, [r5, #0]
 8010840:	2b00      	cmp	r3, #0
 8010842:	d100      	bne.n	8010846 <__sflush_r+0x82>
 8010844:	6560      	str	r0, [r4, #84]	; 0x54
 8010846:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010848:	602e      	str	r6, [r5, #0]
 801084a:	2900      	cmp	r1, #0
 801084c:	d0c6      	beq.n	80107dc <__sflush_r+0x18>
 801084e:	0023      	movs	r3, r4
 8010850:	3344      	adds	r3, #68	; 0x44
 8010852:	4299      	cmp	r1, r3
 8010854:	d002      	beq.n	801085c <__sflush_r+0x98>
 8010856:	0028      	movs	r0, r5
 8010858:	f000 fc86 	bl	8011168 <_free_r>
 801085c:	2000      	movs	r0, #0
 801085e:	6360      	str	r0, [r4, #52]	; 0x34
 8010860:	e7bd      	b.n	80107de <__sflush_r+0x1a>
 8010862:	2301      	movs	r3, #1
 8010864:	0028      	movs	r0, r5
 8010866:	6a21      	ldr	r1, [r4, #32]
 8010868:	47b8      	blx	r7
 801086a:	1c43      	adds	r3, r0, #1
 801086c:	d1c5      	bne.n	80107fa <__sflush_r+0x36>
 801086e:	682b      	ldr	r3, [r5, #0]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d0c2      	beq.n	80107fa <__sflush_r+0x36>
 8010874:	2b1d      	cmp	r3, #29
 8010876:	d001      	beq.n	801087c <__sflush_r+0xb8>
 8010878:	2b16      	cmp	r3, #22
 801087a:	d101      	bne.n	8010880 <__sflush_r+0xbc>
 801087c:	602e      	str	r6, [r5, #0]
 801087e:	e7ad      	b.n	80107dc <__sflush_r+0x18>
 8010880:	2340      	movs	r3, #64	; 0x40
 8010882:	89a2      	ldrh	r2, [r4, #12]
 8010884:	4313      	orrs	r3, r2
 8010886:	81a3      	strh	r3, [r4, #12]
 8010888:	e7a9      	b.n	80107de <__sflush_r+0x1a>
 801088a:	2340      	movs	r3, #64	; 0x40
 801088c:	430b      	orrs	r3, r1
 801088e:	e7fa      	b.n	8010886 <__sflush_r+0xc2>
 8010890:	690f      	ldr	r7, [r1, #16]
 8010892:	2f00      	cmp	r7, #0
 8010894:	d0a2      	beq.n	80107dc <__sflush_r+0x18>
 8010896:	680a      	ldr	r2, [r1, #0]
 8010898:	600f      	str	r7, [r1, #0]
 801089a:	1bd2      	subs	r2, r2, r7
 801089c:	9201      	str	r2, [sp, #4]
 801089e:	2200      	movs	r2, #0
 80108a0:	079b      	lsls	r3, r3, #30
 80108a2:	d100      	bne.n	80108a6 <__sflush_r+0xe2>
 80108a4:	694a      	ldr	r2, [r1, #20]
 80108a6:	60a2      	str	r2, [r4, #8]
 80108a8:	9b01      	ldr	r3, [sp, #4]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	dc00      	bgt.n	80108b0 <__sflush_r+0xec>
 80108ae:	e795      	b.n	80107dc <__sflush_r+0x18>
 80108b0:	003a      	movs	r2, r7
 80108b2:	0028      	movs	r0, r5
 80108b4:	9b01      	ldr	r3, [sp, #4]
 80108b6:	6a21      	ldr	r1, [r4, #32]
 80108b8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80108ba:	47b0      	blx	r6
 80108bc:	2800      	cmp	r0, #0
 80108be:	dc06      	bgt.n	80108ce <__sflush_r+0x10a>
 80108c0:	2340      	movs	r3, #64	; 0x40
 80108c2:	2001      	movs	r0, #1
 80108c4:	89a2      	ldrh	r2, [r4, #12]
 80108c6:	4240      	negs	r0, r0
 80108c8:	4313      	orrs	r3, r2
 80108ca:	81a3      	strh	r3, [r4, #12]
 80108cc:	e787      	b.n	80107de <__sflush_r+0x1a>
 80108ce:	9b01      	ldr	r3, [sp, #4]
 80108d0:	183f      	adds	r7, r7, r0
 80108d2:	1a1b      	subs	r3, r3, r0
 80108d4:	9301      	str	r3, [sp, #4]
 80108d6:	e7e7      	b.n	80108a8 <__sflush_r+0xe4>
 80108d8:	20400001 	.word	0x20400001

080108dc <_fflush_r>:
 80108dc:	690b      	ldr	r3, [r1, #16]
 80108de:	b570      	push	{r4, r5, r6, lr}
 80108e0:	0005      	movs	r5, r0
 80108e2:	000c      	movs	r4, r1
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d102      	bne.n	80108ee <_fflush_r+0x12>
 80108e8:	2500      	movs	r5, #0
 80108ea:	0028      	movs	r0, r5
 80108ec:	bd70      	pop	{r4, r5, r6, pc}
 80108ee:	2800      	cmp	r0, #0
 80108f0:	d004      	beq.n	80108fc <_fflush_r+0x20>
 80108f2:	6983      	ldr	r3, [r0, #24]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d101      	bne.n	80108fc <_fflush_r+0x20>
 80108f8:	f7fe f92e 	bl	800eb58 <__sinit>
 80108fc:	4b14      	ldr	r3, [pc, #80]	; (8010950 <_fflush_r+0x74>)
 80108fe:	429c      	cmp	r4, r3
 8010900:	d11b      	bne.n	801093a <_fflush_r+0x5e>
 8010902:	686c      	ldr	r4, [r5, #4]
 8010904:	220c      	movs	r2, #12
 8010906:	5ea3      	ldrsh	r3, [r4, r2]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d0ed      	beq.n	80108e8 <_fflush_r+0xc>
 801090c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801090e:	07d2      	lsls	r2, r2, #31
 8010910:	d404      	bmi.n	801091c <_fflush_r+0x40>
 8010912:	059b      	lsls	r3, r3, #22
 8010914:	d402      	bmi.n	801091c <_fflush_r+0x40>
 8010916:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010918:	f7fe f9e3 	bl	800ece2 <__retarget_lock_acquire_recursive>
 801091c:	0028      	movs	r0, r5
 801091e:	0021      	movs	r1, r4
 8010920:	f7ff ff50 	bl	80107c4 <__sflush_r>
 8010924:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010926:	0005      	movs	r5, r0
 8010928:	07db      	lsls	r3, r3, #31
 801092a:	d4de      	bmi.n	80108ea <_fflush_r+0xe>
 801092c:	89a3      	ldrh	r3, [r4, #12]
 801092e:	059b      	lsls	r3, r3, #22
 8010930:	d4db      	bmi.n	80108ea <_fflush_r+0xe>
 8010932:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010934:	f7fe f9d6 	bl	800ece4 <__retarget_lock_release_recursive>
 8010938:	e7d7      	b.n	80108ea <_fflush_r+0xe>
 801093a:	4b06      	ldr	r3, [pc, #24]	; (8010954 <_fflush_r+0x78>)
 801093c:	429c      	cmp	r4, r3
 801093e:	d101      	bne.n	8010944 <_fflush_r+0x68>
 8010940:	68ac      	ldr	r4, [r5, #8]
 8010942:	e7df      	b.n	8010904 <_fflush_r+0x28>
 8010944:	4b04      	ldr	r3, [pc, #16]	; (8010958 <_fflush_r+0x7c>)
 8010946:	429c      	cmp	r4, r3
 8010948:	d1dc      	bne.n	8010904 <_fflush_r+0x28>
 801094a:	68ec      	ldr	r4, [r5, #12]
 801094c:	e7da      	b.n	8010904 <_fflush_r+0x28>
 801094e:	46c0      	nop			; (mov r8, r8)
 8010950:	08013ab8 	.word	0x08013ab8
 8010954:	08013ad8 	.word	0x08013ad8
 8010958:	08013a98 	.word	0x08013a98

0801095c <_localeconv_r>:
 801095c:	4800      	ldr	r0, [pc, #0]	; (8010960 <_localeconv_r+0x4>)
 801095e:	4770      	bx	lr
 8010960:	200001c4 	.word	0x200001c4

08010964 <_lseek_r>:
 8010964:	b570      	push	{r4, r5, r6, lr}
 8010966:	0004      	movs	r4, r0
 8010968:	0008      	movs	r0, r1
 801096a:	0011      	movs	r1, r2
 801096c:	001a      	movs	r2, r3
 801096e:	2300      	movs	r3, #0
 8010970:	4d05      	ldr	r5, [pc, #20]	; (8010988 <_lseek_r+0x24>)
 8010972:	602b      	str	r3, [r5, #0]
 8010974:	f7f3 feec 	bl	8004750 <_lseek>
 8010978:	1c43      	adds	r3, r0, #1
 801097a:	d103      	bne.n	8010984 <_lseek_r+0x20>
 801097c:	682b      	ldr	r3, [r5, #0]
 801097e:	2b00      	cmp	r3, #0
 8010980:	d000      	beq.n	8010984 <_lseek_r+0x20>
 8010982:	6023      	str	r3, [r4, #0]
 8010984:	bd70      	pop	{r4, r5, r6, pc}
 8010986:	46c0      	nop			; (mov r8, r8)
 8010988:	2000219c 	.word	0x2000219c

0801098c <malloc>:
 801098c:	b510      	push	{r4, lr}
 801098e:	4b03      	ldr	r3, [pc, #12]	; (801099c <malloc+0x10>)
 8010990:	0001      	movs	r1, r0
 8010992:	6818      	ldr	r0, [r3, #0]
 8010994:	f7fe f9da 	bl	800ed4c <_malloc_r>
 8010998:	bd10      	pop	{r4, pc}
 801099a:	46c0      	nop			; (mov r8, r8)
 801099c:	20000070 	.word	0x20000070

080109a0 <memchr>:
 80109a0:	b2c9      	uxtb	r1, r1
 80109a2:	1882      	adds	r2, r0, r2
 80109a4:	4290      	cmp	r0, r2
 80109a6:	d101      	bne.n	80109ac <memchr+0xc>
 80109a8:	2000      	movs	r0, #0
 80109aa:	4770      	bx	lr
 80109ac:	7803      	ldrb	r3, [r0, #0]
 80109ae:	428b      	cmp	r3, r1
 80109b0:	d0fb      	beq.n	80109aa <memchr+0xa>
 80109b2:	3001      	adds	r0, #1
 80109b4:	e7f6      	b.n	80109a4 <memchr+0x4>
	...

080109b8 <__malloc_lock>:
 80109b8:	b510      	push	{r4, lr}
 80109ba:	4802      	ldr	r0, [pc, #8]	; (80109c4 <__malloc_lock+0xc>)
 80109bc:	f7fe f991 	bl	800ece2 <__retarget_lock_acquire_recursive>
 80109c0:	bd10      	pop	{r4, pc}
 80109c2:	46c0      	nop			; (mov r8, r8)
 80109c4:	20002190 	.word	0x20002190

080109c8 <__malloc_unlock>:
 80109c8:	b510      	push	{r4, lr}
 80109ca:	4802      	ldr	r0, [pc, #8]	; (80109d4 <__malloc_unlock+0xc>)
 80109cc:	f7fe f98a 	bl	800ece4 <__retarget_lock_release_recursive>
 80109d0:	bd10      	pop	{r4, pc}
 80109d2:	46c0      	nop			; (mov r8, r8)
 80109d4:	20002190 	.word	0x20002190

080109d8 <_Balloc>:
 80109d8:	b570      	push	{r4, r5, r6, lr}
 80109da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80109dc:	0006      	movs	r6, r0
 80109de:	000c      	movs	r4, r1
 80109e0:	2d00      	cmp	r5, #0
 80109e2:	d10e      	bne.n	8010a02 <_Balloc+0x2a>
 80109e4:	2010      	movs	r0, #16
 80109e6:	f7ff ffd1 	bl	801098c <malloc>
 80109ea:	1e02      	subs	r2, r0, #0
 80109ec:	6270      	str	r0, [r6, #36]	; 0x24
 80109ee:	d104      	bne.n	80109fa <_Balloc+0x22>
 80109f0:	2166      	movs	r1, #102	; 0x66
 80109f2:	4b19      	ldr	r3, [pc, #100]	; (8010a58 <_Balloc+0x80>)
 80109f4:	4819      	ldr	r0, [pc, #100]	; (8010a5c <_Balloc+0x84>)
 80109f6:	f000 fe45 	bl	8011684 <__assert_func>
 80109fa:	6045      	str	r5, [r0, #4]
 80109fc:	6085      	str	r5, [r0, #8]
 80109fe:	6005      	str	r5, [r0, #0]
 8010a00:	60c5      	str	r5, [r0, #12]
 8010a02:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8010a04:	68eb      	ldr	r3, [r5, #12]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d013      	beq.n	8010a32 <_Balloc+0x5a>
 8010a0a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010a0c:	00a2      	lsls	r2, r4, #2
 8010a0e:	68db      	ldr	r3, [r3, #12]
 8010a10:	189b      	adds	r3, r3, r2
 8010a12:	6818      	ldr	r0, [r3, #0]
 8010a14:	2800      	cmp	r0, #0
 8010a16:	d118      	bne.n	8010a4a <_Balloc+0x72>
 8010a18:	2101      	movs	r1, #1
 8010a1a:	000d      	movs	r5, r1
 8010a1c:	40a5      	lsls	r5, r4
 8010a1e:	1d6a      	adds	r2, r5, #5
 8010a20:	0030      	movs	r0, r6
 8010a22:	0092      	lsls	r2, r2, #2
 8010a24:	f000 fb74 	bl	8011110 <_calloc_r>
 8010a28:	2800      	cmp	r0, #0
 8010a2a:	d00c      	beq.n	8010a46 <_Balloc+0x6e>
 8010a2c:	6044      	str	r4, [r0, #4]
 8010a2e:	6085      	str	r5, [r0, #8]
 8010a30:	e00d      	b.n	8010a4e <_Balloc+0x76>
 8010a32:	2221      	movs	r2, #33	; 0x21
 8010a34:	2104      	movs	r1, #4
 8010a36:	0030      	movs	r0, r6
 8010a38:	f000 fb6a 	bl	8011110 <_calloc_r>
 8010a3c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010a3e:	60e8      	str	r0, [r5, #12]
 8010a40:	68db      	ldr	r3, [r3, #12]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d1e1      	bne.n	8010a0a <_Balloc+0x32>
 8010a46:	2000      	movs	r0, #0
 8010a48:	bd70      	pop	{r4, r5, r6, pc}
 8010a4a:	6802      	ldr	r2, [r0, #0]
 8010a4c:	601a      	str	r2, [r3, #0]
 8010a4e:	2300      	movs	r3, #0
 8010a50:	6103      	str	r3, [r0, #16]
 8010a52:	60c3      	str	r3, [r0, #12]
 8010a54:	e7f8      	b.n	8010a48 <_Balloc+0x70>
 8010a56:	46c0      	nop			; (mov r8, r8)
 8010a58:	08013c3e 	.word	0x08013c3e
 8010a5c:	08013cc1 	.word	0x08013cc1

08010a60 <_Bfree>:
 8010a60:	b570      	push	{r4, r5, r6, lr}
 8010a62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a64:	0005      	movs	r5, r0
 8010a66:	000c      	movs	r4, r1
 8010a68:	2e00      	cmp	r6, #0
 8010a6a:	d10e      	bne.n	8010a8a <_Bfree+0x2a>
 8010a6c:	2010      	movs	r0, #16
 8010a6e:	f7ff ff8d 	bl	801098c <malloc>
 8010a72:	1e02      	subs	r2, r0, #0
 8010a74:	6268      	str	r0, [r5, #36]	; 0x24
 8010a76:	d104      	bne.n	8010a82 <_Bfree+0x22>
 8010a78:	218a      	movs	r1, #138	; 0x8a
 8010a7a:	4b09      	ldr	r3, [pc, #36]	; (8010aa0 <_Bfree+0x40>)
 8010a7c:	4809      	ldr	r0, [pc, #36]	; (8010aa4 <_Bfree+0x44>)
 8010a7e:	f000 fe01 	bl	8011684 <__assert_func>
 8010a82:	6046      	str	r6, [r0, #4]
 8010a84:	6086      	str	r6, [r0, #8]
 8010a86:	6006      	str	r6, [r0, #0]
 8010a88:	60c6      	str	r6, [r0, #12]
 8010a8a:	2c00      	cmp	r4, #0
 8010a8c:	d007      	beq.n	8010a9e <_Bfree+0x3e>
 8010a8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010a90:	6862      	ldr	r2, [r4, #4]
 8010a92:	68db      	ldr	r3, [r3, #12]
 8010a94:	0092      	lsls	r2, r2, #2
 8010a96:	189b      	adds	r3, r3, r2
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	6022      	str	r2, [r4, #0]
 8010a9c:	601c      	str	r4, [r3, #0]
 8010a9e:	bd70      	pop	{r4, r5, r6, pc}
 8010aa0:	08013c3e 	.word	0x08013c3e
 8010aa4:	08013cc1 	.word	0x08013cc1

08010aa8 <__multadd>:
 8010aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010aaa:	000e      	movs	r6, r1
 8010aac:	9001      	str	r0, [sp, #4]
 8010aae:	000c      	movs	r4, r1
 8010ab0:	001d      	movs	r5, r3
 8010ab2:	2000      	movs	r0, #0
 8010ab4:	690f      	ldr	r7, [r1, #16]
 8010ab6:	3614      	adds	r6, #20
 8010ab8:	6833      	ldr	r3, [r6, #0]
 8010aba:	3001      	adds	r0, #1
 8010abc:	b299      	uxth	r1, r3
 8010abe:	4351      	muls	r1, r2
 8010ac0:	0c1b      	lsrs	r3, r3, #16
 8010ac2:	4353      	muls	r3, r2
 8010ac4:	1949      	adds	r1, r1, r5
 8010ac6:	0c0d      	lsrs	r5, r1, #16
 8010ac8:	195b      	adds	r3, r3, r5
 8010aca:	0c1d      	lsrs	r5, r3, #16
 8010acc:	b289      	uxth	r1, r1
 8010ace:	041b      	lsls	r3, r3, #16
 8010ad0:	185b      	adds	r3, r3, r1
 8010ad2:	c608      	stmia	r6!, {r3}
 8010ad4:	4287      	cmp	r7, r0
 8010ad6:	dcef      	bgt.n	8010ab8 <__multadd+0x10>
 8010ad8:	2d00      	cmp	r5, #0
 8010ada:	d022      	beq.n	8010b22 <__multadd+0x7a>
 8010adc:	68a3      	ldr	r3, [r4, #8]
 8010ade:	42bb      	cmp	r3, r7
 8010ae0:	dc19      	bgt.n	8010b16 <__multadd+0x6e>
 8010ae2:	6863      	ldr	r3, [r4, #4]
 8010ae4:	9801      	ldr	r0, [sp, #4]
 8010ae6:	1c59      	adds	r1, r3, #1
 8010ae8:	f7ff ff76 	bl	80109d8 <_Balloc>
 8010aec:	1e06      	subs	r6, r0, #0
 8010aee:	d105      	bne.n	8010afc <__multadd+0x54>
 8010af0:	0002      	movs	r2, r0
 8010af2:	21b5      	movs	r1, #181	; 0xb5
 8010af4:	4b0c      	ldr	r3, [pc, #48]	; (8010b28 <__multadd+0x80>)
 8010af6:	480d      	ldr	r0, [pc, #52]	; (8010b2c <__multadd+0x84>)
 8010af8:	f000 fdc4 	bl	8011684 <__assert_func>
 8010afc:	0021      	movs	r1, r4
 8010afe:	6923      	ldr	r3, [r4, #16]
 8010b00:	310c      	adds	r1, #12
 8010b02:	1c9a      	adds	r2, r3, #2
 8010b04:	0092      	lsls	r2, r2, #2
 8010b06:	300c      	adds	r0, #12
 8010b08:	f7fe f8ed 	bl	800ece6 <memcpy>
 8010b0c:	0021      	movs	r1, r4
 8010b0e:	9801      	ldr	r0, [sp, #4]
 8010b10:	f7ff ffa6 	bl	8010a60 <_Bfree>
 8010b14:	0034      	movs	r4, r6
 8010b16:	1d3b      	adds	r3, r7, #4
 8010b18:	009b      	lsls	r3, r3, #2
 8010b1a:	18e3      	adds	r3, r4, r3
 8010b1c:	605d      	str	r5, [r3, #4]
 8010b1e:	1c7b      	adds	r3, r7, #1
 8010b20:	6123      	str	r3, [r4, #16]
 8010b22:	0020      	movs	r0, r4
 8010b24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010b26:	46c0      	nop			; (mov r8, r8)
 8010b28:	08013cb0 	.word	0x08013cb0
 8010b2c:	08013cc1 	.word	0x08013cc1

08010b30 <__hi0bits>:
 8010b30:	0003      	movs	r3, r0
 8010b32:	0c02      	lsrs	r2, r0, #16
 8010b34:	2000      	movs	r0, #0
 8010b36:	4282      	cmp	r2, r0
 8010b38:	d101      	bne.n	8010b3e <__hi0bits+0xe>
 8010b3a:	041b      	lsls	r3, r3, #16
 8010b3c:	3010      	adds	r0, #16
 8010b3e:	0e1a      	lsrs	r2, r3, #24
 8010b40:	d101      	bne.n	8010b46 <__hi0bits+0x16>
 8010b42:	3008      	adds	r0, #8
 8010b44:	021b      	lsls	r3, r3, #8
 8010b46:	0f1a      	lsrs	r2, r3, #28
 8010b48:	d101      	bne.n	8010b4e <__hi0bits+0x1e>
 8010b4a:	3004      	adds	r0, #4
 8010b4c:	011b      	lsls	r3, r3, #4
 8010b4e:	0f9a      	lsrs	r2, r3, #30
 8010b50:	d101      	bne.n	8010b56 <__hi0bits+0x26>
 8010b52:	3002      	adds	r0, #2
 8010b54:	009b      	lsls	r3, r3, #2
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	db03      	blt.n	8010b62 <__hi0bits+0x32>
 8010b5a:	3001      	adds	r0, #1
 8010b5c:	005b      	lsls	r3, r3, #1
 8010b5e:	d400      	bmi.n	8010b62 <__hi0bits+0x32>
 8010b60:	2020      	movs	r0, #32
 8010b62:	4770      	bx	lr

08010b64 <__lo0bits>:
 8010b64:	6803      	ldr	r3, [r0, #0]
 8010b66:	0002      	movs	r2, r0
 8010b68:	2107      	movs	r1, #7
 8010b6a:	0018      	movs	r0, r3
 8010b6c:	4008      	ands	r0, r1
 8010b6e:	420b      	tst	r3, r1
 8010b70:	d00d      	beq.n	8010b8e <__lo0bits+0x2a>
 8010b72:	3906      	subs	r1, #6
 8010b74:	2000      	movs	r0, #0
 8010b76:	420b      	tst	r3, r1
 8010b78:	d105      	bne.n	8010b86 <__lo0bits+0x22>
 8010b7a:	3002      	adds	r0, #2
 8010b7c:	4203      	tst	r3, r0
 8010b7e:	d003      	beq.n	8010b88 <__lo0bits+0x24>
 8010b80:	40cb      	lsrs	r3, r1
 8010b82:	0008      	movs	r0, r1
 8010b84:	6013      	str	r3, [r2, #0]
 8010b86:	4770      	bx	lr
 8010b88:	089b      	lsrs	r3, r3, #2
 8010b8a:	6013      	str	r3, [r2, #0]
 8010b8c:	e7fb      	b.n	8010b86 <__lo0bits+0x22>
 8010b8e:	b299      	uxth	r1, r3
 8010b90:	2900      	cmp	r1, #0
 8010b92:	d101      	bne.n	8010b98 <__lo0bits+0x34>
 8010b94:	2010      	movs	r0, #16
 8010b96:	0c1b      	lsrs	r3, r3, #16
 8010b98:	b2d9      	uxtb	r1, r3
 8010b9a:	2900      	cmp	r1, #0
 8010b9c:	d101      	bne.n	8010ba2 <__lo0bits+0x3e>
 8010b9e:	3008      	adds	r0, #8
 8010ba0:	0a1b      	lsrs	r3, r3, #8
 8010ba2:	0719      	lsls	r1, r3, #28
 8010ba4:	d101      	bne.n	8010baa <__lo0bits+0x46>
 8010ba6:	3004      	adds	r0, #4
 8010ba8:	091b      	lsrs	r3, r3, #4
 8010baa:	0799      	lsls	r1, r3, #30
 8010bac:	d101      	bne.n	8010bb2 <__lo0bits+0x4e>
 8010bae:	3002      	adds	r0, #2
 8010bb0:	089b      	lsrs	r3, r3, #2
 8010bb2:	07d9      	lsls	r1, r3, #31
 8010bb4:	d4e9      	bmi.n	8010b8a <__lo0bits+0x26>
 8010bb6:	3001      	adds	r0, #1
 8010bb8:	085b      	lsrs	r3, r3, #1
 8010bba:	d1e6      	bne.n	8010b8a <__lo0bits+0x26>
 8010bbc:	2020      	movs	r0, #32
 8010bbe:	e7e2      	b.n	8010b86 <__lo0bits+0x22>

08010bc0 <__i2b>:
 8010bc0:	b510      	push	{r4, lr}
 8010bc2:	000c      	movs	r4, r1
 8010bc4:	2101      	movs	r1, #1
 8010bc6:	f7ff ff07 	bl	80109d8 <_Balloc>
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	d106      	bne.n	8010bdc <__i2b+0x1c>
 8010bce:	21a0      	movs	r1, #160	; 0xa0
 8010bd0:	0002      	movs	r2, r0
 8010bd2:	4b04      	ldr	r3, [pc, #16]	; (8010be4 <__i2b+0x24>)
 8010bd4:	4804      	ldr	r0, [pc, #16]	; (8010be8 <__i2b+0x28>)
 8010bd6:	0049      	lsls	r1, r1, #1
 8010bd8:	f000 fd54 	bl	8011684 <__assert_func>
 8010bdc:	2301      	movs	r3, #1
 8010bde:	6144      	str	r4, [r0, #20]
 8010be0:	6103      	str	r3, [r0, #16]
 8010be2:	bd10      	pop	{r4, pc}
 8010be4:	08013cb0 	.word	0x08013cb0
 8010be8:	08013cc1 	.word	0x08013cc1

08010bec <__multiply>:
 8010bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bee:	690b      	ldr	r3, [r1, #16]
 8010bf0:	0014      	movs	r4, r2
 8010bf2:	6912      	ldr	r2, [r2, #16]
 8010bf4:	000d      	movs	r5, r1
 8010bf6:	b089      	sub	sp, #36	; 0x24
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	da01      	bge.n	8010c00 <__multiply+0x14>
 8010bfc:	0025      	movs	r5, r4
 8010bfe:	000c      	movs	r4, r1
 8010c00:	692f      	ldr	r7, [r5, #16]
 8010c02:	6926      	ldr	r6, [r4, #16]
 8010c04:	6869      	ldr	r1, [r5, #4]
 8010c06:	19bb      	adds	r3, r7, r6
 8010c08:	9302      	str	r3, [sp, #8]
 8010c0a:	68ab      	ldr	r3, [r5, #8]
 8010c0c:	19ba      	adds	r2, r7, r6
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	da00      	bge.n	8010c14 <__multiply+0x28>
 8010c12:	3101      	adds	r1, #1
 8010c14:	f7ff fee0 	bl	80109d8 <_Balloc>
 8010c18:	9001      	str	r0, [sp, #4]
 8010c1a:	2800      	cmp	r0, #0
 8010c1c:	d106      	bne.n	8010c2c <__multiply+0x40>
 8010c1e:	215e      	movs	r1, #94	; 0x5e
 8010c20:	0002      	movs	r2, r0
 8010c22:	4b48      	ldr	r3, [pc, #288]	; (8010d44 <__multiply+0x158>)
 8010c24:	4848      	ldr	r0, [pc, #288]	; (8010d48 <__multiply+0x15c>)
 8010c26:	31ff      	adds	r1, #255	; 0xff
 8010c28:	f000 fd2c 	bl	8011684 <__assert_func>
 8010c2c:	9b01      	ldr	r3, [sp, #4]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	3314      	adds	r3, #20
 8010c32:	469c      	mov	ip, r3
 8010c34:	19bb      	adds	r3, r7, r6
 8010c36:	009b      	lsls	r3, r3, #2
 8010c38:	4463      	add	r3, ip
 8010c3a:	9303      	str	r3, [sp, #12]
 8010c3c:	4663      	mov	r3, ip
 8010c3e:	9903      	ldr	r1, [sp, #12]
 8010c40:	428b      	cmp	r3, r1
 8010c42:	d32c      	bcc.n	8010c9e <__multiply+0xb2>
 8010c44:	002b      	movs	r3, r5
 8010c46:	0022      	movs	r2, r4
 8010c48:	3314      	adds	r3, #20
 8010c4a:	00bf      	lsls	r7, r7, #2
 8010c4c:	3214      	adds	r2, #20
 8010c4e:	9306      	str	r3, [sp, #24]
 8010c50:	00b6      	lsls	r6, r6, #2
 8010c52:	19db      	adds	r3, r3, r7
 8010c54:	9304      	str	r3, [sp, #16]
 8010c56:	1993      	adds	r3, r2, r6
 8010c58:	9307      	str	r3, [sp, #28]
 8010c5a:	2304      	movs	r3, #4
 8010c5c:	9305      	str	r3, [sp, #20]
 8010c5e:	002b      	movs	r3, r5
 8010c60:	9904      	ldr	r1, [sp, #16]
 8010c62:	3315      	adds	r3, #21
 8010c64:	9200      	str	r2, [sp, #0]
 8010c66:	4299      	cmp	r1, r3
 8010c68:	d305      	bcc.n	8010c76 <__multiply+0x8a>
 8010c6a:	1b4b      	subs	r3, r1, r5
 8010c6c:	3b15      	subs	r3, #21
 8010c6e:	089b      	lsrs	r3, r3, #2
 8010c70:	3301      	adds	r3, #1
 8010c72:	009b      	lsls	r3, r3, #2
 8010c74:	9305      	str	r3, [sp, #20]
 8010c76:	9b07      	ldr	r3, [sp, #28]
 8010c78:	9a00      	ldr	r2, [sp, #0]
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	d311      	bcc.n	8010ca2 <__multiply+0xb6>
 8010c7e:	9b02      	ldr	r3, [sp, #8]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	dd06      	ble.n	8010c92 <__multiply+0xa6>
 8010c84:	9b03      	ldr	r3, [sp, #12]
 8010c86:	3b04      	subs	r3, #4
 8010c88:	9303      	str	r3, [sp, #12]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	9300      	str	r3, [sp, #0]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d053      	beq.n	8010d3a <__multiply+0x14e>
 8010c92:	9b01      	ldr	r3, [sp, #4]
 8010c94:	9a02      	ldr	r2, [sp, #8]
 8010c96:	0018      	movs	r0, r3
 8010c98:	611a      	str	r2, [r3, #16]
 8010c9a:	b009      	add	sp, #36	; 0x24
 8010c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c9e:	c304      	stmia	r3!, {r2}
 8010ca0:	e7cd      	b.n	8010c3e <__multiply+0x52>
 8010ca2:	9b00      	ldr	r3, [sp, #0]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	b298      	uxth	r0, r3
 8010ca8:	2800      	cmp	r0, #0
 8010caa:	d01b      	beq.n	8010ce4 <__multiply+0xf8>
 8010cac:	4667      	mov	r7, ip
 8010cae:	2400      	movs	r4, #0
 8010cb0:	9e06      	ldr	r6, [sp, #24]
 8010cb2:	ce02      	ldmia	r6!, {r1}
 8010cb4:	683a      	ldr	r2, [r7, #0]
 8010cb6:	b28b      	uxth	r3, r1
 8010cb8:	4343      	muls	r3, r0
 8010cba:	b292      	uxth	r2, r2
 8010cbc:	189b      	adds	r3, r3, r2
 8010cbe:	191b      	adds	r3, r3, r4
 8010cc0:	0c0c      	lsrs	r4, r1, #16
 8010cc2:	4344      	muls	r4, r0
 8010cc4:	683a      	ldr	r2, [r7, #0]
 8010cc6:	0c11      	lsrs	r1, r2, #16
 8010cc8:	1861      	adds	r1, r4, r1
 8010cca:	0c1c      	lsrs	r4, r3, #16
 8010ccc:	1909      	adds	r1, r1, r4
 8010cce:	0c0c      	lsrs	r4, r1, #16
 8010cd0:	b29b      	uxth	r3, r3
 8010cd2:	0409      	lsls	r1, r1, #16
 8010cd4:	430b      	orrs	r3, r1
 8010cd6:	c708      	stmia	r7!, {r3}
 8010cd8:	9b04      	ldr	r3, [sp, #16]
 8010cda:	42b3      	cmp	r3, r6
 8010cdc:	d8e9      	bhi.n	8010cb2 <__multiply+0xc6>
 8010cde:	4663      	mov	r3, ip
 8010ce0:	9a05      	ldr	r2, [sp, #20]
 8010ce2:	509c      	str	r4, [r3, r2]
 8010ce4:	9b00      	ldr	r3, [sp, #0]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	0c1e      	lsrs	r6, r3, #16
 8010cea:	d020      	beq.n	8010d2e <__multiply+0x142>
 8010cec:	4663      	mov	r3, ip
 8010cee:	002c      	movs	r4, r5
 8010cf0:	4660      	mov	r0, ip
 8010cf2:	2700      	movs	r7, #0
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	3414      	adds	r4, #20
 8010cf8:	6822      	ldr	r2, [r4, #0]
 8010cfa:	b29b      	uxth	r3, r3
 8010cfc:	b291      	uxth	r1, r2
 8010cfe:	4371      	muls	r1, r6
 8010d00:	6802      	ldr	r2, [r0, #0]
 8010d02:	0c12      	lsrs	r2, r2, #16
 8010d04:	1889      	adds	r1, r1, r2
 8010d06:	19cf      	adds	r7, r1, r7
 8010d08:	0439      	lsls	r1, r7, #16
 8010d0a:	430b      	orrs	r3, r1
 8010d0c:	6003      	str	r3, [r0, #0]
 8010d0e:	cc02      	ldmia	r4!, {r1}
 8010d10:	6843      	ldr	r3, [r0, #4]
 8010d12:	0c09      	lsrs	r1, r1, #16
 8010d14:	4371      	muls	r1, r6
 8010d16:	b29b      	uxth	r3, r3
 8010d18:	0c3f      	lsrs	r7, r7, #16
 8010d1a:	18cb      	adds	r3, r1, r3
 8010d1c:	9a04      	ldr	r2, [sp, #16]
 8010d1e:	19db      	adds	r3, r3, r7
 8010d20:	0c1f      	lsrs	r7, r3, #16
 8010d22:	3004      	adds	r0, #4
 8010d24:	42a2      	cmp	r2, r4
 8010d26:	d8e7      	bhi.n	8010cf8 <__multiply+0x10c>
 8010d28:	4662      	mov	r2, ip
 8010d2a:	9905      	ldr	r1, [sp, #20]
 8010d2c:	5053      	str	r3, [r2, r1]
 8010d2e:	9b00      	ldr	r3, [sp, #0]
 8010d30:	3304      	adds	r3, #4
 8010d32:	9300      	str	r3, [sp, #0]
 8010d34:	2304      	movs	r3, #4
 8010d36:	449c      	add	ip, r3
 8010d38:	e79d      	b.n	8010c76 <__multiply+0x8a>
 8010d3a:	9b02      	ldr	r3, [sp, #8]
 8010d3c:	3b01      	subs	r3, #1
 8010d3e:	9302      	str	r3, [sp, #8]
 8010d40:	e79d      	b.n	8010c7e <__multiply+0x92>
 8010d42:	46c0      	nop			; (mov r8, r8)
 8010d44:	08013cb0 	.word	0x08013cb0
 8010d48:	08013cc1 	.word	0x08013cc1

08010d4c <__pow5mult>:
 8010d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d4e:	2303      	movs	r3, #3
 8010d50:	0015      	movs	r5, r2
 8010d52:	0007      	movs	r7, r0
 8010d54:	000e      	movs	r6, r1
 8010d56:	401a      	ands	r2, r3
 8010d58:	421d      	tst	r5, r3
 8010d5a:	d008      	beq.n	8010d6e <__pow5mult+0x22>
 8010d5c:	4925      	ldr	r1, [pc, #148]	; (8010df4 <__pow5mult+0xa8>)
 8010d5e:	3a01      	subs	r2, #1
 8010d60:	0092      	lsls	r2, r2, #2
 8010d62:	5852      	ldr	r2, [r2, r1]
 8010d64:	2300      	movs	r3, #0
 8010d66:	0031      	movs	r1, r6
 8010d68:	f7ff fe9e 	bl	8010aa8 <__multadd>
 8010d6c:	0006      	movs	r6, r0
 8010d6e:	10ad      	asrs	r5, r5, #2
 8010d70:	d03d      	beq.n	8010dee <__pow5mult+0xa2>
 8010d72:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8010d74:	2c00      	cmp	r4, #0
 8010d76:	d10f      	bne.n	8010d98 <__pow5mult+0x4c>
 8010d78:	2010      	movs	r0, #16
 8010d7a:	f7ff fe07 	bl	801098c <malloc>
 8010d7e:	1e02      	subs	r2, r0, #0
 8010d80:	6278      	str	r0, [r7, #36]	; 0x24
 8010d82:	d105      	bne.n	8010d90 <__pow5mult+0x44>
 8010d84:	21d7      	movs	r1, #215	; 0xd7
 8010d86:	4b1c      	ldr	r3, [pc, #112]	; (8010df8 <__pow5mult+0xac>)
 8010d88:	481c      	ldr	r0, [pc, #112]	; (8010dfc <__pow5mult+0xb0>)
 8010d8a:	0049      	lsls	r1, r1, #1
 8010d8c:	f000 fc7a 	bl	8011684 <__assert_func>
 8010d90:	6044      	str	r4, [r0, #4]
 8010d92:	6084      	str	r4, [r0, #8]
 8010d94:	6004      	str	r4, [r0, #0]
 8010d96:	60c4      	str	r4, [r0, #12]
 8010d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d9a:	689c      	ldr	r4, [r3, #8]
 8010d9c:	9301      	str	r3, [sp, #4]
 8010d9e:	2c00      	cmp	r4, #0
 8010da0:	d108      	bne.n	8010db4 <__pow5mult+0x68>
 8010da2:	0038      	movs	r0, r7
 8010da4:	4916      	ldr	r1, [pc, #88]	; (8010e00 <__pow5mult+0xb4>)
 8010da6:	f7ff ff0b 	bl	8010bc0 <__i2b>
 8010daa:	9b01      	ldr	r3, [sp, #4]
 8010dac:	0004      	movs	r4, r0
 8010dae:	6098      	str	r0, [r3, #8]
 8010db0:	2300      	movs	r3, #0
 8010db2:	6003      	str	r3, [r0, #0]
 8010db4:	2301      	movs	r3, #1
 8010db6:	421d      	tst	r5, r3
 8010db8:	d00a      	beq.n	8010dd0 <__pow5mult+0x84>
 8010dba:	0031      	movs	r1, r6
 8010dbc:	0022      	movs	r2, r4
 8010dbe:	0038      	movs	r0, r7
 8010dc0:	f7ff ff14 	bl	8010bec <__multiply>
 8010dc4:	0031      	movs	r1, r6
 8010dc6:	9001      	str	r0, [sp, #4]
 8010dc8:	0038      	movs	r0, r7
 8010dca:	f7ff fe49 	bl	8010a60 <_Bfree>
 8010dce:	9e01      	ldr	r6, [sp, #4]
 8010dd0:	106d      	asrs	r5, r5, #1
 8010dd2:	d00c      	beq.n	8010dee <__pow5mult+0xa2>
 8010dd4:	6820      	ldr	r0, [r4, #0]
 8010dd6:	2800      	cmp	r0, #0
 8010dd8:	d107      	bne.n	8010dea <__pow5mult+0x9e>
 8010dda:	0022      	movs	r2, r4
 8010ddc:	0021      	movs	r1, r4
 8010dde:	0038      	movs	r0, r7
 8010de0:	f7ff ff04 	bl	8010bec <__multiply>
 8010de4:	2300      	movs	r3, #0
 8010de6:	6020      	str	r0, [r4, #0]
 8010de8:	6003      	str	r3, [r0, #0]
 8010dea:	0004      	movs	r4, r0
 8010dec:	e7e2      	b.n	8010db4 <__pow5mult+0x68>
 8010dee:	0030      	movs	r0, r6
 8010df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010df2:	46c0      	nop			; (mov r8, r8)
 8010df4:	08013e10 	.word	0x08013e10
 8010df8:	08013c3e 	.word	0x08013c3e
 8010dfc:	08013cc1 	.word	0x08013cc1
 8010e00:	00000271 	.word	0x00000271

08010e04 <__lshift>:
 8010e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e06:	000c      	movs	r4, r1
 8010e08:	0017      	movs	r7, r2
 8010e0a:	6923      	ldr	r3, [r4, #16]
 8010e0c:	1155      	asrs	r5, r2, #5
 8010e0e:	b087      	sub	sp, #28
 8010e10:	18eb      	adds	r3, r5, r3
 8010e12:	9302      	str	r3, [sp, #8]
 8010e14:	3301      	adds	r3, #1
 8010e16:	9301      	str	r3, [sp, #4]
 8010e18:	6849      	ldr	r1, [r1, #4]
 8010e1a:	68a3      	ldr	r3, [r4, #8]
 8010e1c:	9004      	str	r0, [sp, #16]
 8010e1e:	9a01      	ldr	r2, [sp, #4]
 8010e20:	4293      	cmp	r3, r2
 8010e22:	db10      	blt.n	8010e46 <__lshift+0x42>
 8010e24:	9804      	ldr	r0, [sp, #16]
 8010e26:	f7ff fdd7 	bl	80109d8 <_Balloc>
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	0002      	movs	r2, r0
 8010e2e:	0006      	movs	r6, r0
 8010e30:	0019      	movs	r1, r3
 8010e32:	3214      	adds	r2, #20
 8010e34:	4298      	cmp	r0, r3
 8010e36:	d10c      	bne.n	8010e52 <__lshift+0x4e>
 8010e38:	21da      	movs	r1, #218	; 0xda
 8010e3a:	0002      	movs	r2, r0
 8010e3c:	4b26      	ldr	r3, [pc, #152]	; (8010ed8 <__lshift+0xd4>)
 8010e3e:	4827      	ldr	r0, [pc, #156]	; (8010edc <__lshift+0xd8>)
 8010e40:	31ff      	adds	r1, #255	; 0xff
 8010e42:	f000 fc1f 	bl	8011684 <__assert_func>
 8010e46:	3101      	adds	r1, #1
 8010e48:	005b      	lsls	r3, r3, #1
 8010e4a:	e7e8      	b.n	8010e1e <__lshift+0x1a>
 8010e4c:	0098      	lsls	r0, r3, #2
 8010e4e:	5011      	str	r1, [r2, r0]
 8010e50:	3301      	adds	r3, #1
 8010e52:	42ab      	cmp	r3, r5
 8010e54:	dbfa      	blt.n	8010e4c <__lshift+0x48>
 8010e56:	43eb      	mvns	r3, r5
 8010e58:	17db      	asrs	r3, r3, #31
 8010e5a:	401d      	ands	r5, r3
 8010e5c:	211f      	movs	r1, #31
 8010e5e:	0023      	movs	r3, r4
 8010e60:	0038      	movs	r0, r7
 8010e62:	00ad      	lsls	r5, r5, #2
 8010e64:	1955      	adds	r5, r2, r5
 8010e66:	6922      	ldr	r2, [r4, #16]
 8010e68:	3314      	adds	r3, #20
 8010e6a:	0092      	lsls	r2, r2, #2
 8010e6c:	4008      	ands	r0, r1
 8010e6e:	4684      	mov	ip, r0
 8010e70:	189a      	adds	r2, r3, r2
 8010e72:	420f      	tst	r7, r1
 8010e74:	d02a      	beq.n	8010ecc <__lshift+0xc8>
 8010e76:	3101      	adds	r1, #1
 8010e78:	1a09      	subs	r1, r1, r0
 8010e7a:	9105      	str	r1, [sp, #20]
 8010e7c:	2100      	movs	r1, #0
 8010e7e:	9503      	str	r5, [sp, #12]
 8010e80:	4667      	mov	r7, ip
 8010e82:	6818      	ldr	r0, [r3, #0]
 8010e84:	40b8      	lsls	r0, r7
 8010e86:	4301      	orrs	r1, r0
 8010e88:	9803      	ldr	r0, [sp, #12]
 8010e8a:	c002      	stmia	r0!, {r1}
 8010e8c:	cb02      	ldmia	r3!, {r1}
 8010e8e:	9003      	str	r0, [sp, #12]
 8010e90:	9805      	ldr	r0, [sp, #20]
 8010e92:	40c1      	lsrs	r1, r0
 8010e94:	429a      	cmp	r2, r3
 8010e96:	d8f3      	bhi.n	8010e80 <__lshift+0x7c>
 8010e98:	0020      	movs	r0, r4
 8010e9a:	3015      	adds	r0, #21
 8010e9c:	2304      	movs	r3, #4
 8010e9e:	4282      	cmp	r2, r0
 8010ea0:	d304      	bcc.n	8010eac <__lshift+0xa8>
 8010ea2:	1b13      	subs	r3, r2, r4
 8010ea4:	3b15      	subs	r3, #21
 8010ea6:	089b      	lsrs	r3, r3, #2
 8010ea8:	3301      	adds	r3, #1
 8010eaa:	009b      	lsls	r3, r3, #2
 8010eac:	50e9      	str	r1, [r5, r3]
 8010eae:	2900      	cmp	r1, #0
 8010eb0:	d002      	beq.n	8010eb8 <__lshift+0xb4>
 8010eb2:	9b02      	ldr	r3, [sp, #8]
 8010eb4:	3302      	adds	r3, #2
 8010eb6:	9301      	str	r3, [sp, #4]
 8010eb8:	9b01      	ldr	r3, [sp, #4]
 8010eba:	9804      	ldr	r0, [sp, #16]
 8010ebc:	3b01      	subs	r3, #1
 8010ebe:	0021      	movs	r1, r4
 8010ec0:	6133      	str	r3, [r6, #16]
 8010ec2:	f7ff fdcd 	bl	8010a60 <_Bfree>
 8010ec6:	0030      	movs	r0, r6
 8010ec8:	b007      	add	sp, #28
 8010eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ecc:	cb02      	ldmia	r3!, {r1}
 8010ece:	c502      	stmia	r5!, {r1}
 8010ed0:	429a      	cmp	r2, r3
 8010ed2:	d8fb      	bhi.n	8010ecc <__lshift+0xc8>
 8010ed4:	e7f0      	b.n	8010eb8 <__lshift+0xb4>
 8010ed6:	46c0      	nop			; (mov r8, r8)
 8010ed8:	08013cb0 	.word	0x08013cb0
 8010edc:	08013cc1 	.word	0x08013cc1

08010ee0 <__mcmp>:
 8010ee0:	6902      	ldr	r2, [r0, #16]
 8010ee2:	690b      	ldr	r3, [r1, #16]
 8010ee4:	b530      	push	{r4, r5, lr}
 8010ee6:	0004      	movs	r4, r0
 8010ee8:	1ad0      	subs	r0, r2, r3
 8010eea:	429a      	cmp	r2, r3
 8010eec:	d10d      	bne.n	8010f0a <__mcmp+0x2a>
 8010eee:	009b      	lsls	r3, r3, #2
 8010ef0:	3414      	adds	r4, #20
 8010ef2:	3114      	adds	r1, #20
 8010ef4:	18e2      	adds	r2, r4, r3
 8010ef6:	18c9      	adds	r1, r1, r3
 8010ef8:	3a04      	subs	r2, #4
 8010efa:	3904      	subs	r1, #4
 8010efc:	6815      	ldr	r5, [r2, #0]
 8010efe:	680b      	ldr	r3, [r1, #0]
 8010f00:	429d      	cmp	r5, r3
 8010f02:	d003      	beq.n	8010f0c <__mcmp+0x2c>
 8010f04:	2001      	movs	r0, #1
 8010f06:	429d      	cmp	r5, r3
 8010f08:	d303      	bcc.n	8010f12 <__mcmp+0x32>
 8010f0a:	bd30      	pop	{r4, r5, pc}
 8010f0c:	4294      	cmp	r4, r2
 8010f0e:	d3f3      	bcc.n	8010ef8 <__mcmp+0x18>
 8010f10:	e7fb      	b.n	8010f0a <__mcmp+0x2a>
 8010f12:	4240      	negs	r0, r0
 8010f14:	e7f9      	b.n	8010f0a <__mcmp+0x2a>
	...

08010f18 <__mdiff>:
 8010f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f1a:	000e      	movs	r6, r1
 8010f1c:	0007      	movs	r7, r0
 8010f1e:	0011      	movs	r1, r2
 8010f20:	0030      	movs	r0, r6
 8010f22:	b087      	sub	sp, #28
 8010f24:	0014      	movs	r4, r2
 8010f26:	f7ff ffdb 	bl	8010ee0 <__mcmp>
 8010f2a:	1e05      	subs	r5, r0, #0
 8010f2c:	d110      	bne.n	8010f50 <__mdiff+0x38>
 8010f2e:	0001      	movs	r1, r0
 8010f30:	0038      	movs	r0, r7
 8010f32:	f7ff fd51 	bl	80109d8 <_Balloc>
 8010f36:	1e02      	subs	r2, r0, #0
 8010f38:	d104      	bne.n	8010f44 <__mdiff+0x2c>
 8010f3a:	4b40      	ldr	r3, [pc, #256]	; (801103c <__mdiff+0x124>)
 8010f3c:	4940      	ldr	r1, [pc, #256]	; (8011040 <__mdiff+0x128>)
 8010f3e:	4841      	ldr	r0, [pc, #260]	; (8011044 <__mdiff+0x12c>)
 8010f40:	f000 fba0 	bl	8011684 <__assert_func>
 8010f44:	2301      	movs	r3, #1
 8010f46:	6145      	str	r5, [r0, #20]
 8010f48:	6103      	str	r3, [r0, #16]
 8010f4a:	0010      	movs	r0, r2
 8010f4c:	b007      	add	sp, #28
 8010f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f50:	2301      	movs	r3, #1
 8010f52:	9301      	str	r3, [sp, #4]
 8010f54:	2800      	cmp	r0, #0
 8010f56:	db04      	blt.n	8010f62 <__mdiff+0x4a>
 8010f58:	0023      	movs	r3, r4
 8010f5a:	0034      	movs	r4, r6
 8010f5c:	001e      	movs	r6, r3
 8010f5e:	2300      	movs	r3, #0
 8010f60:	9301      	str	r3, [sp, #4]
 8010f62:	0038      	movs	r0, r7
 8010f64:	6861      	ldr	r1, [r4, #4]
 8010f66:	f7ff fd37 	bl	80109d8 <_Balloc>
 8010f6a:	1e02      	subs	r2, r0, #0
 8010f6c:	d103      	bne.n	8010f76 <__mdiff+0x5e>
 8010f6e:	2190      	movs	r1, #144	; 0x90
 8010f70:	4b32      	ldr	r3, [pc, #200]	; (801103c <__mdiff+0x124>)
 8010f72:	0089      	lsls	r1, r1, #2
 8010f74:	e7e3      	b.n	8010f3e <__mdiff+0x26>
 8010f76:	9b01      	ldr	r3, [sp, #4]
 8010f78:	2700      	movs	r7, #0
 8010f7a:	60c3      	str	r3, [r0, #12]
 8010f7c:	6920      	ldr	r0, [r4, #16]
 8010f7e:	3414      	adds	r4, #20
 8010f80:	9401      	str	r4, [sp, #4]
 8010f82:	9b01      	ldr	r3, [sp, #4]
 8010f84:	0084      	lsls	r4, r0, #2
 8010f86:	191b      	adds	r3, r3, r4
 8010f88:	0034      	movs	r4, r6
 8010f8a:	9302      	str	r3, [sp, #8]
 8010f8c:	6933      	ldr	r3, [r6, #16]
 8010f8e:	3414      	adds	r4, #20
 8010f90:	0099      	lsls	r1, r3, #2
 8010f92:	1863      	adds	r3, r4, r1
 8010f94:	9303      	str	r3, [sp, #12]
 8010f96:	0013      	movs	r3, r2
 8010f98:	3314      	adds	r3, #20
 8010f9a:	469c      	mov	ip, r3
 8010f9c:	9305      	str	r3, [sp, #20]
 8010f9e:	9b01      	ldr	r3, [sp, #4]
 8010fa0:	9304      	str	r3, [sp, #16]
 8010fa2:	9b04      	ldr	r3, [sp, #16]
 8010fa4:	cc02      	ldmia	r4!, {r1}
 8010fa6:	cb20      	ldmia	r3!, {r5}
 8010fa8:	9304      	str	r3, [sp, #16]
 8010faa:	b2ab      	uxth	r3, r5
 8010fac:	19df      	adds	r7, r3, r7
 8010fae:	b28b      	uxth	r3, r1
 8010fb0:	1afb      	subs	r3, r7, r3
 8010fb2:	0c09      	lsrs	r1, r1, #16
 8010fb4:	0c2d      	lsrs	r5, r5, #16
 8010fb6:	1a6d      	subs	r5, r5, r1
 8010fb8:	1419      	asrs	r1, r3, #16
 8010fba:	186d      	adds	r5, r5, r1
 8010fbc:	4661      	mov	r1, ip
 8010fbe:	142f      	asrs	r7, r5, #16
 8010fc0:	b29b      	uxth	r3, r3
 8010fc2:	042d      	lsls	r5, r5, #16
 8010fc4:	432b      	orrs	r3, r5
 8010fc6:	c108      	stmia	r1!, {r3}
 8010fc8:	9b03      	ldr	r3, [sp, #12]
 8010fca:	468c      	mov	ip, r1
 8010fcc:	42a3      	cmp	r3, r4
 8010fce:	d8e8      	bhi.n	8010fa2 <__mdiff+0x8a>
 8010fd0:	0031      	movs	r1, r6
 8010fd2:	9c03      	ldr	r4, [sp, #12]
 8010fd4:	3115      	adds	r1, #21
 8010fd6:	2304      	movs	r3, #4
 8010fd8:	428c      	cmp	r4, r1
 8010fda:	d304      	bcc.n	8010fe6 <__mdiff+0xce>
 8010fdc:	1ba3      	subs	r3, r4, r6
 8010fde:	3b15      	subs	r3, #21
 8010fe0:	089b      	lsrs	r3, r3, #2
 8010fe2:	3301      	adds	r3, #1
 8010fe4:	009b      	lsls	r3, r3, #2
 8010fe6:	9901      	ldr	r1, [sp, #4]
 8010fe8:	18cc      	adds	r4, r1, r3
 8010fea:	9905      	ldr	r1, [sp, #20]
 8010fec:	0026      	movs	r6, r4
 8010fee:	18cb      	adds	r3, r1, r3
 8010ff0:	469c      	mov	ip, r3
 8010ff2:	9902      	ldr	r1, [sp, #8]
 8010ff4:	428e      	cmp	r6, r1
 8010ff6:	d310      	bcc.n	801101a <__mdiff+0x102>
 8010ff8:	9e02      	ldr	r6, [sp, #8]
 8010ffa:	1ee1      	subs	r1, r4, #3
 8010ffc:	2500      	movs	r5, #0
 8010ffe:	428e      	cmp	r6, r1
 8011000:	d304      	bcc.n	801100c <__mdiff+0xf4>
 8011002:	0031      	movs	r1, r6
 8011004:	3103      	adds	r1, #3
 8011006:	1b0c      	subs	r4, r1, r4
 8011008:	08a4      	lsrs	r4, r4, #2
 801100a:	00a5      	lsls	r5, r4, #2
 801100c:	195b      	adds	r3, r3, r5
 801100e:	3b04      	subs	r3, #4
 8011010:	6819      	ldr	r1, [r3, #0]
 8011012:	2900      	cmp	r1, #0
 8011014:	d00f      	beq.n	8011036 <__mdiff+0x11e>
 8011016:	6110      	str	r0, [r2, #16]
 8011018:	e797      	b.n	8010f4a <__mdiff+0x32>
 801101a:	ce02      	ldmia	r6!, {r1}
 801101c:	b28d      	uxth	r5, r1
 801101e:	19ed      	adds	r5, r5, r7
 8011020:	0c0f      	lsrs	r7, r1, #16
 8011022:	1429      	asrs	r1, r5, #16
 8011024:	1879      	adds	r1, r7, r1
 8011026:	140f      	asrs	r7, r1, #16
 8011028:	b2ad      	uxth	r5, r5
 801102a:	0409      	lsls	r1, r1, #16
 801102c:	430d      	orrs	r5, r1
 801102e:	4661      	mov	r1, ip
 8011030:	c120      	stmia	r1!, {r5}
 8011032:	468c      	mov	ip, r1
 8011034:	e7dd      	b.n	8010ff2 <__mdiff+0xda>
 8011036:	3801      	subs	r0, #1
 8011038:	e7e9      	b.n	801100e <__mdiff+0xf6>
 801103a:	46c0      	nop			; (mov r8, r8)
 801103c:	08013cb0 	.word	0x08013cb0
 8011040:	00000232 	.word	0x00000232
 8011044:	08013cc1 	.word	0x08013cc1

08011048 <__d2b>:
 8011048:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801104a:	2101      	movs	r1, #1
 801104c:	0014      	movs	r4, r2
 801104e:	001e      	movs	r6, r3
 8011050:	9f08      	ldr	r7, [sp, #32]
 8011052:	f7ff fcc1 	bl	80109d8 <_Balloc>
 8011056:	1e05      	subs	r5, r0, #0
 8011058:	d105      	bne.n	8011066 <__d2b+0x1e>
 801105a:	0002      	movs	r2, r0
 801105c:	4b26      	ldr	r3, [pc, #152]	; (80110f8 <__d2b+0xb0>)
 801105e:	4927      	ldr	r1, [pc, #156]	; (80110fc <__d2b+0xb4>)
 8011060:	4827      	ldr	r0, [pc, #156]	; (8011100 <__d2b+0xb8>)
 8011062:	f000 fb0f 	bl	8011684 <__assert_func>
 8011066:	0333      	lsls	r3, r6, #12
 8011068:	0076      	lsls	r6, r6, #1
 801106a:	0b1b      	lsrs	r3, r3, #12
 801106c:	0d76      	lsrs	r6, r6, #21
 801106e:	d124      	bne.n	80110ba <__d2b+0x72>
 8011070:	9301      	str	r3, [sp, #4]
 8011072:	2c00      	cmp	r4, #0
 8011074:	d027      	beq.n	80110c6 <__d2b+0x7e>
 8011076:	4668      	mov	r0, sp
 8011078:	9400      	str	r4, [sp, #0]
 801107a:	f7ff fd73 	bl	8010b64 <__lo0bits>
 801107e:	9c00      	ldr	r4, [sp, #0]
 8011080:	2800      	cmp	r0, #0
 8011082:	d01e      	beq.n	80110c2 <__d2b+0x7a>
 8011084:	9b01      	ldr	r3, [sp, #4]
 8011086:	2120      	movs	r1, #32
 8011088:	001a      	movs	r2, r3
 801108a:	1a09      	subs	r1, r1, r0
 801108c:	408a      	lsls	r2, r1
 801108e:	40c3      	lsrs	r3, r0
 8011090:	4322      	orrs	r2, r4
 8011092:	616a      	str	r2, [r5, #20]
 8011094:	9301      	str	r3, [sp, #4]
 8011096:	9c01      	ldr	r4, [sp, #4]
 8011098:	61ac      	str	r4, [r5, #24]
 801109a:	1e63      	subs	r3, r4, #1
 801109c:	419c      	sbcs	r4, r3
 801109e:	3401      	adds	r4, #1
 80110a0:	612c      	str	r4, [r5, #16]
 80110a2:	2e00      	cmp	r6, #0
 80110a4:	d018      	beq.n	80110d8 <__d2b+0x90>
 80110a6:	4b17      	ldr	r3, [pc, #92]	; (8011104 <__d2b+0xbc>)
 80110a8:	18f6      	adds	r6, r6, r3
 80110aa:	2335      	movs	r3, #53	; 0x35
 80110ac:	1836      	adds	r6, r6, r0
 80110ae:	1a18      	subs	r0, r3, r0
 80110b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110b2:	603e      	str	r6, [r7, #0]
 80110b4:	6018      	str	r0, [r3, #0]
 80110b6:	0028      	movs	r0, r5
 80110b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80110ba:	2280      	movs	r2, #128	; 0x80
 80110bc:	0352      	lsls	r2, r2, #13
 80110be:	4313      	orrs	r3, r2
 80110c0:	e7d6      	b.n	8011070 <__d2b+0x28>
 80110c2:	616c      	str	r4, [r5, #20]
 80110c4:	e7e7      	b.n	8011096 <__d2b+0x4e>
 80110c6:	a801      	add	r0, sp, #4
 80110c8:	f7ff fd4c 	bl	8010b64 <__lo0bits>
 80110cc:	2401      	movs	r4, #1
 80110ce:	9b01      	ldr	r3, [sp, #4]
 80110d0:	612c      	str	r4, [r5, #16]
 80110d2:	616b      	str	r3, [r5, #20]
 80110d4:	3020      	adds	r0, #32
 80110d6:	e7e4      	b.n	80110a2 <__d2b+0x5a>
 80110d8:	4b0b      	ldr	r3, [pc, #44]	; (8011108 <__d2b+0xc0>)
 80110da:	18c0      	adds	r0, r0, r3
 80110dc:	4b0b      	ldr	r3, [pc, #44]	; (801110c <__d2b+0xc4>)
 80110de:	6038      	str	r0, [r7, #0]
 80110e0:	18e3      	adds	r3, r4, r3
 80110e2:	009b      	lsls	r3, r3, #2
 80110e4:	18eb      	adds	r3, r5, r3
 80110e6:	6958      	ldr	r0, [r3, #20]
 80110e8:	f7ff fd22 	bl	8010b30 <__hi0bits>
 80110ec:	0164      	lsls	r4, r4, #5
 80110ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110f0:	1a24      	subs	r4, r4, r0
 80110f2:	601c      	str	r4, [r3, #0]
 80110f4:	e7df      	b.n	80110b6 <__d2b+0x6e>
 80110f6:	46c0      	nop			; (mov r8, r8)
 80110f8:	08013cb0 	.word	0x08013cb0
 80110fc:	0000030a 	.word	0x0000030a
 8011100:	08013cc1 	.word	0x08013cc1
 8011104:	fffffbcd 	.word	0xfffffbcd
 8011108:	fffffbce 	.word	0xfffffbce
 801110c:	3fffffff 	.word	0x3fffffff

08011110 <_calloc_r>:
 8011110:	b570      	push	{r4, r5, r6, lr}
 8011112:	0c13      	lsrs	r3, r2, #16
 8011114:	0c0d      	lsrs	r5, r1, #16
 8011116:	d11e      	bne.n	8011156 <_calloc_r+0x46>
 8011118:	2b00      	cmp	r3, #0
 801111a:	d10c      	bne.n	8011136 <_calloc_r+0x26>
 801111c:	b289      	uxth	r1, r1
 801111e:	b294      	uxth	r4, r2
 8011120:	434c      	muls	r4, r1
 8011122:	0021      	movs	r1, r4
 8011124:	f7fd fe12 	bl	800ed4c <_malloc_r>
 8011128:	1e05      	subs	r5, r0, #0
 801112a:	d01b      	beq.n	8011164 <_calloc_r+0x54>
 801112c:	0022      	movs	r2, r4
 801112e:	2100      	movs	r1, #0
 8011130:	f7fd fde2 	bl	800ecf8 <memset>
 8011134:	e016      	b.n	8011164 <_calloc_r+0x54>
 8011136:	1c1d      	adds	r5, r3, #0
 8011138:	1c0b      	adds	r3, r1, #0
 801113a:	b292      	uxth	r2, r2
 801113c:	b289      	uxth	r1, r1
 801113e:	b29c      	uxth	r4, r3
 8011140:	4351      	muls	r1, r2
 8011142:	b2ab      	uxth	r3, r5
 8011144:	4363      	muls	r3, r4
 8011146:	0c0c      	lsrs	r4, r1, #16
 8011148:	191c      	adds	r4, r3, r4
 801114a:	0c22      	lsrs	r2, r4, #16
 801114c:	d107      	bne.n	801115e <_calloc_r+0x4e>
 801114e:	0424      	lsls	r4, r4, #16
 8011150:	b289      	uxth	r1, r1
 8011152:	430c      	orrs	r4, r1
 8011154:	e7e5      	b.n	8011122 <_calloc_r+0x12>
 8011156:	2b00      	cmp	r3, #0
 8011158:	d101      	bne.n	801115e <_calloc_r+0x4e>
 801115a:	1c13      	adds	r3, r2, #0
 801115c:	e7ed      	b.n	801113a <_calloc_r+0x2a>
 801115e:	230c      	movs	r3, #12
 8011160:	2500      	movs	r5, #0
 8011162:	6003      	str	r3, [r0, #0]
 8011164:	0028      	movs	r0, r5
 8011166:	bd70      	pop	{r4, r5, r6, pc}

08011168 <_free_r>:
 8011168:	b570      	push	{r4, r5, r6, lr}
 801116a:	0005      	movs	r5, r0
 801116c:	2900      	cmp	r1, #0
 801116e:	d010      	beq.n	8011192 <_free_r+0x2a>
 8011170:	1f0c      	subs	r4, r1, #4
 8011172:	6823      	ldr	r3, [r4, #0]
 8011174:	2b00      	cmp	r3, #0
 8011176:	da00      	bge.n	801117a <_free_r+0x12>
 8011178:	18e4      	adds	r4, r4, r3
 801117a:	0028      	movs	r0, r5
 801117c:	f7ff fc1c 	bl	80109b8 <__malloc_lock>
 8011180:	4a1d      	ldr	r2, [pc, #116]	; (80111f8 <_free_r+0x90>)
 8011182:	6813      	ldr	r3, [r2, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d105      	bne.n	8011194 <_free_r+0x2c>
 8011188:	6063      	str	r3, [r4, #4]
 801118a:	6014      	str	r4, [r2, #0]
 801118c:	0028      	movs	r0, r5
 801118e:	f7ff fc1b 	bl	80109c8 <__malloc_unlock>
 8011192:	bd70      	pop	{r4, r5, r6, pc}
 8011194:	42a3      	cmp	r3, r4
 8011196:	d908      	bls.n	80111aa <_free_r+0x42>
 8011198:	6821      	ldr	r1, [r4, #0]
 801119a:	1860      	adds	r0, r4, r1
 801119c:	4283      	cmp	r3, r0
 801119e:	d1f3      	bne.n	8011188 <_free_r+0x20>
 80111a0:	6818      	ldr	r0, [r3, #0]
 80111a2:	685b      	ldr	r3, [r3, #4]
 80111a4:	1841      	adds	r1, r0, r1
 80111a6:	6021      	str	r1, [r4, #0]
 80111a8:	e7ee      	b.n	8011188 <_free_r+0x20>
 80111aa:	001a      	movs	r2, r3
 80111ac:	685b      	ldr	r3, [r3, #4]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d001      	beq.n	80111b6 <_free_r+0x4e>
 80111b2:	42a3      	cmp	r3, r4
 80111b4:	d9f9      	bls.n	80111aa <_free_r+0x42>
 80111b6:	6811      	ldr	r1, [r2, #0]
 80111b8:	1850      	adds	r0, r2, r1
 80111ba:	42a0      	cmp	r0, r4
 80111bc:	d10b      	bne.n	80111d6 <_free_r+0x6e>
 80111be:	6820      	ldr	r0, [r4, #0]
 80111c0:	1809      	adds	r1, r1, r0
 80111c2:	1850      	adds	r0, r2, r1
 80111c4:	6011      	str	r1, [r2, #0]
 80111c6:	4283      	cmp	r3, r0
 80111c8:	d1e0      	bne.n	801118c <_free_r+0x24>
 80111ca:	6818      	ldr	r0, [r3, #0]
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	1841      	adds	r1, r0, r1
 80111d0:	6011      	str	r1, [r2, #0]
 80111d2:	6053      	str	r3, [r2, #4]
 80111d4:	e7da      	b.n	801118c <_free_r+0x24>
 80111d6:	42a0      	cmp	r0, r4
 80111d8:	d902      	bls.n	80111e0 <_free_r+0x78>
 80111da:	230c      	movs	r3, #12
 80111dc:	602b      	str	r3, [r5, #0]
 80111de:	e7d5      	b.n	801118c <_free_r+0x24>
 80111e0:	6821      	ldr	r1, [r4, #0]
 80111e2:	1860      	adds	r0, r4, r1
 80111e4:	4283      	cmp	r3, r0
 80111e6:	d103      	bne.n	80111f0 <_free_r+0x88>
 80111e8:	6818      	ldr	r0, [r3, #0]
 80111ea:	685b      	ldr	r3, [r3, #4]
 80111ec:	1841      	adds	r1, r0, r1
 80111ee:	6021      	str	r1, [r4, #0]
 80111f0:	6063      	str	r3, [r4, #4]
 80111f2:	6054      	str	r4, [r2, #4]
 80111f4:	e7ca      	b.n	801118c <_free_r+0x24>
 80111f6:	46c0      	nop			; (mov r8, r8)
 80111f8:	20002194 	.word	0x20002194

080111fc <__ssputs_r>:
 80111fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111fe:	688e      	ldr	r6, [r1, #8]
 8011200:	b085      	sub	sp, #20
 8011202:	0007      	movs	r7, r0
 8011204:	000c      	movs	r4, r1
 8011206:	9203      	str	r2, [sp, #12]
 8011208:	9301      	str	r3, [sp, #4]
 801120a:	429e      	cmp	r6, r3
 801120c:	d83c      	bhi.n	8011288 <__ssputs_r+0x8c>
 801120e:	2390      	movs	r3, #144	; 0x90
 8011210:	898a      	ldrh	r2, [r1, #12]
 8011212:	00db      	lsls	r3, r3, #3
 8011214:	421a      	tst	r2, r3
 8011216:	d034      	beq.n	8011282 <__ssputs_r+0x86>
 8011218:	6909      	ldr	r1, [r1, #16]
 801121a:	6823      	ldr	r3, [r4, #0]
 801121c:	6960      	ldr	r0, [r4, #20]
 801121e:	1a5b      	subs	r3, r3, r1
 8011220:	9302      	str	r3, [sp, #8]
 8011222:	2303      	movs	r3, #3
 8011224:	4343      	muls	r3, r0
 8011226:	0fdd      	lsrs	r5, r3, #31
 8011228:	18ed      	adds	r5, r5, r3
 801122a:	9b01      	ldr	r3, [sp, #4]
 801122c:	9802      	ldr	r0, [sp, #8]
 801122e:	3301      	adds	r3, #1
 8011230:	181b      	adds	r3, r3, r0
 8011232:	106d      	asrs	r5, r5, #1
 8011234:	42ab      	cmp	r3, r5
 8011236:	d900      	bls.n	801123a <__ssputs_r+0x3e>
 8011238:	001d      	movs	r5, r3
 801123a:	0553      	lsls	r3, r2, #21
 801123c:	d532      	bpl.n	80112a4 <__ssputs_r+0xa8>
 801123e:	0029      	movs	r1, r5
 8011240:	0038      	movs	r0, r7
 8011242:	f7fd fd83 	bl	800ed4c <_malloc_r>
 8011246:	1e06      	subs	r6, r0, #0
 8011248:	d109      	bne.n	801125e <__ssputs_r+0x62>
 801124a:	230c      	movs	r3, #12
 801124c:	603b      	str	r3, [r7, #0]
 801124e:	2340      	movs	r3, #64	; 0x40
 8011250:	2001      	movs	r0, #1
 8011252:	89a2      	ldrh	r2, [r4, #12]
 8011254:	4240      	negs	r0, r0
 8011256:	4313      	orrs	r3, r2
 8011258:	81a3      	strh	r3, [r4, #12]
 801125a:	b005      	add	sp, #20
 801125c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801125e:	9a02      	ldr	r2, [sp, #8]
 8011260:	6921      	ldr	r1, [r4, #16]
 8011262:	f7fd fd40 	bl	800ece6 <memcpy>
 8011266:	89a3      	ldrh	r3, [r4, #12]
 8011268:	4a14      	ldr	r2, [pc, #80]	; (80112bc <__ssputs_r+0xc0>)
 801126a:	401a      	ands	r2, r3
 801126c:	2380      	movs	r3, #128	; 0x80
 801126e:	4313      	orrs	r3, r2
 8011270:	81a3      	strh	r3, [r4, #12]
 8011272:	9b02      	ldr	r3, [sp, #8]
 8011274:	6126      	str	r6, [r4, #16]
 8011276:	18f6      	adds	r6, r6, r3
 8011278:	6026      	str	r6, [r4, #0]
 801127a:	6165      	str	r5, [r4, #20]
 801127c:	9e01      	ldr	r6, [sp, #4]
 801127e:	1aed      	subs	r5, r5, r3
 8011280:	60a5      	str	r5, [r4, #8]
 8011282:	9b01      	ldr	r3, [sp, #4]
 8011284:	429e      	cmp	r6, r3
 8011286:	d900      	bls.n	801128a <__ssputs_r+0x8e>
 8011288:	9e01      	ldr	r6, [sp, #4]
 801128a:	0032      	movs	r2, r6
 801128c:	9903      	ldr	r1, [sp, #12]
 801128e:	6820      	ldr	r0, [r4, #0]
 8011290:	f000 faa4 	bl	80117dc <memmove>
 8011294:	68a3      	ldr	r3, [r4, #8]
 8011296:	2000      	movs	r0, #0
 8011298:	1b9b      	subs	r3, r3, r6
 801129a:	60a3      	str	r3, [r4, #8]
 801129c:	6823      	ldr	r3, [r4, #0]
 801129e:	199e      	adds	r6, r3, r6
 80112a0:	6026      	str	r6, [r4, #0]
 80112a2:	e7da      	b.n	801125a <__ssputs_r+0x5e>
 80112a4:	002a      	movs	r2, r5
 80112a6:	0038      	movs	r0, r7
 80112a8:	f000 faab 	bl	8011802 <_realloc_r>
 80112ac:	1e06      	subs	r6, r0, #0
 80112ae:	d1e0      	bne.n	8011272 <__ssputs_r+0x76>
 80112b0:	0038      	movs	r0, r7
 80112b2:	6921      	ldr	r1, [r4, #16]
 80112b4:	f7ff ff58 	bl	8011168 <_free_r>
 80112b8:	e7c7      	b.n	801124a <__ssputs_r+0x4e>
 80112ba:	46c0      	nop			; (mov r8, r8)
 80112bc:	fffffb7f 	.word	0xfffffb7f

080112c0 <_svfiprintf_r>:
 80112c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112c2:	b0a1      	sub	sp, #132	; 0x84
 80112c4:	9003      	str	r0, [sp, #12]
 80112c6:	001d      	movs	r5, r3
 80112c8:	898b      	ldrh	r3, [r1, #12]
 80112ca:	000f      	movs	r7, r1
 80112cc:	0016      	movs	r6, r2
 80112ce:	061b      	lsls	r3, r3, #24
 80112d0:	d511      	bpl.n	80112f6 <_svfiprintf_r+0x36>
 80112d2:	690b      	ldr	r3, [r1, #16]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d10e      	bne.n	80112f6 <_svfiprintf_r+0x36>
 80112d8:	2140      	movs	r1, #64	; 0x40
 80112da:	f7fd fd37 	bl	800ed4c <_malloc_r>
 80112de:	6038      	str	r0, [r7, #0]
 80112e0:	6138      	str	r0, [r7, #16]
 80112e2:	2800      	cmp	r0, #0
 80112e4:	d105      	bne.n	80112f2 <_svfiprintf_r+0x32>
 80112e6:	230c      	movs	r3, #12
 80112e8:	9a03      	ldr	r2, [sp, #12]
 80112ea:	3801      	subs	r0, #1
 80112ec:	6013      	str	r3, [r2, #0]
 80112ee:	b021      	add	sp, #132	; 0x84
 80112f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80112f2:	2340      	movs	r3, #64	; 0x40
 80112f4:	617b      	str	r3, [r7, #20]
 80112f6:	2300      	movs	r3, #0
 80112f8:	ac08      	add	r4, sp, #32
 80112fa:	6163      	str	r3, [r4, #20]
 80112fc:	3320      	adds	r3, #32
 80112fe:	7663      	strb	r3, [r4, #25]
 8011300:	3310      	adds	r3, #16
 8011302:	76a3      	strb	r3, [r4, #26]
 8011304:	9507      	str	r5, [sp, #28]
 8011306:	0035      	movs	r5, r6
 8011308:	782b      	ldrb	r3, [r5, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d001      	beq.n	8011312 <_svfiprintf_r+0x52>
 801130e:	2b25      	cmp	r3, #37	; 0x25
 8011310:	d147      	bne.n	80113a2 <_svfiprintf_r+0xe2>
 8011312:	1bab      	subs	r3, r5, r6
 8011314:	9305      	str	r3, [sp, #20]
 8011316:	42b5      	cmp	r5, r6
 8011318:	d00c      	beq.n	8011334 <_svfiprintf_r+0x74>
 801131a:	0032      	movs	r2, r6
 801131c:	0039      	movs	r1, r7
 801131e:	9803      	ldr	r0, [sp, #12]
 8011320:	f7ff ff6c 	bl	80111fc <__ssputs_r>
 8011324:	1c43      	adds	r3, r0, #1
 8011326:	d100      	bne.n	801132a <_svfiprintf_r+0x6a>
 8011328:	e0ae      	b.n	8011488 <_svfiprintf_r+0x1c8>
 801132a:	6962      	ldr	r2, [r4, #20]
 801132c:	9b05      	ldr	r3, [sp, #20]
 801132e:	4694      	mov	ip, r2
 8011330:	4463      	add	r3, ip
 8011332:	6163      	str	r3, [r4, #20]
 8011334:	782b      	ldrb	r3, [r5, #0]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d100      	bne.n	801133c <_svfiprintf_r+0x7c>
 801133a:	e0a5      	b.n	8011488 <_svfiprintf_r+0x1c8>
 801133c:	2201      	movs	r2, #1
 801133e:	2300      	movs	r3, #0
 8011340:	4252      	negs	r2, r2
 8011342:	6062      	str	r2, [r4, #4]
 8011344:	a904      	add	r1, sp, #16
 8011346:	3254      	adds	r2, #84	; 0x54
 8011348:	1852      	adds	r2, r2, r1
 801134a:	1c6e      	adds	r6, r5, #1
 801134c:	6023      	str	r3, [r4, #0]
 801134e:	60e3      	str	r3, [r4, #12]
 8011350:	60a3      	str	r3, [r4, #8]
 8011352:	7013      	strb	r3, [r2, #0]
 8011354:	65a3      	str	r3, [r4, #88]	; 0x58
 8011356:	2205      	movs	r2, #5
 8011358:	7831      	ldrb	r1, [r6, #0]
 801135a:	4854      	ldr	r0, [pc, #336]	; (80114ac <_svfiprintf_r+0x1ec>)
 801135c:	f7ff fb20 	bl	80109a0 <memchr>
 8011360:	1c75      	adds	r5, r6, #1
 8011362:	2800      	cmp	r0, #0
 8011364:	d11f      	bne.n	80113a6 <_svfiprintf_r+0xe6>
 8011366:	6822      	ldr	r2, [r4, #0]
 8011368:	06d3      	lsls	r3, r2, #27
 801136a:	d504      	bpl.n	8011376 <_svfiprintf_r+0xb6>
 801136c:	2353      	movs	r3, #83	; 0x53
 801136e:	a904      	add	r1, sp, #16
 8011370:	185b      	adds	r3, r3, r1
 8011372:	2120      	movs	r1, #32
 8011374:	7019      	strb	r1, [r3, #0]
 8011376:	0713      	lsls	r3, r2, #28
 8011378:	d504      	bpl.n	8011384 <_svfiprintf_r+0xc4>
 801137a:	2353      	movs	r3, #83	; 0x53
 801137c:	a904      	add	r1, sp, #16
 801137e:	185b      	adds	r3, r3, r1
 8011380:	212b      	movs	r1, #43	; 0x2b
 8011382:	7019      	strb	r1, [r3, #0]
 8011384:	7833      	ldrb	r3, [r6, #0]
 8011386:	2b2a      	cmp	r3, #42	; 0x2a
 8011388:	d016      	beq.n	80113b8 <_svfiprintf_r+0xf8>
 801138a:	0035      	movs	r5, r6
 801138c:	2100      	movs	r1, #0
 801138e:	200a      	movs	r0, #10
 8011390:	68e3      	ldr	r3, [r4, #12]
 8011392:	782a      	ldrb	r2, [r5, #0]
 8011394:	1c6e      	adds	r6, r5, #1
 8011396:	3a30      	subs	r2, #48	; 0x30
 8011398:	2a09      	cmp	r2, #9
 801139a:	d94e      	bls.n	801143a <_svfiprintf_r+0x17a>
 801139c:	2900      	cmp	r1, #0
 801139e:	d111      	bne.n	80113c4 <_svfiprintf_r+0x104>
 80113a0:	e017      	b.n	80113d2 <_svfiprintf_r+0x112>
 80113a2:	3501      	adds	r5, #1
 80113a4:	e7b0      	b.n	8011308 <_svfiprintf_r+0x48>
 80113a6:	4b41      	ldr	r3, [pc, #260]	; (80114ac <_svfiprintf_r+0x1ec>)
 80113a8:	6822      	ldr	r2, [r4, #0]
 80113aa:	1ac0      	subs	r0, r0, r3
 80113ac:	2301      	movs	r3, #1
 80113ae:	4083      	lsls	r3, r0
 80113b0:	4313      	orrs	r3, r2
 80113b2:	002e      	movs	r6, r5
 80113b4:	6023      	str	r3, [r4, #0]
 80113b6:	e7ce      	b.n	8011356 <_svfiprintf_r+0x96>
 80113b8:	9b07      	ldr	r3, [sp, #28]
 80113ba:	1d19      	adds	r1, r3, #4
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	9107      	str	r1, [sp, #28]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	db01      	blt.n	80113c8 <_svfiprintf_r+0x108>
 80113c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80113c6:	e004      	b.n	80113d2 <_svfiprintf_r+0x112>
 80113c8:	425b      	negs	r3, r3
 80113ca:	60e3      	str	r3, [r4, #12]
 80113cc:	2302      	movs	r3, #2
 80113ce:	4313      	orrs	r3, r2
 80113d0:	6023      	str	r3, [r4, #0]
 80113d2:	782b      	ldrb	r3, [r5, #0]
 80113d4:	2b2e      	cmp	r3, #46	; 0x2e
 80113d6:	d10a      	bne.n	80113ee <_svfiprintf_r+0x12e>
 80113d8:	786b      	ldrb	r3, [r5, #1]
 80113da:	2b2a      	cmp	r3, #42	; 0x2a
 80113dc:	d135      	bne.n	801144a <_svfiprintf_r+0x18a>
 80113de:	9b07      	ldr	r3, [sp, #28]
 80113e0:	3502      	adds	r5, #2
 80113e2:	1d1a      	adds	r2, r3, #4
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	9207      	str	r2, [sp, #28]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	db2b      	blt.n	8011444 <_svfiprintf_r+0x184>
 80113ec:	9309      	str	r3, [sp, #36]	; 0x24
 80113ee:	4e30      	ldr	r6, [pc, #192]	; (80114b0 <_svfiprintf_r+0x1f0>)
 80113f0:	2203      	movs	r2, #3
 80113f2:	0030      	movs	r0, r6
 80113f4:	7829      	ldrb	r1, [r5, #0]
 80113f6:	f7ff fad3 	bl	80109a0 <memchr>
 80113fa:	2800      	cmp	r0, #0
 80113fc:	d006      	beq.n	801140c <_svfiprintf_r+0x14c>
 80113fe:	2340      	movs	r3, #64	; 0x40
 8011400:	1b80      	subs	r0, r0, r6
 8011402:	4083      	lsls	r3, r0
 8011404:	6822      	ldr	r2, [r4, #0]
 8011406:	3501      	adds	r5, #1
 8011408:	4313      	orrs	r3, r2
 801140a:	6023      	str	r3, [r4, #0]
 801140c:	7829      	ldrb	r1, [r5, #0]
 801140e:	2206      	movs	r2, #6
 8011410:	4828      	ldr	r0, [pc, #160]	; (80114b4 <_svfiprintf_r+0x1f4>)
 8011412:	1c6e      	adds	r6, r5, #1
 8011414:	7621      	strb	r1, [r4, #24]
 8011416:	f7ff fac3 	bl	80109a0 <memchr>
 801141a:	2800      	cmp	r0, #0
 801141c:	d03c      	beq.n	8011498 <_svfiprintf_r+0x1d8>
 801141e:	4b26      	ldr	r3, [pc, #152]	; (80114b8 <_svfiprintf_r+0x1f8>)
 8011420:	2b00      	cmp	r3, #0
 8011422:	d125      	bne.n	8011470 <_svfiprintf_r+0x1b0>
 8011424:	2207      	movs	r2, #7
 8011426:	9b07      	ldr	r3, [sp, #28]
 8011428:	3307      	adds	r3, #7
 801142a:	4393      	bics	r3, r2
 801142c:	3308      	adds	r3, #8
 801142e:	9307      	str	r3, [sp, #28]
 8011430:	6963      	ldr	r3, [r4, #20]
 8011432:	9a04      	ldr	r2, [sp, #16]
 8011434:	189b      	adds	r3, r3, r2
 8011436:	6163      	str	r3, [r4, #20]
 8011438:	e765      	b.n	8011306 <_svfiprintf_r+0x46>
 801143a:	4343      	muls	r3, r0
 801143c:	0035      	movs	r5, r6
 801143e:	2101      	movs	r1, #1
 8011440:	189b      	adds	r3, r3, r2
 8011442:	e7a6      	b.n	8011392 <_svfiprintf_r+0xd2>
 8011444:	2301      	movs	r3, #1
 8011446:	425b      	negs	r3, r3
 8011448:	e7d0      	b.n	80113ec <_svfiprintf_r+0x12c>
 801144a:	2300      	movs	r3, #0
 801144c:	200a      	movs	r0, #10
 801144e:	001a      	movs	r2, r3
 8011450:	3501      	adds	r5, #1
 8011452:	6063      	str	r3, [r4, #4]
 8011454:	7829      	ldrb	r1, [r5, #0]
 8011456:	1c6e      	adds	r6, r5, #1
 8011458:	3930      	subs	r1, #48	; 0x30
 801145a:	2909      	cmp	r1, #9
 801145c:	d903      	bls.n	8011466 <_svfiprintf_r+0x1a6>
 801145e:	2b00      	cmp	r3, #0
 8011460:	d0c5      	beq.n	80113ee <_svfiprintf_r+0x12e>
 8011462:	9209      	str	r2, [sp, #36]	; 0x24
 8011464:	e7c3      	b.n	80113ee <_svfiprintf_r+0x12e>
 8011466:	4342      	muls	r2, r0
 8011468:	0035      	movs	r5, r6
 801146a:	2301      	movs	r3, #1
 801146c:	1852      	adds	r2, r2, r1
 801146e:	e7f1      	b.n	8011454 <_svfiprintf_r+0x194>
 8011470:	ab07      	add	r3, sp, #28
 8011472:	9300      	str	r3, [sp, #0]
 8011474:	003a      	movs	r2, r7
 8011476:	0021      	movs	r1, r4
 8011478:	4b10      	ldr	r3, [pc, #64]	; (80114bc <_svfiprintf_r+0x1fc>)
 801147a:	9803      	ldr	r0, [sp, #12]
 801147c:	f7fd fd86 	bl	800ef8c <_printf_float>
 8011480:	9004      	str	r0, [sp, #16]
 8011482:	9b04      	ldr	r3, [sp, #16]
 8011484:	3301      	adds	r3, #1
 8011486:	d1d3      	bne.n	8011430 <_svfiprintf_r+0x170>
 8011488:	89bb      	ldrh	r3, [r7, #12]
 801148a:	980d      	ldr	r0, [sp, #52]	; 0x34
 801148c:	065b      	lsls	r3, r3, #25
 801148e:	d400      	bmi.n	8011492 <_svfiprintf_r+0x1d2>
 8011490:	e72d      	b.n	80112ee <_svfiprintf_r+0x2e>
 8011492:	2001      	movs	r0, #1
 8011494:	4240      	negs	r0, r0
 8011496:	e72a      	b.n	80112ee <_svfiprintf_r+0x2e>
 8011498:	ab07      	add	r3, sp, #28
 801149a:	9300      	str	r3, [sp, #0]
 801149c:	003a      	movs	r2, r7
 801149e:	0021      	movs	r1, r4
 80114a0:	4b06      	ldr	r3, [pc, #24]	; (80114bc <_svfiprintf_r+0x1fc>)
 80114a2:	9803      	ldr	r0, [sp, #12]
 80114a4:	f7fe f824 	bl	800f4f0 <_printf_i>
 80114a8:	e7ea      	b.n	8011480 <_svfiprintf_r+0x1c0>
 80114aa:	46c0      	nop			; (mov r8, r8)
 80114ac:	08013e1c 	.word	0x08013e1c
 80114b0:	08013e22 	.word	0x08013e22
 80114b4:	08013e26 	.word	0x08013e26
 80114b8:	0800ef8d 	.word	0x0800ef8d
 80114bc:	080111fd 	.word	0x080111fd

080114c0 <_read_r>:
 80114c0:	b570      	push	{r4, r5, r6, lr}
 80114c2:	0004      	movs	r4, r0
 80114c4:	0008      	movs	r0, r1
 80114c6:	0011      	movs	r1, r2
 80114c8:	001a      	movs	r2, r3
 80114ca:	2300      	movs	r3, #0
 80114cc:	4d05      	ldr	r5, [pc, #20]	; (80114e4 <_read_r+0x24>)
 80114ce:	602b      	str	r3, [r5, #0]
 80114d0:	f7f3 f8e4 	bl	800469c <_read>
 80114d4:	1c43      	adds	r3, r0, #1
 80114d6:	d103      	bne.n	80114e0 <_read_r+0x20>
 80114d8:	682b      	ldr	r3, [r5, #0]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d000      	beq.n	80114e0 <_read_r+0x20>
 80114de:	6023      	str	r3, [r4, #0]
 80114e0:	bd70      	pop	{r4, r5, r6, pc}
 80114e2:	46c0      	nop			; (mov r8, r8)
 80114e4:	2000219c 	.word	0x2000219c

080114e8 <__swbuf_r>:
 80114e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ea:	0005      	movs	r5, r0
 80114ec:	000e      	movs	r6, r1
 80114ee:	0014      	movs	r4, r2
 80114f0:	2800      	cmp	r0, #0
 80114f2:	d004      	beq.n	80114fe <__swbuf_r+0x16>
 80114f4:	6983      	ldr	r3, [r0, #24]
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d101      	bne.n	80114fe <__swbuf_r+0x16>
 80114fa:	f7fd fb2d 	bl	800eb58 <__sinit>
 80114fe:	4b22      	ldr	r3, [pc, #136]	; (8011588 <__swbuf_r+0xa0>)
 8011500:	429c      	cmp	r4, r3
 8011502:	d12e      	bne.n	8011562 <__swbuf_r+0x7a>
 8011504:	686c      	ldr	r4, [r5, #4]
 8011506:	69a3      	ldr	r3, [r4, #24]
 8011508:	60a3      	str	r3, [r4, #8]
 801150a:	89a3      	ldrh	r3, [r4, #12]
 801150c:	071b      	lsls	r3, r3, #28
 801150e:	d532      	bpl.n	8011576 <__swbuf_r+0x8e>
 8011510:	6923      	ldr	r3, [r4, #16]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d02f      	beq.n	8011576 <__swbuf_r+0x8e>
 8011516:	6823      	ldr	r3, [r4, #0]
 8011518:	6922      	ldr	r2, [r4, #16]
 801151a:	b2f7      	uxtb	r7, r6
 801151c:	1a98      	subs	r0, r3, r2
 801151e:	6963      	ldr	r3, [r4, #20]
 8011520:	b2f6      	uxtb	r6, r6
 8011522:	4283      	cmp	r3, r0
 8011524:	dc05      	bgt.n	8011532 <__swbuf_r+0x4a>
 8011526:	0021      	movs	r1, r4
 8011528:	0028      	movs	r0, r5
 801152a:	f7ff f9d7 	bl	80108dc <_fflush_r>
 801152e:	2800      	cmp	r0, #0
 8011530:	d127      	bne.n	8011582 <__swbuf_r+0x9a>
 8011532:	68a3      	ldr	r3, [r4, #8]
 8011534:	3001      	adds	r0, #1
 8011536:	3b01      	subs	r3, #1
 8011538:	60a3      	str	r3, [r4, #8]
 801153a:	6823      	ldr	r3, [r4, #0]
 801153c:	1c5a      	adds	r2, r3, #1
 801153e:	6022      	str	r2, [r4, #0]
 8011540:	701f      	strb	r7, [r3, #0]
 8011542:	6963      	ldr	r3, [r4, #20]
 8011544:	4283      	cmp	r3, r0
 8011546:	d004      	beq.n	8011552 <__swbuf_r+0x6a>
 8011548:	89a3      	ldrh	r3, [r4, #12]
 801154a:	07db      	lsls	r3, r3, #31
 801154c:	d507      	bpl.n	801155e <__swbuf_r+0x76>
 801154e:	2e0a      	cmp	r6, #10
 8011550:	d105      	bne.n	801155e <__swbuf_r+0x76>
 8011552:	0021      	movs	r1, r4
 8011554:	0028      	movs	r0, r5
 8011556:	f7ff f9c1 	bl	80108dc <_fflush_r>
 801155a:	2800      	cmp	r0, #0
 801155c:	d111      	bne.n	8011582 <__swbuf_r+0x9a>
 801155e:	0030      	movs	r0, r6
 8011560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011562:	4b0a      	ldr	r3, [pc, #40]	; (801158c <__swbuf_r+0xa4>)
 8011564:	429c      	cmp	r4, r3
 8011566:	d101      	bne.n	801156c <__swbuf_r+0x84>
 8011568:	68ac      	ldr	r4, [r5, #8]
 801156a:	e7cc      	b.n	8011506 <__swbuf_r+0x1e>
 801156c:	4b08      	ldr	r3, [pc, #32]	; (8011590 <__swbuf_r+0xa8>)
 801156e:	429c      	cmp	r4, r3
 8011570:	d1c9      	bne.n	8011506 <__swbuf_r+0x1e>
 8011572:	68ec      	ldr	r4, [r5, #12]
 8011574:	e7c7      	b.n	8011506 <__swbuf_r+0x1e>
 8011576:	0021      	movs	r1, r4
 8011578:	0028      	movs	r0, r5
 801157a:	f000 f80b 	bl	8011594 <__swsetup_r>
 801157e:	2800      	cmp	r0, #0
 8011580:	d0c9      	beq.n	8011516 <__swbuf_r+0x2e>
 8011582:	2601      	movs	r6, #1
 8011584:	4276      	negs	r6, r6
 8011586:	e7ea      	b.n	801155e <__swbuf_r+0x76>
 8011588:	08013ab8 	.word	0x08013ab8
 801158c:	08013ad8 	.word	0x08013ad8
 8011590:	08013a98 	.word	0x08013a98

08011594 <__swsetup_r>:
 8011594:	4b37      	ldr	r3, [pc, #220]	; (8011674 <__swsetup_r+0xe0>)
 8011596:	b570      	push	{r4, r5, r6, lr}
 8011598:	681d      	ldr	r5, [r3, #0]
 801159a:	0006      	movs	r6, r0
 801159c:	000c      	movs	r4, r1
 801159e:	2d00      	cmp	r5, #0
 80115a0:	d005      	beq.n	80115ae <__swsetup_r+0x1a>
 80115a2:	69ab      	ldr	r3, [r5, #24]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d102      	bne.n	80115ae <__swsetup_r+0x1a>
 80115a8:	0028      	movs	r0, r5
 80115aa:	f7fd fad5 	bl	800eb58 <__sinit>
 80115ae:	4b32      	ldr	r3, [pc, #200]	; (8011678 <__swsetup_r+0xe4>)
 80115b0:	429c      	cmp	r4, r3
 80115b2:	d10f      	bne.n	80115d4 <__swsetup_r+0x40>
 80115b4:	686c      	ldr	r4, [r5, #4]
 80115b6:	230c      	movs	r3, #12
 80115b8:	5ee2      	ldrsh	r2, [r4, r3]
 80115ba:	b293      	uxth	r3, r2
 80115bc:	0711      	lsls	r1, r2, #28
 80115be:	d42d      	bmi.n	801161c <__swsetup_r+0x88>
 80115c0:	06d9      	lsls	r1, r3, #27
 80115c2:	d411      	bmi.n	80115e8 <__swsetup_r+0x54>
 80115c4:	2309      	movs	r3, #9
 80115c6:	2001      	movs	r0, #1
 80115c8:	6033      	str	r3, [r6, #0]
 80115ca:	3337      	adds	r3, #55	; 0x37
 80115cc:	4313      	orrs	r3, r2
 80115ce:	81a3      	strh	r3, [r4, #12]
 80115d0:	4240      	negs	r0, r0
 80115d2:	bd70      	pop	{r4, r5, r6, pc}
 80115d4:	4b29      	ldr	r3, [pc, #164]	; (801167c <__swsetup_r+0xe8>)
 80115d6:	429c      	cmp	r4, r3
 80115d8:	d101      	bne.n	80115de <__swsetup_r+0x4a>
 80115da:	68ac      	ldr	r4, [r5, #8]
 80115dc:	e7eb      	b.n	80115b6 <__swsetup_r+0x22>
 80115de:	4b28      	ldr	r3, [pc, #160]	; (8011680 <__swsetup_r+0xec>)
 80115e0:	429c      	cmp	r4, r3
 80115e2:	d1e8      	bne.n	80115b6 <__swsetup_r+0x22>
 80115e4:	68ec      	ldr	r4, [r5, #12]
 80115e6:	e7e6      	b.n	80115b6 <__swsetup_r+0x22>
 80115e8:	075b      	lsls	r3, r3, #29
 80115ea:	d513      	bpl.n	8011614 <__swsetup_r+0x80>
 80115ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80115ee:	2900      	cmp	r1, #0
 80115f0:	d008      	beq.n	8011604 <__swsetup_r+0x70>
 80115f2:	0023      	movs	r3, r4
 80115f4:	3344      	adds	r3, #68	; 0x44
 80115f6:	4299      	cmp	r1, r3
 80115f8:	d002      	beq.n	8011600 <__swsetup_r+0x6c>
 80115fa:	0030      	movs	r0, r6
 80115fc:	f7ff fdb4 	bl	8011168 <_free_r>
 8011600:	2300      	movs	r3, #0
 8011602:	6363      	str	r3, [r4, #52]	; 0x34
 8011604:	2224      	movs	r2, #36	; 0x24
 8011606:	89a3      	ldrh	r3, [r4, #12]
 8011608:	4393      	bics	r3, r2
 801160a:	81a3      	strh	r3, [r4, #12]
 801160c:	2300      	movs	r3, #0
 801160e:	6063      	str	r3, [r4, #4]
 8011610:	6923      	ldr	r3, [r4, #16]
 8011612:	6023      	str	r3, [r4, #0]
 8011614:	2308      	movs	r3, #8
 8011616:	89a2      	ldrh	r2, [r4, #12]
 8011618:	4313      	orrs	r3, r2
 801161a:	81a3      	strh	r3, [r4, #12]
 801161c:	6923      	ldr	r3, [r4, #16]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d10b      	bne.n	801163a <__swsetup_r+0xa6>
 8011622:	21a0      	movs	r1, #160	; 0xa0
 8011624:	2280      	movs	r2, #128	; 0x80
 8011626:	89a3      	ldrh	r3, [r4, #12]
 8011628:	0089      	lsls	r1, r1, #2
 801162a:	0092      	lsls	r2, r2, #2
 801162c:	400b      	ands	r3, r1
 801162e:	4293      	cmp	r3, r2
 8011630:	d003      	beq.n	801163a <__swsetup_r+0xa6>
 8011632:	0021      	movs	r1, r4
 8011634:	0030      	movs	r0, r6
 8011636:	f000 f87b 	bl	8011730 <__smakebuf_r>
 801163a:	220c      	movs	r2, #12
 801163c:	5ea3      	ldrsh	r3, [r4, r2]
 801163e:	2001      	movs	r0, #1
 8011640:	001a      	movs	r2, r3
 8011642:	b299      	uxth	r1, r3
 8011644:	4002      	ands	r2, r0
 8011646:	4203      	tst	r3, r0
 8011648:	d00f      	beq.n	801166a <__swsetup_r+0xd6>
 801164a:	2200      	movs	r2, #0
 801164c:	60a2      	str	r2, [r4, #8]
 801164e:	6962      	ldr	r2, [r4, #20]
 8011650:	4252      	negs	r2, r2
 8011652:	61a2      	str	r2, [r4, #24]
 8011654:	2000      	movs	r0, #0
 8011656:	6922      	ldr	r2, [r4, #16]
 8011658:	4282      	cmp	r2, r0
 801165a:	d1ba      	bne.n	80115d2 <__swsetup_r+0x3e>
 801165c:	060a      	lsls	r2, r1, #24
 801165e:	d5b8      	bpl.n	80115d2 <__swsetup_r+0x3e>
 8011660:	2240      	movs	r2, #64	; 0x40
 8011662:	4313      	orrs	r3, r2
 8011664:	81a3      	strh	r3, [r4, #12]
 8011666:	3801      	subs	r0, #1
 8011668:	e7b3      	b.n	80115d2 <__swsetup_r+0x3e>
 801166a:	0788      	lsls	r0, r1, #30
 801166c:	d400      	bmi.n	8011670 <__swsetup_r+0xdc>
 801166e:	6962      	ldr	r2, [r4, #20]
 8011670:	60a2      	str	r2, [r4, #8]
 8011672:	e7ef      	b.n	8011654 <__swsetup_r+0xc0>
 8011674:	20000070 	.word	0x20000070
 8011678:	08013ab8 	.word	0x08013ab8
 801167c:	08013ad8 	.word	0x08013ad8
 8011680:	08013a98 	.word	0x08013a98

08011684 <__assert_func>:
 8011684:	b530      	push	{r4, r5, lr}
 8011686:	0014      	movs	r4, r2
 8011688:	001a      	movs	r2, r3
 801168a:	4b09      	ldr	r3, [pc, #36]	; (80116b0 <__assert_func+0x2c>)
 801168c:	0005      	movs	r5, r0
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	b085      	sub	sp, #20
 8011692:	68d8      	ldr	r0, [r3, #12]
 8011694:	4b07      	ldr	r3, [pc, #28]	; (80116b4 <__assert_func+0x30>)
 8011696:	2c00      	cmp	r4, #0
 8011698:	d101      	bne.n	801169e <__assert_func+0x1a>
 801169a:	4b07      	ldr	r3, [pc, #28]	; (80116b8 <__assert_func+0x34>)
 801169c:	001c      	movs	r4, r3
 801169e:	9301      	str	r3, [sp, #4]
 80116a0:	9100      	str	r1, [sp, #0]
 80116a2:	002b      	movs	r3, r5
 80116a4:	4905      	ldr	r1, [pc, #20]	; (80116bc <__assert_func+0x38>)
 80116a6:	9402      	str	r4, [sp, #8]
 80116a8:	f000 f80a 	bl	80116c0 <fiprintf>
 80116ac:	f000 fa47 	bl	8011b3e <abort>
 80116b0:	20000070 	.word	0x20000070
 80116b4:	08013e2d 	.word	0x08013e2d
 80116b8:	08013e68 	.word	0x08013e68
 80116bc:	08013e3a 	.word	0x08013e3a

080116c0 <fiprintf>:
 80116c0:	b40e      	push	{r1, r2, r3}
 80116c2:	b503      	push	{r0, r1, lr}
 80116c4:	0001      	movs	r1, r0
 80116c6:	ab03      	add	r3, sp, #12
 80116c8:	4804      	ldr	r0, [pc, #16]	; (80116dc <fiprintf+0x1c>)
 80116ca:	cb04      	ldmia	r3!, {r2}
 80116cc:	6800      	ldr	r0, [r0, #0]
 80116ce:	9301      	str	r3, [sp, #4]
 80116d0:	f000 f8ee 	bl	80118b0 <_vfiprintf_r>
 80116d4:	b002      	add	sp, #8
 80116d6:	bc08      	pop	{r3}
 80116d8:	b003      	add	sp, #12
 80116da:	4718      	bx	r3
 80116dc:	20000070 	.word	0x20000070

080116e0 <__swhatbuf_r>:
 80116e0:	b570      	push	{r4, r5, r6, lr}
 80116e2:	000e      	movs	r6, r1
 80116e4:	001d      	movs	r5, r3
 80116e6:	230e      	movs	r3, #14
 80116e8:	5ec9      	ldrsh	r1, [r1, r3]
 80116ea:	0014      	movs	r4, r2
 80116ec:	b096      	sub	sp, #88	; 0x58
 80116ee:	2900      	cmp	r1, #0
 80116f0:	da08      	bge.n	8011704 <__swhatbuf_r+0x24>
 80116f2:	220c      	movs	r2, #12
 80116f4:	5eb3      	ldrsh	r3, [r6, r2]
 80116f6:	2200      	movs	r2, #0
 80116f8:	602a      	str	r2, [r5, #0]
 80116fa:	061b      	lsls	r3, r3, #24
 80116fc:	d411      	bmi.n	8011722 <__swhatbuf_r+0x42>
 80116fe:	2380      	movs	r3, #128	; 0x80
 8011700:	00db      	lsls	r3, r3, #3
 8011702:	e00f      	b.n	8011724 <__swhatbuf_r+0x44>
 8011704:	466a      	mov	r2, sp
 8011706:	f000 fa21 	bl	8011b4c <_fstat_r>
 801170a:	2800      	cmp	r0, #0
 801170c:	dbf1      	blt.n	80116f2 <__swhatbuf_r+0x12>
 801170e:	23f0      	movs	r3, #240	; 0xf0
 8011710:	9901      	ldr	r1, [sp, #4]
 8011712:	021b      	lsls	r3, r3, #8
 8011714:	4019      	ands	r1, r3
 8011716:	4b05      	ldr	r3, [pc, #20]	; (801172c <__swhatbuf_r+0x4c>)
 8011718:	18c9      	adds	r1, r1, r3
 801171a:	424b      	negs	r3, r1
 801171c:	4159      	adcs	r1, r3
 801171e:	6029      	str	r1, [r5, #0]
 8011720:	e7ed      	b.n	80116fe <__swhatbuf_r+0x1e>
 8011722:	2340      	movs	r3, #64	; 0x40
 8011724:	2000      	movs	r0, #0
 8011726:	6023      	str	r3, [r4, #0]
 8011728:	b016      	add	sp, #88	; 0x58
 801172a:	bd70      	pop	{r4, r5, r6, pc}
 801172c:	ffffe000 	.word	0xffffe000

08011730 <__smakebuf_r>:
 8011730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011732:	2602      	movs	r6, #2
 8011734:	898b      	ldrh	r3, [r1, #12]
 8011736:	0005      	movs	r5, r0
 8011738:	000c      	movs	r4, r1
 801173a:	4233      	tst	r3, r6
 801173c:	d006      	beq.n	801174c <__smakebuf_r+0x1c>
 801173e:	0023      	movs	r3, r4
 8011740:	3347      	adds	r3, #71	; 0x47
 8011742:	6023      	str	r3, [r4, #0]
 8011744:	6123      	str	r3, [r4, #16]
 8011746:	2301      	movs	r3, #1
 8011748:	6163      	str	r3, [r4, #20]
 801174a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 801174c:	466a      	mov	r2, sp
 801174e:	ab01      	add	r3, sp, #4
 8011750:	f7ff ffc6 	bl	80116e0 <__swhatbuf_r>
 8011754:	9900      	ldr	r1, [sp, #0]
 8011756:	0007      	movs	r7, r0
 8011758:	0028      	movs	r0, r5
 801175a:	f7fd faf7 	bl	800ed4c <_malloc_r>
 801175e:	2800      	cmp	r0, #0
 8011760:	d108      	bne.n	8011774 <__smakebuf_r+0x44>
 8011762:	220c      	movs	r2, #12
 8011764:	5ea3      	ldrsh	r3, [r4, r2]
 8011766:	059a      	lsls	r2, r3, #22
 8011768:	d4ef      	bmi.n	801174a <__smakebuf_r+0x1a>
 801176a:	2203      	movs	r2, #3
 801176c:	4393      	bics	r3, r2
 801176e:	431e      	orrs	r6, r3
 8011770:	81a6      	strh	r6, [r4, #12]
 8011772:	e7e4      	b.n	801173e <__smakebuf_r+0xe>
 8011774:	4b0f      	ldr	r3, [pc, #60]	; (80117b4 <__smakebuf_r+0x84>)
 8011776:	62ab      	str	r3, [r5, #40]	; 0x28
 8011778:	2380      	movs	r3, #128	; 0x80
 801177a:	89a2      	ldrh	r2, [r4, #12]
 801177c:	6020      	str	r0, [r4, #0]
 801177e:	4313      	orrs	r3, r2
 8011780:	81a3      	strh	r3, [r4, #12]
 8011782:	9b00      	ldr	r3, [sp, #0]
 8011784:	6120      	str	r0, [r4, #16]
 8011786:	6163      	str	r3, [r4, #20]
 8011788:	9b01      	ldr	r3, [sp, #4]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d00d      	beq.n	80117aa <__smakebuf_r+0x7a>
 801178e:	0028      	movs	r0, r5
 8011790:	230e      	movs	r3, #14
 8011792:	5ee1      	ldrsh	r1, [r4, r3]
 8011794:	f000 f9ec 	bl	8011b70 <_isatty_r>
 8011798:	2800      	cmp	r0, #0
 801179a:	d006      	beq.n	80117aa <__smakebuf_r+0x7a>
 801179c:	2203      	movs	r2, #3
 801179e:	89a3      	ldrh	r3, [r4, #12]
 80117a0:	4393      	bics	r3, r2
 80117a2:	001a      	movs	r2, r3
 80117a4:	2301      	movs	r3, #1
 80117a6:	4313      	orrs	r3, r2
 80117a8:	81a3      	strh	r3, [r4, #12]
 80117aa:	89a0      	ldrh	r0, [r4, #12]
 80117ac:	4307      	orrs	r7, r0
 80117ae:	81a7      	strh	r7, [r4, #12]
 80117b0:	e7cb      	b.n	801174a <__smakebuf_r+0x1a>
 80117b2:	46c0      	nop			; (mov r8, r8)
 80117b4:	0800eadd 	.word	0x0800eadd

080117b8 <__ascii_mbtowc>:
 80117b8:	b082      	sub	sp, #8
 80117ba:	2900      	cmp	r1, #0
 80117bc:	d100      	bne.n	80117c0 <__ascii_mbtowc+0x8>
 80117be:	a901      	add	r1, sp, #4
 80117c0:	1e10      	subs	r0, r2, #0
 80117c2:	d006      	beq.n	80117d2 <__ascii_mbtowc+0x1a>
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d006      	beq.n	80117d6 <__ascii_mbtowc+0x1e>
 80117c8:	7813      	ldrb	r3, [r2, #0]
 80117ca:	600b      	str	r3, [r1, #0]
 80117cc:	7810      	ldrb	r0, [r2, #0]
 80117ce:	1e43      	subs	r3, r0, #1
 80117d0:	4198      	sbcs	r0, r3
 80117d2:	b002      	add	sp, #8
 80117d4:	4770      	bx	lr
 80117d6:	2002      	movs	r0, #2
 80117d8:	4240      	negs	r0, r0
 80117da:	e7fa      	b.n	80117d2 <__ascii_mbtowc+0x1a>

080117dc <memmove>:
 80117dc:	b510      	push	{r4, lr}
 80117de:	4288      	cmp	r0, r1
 80117e0:	d902      	bls.n	80117e8 <memmove+0xc>
 80117e2:	188b      	adds	r3, r1, r2
 80117e4:	4298      	cmp	r0, r3
 80117e6:	d303      	bcc.n	80117f0 <memmove+0x14>
 80117e8:	2300      	movs	r3, #0
 80117ea:	e007      	b.n	80117fc <memmove+0x20>
 80117ec:	5c8b      	ldrb	r3, [r1, r2]
 80117ee:	5483      	strb	r3, [r0, r2]
 80117f0:	3a01      	subs	r2, #1
 80117f2:	d2fb      	bcs.n	80117ec <memmove+0x10>
 80117f4:	bd10      	pop	{r4, pc}
 80117f6:	5ccc      	ldrb	r4, [r1, r3]
 80117f8:	54c4      	strb	r4, [r0, r3]
 80117fa:	3301      	adds	r3, #1
 80117fc:	429a      	cmp	r2, r3
 80117fe:	d1fa      	bne.n	80117f6 <memmove+0x1a>
 8011800:	e7f8      	b.n	80117f4 <memmove+0x18>

08011802 <_realloc_r>:
 8011802:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011804:	0007      	movs	r7, r0
 8011806:	000e      	movs	r6, r1
 8011808:	0014      	movs	r4, r2
 801180a:	2900      	cmp	r1, #0
 801180c:	d105      	bne.n	801181a <_realloc_r+0x18>
 801180e:	0011      	movs	r1, r2
 8011810:	f7fd fa9c 	bl	800ed4c <_malloc_r>
 8011814:	0005      	movs	r5, r0
 8011816:	0028      	movs	r0, r5
 8011818:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801181a:	2a00      	cmp	r2, #0
 801181c:	d103      	bne.n	8011826 <_realloc_r+0x24>
 801181e:	f7ff fca3 	bl	8011168 <_free_r>
 8011822:	0025      	movs	r5, r4
 8011824:	e7f7      	b.n	8011816 <_realloc_r+0x14>
 8011826:	f000 f9b5 	bl	8011b94 <_malloc_usable_size_r>
 801182a:	9001      	str	r0, [sp, #4]
 801182c:	4284      	cmp	r4, r0
 801182e:	d803      	bhi.n	8011838 <_realloc_r+0x36>
 8011830:	0035      	movs	r5, r6
 8011832:	0843      	lsrs	r3, r0, #1
 8011834:	42a3      	cmp	r3, r4
 8011836:	d3ee      	bcc.n	8011816 <_realloc_r+0x14>
 8011838:	0021      	movs	r1, r4
 801183a:	0038      	movs	r0, r7
 801183c:	f7fd fa86 	bl	800ed4c <_malloc_r>
 8011840:	1e05      	subs	r5, r0, #0
 8011842:	d0e8      	beq.n	8011816 <_realloc_r+0x14>
 8011844:	9b01      	ldr	r3, [sp, #4]
 8011846:	0022      	movs	r2, r4
 8011848:	429c      	cmp	r4, r3
 801184a:	d900      	bls.n	801184e <_realloc_r+0x4c>
 801184c:	001a      	movs	r2, r3
 801184e:	0031      	movs	r1, r6
 8011850:	0028      	movs	r0, r5
 8011852:	f7fd fa48 	bl	800ece6 <memcpy>
 8011856:	0031      	movs	r1, r6
 8011858:	0038      	movs	r0, r7
 801185a:	f7ff fc85 	bl	8011168 <_free_r>
 801185e:	e7da      	b.n	8011816 <_realloc_r+0x14>

08011860 <__sfputc_r>:
 8011860:	6893      	ldr	r3, [r2, #8]
 8011862:	b510      	push	{r4, lr}
 8011864:	3b01      	subs	r3, #1
 8011866:	6093      	str	r3, [r2, #8]
 8011868:	2b00      	cmp	r3, #0
 801186a:	da04      	bge.n	8011876 <__sfputc_r+0x16>
 801186c:	6994      	ldr	r4, [r2, #24]
 801186e:	42a3      	cmp	r3, r4
 8011870:	db07      	blt.n	8011882 <__sfputc_r+0x22>
 8011872:	290a      	cmp	r1, #10
 8011874:	d005      	beq.n	8011882 <__sfputc_r+0x22>
 8011876:	6813      	ldr	r3, [r2, #0]
 8011878:	1c58      	adds	r0, r3, #1
 801187a:	6010      	str	r0, [r2, #0]
 801187c:	7019      	strb	r1, [r3, #0]
 801187e:	0008      	movs	r0, r1
 8011880:	bd10      	pop	{r4, pc}
 8011882:	f7ff fe31 	bl	80114e8 <__swbuf_r>
 8011886:	0001      	movs	r1, r0
 8011888:	e7f9      	b.n	801187e <__sfputc_r+0x1e>

0801188a <__sfputs_r>:
 801188a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801188c:	0006      	movs	r6, r0
 801188e:	000f      	movs	r7, r1
 8011890:	0014      	movs	r4, r2
 8011892:	18d5      	adds	r5, r2, r3
 8011894:	42ac      	cmp	r4, r5
 8011896:	d101      	bne.n	801189c <__sfputs_r+0x12>
 8011898:	2000      	movs	r0, #0
 801189a:	e007      	b.n	80118ac <__sfputs_r+0x22>
 801189c:	7821      	ldrb	r1, [r4, #0]
 801189e:	003a      	movs	r2, r7
 80118a0:	0030      	movs	r0, r6
 80118a2:	f7ff ffdd 	bl	8011860 <__sfputc_r>
 80118a6:	3401      	adds	r4, #1
 80118a8:	1c43      	adds	r3, r0, #1
 80118aa:	d1f3      	bne.n	8011894 <__sfputs_r+0xa>
 80118ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080118b0 <_vfiprintf_r>:
 80118b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80118b2:	b0a1      	sub	sp, #132	; 0x84
 80118b4:	0006      	movs	r6, r0
 80118b6:	000c      	movs	r4, r1
 80118b8:	001f      	movs	r7, r3
 80118ba:	9203      	str	r2, [sp, #12]
 80118bc:	2800      	cmp	r0, #0
 80118be:	d004      	beq.n	80118ca <_vfiprintf_r+0x1a>
 80118c0:	6983      	ldr	r3, [r0, #24]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d101      	bne.n	80118ca <_vfiprintf_r+0x1a>
 80118c6:	f7fd f947 	bl	800eb58 <__sinit>
 80118ca:	4b8e      	ldr	r3, [pc, #568]	; (8011b04 <_vfiprintf_r+0x254>)
 80118cc:	429c      	cmp	r4, r3
 80118ce:	d11c      	bne.n	801190a <_vfiprintf_r+0x5a>
 80118d0:	6874      	ldr	r4, [r6, #4]
 80118d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118d4:	07db      	lsls	r3, r3, #31
 80118d6:	d405      	bmi.n	80118e4 <_vfiprintf_r+0x34>
 80118d8:	89a3      	ldrh	r3, [r4, #12]
 80118da:	059b      	lsls	r3, r3, #22
 80118dc:	d402      	bmi.n	80118e4 <_vfiprintf_r+0x34>
 80118de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80118e0:	f7fd f9ff 	bl	800ece2 <__retarget_lock_acquire_recursive>
 80118e4:	89a3      	ldrh	r3, [r4, #12]
 80118e6:	071b      	lsls	r3, r3, #28
 80118e8:	d502      	bpl.n	80118f0 <_vfiprintf_r+0x40>
 80118ea:	6923      	ldr	r3, [r4, #16]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d11d      	bne.n	801192c <_vfiprintf_r+0x7c>
 80118f0:	0021      	movs	r1, r4
 80118f2:	0030      	movs	r0, r6
 80118f4:	f7ff fe4e 	bl	8011594 <__swsetup_r>
 80118f8:	2800      	cmp	r0, #0
 80118fa:	d017      	beq.n	801192c <_vfiprintf_r+0x7c>
 80118fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118fe:	07db      	lsls	r3, r3, #31
 8011900:	d50d      	bpl.n	801191e <_vfiprintf_r+0x6e>
 8011902:	2001      	movs	r0, #1
 8011904:	4240      	negs	r0, r0
 8011906:	b021      	add	sp, #132	; 0x84
 8011908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801190a:	4b7f      	ldr	r3, [pc, #508]	; (8011b08 <_vfiprintf_r+0x258>)
 801190c:	429c      	cmp	r4, r3
 801190e:	d101      	bne.n	8011914 <_vfiprintf_r+0x64>
 8011910:	68b4      	ldr	r4, [r6, #8]
 8011912:	e7de      	b.n	80118d2 <_vfiprintf_r+0x22>
 8011914:	4b7d      	ldr	r3, [pc, #500]	; (8011b0c <_vfiprintf_r+0x25c>)
 8011916:	429c      	cmp	r4, r3
 8011918:	d1db      	bne.n	80118d2 <_vfiprintf_r+0x22>
 801191a:	68f4      	ldr	r4, [r6, #12]
 801191c:	e7d9      	b.n	80118d2 <_vfiprintf_r+0x22>
 801191e:	89a3      	ldrh	r3, [r4, #12]
 8011920:	059b      	lsls	r3, r3, #22
 8011922:	d4ee      	bmi.n	8011902 <_vfiprintf_r+0x52>
 8011924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011926:	f7fd f9dd 	bl	800ece4 <__retarget_lock_release_recursive>
 801192a:	e7ea      	b.n	8011902 <_vfiprintf_r+0x52>
 801192c:	2300      	movs	r3, #0
 801192e:	ad08      	add	r5, sp, #32
 8011930:	616b      	str	r3, [r5, #20]
 8011932:	3320      	adds	r3, #32
 8011934:	766b      	strb	r3, [r5, #25]
 8011936:	3310      	adds	r3, #16
 8011938:	76ab      	strb	r3, [r5, #26]
 801193a:	9707      	str	r7, [sp, #28]
 801193c:	9f03      	ldr	r7, [sp, #12]
 801193e:	783b      	ldrb	r3, [r7, #0]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d001      	beq.n	8011948 <_vfiprintf_r+0x98>
 8011944:	2b25      	cmp	r3, #37	; 0x25
 8011946:	d14e      	bne.n	80119e6 <_vfiprintf_r+0x136>
 8011948:	9b03      	ldr	r3, [sp, #12]
 801194a:	1afb      	subs	r3, r7, r3
 801194c:	9305      	str	r3, [sp, #20]
 801194e:	9b03      	ldr	r3, [sp, #12]
 8011950:	429f      	cmp	r7, r3
 8011952:	d00d      	beq.n	8011970 <_vfiprintf_r+0xc0>
 8011954:	9b05      	ldr	r3, [sp, #20]
 8011956:	0021      	movs	r1, r4
 8011958:	0030      	movs	r0, r6
 801195a:	9a03      	ldr	r2, [sp, #12]
 801195c:	f7ff ff95 	bl	801188a <__sfputs_r>
 8011960:	1c43      	adds	r3, r0, #1
 8011962:	d100      	bne.n	8011966 <_vfiprintf_r+0xb6>
 8011964:	e0b5      	b.n	8011ad2 <_vfiprintf_r+0x222>
 8011966:	696a      	ldr	r2, [r5, #20]
 8011968:	9b05      	ldr	r3, [sp, #20]
 801196a:	4694      	mov	ip, r2
 801196c:	4463      	add	r3, ip
 801196e:	616b      	str	r3, [r5, #20]
 8011970:	783b      	ldrb	r3, [r7, #0]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d100      	bne.n	8011978 <_vfiprintf_r+0xc8>
 8011976:	e0ac      	b.n	8011ad2 <_vfiprintf_r+0x222>
 8011978:	2201      	movs	r2, #1
 801197a:	1c7b      	adds	r3, r7, #1
 801197c:	9303      	str	r3, [sp, #12]
 801197e:	2300      	movs	r3, #0
 8011980:	4252      	negs	r2, r2
 8011982:	606a      	str	r2, [r5, #4]
 8011984:	a904      	add	r1, sp, #16
 8011986:	3254      	adds	r2, #84	; 0x54
 8011988:	1852      	adds	r2, r2, r1
 801198a:	602b      	str	r3, [r5, #0]
 801198c:	60eb      	str	r3, [r5, #12]
 801198e:	60ab      	str	r3, [r5, #8]
 8011990:	7013      	strb	r3, [r2, #0]
 8011992:	65ab      	str	r3, [r5, #88]	; 0x58
 8011994:	9b03      	ldr	r3, [sp, #12]
 8011996:	2205      	movs	r2, #5
 8011998:	7819      	ldrb	r1, [r3, #0]
 801199a:	485d      	ldr	r0, [pc, #372]	; (8011b10 <_vfiprintf_r+0x260>)
 801199c:	f7ff f800 	bl	80109a0 <memchr>
 80119a0:	9b03      	ldr	r3, [sp, #12]
 80119a2:	1c5f      	adds	r7, r3, #1
 80119a4:	2800      	cmp	r0, #0
 80119a6:	d120      	bne.n	80119ea <_vfiprintf_r+0x13a>
 80119a8:	682a      	ldr	r2, [r5, #0]
 80119aa:	06d3      	lsls	r3, r2, #27
 80119ac:	d504      	bpl.n	80119b8 <_vfiprintf_r+0x108>
 80119ae:	2353      	movs	r3, #83	; 0x53
 80119b0:	a904      	add	r1, sp, #16
 80119b2:	185b      	adds	r3, r3, r1
 80119b4:	2120      	movs	r1, #32
 80119b6:	7019      	strb	r1, [r3, #0]
 80119b8:	0713      	lsls	r3, r2, #28
 80119ba:	d504      	bpl.n	80119c6 <_vfiprintf_r+0x116>
 80119bc:	2353      	movs	r3, #83	; 0x53
 80119be:	a904      	add	r1, sp, #16
 80119c0:	185b      	adds	r3, r3, r1
 80119c2:	212b      	movs	r1, #43	; 0x2b
 80119c4:	7019      	strb	r1, [r3, #0]
 80119c6:	9b03      	ldr	r3, [sp, #12]
 80119c8:	781b      	ldrb	r3, [r3, #0]
 80119ca:	2b2a      	cmp	r3, #42	; 0x2a
 80119cc:	d016      	beq.n	80119fc <_vfiprintf_r+0x14c>
 80119ce:	2100      	movs	r1, #0
 80119d0:	68eb      	ldr	r3, [r5, #12]
 80119d2:	9f03      	ldr	r7, [sp, #12]
 80119d4:	783a      	ldrb	r2, [r7, #0]
 80119d6:	1c78      	adds	r0, r7, #1
 80119d8:	3a30      	subs	r2, #48	; 0x30
 80119da:	4684      	mov	ip, r0
 80119dc:	2a09      	cmp	r2, #9
 80119de:	d94f      	bls.n	8011a80 <_vfiprintf_r+0x1d0>
 80119e0:	2900      	cmp	r1, #0
 80119e2:	d111      	bne.n	8011a08 <_vfiprintf_r+0x158>
 80119e4:	e017      	b.n	8011a16 <_vfiprintf_r+0x166>
 80119e6:	3701      	adds	r7, #1
 80119e8:	e7a9      	b.n	801193e <_vfiprintf_r+0x8e>
 80119ea:	4b49      	ldr	r3, [pc, #292]	; (8011b10 <_vfiprintf_r+0x260>)
 80119ec:	682a      	ldr	r2, [r5, #0]
 80119ee:	1ac0      	subs	r0, r0, r3
 80119f0:	2301      	movs	r3, #1
 80119f2:	4083      	lsls	r3, r0
 80119f4:	4313      	orrs	r3, r2
 80119f6:	602b      	str	r3, [r5, #0]
 80119f8:	9703      	str	r7, [sp, #12]
 80119fa:	e7cb      	b.n	8011994 <_vfiprintf_r+0xe4>
 80119fc:	9b07      	ldr	r3, [sp, #28]
 80119fe:	1d19      	adds	r1, r3, #4
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	9107      	str	r1, [sp, #28]
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	db01      	blt.n	8011a0c <_vfiprintf_r+0x15c>
 8011a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8011a0a:	e004      	b.n	8011a16 <_vfiprintf_r+0x166>
 8011a0c:	425b      	negs	r3, r3
 8011a0e:	60eb      	str	r3, [r5, #12]
 8011a10:	2302      	movs	r3, #2
 8011a12:	4313      	orrs	r3, r2
 8011a14:	602b      	str	r3, [r5, #0]
 8011a16:	783b      	ldrb	r3, [r7, #0]
 8011a18:	2b2e      	cmp	r3, #46	; 0x2e
 8011a1a:	d10a      	bne.n	8011a32 <_vfiprintf_r+0x182>
 8011a1c:	787b      	ldrb	r3, [r7, #1]
 8011a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8011a20:	d137      	bne.n	8011a92 <_vfiprintf_r+0x1e2>
 8011a22:	9b07      	ldr	r3, [sp, #28]
 8011a24:	3702      	adds	r7, #2
 8011a26:	1d1a      	adds	r2, r3, #4
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	9207      	str	r2, [sp, #28]
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	db2d      	blt.n	8011a8c <_vfiprintf_r+0x1dc>
 8011a30:	9309      	str	r3, [sp, #36]	; 0x24
 8011a32:	2203      	movs	r2, #3
 8011a34:	7839      	ldrb	r1, [r7, #0]
 8011a36:	4837      	ldr	r0, [pc, #220]	; (8011b14 <_vfiprintf_r+0x264>)
 8011a38:	f7fe ffb2 	bl	80109a0 <memchr>
 8011a3c:	2800      	cmp	r0, #0
 8011a3e:	d007      	beq.n	8011a50 <_vfiprintf_r+0x1a0>
 8011a40:	4b34      	ldr	r3, [pc, #208]	; (8011b14 <_vfiprintf_r+0x264>)
 8011a42:	682a      	ldr	r2, [r5, #0]
 8011a44:	1ac0      	subs	r0, r0, r3
 8011a46:	2340      	movs	r3, #64	; 0x40
 8011a48:	4083      	lsls	r3, r0
 8011a4a:	4313      	orrs	r3, r2
 8011a4c:	3701      	adds	r7, #1
 8011a4e:	602b      	str	r3, [r5, #0]
 8011a50:	7839      	ldrb	r1, [r7, #0]
 8011a52:	1c7b      	adds	r3, r7, #1
 8011a54:	2206      	movs	r2, #6
 8011a56:	4830      	ldr	r0, [pc, #192]	; (8011b18 <_vfiprintf_r+0x268>)
 8011a58:	9303      	str	r3, [sp, #12]
 8011a5a:	7629      	strb	r1, [r5, #24]
 8011a5c:	f7fe ffa0 	bl	80109a0 <memchr>
 8011a60:	2800      	cmp	r0, #0
 8011a62:	d045      	beq.n	8011af0 <_vfiprintf_r+0x240>
 8011a64:	4b2d      	ldr	r3, [pc, #180]	; (8011b1c <_vfiprintf_r+0x26c>)
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d127      	bne.n	8011aba <_vfiprintf_r+0x20a>
 8011a6a:	2207      	movs	r2, #7
 8011a6c:	9b07      	ldr	r3, [sp, #28]
 8011a6e:	3307      	adds	r3, #7
 8011a70:	4393      	bics	r3, r2
 8011a72:	3308      	adds	r3, #8
 8011a74:	9307      	str	r3, [sp, #28]
 8011a76:	696b      	ldr	r3, [r5, #20]
 8011a78:	9a04      	ldr	r2, [sp, #16]
 8011a7a:	189b      	adds	r3, r3, r2
 8011a7c:	616b      	str	r3, [r5, #20]
 8011a7e:	e75d      	b.n	801193c <_vfiprintf_r+0x8c>
 8011a80:	210a      	movs	r1, #10
 8011a82:	434b      	muls	r3, r1
 8011a84:	4667      	mov	r7, ip
 8011a86:	189b      	adds	r3, r3, r2
 8011a88:	3909      	subs	r1, #9
 8011a8a:	e7a3      	b.n	80119d4 <_vfiprintf_r+0x124>
 8011a8c:	2301      	movs	r3, #1
 8011a8e:	425b      	negs	r3, r3
 8011a90:	e7ce      	b.n	8011a30 <_vfiprintf_r+0x180>
 8011a92:	2300      	movs	r3, #0
 8011a94:	001a      	movs	r2, r3
 8011a96:	3701      	adds	r7, #1
 8011a98:	606b      	str	r3, [r5, #4]
 8011a9a:	7839      	ldrb	r1, [r7, #0]
 8011a9c:	1c78      	adds	r0, r7, #1
 8011a9e:	3930      	subs	r1, #48	; 0x30
 8011aa0:	4684      	mov	ip, r0
 8011aa2:	2909      	cmp	r1, #9
 8011aa4:	d903      	bls.n	8011aae <_vfiprintf_r+0x1fe>
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d0c3      	beq.n	8011a32 <_vfiprintf_r+0x182>
 8011aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8011aac:	e7c1      	b.n	8011a32 <_vfiprintf_r+0x182>
 8011aae:	230a      	movs	r3, #10
 8011ab0:	435a      	muls	r2, r3
 8011ab2:	4667      	mov	r7, ip
 8011ab4:	1852      	adds	r2, r2, r1
 8011ab6:	3b09      	subs	r3, #9
 8011ab8:	e7ef      	b.n	8011a9a <_vfiprintf_r+0x1ea>
 8011aba:	ab07      	add	r3, sp, #28
 8011abc:	9300      	str	r3, [sp, #0]
 8011abe:	0022      	movs	r2, r4
 8011ac0:	0029      	movs	r1, r5
 8011ac2:	0030      	movs	r0, r6
 8011ac4:	4b16      	ldr	r3, [pc, #88]	; (8011b20 <_vfiprintf_r+0x270>)
 8011ac6:	f7fd fa61 	bl	800ef8c <_printf_float>
 8011aca:	9004      	str	r0, [sp, #16]
 8011acc:	9b04      	ldr	r3, [sp, #16]
 8011ace:	3301      	adds	r3, #1
 8011ad0:	d1d1      	bne.n	8011a76 <_vfiprintf_r+0x1c6>
 8011ad2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011ad4:	07db      	lsls	r3, r3, #31
 8011ad6:	d405      	bmi.n	8011ae4 <_vfiprintf_r+0x234>
 8011ad8:	89a3      	ldrh	r3, [r4, #12]
 8011ada:	059b      	lsls	r3, r3, #22
 8011adc:	d402      	bmi.n	8011ae4 <_vfiprintf_r+0x234>
 8011ade:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011ae0:	f7fd f900 	bl	800ece4 <__retarget_lock_release_recursive>
 8011ae4:	89a3      	ldrh	r3, [r4, #12]
 8011ae6:	065b      	lsls	r3, r3, #25
 8011ae8:	d500      	bpl.n	8011aec <_vfiprintf_r+0x23c>
 8011aea:	e70a      	b.n	8011902 <_vfiprintf_r+0x52>
 8011aec:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011aee:	e70a      	b.n	8011906 <_vfiprintf_r+0x56>
 8011af0:	ab07      	add	r3, sp, #28
 8011af2:	9300      	str	r3, [sp, #0]
 8011af4:	0022      	movs	r2, r4
 8011af6:	0029      	movs	r1, r5
 8011af8:	0030      	movs	r0, r6
 8011afa:	4b09      	ldr	r3, [pc, #36]	; (8011b20 <_vfiprintf_r+0x270>)
 8011afc:	f7fd fcf8 	bl	800f4f0 <_printf_i>
 8011b00:	e7e3      	b.n	8011aca <_vfiprintf_r+0x21a>
 8011b02:	46c0      	nop			; (mov r8, r8)
 8011b04:	08013ab8 	.word	0x08013ab8
 8011b08:	08013ad8 	.word	0x08013ad8
 8011b0c:	08013a98 	.word	0x08013a98
 8011b10:	08013e1c 	.word	0x08013e1c
 8011b14:	08013e22 	.word	0x08013e22
 8011b18:	08013e26 	.word	0x08013e26
 8011b1c:	0800ef8d 	.word	0x0800ef8d
 8011b20:	0801188b 	.word	0x0801188b

08011b24 <__ascii_wctomb>:
 8011b24:	0003      	movs	r3, r0
 8011b26:	1e08      	subs	r0, r1, #0
 8011b28:	d005      	beq.n	8011b36 <__ascii_wctomb+0x12>
 8011b2a:	2aff      	cmp	r2, #255	; 0xff
 8011b2c:	d904      	bls.n	8011b38 <__ascii_wctomb+0x14>
 8011b2e:	228a      	movs	r2, #138	; 0x8a
 8011b30:	2001      	movs	r0, #1
 8011b32:	601a      	str	r2, [r3, #0]
 8011b34:	4240      	negs	r0, r0
 8011b36:	4770      	bx	lr
 8011b38:	2001      	movs	r0, #1
 8011b3a:	700a      	strb	r2, [r1, #0]
 8011b3c:	e7fb      	b.n	8011b36 <__ascii_wctomb+0x12>

08011b3e <abort>:
 8011b3e:	2006      	movs	r0, #6
 8011b40:	b510      	push	{r4, lr}
 8011b42:	f000 f859 	bl	8011bf8 <raise>
 8011b46:	2001      	movs	r0, #1
 8011b48:	f7f2 fd9c 	bl	8004684 <_exit>

08011b4c <_fstat_r>:
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	b570      	push	{r4, r5, r6, lr}
 8011b50:	4d06      	ldr	r5, [pc, #24]	; (8011b6c <_fstat_r+0x20>)
 8011b52:	0004      	movs	r4, r0
 8011b54:	0008      	movs	r0, r1
 8011b56:	0011      	movs	r1, r2
 8011b58:	602b      	str	r3, [r5, #0]
 8011b5a:	f7f2 fde2 	bl	8004722 <_fstat>
 8011b5e:	1c43      	adds	r3, r0, #1
 8011b60:	d103      	bne.n	8011b6a <_fstat_r+0x1e>
 8011b62:	682b      	ldr	r3, [r5, #0]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d000      	beq.n	8011b6a <_fstat_r+0x1e>
 8011b68:	6023      	str	r3, [r4, #0]
 8011b6a:	bd70      	pop	{r4, r5, r6, pc}
 8011b6c:	2000219c 	.word	0x2000219c

08011b70 <_isatty_r>:
 8011b70:	2300      	movs	r3, #0
 8011b72:	b570      	push	{r4, r5, r6, lr}
 8011b74:	4d06      	ldr	r5, [pc, #24]	; (8011b90 <_isatty_r+0x20>)
 8011b76:	0004      	movs	r4, r0
 8011b78:	0008      	movs	r0, r1
 8011b7a:	602b      	str	r3, [r5, #0]
 8011b7c:	f7f2 fddf 	bl	800473e <_isatty>
 8011b80:	1c43      	adds	r3, r0, #1
 8011b82:	d103      	bne.n	8011b8c <_isatty_r+0x1c>
 8011b84:	682b      	ldr	r3, [r5, #0]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d000      	beq.n	8011b8c <_isatty_r+0x1c>
 8011b8a:	6023      	str	r3, [r4, #0]
 8011b8c:	bd70      	pop	{r4, r5, r6, pc}
 8011b8e:	46c0      	nop			; (mov r8, r8)
 8011b90:	2000219c 	.word	0x2000219c

08011b94 <_malloc_usable_size_r>:
 8011b94:	1f0b      	subs	r3, r1, #4
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	1f18      	subs	r0, r3, #4
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	da01      	bge.n	8011ba2 <_malloc_usable_size_r+0xe>
 8011b9e:	580b      	ldr	r3, [r1, r0]
 8011ba0:	18c0      	adds	r0, r0, r3
 8011ba2:	4770      	bx	lr

08011ba4 <_raise_r>:
 8011ba4:	b570      	push	{r4, r5, r6, lr}
 8011ba6:	0004      	movs	r4, r0
 8011ba8:	000d      	movs	r5, r1
 8011baa:	291f      	cmp	r1, #31
 8011bac:	d904      	bls.n	8011bb8 <_raise_r+0x14>
 8011bae:	2316      	movs	r3, #22
 8011bb0:	6003      	str	r3, [r0, #0]
 8011bb2:	2001      	movs	r0, #1
 8011bb4:	4240      	negs	r0, r0
 8011bb6:	bd70      	pop	{r4, r5, r6, pc}
 8011bb8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d004      	beq.n	8011bc8 <_raise_r+0x24>
 8011bbe:	008a      	lsls	r2, r1, #2
 8011bc0:	189b      	adds	r3, r3, r2
 8011bc2:	681a      	ldr	r2, [r3, #0]
 8011bc4:	2a00      	cmp	r2, #0
 8011bc6:	d108      	bne.n	8011bda <_raise_r+0x36>
 8011bc8:	0020      	movs	r0, r4
 8011bca:	f000 f831 	bl	8011c30 <_getpid_r>
 8011bce:	002a      	movs	r2, r5
 8011bd0:	0001      	movs	r1, r0
 8011bd2:	0020      	movs	r0, r4
 8011bd4:	f000 f81a 	bl	8011c0c <_kill_r>
 8011bd8:	e7ed      	b.n	8011bb6 <_raise_r+0x12>
 8011bda:	2000      	movs	r0, #0
 8011bdc:	2a01      	cmp	r2, #1
 8011bde:	d0ea      	beq.n	8011bb6 <_raise_r+0x12>
 8011be0:	1c51      	adds	r1, r2, #1
 8011be2:	d103      	bne.n	8011bec <_raise_r+0x48>
 8011be4:	2316      	movs	r3, #22
 8011be6:	3001      	adds	r0, #1
 8011be8:	6023      	str	r3, [r4, #0]
 8011bea:	e7e4      	b.n	8011bb6 <_raise_r+0x12>
 8011bec:	2400      	movs	r4, #0
 8011bee:	0028      	movs	r0, r5
 8011bf0:	601c      	str	r4, [r3, #0]
 8011bf2:	4790      	blx	r2
 8011bf4:	0020      	movs	r0, r4
 8011bf6:	e7de      	b.n	8011bb6 <_raise_r+0x12>

08011bf8 <raise>:
 8011bf8:	b510      	push	{r4, lr}
 8011bfa:	4b03      	ldr	r3, [pc, #12]	; (8011c08 <raise+0x10>)
 8011bfc:	0001      	movs	r1, r0
 8011bfe:	6818      	ldr	r0, [r3, #0]
 8011c00:	f7ff ffd0 	bl	8011ba4 <_raise_r>
 8011c04:	bd10      	pop	{r4, pc}
 8011c06:	46c0      	nop			; (mov r8, r8)
 8011c08:	20000070 	.word	0x20000070

08011c0c <_kill_r>:
 8011c0c:	2300      	movs	r3, #0
 8011c0e:	b570      	push	{r4, r5, r6, lr}
 8011c10:	4d06      	ldr	r5, [pc, #24]	; (8011c2c <_kill_r+0x20>)
 8011c12:	0004      	movs	r4, r0
 8011c14:	0008      	movs	r0, r1
 8011c16:	0011      	movs	r1, r2
 8011c18:	602b      	str	r3, [r5, #0]
 8011c1a:	f7f2 fd23 	bl	8004664 <_kill>
 8011c1e:	1c43      	adds	r3, r0, #1
 8011c20:	d103      	bne.n	8011c2a <_kill_r+0x1e>
 8011c22:	682b      	ldr	r3, [r5, #0]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d000      	beq.n	8011c2a <_kill_r+0x1e>
 8011c28:	6023      	str	r3, [r4, #0]
 8011c2a:	bd70      	pop	{r4, r5, r6, pc}
 8011c2c:	2000219c 	.word	0x2000219c

08011c30 <_getpid_r>:
 8011c30:	b510      	push	{r4, lr}
 8011c32:	f7f2 fd11 	bl	8004658 <_getpid>
 8011c36:	bd10      	pop	{r4, pc}

08011c38 <cos>:
 8011c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c3a:	4a1e      	ldr	r2, [pc, #120]	; (8011cb4 <cos+0x7c>)
 8011c3c:	004b      	lsls	r3, r1, #1
 8011c3e:	b087      	sub	sp, #28
 8011c40:	085b      	lsrs	r3, r3, #1
 8011c42:	4293      	cmp	r3, r2
 8011c44:	dc04      	bgt.n	8011c50 <cos+0x18>
 8011c46:	2200      	movs	r2, #0
 8011c48:	2300      	movs	r3, #0
 8011c4a:	f000 fa6d 	bl	8012128 <__kernel_cos>
 8011c4e:	e006      	b.n	8011c5e <cos+0x26>
 8011c50:	4a19      	ldr	r2, [pc, #100]	; (8011cb8 <cos+0x80>)
 8011c52:	4293      	cmp	r3, r2
 8011c54:	dd05      	ble.n	8011c62 <cos+0x2a>
 8011c56:	0002      	movs	r2, r0
 8011c58:	000b      	movs	r3, r1
 8011c5a:	f7f0 fa41 	bl	80020e0 <__aeabi_dsub>
 8011c5e:	b007      	add	sp, #28
 8011c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c62:	aa02      	add	r2, sp, #8
 8011c64:	f000 f870 	bl	8011d48 <__ieee754_rem_pio2>
 8011c68:	9c04      	ldr	r4, [sp, #16]
 8011c6a:	9d05      	ldr	r5, [sp, #20]
 8011c6c:	2303      	movs	r3, #3
 8011c6e:	4003      	ands	r3, r0
 8011c70:	2b01      	cmp	r3, #1
 8011c72:	d008      	beq.n	8011c86 <cos+0x4e>
 8011c74:	9802      	ldr	r0, [sp, #8]
 8011c76:	9903      	ldr	r1, [sp, #12]
 8011c78:	2b02      	cmp	r3, #2
 8011c7a:	d00f      	beq.n	8011c9c <cos+0x64>
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d112      	bne.n	8011ca6 <cos+0x6e>
 8011c80:	0022      	movs	r2, r4
 8011c82:	002b      	movs	r3, r5
 8011c84:	e7e1      	b.n	8011c4a <cos+0x12>
 8011c86:	9300      	str	r3, [sp, #0]
 8011c88:	0022      	movs	r2, r4
 8011c8a:	9802      	ldr	r0, [sp, #8]
 8011c8c:	9903      	ldr	r1, [sp, #12]
 8011c8e:	002b      	movs	r3, r5
 8011c90:	f000 fe74 	bl	801297c <__kernel_sin>
 8011c94:	2380      	movs	r3, #128	; 0x80
 8011c96:	061b      	lsls	r3, r3, #24
 8011c98:	18c9      	adds	r1, r1, r3
 8011c9a:	e7e0      	b.n	8011c5e <cos+0x26>
 8011c9c:	0022      	movs	r2, r4
 8011c9e:	002b      	movs	r3, r5
 8011ca0:	f000 fa42 	bl	8012128 <__kernel_cos>
 8011ca4:	e7f6      	b.n	8011c94 <cos+0x5c>
 8011ca6:	2301      	movs	r3, #1
 8011ca8:	0022      	movs	r2, r4
 8011caa:	9300      	str	r3, [sp, #0]
 8011cac:	002b      	movs	r3, r5
 8011cae:	f000 fe65 	bl	801297c <__kernel_sin>
 8011cb2:	e7d4      	b.n	8011c5e <cos+0x26>
 8011cb4:	3fe921fb 	.word	0x3fe921fb
 8011cb8:	7fefffff 	.word	0x7fefffff

08011cbc <sin>:
 8011cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cbe:	4a20      	ldr	r2, [pc, #128]	; (8011d40 <sin+0x84>)
 8011cc0:	004b      	lsls	r3, r1, #1
 8011cc2:	b087      	sub	sp, #28
 8011cc4:	085b      	lsrs	r3, r3, #1
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	dc06      	bgt.n	8011cd8 <sin+0x1c>
 8011cca:	2300      	movs	r3, #0
 8011ccc:	2200      	movs	r2, #0
 8011cce:	9300      	str	r3, [sp, #0]
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	f000 fe53 	bl	801297c <__kernel_sin>
 8011cd6:	e006      	b.n	8011ce6 <sin+0x2a>
 8011cd8:	4a1a      	ldr	r2, [pc, #104]	; (8011d44 <sin+0x88>)
 8011cda:	4293      	cmp	r3, r2
 8011cdc:	dd05      	ble.n	8011cea <sin+0x2e>
 8011cde:	0002      	movs	r2, r0
 8011ce0:	000b      	movs	r3, r1
 8011ce2:	f7f0 f9fd 	bl	80020e0 <__aeabi_dsub>
 8011ce6:	b007      	add	sp, #28
 8011ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cea:	aa02      	add	r2, sp, #8
 8011cec:	f000 f82c 	bl	8011d48 <__ieee754_rem_pio2>
 8011cf0:	9c04      	ldr	r4, [sp, #16]
 8011cf2:	9d05      	ldr	r5, [sp, #20]
 8011cf4:	2303      	movs	r3, #3
 8011cf6:	4003      	ands	r3, r0
 8011cf8:	2b01      	cmp	r3, #1
 8011cfa:	d00a      	beq.n	8011d12 <sin+0x56>
 8011cfc:	9802      	ldr	r0, [sp, #8]
 8011cfe:	9903      	ldr	r1, [sp, #12]
 8011d00:	2b02      	cmp	r3, #2
 8011d02:	d00d      	beq.n	8011d20 <sin+0x64>
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d115      	bne.n	8011d34 <sin+0x78>
 8011d08:	3301      	adds	r3, #1
 8011d0a:	9300      	str	r3, [sp, #0]
 8011d0c:	0022      	movs	r2, r4
 8011d0e:	002b      	movs	r3, r5
 8011d10:	e7df      	b.n	8011cd2 <sin+0x16>
 8011d12:	0022      	movs	r2, r4
 8011d14:	9802      	ldr	r0, [sp, #8]
 8011d16:	9903      	ldr	r1, [sp, #12]
 8011d18:	002b      	movs	r3, r5
 8011d1a:	f000 fa05 	bl	8012128 <__kernel_cos>
 8011d1e:	e7e2      	b.n	8011ce6 <sin+0x2a>
 8011d20:	2301      	movs	r3, #1
 8011d22:	0022      	movs	r2, r4
 8011d24:	9300      	str	r3, [sp, #0]
 8011d26:	002b      	movs	r3, r5
 8011d28:	f000 fe28 	bl	801297c <__kernel_sin>
 8011d2c:	2380      	movs	r3, #128	; 0x80
 8011d2e:	061b      	lsls	r3, r3, #24
 8011d30:	18c9      	adds	r1, r1, r3
 8011d32:	e7d8      	b.n	8011ce6 <sin+0x2a>
 8011d34:	0022      	movs	r2, r4
 8011d36:	002b      	movs	r3, r5
 8011d38:	f000 f9f6 	bl	8012128 <__kernel_cos>
 8011d3c:	e7f6      	b.n	8011d2c <sin+0x70>
 8011d3e:	46c0      	nop			; (mov r8, r8)
 8011d40:	3fe921fb 	.word	0x3fe921fb
 8011d44:	7fefffff 	.word	0x7fefffff

08011d48 <__ieee754_rem_pio2>:
 8011d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d4a:	004b      	lsls	r3, r1, #1
 8011d4c:	b091      	sub	sp, #68	; 0x44
 8011d4e:	085b      	lsrs	r3, r3, #1
 8011d50:	9302      	str	r3, [sp, #8]
 8011d52:	0017      	movs	r7, r2
 8011d54:	4bb6      	ldr	r3, [pc, #728]	; (8012030 <__ieee754_rem_pio2+0x2e8>)
 8011d56:	9a02      	ldr	r2, [sp, #8]
 8011d58:	0004      	movs	r4, r0
 8011d5a:	000d      	movs	r5, r1
 8011d5c:	9109      	str	r1, [sp, #36]	; 0x24
 8011d5e:	429a      	cmp	r2, r3
 8011d60:	dc09      	bgt.n	8011d76 <__ieee754_rem_pio2+0x2e>
 8011d62:	0002      	movs	r2, r0
 8011d64:	000b      	movs	r3, r1
 8011d66:	603a      	str	r2, [r7, #0]
 8011d68:	607b      	str	r3, [r7, #4]
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	60ba      	str	r2, [r7, #8]
 8011d70:	60fb      	str	r3, [r7, #12]
 8011d72:	2600      	movs	r6, #0
 8011d74:	e025      	b.n	8011dc2 <__ieee754_rem_pio2+0x7a>
 8011d76:	4baf      	ldr	r3, [pc, #700]	; (8012034 <__ieee754_rem_pio2+0x2ec>)
 8011d78:	9a02      	ldr	r2, [sp, #8]
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	dd00      	ble.n	8011d80 <__ieee754_rem_pio2+0x38>
 8011d7e:	e06e      	b.n	8011e5e <__ieee754_rem_pio2+0x116>
 8011d80:	4ead      	ldr	r6, [pc, #692]	; (8012038 <__ieee754_rem_pio2+0x2f0>)
 8011d82:	4aae      	ldr	r2, [pc, #696]	; (801203c <__ieee754_rem_pio2+0x2f4>)
 8011d84:	2d00      	cmp	r5, #0
 8011d86:	dd35      	ble.n	8011df4 <__ieee754_rem_pio2+0xac>
 8011d88:	0020      	movs	r0, r4
 8011d8a:	0029      	movs	r1, r5
 8011d8c:	4baa      	ldr	r3, [pc, #680]	; (8012038 <__ieee754_rem_pio2+0x2f0>)
 8011d8e:	f7f0 f9a7 	bl	80020e0 <__aeabi_dsub>
 8011d92:	9b02      	ldr	r3, [sp, #8]
 8011d94:	0004      	movs	r4, r0
 8011d96:	000d      	movs	r5, r1
 8011d98:	42b3      	cmp	r3, r6
 8011d9a:	d015      	beq.n	8011dc8 <__ieee754_rem_pio2+0x80>
 8011d9c:	4aa8      	ldr	r2, [pc, #672]	; (8012040 <__ieee754_rem_pio2+0x2f8>)
 8011d9e:	4ba9      	ldr	r3, [pc, #676]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011da0:	f7f0 f99e 	bl	80020e0 <__aeabi_dsub>
 8011da4:	0002      	movs	r2, r0
 8011da6:	000b      	movs	r3, r1
 8011da8:	0020      	movs	r0, r4
 8011daa:	603a      	str	r2, [r7, #0]
 8011dac:	607b      	str	r3, [r7, #4]
 8011dae:	0029      	movs	r1, r5
 8011db0:	f7f0 f996 	bl	80020e0 <__aeabi_dsub>
 8011db4:	4aa2      	ldr	r2, [pc, #648]	; (8012040 <__ieee754_rem_pio2+0x2f8>)
 8011db6:	4ba3      	ldr	r3, [pc, #652]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011db8:	f7f0 f992 	bl	80020e0 <__aeabi_dsub>
 8011dbc:	2601      	movs	r6, #1
 8011dbe:	60b8      	str	r0, [r7, #8]
 8011dc0:	60f9      	str	r1, [r7, #12]
 8011dc2:	0030      	movs	r0, r6
 8011dc4:	b011      	add	sp, #68	; 0x44
 8011dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011dc8:	22d3      	movs	r2, #211	; 0xd3
 8011dca:	4b9e      	ldr	r3, [pc, #632]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011dcc:	0552      	lsls	r2, r2, #21
 8011dce:	f7f0 f987 	bl	80020e0 <__aeabi_dsub>
 8011dd2:	4a9d      	ldr	r2, [pc, #628]	; (8012048 <__ieee754_rem_pio2+0x300>)
 8011dd4:	4b9d      	ldr	r3, [pc, #628]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011dd6:	0004      	movs	r4, r0
 8011dd8:	000d      	movs	r5, r1
 8011dda:	f7f0 f981 	bl	80020e0 <__aeabi_dsub>
 8011dde:	0002      	movs	r2, r0
 8011de0:	000b      	movs	r3, r1
 8011de2:	0020      	movs	r0, r4
 8011de4:	603a      	str	r2, [r7, #0]
 8011de6:	607b      	str	r3, [r7, #4]
 8011de8:	0029      	movs	r1, r5
 8011dea:	f7f0 f979 	bl	80020e0 <__aeabi_dsub>
 8011dee:	4a96      	ldr	r2, [pc, #600]	; (8012048 <__ieee754_rem_pio2+0x300>)
 8011df0:	4b96      	ldr	r3, [pc, #600]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011df2:	e7e1      	b.n	8011db8 <__ieee754_rem_pio2+0x70>
 8011df4:	0020      	movs	r0, r4
 8011df6:	0029      	movs	r1, r5
 8011df8:	4b8f      	ldr	r3, [pc, #572]	; (8012038 <__ieee754_rem_pio2+0x2f0>)
 8011dfa:	f7ee ffc7 	bl	8000d8c <__aeabi_dadd>
 8011dfe:	9b02      	ldr	r3, [sp, #8]
 8011e00:	0004      	movs	r4, r0
 8011e02:	000d      	movs	r5, r1
 8011e04:	42b3      	cmp	r3, r6
 8011e06:	d014      	beq.n	8011e32 <__ieee754_rem_pio2+0xea>
 8011e08:	4a8d      	ldr	r2, [pc, #564]	; (8012040 <__ieee754_rem_pio2+0x2f8>)
 8011e0a:	4b8e      	ldr	r3, [pc, #568]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011e0c:	f7ee ffbe 	bl	8000d8c <__aeabi_dadd>
 8011e10:	0002      	movs	r2, r0
 8011e12:	000b      	movs	r3, r1
 8011e14:	0020      	movs	r0, r4
 8011e16:	603a      	str	r2, [r7, #0]
 8011e18:	607b      	str	r3, [r7, #4]
 8011e1a:	0029      	movs	r1, r5
 8011e1c:	f7f0 f960 	bl	80020e0 <__aeabi_dsub>
 8011e20:	4a87      	ldr	r2, [pc, #540]	; (8012040 <__ieee754_rem_pio2+0x2f8>)
 8011e22:	4b88      	ldr	r3, [pc, #544]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011e24:	f7ee ffb2 	bl	8000d8c <__aeabi_dadd>
 8011e28:	2601      	movs	r6, #1
 8011e2a:	60b8      	str	r0, [r7, #8]
 8011e2c:	60f9      	str	r1, [r7, #12]
 8011e2e:	4276      	negs	r6, r6
 8011e30:	e7c7      	b.n	8011dc2 <__ieee754_rem_pio2+0x7a>
 8011e32:	22d3      	movs	r2, #211	; 0xd3
 8011e34:	4b83      	ldr	r3, [pc, #524]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011e36:	0552      	lsls	r2, r2, #21
 8011e38:	f7ee ffa8 	bl	8000d8c <__aeabi_dadd>
 8011e3c:	4a82      	ldr	r2, [pc, #520]	; (8012048 <__ieee754_rem_pio2+0x300>)
 8011e3e:	4b83      	ldr	r3, [pc, #524]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011e40:	0004      	movs	r4, r0
 8011e42:	000d      	movs	r5, r1
 8011e44:	f7ee ffa2 	bl	8000d8c <__aeabi_dadd>
 8011e48:	0002      	movs	r2, r0
 8011e4a:	000b      	movs	r3, r1
 8011e4c:	0020      	movs	r0, r4
 8011e4e:	603a      	str	r2, [r7, #0]
 8011e50:	607b      	str	r3, [r7, #4]
 8011e52:	0029      	movs	r1, r5
 8011e54:	f7f0 f944 	bl	80020e0 <__aeabi_dsub>
 8011e58:	4a7b      	ldr	r2, [pc, #492]	; (8012048 <__ieee754_rem_pio2+0x300>)
 8011e5a:	4b7c      	ldr	r3, [pc, #496]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011e5c:	e7e2      	b.n	8011e24 <__ieee754_rem_pio2+0xdc>
 8011e5e:	4b7c      	ldr	r3, [pc, #496]	; (8012050 <__ieee754_rem_pio2+0x308>)
 8011e60:	9a02      	ldr	r2, [sp, #8]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	dd00      	ble.n	8011e68 <__ieee754_rem_pio2+0x120>
 8011e66:	e0d3      	b.n	8012010 <__ieee754_rem_pio2+0x2c8>
 8011e68:	0020      	movs	r0, r4
 8011e6a:	0029      	movs	r1, r5
 8011e6c:	f000 fe32 	bl	8012ad4 <fabs>
 8011e70:	4a78      	ldr	r2, [pc, #480]	; (8012054 <__ieee754_rem_pio2+0x30c>)
 8011e72:	4b79      	ldr	r3, [pc, #484]	; (8012058 <__ieee754_rem_pio2+0x310>)
 8011e74:	0004      	movs	r4, r0
 8011e76:	000d      	movs	r5, r1
 8011e78:	f7ef fec6 	bl	8001c08 <__aeabi_dmul>
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	4b77      	ldr	r3, [pc, #476]	; (801205c <__ieee754_rem_pio2+0x314>)
 8011e80:	f7ee ff84 	bl	8000d8c <__aeabi_dadd>
 8011e84:	f7f0 fcdc 	bl	8002840 <__aeabi_d2iz>
 8011e88:	0006      	movs	r6, r0
 8011e8a:	f7f0 fd0f 	bl	80028ac <__aeabi_i2d>
 8011e8e:	4a6b      	ldr	r2, [pc, #428]	; (801203c <__ieee754_rem_pio2+0x2f4>)
 8011e90:	4b69      	ldr	r3, [pc, #420]	; (8012038 <__ieee754_rem_pio2+0x2f0>)
 8011e92:	9006      	str	r0, [sp, #24]
 8011e94:	9107      	str	r1, [sp, #28]
 8011e96:	f7ef feb7 	bl	8001c08 <__aeabi_dmul>
 8011e9a:	0002      	movs	r2, r0
 8011e9c:	000b      	movs	r3, r1
 8011e9e:	0020      	movs	r0, r4
 8011ea0:	0029      	movs	r1, r5
 8011ea2:	f7f0 f91d 	bl	80020e0 <__aeabi_dsub>
 8011ea6:	4a66      	ldr	r2, [pc, #408]	; (8012040 <__ieee754_rem_pio2+0x2f8>)
 8011ea8:	9004      	str	r0, [sp, #16]
 8011eaa:	9105      	str	r1, [sp, #20]
 8011eac:	9806      	ldr	r0, [sp, #24]
 8011eae:	9907      	ldr	r1, [sp, #28]
 8011eb0:	4b64      	ldr	r3, [pc, #400]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011eb2:	f7ef fea9 	bl	8001c08 <__aeabi_dmul>
 8011eb6:	0004      	movs	r4, r0
 8011eb8:	000d      	movs	r5, r1
 8011eba:	2e1f      	cmp	r6, #31
 8011ebc:	dc0f      	bgt.n	8011ede <__ieee754_rem_pio2+0x196>
 8011ebe:	4a68      	ldr	r2, [pc, #416]	; (8012060 <__ieee754_rem_pio2+0x318>)
 8011ec0:	1e73      	subs	r3, r6, #1
 8011ec2:	009b      	lsls	r3, r3, #2
 8011ec4:	589b      	ldr	r3, [r3, r2]
 8011ec6:	9a02      	ldr	r2, [sp, #8]
 8011ec8:	4293      	cmp	r3, r2
 8011eca:	d008      	beq.n	8011ede <__ieee754_rem_pio2+0x196>
 8011ecc:	9804      	ldr	r0, [sp, #16]
 8011ece:	9905      	ldr	r1, [sp, #20]
 8011ed0:	0022      	movs	r2, r4
 8011ed2:	002b      	movs	r3, r5
 8011ed4:	f7f0 f904 	bl	80020e0 <__aeabi_dsub>
 8011ed8:	6038      	str	r0, [r7, #0]
 8011eda:	6079      	str	r1, [r7, #4]
 8011edc:	e012      	b.n	8011f04 <__ieee754_rem_pio2+0x1bc>
 8011ede:	0022      	movs	r2, r4
 8011ee0:	9804      	ldr	r0, [sp, #16]
 8011ee2:	9905      	ldr	r1, [sp, #20]
 8011ee4:	002b      	movs	r3, r5
 8011ee6:	f7f0 f8fb 	bl	80020e0 <__aeabi_dsub>
 8011eea:	9b02      	ldr	r3, [sp, #8]
 8011eec:	151b      	asrs	r3, r3, #20
 8011eee:	9308      	str	r3, [sp, #32]
 8011ef0:	9a08      	ldr	r2, [sp, #32]
 8011ef2:	004b      	lsls	r3, r1, #1
 8011ef4:	0d5b      	lsrs	r3, r3, #21
 8011ef6:	1ad3      	subs	r3, r2, r3
 8011ef8:	2b10      	cmp	r3, #16
 8011efa:	dc21      	bgt.n	8011f40 <__ieee754_rem_pio2+0x1f8>
 8011efc:	0002      	movs	r2, r0
 8011efe:	000b      	movs	r3, r1
 8011f00:	603a      	str	r2, [r7, #0]
 8011f02:	607b      	str	r3, [r7, #4]
 8011f04:	9804      	ldr	r0, [sp, #16]
 8011f06:	9905      	ldr	r1, [sp, #20]
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	683a      	ldr	r2, [r7, #0]
 8011f0c:	9302      	str	r3, [sp, #8]
 8011f0e:	9b02      	ldr	r3, [sp, #8]
 8011f10:	f7f0 f8e6 	bl	80020e0 <__aeabi_dsub>
 8011f14:	0022      	movs	r2, r4
 8011f16:	002b      	movs	r3, r5
 8011f18:	f7f0 f8e2 	bl	80020e0 <__aeabi_dsub>
 8011f1c:	000b      	movs	r3, r1
 8011f1e:	0002      	movs	r2, r0
 8011f20:	60ba      	str	r2, [r7, #8]
 8011f22:	60fb      	str	r3, [r7, #12]
 8011f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	db00      	blt.n	8011f2c <__ieee754_rem_pio2+0x1e4>
 8011f2a:	e74a      	b.n	8011dc2 <__ieee754_rem_pio2+0x7a>
 8011f2c:	2380      	movs	r3, #128	; 0x80
 8011f2e:	061b      	lsls	r3, r3, #24
 8011f30:	469c      	mov	ip, r3
 8011f32:	9c02      	ldr	r4, [sp, #8]
 8011f34:	18c9      	adds	r1, r1, r3
 8011f36:	4464      	add	r4, ip
 8011f38:	607c      	str	r4, [r7, #4]
 8011f3a:	60b8      	str	r0, [r7, #8]
 8011f3c:	60f9      	str	r1, [r7, #12]
 8011f3e:	e776      	b.n	8011e2e <__ieee754_rem_pio2+0xe6>
 8011f40:	22d3      	movs	r2, #211	; 0xd3
 8011f42:	9806      	ldr	r0, [sp, #24]
 8011f44:	9907      	ldr	r1, [sp, #28]
 8011f46:	4b3f      	ldr	r3, [pc, #252]	; (8012044 <__ieee754_rem_pio2+0x2fc>)
 8011f48:	0552      	lsls	r2, r2, #21
 8011f4a:	f7ef fe5d 	bl	8001c08 <__aeabi_dmul>
 8011f4e:	0004      	movs	r4, r0
 8011f50:	000d      	movs	r5, r1
 8011f52:	0002      	movs	r2, r0
 8011f54:	000b      	movs	r3, r1
 8011f56:	9804      	ldr	r0, [sp, #16]
 8011f58:	9905      	ldr	r1, [sp, #20]
 8011f5a:	f7f0 f8c1 	bl	80020e0 <__aeabi_dsub>
 8011f5e:	0002      	movs	r2, r0
 8011f60:	000b      	movs	r3, r1
 8011f62:	9002      	str	r0, [sp, #8]
 8011f64:	9103      	str	r1, [sp, #12]
 8011f66:	9804      	ldr	r0, [sp, #16]
 8011f68:	9905      	ldr	r1, [sp, #20]
 8011f6a:	f7f0 f8b9 	bl	80020e0 <__aeabi_dsub>
 8011f6e:	0022      	movs	r2, r4
 8011f70:	002b      	movs	r3, r5
 8011f72:	f7f0 f8b5 	bl	80020e0 <__aeabi_dsub>
 8011f76:	0004      	movs	r4, r0
 8011f78:	000d      	movs	r5, r1
 8011f7a:	9806      	ldr	r0, [sp, #24]
 8011f7c:	9907      	ldr	r1, [sp, #28]
 8011f7e:	4a32      	ldr	r2, [pc, #200]	; (8012048 <__ieee754_rem_pio2+0x300>)
 8011f80:	4b32      	ldr	r3, [pc, #200]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011f82:	f7ef fe41 	bl	8001c08 <__aeabi_dmul>
 8011f86:	0022      	movs	r2, r4
 8011f88:	002b      	movs	r3, r5
 8011f8a:	f7f0 f8a9 	bl	80020e0 <__aeabi_dsub>
 8011f8e:	0002      	movs	r2, r0
 8011f90:	000b      	movs	r3, r1
 8011f92:	0004      	movs	r4, r0
 8011f94:	000d      	movs	r5, r1
 8011f96:	9802      	ldr	r0, [sp, #8]
 8011f98:	9903      	ldr	r1, [sp, #12]
 8011f9a:	f7f0 f8a1 	bl	80020e0 <__aeabi_dsub>
 8011f9e:	9a08      	ldr	r2, [sp, #32]
 8011fa0:	004b      	lsls	r3, r1, #1
 8011fa2:	0d5b      	lsrs	r3, r3, #21
 8011fa4:	1ad3      	subs	r3, r2, r3
 8011fa6:	2b31      	cmp	r3, #49	; 0x31
 8011fa8:	dc08      	bgt.n	8011fbc <__ieee754_rem_pio2+0x274>
 8011faa:	0002      	movs	r2, r0
 8011fac:	000b      	movs	r3, r1
 8011fae:	603a      	str	r2, [r7, #0]
 8011fb0:	607b      	str	r3, [r7, #4]
 8011fb2:	9a02      	ldr	r2, [sp, #8]
 8011fb4:	9b03      	ldr	r3, [sp, #12]
 8011fb6:	9204      	str	r2, [sp, #16]
 8011fb8:	9305      	str	r3, [sp, #20]
 8011fba:	e7a3      	b.n	8011f04 <__ieee754_rem_pio2+0x1bc>
 8011fbc:	22b8      	movs	r2, #184	; 0xb8
 8011fbe:	9806      	ldr	r0, [sp, #24]
 8011fc0:	9907      	ldr	r1, [sp, #28]
 8011fc2:	4b22      	ldr	r3, [pc, #136]	; (801204c <__ieee754_rem_pio2+0x304>)
 8011fc4:	0592      	lsls	r2, r2, #22
 8011fc6:	f7ef fe1f 	bl	8001c08 <__aeabi_dmul>
 8011fca:	0004      	movs	r4, r0
 8011fcc:	000d      	movs	r5, r1
 8011fce:	0002      	movs	r2, r0
 8011fd0:	000b      	movs	r3, r1
 8011fd2:	9802      	ldr	r0, [sp, #8]
 8011fd4:	9903      	ldr	r1, [sp, #12]
 8011fd6:	f7f0 f883 	bl	80020e0 <__aeabi_dsub>
 8011fda:	0002      	movs	r2, r0
 8011fdc:	000b      	movs	r3, r1
 8011fde:	9004      	str	r0, [sp, #16]
 8011fe0:	9105      	str	r1, [sp, #20]
 8011fe2:	9802      	ldr	r0, [sp, #8]
 8011fe4:	9903      	ldr	r1, [sp, #12]
 8011fe6:	f7f0 f87b 	bl	80020e0 <__aeabi_dsub>
 8011fea:	0022      	movs	r2, r4
 8011fec:	002b      	movs	r3, r5
 8011fee:	f7f0 f877 	bl	80020e0 <__aeabi_dsub>
 8011ff2:	0004      	movs	r4, r0
 8011ff4:	000d      	movs	r5, r1
 8011ff6:	9806      	ldr	r0, [sp, #24]
 8011ff8:	9907      	ldr	r1, [sp, #28]
 8011ffa:	4a1a      	ldr	r2, [pc, #104]	; (8012064 <__ieee754_rem_pio2+0x31c>)
 8011ffc:	4b1a      	ldr	r3, [pc, #104]	; (8012068 <__ieee754_rem_pio2+0x320>)
 8011ffe:	f7ef fe03 	bl	8001c08 <__aeabi_dmul>
 8012002:	0022      	movs	r2, r4
 8012004:	002b      	movs	r3, r5
 8012006:	f7f0 f86b 	bl	80020e0 <__aeabi_dsub>
 801200a:	0004      	movs	r4, r0
 801200c:	000d      	movs	r5, r1
 801200e:	e75d      	b.n	8011ecc <__ieee754_rem_pio2+0x184>
 8012010:	4b16      	ldr	r3, [pc, #88]	; (801206c <__ieee754_rem_pio2+0x324>)
 8012012:	9a02      	ldr	r2, [sp, #8]
 8012014:	429a      	cmp	r2, r3
 8012016:	dd2b      	ble.n	8012070 <__ieee754_rem_pio2+0x328>
 8012018:	0022      	movs	r2, r4
 801201a:	002b      	movs	r3, r5
 801201c:	0020      	movs	r0, r4
 801201e:	0029      	movs	r1, r5
 8012020:	f7f0 f85e 	bl	80020e0 <__aeabi_dsub>
 8012024:	60b8      	str	r0, [r7, #8]
 8012026:	60f9      	str	r1, [r7, #12]
 8012028:	6038      	str	r0, [r7, #0]
 801202a:	6079      	str	r1, [r7, #4]
 801202c:	e6a1      	b.n	8011d72 <__ieee754_rem_pio2+0x2a>
 801202e:	46c0      	nop			; (mov r8, r8)
 8012030:	3fe921fb 	.word	0x3fe921fb
 8012034:	4002d97b 	.word	0x4002d97b
 8012038:	3ff921fb 	.word	0x3ff921fb
 801203c:	54400000 	.word	0x54400000
 8012040:	1a626331 	.word	0x1a626331
 8012044:	3dd0b461 	.word	0x3dd0b461
 8012048:	2e037073 	.word	0x2e037073
 801204c:	3ba3198a 	.word	0x3ba3198a
 8012050:	413921fb 	.word	0x413921fb
 8012054:	6dc9c883 	.word	0x6dc9c883
 8012058:	3fe45f30 	.word	0x3fe45f30
 801205c:	3fe00000 	.word	0x3fe00000
 8012060:	08013e74 	.word	0x08013e74
 8012064:	252049c1 	.word	0x252049c1
 8012068:	397b839a 	.word	0x397b839a
 801206c:	7fefffff 	.word	0x7fefffff
 8012070:	9a02      	ldr	r2, [sp, #8]
 8012072:	0020      	movs	r0, r4
 8012074:	1516      	asrs	r6, r2, #20
 8012076:	4a29      	ldr	r2, [pc, #164]	; (801211c <__ieee754_rem_pio2+0x3d4>)
 8012078:	18b6      	adds	r6, r6, r2
 801207a:	9a02      	ldr	r2, [sp, #8]
 801207c:	0533      	lsls	r3, r6, #20
 801207e:	1ad5      	subs	r5, r2, r3
 8012080:	0029      	movs	r1, r5
 8012082:	f7f0 fbdd 	bl	8002840 <__aeabi_d2iz>
 8012086:	f7f0 fc11 	bl	80028ac <__aeabi_i2d>
 801208a:	0002      	movs	r2, r0
 801208c:	000b      	movs	r3, r1
 801208e:	0020      	movs	r0, r4
 8012090:	0029      	movs	r1, r5
 8012092:	920a      	str	r2, [sp, #40]	; 0x28
 8012094:	930b      	str	r3, [sp, #44]	; 0x2c
 8012096:	f7f0 f823 	bl	80020e0 <__aeabi_dsub>
 801209a:	2200      	movs	r2, #0
 801209c:	4b20      	ldr	r3, [pc, #128]	; (8012120 <__ieee754_rem_pio2+0x3d8>)
 801209e:	f7ef fdb3 	bl	8001c08 <__aeabi_dmul>
 80120a2:	000d      	movs	r5, r1
 80120a4:	0004      	movs	r4, r0
 80120a6:	f7f0 fbcb 	bl	8002840 <__aeabi_d2iz>
 80120aa:	f7f0 fbff 	bl	80028ac <__aeabi_i2d>
 80120ae:	0002      	movs	r2, r0
 80120b0:	000b      	movs	r3, r1
 80120b2:	0020      	movs	r0, r4
 80120b4:	0029      	movs	r1, r5
 80120b6:	920c      	str	r2, [sp, #48]	; 0x30
 80120b8:	930d      	str	r3, [sp, #52]	; 0x34
 80120ba:	f7f0 f811 	bl	80020e0 <__aeabi_dsub>
 80120be:	2200      	movs	r2, #0
 80120c0:	4b17      	ldr	r3, [pc, #92]	; (8012120 <__ieee754_rem_pio2+0x3d8>)
 80120c2:	f7ef fda1 	bl	8001c08 <__aeabi_dmul>
 80120c6:	2503      	movs	r5, #3
 80120c8:	900e      	str	r0, [sp, #56]	; 0x38
 80120ca:	910f      	str	r1, [sp, #60]	; 0x3c
 80120cc:	ac0a      	add	r4, sp, #40	; 0x28
 80120ce:	2200      	movs	r2, #0
 80120d0:	6920      	ldr	r0, [r4, #16]
 80120d2:	6961      	ldr	r1, [r4, #20]
 80120d4:	2300      	movs	r3, #0
 80120d6:	9502      	str	r5, [sp, #8]
 80120d8:	3c08      	subs	r4, #8
 80120da:	3d01      	subs	r5, #1
 80120dc:	f7ee f9b6 	bl	800044c <__aeabi_dcmpeq>
 80120e0:	2800      	cmp	r0, #0
 80120e2:	d1f4      	bne.n	80120ce <__ieee754_rem_pio2+0x386>
 80120e4:	4b0f      	ldr	r3, [pc, #60]	; (8012124 <__ieee754_rem_pio2+0x3dc>)
 80120e6:	0032      	movs	r2, r6
 80120e8:	9301      	str	r3, [sp, #4]
 80120ea:	2302      	movs	r3, #2
 80120ec:	0039      	movs	r1, r7
 80120ee:	9300      	str	r3, [sp, #0]
 80120f0:	a80a      	add	r0, sp, #40	; 0x28
 80120f2:	9b02      	ldr	r3, [sp, #8]
 80120f4:	f000 f8d8 	bl	80122a8 <__kernel_rem_pio2>
 80120f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120fa:	0006      	movs	r6, r0
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	db00      	blt.n	8012102 <__ieee754_rem_pio2+0x3ba>
 8012100:	e65f      	b.n	8011dc2 <__ieee754_rem_pio2+0x7a>
 8012102:	2180      	movs	r1, #128	; 0x80
 8012104:	6878      	ldr	r0, [r7, #4]
 8012106:	683a      	ldr	r2, [r7, #0]
 8012108:	0609      	lsls	r1, r1, #24
 801210a:	1843      	adds	r3, r0, r1
 801210c:	68f8      	ldr	r0, [r7, #12]
 801210e:	603a      	str	r2, [r7, #0]
 8012110:	607b      	str	r3, [r7, #4]
 8012112:	68ba      	ldr	r2, [r7, #8]
 8012114:	1843      	adds	r3, r0, r1
 8012116:	60ba      	str	r2, [r7, #8]
 8012118:	60fb      	str	r3, [r7, #12]
 801211a:	e688      	b.n	8011e2e <__ieee754_rem_pio2+0xe6>
 801211c:	fffffbea 	.word	0xfffffbea
 8012120:	41700000 	.word	0x41700000
 8012124:	08013ef4 	.word	0x08013ef4

08012128 <__kernel_cos>:
 8012128:	b5f0      	push	{r4, r5, r6, r7, lr}
 801212a:	b087      	sub	sp, #28
 801212c:	9204      	str	r2, [sp, #16]
 801212e:	9305      	str	r3, [sp, #20]
 8012130:	004b      	lsls	r3, r1, #1
 8012132:	085b      	lsrs	r3, r3, #1
 8012134:	9300      	str	r3, [sp, #0]
 8012136:	23f9      	movs	r3, #249	; 0xf9
 8012138:	9a00      	ldr	r2, [sp, #0]
 801213a:	0007      	movs	r7, r0
 801213c:	000e      	movs	r6, r1
 801213e:	059b      	lsls	r3, r3, #22
 8012140:	429a      	cmp	r2, r3
 8012142:	da04      	bge.n	801214e <__kernel_cos+0x26>
 8012144:	f7f0 fb7c 	bl	8002840 <__aeabi_d2iz>
 8012148:	2800      	cmp	r0, #0
 801214a:	d100      	bne.n	801214e <__kernel_cos+0x26>
 801214c:	e084      	b.n	8012258 <__kernel_cos+0x130>
 801214e:	003a      	movs	r2, r7
 8012150:	0033      	movs	r3, r6
 8012152:	0038      	movs	r0, r7
 8012154:	0031      	movs	r1, r6
 8012156:	f7ef fd57 	bl	8001c08 <__aeabi_dmul>
 801215a:	2200      	movs	r2, #0
 801215c:	4b40      	ldr	r3, [pc, #256]	; (8012260 <__kernel_cos+0x138>)
 801215e:	0004      	movs	r4, r0
 8012160:	000d      	movs	r5, r1
 8012162:	f7ef fd51 	bl	8001c08 <__aeabi_dmul>
 8012166:	4a3f      	ldr	r2, [pc, #252]	; (8012264 <__kernel_cos+0x13c>)
 8012168:	9002      	str	r0, [sp, #8]
 801216a:	9103      	str	r1, [sp, #12]
 801216c:	4b3e      	ldr	r3, [pc, #248]	; (8012268 <__kernel_cos+0x140>)
 801216e:	0020      	movs	r0, r4
 8012170:	0029      	movs	r1, r5
 8012172:	f7ef fd49 	bl	8001c08 <__aeabi_dmul>
 8012176:	4a3d      	ldr	r2, [pc, #244]	; (801226c <__kernel_cos+0x144>)
 8012178:	4b3d      	ldr	r3, [pc, #244]	; (8012270 <__kernel_cos+0x148>)
 801217a:	f7ee fe07 	bl	8000d8c <__aeabi_dadd>
 801217e:	0022      	movs	r2, r4
 8012180:	002b      	movs	r3, r5
 8012182:	f7ef fd41 	bl	8001c08 <__aeabi_dmul>
 8012186:	4a3b      	ldr	r2, [pc, #236]	; (8012274 <__kernel_cos+0x14c>)
 8012188:	4b3b      	ldr	r3, [pc, #236]	; (8012278 <__kernel_cos+0x150>)
 801218a:	f7ef ffa9 	bl	80020e0 <__aeabi_dsub>
 801218e:	0022      	movs	r2, r4
 8012190:	002b      	movs	r3, r5
 8012192:	f7ef fd39 	bl	8001c08 <__aeabi_dmul>
 8012196:	4a39      	ldr	r2, [pc, #228]	; (801227c <__kernel_cos+0x154>)
 8012198:	4b39      	ldr	r3, [pc, #228]	; (8012280 <__kernel_cos+0x158>)
 801219a:	f7ee fdf7 	bl	8000d8c <__aeabi_dadd>
 801219e:	0022      	movs	r2, r4
 80121a0:	002b      	movs	r3, r5
 80121a2:	f7ef fd31 	bl	8001c08 <__aeabi_dmul>
 80121a6:	4a37      	ldr	r2, [pc, #220]	; (8012284 <__kernel_cos+0x15c>)
 80121a8:	4b37      	ldr	r3, [pc, #220]	; (8012288 <__kernel_cos+0x160>)
 80121aa:	f7ef ff99 	bl	80020e0 <__aeabi_dsub>
 80121ae:	0022      	movs	r2, r4
 80121b0:	002b      	movs	r3, r5
 80121b2:	f7ef fd29 	bl	8001c08 <__aeabi_dmul>
 80121b6:	4a35      	ldr	r2, [pc, #212]	; (801228c <__kernel_cos+0x164>)
 80121b8:	4b35      	ldr	r3, [pc, #212]	; (8012290 <__kernel_cos+0x168>)
 80121ba:	f7ee fde7 	bl	8000d8c <__aeabi_dadd>
 80121be:	0022      	movs	r2, r4
 80121c0:	002b      	movs	r3, r5
 80121c2:	f7ef fd21 	bl	8001c08 <__aeabi_dmul>
 80121c6:	0022      	movs	r2, r4
 80121c8:	002b      	movs	r3, r5
 80121ca:	f7ef fd1d 	bl	8001c08 <__aeabi_dmul>
 80121ce:	9a04      	ldr	r2, [sp, #16]
 80121d0:	9b05      	ldr	r3, [sp, #20]
 80121d2:	0004      	movs	r4, r0
 80121d4:	000d      	movs	r5, r1
 80121d6:	0038      	movs	r0, r7
 80121d8:	0031      	movs	r1, r6
 80121da:	f7ef fd15 	bl	8001c08 <__aeabi_dmul>
 80121de:	0002      	movs	r2, r0
 80121e0:	000b      	movs	r3, r1
 80121e2:	0020      	movs	r0, r4
 80121e4:	0029      	movs	r1, r5
 80121e6:	f7ef ff7b 	bl	80020e0 <__aeabi_dsub>
 80121ea:	4b2a      	ldr	r3, [pc, #168]	; (8012294 <__kernel_cos+0x16c>)
 80121ec:	9a00      	ldr	r2, [sp, #0]
 80121ee:	0004      	movs	r4, r0
 80121f0:	000d      	movs	r5, r1
 80121f2:	429a      	cmp	r2, r3
 80121f4:	dc0d      	bgt.n	8012212 <__kernel_cos+0xea>
 80121f6:	0002      	movs	r2, r0
 80121f8:	000b      	movs	r3, r1
 80121fa:	9802      	ldr	r0, [sp, #8]
 80121fc:	9903      	ldr	r1, [sp, #12]
 80121fe:	f7ef ff6f 	bl	80020e0 <__aeabi_dsub>
 8012202:	0002      	movs	r2, r0
 8012204:	2000      	movs	r0, #0
 8012206:	000b      	movs	r3, r1
 8012208:	4923      	ldr	r1, [pc, #140]	; (8012298 <__kernel_cos+0x170>)
 801220a:	f7ef ff69 	bl	80020e0 <__aeabi_dsub>
 801220e:	b007      	add	sp, #28
 8012210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012212:	4b22      	ldr	r3, [pc, #136]	; (801229c <__kernel_cos+0x174>)
 8012214:	9a00      	ldr	r2, [sp, #0]
 8012216:	2600      	movs	r6, #0
 8012218:	429a      	cmp	r2, r3
 801221a:	dc1b      	bgt.n	8012254 <__kernel_cos+0x12c>
 801221c:	0013      	movs	r3, r2
 801221e:	4a20      	ldr	r2, [pc, #128]	; (80122a0 <__kernel_cos+0x178>)
 8012220:	4694      	mov	ip, r2
 8012222:	4463      	add	r3, ip
 8012224:	001f      	movs	r7, r3
 8012226:	0032      	movs	r2, r6
 8012228:	003b      	movs	r3, r7
 801222a:	2000      	movs	r0, #0
 801222c:	491a      	ldr	r1, [pc, #104]	; (8012298 <__kernel_cos+0x170>)
 801222e:	f7ef ff57 	bl	80020e0 <__aeabi_dsub>
 8012232:	0032      	movs	r2, r6
 8012234:	003b      	movs	r3, r7
 8012236:	9000      	str	r0, [sp, #0]
 8012238:	9101      	str	r1, [sp, #4]
 801223a:	9802      	ldr	r0, [sp, #8]
 801223c:	9903      	ldr	r1, [sp, #12]
 801223e:	f7ef ff4f 	bl	80020e0 <__aeabi_dsub>
 8012242:	0022      	movs	r2, r4
 8012244:	002b      	movs	r3, r5
 8012246:	f7ef ff4b 	bl	80020e0 <__aeabi_dsub>
 801224a:	0002      	movs	r2, r0
 801224c:	000b      	movs	r3, r1
 801224e:	9800      	ldr	r0, [sp, #0]
 8012250:	9901      	ldr	r1, [sp, #4]
 8012252:	e7da      	b.n	801220a <__kernel_cos+0xe2>
 8012254:	4f13      	ldr	r7, [pc, #76]	; (80122a4 <__kernel_cos+0x17c>)
 8012256:	e7e6      	b.n	8012226 <__kernel_cos+0xfe>
 8012258:	2000      	movs	r0, #0
 801225a:	490f      	ldr	r1, [pc, #60]	; (8012298 <__kernel_cos+0x170>)
 801225c:	e7d7      	b.n	801220e <__kernel_cos+0xe6>
 801225e:	46c0      	nop			; (mov r8, r8)
 8012260:	3fe00000 	.word	0x3fe00000
 8012264:	be8838d4 	.word	0xbe8838d4
 8012268:	bda8fae9 	.word	0xbda8fae9
 801226c:	bdb4b1c4 	.word	0xbdb4b1c4
 8012270:	3e21ee9e 	.word	0x3e21ee9e
 8012274:	809c52ad 	.word	0x809c52ad
 8012278:	3e927e4f 	.word	0x3e927e4f
 801227c:	19cb1590 	.word	0x19cb1590
 8012280:	3efa01a0 	.word	0x3efa01a0
 8012284:	16c15177 	.word	0x16c15177
 8012288:	3f56c16c 	.word	0x3f56c16c
 801228c:	5555554c 	.word	0x5555554c
 8012290:	3fa55555 	.word	0x3fa55555
 8012294:	3fd33332 	.word	0x3fd33332
 8012298:	3ff00000 	.word	0x3ff00000
 801229c:	3fe90000 	.word	0x3fe90000
 80122a0:	ffe00000 	.word	0xffe00000
 80122a4:	3fd20000 	.word	0x3fd20000

080122a8 <__kernel_rem_pio2>:
 80122a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80122aa:	4ccb      	ldr	r4, [pc, #812]	; (80125d8 <__kernel_rem_pio2+0x330>)
 80122ac:	44a5      	add	sp, r4
 80122ae:	930d      	str	r3, [sp, #52]	; 0x34
 80122b0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80122b2:	0014      	movs	r4, r2
 80122b4:	009a      	lsls	r2, r3, #2
 80122b6:	4bc9      	ldr	r3, [pc, #804]	; (80125dc <__kernel_rem_pio2+0x334>)
 80122b8:	900e      	str	r0, [sp, #56]	; 0x38
 80122ba:	58d3      	ldr	r3, [r2, r3]
 80122bc:	9107      	str	r1, [sp, #28]
 80122be:	930a      	str	r3, [sp, #40]	; 0x28
 80122c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80122c2:	3b01      	subs	r3, #1
 80122c4:	930c      	str	r3, [sp, #48]	; 0x30
 80122c6:	2300      	movs	r3, #0
 80122c8:	9300      	str	r3, [sp, #0]
 80122ca:	0023      	movs	r3, r4
 80122cc:	3314      	adds	r3, #20
 80122ce:	db04      	blt.n	80122da <__kernel_rem_pio2+0x32>
 80122d0:	2118      	movs	r1, #24
 80122d2:	1ee0      	subs	r0, r4, #3
 80122d4:	f7ed ffbe 	bl	8000254 <__divsi3>
 80122d8:	9000      	str	r0, [sp, #0]
 80122da:	2218      	movs	r2, #24
 80122dc:	9b00      	ldr	r3, [sp, #0]
 80122de:	4252      	negs	r2, r2
 80122e0:	3301      	adds	r3, #1
 80122e2:	435a      	muls	r2, r3
 80122e4:	1913      	adds	r3, r2, r4
 80122e6:	9302      	str	r3, [sp, #8]
 80122e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80122ea:	9b00      	ldr	r3, [sp, #0]
 80122ec:	ae26      	add	r6, sp, #152	; 0x98
 80122ee:	1a9d      	subs	r5, r3, r2
 80122f0:	002c      	movs	r4, r5
 80122f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122f4:	189f      	adds	r7, r3, r2
 80122f6:	1b63      	subs	r3, r4, r5
 80122f8:	429f      	cmp	r7, r3
 80122fa:	da0f      	bge.n	801231c <__kernel_rem_pio2+0x74>
 80122fc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80122fe:	af76      	add	r7, sp, #472	; 0x1d8
 8012300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012304:	1af3      	subs	r3, r6, r3
 8012306:	429a      	cmp	r2, r3
 8012308:	db30      	blt.n	801236c <__kernel_rem_pio2+0xc4>
 801230a:	ab26      	add	r3, sp, #152	; 0x98
 801230c:	00f4      	lsls	r4, r6, #3
 801230e:	2200      	movs	r2, #0
 8012310:	18e4      	adds	r4, r4, r3
 8012312:	2300      	movs	r3, #0
 8012314:	2500      	movs	r5, #0
 8012316:	9204      	str	r2, [sp, #16]
 8012318:	9305      	str	r3, [sp, #20]
 801231a:	e01e      	b.n	801235a <__kernel_rem_pio2+0xb2>
 801231c:	2c00      	cmp	r4, #0
 801231e:	db07      	blt.n	8012330 <__kernel_rem_pio2+0x88>
 8012320:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 8012322:	00a3      	lsls	r3, r4, #2
 8012324:	58d0      	ldr	r0, [r2, r3]
 8012326:	f7f0 fac1 	bl	80028ac <__aeabi_i2d>
 801232a:	c603      	stmia	r6!, {r0, r1}
 801232c:	3401      	adds	r4, #1
 801232e:	e7e2      	b.n	80122f6 <__kernel_rem_pio2+0x4e>
 8012330:	2000      	movs	r0, #0
 8012332:	2100      	movs	r1, #0
 8012334:	e7f9      	b.n	801232a <__kernel_rem_pio2+0x82>
 8012336:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012338:	00e9      	lsls	r1, r5, #3
 801233a:	1859      	adds	r1, r3, r1
 801233c:	6808      	ldr	r0, [r1, #0]
 801233e:	6849      	ldr	r1, [r1, #4]
 8012340:	6822      	ldr	r2, [r4, #0]
 8012342:	6863      	ldr	r3, [r4, #4]
 8012344:	f7ef fc60 	bl	8001c08 <__aeabi_dmul>
 8012348:	0002      	movs	r2, r0
 801234a:	000b      	movs	r3, r1
 801234c:	9804      	ldr	r0, [sp, #16]
 801234e:	9905      	ldr	r1, [sp, #20]
 8012350:	f7ee fd1c 	bl	8000d8c <__aeabi_dadd>
 8012354:	9004      	str	r0, [sp, #16]
 8012356:	9105      	str	r1, [sp, #20]
 8012358:	3501      	adds	r5, #1
 801235a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801235c:	3c08      	subs	r4, #8
 801235e:	429d      	cmp	r5, r3
 8012360:	dde9      	ble.n	8012336 <__kernel_rem_pio2+0x8e>
 8012362:	9b04      	ldr	r3, [sp, #16]
 8012364:	9c05      	ldr	r4, [sp, #20]
 8012366:	3601      	adds	r6, #1
 8012368:	c718      	stmia	r7!, {r3, r4}
 801236a:	e7c9      	b.n	8012300 <__kernel_rem_pio2+0x58>
 801236c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801236e:	aa12      	add	r2, sp, #72	; 0x48
 8012370:	009b      	lsls	r3, r3, #2
 8012372:	189b      	adds	r3, r3, r2
 8012374:	9310      	str	r3, [sp, #64]	; 0x40
 8012376:	9b00      	ldr	r3, [sp, #0]
 8012378:	0098      	lsls	r0, r3, #2
 801237a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801237c:	181b      	adds	r3, r3, r0
 801237e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012382:	9304      	str	r3, [sp, #16]
 8012384:	9b04      	ldr	r3, [sp, #16]
 8012386:	aa76      	add	r2, sp, #472	; 0x1d8
 8012388:	00db      	lsls	r3, r3, #3
 801238a:	18d3      	adds	r3, r2, r3
 801238c:	681c      	ldr	r4, [r3, #0]
 801238e:	685d      	ldr	r5, [r3, #4]
 8012390:	ab12      	add	r3, sp, #72	; 0x48
 8012392:	9300      	str	r3, [sp, #0]
 8012394:	9309      	str	r3, [sp, #36]	; 0x24
 8012396:	9b04      	ldr	r3, [sp, #16]
 8012398:	9211      	str	r2, [sp, #68]	; 0x44
 801239a:	9308      	str	r3, [sp, #32]
 801239c:	9b08      	ldr	r3, [sp, #32]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	dc74      	bgt.n	801248c <__kernel_rem_pio2+0x1e4>
 80123a2:	0020      	movs	r0, r4
 80123a4:	0029      	movs	r1, r5
 80123a6:	9a02      	ldr	r2, [sp, #8]
 80123a8:	f000 fc22 	bl	8012bf0 <scalbn>
 80123ac:	23ff      	movs	r3, #255	; 0xff
 80123ae:	2200      	movs	r2, #0
 80123b0:	059b      	lsls	r3, r3, #22
 80123b2:	0004      	movs	r4, r0
 80123b4:	000d      	movs	r5, r1
 80123b6:	f7ef fc27 	bl	8001c08 <__aeabi_dmul>
 80123ba:	f000 fb8f 	bl	8012adc <floor>
 80123be:	2200      	movs	r2, #0
 80123c0:	4b87      	ldr	r3, [pc, #540]	; (80125e0 <__kernel_rem_pio2+0x338>)
 80123c2:	f7ef fc21 	bl	8001c08 <__aeabi_dmul>
 80123c6:	0002      	movs	r2, r0
 80123c8:	000b      	movs	r3, r1
 80123ca:	0020      	movs	r0, r4
 80123cc:	0029      	movs	r1, r5
 80123ce:	f7ef fe87 	bl	80020e0 <__aeabi_dsub>
 80123d2:	000d      	movs	r5, r1
 80123d4:	0004      	movs	r4, r0
 80123d6:	f7f0 fa33 	bl	8002840 <__aeabi_d2iz>
 80123da:	9009      	str	r0, [sp, #36]	; 0x24
 80123dc:	f7f0 fa66 	bl	80028ac <__aeabi_i2d>
 80123e0:	000b      	movs	r3, r1
 80123e2:	0002      	movs	r2, r0
 80123e4:	0029      	movs	r1, r5
 80123e6:	0020      	movs	r0, r4
 80123e8:	f7ef fe7a 	bl	80020e0 <__aeabi_dsub>
 80123ec:	9b02      	ldr	r3, [sp, #8]
 80123ee:	0006      	movs	r6, r0
 80123f0:	000f      	movs	r7, r1
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	dd74      	ble.n	80124e0 <__kernel_rem_pio2+0x238>
 80123f6:	2118      	movs	r1, #24
 80123f8:	9b04      	ldr	r3, [sp, #16]
 80123fa:	aa12      	add	r2, sp, #72	; 0x48
 80123fc:	3b01      	subs	r3, #1
 80123fe:	009b      	lsls	r3, r3, #2
 8012400:	589a      	ldr	r2, [r3, r2]
 8012402:	9802      	ldr	r0, [sp, #8]
 8012404:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8012406:	1a09      	subs	r1, r1, r0
 8012408:	0010      	movs	r0, r2
 801240a:	4108      	asrs	r0, r1
 801240c:	1824      	adds	r4, r4, r0
 801240e:	4088      	lsls	r0, r1
 8012410:	a912      	add	r1, sp, #72	; 0x48
 8012412:	1a12      	subs	r2, r2, r0
 8012414:	505a      	str	r2, [r3, r1]
 8012416:	2317      	movs	r3, #23
 8012418:	9902      	ldr	r1, [sp, #8]
 801241a:	9409      	str	r4, [sp, #36]	; 0x24
 801241c:	1a5b      	subs	r3, r3, r1
 801241e:	411a      	asrs	r2, r3
 8012420:	9208      	str	r2, [sp, #32]
 8012422:	9b08      	ldr	r3, [sp, #32]
 8012424:	2b00      	cmp	r3, #0
 8012426:	dd6d      	ble.n	8012504 <__kernel_rem_pio2+0x25c>
 8012428:	2200      	movs	r2, #0
 801242a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801242c:	2080      	movs	r0, #128	; 0x80
 801242e:	3301      	adds	r3, #1
 8012430:	9309      	str	r3, [sp, #36]	; 0x24
 8012432:	4b6c      	ldr	r3, [pc, #432]	; (80125e4 <__kernel_rem_pio2+0x33c>)
 8012434:	0014      	movs	r4, r2
 8012436:	469c      	mov	ip, r3
 8012438:	2501      	movs	r5, #1
 801243a:	0440      	lsls	r0, r0, #17
 801243c:	9b04      	ldr	r3, [sp, #16]
 801243e:	4293      	cmp	r3, r2
 8012440:	dd00      	ble.n	8012444 <__kernel_rem_pio2+0x19c>
 8012442:	e099      	b.n	8012578 <__kernel_rem_pio2+0x2d0>
 8012444:	9b02      	ldr	r3, [sp, #8]
 8012446:	2b00      	cmp	r3, #0
 8012448:	dd05      	ble.n	8012456 <__kernel_rem_pio2+0x1ae>
 801244a:	2b01      	cmp	r3, #1
 801244c:	d100      	bne.n	8012450 <__kernel_rem_pio2+0x1a8>
 801244e:	e0a9      	b.n	80125a4 <__kernel_rem_pio2+0x2fc>
 8012450:	2b02      	cmp	r3, #2
 8012452:	d100      	bne.n	8012456 <__kernel_rem_pio2+0x1ae>
 8012454:	e0b1      	b.n	80125ba <__kernel_rem_pio2+0x312>
 8012456:	9b08      	ldr	r3, [sp, #32]
 8012458:	2b02      	cmp	r3, #2
 801245a:	d153      	bne.n	8012504 <__kernel_rem_pio2+0x25c>
 801245c:	0032      	movs	r2, r6
 801245e:	003b      	movs	r3, r7
 8012460:	2000      	movs	r0, #0
 8012462:	4961      	ldr	r1, [pc, #388]	; (80125e8 <__kernel_rem_pio2+0x340>)
 8012464:	f7ef fe3c 	bl	80020e0 <__aeabi_dsub>
 8012468:	0006      	movs	r6, r0
 801246a:	000f      	movs	r7, r1
 801246c:	2c00      	cmp	r4, #0
 801246e:	d049      	beq.n	8012504 <__kernel_rem_pio2+0x25c>
 8012470:	9a02      	ldr	r2, [sp, #8]
 8012472:	2000      	movs	r0, #0
 8012474:	495c      	ldr	r1, [pc, #368]	; (80125e8 <__kernel_rem_pio2+0x340>)
 8012476:	f000 fbbb 	bl	8012bf0 <scalbn>
 801247a:	0002      	movs	r2, r0
 801247c:	000b      	movs	r3, r1
 801247e:	0030      	movs	r0, r6
 8012480:	0039      	movs	r1, r7
 8012482:	f7ef fe2d 	bl	80020e0 <__aeabi_dsub>
 8012486:	0006      	movs	r6, r0
 8012488:	000f      	movs	r7, r1
 801248a:	e03b      	b.n	8012504 <__kernel_rem_pio2+0x25c>
 801248c:	2200      	movs	r2, #0
 801248e:	4b57      	ldr	r3, [pc, #348]	; (80125ec <__kernel_rem_pio2+0x344>)
 8012490:	0020      	movs	r0, r4
 8012492:	0029      	movs	r1, r5
 8012494:	f7ef fbb8 	bl	8001c08 <__aeabi_dmul>
 8012498:	f7f0 f9d2 	bl	8002840 <__aeabi_d2iz>
 801249c:	f7f0 fa06 	bl	80028ac <__aeabi_i2d>
 80124a0:	2200      	movs	r2, #0
 80124a2:	4b53      	ldr	r3, [pc, #332]	; (80125f0 <__kernel_rem_pio2+0x348>)
 80124a4:	0006      	movs	r6, r0
 80124a6:	000f      	movs	r7, r1
 80124a8:	f7ef fbae 	bl	8001c08 <__aeabi_dmul>
 80124ac:	0002      	movs	r2, r0
 80124ae:	000b      	movs	r3, r1
 80124b0:	0020      	movs	r0, r4
 80124b2:	0029      	movs	r1, r5
 80124b4:	f7ef fe14 	bl	80020e0 <__aeabi_dsub>
 80124b8:	f7f0 f9c2 	bl	8002840 <__aeabi_d2iz>
 80124bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124be:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80124c0:	c301      	stmia	r3!, {r0}
 80124c2:	9309      	str	r3, [sp, #36]	; 0x24
 80124c4:	9b08      	ldr	r3, [sp, #32]
 80124c6:	0030      	movs	r0, r6
 80124c8:	3b01      	subs	r3, #1
 80124ca:	9308      	str	r3, [sp, #32]
 80124cc:	00db      	lsls	r3, r3, #3
 80124ce:	18d3      	adds	r3, r2, r3
 80124d0:	0039      	movs	r1, r7
 80124d2:	681a      	ldr	r2, [r3, #0]
 80124d4:	685b      	ldr	r3, [r3, #4]
 80124d6:	f7ee fc59 	bl	8000d8c <__aeabi_dadd>
 80124da:	0004      	movs	r4, r0
 80124dc:	000d      	movs	r5, r1
 80124de:	e75d      	b.n	801239c <__kernel_rem_pio2+0xf4>
 80124e0:	9b02      	ldr	r3, [sp, #8]
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d107      	bne.n	80124f6 <__kernel_rem_pio2+0x24e>
 80124e6:	9b04      	ldr	r3, [sp, #16]
 80124e8:	aa12      	add	r2, sp, #72	; 0x48
 80124ea:	3b01      	subs	r3, #1
 80124ec:	009b      	lsls	r3, r3, #2
 80124ee:	5898      	ldr	r0, [r3, r2]
 80124f0:	15c3      	asrs	r3, r0, #23
 80124f2:	9308      	str	r3, [sp, #32]
 80124f4:	e795      	b.n	8012422 <__kernel_rem_pio2+0x17a>
 80124f6:	2200      	movs	r2, #0
 80124f8:	4b3e      	ldr	r3, [pc, #248]	; (80125f4 <__kernel_rem_pio2+0x34c>)
 80124fa:	f7ed ffcb 	bl	8000494 <__aeabi_dcmpge>
 80124fe:	2800      	cmp	r0, #0
 8012500:	d137      	bne.n	8012572 <__kernel_rem_pio2+0x2ca>
 8012502:	9008      	str	r0, [sp, #32]
 8012504:	2200      	movs	r2, #0
 8012506:	2300      	movs	r3, #0
 8012508:	0030      	movs	r0, r6
 801250a:	0039      	movs	r1, r7
 801250c:	f7ed ff9e 	bl	800044c <__aeabi_dcmpeq>
 8012510:	2800      	cmp	r0, #0
 8012512:	d100      	bne.n	8012516 <__kernel_rem_pio2+0x26e>
 8012514:	e0b9      	b.n	801268a <__kernel_rem_pio2+0x3e2>
 8012516:	2200      	movs	r2, #0
 8012518:	9b04      	ldr	r3, [sp, #16]
 801251a:	3b01      	subs	r3, #1
 801251c:	9300      	str	r3, [sp, #0]
 801251e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012520:	428b      	cmp	r3, r1
 8012522:	da53      	bge.n	80125cc <__kernel_rem_pio2+0x324>
 8012524:	2a00      	cmp	r2, #0
 8012526:	d100      	bne.n	801252a <__kernel_rem_pio2+0x282>
 8012528:	e095      	b.n	8012656 <__kernel_rem_pio2+0x3ae>
 801252a:	9b02      	ldr	r3, [sp, #8]
 801252c:	aa12      	add	r2, sp, #72	; 0x48
 801252e:	3b18      	subs	r3, #24
 8012530:	9302      	str	r3, [sp, #8]
 8012532:	9b00      	ldr	r3, [sp, #0]
 8012534:	009b      	lsls	r3, r3, #2
 8012536:	589b      	ldr	r3, [r3, r2]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d100      	bne.n	801253e <__kernel_rem_pio2+0x296>
 801253c:	e0a1      	b.n	8012682 <__kernel_rem_pio2+0x3da>
 801253e:	2000      	movs	r0, #0
 8012540:	9a02      	ldr	r2, [sp, #8]
 8012542:	4929      	ldr	r1, [pc, #164]	; (80125e8 <__kernel_rem_pio2+0x340>)
 8012544:	f000 fb54 	bl	8012bf0 <scalbn>
 8012548:	0006      	movs	r6, r0
 801254a:	000f      	movs	r7, r1
 801254c:	9c00      	ldr	r4, [sp, #0]
 801254e:	2c00      	cmp	r4, #0
 8012550:	db00      	blt.n	8012554 <__kernel_rem_pio2+0x2ac>
 8012552:	e0d9      	b.n	8012708 <__kernel_rem_pio2+0x460>
 8012554:	9c00      	ldr	r4, [sp, #0]
 8012556:	2c00      	cmp	r4, #0
 8012558:	da00      	bge.n	801255c <__kernel_rem_pio2+0x2b4>
 801255a:	e10c      	b.n	8012776 <__kernel_rem_pio2+0x4ce>
 801255c:	ab76      	add	r3, sp, #472	; 0x1d8
 801255e:	00e6      	lsls	r6, r4, #3
 8012560:	2200      	movs	r2, #0
 8012562:	18f6      	adds	r6, r6, r3
 8012564:	2300      	movs	r3, #0
 8012566:	9202      	str	r2, [sp, #8]
 8012568:	9303      	str	r3, [sp, #12]
 801256a:	9b00      	ldr	r3, [sp, #0]
 801256c:	2500      	movs	r5, #0
 801256e:	1b1f      	subs	r7, r3, r4
 8012570:	e0f3      	b.n	801275a <__kernel_rem_pio2+0x4b2>
 8012572:	2302      	movs	r3, #2
 8012574:	9308      	str	r3, [sp, #32]
 8012576:	e757      	b.n	8012428 <__kernel_rem_pio2+0x180>
 8012578:	9b00      	ldr	r3, [sp, #0]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	2c00      	cmp	r4, #0
 801257e:	d10b      	bne.n	8012598 <__kernel_rem_pio2+0x2f0>
 8012580:	2b00      	cmp	r3, #0
 8012582:	d003      	beq.n	801258c <__kernel_rem_pio2+0x2e4>
 8012584:	9c00      	ldr	r4, [sp, #0]
 8012586:	1ac3      	subs	r3, r0, r3
 8012588:	6023      	str	r3, [r4, #0]
 801258a:	002b      	movs	r3, r5
 801258c:	9c00      	ldr	r4, [sp, #0]
 801258e:	3201      	adds	r2, #1
 8012590:	3404      	adds	r4, #4
 8012592:	9400      	str	r4, [sp, #0]
 8012594:	001c      	movs	r4, r3
 8012596:	e751      	b.n	801243c <__kernel_rem_pio2+0x194>
 8012598:	4661      	mov	r1, ip
 801259a:	1acb      	subs	r3, r1, r3
 801259c:	9900      	ldr	r1, [sp, #0]
 801259e:	600b      	str	r3, [r1, #0]
 80125a0:	0023      	movs	r3, r4
 80125a2:	e7f3      	b.n	801258c <__kernel_rem_pio2+0x2e4>
 80125a4:	9b04      	ldr	r3, [sp, #16]
 80125a6:	aa12      	add	r2, sp, #72	; 0x48
 80125a8:	3b01      	subs	r3, #1
 80125aa:	009b      	lsls	r3, r3, #2
 80125ac:	589a      	ldr	r2, [r3, r2]
 80125ae:	9200      	str	r2, [sp, #0]
 80125b0:	0252      	lsls	r2, r2, #9
 80125b2:	0a52      	lsrs	r2, r2, #9
 80125b4:	a912      	add	r1, sp, #72	; 0x48
 80125b6:	505a      	str	r2, [r3, r1]
 80125b8:	e74d      	b.n	8012456 <__kernel_rem_pio2+0x1ae>
 80125ba:	9b04      	ldr	r3, [sp, #16]
 80125bc:	aa12      	add	r2, sp, #72	; 0x48
 80125be:	3b01      	subs	r3, #1
 80125c0:	009b      	lsls	r3, r3, #2
 80125c2:	589a      	ldr	r2, [r3, r2]
 80125c4:	9200      	str	r2, [sp, #0]
 80125c6:	0292      	lsls	r2, r2, #10
 80125c8:	0a92      	lsrs	r2, r2, #10
 80125ca:	e7f3      	b.n	80125b4 <__kernel_rem_pio2+0x30c>
 80125cc:	0099      	lsls	r1, r3, #2
 80125ce:	a812      	add	r0, sp, #72	; 0x48
 80125d0:	5809      	ldr	r1, [r1, r0]
 80125d2:	3b01      	subs	r3, #1
 80125d4:	430a      	orrs	r2, r1
 80125d6:	e7a2      	b.n	801251e <__kernel_rem_pio2+0x276>
 80125d8:	fffffd84 	.word	0xfffffd84
 80125dc:	08014040 	.word	0x08014040
 80125e0:	40200000 	.word	0x40200000
 80125e4:	00ffffff 	.word	0x00ffffff
 80125e8:	3ff00000 	.word	0x3ff00000
 80125ec:	3e700000 	.word	0x3e700000
 80125f0:	41700000 	.word	0x41700000
 80125f4:	3fe00000 	.word	0x3fe00000
 80125f8:	3301      	adds	r3, #1
 80125fa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80125fc:	009a      	lsls	r2, r3, #2
 80125fe:	4252      	negs	r2, r2
 8012600:	588a      	ldr	r2, [r1, r2]
 8012602:	2a00      	cmp	r2, #0
 8012604:	d0f8      	beq.n	80125f8 <__kernel_rem_pio2+0x350>
 8012606:	9a04      	ldr	r2, [sp, #16]
 8012608:	990d      	ldr	r1, [sp, #52]	; 0x34
 801260a:	1c57      	adds	r7, r2, #1
 801260c:	1854      	adds	r4, r2, r1
 801260e:	00e4      	lsls	r4, r4, #3
 8012610:	aa26      	add	r2, sp, #152	; 0x98
 8012612:	1914      	adds	r4, r2, r4
 8012614:	9a04      	ldr	r2, [sp, #16]
 8012616:	18d3      	adds	r3, r2, r3
 8012618:	9304      	str	r3, [sp, #16]
 801261a:	9b04      	ldr	r3, [sp, #16]
 801261c:	42bb      	cmp	r3, r7
 801261e:	da00      	bge.n	8012622 <__kernel_rem_pio2+0x37a>
 8012620:	e6b0      	b.n	8012384 <__kernel_rem_pio2+0xdc>
 8012622:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012624:	00bb      	lsls	r3, r7, #2
 8012626:	58d0      	ldr	r0, [r2, r3]
 8012628:	f7f0 f940 	bl	80028ac <__aeabi_i2d>
 801262c:	2200      	movs	r2, #0
 801262e:	2300      	movs	r3, #0
 8012630:	0026      	movs	r6, r4
 8012632:	2500      	movs	r5, #0
 8012634:	6020      	str	r0, [r4, #0]
 8012636:	6061      	str	r1, [r4, #4]
 8012638:	9200      	str	r2, [sp, #0]
 801263a:	9301      	str	r3, [sp, #4]
 801263c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801263e:	429d      	cmp	r5, r3
 8012640:	dd0b      	ble.n	801265a <__kernel_rem_pio2+0x3b2>
 8012642:	00fb      	lsls	r3, r7, #3
 8012644:	aa76      	add	r2, sp, #472	; 0x1d8
 8012646:	18d3      	adds	r3, r2, r3
 8012648:	3701      	adds	r7, #1
 801264a:	9900      	ldr	r1, [sp, #0]
 801264c:	9a01      	ldr	r2, [sp, #4]
 801264e:	3408      	adds	r4, #8
 8012650:	6019      	str	r1, [r3, #0]
 8012652:	605a      	str	r2, [r3, #4]
 8012654:	e7e1      	b.n	801261a <__kernel_rem_pio2+0x372>
 8012656:	2301      	movs	r3, #1
 8012658:	e7cf      	b.n	80125fa <__kernel_rem_pio2+0x352>
 801265a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801265c:	00e9      	lsls	r1, r5, #3
 801265e:	1859      	adds	r1, r3, r1
 8012660:	6808      	ldr	r0, [r1, #0]
 8012662:	6849      	ldr	r1, [r1, #4]
 8012664:	6832      	ldr	r2, [r6, #0]
 8012666:	6873      	ldr	r3, [r6, #4]
 8012668:	f7ef face 	bl	8001c08 <__aeabi_dmul>
 801266c:	0002      	movs	r2, r0
 801266e:	000b      	movs	r3, r1
 8012670:	9800      	ldr	r0, [sp, #0]
 8012672:	9901      	ldr	r1, [sp, #4]
 8012674:	f7ee fb8a 	bl	8000d8c <__aeabi_dadd>
 8012678:	3501      	adds	r5, #1
 801267a:	9000      	str	r0, [sp, #0]
 801267c:	9101      	str	r1, [sp, #4]
 801267e:	3e08      	subs	r6, #8
 8012680:	e7dc      	b.n	801263c <__kernel_rem_pio2+0x394>
 8012682:	9b00      	ldr	r3, [sp, #0]
 8012684:	3b01      	subs	r3, #1
 8012686:	9300      	str	r3, [sp, #0]
 8012688:	e74f      	b.n	801252a <__kernel_rem_pio2+0x282>
 801268a:	9b02      	ldr	r3, [sp, #8]
 801268c:	0030      	movs	r0, r6
 801268e:	425a      	negs	r2, r3
 8012690:	0039      	movs	r1, r7
 8012692:	f000 faad 	bl	8012bf0 <scalbn>
 8012696:	2200      	movs	r2, #0
 8012698:	4bb5      	ldr	r3, [pc, #724]	; (8012970 <__kernel_rem_pio2+0x6c8>)
 801269a:	0004      	movs	r4, r0
 801269c:	000d      	movs	r5, r1
 801269e:	f7ed fef9 	bl	8000494 <__aeabi_dcmpge>
 80126a2:	2800      	cmp	r0, #0
 80126a4:	d025      	beq.n	80126f2 <__kernel_rem_pio2+0x44a>
 80126a6:	2200      	movs	r2, #0
 80126a8:	4bb2      	ldr	r3, [pc, #712]	; (8012974 <__kernel_rem_pio2+0x6cc>)
 80126aa:	0020      	movs	r0, r4
 80126ac:	0029      	movs	r1, r5
 80126ae:	f7ef faab 	bl	8001c08 <__aeabi_dmul>
 80126b2:	f7f0 f8c5 	bl	8002840 <__aeabi_d2iz>
 80126b6:	9b04      	ldr	r3, [sp, #16]
 80126b8:	0006      	movs	r6, r0
 80126ba:	009f      	lsls	r7, r3, #2
 80126bc:	f7f0 f8f6 	bl	80028ac <__aeabi_i2d>
 80126c0:	2200      	movs	r2, #0
 80126c2:	4bab      	ldr	r3, [pc, #684]	; (8012970 <__kernel_rem_pio2+0x6c8>)
 80126c4:	f7ef faa0 	bl	8001c08 <__aeabi_dmul>
 80126c8:	0002      	movs	r2, r0
 80126ca:	000b      	movs	r3, r1
 80126cc:	0020      	movs	r0, r4
 80126ce:	0029      	movs	r1, r5
 80126d0:	f7ef fd06 	bl	80020e0 <__aeabi_dsub>
 80126d4:	f7f0 f8b4 	bl	8002840 <__aeabi_d2iz>
 80126d8:	ab12      	add	r3, sp, #72	; 0x48
 80126da:	51d8      	str	r0, [r3, r7]
 80126dc:	9b04      	ldr	r3, [sp, #16]
 80126de:	aa12      	add	r2, sp, #72	; 0x48
 80126e0:	3301      	adds	r3, #1
 80126e2:	9300      	str	r3, [sp, #0]
 80126e4:	9b02      	ldr	r3, [sp, #8]
 80126e6:	3318      	adds	r3, #24
 80126e8:	9302      	str	r3, [sp, #8]
 80126ea:	9b00      	ldr	r3, [sp, #0]
 80126ec:	009b      	lsls	r3, r3, #2
 80126ee:	509e      	str	r6, [r3, r2]
 80126f0:	e725      	b.n	801253e <__kernel_rem_pio2+0x296>
 80126f2:	9b04      	ldr	r3, [sp, #16]
 80126f4:	0020      	movs	r0, r4
 80126f6:	0029      	movs	r1, r5
 80126f8:	009e      	lsls	r6, r3, #2
 80126fa:	f7f0 f8a1 	bl	8002840 <__aeabi_d2iz>
 80126fe:	ab12      	add	r3, sp, #72	; 0x48
 8012700:	5198      	str	r0, [r3, r6]
 8012702:	9b04      	ldr	r3, [sp, #16]
 8012704:	9300      	str	r3, [sp, #0]
 8012706:	e71a      	b.n	801253e <__kernel_rem_pio2+0x296>
 8012708:	00e5      	lsls	r5, r4, #3
 801270a:	ab76      	add	r3, sp, #472	; 0x1d8
 801270c:	aa12      	add	r2, sp, #72	; 0x48
 801270e:	195d      	adds	r5, r3, r5
 8012710:	00a3      	lsls	r3, r4, #2
 8012712:	5898      	ldr	r0, [r3, r2]
 8012714:	f7f0 f8ca 	bl	80028ac <__aeabi_i2d>
 8012718:	0032      	movs	r2, r6
 801271a:	003b      	movs	r3, r7
 801271c:	f7ef fa74 	bl	8001c08 <__aeabi_dmul>
 8012720:	2200      	movs	r2, #0
 8012722:	6028      	str	r0, [r5, #0]
 8012724:	6069      	str	r1, [r5, #4]
 8012726:	4b93      	ldr	r3, [pc, #588]	; (8012974 <__kernel_rem_pio2+0x6cc>)
 8012728:	0030      	movs	r0, r6
 801272a:	0039      	movs	r1, r7
 801272c:	f7ef fa6c 	bl	8001c08 <__aeabi_dmul>
 8012730:	3c01      	subs	r4, #1
 8012732:	0006      	movs	r6, r0
 8012734:	000f      	movs	r7, r1
 8012736:	e70a      	b.n	801254e <__kernel_rem_pio2+0x2a6>
 8012738:	4b8f      	ldr	r3, [pc, #572]	; (8012978 <__kernel_rem_pio2+0x6d0>)
 801273a:	00e9      	lsls	r1, r5, #3
 801273c:	1859      	adds	r1, r3, r1
 801273e:	6808      	ldr	r0, [r1, #0]
 8012740:	6849      	ldr	r1, [r1, #4]
 8012742:	ce0c      	ldmia	r6!, {r2, r3}
 8012744:	f7ef fa60 	bl	8001c08 <__aeabi_dmul>
 8012748:	0002      	movs	r2, r0
 801274a:	000b      	movs	r3, r1
 801274c:	9802      	ldr	r0, [sp, #8]
 801274e:	9903      	ldr	r1, [sp, #12]
 8012750:	f7ee fb1c 	bl	8000d8c <__aeabi_dadd>
 8012754:	9002      	str	r0, [sp, #8]
 8012756:	9103      	str	r1, [sp, #12]
 8012758:	3501      	adds	r5, #1
 801275a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801275c:	429d      	cmp	r5, r3
 801275e:	dc01      	bgt.n	8012764 <__kernel_rem_pio2+0x4bc>
 8012760:	42bd      	cmp	r5, r7
 8012762:	dde9      	ble.n	8012738 <__kernel_rem_pio2+0x490>
 8012764:	ab4e      	add	r3, sp, #312	; 0x138
 8012766:	00ff      	lsls	r7, r7, #3
 8012768:	19df      	adds	r7, r3, r7
 801276a:	3c01      	subs	r4, #1
 801276c:	9a02      	ldr	r2, [sp, #8]
 801276e:	9b03      	ldr	r3, [sp, #12]
 8012770:	603a      	str	r2, [r7, #0]
 8012772:	607b      	str	r3, [r7, #4]
 8012774:	e6ef      	b.n	8012556 <__kernel_rem_pio2+0x2ae>
 8012776:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8012778:	2b02      	cmp	r3, #2
 801277a:	dc0e      	bgt.n	801279a <__kernel_rem_pio2+0x4f2>
 801277c:	2b00      	cmp	r3, #0
 801277e:	dd00      	ble.n	8012782 <__kernel_rem_pio2+0x4da>
 8012780:	e08c      	b.n	801289c <__kernel_rem_pio2+0x5f4>
 8012782:	2500      	movs	r5, #0
 8012784:	002c      	movs	r4, r5
 8012786:	42ab      	cmp	r3, r5
 8012788:	d046      	beq.n	8012818 <__kernel_rem_pio2+0x570>
 801278a:	2007      	movs	r0, #7
 801278c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801278e:	4003      	ands	r3, r0
 8012790:	0018      	movs	r0, r3
 8012792:	239f      	movs	r3, #159	; 0x9f
 8012794:	009b      	lsls	r3, r3, #2
 8012796:	449d      	add	sp, r3
 8012798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801279a:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801279c:	2b03      	cmp	r3, #3
 801279e:	d1f4      	bne.n	801278a <__kernel_rem_pio2+0x4e2>
 80127a0:	9b00      	ldr	r3, [sp, #0]
 80127a2:	00dc      	lsls	r4, r3, #3
 80127a4:	ab4e      	add	r3, sp, #312	; 0x138
 80127a6:	191c      	adds	r4, r3, r4
 80127a8:	0025      	movs	r5, r4
 80127aa:	9b00      	ldr	r3, [sp, #0]
 80127ac:	9302      	str	r3, [sp, #8]
 80127ae:	9b02      	ldr	r3, [sp, #8]
 80127b0:	3d08      	subs	r5, #8
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	dd00      	ble.n	80127b8 <__kernel_rem_pio2+0x510>
 80127b6:	e07f      	b.n	80128b8 <__kernel_rem_pio2+0x610>
 80127b8:	9d00      	ldr	r5, [sp, #0]
 80127ba:	3c08      	subs	r4, #8
 80127bc:	2d01      	cmp	r5, #1
 80127be:	dd00      	ble.n	80127c2 <__kernel_rem_pio2+0x51a>
 80127c0:	e09c      	b.n	80128fc <__kernel_rem_pio2+0x654>
 80127c2:	2400      	movs	r4, #0
 80127c4:	0021      	movs	r1, r4
 80127c6:	9b00      	ldr	r3, [sp, #0]
 80127c8:	2b01      	cmp	r3, #1
 80127ca:	dd00      	ble.n	80127ce <__kernel_rem_pio2+0x526>
 80127cc:	e0b4      	b.n	8012938 <__kernel_rem_pio2+0x690>
 80127ce:	9b08      	ldr	r3, [sp, #32]
 80127d0:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 80127d2:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 80127d4:	9d50      	ldr	r5, [sp, #320]	; 0x140
 80127d6:	9851      	ldr	r0, [sp, #324]	; 0x144
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d000      	beq.n	80127de <__kernel_rem_pio2+0x536>
 80127dc:	e0ba      	b.n	8012954 <__kernel_rem_pio2+0x6ac>
 80127de:	0033      	movs	r3, r6
 80127e0:	003a      	movs	r2, r7
 80127e2:	9e07      	ldr	r6, [sp, #28]
 80127e4:	6032      	str	r2, [r6, #0]
 80127e6:	6073      	str	r3, [r6, #4]
 80127e8:	002a      	movs	r2, r5
 80127ea:	0003      	movs	r3, r0
 80127ec:	60b2      	str	r2, [r6, #8]
 80127ee:	60f3      	str	r3, [r6, #12]
 80127f0:	0022      	movs	r2, r4
 80127f2:	000b      	movs	r3, r1
 80127f4:	6132      	str	r2, [r6, #16]
 80127f6:	6173      	str	r3, [r6, #20]
 80127f8:	e7c7      	b.n	801278a <__kernel_rem_pio2+0x4e2>
 80127fa:	9b00      	ldr	r3, [sp, #0]
 80127fc:	aa4e      	add	r2, sp, #312	; 0x138
 80127fe:	00db      	lsls	r3, r3, #3
 8012800:	18d3      	adds	r3, r2, r3
 8012802:	0028      	movs	r0, r5
 8012804:	681a      	ldr	r2, [r3, #0]
 8012806:	685b      	ldr	r3, [r3, #4]
 8012808:	0021      	movs	r1, r4
 801280a:	f7ee fabf 	bl	8000d8c <__aeabi_dadd>
 801280e:	0005      	movs	r5, r0
 8012810:	000c      	movs	r4, r1
 8012812:	9b00      	ldr	r3, [sp, #0]
 8012814:	3b01      	subs	r3, #1
 8012816:	9300      	str	r3, [sp, #0]
 8012818:	9b00      	ldr	r3, [sp, #0]
 801281a:	2b00      	cmp	r3, #0
 801281c:	daed      	bge.n	80127fa <__kernel_rem_pio2+0x552>
 801281e:	9b08      	ldr	r3, [sp, #32]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d002      	beq.n	801282a <__kernel_rem_pio2+0x582>
 8012824:	2380      	movs	r3, #128	; 0x80
 8012826:	061b      	lsls	r3, r3, #24
 8012828:	18e4      	adds	r4, r4, r3
 801282a:	002a      	movs	r2, r5
 801282c:	0023      	movs	r3, r4
 801282e:	9907      	ldr	r1, [sp, #28]
 8012830:	600a      	str	r2, [r1, #0]
 8012832:	604b      	str	r3, [r1, #4]
 8012834:	e7a9      	b.n	801278a <__kernel_rem_pio2+0x4e2>
 8012836:	00e3      	lsls	r3, r4, #3
 8012838:	aa4e      	add	r2, sp, #312	; 0x138
 801283a:	18d3      	adds	r3, r2, r3
 801283c:	0030      	movs	r0, r6
 801283e:	681a      	ldr	r2, [r3, #0]
 8012840:	685b      	ldr	r3, [r3, #4]
 8012842:	0029      	movs	r1, r5
 8012844:	f7ee faa2 	bl	8000d8c <__aeabi_dadd>
 8012848:	0006      	movs	r6, r0
 801284a:	000d      	movs	r5, r1
 801284c:	3c01      	subs	r4, #1
 801284e:	2c00      	cmp	r4, #0
 8012850:	daf1      	bge.n	8012836 <__kernel_rem_pio2+0x58e>
 8012852:	9b08      	ldr	r3, [sp, #32]
 8012854:	0029      	movs	r1, r5
 8012856:	2b00      	cmp	r3, #0
 8012858:	d002      	beq.n	8012860 <__kernel_rem_pio2+0x5b8>
 801285a:	2380      	movs	r3, #128	; 0x80
 801285c:	061b      	lsls	r3, r3, #24
 801285e:	18e9      	adds	r1, r5, r3
 8012860:	0032      	movs	r2, r6
 8012862:	000b      	movs	r3, r1
 8012864:	9907      	ldr	r1, [sp, #28]
 8012866:	2401      	movs	r4, #1
 8012868:	600a      	str	r2, [r1, #0]
 801286a:	604b      	str	r3, [r1, #4]
 801286c:	984e      	ldr	r0, [sp, #312]	; 0x138
 801286e:	994f      	ldr	r1, [sp, #316]	; 0x13c
 8012870:	002b      	movs	r3, r5
 8012872:	f7ef fc35 	bl	80020e0 <__aeabi_dsub>
 8012876:	0007      	movs	r7, r0
 8012878:	000e      	movs	r6, r1
 801287a:	ad4e      	add	r5, sp, #312	; 0x138
 801287c:	9b00      	ldr	r3, [sp, #0]
 801287e:	3508      	adds	r5, #8
 8012880:	42a3      	cmp	r3, r4
 8012882:	da0f      	bge.n	80128a4 <__kernel_rem_pio2+0x5fc>
 8012884:	9b08      	ldr	r3, [sp, #32]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d002      	beq.n	8012890 <__kernel_rem_pio2+0x5e8>
 801288a:	2380      	movs	r3, #128	; 0x80
 801288c:	061b      	lsls	r3, r3, #24
 801288e:	18f6      	adds	r6, r6, r3
 8012890:	003a      	movs	r2, r7
 8012892:	0033      	movs	r3, r6
 8012894:	9907      	ldr	r1, [sp, #28]
 8012896:	608a      	str	r2, [r1, #8]
 8012898:	60cb      	str	r3, [r1, #12]
 801289a:	e776      	b.n	801278a <__kernel_rem_pio2+0x4e2>
 801289c:	2600      	movs	r6, #0
 801289e:	9c00      	ldr	r4, [sp, #0]
 80128a0:	0035      	movs	r5, r6
 80128a2:	e7d4      	b.n	801284e <__kernel_rem_pio2+0x5a6>
 80128a4:	0038      	movs	r0, r7
 80128a6:	682a      	ldr	r2, [r5, #0]
 80128a8:	686b      	ldr	r3, [r5, #4]
 80128aa:	0031      	movs	r1, r6
 80128ac:	f7ee fa6e 	bl	8000d8c <__aeabi_dadd>
 80128b0:	3401      	adds	r4, #1
 80128b2:	0007      	movs	r7, r0
 80128b4:	000e      	movs	r6, r1
 80128b6:	e7e1      	b.n	801287c <__kernel_rem_pio2+0x5d4>
 80128b8:	9b02      	ldr	r3, [sp, #8]
 80128ba:	68ae      	ldr	r6, [r5, #8]
 80128bc:	68ef      	ldr	r7, [r5, #12]
 80128be:	3b01      	subs	r3, #1
 80128c0:	9302      	str	r3, [sp, #8]
 80128c2:	682a      	ldr	r2, [r5, #0]
 80128c4:	686b      	ldr	r3, [r5, #4]
 80128c6:	9204      	str	r2, [sp, #16]
 80128c8:	9305      	str	r3, [sp, #20]
 80128ca:	9804      	ldr	r0, [sp, #16]
 80128cc:	9905      	ldr	r1, [sp, #20]
 80128ce:	0032      	movs	r2, r6
 80128d0:	003b      	movs	r3, r7
 80128d2:	f7ee fa5b 	bl	8000d8c <__aeabi_dadd>
 80128d6:	0002      	movs	r2, r0
 80128d8:	000b      	movs	r3, r1
 80128da:	900a      	str	r0, [sp, #40]	; 0x28
 80128dc:	910b      	str	r1, [sp, #44]	; 0x2c
 80128de:	9804      	ldr	r0, [sp, #16]
 80128e0:	9905      	ldr	r1, [sp, #20]
 80128e2:	f7ef fbfd 	bl	80020e0 <__aeabi_dsub>
 80128e6:	0032      	movs	r2, r6
 80128e8:	003b      	movs	r3, r7
 80128ea:	f7ee fa4f 	bl	8000d8c <__aeabi_dadd>
 80128ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80128f2:	60a8      	str	r0, [r5, #8]
 80128f4:	60e9      	str	r1, [r5, #12]
 80128f6:	602a      	str	r2, [r5, #0]
 80128f8:	606b      	str	r3, [r5, #4]
 80128fa:	e758      	b.n	80127ae <__kernel_rem_pio2+0x506>
 80128fc:	6826      	ldr	r6, [r4, #0]
 80128fe:	6867      	ldr	r7, [r4, #4]
 8012900:	68a2      	ldr	r2, [r4, #8]
 8012902:	68e3      	ldr	r3, [r4, #12]
 8012904:	0030      	movs	r0, r6
 8012906:	0039      	movs	r1, r7
 8012908:	9202      	str	r2, [sp, #8]
 801290a:	9303      	str	r3, [sp, #12]
 801290c:	f7ee fa3e 	bl	8000d8c <__aeabi_dadd>
 8012910:	0002      	movs	r2, r0
 8012912:	000b      	movs	r3, r1
 8012914:	9004      	str	r0, [sp, #16]
 8012916:	9105      	str	r1, [sp, #20]
 8012918:	0030      	movs	r0, r6
 801291a:	0039      	movs	r1, r7
 801291c:	f7ef fbe0 	bl	80020e0 <__aeabi_dsub>
 8012920:	9a02      	ldr	r2, [sp, #8]
 8012922:	9b03      	ldr	r3, [sp, #12]
 8012924:	f7ee fa32 	bl	8000d8c <__aeabi_dadd>
 8012928:	9a04      	ldr	r2, [sp, #16]
 801292a:	9b05      	ldr	r3, [sp, #20]
 801292c:	60a0      	str	r0, [r4, #8]
 801292e:	60e1      	str	r1, [r4, #12]
 8012930:	6022      	str	r2, [r4, #0]
 8012932:	6063      	str	r3, [r4, #4]
 8012934:	3d01      	subs	r5, #1
 8012936:	e740      	b.n	80127ba <__kernel_rem_pio2+0x512>
 8012938:	9b00      	ldr	r3, [sp, #0]
 801293a:	aa4e      	add	r2, sp, #312	; 0x138
 801293c:	00db      	lsls	r3, r3, #3
 801293e:	18d3      	adds	r3, r2, r3
 8012940:	0020      	movs	r0, r4
 8012942:	681a      	ldr	r2, [r3, #0]
 8012944:	685b      	ldr	r3, [r3, #4]
 8012946:	f7ee fa21 	bl	8000d8c <__aeabi_dadd>
 801294a:	9b00      	ldr	r3, [sp, #0]
 801294c:	0004      	movs	r4, r0
 801294e:	3b01      	subs	r3, #1
 8012950:	9300      	str	r3, [sp, #0]
 8012952:	e738      	b.n	80127c6 <__kernel_rem_pio2+0x51e>
 8012954:	9b07      	ldr	r3, [sp, #28]
 8012956:	9a07      	ldr	r2, [sp, #28]
 8012958:	601f      	str	r7, [r3, #0]
 801295a:	2380      	movs	r3, #128	; 0x80
 801295c:	061b      	lsls	r3, r3, #24
 801295e:	18f6      	adds	r6, r6, r3
 8012960:	18c0      	adds	r0, r0, r3
 8012962:	18c9      	adds	r1, r1, r3
 8012964:	6056      	str	r6, [r2, #4]
 8012966:	6095      	str	r5, [r2, #8]
 8012968:	60d0      	str	r0, [r2, #12]
 801296a:	6114      	str	r4, [r2, #16]
 801296c:	6151      	str	r1, [r2, #20]
 801296e:	e70c      	b.n	801278a <__kernel_rem_pio2+0x4e2>
 8012970:	41700000 	.word	0x41700000
 8012974:	3e700000 	.word	0x3e700000
 8012978:	08014000 	.word	0x08014000

0801297c <__kernel_sin>:
 801297c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801297e:	b089      	sub	sp, #36	; 0x24
 8012980:	9202      	str	r2, [sp, #8]
 8012982:	9303      	str	r3, [sp, #12]
 8012984:	22f9      	movs	r2, #249	; 0xf9
 8012986:	004b      	lsls	r3, r1, #1
 8012988:	0007      	movs	r7, r0
 801298a:	000e      	movs	r6, r1
 801298c:	085b      	lsrs	r3, r3, #1
 801298e:	0592      	lsls	r2, r2, #22
 8012990:	4293      	cmp	r3, r2
 8012992:	da03      	bge.n	801299c <__kernel_sin+0x20>
 8012994:	f7ef ff54 	bl	8002840 <__aeabi_d2iz>
 8012998:	2800      	cmp	r0, #0
 801299a:	d04c      	beq.n	8012a36 <__kernel_sin+0xba>
 801299c:	003a      	movs	r2, r7
 801299e:	0033      	movs	r3, r6
 80129a0:	0038      	movs	r0, r7
 80129a2:	0031      	movs	r1, r6
 80129a4:	f7ef f930 	bl	8001c08 <__aeabi_dmul>
 80129a8:	0004      	movs	r4, r0
 80129aa:	000d      	movs	r5, r1
 80129ac:	0002      	movs	r2, r0
 80129ae:	000b      	movs	r3, r1
 80129b0:	0038      	movs	r0, r7
 80129b2:	0031      	movs	r1, r6
 80129b4:	f7ef f928 	bl	8001c08 <__aeabi_dmul>
 80129b8:	4a39      	ldr	r2, [pc, #228]	; (8012aa0 <__kernel_sin+0x124>)
 80129ba:	9000      	str	r0, [sp, #0]
 80129bc:	9101      	str	r1, [sp, #4]
 80129be:	4b39      	ldr	r3, [pc, #228]	; (8012aa4 <__kernel_sin+0x128>)
 80129c0:	0020      	movs	r0, r4
 80129c2:	0029      	movs	r1, r5
 80129c4:	f7ef f920 	bl	8001c08 <__aeabi_dmul>
 80129c8:	4a37      	ldr	r2, [pc, #220]	; (8012aa8 <__kernel_sin+0x12c>)
 80129ca:	4b38      	ldr	r3, [pc, #224]	; (8012aac <__kernel_sin+0x130>)
 80129cc:	f7ef fb88 	bl	80020e0 <__aeabi_dsub>
 80129d0:	0022      	movs	r2, r4
 80129d2:	002b      	movs	r3, r5
 80129d4:	f7ef f918 	bl	8001c08 <__aeabi_dmul>
 80129d8:	4a35      	ldr	r2, [pc, #212]	; (8012ab0 <__kernel_sin+0x134>)
 80129da:	4b36      	ldr	r3, [pc, #216]	; (8012ab4 <__kernel_sin+0x138>)
 80129dc:	f7ee f9d6 	bl	8000d8c <__aeabi_dadd>
 80129e0:	0022      	movs	r2, r4
 80129e2:	002b      	movs	r3, r5
 80129e4:	f7ef f910 	bl	8001c08 <__aeabi_dmul>
 80129e8:	4a33      	ldr	r2, [pc, #204]	; (8012ab8 <__kernel_sin+0x13c>)
 80129ea:	4b34      	ldr	r3, [pc, #208]	; (8012abc <__kernel_sin+0x140>)
 80129ec:	f7ef fb78 	bl	80020e0 <__aeabi_dsub>
 80129f0:	0022      	movs	r2, r4
 80129f2:	002b      	movs	r3, r5
 80129f4:	f7ef f908 	bl	8001c08 <__aeabi_dmul>
 80129f8:	4b31      	ldr	r3, [pc, #196]	; (8012ac0 <__kernel_sin+0x144>)
 80129fa:	4a32      	ldr	r2, [pc, #200]	; (8012ac4 <__kernel_sin+0x148>)
 80129fc:	f7ee f9c6 	bl	8000d8c <__aeabi_dadd>
 8012a00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012a02:	9004      	str	r0, [sp, #16]
 8012a04:	9105      	str	r1, [sp, #20]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d119      	bne.n	8012a3e <__kernel_sin+0xc2>
 8012a0a:	0002      	movs	r2, r0
 8012a0c:	000b      	movs	r3, r1
 8012a0e:	0020      	movs	r0, r4
 8012a10:	0029      	movs	r1, r5
 8012a12:	f7ef f8f9 	bl	8001c08 <__aeabi_dmul>
 8012a16:	4a2c      	ldr	r2, [pc, #176]	; (8012ac8 <__kernel_sin+0x14c>)
 8012a18:	4b2c      	ldr	r3, [pc, #176]	; (8012acc <__kernel_sin+0x150>)
 8012a1a:	f7ef fb61 	bl	80020e0 <__aeabi_dsub>
 8012a1e:	9a00      	ldr	r2, [sp, #0]
 8012a20:	9b01      	ldr	r3, [sp, #4]
 8012a22:	f7ef f8f1 	bl	8001c08 <__aeabi_dmul>
 8012a26:	0002      	movs	r2, r0
 8012a28:	000b      	movs	r3, r1
 8012a2a:	0038      	movs	r0, r7
 8012a2c:	0031      	movs	r1, r6
 8012a2e:	f7ee f9ad 	bl	8000d8c <__aeabi_dadd>
 8012a32:	0007      	movs	r7, r0
 8012a34:	000e      	movs	r6, r1
 8012a36:	0038      	movs	r0, r7
 8012a38:	0031      	movs	r1, r6
 8012a3a:	b009      	add	sp, #36	; 0x24
 8012a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a3e:	2200      	movs	r2, #0
 8012a40:	9802      	ldr	r0, [sp, #8]
 8012a42:	9903      	ldr	r1, [sp, #12]
 8012a44:	4b22      	ldr	r3, [pc, #136]	; (8012ad0 <__kernel_sin+0x154>)
 8012a46:	f7ef f8df 	bl	8001c08 <__aeabi_dmul>
 8012a4a:	9a04      	ldr	r2, [sp, #16]
 8012a4c:	9b05      	ldr	r3, [sp, #20]
 8012a4e:	9006      	str	r0, [sp, #24]
 8012a50:	9107      	str	r1, [sp, #28]
 8012a52:	9800      	ldr	r0, [sp, #0]
 8012a54:	9901      	ldr	r1, [sp, #4]
 8012a56:	f7ef f8d7 	bl	8001c08 <__aeabi_dmul>
 8012a5a:	0002      	movs	r2, r0
 8012a5c:	000b      	movs	r3, r1
 8012a5e:	9806      	ldr	r0, [sp, #24]
 8012a60:	9907      	ldr	r1, [sp, #28]
 8012a62:	f7ef fb3d 	bl	80020e0 <__aeabi_dsub>
 8012a66:	0022      	movs	r2, r4
 8012a68:	002b      	movs	r3, r5
 8012a6a:	f7ef f8cd 	bl	8001c08 <__aeabi_dmul>
 8012a6e:	9a02      	ldr	r2, [sp, #8]
 8012a70:	9b03      	ldr	r3, [sp, #12]
 8012a72:	f7ef fb35 	bl	80020e0 <__aeabi_dsub>
 8012a76:	4a14      	ldr	r2, [pc, #80]	; (8012ac8 <__kernel_sin+0x14c>)
 8012a78:	0004      	movs	r4, r0
 8012a7a:	000d      	movs	r5, r1
 8012a7c:	9800      	ldr	r0, [sp, #0]
 8012a7e:	9901      	ldr	r1, [sp, #4]
 8012a80:	4b12      	ldr	r3, [pc, #72]	; (8012acc <__kernel_sin+0x150>)
 8012a82:	f7ef f8c1 	bl	8001c08 <__aeabi_dmul>
 8012a86:	0002      	movs	r2, r0
 8012a88:	000b      	movs	r3, r1
 8012a8a:	0020      	movs	r0, r4
 8012a8c:	0029      	movs	r1, r5
 8012a8e:	f7ee f97d 	bl	8000d8c <__aeabi_dadd>
 8012a92:	0002      	movs	r2, r0
 8012a94:	000b      	movs	r3, r1
 8012a96:	0038      	movs	r0, r7
 8012a98:	0031      	movs	r1, r6
 8012a9a:	f7ef fb21 	bl	80020e0 <__aeabi_dsub>
 8012a9e:	e7c8      	b.n	8012a32 <__kernel_sin+0xb6>
 8012aa0:	5acfd57c 	.word	0x5acfd57c
 8012aa4:	3de5d93a 	.word	0x3de5d93a
 8012aa8:	8a2b9ceb 	.word	0x8a2b9ceb
 8012aac:	3e5ae5e6 	.word	0x3e5ae5e6
 8012ab0:	57b1fe7d 	.word	0x57b1fe7d
 8012ab4:	3ec71de3 	.word	0x3ec71de3
 8012ab8:	19c161d5 	.word	0x19c161d5
 8012abc:	3f2a01a0 	.word	0x3f2a01a0
 8012ac0:	3f811111 	.word	0x3f811111
 8012ac4:	1110f8a6 	.word	0x1110f8a6
 8012ac8:	55555549 	.word	0x55555549
 8012acc:	3fc55555 	.word	0x3fc55555
 8012ad0:	3fe00000 	.word	0x3fe00000

08012ad4 <fabs>:
 8012ad4:	004b      	lsls	r3, r1, #1
 8012ad6:	0859      	lsrs	r1, r3, #1
 8012ad8:	4770      	bx	lr
	...

08012adc <floor>:
 8012adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ade:	004b      	lsls	r3, r1, #1
 8012ae0:	4a3d      	ldr	r2, [pc, #244]	; (8012bd8 <floor+0xfc>)
 8012ae2:	0d5b      	lsrs	r3, r3, #21
 8012ae4:	189f      	adds	r7, r3, r2
 8012ae6:	4684      	mov	ip, r0
 8012ae8:	000e      	movs	r6, r1
 8012aea:	000d      	movs	r5, r1
 8012aec:	0004      	movs	r4, r0
 8012aee:	9001      	str	r0, [sp, #4]
 8012af0:	2f13      	cmp	r7, #19
 8012af2:	dc34      	bgt.n	8012b5e <floor+0x82>
 8012af4:	2f00      	cmp	r7, #0
 8012af6:	da16      	bge.n	8012b26 <floor+0x4a>
 8012af8:	4a38      	ldr	r2, [pc, #224]	; (8012bdc <floor+0x100>)
 8012afa:	4b39      	ldr	r3, [pc, #228]	; (8012be0 <floor+0x104>)
 8012afc:	4660      	mov	r0, ip
 8012afe:	0031      	movs	r1, r6
 8012b00:	f7ee f944 	bl	8000d8c <__aeabi_dadd>
 8012b04:	2200      	movs	r2, #0
 8012b06:	2300      	movs	r3, #0
 8012b08:	f7ed fcba 	bl	8000480 <__aeabi_dcmpgt>
 8012b0c:	2800      	cmp	r0, #0
 8012b0e:	d007      	beq.n	8012b20 <floor+0x44>
 8012b10:	2e00      	cmp	r6, #0
 8012b12:	da5d      	bge.n	8012bd0 <floor+0xf4>
 8012b14:	0073      	lsls	r3, r6, #1
 8012b16:	085b      	lsrs	r3, r3, #1
 8012b18:	431c      	orrs	r4, r3
 8012b1a:	d001      	beq.n	8012b20 <floor+0x44>
 8012b1c:	2400      	movs	r4, #0
 8012b1e:	4d31      	ldr	r5, [pc, #196]	; (8012be4 <floor+0x108>)
 8012b20:	46a4      	mov	ip, r4
 8012b22:	002e      	movs	r6, r5
 8012b24:	e029      	b.n	8012b7a <floor+0x9e>
 8012b26:	4b30      	ldr	r3, [pc, #192]	; (8012be8 <floor+0x10c>)
 8012b28:	413b      	asrs	r3, r7
 8012b2a:	9300      	str	r3, [sp, #0]
 8012b2c:	400b      	ands	r3, r1
 8012b2e:	4303      	orrs	r3, r0
 8012b30:	d023      	beq.n	8012b7a <floor+0x9e>
 8012b32:	4a2a      	ldr	r2, [pc, #168]	; (8012bdc <floor+0x100>)
 8012b34:	4b2a      	ldr	r3, [pc, #168]	; (8012be0 <floor+0x104>)
 8012b36:	4660      	mov	r0, ip
 8012b38:	0031      	movs	r1, r6
 8012b3a:	f7ee f927 	bl	8000d8c <__aeabi_dadd>
 8012b3e:	2200      	movs	r2, #0
 8012b40:	2300      	movs	r3, #0
 8012b42:	f7ed fc9d 	bl	8000480 <__aeabi_dcmpgt>
 8012b46:	2800      	cmp	r0, #0
 8012b48:	d0ea      	beq.n	8012b20 <floor+0x44>
 8012b4a:	2e00      	cmp	r6, #0
 8012b4c:	da03      	bge.n	8012b56 <floor+0x7a>
 8012b4e:	2380      	movs	r3, #128	; 0x80
 8012b50:	035b      	lsls	r3, r3, #13
 8012b52:	413b      	asrs	r3, r7
 8012b54:	18f5      	adds	r5, r6, r3
 8012b56:	9b00      	ldr	r3, [sp, #0]
 8012b58:	2400      	movs	r4, #0
 8012b5a:	439d      	bics	r5, r3
 8012b5c:	e7e0      	b.n	8012b20 <floor+0x44>
 8012b5e:	2f33      	cmp	r7, #51	; 0x33
 8012b60:	dd0f      	ble.n	8012b82 <floor+0xa6>
 8012b62:	2380      	movs	r3, #128	; 0x80
 8012b64:	00db      	lsls	r3, r3, #3
 8012b66:	429f      	cmp	r7, r3
 8012b68:	d107      	bne.n	8012b7a <floor+0x9e>
 8012b6a:	0002      	movs	r2, r0
 8012b6c:	000b      	movs	r3, r1
 8012b6e:	4660      	mov	r0, ip
 8012b70:	0031      	movs	r1, r6
 8012b72:	f7ee f90b 	bl	8000d8c <__aeabi_dadd>
 8012b76:	4684      	mov	ip, r0
 8012b78:	000e      	movs	r6, r1
 8012b7a:	4660      	mov	r0, ip
 8012b7c:	0031      	movs	r1, r6
 8012b7e:	b003      	add	sp, #12
 8012b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b82:	4a1a      	ldr	r2, [pc, #104]	; (8012bec <floor+0x110>)
 8012b84:	189b      	adds	r3, r3, r2
 8012b86:	2201      	movs	r2, #1
 8012b88:	4252      	negs	r2, r2
 8012b8a:	40da      	lsrs	r2, r3
 8012b8c:	9200      	str	r2, [sp, #0]
 8012b8e:	4210      	tst	r0, r2
 8012b90:	d0f3      	beq.n	8012b7a <floor+0x9e>
 8012b92:	4a12      	ldr	r2, [pc, #72]	; (8012bdc <floor+0x100>)
 8012b94:	4b12      	ldr	r3, [pc, #72]	; (8012be0 <floor+0x104>)
 8012b96:	4660      	mov	r0, ip
 8012b98:	0031      	movs	r1, r6
 8012b9a:	f7ee f8f7 	bl	8000d8c <__aeabi_dadd>
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	f7ed fc6d 	bl	8000480 <__aeabi_dcmpgt>
 8012ba6:	2800      	cmp	r0, #0
 8012ba8:	d0ba      	beq.n	8012b20 <floor+0x44>
 8012baa:	2e00      	cmp	r6, #0
 8012bac:	da02      	bge.n	8012bb4 <floor+0xd8>
 8012bae:	2f14      	cmp	r7, #20
 8012bb0:	d103      	bne.n	8012bba <floor+0xde>
 8012bb2:	3501      	adds	r5, #1
 8012bb4:	9b00      	ldr	r3, [sp, #0]
 8012bb6:	439c      	bics	r4, r3
 8012bb8:	e7b2      	b.n	8012b20 <floor+0x44>
 8012bba:	2334      	movs	r3, #52	; 0x34
 8012bbc:	1bdf      	subs	r7, r3, r7
 8012bbe:	3b33      	subs	r3, #51	; 0x33
 8012bc0:	40bb      	lsls	r3, r7
 8012bc2:	18e4      	adds	r4, r4, r3
 8012bc4:	9b01      	ldr	r3, [sp, #4]
 8012bc6:	429c      	cmp	r4, r3
 8012bc8:	419b      	sbcs	r3, r3
 8012bca:	425b      	negs	r3, r3
 8012bcc:	18f5      	adds	r5, r6, r3
 8012bce:	e7f1      	b.n	8012bb4 <floor+0xd8>
 8012bd0:	2400      	movs	r4, #0
 8012bd2:	0025      	movs	r5, r4
 8012bd4:	e7a4      	b.n	8012b20 <floor+0x44>
 8012bd6:	46c0      	nop			; (mov r8, r8)
 8012bd8:	fffffc01 	.word	0xfffffc01
 8012bdc:	8800759c 	.word	0x8800759c
 8012be0:	7e37e43c 	.word	0x7e37e43c
 8012be4:	bff00000 	.word	0xbff00000
 8012be8:	000fffff 	.word	0x000fffff
 8012bec:	fffffbed 	.word	0xfffffbed

08012bf0 <scalbn>:
 8012bf0:	004b      	lsls	r3, r1, #1
 8012bf2:	b570      	push	{r4, r5, r6, lr}
 8012bf4:	0d5b      	lsrs	r3, r3, #21
 8012bf6:	0014      	movs	r4, r2
 8012bf8:	000a      	movs	r2, r1
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d10d      	bne.n	8012c1a <scalbn+0x2a>
 8012bfe:	004b      	lsls	r3, r1, #1
 8012c00:	085b      	lsrs	r3, r3, #1
 8012c02:	4303      	orrs	r3, r0
 8012c04:	d010      	beq.n	8012c28 <scalbn+0x38>
 8012c06:	4b27      	ldr	r3, [pc, #156]	; (8012ca4 <scalbn+0xb4>)
 8012c08:	2200      	movs	r2, #0
 8012c0a:	f7ee fffd 	bl	8001c08 <__aeabi_dmul>
 8012c0e:	4b26      	ldr	r3, [pc, #152]	; (8012ca8 <scalbn+0xb8>)
 8012c10:	429c      	cmp	r4, r3
 8012c12:	da0a      	bge.n	8012c2a <scalbn+0x3a>
 8012c14:	4a25      	ldr	r2, [pc, #148]	; (8012cac <scalbn+0xbc>)
 8012c16:	4b26      	ldr	r3, [pc, #152]	; (8012cb0 <scalbn+0xc0>)
 8012c18:	e019      	b.n	8012c4e <scalbn+0x5e>
 8012c1a:	4d26      	ldr	r5, [pc, #152]	; (8012cb4 <scalbn+0xc4>)
 8012c1c:	42ab      	cmp	r3, r5
 8012c1e:	d108      	bne.n	8012c32 <scalbn+0x42>
 8012c20:	0002      	movs	r2, r0
 8012c22:	000b      	movs	r3, r1
 8012c24:	f7ee f8b2 	bl	8000d8c <__aeabi_dadd>
 8012c28:	bd70      	pop	{r4, r5, r6, pc}
 8012c2a:	000a      	movs	r2, r1
 8012c2c:	004b      	lsls	r3, r1, #1
 8012c2e:	0d5b      	lsrs	r3, r3, #21
 8012c30:	3b36      	subs	r3, #54	; 0x36
 8012c32:	4d21      	ldr	r5, [pc, #132]	; (8012cb8 <scalbn+0xc8>)
 8012c34:	18e3      	adds	r3, r4, r3
 8012c36:	42ab      	cmp	r3, r5
 8012c38:	dd0c      	ble.n	8012c54 <scalbn+0x64>
 8012c3a:	4c20      	ldr	r4, [pc, #128]	; (8012cbc <scalbn+0xcc>)
 8012c3c:	4d20      	ldr	r5, [pc, #128]	; (8012cc0 <scalbn+0xd0>)
 8012c3e:	2900      	cmp	r1, #0
 8012c40:	da01      	bge.n	8012c46 <scalbn+0x56>
 8012c42:	4c1e      	ldr	r4, [pc, #120]	; (8012cbc <scalbn+0xcc>)
 8012c44:	4d1f      	ldr	r5, [pc, #124]	; (8012cc4 <scalbn+0xd4>)
 8012c46:	0020      	movs	r0, r4
 8012c48:	0029      	movs	r1, r5
 8012c4a:	4a1c      	ldr	r2, [pc, #112]	; (8012cbc <scalbn+0xcc>)
 8012c4c:	4b1c      	ldr	r3, [pc, #112]	; (8012cc0 <scalbn+0xd0>)
 8012c4e:	f7ee ffdb 	bl	8001c08 <__aeabi_dmul>
 8012c52:	e7e9      	b.n	8012c28 <scalbn+0x38>
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	dd05      	ble.n	8012c64 <scalbn+0x74>
 8012c58:	4c1b      	ldr	r4, [pc, #108]	; (8012cc8 <scalbn+0xd8>)
 8012c5a:	051b      	lsls	r3, r3, #20
 8012c5c:	4022      	ands	r2, r4
 8012c5e:	431a      	orrs	r2, r3
 8012c60:	0011      	movs	r1, r2
 8012c62:	e7e1      	b.n	8012c28 <scalbn+0x38>
 8012c64:	001d      	movs	r5, r3
 8012c66:	3535      	adds	r5, #53	; 0x35
 8012c68:	da13      	bge.n	8012c92 <scalbn+0xa2>
 8012c6a:	4a18      	ldr	r2, [pc, #96]	; (8012ccc <scalbn+0xdc>)
 8012c6c:	0fcb      	lsrs	r3, r1, #31
 8012c6e:	4294      	cmp	r4, r2
 8012c70:	dd08      	ble.n	8012c84 <scalbn+0x94>
 8012c72:	4812      	ldr	r0, [pc, #72]	; (8012cbc <scalbn+0xcc>)
 8012c74:	4912      	ldr	r1, [pc, #72]	; (8012cc0 <scalbn+0xd0>)
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d001      	beq.n	8012c7e <scalbn+0x8e>
 8012c7a:	4810      	ldr	r0, [pc, #64]	; (8012cbc <scalbn+0xcc>)
 8012c7c:	4911      	ldr	r1, [pc, #68]	; (8012cc4 <scalbn+0xd4>)
 8012c7e:	4a0f      	ldr	r2, [pc, #60]	; (8012cbc <scalbn+0xcc>)
 8012c80:	4b0f      	ldr	r3, [pc, #60]	; (8012cc0 <scalbn+0xd0>)
 8012c82:	e7e4      	b.n	8012c4e <scalbn+0x5e>
 8012c84:	4809      	ldr	r0, [pc, #36]	; (8012cac <scalbn+0xbc>)
 8012c86:	490a      	ldr	r1, [pc, #40]	; (8012cb0 <scalbn+0xc0>)
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d0c3      	beq.n	8012c14 <scalbn+0x24>
 8012c8c:	4807      	ldr	r0, [pc, #28]	; (8012cac <scalbn+0xbc>)
 8012c8e:	4910      	ldr	r1, [pc, #64]	; (8012cd0 <scalbn+0xe0>)
 8012c90:	e7c0      	b.n	8012c14 <scalbn+0x24>
 8012c92:	4c0d      	ldr	r4, [pc, #52]	; (8012cc8 <scalbn+0xd8>)
 8012c94:	3336      	adds	r3, #54	; 0x36
 8012c96:	4022      	ands	r2, r4
 8012c98:	051b      	lsls	r3, r3, #20
 8012c9a:	4313      	orrs	r3, r2
 8012c9c:	0019      	movs	r1, r3
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	4b0c      	ldr	r3, [pc, #48]	; (8012cd4 <scalbn+0xe4>)
 8012ca2:	e7d4      	b.n	8012c4e <scalbn+0x5e>
 8012ca4:	43500000 	.word	0x43500000
 8012ca8:	ffff3cb0 	.word	0xffff3cb0
 8012cac:	c2f8f359 	.word	0xc2f8f359
 8012cb0:	01a56e1f 	.word	0x01a56e1f
 8012cb4:	000007ff 	.word	0x000007ff
 8012cb8:	000007fe 	.word	0x000007fe
 8012cbc:	8800759c 	.word	0x8800759c
 8012cc0:	7e37e43c 	.word	0x7e37e43c
 8012cc4:	fe37e43c 	.word	0xfe37e43c
 8012cc8:	800fffff 	.word	0x800fffff
 8012ccc:	0000c350 	.word	0x0000c350
 8012cd0:	81a56e1f 	.word	0x81a56e1f
 8012cd4:	3c900000 	.word	0x3c900000

08012cd8 <_init>:
 8012cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cda:	46c0      	nop			; (mov r8, r8)
 8012cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cde:	bc08      	pop	{r3}
 8012ce0:	469e      	mov	lr, r3
 8012ce2:	4770      	bx	lr

08012ce4 <_fini>:
 8012ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ce6:	46c0      	nop			; (mov r8, r8)
 8012ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cea:	bc08      	pop	{r3}
 8012cec:	469e      	mov	lr, r3
 8012cee:	4770      	bx	lr
