TRACE::2024-07-04.19:07:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:06::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:06::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:06::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened new HwDB with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-07-04.19:07:11::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest"
		}]
}
TRACE::2024-07-04.19:07:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-07-04.19:07:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:07:11::SCWPlatform::Generating the sources  .
TRACE::2024-07-04.19:07:11::SCWBDomain::Generating boot domain sources.
TRACE::2024-07-04.19:07:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:11::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:07:11::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::mss does not exists at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Creating sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Adding the swdes entry, created swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Writing mss at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:11::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:07:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:11::SCWBDomain::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:07:32::SCWPlatform::Generating sources Done.
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-07-04.19:07:32::SCWMssOS::Could not open the swdb for C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-07-04.19:07:32::SCWMssOS::Could not open the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-07-04.19:07:32::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:07:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:07:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:32::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::mss does not exists at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Creating sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Adding the swdes entry, created swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Writing mss at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-04.19:07:32::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-07-04.19:07:35::SCWMssOS::Could not open the swdb for C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-07-04.19:07:35::SCWMssOS::Could not open the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-07-04.19:07:35::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:07:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:07:35::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-04.19:07:35::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:07:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:07:35::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:07:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:07:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:07:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:07:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:07:35::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:07:35::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:07:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:07:35::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:07:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:07:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:07:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:07:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:07:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-04.19:07:35::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-04.19:07:35::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:07:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:07:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-04.19:07:35::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-04.19:07:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:07:35::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:07:35::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:07:35::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:07:35::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:07:35::SCWSystem::dir created 
TRACE::2024-07-04.19:07:35::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:07:35::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:07:35::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:07:35::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:07:35::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:35::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:35::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:35::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-04.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:07:37::SCWPlatform::Clearing the existing platform
TRACE::2024-07-04.19:07:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-04.19:07:37::SCWBDomain::clearing the fsbl build
TRACE::2024-07-04.19:07:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:37::SCWSystem::Clearing the domains completed.
TRACE::2024-07-04.19:07:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:37::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened new HwDB with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWReader::Active system found as  uartTest
TRACE::2024-07-04.19:07:43::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-04.19:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWReader::No isolation master present  
TRACE::2024-07-04.19:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:07:43::SCWReader::No isolation master present  
TRACE::2024-07-04.19:08:14::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:14::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:14::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:14::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:14::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:08:15::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:08:15::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:08:15::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:08:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:08:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:08:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:08:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:15::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:16::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:16::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:16::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:16::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:16::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:16::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:08:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-07-04.19:08:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-07-04.19:08:16::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:08:16::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:16::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:08:16::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:08:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:08:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:08:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:17::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2024-07-04.19:08:29::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:08:29::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:08:29::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:08:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:08:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:08:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:08:29::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-07-04.19:08:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:08:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:08:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:08:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:08:29::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:08:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:08:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:08:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:08:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:08:29::SCWBDomain::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-04.19:08:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:08:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:08:29::SCWBDomain::System Command Ran  C:&  cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl & make 
TRACE::2024-07-04.19:08:29::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-07-04.19:08:29::SCWBDomain::make[1]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:29::SCWBDomain::sbl_bsp'

TRACE::2024-07-04.19:08:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:08:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:08:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:08:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:08:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:08:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:30::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:08:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:30::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:08:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:08:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:08:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:08:31::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:08:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:32::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:08:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:08:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:08:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:32::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:08:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:08:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:08:32::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:32::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:32::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:08:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:08:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:34::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-04.19:08:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:08:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:08:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:08:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:08:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:08:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:08:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:08:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:35::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:35::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:35::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:38::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-04.19:08:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:08:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:08:38::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:08:38::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:38::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:08:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:38::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:08:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:08:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:39::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Compiling ddrps"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:39::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:39::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:39::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:39::SCWBDomain::"Compiling devcfg"

TRACE::2024-07-04.19:08:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:41::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-04.19:08:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:08:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:08:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:08:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:41::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:41::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:41::SCWBDomain::"Compiling dmaps"

TRACE::2024-07-04.19:08:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:42::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-04.19:08:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:08:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:08:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:08:42::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:42::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:42::SCWBDomain::"Compiling emacps"

TRACE::2024-07-04.19:08:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:45::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-04.19:08:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:08:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:45::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:45::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:45::SCWBDomain::"Compiling gpiops"

TRACE::2024-07-04.19:08:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:47::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-04.19:08:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:08:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:47::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:47::SCWBDomain::"Compiling qspips"

TRACE::2024-07-04.19:08:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:50::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-04.19:08:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:08:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:50::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:50::SCWBDomain::"Compiling scugic"

TRACE::2024-07-04.19:08:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:52::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-04.19:08:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:08:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:08:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:08:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:52::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:52::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:52::SCWBDomain::"Compiling scutimer"

TRACE::2024-07-04.19:08:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:53::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-04.19:08:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:08:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:08:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:08:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:08:53::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:53::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:53::SCWBDomain::"Compiling scuwdt"

TRACE::2024-07-04.19:08:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:54::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-04.19:08:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:08:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:08:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:08:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-07-04.19:08:55::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:55::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:55::SCWBDomain::"Compiling sdps"

TRACE::2024-07-04.19:08:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:08:58::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-04.19:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:08:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:08:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:08:58::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:08:58::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:08:58::SCWBDomain::"Compiling standalone"

TRACE::2024-07-04.19:09:07::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:09:07::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:07::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-04.19:09:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:07::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-04.19:09:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:07::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:09:07::SCWBDomain::"Compiling uartps"

TRACE::2024-07-04.19:09:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:09::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-04.19:09:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:09::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:09::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:09::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:09:10::SCWBDomain::"Compiling usbps"

TRACE::2024-07-04.19:09:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:12::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-04.19:09:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:09:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:12::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:09:12::SCWBDomain::"Compiling xadcps"

TRACE::2024-07-04.19:09:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:14::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-04.19:09:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:09:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:14::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:14::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:09:14::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-04.19:09:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-04.19:09:17::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-04.19:09:17::SCWBDomain::'Finished building libraries'

TRACE::2024-07-04.19:09:17::SCWBDomain::make[1]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-04.19:09:17::SCWBDomain::bl_bsp'

TRACE::2024-07-04.19:09:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-07-04.19:09:17::SCWBDomain::exa9_0/include -I.

TRACE::2024-07-04.19:09:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:17::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-07-04.19:09:18::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:18::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-07-04.19:09:19::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-04.19:09:19::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-04.19:09:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:19::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-07-04.19:09:20::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-04.19:09:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-07-04.19:09:20::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-04.19:09:20::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-07-04.19:09:20::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-07-04.19:09:20::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-07-04.19:09:20::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2024-07-04.19:09:20::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-04.19:09:21::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:09:21::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:09:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:09:21::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:09:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:09:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:09:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:09:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:09:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:09:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:09:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:09:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:09:21::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:09:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:09:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:09:21::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:09:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:09:21::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:09:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:09:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:09:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:09:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-07-04.19:09:21::SCWMssOS::doing bsp build ... 
TRACE::2024-07-04.19:09:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:09:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:09:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:09:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:09:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:09:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:09:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:09:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:09:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:09:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:09:23::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:09:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:09:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:09:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:09:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:09:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:09:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:09:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:09:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:09:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:09:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:26::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:09:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:09:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:27::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:27::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:09:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:27::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-04.19:09:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:09:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:29::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-04.19:09:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:09:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:09:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:09:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:31::SCWMssOS::"Compiling emacps"

TRACE::2024-07-04.19:09:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:09:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:34::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-04.19:09:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:09:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:36::SCWMssOS::"Compiling qspips"

TRACE::2024-07-04.19:09:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:09:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:38::SCWMssOS::"Compiling scugic"

TRACE::2024-07-04.19:09:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:09:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:09:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:09:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:41::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-04.19:09:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:09:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:43::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-04.19:09:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:09:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:09:44::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:09:44::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-04.19:09:44::SCWMssOS::"Compiling sdps"

TRACE::2024-07-04.19:09:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:09:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:09:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:09:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:47::SCWMssOS::"Compiling standalone"

TRACE::2024-07-04.19:09:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:09:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:09:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:09:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:09:55::SCWMssOS::"Compiling uartps"

TRACE::2024-07-04.19:09:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:09:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:09:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:09:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:09:58::SCWMssOS::"Compiling usbps"

TRACE::2024-07-04.19:10:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:10:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:10:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:10:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:10:00::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-04.19:10:03::SCWMssOS::'Finished building libraries'

TRACE::2024-07-04.19:10:03::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:10:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:10:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:10:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:10:03::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:10:03::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:10:03::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:10:03::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:10:03::SCWSystem::dir created 
TRACE::2024-07-04.19:10:03::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:10:03::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:10:03::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:10:03::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:10:03::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:10:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:10:03::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:10:03::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:10:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:10:03::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:10:03::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:10:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:10:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:10:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-04.19:10:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:10:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:10:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:10:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:34::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWReader::Active system found as  uartTest
TRACE::2024-07-04.19:18:44::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-04.19:18:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-04.19:18:44::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-04.19:18:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:18:44::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-04.19:18:44::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:44::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:18:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:44::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:44::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:44::SCWReader::No isolation master present  
TRACE::2024-07-04.19:18:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-04.19:18:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:45::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:18:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:18:45::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-04.19:18:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:45::SCWReader::No isolation master present  
LOG::2024-07-04.19:18:49::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:18:49::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:18:49::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:18:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:18:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:18:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:18:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:18:49::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:18:49::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:18:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:18:49::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:18:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:18:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:18:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:18:50::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:18:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:18:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:18:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-04.19:18:50::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-04.19:18:50::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:18:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:18:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:18:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:18:50::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:18:50::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:18:50::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:18:50::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:18:50::SCWSystem::dir created 
TRACE::2024-07-04.19:18:50::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:18:50::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:18:50::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:18:50::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:18:50::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:50::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:50::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:18:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:18:50::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:18:50::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:18:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:18:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:18:50::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:18:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:18:50::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:18:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:18:50::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:55::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:34:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:57::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:57::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:34:57::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:34:57::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:34:57::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:34:57::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:34:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:34:57::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:34:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:34:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:34:57::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:34:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:34:57::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:34:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:34:57::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:34:57::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:34:57::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:04::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:04::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:04::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:04::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:04::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:04::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:04::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:09::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:09::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:09::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:09::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:09::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:09::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2024-07-04.19:35:09::SCWMssOS::Added Library:  xilffs
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"11e6810ea9ff1faf9d9598ca63a59cdd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-04.19:35:30::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:30::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:30::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:30::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:30::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:30::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::In reload Mss file.
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-04.19:35:31::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:35:31::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:35:31::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:35:31::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:35:31::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:35:31::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:35:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:35:31::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:35:31::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:35:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:35:31::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:35:31::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:35:31::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-07-04.19:35:36::SCWMssOS::Removing file C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2024-07-04.19:36:22::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-04.19:36:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-04.19:36:23::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-04.19:36:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-04.19:36:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-04.19:36:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-04.19:36:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-04.19:36:23::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-04.19:36:23::SCWSystem::Not a boot domain 
LOG::2024-07-04.19:36:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-04.19:36:23::SCWDomain::Generating domain artifcats
TRACE::2024-07-04.19:36:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-04.19:36:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-04.19:36:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-04.19:36:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-04.19:36:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:36:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:36:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:36:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:36:23::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:36:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:36:23::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-04.19:36:23::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-04.19:36:23::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-04.19:36:23::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-04.19:36:23::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-04.19:36:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-04.19:36:23::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-04.19:36:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:36:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-04.19:36:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-04.19:36:23::SCWDomain::Building the domain :  standalone_domain
TRACE::2024-07-04.19:36:23::SCWMssOS::doing bsp build ... 
TRACE::2024-07-04.19:36:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-04.19:36:23::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-04.19:36:23::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:36:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:36:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:36:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:36:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:36:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:36:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-04.19:36:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-04.19:36:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:36:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:36:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-04.19:36:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-04.19:36:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:36:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-04.19:36:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-04.19:36:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-04.19:36:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-04.19:36:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-04.19:36:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-04.19:36:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-04.19:36:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-04.19:36:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-04.19:36:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-04.19:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:36:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:36:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-04.19:36:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:29::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-04.19:36:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-04.19:36:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:36:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:36:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:31::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-04.19:36:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-04.19:36:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-04.19:36:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-04.19:36:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:34::SCWMssOS::"Compiling emacps"

TRACE::2024-07-04.19:36:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-04.19:36:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:38::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-04.19:36:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-04.19:36:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:41::SCWMssOS::"Compiling qspips"

TRACE::2024-07-04.19:36:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-04.19:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:44::SCWMssOS::"Compiling scugic"

TRACE::2024-07-04.19:36:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-04.19:36:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-04.19:36:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-04.19:36:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:46::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-04.19:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-04.19:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:36:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:36:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:36:47::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-04.19:36:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-04.19:36:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-04.19:36:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-04.19:36:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-04.19:36:49::SCWMssOS::"Compiling sdps"

TRACE::2024-07-04.19:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-04.19:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-04.19:36:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-04.19:36:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-04.19:36:52::SCWMssOS::"Compiling standalone"

TRACE::2024-07-04.19:37:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-04.19:37:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:03::SCWMssOS::"Compiling uartps"

TRACE::2024-07-04.19:37:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-04.19:37:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-04.19:37:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-04.19:37:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-04.19:37:06::SCWMssOS::"Compiling usbps"

TRACE::2024-07-04.19:37:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-04.19:37:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:09::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-04.19:37:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-04.19:37:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-04.19:37:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-04.19:37:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-04.19:37:12::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-04.19:37:15::SCWMssOS::'Finished building libraries'

TRACE::2024-07-04.19:37:15::SCWMssOS::Copying to export directory.
TRACE::2024-07-04.19:37:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-04.19:37:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-04.19:37:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-04.19:37:15::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-04.19:37:15::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-04.19:37:15::SCWPlatform::Started preparing the platform 
TRACE::2024-07-04.19:37:15::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-04.19:37:15::SCWSystem::dir created 
TRACE::2024-07-04.19:37:15::SCWSystem::Writing the bif 
TRACE::2024-07-04.19:37:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-04.19:37:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-04.19:37:15::SCWPlatform::Completed generating the platform
TRACE::2024-07-04.19:37:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:37:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:37:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-04.19:37:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-04.19:37:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e5e290cca5e01bd2c618b99ec00f21bb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-04.19:37:15::SCWPlatform::updated the xpfm file.
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-04.19:37:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-04.19:37:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-04.19:37:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-04.19:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-04.19:37:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-04.19:37:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-04.19:37:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:40::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:40::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:40::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:48::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:48::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.15:17:52::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-06.15:17:52::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.15:17:52::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.15:17:52::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:17:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:17:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:52::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:52::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:52::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:52::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:52::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.15:17:52::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:52::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:52::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:52::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.15:17:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:17:52::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:52::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:52::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.15:17:53::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:17:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:17:53::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:17:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:17:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWReader::No isolation master present  
TRACE::2024-07-06.15:17:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:17:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:17:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.15:17:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:17:53::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:17:53::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:17:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:17:53::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:17:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:17:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWReader::No isolation master present  
LOG::2024-07-06.15:17:53::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.15:17:53::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.15:17:53::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.15:17:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.15:17:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.15:17:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.15:17:53::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:53::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:53::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:53::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:17:53::SCWBDomain::Completed writing the mss file at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-06.15:17:53::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.15:17:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.15:17:53::SCWBDomain::System Command Ran  C:&  cd  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl & make 
TRACE::2024-07-06.15:17:54::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2024-07-06.15:17:54::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.15:17:54::SCWSystem::Not a boot domain 
LOG::2024-07-06.15:17:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.15:17:54::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.15:17:54::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.15:17:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.15:17:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.15:17:54::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.15:17:54::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:54::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:54::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:54::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:17:54::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:17:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:17:54::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:17:54::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:17:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:17:54::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:17:54::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:54::SCWMssOS::Completed writing the mss file at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.15:17:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:17:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.15:17:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.15:17:54::SCWDomain::Building the domain :  standalone_domain
TRACE::2024-07-06.15:17:54::SCWMssOS::doing bsp build ... 
TRACE::2024-07-06.15:17:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-06.15:17:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.15:17:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-06.15:17:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-06.15:17:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.15:17:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.15:17:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.15:17:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.15:17:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:17:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:17:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.15:17:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.15:17:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:17:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:17:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.15:17:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.15:17:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.15:17:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.15:17:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.15:17:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.15:17:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.15:17:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-06.15:17:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-06.15:17:56::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.15:17:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.15:17:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.15:17:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.15:17:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-06.15:17:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-06.15:17:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:17:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:17:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.15:17:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.15:17:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.15:17:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:17:59::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-06.15:18:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.15:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-06.15:18:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-06.15:18:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-06.15:18:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.15:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:18:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:18:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:02::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-06.15:18:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.15:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:02::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-06.15:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.15:18:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:18:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:18:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:15::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-06.15:18:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.15:18:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.15:18:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.15:18:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:20::SCWMssOS::"Compiling emacps"

TRACE::2024-07-06.15:18:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.15:18:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:22::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-06.15:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.15:18:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:24::SCWMssOS::"Compiling qspips"

TRACE::2024-07-06.15:18:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.15:18:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:25::SCWMssOS::"Compiling scugic"

TRACE::2024-07-06.15:18:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.15:18:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:18:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:18:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:27::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-06.15:18:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.15:18:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:28::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-06.15:18:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.15:18:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-06.15:18:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-06.15:18:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-06.15:18:29::SCWMssOS::"Compiling sdps"

TRACE::2024-07-06.15:18:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.15:18:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.15:18:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.15:18:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:31::SCWMssOS::"Compiling standalone"

TRACE::2024-07-06.15:18:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.15:18:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:43::SCWMssOS::"Compiling uartps"

TRACE::2024-07-06.15:18:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.15:18:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:18:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:18:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:18:51::SCWMssOS::"Compiling usbps"

TRACE::2024-07-06.15:18:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.15:18:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:53::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-06.15:18:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.15:18:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:18:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:18:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:18:55::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-06.15:18:55::SCWMssOS::'Finished building libraries'

TRACE::2024-07-06.15:18:55::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.15:18:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.15:18:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.15:18:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.15:18:55::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.15:18:55::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.15:18:55::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.15:18:55::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.15:18:55::SCWSystem::dir created 
TRACE::2024-07-06.15:18:55::SCWSystem::Writing the bif 
TRACE::2024-07-06.15:18:55::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.15:18:55::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.15:18:55::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.15:18:55::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:18:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:18:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:18:55::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:18:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:18:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:18:55::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:18:55::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:18:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:18:55::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:18:55::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:18:55::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:18:55::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:18:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:18:55::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:18:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:18:55::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:18:55::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:18:55::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e5e290cca5e01bd2c618b99ec00f21bb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.15:18:55::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.15:18:56::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:56::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:56::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:56::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:18:56::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:18:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:18:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.15:18:56::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.15:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:18:56::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:18:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:18:56::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:15::SCWPlatform::Clearing the existing platform
TRACE::2024-07-06.15:26:15::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-06.15:26:15::SCWBDomain::clearing the fsbl build
TRACE::2024-07-06.15:26:15::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:15::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:15::SCWSystem::Clearing the domains completed.
TRACE::2024-07-06.15:26:15::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-06.15:26:15::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:15::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:15::SCWPlatform:: Platform location is C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:15::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:15::SCWPlatform::Removing the HwDB with name C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:16::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:16::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:16::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:16::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:16::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:16::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened new HwDB with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.15:26:28::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.15:26:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:26:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:26:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.15:26:28::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.15:26:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:26:28::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.15:26:28::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:26:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:26:28::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:26:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:26:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWReader::No isolation master present  
TRACE::2024-07-06.15:26:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:26:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:26:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.15:26:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:26:28::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:26:28::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:26:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:26:28::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:26:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:26:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.15:26:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:28::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:28::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWReader::No isolation master present  
TRACE::2024-07-06.15:26:28::SCWPlatform::Clearing the existing platform
TRACE::2024-07-06.15:26:28::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-06.15:26:28::SCWBDomain::clearing the fsbl build
TRACE::2024-07-06.15:26:28::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:28::SCWSystem::Clearing the domains completed.
TRACE::2024-07-06.15:26:28::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform location is C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Removing the HwDB with name C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:28::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.15:26:33::SCWPlatform::Opened new HwDB with name uart_wrapper_2
TRACE::2024-07-06.15:26:33::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.15:26:33::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.15:26:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:26:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:26:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:26:33::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:33::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:33::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:33::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:33::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.15:26:34::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.15:26:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:26:34::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.15:26:34::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:26:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:26:34::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:26:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:26:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWReader::No isolation master present  
TRACE::2024-07-06.15:26:34::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.15:26:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.15:26:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.15:26:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:26:34::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.15:26:34::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:26:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:26:34::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:26:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.15:26:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:26:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:26:34::SCWReader::No isolation master present  
TRACE::2024-07-06.15:26:59::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:26:59::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:26:59::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:26:59::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:26:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:26:59::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform:: Platform location is C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.15:26:59::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:26:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:27:11::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::update - Opened existing hwdb uart_wrapper_3
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:27:11::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::update - Opened existing hwdb uart_wrapper_3
TRACE::2024-07-06.15:27:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:11::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:27:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:27:11::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:27:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.15:27:11::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:27:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:27:11::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:27:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.15:27:11::SCWMssOS::Removing the swdes entry for  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:11::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:11::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.15:27:15::SCWPlatform::Opened new HwDB with name uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:15::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:15::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.15:27:15::SCWMssOS::No sw design opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::mss exists loading the mss file  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Opened the sw design from mss  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Adding the swdes entry C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.15:27:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.15:27:15::SCWMssOS::Opened the sw design.  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:27:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:27:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:27:15::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.15:27:15::SCWMssOS::Writing the mss file completed C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:15::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:15::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:27:15::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:15::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:27:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:15::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:27:15::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e5e290cca5e01bd2c618b99ec00f21bb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-06.15:27:33::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.15:27:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.15:27:33::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.15:27:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.15:27:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.15:27:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.15:27:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-06.15:27:33::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.15:27:33::SCWSystem::Not a boot domain 
LOG::2024-07-06.15:27:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.15:27:33::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.15:27:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.15:27:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.15:27:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.15:27:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.15:27:33::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:33::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:33::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:33::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:27:33::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:27:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:27:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:27:33::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:27:33::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:27:33::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:33::SCWMssOS::Completed writing the mss file at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.15:27:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:27:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-07-06.15:27:39::SCWMssOS::doing bsp build ... 
TRACE::2024-07-06.15:27:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-06.15:27:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.15:27:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-06.15:27:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-06.15:27:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.15:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.15:27:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.15:27:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.15:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:27:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:27:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.15:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.15:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:27:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:27:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.15:27:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.15:27:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.15:27:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-06.15:27:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-06.15:27:41::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.15:27:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.15:27:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.15:27:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.15:27:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-06.15:27:42::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-06.15:27:42::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.15:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.15:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:27:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:27:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.15:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.15:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.15:27:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.15:27:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.15:27:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.15:27:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.15:27:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:43::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-06.15:27:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.15:27:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-06.15:27:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-06.15:27:44::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:45::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-06.15:27:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.15:27:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:27:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:27:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:47::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-06.15:27:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.15:27:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:27:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:27:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:27:49::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-06.15:27:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.15:27:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:27:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:27:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:52::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-06.15:27:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.15:27:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.15:27:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.15:27:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:27:54::SCWMssOS::"Compiling emacps"

TRACE::2024-07-06.15:27:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.15:27:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:27:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:27:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:27:56::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-06.15:27:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.15:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:27:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:27:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:27:58::SCWMssOS::"Compiling qspips"

TRACE::2024-07-06.15:27:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.15:27:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:27:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:27:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:27:59::SCWMssOS::"Compiling scugic"

TRACE::2024-07-06.15:28:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.15:28:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.15:28:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.15:28:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:28:01::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-06.15:28:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.15:28:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:28:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:28:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:28:02::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-06.15:28:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.15:28:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-06.15:28:03::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-06.15:28:03::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-06.15:28:03::SCWMssOS::"Compiling sdps"

TRACE::2024-07-06.15:28:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.15:28:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.15:28:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.15:28:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.15:28:05::SCWMssOS::"Compiling standalone"

TRACE::2024-07-06.15:28:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.15:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:28:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:28:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:28:17::SCWMssOS::"Compiling uartps"

TRACE::2024-07-06.15:28:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.15:28:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.15:28:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.15:28:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.15:28:19::SCWMssOS::"Compiling usbps"

TRACE::2024-07-06.15:28:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.15:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:28:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:28:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:28:26::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-06.15:28:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.15:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.15:28:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.15:28:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.15:28:28::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-06.15:28:33::SCWMssOS::'Finished building libraries'

TRACE::2024-07-06.15:28:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.15:28:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.15:28:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.15:28:34::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.15:28:34::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.15:28:34::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.15:28:34::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.15:28:34::SCWSystem::dir created 
TRACE::2024-07-06.15:28:34::SCWSystem::Writing the bif 
TRACE::2024-07-06.15:28:34::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.15:28:34::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.15:28:34::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.15:28:34::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:28:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.15:28:34::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:28:34::SCWMssOS::Saving the mss changes C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.15:28:34::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-07-06.15:28:34::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-06.15:28:34::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-06.15:28:34::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-06.15:28:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.15:28:34::SCWMssOS::Writing the mss file completed C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:28:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:28:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:28:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:28:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:28:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:28:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"eeb4c41a75b090d26ea47e8e7a1272b3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.15:28:34::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to open the hw design at C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA given C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA absoulate path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform::DSA directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.15:28:34::SCWPlatform:: Platform Path C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.15:28:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.15:28:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.15:28:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.15:28:34::SCWMssOS::Checking the sw design at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.15:28:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.15:28:34::SCWMssOS::Sw design exists and opened at  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:08::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:08::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:08::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:11::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:11::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.16:26:15::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.16:26:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.16:26:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.16:26:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.16:26:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.16:26:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.16:26:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.16:26:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.16:26:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.16:26:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.16:26:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.16:26:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWReader::No isolation master present  
TRACE::2024-07-06.16:26:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.16:26:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.16:26:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.16:26:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.16:26:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.16:26:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.16:26:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.16:26:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.16:26:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.16:26:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWReader::No isolation master present  
LOG::2024-07-06.16:26:15::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.16:26:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.16:26:15::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.16:26:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.16:26:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.16:26:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.16:26:15::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:15::SCWBDomain::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-06.16:26:15::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2024-07-06.16:26:19::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-07-06.16:26:19::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:19::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:19::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:19::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:19::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:19::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:19::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:19::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-07-06.16:26:19::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-07-06.16:26:19::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-07-06.16:26:19::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-06.16:26:19::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:19::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:19::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:19::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.16:26:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.16:26:19::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:26:25::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-07-06.16:26:25::SCWBDomain::Makefile is Updated.
TRACE::2024-07-06.16:26:25::SCWBDomain::doing clean.
TRACE::2024-07-06.16:26:25::SCWBDomain::System Command Ran  C:&  cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl & make clean
TRACE::2024-07-06.16:26:26::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-07-06.16:26:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-07-06.16:26:26::SCWBDomain::System Command Ran  C:&  cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl & make 
TRACE::2024-07-06.16:26:26::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-07-06.16:26:26::SCWBDomain::make[1]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:26::SCWBDomain::sbl_bsp'

TRACE::2024-07-06.16:26:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.16:26:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-06.16:26:26::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-06.16:26:26::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:26::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:26::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-06.16:26:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:26::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-06.16:26:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.16:26:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.16:26:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.16:26:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:26::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:26::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-06.16:26:26::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:26::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-06.16:26:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.16:26:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:26::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:26::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.16:26:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.16:26:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:27::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-06.16:26:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.16:26:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:27::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:28::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.16:26:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-06.16:26:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-06.16:26:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:28::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.16:26:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:28::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.16:26:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.16:26:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.16:26:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:28::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-06.16:26:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.16:26:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-06.16:26:28::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-06.16:26:28::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:28::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:29::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.16:26:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.16:26:29::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.16:26:29::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:29::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:29::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-06.16:26:29::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.16:26:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-06.16:26:31::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-06.16:26:31::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.16:26:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:26:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:26:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Compiling ddrps"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:31::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.16:26:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:31::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:31::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-06.16:26:31::SCWBDomain::"Compiling devcfg"

TRACE::2024-07-06.16:26:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:33::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2024-07-06.16:26:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.16:26:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:26:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:26:33::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:33::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:33::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-06.16:26:33::SCWBDomain::"Compiling dmaps"

TRACE::2024-07-06.16:26:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:34::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2024-07-06.16:26:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.16:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.16:26:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.16:26:34::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:34::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:34::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-06.16:26:34::SCWBDomain::"Compiling emacps"

TRACE::2024-07-06.16:26:36::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:36::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2024-07-06.16:26:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.16:26:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:36::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:36::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-06.16:26:36::SCWBDomain::"Compiling gpiops"

TRACE::2024-07-06.16:26:37::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:37::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2024-07-06.16:26:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.16:26:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:37::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:37::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-06.16:26:37::SCWBDomain::"Compiling qspips"

TRACE::2024-07-06.16:26:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:38::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2024-07-06.16:26:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.16:26:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:38::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-06.16:26:38::SCWBDomain::"Compiling scugic"

TRACE::2024-07-06.16:26:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:40::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2024-07-06.16:26:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.16:26:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:40::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:40::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-06.16:26:40::SCWBDomain::"Compiling scutimer"

TRACE::2024-07-06.16:26:40::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:40::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2024-07-06.16:26:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.16:26:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:41::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:41::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-06.16:26:41::SCWBDomain::"Compiling scuwdt"

TRACE::2024-07-06.16:26:41::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:41::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2024-07-06.16:26:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.16:26:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-06.16:26:41::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-06.16:26:41::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-07-06.16:26:41::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:41::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-06.16:26:41::SCWBDomain::"Compiling sdps"

TRACE::2024-07-06.16:26:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:43::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2024-07-06.16:26:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.16:26:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.16:26:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.16:26:43::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:43::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:43::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-06.16:26:43::SCWBDomain::"Compiling standalone"

TRACE::2024-07-06.16:26:48::SCWBDomain::make[3]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-06.16:26:48::SCWBDomain::make[3]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:48::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2024-07-06.16:26:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:48::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2024-07-06.16:26:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.16:26:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:48::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-06.16:26:48::SCWBDomain::"Compiling uartps"

TRACE::2024-07-06.16:26:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:50::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2024-07-06.16:26:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.16:26:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:26:50::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:26:50::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:50::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-06.16:26:50::SCWBDomain::"Compiling usbps"

TRACE::2024-07-06.16:26:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:51::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2024-07-06.16:26:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.16:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:52::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:52::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-06.16:26:52::SCWBDomain::"Compiling xadcps"

TRACE::2024-07-06.16:26:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:53::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2024-07-06.16:26:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.16:26:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:53::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:53::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-06.16:26:53::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-07-06.16:26:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:54::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2024-07-06.16:26:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-07-06.16:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:26:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:26:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-07-06.16:26:54::SCWBDomain::make[2]: Entering directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_f
TRACE::2024-07-06.16:26:54::SCWBDomain::sbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-06.16:26:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:54::SCWBDomain::bl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2024-07-06.16:26:54::SCWBDomain::'Finished building libraries'

TRACE::2024-07-06.16:26:54::SCWBDomain::make[1]: Leaving directory 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fs
TRACE::2024-07-06.16:26:54::SCWBDomain::bl_bsp'

TRACE::2024-07-06.16:26:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-07-06.16:26:54::SCWBDomain::exa9_0/include -I.

TRACE::2024-07-06.16:26:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-06.16:26:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-06.16:26:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-07-06.16:26:55::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-06.16:26:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-06.16:26:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-06.16:26:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-07-06.16:26:55::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-06.16:26:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-06.16:26:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-06.16:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-06.16:26:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-06.16:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-06.16:26:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-06.16:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-06.16:26:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-06.16:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-07-06.16:26:56::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-06.16:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-06.16:26:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-06.16:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-07-06.16:26:57::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-06.16:26:57::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2024-07-06.16:26:57::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-07-06.16:26:57::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-07-06.16:26:57::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2024-07-06.16:26:57::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-06.16:26:57::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.16:26:57::SCWSystem::Not a boot domain 
LOG::2024-07-06.16:26:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.16:26:57::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.16:26:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.16:26:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.16:26:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.16:26:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.16:26:57::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:57::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:57::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:57::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:26:57::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:26:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:26:57::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:26:57::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:26:57::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:26:57::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:57::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.16:26:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:26:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.16:26:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.16:26:57::SCWDomain::Building the domain :  standalone_domain
TRACE::2024-07-06.16:26:57::SCWMssOS::doing bsp build ... 
TRACE::2024-07-06.16:26:57::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-06.16:26:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.16:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-06.16:26:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-06.16:26:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.16:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.16:26:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.16:26:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.16:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.16:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:26:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:26:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.16:26:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.16:26:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.16:26:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-06.16:26:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-06.16:26:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.16:26:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:26:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:26:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.16:26:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.16:26:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.16:26:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:26:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.16:26:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-06.16:26:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-06.16:26:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.16:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:27:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:27:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.16:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:27:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:27:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.16:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:27:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:27:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.16:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-06.16:27:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-06.16:27:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-06.16:27:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-06.16:27:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-06.16:27:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-06.16:27:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-06.16:27:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-06.16:27:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-06.16:27:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:27:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:27:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-06.16:27:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:01::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-06.16:27:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-06.16:27:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:27:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:27:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:03::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-06.16:27:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-06.16:27:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-06.16:27:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-06.16:27:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:04::SCWMssOS::"Compiling emacps"

TRACE::2024-07-06.16:27:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-06.16:27:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:06::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-06.16:27:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-06.16:27:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:08::SCWMssOS::"Compiling qspips"

TRACE::2024-07-06.16:27:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-06.16:27:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:10::SCWMssOS::"Compiling scugic"

TRACE::2024-07-06.16:27:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-06.16:27:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-06.16:27:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-06.16:27:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:11::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-06.16:27:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-06.16:27:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:12::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-06.16:27:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-06.16:27:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-06.16:27:13::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-06.16:27:13::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-06.16:27:13::SCWMssOS::"Compiling sdps"

TRACE::2024-07-06.16:27:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-06.16:27:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-06.16:27:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-06.16:27:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:15::SCWMssOS::"Compiling standalone"

TRACE::2024-07-06.16:27:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-06.16:27:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:20::SCWMssOS::"Compiling uartps"

TRACE::2024-07-06.16:27:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-06.16:27:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-06.16:27:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-06.16:27:21::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-06.16:27:21::SCWMssOS::"Compiling usbps"

TRACE::2024-07-06.16:27:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-06.16:27:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:23::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-06.16:27:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-06.16:27:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-06.16:27:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-06.16:27:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-06.16:27:24::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-06.16:27:24::SCWMssOS::'Finished building libraries'

TRACE::2024-07-06.16:27:24::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.16:27:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.16:27:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.16:27:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.16:27:25::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.16:27:25::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.16:27:25::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.16:27:25::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.16:27:25::SCWSystem::dir created 
TRACE::2024-07-06.16:27:25::SCWSystem::Writing the bif 
TRACE::2024-07-06.16:27:25::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.16:27:25::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.16:27:25::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.16:27:25::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.16:27:25::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-07-06.16:27:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-07-06.16:27:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-07-06.16:27:25::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-06.16:27:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.16:27:25::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.16:27:25::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.16:27:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.16:27:25::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:27:25::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:27:25::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:27:25::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:27:25::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:27:25::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:27:25::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.16:27:25::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.16:27:25::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.16:27:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.16:27:25::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.16:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.16:27:25::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.16:27:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.16:27:25::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:00:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:00:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:00:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:05::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:05::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:05::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.21:01:10::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.21:01:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.21:01:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.21:01:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.21:01:10::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.21:01:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.21:01:10::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.21:01:10::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.21:01:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWReader::No isolation master present  
TRACE::2024-07-06.21:01:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.21:01:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.21:01:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.21:01:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.21:01:10::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.21:01:10::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.21:01:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.21:01:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWReader::No isolation master present  
TRACE::2024-07-06.21:01:10::SCWPlatform::Clearing the existing platform
TRACE::2024-07-06.21:01:10::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-06.21:01:10::SCWBDomain::clearing the fsbl build
TRACE::2024-07-06.21:01:10::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:10::SCWSystem::Clearing the domains completed.
TRACE::2024-07-06.21:01:10::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened new HwDB with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.21:01:15::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.21:01:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.21:01:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.21:01:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.21:01:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.21:01:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.21:01:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.21:01:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.21:01:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWReader::No isolation master present  
TRACE::2024-07-06.21:01:15::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.21:01:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.21:01:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.21:01:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.21:01:15::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.21:01:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.21:01:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:15::SCWReader::No isolation master present  
TRACE::2024-07-06.21:01:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:38::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.21:01:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:42::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::update - Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:42::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::update - Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.21:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:42::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:42::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:42::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.21:01:42::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:42::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.21:01:42::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.21:01:47::SCWPlatform::Opened new HwDB with name uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.21:01:47::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.21:01:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.21:01:47::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:01:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:01:47::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:47::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.21:01:47::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:47::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:01:47::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:01:47::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-06.21:02:35::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.21:02:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.21:02:35::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.21:02:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.21:02:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.21:02:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.21:02:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-06.21:02:35::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.21:02:35::SCWSystem::Not a boot domain 
LOG::2024-07-06.21:02:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.21:02:35::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.21:02:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.21:02:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.21:02:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.21:02:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:02:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:02:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:02:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.21:02:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.21:02:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.21:02:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-06.21:02:36::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-06.21:02:36::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.21:02:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.21:02:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.21:02:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.21:02:36::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.21:02:36::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.21:02:36::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.21:02:36::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.21:02:36::SCWSystem::dir created 
TRACE::2024-07-06.21:02:36::SCWSystem::Writing the bif 
TRACE::2024-07-06.21:02:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.21:02:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.21:02:36::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.21:02:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:02:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:02:36::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.21:02:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.21:02:36::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:02:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:02:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:02:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:02:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:02:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:02:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.21:02:36::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.21:02:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.21:02:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.21:02:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.21:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.21:02:36::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.21:02:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.21:02:36::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:33::SCWPlatform::Clearing the existing platform
TRACE::2024-07-06.22:39:33::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-06.22:39:33::SCWBDomain::clearing the fsbl build
TRACE::2024-07-06.22:39:33::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:33::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:33::SCWSystem::Clearing the domains completed.
TRACE::2024-07-06.22:39:33::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-06.22:39:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:33::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:33::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:35::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:35::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:35::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:35::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:35::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:35::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened new HwDB with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.22:39:40::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.22:39:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.22:39:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.22:39:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.22:39:40::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.22:39:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.22:39:40::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.22:39:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:39:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.22:39:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWReader::No isolation master present  
TRACE::2024-07-06.22:39:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.22:39:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.22:39:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.22:39:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.22:39:40::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.22:39:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:39:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.22:39:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:40::SCWReader::No isolation master present  
TRACE::2024-07-06.22:39:44::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:44::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:44::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:44::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.22:39:44::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:44::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:49::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::update - Opened existing hwdb uart_wrapper_5
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Opened existing hwdb uart_wrapper_4
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:49::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::update - Opened existing hwdb uart_wrapper_5
TRACE::2024-07-06.22:39:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:49::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:39:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:39:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.22:39:49::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:39:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:39:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.22:39:49::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.22:39:54::SCWPlatform::Opened new HwDB with name uart_wrapper_6
TRACE::2024-07-06.22:39:54::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:54::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:54::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:54::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:54::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:54::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:39:54::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:54::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.22:39:54::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:54::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:54::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:54::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.22:39:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.22:39:55::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:39:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:39:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:55::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.22:39:55::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:39:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:39:55::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:39:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:39:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:39:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:39:55::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:39:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:39:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:39:55::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-06.22:40:17::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.22:40:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.22:40:17::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.22:40:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.22:40:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.22:40:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.22:40:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-06.22:40:17::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.22:40:17::SCWSystem::Not a boot domain 
LOG::2024-07-06.22:40:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.22:40:17::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.22:40:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.22:40:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.22:40:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.22:40:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.22:40:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:40:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:40:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:40:17::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:40:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:40:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:17::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.22:40:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.22:40:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.22:40:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-06.22:40:17::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-06.22:40:17::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.22:40:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.22:40:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.22:40:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.22:40:18::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.22:40:18::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.22:40:18::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.22:40:18::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.22:40:18::SCWSystem::dir created 
TRACE::2024-07-06.22:40:18::SCWSystem::Writing the bif 
TRACE::2024-07-06.22:40:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.22:40:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.22:40:18::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.22:40:18::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:40:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:40:18::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:40:18::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.22:40:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.22:40:18::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:40:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:40:18::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:40:18::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:40:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:40:18::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:40:18::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.22:40:18::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.22:40:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.22:40:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.22:40:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Opened existing hwdb uart_wrapper_6
TRACE::2024-07-06.22:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.22:40:18::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.22:40:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.22:40:18::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:25::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:25::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:25::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened new HwDB with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.23:19:32::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.23:19:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.23:19:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.23:19:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.23:19:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.23:19:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:19:32::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.23:19:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:19:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:19:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.23:19:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWReader::No isolation master present  
TRACE::2024-07-06.23:19:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.23:19:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.23:19:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.23:19:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:19:32::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.23:19:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:19:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:19:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.23:19:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:32::SCWReader::No isolation master present  
TRACE::2024-07-06.23:19:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:37::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:19:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:41::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::update - Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:41::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::update - Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:41::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:19:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:19:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:41::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.23:19:41::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:19:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:19:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.23:19:41::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.23:19:45::SCWPlatform::Opened new HwDB with name uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.23:19:45::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.23:19:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:19:45::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:19:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:19:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.23:19:45::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:19:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:19:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:19:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:19:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:19:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:19:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:19:45::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-06.23:20:02::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.23:20:02::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.23:20:02::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.23:20:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.23:20:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.23:20:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.23:20:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-06.23:20:02::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.23:20:02::SCWSystem::Not a boot domain 
LOG::2024-07-06.23:20:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.23:20:02::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.23:20:02::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.23:20:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.23:20:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.23:20:02::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:20:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:20:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:20:02::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.23:20:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.23:20:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.23:20:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-06.23:20:02::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-06.23:20:02::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.23:20:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.23:20:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.23:20:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.23:20:02::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.23:20:02::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.23:20:02::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.23:20:02::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.23:20:02::SCWSystem::dir created 
TRACE::2024-07-06.23:20:02::SCWSystem::Writing the bif 
TRACE::2024-07-06.23:20:02::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.23:20:02::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.23:20:02::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.23:20:02::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:20:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:20:02::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:20:02::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:20:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:20:02::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:20:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:20:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:20:02::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:20:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:20:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:20:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:20:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:20:02::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:02::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.23:20:02::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.23:20:03::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:03::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:03::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:03::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:20:03::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:20:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:20:03::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_2
TRACE::2024-07-06.23:20:03::SCWPlatform::Opened existing hwdb uart_wrapper_2
TRACE::2024-07-06.23:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:20:03::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:20:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:20:03::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:13::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:13::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWReader::Active system found as  uartTest
TRACE::2024-07-06.23:31:17::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-06.23:31:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.23:31:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.23:31:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.23:31:17::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.23:31:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:31:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-06.23:31:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.23:31:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWReader::No isolation master present  
TRACE::2024-07-06.23:31:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-06.23:31:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-06.23:31:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.23:31:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:31:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-06.23:31:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-06.23:31:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:17::SCWReader::No isolation master present  
TRACE::2024-07-06.23:31:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:20::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:31:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:24::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::update - Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:24::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::update - Opened existing hwdb uart_wrapper_0
TRACE::2024-07-06.23:31:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:24::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:24::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:24::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-06.23:31:24::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:24::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-06.23:31:24::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:24::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-06.23:31:28::SCWPlatform::Opened new HwDB with name uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:28::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:28::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-06.23:31:28::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-06.23:31:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-06.23:31:28::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:28::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:28::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-06.23:31:28::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:28::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:28::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:28::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:28::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:28::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:28::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:28::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:28::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-06.23:31:40::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-06.23:31:40::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-06.23:31:40::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-06.23:31:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-06.23:31:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-06.23:31:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-06.23:31:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-06.23:31:40::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-06.23:31:40::SCWSystem::Not a boot domain 
LOG::2024-07-06.23:31:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-06.23:31:40::SCWDomain::Generating domain artifcats
TRACE::2024-07-06.23:31:40::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-06.23:31:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-06.23:31:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-06.23:31:40::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-06.23:31:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-06.23:31:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-06.23:31:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-06.23:31:40::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-06.23:31:40::SCWMssOS::Copying to export directory.
TRACE::2024-07-06.23:31:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-06.23:31:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-06.23:31:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-06.23:31:40::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-06.23:31:40::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-06.23:31:40::SCWPlatform::Started preparing the platform 
TRACE::2024-07-06.23:31:40::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-06.23:31:40::SCWSystem::dir created 
TRACE::2024-07-06.23:31:40::SCWSystem::Writing the bif 
TRACE::2024-07-06.23:31:40::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-06.23:31:40::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-06.23:31:40::SCWPlatform::Completed generating the platform
TRACE::2024-07-06.23:31:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-06.23:31:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-06.23:31:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-06.23:31:40::SCWPlatform::updated the xpfm file.
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-06.23:31:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-06.23:31:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-06.23:31:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-06.23:31:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-06.23:31:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-06.23:31:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-06.23:31:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:28::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.00:07:28::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.00:07:28::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.00:07:28::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:28::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:28::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.00:07:28::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.00:07:28::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:28::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:28::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:28::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:07:32::SCWPlatform::Opened new HwDB with name uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.00:07:32::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.00:07:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:07:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:07:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:07:32::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:32::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:32::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:32::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:07:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:07:33::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.00:07:33::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:07:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:07:33::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:07:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWReader::No isolation master present  
TRACE::2024-07-07.00:07:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:07:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:07:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:07:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:07:33::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:07:33::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:07:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:07:33::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:07:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:33::SCWReader::No isolation master present  
TRACE::2024-07-07.00:07:36::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:36::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:36::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:07:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:41::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::update - Opened existing hwdb uart_wrapper_4
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:41::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::update - Opened existing hwdb uart_wrapper_4
TRACE::2024-07-07.00:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:41::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:07:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:07:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:41::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:07:41::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:07:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:07:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:07:41::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:41::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:41::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:07:45::SCWPlatform::Opened new HwDB with name uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:07:45::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:07:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:07:45::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:07:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:07:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:07:45::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:07:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:07:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:07:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:07:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:07:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:07:45::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.00:08:56::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.00:08:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.00:08:56::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.00:08:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.00:08:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.00:08:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.00:08:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.00:08:56::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.00:08:56::SCWSystem::Not a boot domain 
LOG::2024-07-07.00:08:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.00:08:56::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.00:08:56::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.00:08:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.00:08:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.00:08:56::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:08:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:08:56::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:08:56::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.00:08:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.00:08:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.00:08:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.00:08:56::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.00:08:56::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.00:08:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.00:08:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.00:08:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.00:08:56::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.00:08:56::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.00:08:56::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.00:08:56::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.00:08:56::SCWSystem::dir created 
TRACE::2024-07-07.00:08:56::SCWSystem::Writing the bif 
TRACE::2024-07-07.00:08:56::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.00:08:56::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.00:08:56::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.00:08:56::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:08:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:08:56::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:08:56::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:08:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:08:56::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:08:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:08:56::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:08:56::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:08:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:08:56::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:08:56::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.00:08:56::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:08:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:08:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:08:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.00:08:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:08:56::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:08:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:08:56::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:50::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.00:44:50::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.00:44:50::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.00:44:50::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:50::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:50::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.00:44:50::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.00:44:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:50::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:50::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened new HwDB with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.00:44:53::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.00:44:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:44:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:44:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:44:53::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:44:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:44:53::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.00:44:53::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:44:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:44:53::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:44:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:44:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWReader::No isolation master present  
TRACE::2024-07-07.00:44:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:44:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:44:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:44:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:44:53::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:44:53::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:44:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:44:53::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:44:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:44:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:53::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:53::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:53::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:53::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:53::SCWReader::No isolation master present  
TRACE::2024-07-07.00:44:56::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:56::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:56::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:56::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:44:56::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:56::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:59::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::update - Opened existing hwdb uart_wrapper_8
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:44:59::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::update - Opened existing hwdb uart_wrapper_8
TRACE::2024-07-07.00:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:44:59::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:44:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:44:59::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:44:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:44:59::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:44:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:44:59::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:44:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:44:59::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:44:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:44:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:44:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:44:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:45:02::SCWPlatform::Opened new HwDB with name uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:45:02::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:45:02::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:45:02::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:45:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:45:02::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:45:02::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:45:02::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:02::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:02::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:02::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:02::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:02::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:02::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.00:45:14::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.00:45:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.00:45:14::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.00:45:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.00:45:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.00:45:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.00:45:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.00:45:14::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.00:45:14::SCWSystem::Not a boot domain 
LOG::2024-07-07.00:45:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.00:45:14::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.00:45:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.00:45:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.00:45:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.00:45:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.00:45:14::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:14::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:14::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:14::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:14::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:14::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:14::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.00:45:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.00:45:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.00:45:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.00:45:14::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.00:45:14::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.00:45:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.00:45:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.00:45:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.00:45:15::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.00:45:15::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.00:45:15::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.00:45:15::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.00:45:15::SCWSystem::dir created 
TRACE::2024-07-07.00:45:15::SCWSystem::Writing the bif 
TRACE::2024-07-07.00:45:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.00:45:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.00:45:15::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.00:45:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:45:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:45:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:45:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:45:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:45:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.00:45:15::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:45:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:45:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:45:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.00:45:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:45:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:45:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:45:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:09::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.00:46:09::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.00:46:09::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.00:46:09::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:09::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:09::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.00:46:09::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.00:46:09::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:09::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:09::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:09::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened new HwDB with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.00:46:12::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.00:46:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:46:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:46:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:46:12::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:46:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:46:12::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.00:46:12::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:46:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWReader::No isolation master present  
TRACE::2024-07-07.00:46:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.00:46:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.00:46:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:46:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:46:12::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.00:46:12::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.00:46:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:12::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:12::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:12::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:12::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:12::SCWReader::No isolation master present  
TRACE::2024-07-07.00:46:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:15::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:46:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:18::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::update - Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Opened existing hwdb uart_wrapper_10
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:18::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.00:46:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:18::SCWPlatform::update - Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.00:46:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:18::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:18::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.00:46:18::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:18::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.00:46:18::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:19::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:19::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:19::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:19::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:19::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:19::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.00:46:21::SCWPlatform::Opened new HwDB with name uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.00:46:21::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.00:46:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.00:46:21::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:21::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:21::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.00:46:21::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:21::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.00:46:43::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.00:46:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.00:46:43::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.00:46:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.00:46:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.00:46:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.00:46:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.00:46:43::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.00:46:43::SCWSystem::Not a boot domain 
LOG::2024-07-07.00:46:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.00:46:43::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.00:46:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.00:46:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.00:46:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.00:46:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.00:46:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.00:46:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.00:46:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.00:46:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.00:46:43::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.00:46:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.00:46:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.00:46:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.00:46:43::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.00:46:43::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.00:46:43::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.00:46:43::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.00:46:43::SCWSystem::dir created 
TRACE::2024-07-07.00:46:43::SCWSystem::Writing the bif 
TRACE::2024-07-07.00:46:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.00:46:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.00:46:43::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.00:46:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.00:46:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.00:46:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.00:46:43::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.00:46:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.00:46:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.00:46:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.00:46:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.00:46:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.00:46:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.00:46:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:30::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.01:13:30::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.01:13:30::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.01:13:30::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:30::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:30::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.01:13:30::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.01:13:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:30::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:30::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened new HwDB with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.01:13:33::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.01:13:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.01:13:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.01:13:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.01:13:33::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.01:13:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.01:13:33::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.01:13:33::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:13:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:13:33::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.01:13:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWReader::No isolation master present  
TRACE::2024-07-07.01:13:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.01:13:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.01:13:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:33::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:33::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:33::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.01:13:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.01:13:34::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:34::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:34::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:34::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:34::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.01:13:34::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:13:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:13:34::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.01:13:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.01:13:34::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:34::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:34::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:34::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:34::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:34::SCWReader::No isolation master present  
TRACE::2024-07-07.01:13:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:37::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.01:13:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::update - Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Opened existing hwdb uart_wrapper_14
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::update - Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.01:13:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:13:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.01:13:40::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:13:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:13:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.01:13:40::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.01:13:43::SCWPlatform::Opened new HwDB with name uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.01:13:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.01:13:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.01:13:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:13:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.01:13:43::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:13:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:13:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:13:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:13:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:13:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:13:43::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.01:14:15::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.01:14:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.01:14:15::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.01:14:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.01:14:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.01:14:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.01:14:15::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.01:14:15::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.01:14:15::SCWSystem::Not a boot domain 
LOG::2024-07-07.01:14:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.01:14:15::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.01:14:15::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.01:14:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.01:14:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.01:14:15::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:14:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:14:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.01:14:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.01:14:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.01:14:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.01:14:15::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.01:14:15::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.01:14:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.01:14:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.01:14:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.01:14:15::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.01:14:15::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.01:14:15::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.01:14:15::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.01:14:15::SCWSystem::dir created 
TRACE::2024-07-07.01:14:15::SCWSystem::Writing the bif 
TRACE::2024-07-07.01:14:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.01:14:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.01:14:15::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.01:14:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:14:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:14:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:14:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.01:14:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.01:14:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:14:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:14:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:14:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:14:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.01:14:15::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.01:14:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.01:14:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.01:14:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.01:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.01:14:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.01:14:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.01:14:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:39::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.02:07:39::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.02:07:39::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.02:07:39::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:39::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:39::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.02:07:39::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.02:07:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:39::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:39::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened new HwDB with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.02:07:43::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.02:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.02:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.02:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.02:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.02:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.02:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.02:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWReader::No isolation master present  
TRACE::2024-07-07.02:07:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.02:07:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.02:07:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.02:07:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:07:43::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.02:07:43::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:07:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:07:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.02:07:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:43::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:43::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:43::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:43::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:43::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:43::SCWReader::No isolation master present  
TRACE::2024-07-07.02:07:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:47::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:07:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::update - Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Opened existing hwdb uart_wrapper_18
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:51::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::update - Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.02:07:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:51::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:07:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:07:51::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:51::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.02:07:51::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:07:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:07:51::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.02:07:51::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.02:07:54::SCWPlatform::Opened new HwDB with name uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:54::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:54::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.02:07:54::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.02:07:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:07:54::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:07:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:07:54::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:54::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.02:07:54::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:54::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:54::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:54::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:07:54::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:07:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:07:54::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:07:54::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:07:54::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:07:54::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.02:08:17::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.02:08:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.02:08:17::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.02:08:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.02:08:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.02:08:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.02:08:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.02:08:17::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.02:08:17::SCWSystem::Not a boot domain 
LOG::2024-07-07.02:08:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.02:08:17::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.02:08:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.02:08:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.02:08:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.02:08:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.02:08:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.02:08:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.02:08:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.02:08:17::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.02:08:17::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.02:08:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.02:08:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.02:08:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.02:08:17::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.02:08:17::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.02:08:17::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.02:08:17::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.02:08:17::SCWSystem::dir created 
TRACE::2024-07-07.02:08:17::SCWSystem::Writing the bif 
TRACE::2024-07-07.02:08:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.02:08:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.02:08:17::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.02:08:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:08:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:08:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:08:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:08:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:08:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.02:08:17::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:08:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:08:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:08:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.02:08:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:08:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:08:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:08:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:26::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.02:39:26::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.02:39:26::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.02:39:26::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:26::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:26::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.02:39:26::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.02:39:26::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:26::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:26::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:26::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:26::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened new HwDB with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.02:39:29::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.02:39:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.02:39:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.02:39:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.02:39:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.02:39:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:39:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.02:39:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:39:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:39:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.02:39:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWReader::No isolation master present  
TRACE::2024-07-07.02:39:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.02:39:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.02:39:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.02:39:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:39:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.02:39:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:39:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:39:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.02:39:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:29::SCWReader::No isolation master present  
TRACE::2024-07-07.02:39:34::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:34::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:34::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:34::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:34::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:39:34::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:34::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:37::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::update - Opened existing hwdb uart_wrapper_23
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Opened existing hwdb uart_wrapper_22
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:37::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::update - Opened existing hwdb uart_wrapper_23
TRACE::2024-07-07.02:39:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:37::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:39:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:39:37::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:37::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.02:39:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:39:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:39:37::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.02:39:37::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.02:39:40::SCWPlatform::Opened new HwDB with name uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.02:39:40::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.02:39:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.02:39:40::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:39:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:39:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.02:39:40::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:39:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:39:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:39:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:39:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:39:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:39:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:39:40::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.02:40:15::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.02:40:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.02:40:15::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.02:40:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.02:40:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.02:40:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.02:40:15::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.02:40:15::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.02:40:15::SCWSystem::Not a boot domain 
LOG::2024-07-07.02:40:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.02:40:15::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.02:40:15::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.02:40:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.02:40:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.02:40:15::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:40:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:40:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:40:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.02:40:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.02:40:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.02:40:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.02:40:15::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.02:40:15::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.02:40:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.02:40:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.02:40:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.02:40:15::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.02:40:15::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.02:40:15::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.02:40:15::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.02:40:15::SCWSystem::dir created 
TRACE::2024-07-07.02:40:15::SCWSystem::Writing the bif 
TRACE::2024-07-07.02:40:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.02:40:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.02:40:15::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.02:40:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:40:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:40:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:40:15::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.02:40:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.02:40:15::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:40:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:40:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:40:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:40:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:40:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:40:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.02:40:15::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.02:40:15::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.02:40:15::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.02:40:15::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Opened existing hwdb uart_wrapper_24
TRACE::2024-07-07.02:40:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.02:40:15::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.02:40:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.02:40:15::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:18::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:18::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:18::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:24::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:24::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened new HwDB with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.03:41:29::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.03:41:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.03:41:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.03:41:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.03:41:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.03:41:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.03:41:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.03:41:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.03:41:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWReader::No isolation master present  
TRACE::2024-07-07.03:41:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.03:41:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.03:41:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.03:41:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.03:41:29::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.03:41:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.03:41:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:29::SCWReader::No isolation master present  
TRACE::2024-07-07.03:41:33::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:33::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:33::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:33::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.03:41:33::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:38::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::update - Opened existing hwdb uart_wrapper_0
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Opened existing hwdb uart_wrapper
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:38::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::update - Opened existing hwdb uart_wrapper_0
TRACE::2024-07-07.03:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:38::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:38::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:38::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.03:41:38::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:38::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.03:41:38::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.03:41:42::SCWPlatform::Opened new HwDB with name uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:42::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.03:41:42::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.03:41:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.03:41:42::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:42::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:42::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.03:41:42::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:42::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:42::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:42::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:42::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:42::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.03:41:58::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.03:41:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.03:41:58::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.03:41:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.03:41:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.03:41:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.03:41:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.03:41:58::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.03:41:58::SCWSystem::Not a boot domain 
LOG::2024-07-07.03:41:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.03:41:58::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.03:41:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.03:41:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.03:41:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.03:41:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:58::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:58::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:58::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.03:41:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.03:41:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.03:41:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.03:41:58::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.03:41:58::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.03:41:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.03:41:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.03:41:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.03:41:58::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.03:41:58::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.03:41:58::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.03:41:58::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.03:41:58::SCWSystem::dir created 
TRACE::2024-07-07.03:41:58::SCWSystem::Writing the bif 
TRACE::2024-07-07.03:41:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.03:41:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.03:41:58::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.03:41:58::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:58::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:58::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.03:41:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.03:41:58::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:58::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:58::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:58::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:58::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:58::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:58::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.03:41:58::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.03:41:58::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.03:41:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.03:41:58::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Opened existing hwdb uart_wrapper_1
TRACE::2024-07-07.03:41:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.03:41:58::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.03:41:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.03:41:58::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:13::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.05:25:13::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.05:25:13::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.05:25:13::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:13::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:13::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.05:25:13::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.05:25:13::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:13::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:13::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:13::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:13::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:14::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:14::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.05:25:20::SCWPlatform::Opened new HwDB with name uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.05:25:20::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.05:25:20::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.05:25:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.05:25:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:20::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.05:25:20::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:20::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.05:25:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.05:25:21::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.05:25:21::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:25:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:25:21::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.05:25:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWReader::No isolation master present  
TRACE::2024-07-07.05:25:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.05:25:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.05:25:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.05:25:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.05:25:21::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.05:25:21::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:25:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:25:21::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.05:25:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:21::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:21::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:21::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:21::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:21::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:21::SCWReader::No isolation master present  
TRACE::2024-07-07.05:25:27::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:27::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:27::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:27::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:27::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.05:25:27::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::update - Opened existing hwdb uart_wrapper_4
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Opened existing hwdb uart_wrapper_3
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:32::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::update - Opened existing hwdb uart_wrapper_4
TRACE::2024-07-07.05:25:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:25:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:25:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.05:25:32::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:25:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:25:32::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.05:25:32::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:32::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:32::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:32::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.05:25:38::SCWPlatform::Opened new HwDB with name uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:38::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.05:25:38::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.05:25:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.05:25:38::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:25:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:25:38::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:38::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.05:25:38::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:38::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:38::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:38::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:38::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:38::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2e99a4eb929891fcca3de24bbc8a88aa",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.05:25:51::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.05:25:51::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.05:25:51::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.05:25:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.05:25:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.05:25:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.05:25:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.05:25:51::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.05:25:51::SCWSystem::Not a boot domain 
LOG::2024-07-07.05:25:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.05:25:51::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.05:25:51::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.05:25:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.05:25:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.05:25:51::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.05:25:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:25:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:25:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:25:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:25:51::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:25:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:25:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:25:51::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:51::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.05:25:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:25:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-07-07.05:25:56::SCWMssOS::doing bsp build ... 
TRACE::2024-07-07.05:25:56::SCWMssOS::System Command Ran  C: & cd  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-07-07.05:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-07.05:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-07.05:25:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-07.05:25:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-07.05:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-07.05:25:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-07.05:25:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-07.05:25:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-07.05:25:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-07.05:25:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-07.05:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:25:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:25:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-07.05:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-07.05:25:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-07.05:25:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-07.05:25:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-07.05:25:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-07.05:25:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-07.05:25:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:25:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-07.05:25:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:25:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-07.05:25:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:25:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-07.05:25:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-07.05:25:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-07.05:25:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-07.05:25:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:25:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:25:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-07.05:25:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-07.05:25:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-07.05:25:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:25:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-07.05:25:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-07.05:25:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-07.05:25:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-07.05:26:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:26:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:26:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-07.05:26:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-07.05:26:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-07.05:26:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-07.05:26:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:26:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:26:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-07.05:26:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-07.05:26:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-07.05:26:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2024-07-07.05:26:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-07.05:26:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-07.05:26:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:04::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-07-07.05:26:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2024-07-07.05:26:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-07-07.05:26:06::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-07-07.05:26:06::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:06::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-07-07.05:26:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2024-07-07.05:26:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-07.05:26:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-07.05:26:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:06::SCWMssOS::"Compiling ddrps"

TRACE::2024-07-07.05:26:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2024-07-07.05:26:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:07::SCWMssOS::"Compiling devcfg"

TRACE::2024-07-07.05:26:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2024-07-07.05:26:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-07.05:26:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-07.05:26:09::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:09::SCWMssOS::"Compiling dmaps"

TRACE::2024-07-07.05:26:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2024-07-07.05:26:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-07.05:26:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-07.05:26:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:12::SCWMssOS::"Compiling emacps"

TRACE::2024-07-07.05:26:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2024-07-07.05:26:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:15::SCWMssOS::"Compiling gpiops"

TRACE::2024-07-07.05:26:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2024-07-07.05:26:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:18::SCWMssOS::"Compiling qspips"

TRACE::2024-07-07.05:26:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2024-07-07.05:26:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:20::SCWMssOS::"Compiling scugic"

TRACE::2024-07-07.05:26:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2024-07-07.05:26:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-07.05:26:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-07.05:26:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:22::SCWMssOS::"Compiling scutimer"

TRACE::2024-07-07.05:26:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2024-07-07.05:26:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:23::SCWMssOS::"Compiling scuwdt"

TRACE::2024-07-07.05:26:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2024-07-07.05:26:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-07.05:26:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-07.05:26:25::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-07-07.05:26:25::SCWMssOS::"Compiling sdps"

TRACE::2024-07-07.05:26:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2024-07-07.05:26:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-07.05:26:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-07.05:26:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:29::SCWMssOS::"Compiling standalone"

TRACE::2024-07-07.05:26:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2024-07-07.05:26:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:39::SCWMssOS::"Compiling uartps"

TRACE::2024-07-07.05:26:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2024-07-07.05:26:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-07.05:26:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-07.05:26:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-07-07.05:26:42::SCWMssOS::"Compiling usbps"

TRACE::2024-07-07.05:26:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2024-07-07.05:26:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:46::SCWMssOS::"Compiling xadcps"

TRACE::2024-07-07.05:26:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2024-07-07.05:26:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-07.05:26:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-07.05:26:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-07-07.05:26:49::SCWMssOS::"Compiling XilFFs Library"

TRACE::2024-07-07.05:26:51::SCWMssOS::'Finished building libraries'

TRACE::2024-07-07.05:26:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.05:26:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.05:26:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.05:26:52::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.05:26:52::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.05:26:52::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.05:26:52::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.05:26:52::SCWSystem::dir created 
TRACE::2024-07-07.05:26:52::SCWSystem::Writing the bif 
TRACE::2024-07-07.05:26:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.05:26:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.05:26:52::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.05:26:52::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:26:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.05:26:52::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:26:52::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.05:26:52::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-07-07.05:26:52::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-07-07.05:26:52::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-07-07.05:26:52::SCWMssOS::Cleared the swdb table entry
TRACE::2024-07-07.05:26:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.05:26:52::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:26:52::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:26:52::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:26:52::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:26:52::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:26:52::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:26:52::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.05:26:52::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.05:26:52::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.05:26:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.05:26:52::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Opened existing hwdb uart_wrapper_5
TRACE::2024-07-07.05:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.05:26:52::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.05:26:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.05:26:52::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:14::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.14:30:14::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.14:30:14::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.14:30:14::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:14::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:14::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.14:30:14::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.14:30:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:14::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:14::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:14::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened new HwDB with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.14:30:17::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.14:30:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.14:30:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.14:30:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.14:30:17::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.14:30:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.14:30:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.14:30:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.14:30:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWReader::No isolation master present  
TRACE::2024-07-07.14:30:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.14:30:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.14:30:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.14:30:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.14:30:17::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.14:30:17::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:17::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.14:30:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:17::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:17::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:17::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:17::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:17::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:17::SCWReader::No isolation master present  
TRACE::2024-07-07.14:30:20::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:20::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:20::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:20::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.14:30:20::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::update - Opened existing hwdb uart_wrapper_8
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Opened existing hwdb uart_wrapper_7
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:23::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::update - Opened existing hwdb uart_wrapper_8
TRACE::2024-07-07.14:30:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:23::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:23::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.14:30:23::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:23::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.14:30:23::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:23::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:23::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:23::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.14:30:26::SCWPlatform::Opened new HwDB with name uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:26::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:26::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.14:30:26::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.14:30:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.14:30:26::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:26::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:26::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.14:30:26::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:26::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:26::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:26::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:26::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:26::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:26::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:26::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:26::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:26::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.14:30:54::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.14:30:54::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.14:30:54::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.14:30:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.14:30:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.14:30:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.14:30:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.14:30:54::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.14:30:54::SCWSystem::Not a boot domain 
LOG::2024-07-07.14:30:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.14:30:54::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.14:30:54::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.14:30:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.14:30:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.14:30:55::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.14:30:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.14:30:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.14:30:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.14:30:55::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.14:30:55::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.14:30:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.14:30:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.14:30:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.14:30:55::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.14:30:55::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.14:30:55::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.14:30:55::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.14:30:55::SCWSystem::dir created 
TRACE::2024-07-07.14:30:55::SCWSystem::Writing the bif 
TRACE::2024-07-07.14:30:55::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.14:30:55::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.14:30:55::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.14:30:55::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:55::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.14:30:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.14:30:55::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.14:30:55::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.14:30:55::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.14:30:55::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.14:30:55::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Opened existing hwdb uart_wrapper_9
TRACE::2024-07-07.14:30:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.14:30:55::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.14:30:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.14:30:55::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:36::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.16:01:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.16:01:36::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.16:01:36::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:36::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:36::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.16:01:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.16:01:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:36::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:36::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened new HwDB with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.16:01:39::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.16:01:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.16:01:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.16:01:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.16:01:39::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.16:01:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:01:39::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.16:01:39::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:01:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:01:39::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.16:01:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWReader::No isolation master present  
TRACE::2024-07-07.16:01:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.16:01:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.16:01:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.16:01:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:01:39::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.16:01:39::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:01:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:01:39::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.16:01:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:39::SCWReader::No isolation master present  
TRACE::2024-07-07.16:01:42::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:42::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:42::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:42::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:01:42::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::update - Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Opened existing hwdb uart_wrapper_11
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::update - Opened existing hwdb uart_wrapper_12
TRACE::2024-07-07.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:01:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:01:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.16:01:45::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:01:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:01:45::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.16:01:45::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.16:01:47::SCWPlatform::Opened new HwDB with name uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.16:01:47::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.16:01:47::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:01:47::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:01:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:01:47::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:47::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.16:01:47::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:47::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:01:47::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:01:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:01:47::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:01:47::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:01:47::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:01:47::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.16:02:00::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.16:02:00::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.16:02:00::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.16:02:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.16:02:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.16:02:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.16:02:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.16:02:00::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.16:02:00::SCWSystem::Not a boot domain 
LOG::2024-07-07.16:02:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.16:02:00::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.16:02:00::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.16:02:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.16:02:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.16:02:00::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:02:00::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:02:00::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:02:00::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.16:02:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.16:02:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.16:02:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.16:02:00::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.16:02:00::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.16:02:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.16:02:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.16:02:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.16:02:00::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.16:02:00::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.16:02:00::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.16:02:00::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.16:02:00::SCWSystem::dir created 
TRACE::2024-07-07.16:02:00::SCWSystem::Writing the bif 
TRACE::2024-07-07.16:02:00::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.16:02:00::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.16:02:00::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.16:02:00::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:02:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:02:00::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:02:00::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:02:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:02:00::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:02:00::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:02:00::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:02:00::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:02:00::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:02:00::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:02:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:02:00::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:02:00::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:00::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.16:02:00::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.16:02:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:02:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:02:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:02:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_13
TRACE::2024-07-07.16:02:01::SCWPlatform::Opened existing hwdb uart_wrapper_13
TRACE::2024-07-07.16:02:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:02:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:02:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:02:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:45:58::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.16:45:58::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.16:45:58::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.16:45:58::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:45:58::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:45:58::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.16:45:58::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.16:45:58::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:58::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:58::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:45:58::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:45:59::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:45:59::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:45:59::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:45:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened new HwDB with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.16:46:01::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.16:46:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.16:46:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.16:46:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.16:46:01::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.16:46:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:46:01::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.16:46:01::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:01::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.16:46:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWReader::No isolation master present  
TRACE::2024-07-07.16:46:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.16:46:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.16:46:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.16:46:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:46:01::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.16:46:01::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:01::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.16:46:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:01::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:01::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:01::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:01::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:01::SCWReader::No isolation master present  
TRACE::2024-07-07.16:46:08::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:08::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:08::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:08::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:08::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:46:08::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::update - Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Opened existing hwdb uart_wrapper_15
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:10::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::update - Opened existing hwdb uart_wrapper_16
TRACE::2024-07-07.16:46:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:10::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.16:46:10::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.16:46:10::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:10::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:10::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.16:46:13::SCWPlatform::Opened new HwDB with name uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:13::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:13::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.16:46:13::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.16:46:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.16:46:13::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:13::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:13::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.16:46:13::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:13::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:13::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:13::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:13::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:13::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:13::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:13::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:13::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:13::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.16:46:29::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.16:46:29::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.16:46:29::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.16:46:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.16:46:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.16:46:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.16:46:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.16:46:29::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.16:46:29::SCWSystem::Not a boot domain 
LOG::2024-07-07.16:46:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.16:46:29::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.16:46:29::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.16:46:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.16:46:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.16:46:29::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.16:46:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.16:46:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.16:46:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.16:46:29::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.16:46:29::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.16:46:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.16:46:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.16:46:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.16:46:29::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.16:46:29::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.16:46:29::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.16:46:29::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.16:46:29::SCWSystem::dir created 
TRACE::2024-07-07.16:46:29::SCWSystem::Writing the bif 
TRACE::2024-07-07.16:46:29::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.16:46:29::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.16:46:29::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.16:46:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:29::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.16:46:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.16:46:29::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.16:46:29::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.16:46:29::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.16:46:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.16:46:29::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Opened existing hwdb uart_wrapper_17
TRACE::2024-07-07.16:46:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.16:46:29::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.16:46:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.16:46:29::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:36::SCWPlatform::Clearing the existing platform
TRACE::2024-07-07.17:49:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-07.17:49:36::SCWBDomain::clearing the fsbl build
TRACE::2024-07-07.17:49:36::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:36::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:36::SCWSystem::Clearing the domains completed.
TRACE::2024-07-07.17:49:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-07.17:49:36::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:36::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:36::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:36::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:36::SCWPlatform::Removing the HwDB with name C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:37::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:37::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:37::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:37::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:37::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened new HwDB with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWReader::Active system found as  uartTest
TRACE::2024-07-07.17:49:40::SCWReader::Handling sysconfig uartTest
TRACE::2024-07-07.17:49:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.17:49:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.17:49:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.17:49:40::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.17:49:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.17:49:40::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-07-07.17:49:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:49:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:49:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.17:49:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWReader::No isolation master present  
TRACE::2024-07-07.17:49:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-07.17:49:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2024-07-07.17:49:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.17:49:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.17:49:40::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2024-07-07.17:49:40::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:49:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:49:40::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-07.17:49:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:40::SCWReader::No isolation master present  
TRACE::2024-07-07.17:49:45::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:45::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:45::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:45::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform:: Platform location is C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.17:49:45::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:48::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:48::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:48::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::update - Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:48::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:48::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Opened existing hwdb uart_wrapper_19
TRACE::2024-07-07.17:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:48::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:48::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:48::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa
TRACE::2024-07-07.17:49:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/tempdsa/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:49::SCWPlatform::update - Opened existing hwdb uart_wrapper_20
TRACE::2024-07-07.17:49:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:49::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:49:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:49:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-07-07.17:49:49::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:49::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:49:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:49:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-07-07.17:49:49::SCWMssOS::Removing the swdes entry for  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:49::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:49::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-07.17:49:51::SCWPlatform::Opened new HwDB with name uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-07.17:49:51::SCWMssOS::No sw design opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::mss exists loading the mss file  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Opened the sw design from mss  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Adding the swdes entry C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-07.17:49:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-07.17:49:51::SCWMssOS::Opened the sw design.  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:51::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-07-07.17:49:51::SCWMssOS::Writing the mss file completed C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:49:51::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:49:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:49:51::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:49:51::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:49:51::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:49:51::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-07.17:50:39::SCWPlatform::Started generating the artifacts platform uartTest
TRACE::2024-07-07.17:50:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-07.17:50:39::SCWPlatform::Started generating the artifacts for system configuration uartTest
LOG::2024-07-07.17:50:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-07.17:50:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-07.17:50:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-07.17:50:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-07.17:50:39::SCWSystem::Checking the domain standalone_domain
LOG::2024-07-07.17:50:39::SCWSystem::Not a boot domain 
LOG::2024-07-07.17:50:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-07-07.17:50:39::SCWDomain::Generating domain artifcats
TRACE::2024-07-07.17:50:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-07.17:50:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/qemu/
TRACE::2024-07-07.17:50:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/export/uartTest/sw/uartTest/standalone_domain/qemu/
TRACE::2024-07-07.17:50:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:50:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:50:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:50:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::Completed writing the mss file at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-07-07.17:50:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-07.17:50:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-07.17:50:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-07-07.17:50:39::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-07.17:50:39::SCWMssOS::Copying to export directory.
TRACE::2024-07-07.17:50:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-07.17:50:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-07.17:50:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-07-07.17:50:39::SCWSystem::Completed Processing the sysconfig uartTest
LOG::2024-07-07.17:50:39::SCWPlatform::Completed generating the artifacts for system configuration uartTest
TRACE::2024-07-07.17:50:39::SCWPlatform::Started preparing the platform 
TRACE::2024-07-07.17:50:39::SCWSystem::Writing the bif file for system config uartTest
TRACE::2024-07-07.17:50:39::SCWSystem::dir created 
TRACE::2024-07-07.17:50:39::SCWSystem::Writing the bif 
TRACE::2024-07-07.17:50:39::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-07.17:50:39::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-07.17:50:39::SCWPlatform::Completed generating the platform
TRACE::2024-07-07.17:50:39::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:50:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:50:39::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:50:39::SCWMssOS::Saving the mss changes C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-07.17:50:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-07.17:50:39::SCWMssOS::Commit changes completed.
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:50:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:50:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:50:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:50:39::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:50:39::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:50:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:50:39::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:50:39::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:39::SCWWriter::formatted JSON is {
	"platformName":	"uartTest",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"uartTest",
	"platHandOff":	"C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/uart_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/uart_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"uartTest",
	"systems":	[{
			"systemName":	"uartTest",
			"systemDesc":	"uartTest",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"uartTest",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"84f937f2e3070ecc3bc293f62751e1ee",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"dc4259ebedf45c7c78f7a3899755a8ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-07.17:50:39::SCWPlatform::updated the xpfm file.
TRACE::2024-07-07.17:50:40::SCWPlatform::Trying to open the hw design at C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:40::SCWPlatform::DSA given C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:40::SCWPlatform::DSA absoulate path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:40::SCWPlatform::DSA directory C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw
TRACE::2024-07-07.17:50:40::SCWPlatform:: Platform Path C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/hw/uart_wrapper.xsa
TRACE::2024-07-07.17:50:40::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-07-07.17:50:40::SCWPlatform::Trying to set the existing hwdb with name uart_wrapper_21
TRACE::2024-07-07.17:50:40::SCWPlatform::Opened existing hwdb uart_wrapper_21
TRACE::2024-07-07.17:50:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-07.17:50:40::SCWMssOS::Checking the sw design at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-07-07.17:50:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-07.17:50:40::SCWMssOS::Sw design exists and opened at  C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART_vitis/uartTest/ps7_cortexa9_0/standalone_domain/bsp/system.mss
