================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Feb 04 01:39:07 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              21291
FF:               23252
DSP:              2
BRAM:             50
URAM:             0
SRL:              760


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 3.223       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                 | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                 | 21291 | 23252 | 2   | 50   |      |     |        |      |         |          |        |
|   (inst)                                                             | 1     | 151   |     |      |      |     |        |      |         |          |        |
|   A_m_axi_U                                                          | 559   | 741   |     | 1    |      |     |        |      |         |          |        |
|   C_m_axi_U                                                          | 774   | 998   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                    | 164   | 181   |     |      |      |     |        |      |         |          |        |
|   denom_row_U                                                        |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657     | 139   | 84    |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657) | 116   | 82    |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682                     | 18905 | 19923 |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682)                 | 1338  | 1642  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U12                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U13                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U14                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U15                                        | 2467  | 2340  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U16                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U17                                        | 2151  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U18                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|     sdiv_38ns_24s_38_42_1_U19                                        | 2152  | 2277  |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784                     | 327   | 1097  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784)                 | 306   | 1095  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                         |       |       |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916     | 134   | 77    | 2   |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_90_9_fu_916) | 59    | 71    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                         | 56    | 2     |     |      |      |     |        |      |         |          |        |
|     mul_24s_24s_48_5_1_U248                                          |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U               |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U                 |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U             |       |       |     |      |      |     |        |      |         |          |        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U               |       |       |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 30.17% | OK     |
| FD                                                        | 50%       | 16.48% | OK     |
| LUTRAM+SRL                                                | 25%       | 2.64%  | OK     |
| CARRY8                                                    | 25%       | 19.09% | OK     |
| MUXF7                                                     | 15%       | 0.82%  | OK     |
| DSP                                                       | 80%       | 0.56%  | OK     |
| RAMB/FIFO                                                 | 80%       | 11.57% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.07%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 120    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.96   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                   | ENDPOINT PIN                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                  |                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.777 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3]/C | denom_row_U/ram_reg/DINADIN[0]   |           10 |         57 |          2.860 |          1.267 |        1.593 |
| Path2 | 6.822 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3]/C | denom_row_U/ram_reg/DINADIN[7]   |           10 |         57 |          2.857 |          1.267 |        1.590 |
| Path3 | 6.825 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3]/C | denom_row_U/ram_reg/DINBDIN[0]   |           10 |         57 |          2.851 |          1.267 |        1.584 |
| Path4 | 6.850 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3]/C | denom_row_U/ram_reg/DINADIN[8]   |           10 |         57 |          2.815 |          1.267 |        1.548 |
| Path5 | 6.853 | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3]/C | denom_row_U/ram_reg/DINPADINP[0] |           10 |         57 |          2.860 |          1.267 |        1.593 |
+-------+-------+----------------------------------------------------------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                    | Primitive Type         |
    +--------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_25    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_18    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_31    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_17    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_33    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    +--------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                    | Primitive Type         |
    +--------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_25    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_18    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_31    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_17    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_33    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    +--------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                    | Primitive Type         |
    +--------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_25    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_18    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_31    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_17    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_33    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    +--------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                    | Primitive Type         |
    +--------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_25    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_18    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_31    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_17    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_33    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    +--------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                    | Primitive Type         |
    +--------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_25    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_18    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_31    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_17    | CLB.LUT.LUT5           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128_reg[3] | REGISTER.SDR.FDRE      |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/j_fu_128[6]_i_5 | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_36    | CLB.LUT.LUT2           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_88    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_42    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_39    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_41    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_44    | CLB.LUT.LUT3           |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_37    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_38    | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_657/ram_reg_i_33    | CLB.LUT.LUT3           |
    | denom_row_U/ram_reg                                                            | BLOCKRAM.BRAM.RAMB18E2 |
    +--------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


