// Seed: 1184823560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
macromodule module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6
);
  id_8(
      .id_0(1), .id_1(1), .id_2(id_0), .id_3(1)
  );
  tri  id_9 = 1'b0;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9
  );
endmodule
