$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Wed Apr  5 11:12:35 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module addsub4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cout $end
$var wire 1 * s [3] $end
$var wire 1 + s [2] $end
$var wire 1 , s [1] $end
$var wire 1 - s [0] $end
$var wire 1 . sub $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_sub $end
$var wire 1 A ww_cout $end
$var wire 1 B ww_s [3] $end
$var wire 1 C ww_s [2] $end
$var wire 1 D ww_s [1] $end
$var wire 1 E ww_s [0] $end
$var wire 1 F \cout~output_o\ $end
$var wire 1 G \s[0]~output_o\ $end
$var wire 1 H \s[1]~output_o\ $end
$var wire 1 I \s[2]~output_o\ $end
$var wire 1 J \s[3]~output_o\ $end
$var wire 1 K \sub~input_o\ $end
$var wire 1 L \b[3]~input_o\ $end
$var wire 1 M \a[3]~input_o\ $end
$var wire 1 N \b[2]~input_o\ $end
$var wire 1 O \a[2]~input_o\ $end
$var wire 1 P \b[1]~input_o\ $end
$var wire 1 Q \a[1]~input_o\ $end
$var wire 1 R \a[0]~input_o\ $end
$var wire 1 S \b[0]~input_o\ $end
$var wire 1 T \adder|bit0|cout~0_combout\ $end
$var wire 1 U \adder|bit1|cout~0_combout\ $end
$var wire 1 V \adder|bit2|cout~0_combout\ $end
$var wire 1 W \adder|bit3|cout~0_combout\ $end
$var wire 1 X \adder|bit0|s~0_combout\ $end
$var wire 1 Y \adder|bit1|s~combout\ $end
$var wire 1 Z \adder|bit2|s~0_combout\ $end
$var wire 1 [ \adder|bit3|s~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0.
0/
10
x1
12
13
14
15
16
17
0@
0A
0F
1G
1H
0I
1J
0K
0L
0M
1N
1O
1P
0Q
1R
0S
0T
0U
1V
0W
1X
1Y
0Z
1[
1B
0C
1D
1E
0!
1"
0#
1$
0%
1&
1'
0(
1*
0+
1,
1-
08
19
0:
1;
0<
1=
1>
0?
$end
#40000
1.
1@
1K
1T
0V
1W
0Y
1Z
0[
0W
1[
1Y
0J
1I
0H
1F
0B
1C
0D
1A
1H
1J
0F
0,
1+
0*
1)
1D
1B
0A
1,
1*
0)
#330000
0.
0@
0K
0T
1U
1V
0Y
0Z
0[
1[
1Z
0U
1Y
0Z
0J
0I
0H
0B
0C
0D
1H
1I
1J
0,
0+
0*
1D
1C
1B
0I
1,
1+
1*
0C
0+
#1000000
