/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [8:0] _05_;
  reg [6:0] _06_;
  wire [12:0] _07_;
  wire [7:0] _08_;
  wire [9:0] _09_;
  wire [17:0] _10_;
  reg [2:0] _11_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [23:0] celloutsig_0_58z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [3:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [31:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_12z & celloutsig_0_2z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_4z = ~(in_data[109] & celloutsig_1_3z);
  assign celloutsig_0_14z = ~(_00_ & celloutsig_0_6z);
  assign celloutsig_0_35z = !(_01_ ? celloutsig_0_14z : celloutsig_0_10z);
  assign celloutsig_0_54z = !(celloutsig_0_47z[3] ? celloutsig_0_23z : celloutsig_0_18z[1]);
  assign celloutsig_0_10z = !(in_data[85] ? celloutsig_0_2z : celloutsig_0_8z[1]);
  assign celloutsig_0_22z = !(celloutsig_0_20z ? _04_ : celloutsig_0_0z[4]);
  assign celloutsig_0_25z = !(celloutsig_0_2z ? celloutsig_0_15z : in_data[17]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _06_ <= 7'h00;
    else _06_ <= in_data[87:81];
  reg [7:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 8'h00;
    else _22_ <= { in_data[30:27], celloutsig_0_3z, celloutsig_0_4z };
  assign { _08_[7], _01_, _08_[5:0] } = _22_;
  reg [9:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 10'h000;
    else _23_ <= { celloutsig_1_7z[17:9], celloutsig_1_2z };
  assign { _09_[9:8], celloutsig_1_10z[7:3], _09_[2:0] } = _23_;
  reg [17:0] _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _24_ <= 18'h00000;
    else _24_ <= { celloutsig_0_0z[7:2], _07_[7:5], _00_, _07_[3:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign { _10_[17], _02_, _10_[15:8], _04_, _03_, _10_[5:0] } = _24_;
  reg [6:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 7'h00;
    else _25_ <= celloutsig_0_0z[7:1];
  assign { _07_[7:5], _00_, _07_[3:1] } = _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 3'h0;
    else _11_ <= { _08_[3], celloutsig_0_10z, celloutsig_0_3z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_18z[8:5], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_8z[4:2] > { _11_[2:1], celloutsig_0_7z };
  assign celloutsig_0_40z = { celloutsig_0_31z[9:8], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_2z } > { celloutsig_0_39z[11:7], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_41z = { celloutsig_0_24z[7:2], celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_34z } > { celloutsig_0_39z[10:2], celloutsig_0_15z };
  assign celloutsig_0_65z = { celloutsig_0_58z[9:7], celloutsig_0_56z } > _06_[5:2];
  assign celloutsig_1_0z = in_data[137:98] > in_data[165:126];
  assign celloutsig_0_12z = in_data[57:51] > { celloutsig_0_0z[3:1], _11_, celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_17z } > { _11_, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_16z[3:0], celloutsig_0_14z } > { in_data[80:78], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:0] <= in_data[46:40];
  assign celloutsig_0_7z = { celloutsig_0_4z[0], celloutsig_0_4z } <= { celloutsig_0_0z[5:4], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[107:101], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[189:188], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[136:118] <= { in_data[189:172], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_5z[9:7], celloutsig_1_2z } <= { celloutsig_1_5z[4:2], celloutsig_1_1z };
  assign celloutsig_0_20z = { _07_[5], _00_, _07_[3], celloutsig_0_6z, _10_[17], _02_, _10_[15:8], _04_, _03_, _10_[5:0] } <= { celloutsig_0_8z[2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_18z[10:6], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z } <= { celloutsig_0_0z[0], _07_[7:5], _00_, _07_[3:1], celloutsig_0_3z, _11_, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_27z = { celloutsig_0_18z[15:7], celloutsig_0_23z } <= { _02_, _10_[15:8], _04_ };
  assign celloutsig_0_32z = celloutsig_0_12z & ~(celloutsig_0_24z[5]);
  assign celloutsig_0_34z = celloutsig_0_0z[2] & ~(celloutsig_0_7z);
  assign celloutsig_0_53z = celloutsig_0_21z & ~(_06_[6]);
  assign celloutsig_0_56z = celloutsig_0_54z & ~(celloutsig_0_33z[1]);
  assign celloutsig_0_75z = in_data[76] & ~(_05_[8]);
  assign celloutsig_1_1z = in_data[136] & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_7z[25] & ~(celloutsig_1_7z[12]);
  assign celloutsig_1_12z = celloutsig_1_8z & ~(celloutsig_1_5z[7]);
  assign celloutsig_1_14z = _09_[0] & ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_4z & ~(celloutsig_1_11z);
  assign celloutsig_0_2z = celloutsig_0_0z[3] & ~(in_data[22]);
  assign celloutsig_0_26z = celloutsig_0_24z[7] & ~(_01_);
  assign celloutsig_1_19z = in_data[149:141] % { 1'h1, celloutsig_1_5z[5:3], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_18z };
  assign celloutsig_0_17z = _11_ % { 1'h1, _00_, celloutsig_0_14z };
  assign celloutsig_0_45z = celloutsig_0_38z[0] ? { celloutsig_0_16z[4:0], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_40z, _11_ } : { celloutsig_0_8z[4:2], celloutsig_0_25z, _07_[7:5], _00_, _07_[3:1] };
  assign { celloutsig_1_5z[18:2], celloutsig_1_5z[0] } = celloutsig_1_0z ? { in_data[107:97], celloutsig_1_4z, 1'h1, celloutsig_1_2z, 1'h1, celloutsig_1_3z, celloutsig_1_4z, 1'h1 } : { in_data[109:97], 1'h0, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_3z ? { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z } : { _07_[5], _00_, _07_[3:1] };
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[7], _08_[7], _01_, _08_[5:0] };
  assign celloutsig_0_15z = ^ { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z, _07_[7:5], _00_, _07_[3:1] };
  assign celloutsig_0_42z = { _11_, celloutsig_0_33z } >> in_data[43:37];
  assign celloutsig_0_69z = { _08_[7], _01_, _08_[5:1], celloutsig_0_27z } >> { celloutsig_0_48z[1:0], celloutsig_0_53z, celloutsig_0_65z, celloutsig_0_4z, celloutsig_0_41z };
  assign celloutsig_1_7z = { in_data[124:100], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } >> { celloutsig_1_5z[4:2], celloutsig_1_4z, celloutsig_1_5z[0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z[18:2], celloutsig_1_4z, celloutsig_1_5z[0], celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } >> { in_data[46:29], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[54:47] <<< in_data[51:44];
  assign celloutsig_0_47z = celloutsig_0_45z[8:5] <<< { _08_[2:0], celloutsig_0_25z };
  assign celloutsig_0_76z = { celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_14z } <<< { celloutsig_0_69z[7:5], celloutsig_0_34z };
  assign celloutsig_0_31z = { _06_[6:1], celloutsig_0_8z } >>> { _08_[5:2], celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_8z[3], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_2z } >>> { celloutsig_0_16z[4:2], celloutsig_0_27z };
  assign celloutsig_0_38z = { celloutsig_0_31z[4], celloutsig_0_36z, celloutsig_0_22z } >>> { _08_[7], _01_, _08_[5] };
  assign celloutsig_0_39z = { celloutsig_0_24z[7], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_26z } >>> { celloutsig_0_17z[1], celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_26z, _06_, celloutsig_0_30z };
  assign celloutsig_0_4z = { _07_[5], _00_, _07_[3] } >>> { _00_, _07_[3:2] };
  assign celloutsig_0_48z = { _10_[17], celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_2z } >>> celloutsig_0_42z[3:0];
  assign celloutsig_0_58z = { celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_42z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_21z } >>> { celloutsig_0_0z[3:1], celloutsig_0_36z, celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_16z = { _08_[7], _01_, _08_[5:2] } >>> { _07_[5], _00_, _07_[3], _11_ };
  assign celloutsig_0_24z = { celloutsig_0_16z[5:3], celloutsig_0_21z, celloutsig_0_16z } >>> { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_20z };
  assign { _07_[12:8], _07_[4], _07_[0] } = { in_data[93:89], _00_, celloutsig_0_23z };
  assign _08_[6] = _01_;
  assign _09_[7:3] = celloutsig_1_10z[7:3];
  assign { _10_[16], _10_[7:6] } = { _02_, _04_, _03_ };
  assign celloutsig_1_5z[1] = celloutsig_1_4z;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
