library verilog;
use verilog.vl_types.all;
entity fengmingqi is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        fm              : out    vl_logic
    );
end fengmingqi;
