load ../c_hide.so

end

it does not work anyway

verilog

module tst(1, 2);

endmodule

list

hidemodule tst
list

tst a(1 2);


op

end
