// Seed: 977239278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_latch id_3 = id_7;
  wire id_9;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output tri  id_2,
    output wor  id_3,
    output tri  id_4,
    input  tri0 id_5
);
  wire id_7;
  wire id_8, id_9;
  xnor (id_1, id_7, id_0, id_9, id_8, id_5);
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_7, id_7
  );
endmodule
