# Platform Profile: Hardware-Decoupled Persistence & Bus-Mapped Register Architecture (VHDL/FPGA)

## 1. Context & Architectural Goals
This document details the hardware design for implementing the decoupled, agnostic persistence specification as a synthesized digital system in **VHDL** on a **Xilinx FPGA** platform profile.

The core objectives are:
1. **Contract Decoupling in Silicon:** Isolating the core digital signal processing (DSP) or control logic from the physical IO transport protocol (e.g. SPI, I2C, UART, AXI-Lite, or PCIe).
2. **Memory-Mapped Register Abstraction:** Abstracting the domain model tables into a hardware **Register Map** utilizing fixed-point arithmetic representations.
3. **Heterogeneous Interface Mapping:** Supporting dynamic configuration of the transport wrapper (the adapter) to swap between serial testbenches (simulation) and physical bus synthesis (production hardware) without modifying the internal computation cores.

---

## 2. Decoupled Hardware Architecture
At the hardware description level, we implement the software adapter/repository pattern using **Bus-Wrappers** and **Finite State Machines (FSMs)**:

```mermaid
flowchart LR
    subgraph Core_Logic ["Internal Processing Logic (Agnostic Domain)"]
        DSP_Core["DSP / Logic Processing Core"]
        Reg_Map["Internal Register Map BRAM/Registers"]
    end

    subgraph Interface_Wrappers ["Heterogeneous Bus-Wrappers (Adapters)"]
        AXI_Lite[AXI-Lite Adapter Wrapper]
        SPI_Wrap[SPI Serial Interface Wrapper]
        PCIe_Wrap[PCIe DMA Interface Wrapper]
    end

    subgraph Simulation_Stimulus ["Local Simulation / Testbench"]
        TB_Stim[Testbench Stimulus Vector File]
    end

    DSP_Core ---|"Reads/Writes via Local Addresses"| Reg_Map
    Reg_Map ---|"Shared Register Access"| Interface_Wrappers
    TB_Stim -->|Feeds Signals| SPI_Wrap
    AXI_Lite ---|"AXI4 Bus Signals"| Host_CPU["Host CPU / Zynq ARM Core"]
    PCIe_Wrap ---|"PCIe Bus Pins"| Ext_PCIe[PCIe Host Controller]
```

### Architectural Principles:
* **The Shared Register Map (The Repository):** An internal array of registers or Block RAM (BRAM) addresses containing the data model values. The internal DSP core and external interface wrappers share access to this register map.
* **Bus-Wrappers (The Adapters):** VHDL wrappers that translate specific bus protocol signals (such as AXI-Lite read/write handshake lines, or SPI serial clock/data frames) into local register address writes.
* **Data Format Translators:** FSM logic within the wrappers that converts raw serialized bits or floating-point bus packets into the internal fixed-point representation used by the FPGA DSP logic.

---

## 3. Register & Data Format Mapping
To realize abstract domain model specifications in hardware registers, we define a 32-bit memory-mapped register configuration template.

### Fixed-Point Numerical Representation
To avoid the resource overhead of floating-point units (FPUs) in FPGA fabric, continuous numeric data values (dim_0, dim_1, dim_2) are stored as **32-bit two's complement fixed-point numbers (Q16.16 format)**:
* **Whole integer part:** 16 bits (signed, range -32,768 to +32,767).
* **Fractional part:** 16 bits.
* **Resolution:** $2^{-16} \approx 0.00001525878$, providing high-precision numerical representation for abstract multi-dimensional attributes.

### Register Map Table (Base Offset: `0x43C0_0000`)

| Address Offset | Register Name | Access Type | Description / Bit Fields |
| :--- | :--- | :--- | :--- |
| `0x00` | `CONTROL_STATUS` | R/W | Bit 0: Commit (Trigger update)<br>Bit 1: Busy flag (Read-only)<br>Bit 2: Error flag (Read-only) |
| `0x04` | `SYSTEM_CONFIG` | R/W | Bits 1-0: System Mode Selection (00=Unconfigured, 01=Mode A, 10=Mode B)<br>Bits 7-2: Profile Identifier |
| `0x08` | `PARAM_DIM_0` | R/W | Dimension 0 Value (32-bit Q16.16 format) |
| `0x0C` | `PARAM_DIM_1` | R/W | Dimension 1 Value (32-bit Q16.16 format) |
| `0x10` | `PARAM_DIM_2` | R/W | Dimension 2 Value (32-bit Q16.16 format) |
| `0x14` | `VALIDITY_LIMIT` | R/W | Epoch timestamp indicating validity boundary |

---

## 4. Agnostic Transport Translation FSM
Each bus wrapper runs a VHDL Finite State Machine to handle interface-specific transactions and commit them to the internal registers.

```mermaid
stateDiagram-v2
    IDLE --> RECEIVING : Bus Transaction Detected
    RECEIVING --> DESERIALIZING : Read Frame Complete
    DESERIALIZING --> MAPPING : Convert format (e.g. SPI stream -> Q16.16)
    MAPPING --> COMMIT_REG : Write to Register Address
    COMMIT_REG --> IDLE : Assert Done / Deassert Busy
```

### VHDL Translator FSM Details:
1. **IDLE:** Waits for interface-specific handshakes (e.g. AXI `AWVALID` and `WVALID` flags, or SPI Chip Select `CS_N` going low).
2. **RECEIVING:** Shifts in serialization data packets.
3. **DESERIALIZING:** Assembles bits into standard 32-bit hardware words.
4. **MAPPING:** Executes binary translation (e.g. converting IEEE-754 single-precision float inputs from a CPU into the internal Q16.16 fixed-point format).
5. **COMMIT_REG:** Asserts the register write enable to write values to internal registers, then returns to IDLE.

---

## 5. Standalone Simulation & Verification Plan

### 1. Standalone Simulation Testbench (Local Run)
For local development and E2E verification without physical hardware:
* We implement a testbench (`tb_register_map.vhd`).
* The testbench reads test data shapes from a local configuration vector file (`stimulus.dat`) containing numerical parameter values.
* The testbench simulates the physical SPI clock and data lines, feeding the vectors into the wrapper, and asserts that the internal registers resolve to the expected values (e.g. checking that the Q16.16 output matches the input).

### 2. Distributed Synthesis (Production Run)
For physical deployment:
* The core VHDL code is synthesized using **Xilinx Vivado** targeting a specific FPGA board (e.g. Xilinx Zynq-7000 or UltraScale+ SoC).
* The registers are exposed to the host CPU (e.g. ARM Cortex core) over an **AXI4-Lite IP block**, allowing software operating systems to read/write hardware numerical parameter coordinates via memory-mapped pointer offsets (`/dev/mem`).
