/// Auto-generated bit field definitions for NVIC
/// Device: ATSAME70Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::atmel::same70::atsame70q21::nvic {

using namespace alloy::hal::bitfields;

// ============================================================================
// NVIC Bit Field Definitions
// ============================================================================

/// ISER[%s] - Interrupt Set Enable Register n
namespace iser[%s] {
    /// Interrupt set enable bits
    /// Position: 0, Width: 32
    using SETENA = BitField<0, 32>;
    constexpr uint32_t SETENA_Pos = 0;
    constexpr uint32_t SETENA_Msk = SETENA::mask;

}  // namespace iser[%s]

/// ICER[%s] - Interrupt Clear Enable Register n
namespace icer[%s] {
    /// Interrupt clear-enable bits
    /// Position: 0, Width: 32
    using CLRENA = BitField<0, 32>;
    constexpr uint32_t CLRENA_Pos = 0;
    constexpr uint32_t CLRENA_Msk = CLRENA::mask;

}  // namespace icer[%s]

/// ISPR[%s] - Interrupt Set Pending Register n
namespace ispr[%s] {
    /// Interrupt set-pending bits
    /// Position: 0, Width: 32
    using SETPEND = BitField<0, 32>;
    constexpr uint32_t SETPEND_Pos = 0;
    constexpr uint32_t SETPEND_Msk = SETPEND::mask;

}  // namespace ispr[%s]

/// ICPR[%s] - Interrupt Clear Pending Register n
namespace icpr[%s] {
    /// Interrupt clear-pending bits
    /// Position: 0, Width: 32
    using CLRPEND = BitField<0, 32>;
    constexpr uint32_t CLRPEND_Pos = 0;
    constexpr uint32_t CLRPEND_Msk = CLRPEND::mask;

}  // namespace icpr[%s]

/// IABR[%s] - Interrupt Active bit Register n
namespace iabr[%s] {
    /// Interrupt active flags
    /// Position: 0, Width: 32
    using ACTIVE = BitField<0, 32>;
    constexpr uint32_t ACTIVE_Pos = 0;
    constexpr uint32_t ACTIVE_Msk = ACTIVE::mask;

}  // namespace iabr[%s]

/// IP[%s] - Interrupt Priority Register (8Bit wide) n
namespace ip[%s] {
    /// Priority of interrupt 0
    /// Position: 0, Width: 8
    using PRI0 = BitField<0, 8>;
    constexpr uint32_t PRI0_Pos = 0;
    constexpr uint32_t PRI0_Msk = PRI0::mask;

}  // namespace ip[%s]

/// STIR - Software Trigger Interrupt Register
namespace stir {
    /// Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.
    /// Position: 0, Width: 9
    using INTID = BitField<0, 9>;
    constexpr uint32_t INTID_Pos = 0;
    constexpr uint32_t INTID_Msk = INTID::mask;

}  // namespace stir

}  // namespace alloy::hal::atmel::same70::atsame70q21::nvic
