---
title: "Verilog Project 1"
published: true
morea_id: assessment-verilog-project1
morea_summary: “Create a 7-segment display in Verilog using AND, OR and NOT gates in Verilog”
morea_outcomes_assessed:
 - outcome-verilog-basics
morea_type: assessment
morea_start_date: "2023-08-31"
morea_sort_order: 12
morea_labels:
---

# Verilog Project 1

## Overview

A project that tests circuit design of a 7-segment display by implementation in Verilog.

## Outcomes

Assess the understanding of the basics in Verilog, and testing implementation and outputs using the testbench.
