#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 20 18:52:55 2017
# Process ID: 3648
# Current directory: /home/nikkatsa/Documents/Sobel_system_ddr
# Command line: vivado Sobel_system_ddr.xpr
# Log file: /home/nikkatsa/Documents/Sobel_system_ddr/vivado.log
# Journal file: /home/nikkatsa/Documents/Sobel_system_ddr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Sobel_system_ddr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nikkatsa/Documents/sobel_simple_ddr/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_bd_design {/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:hls:sobel:1.0 - sobel_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins sobel_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
Wrote  : </home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to net 's00_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to net 's00_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to net 's01_couplers_to_auto_us_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to net 's01_couplers_to_auto_us_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 588c080e8b1919f6; cache size = 19.185 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 68e7b8f4a991d13c; cache size = 19.185 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 68e7b8f4a991d13c; cache size = 19.185 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 83e7b606e4f79014; cache size = 19.185 MB.
[Sat May 20 18:55:25 2017] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.runs/synth_1/runme.log
[Sat May 20 18:55:25 2017] Launched impl_1...
Run output will be captured here: /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 6199.199 ; gain = 153.496 ; free physical = 149 ; free virtual = 5907
file mkdir /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk
file copy -force /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.runs/impl_1/design_1_wrapper.sysdef /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk -hwspec /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk -hwspec /home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 20 19:20:06 2017...
