<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="IRRoute" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="ZPLL" top="ZIRRoute_Top"/>
        <Source name="source/impl_1/ZIRRoute_Top.v" type="Verilog" type_short="Verilog">
            <Options top_module="ZIRRoute_Top"/>
        </Source>
        <Source name="source/impl_1/ZHyperRAMMux_B.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZResetGenerator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZUART_Tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZIRSensor_Controller.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZIRCfg_Data.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="IPCores/ZPLL/ZPLL.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZPortableDefine.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZClock_SDC.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZPin_PDC.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="IRRoute1.sty"/>
</RadiantProject>
