
my_pcb_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d20  0800cce0  0800cce0  0000dce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da00  0800da00  000105d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800da00  0800da00  0000ea00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da08  0800da08  000105d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da08  0800da08  0000ea08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da0c  0800da0c  0000ea0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000015d4  20000000  0800da10  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000105d4  2**0
                  CONTENTS
 10 .bss          00001b44  200015d8  200015d8  000105d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000311c  2000311c  000105d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000105d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001135a  00000000  00000000  00010604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c0a  00000000  00000000  0002195e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  00024568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d50  00000000  00000000  00025678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000219bf  00000000  00000000  000263c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015c2f  00000000  00000000  00047d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c478a  00000000  00000000  0005d9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00122140  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005da0  00000000  00000000  00122184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00127f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200015d8 	.word	0x200015d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ccc8 	.word	0x0800ccc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200015dc 	.word	0x200015dc
 80001cc:	0800ccc8 	.word	0x0800ccc8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	f5ad 5da0 	sub.w	sp, sp, #5120	@ 0x1400
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7e:	f003 fe69 	bl	8004c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f82:	f000 f8a1 	bl	80010c8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f86:	f000 fba9 	bl	80016dc <MX_GPIO_Init>
  MX_TIM1_Init();
 8000f8a:	f000 f985 	bl	8001298 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f8e:	f000 fa2f 	bl	80013f0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f92:	f000 faad 	bl	80014f0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f96:	f000 faff 	bl	8001598 <MX_TIM4_Init>
  MX_I2C1_Init();
 8000f9a:	f000 f8f3 	bl	8001184 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f9e:	f000 f91f 	bl	80011e0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000fa2:	f000 f94b 	bl	800123c <MX_I2C3_Init>
  MX_TIM5_Init();
 8000fa6:	f000 fb4b 	bl	8001640 <MX_TIM5_Init>
  ssd1306_Init();      // SSD1306 initialize
 8000faa:	f003 fc53 	bl	8004854 <ssd1306_Init>
  MPU6050_Init();
 8000fae:	f001 f931 	bl	8002214 <MPU6050_Init>
  initVL53L0X(1, &hi2c1);
 8000fb2:	493e      	ldr	r1, [pc, #248]	@ (80010ac <main+0x138>)
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f006 ff29 	bl	8007e0c <initVL53L0X>
  initVL53L0X(1, &hi2c2);
 8000fba:	493d      	ldr	r1, [pc, #244]	@ (80010b0 <main+0x13c>)
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f006 ff25 	bl	8007e0c <initVL53L0X>
  initVL53L0X(1, &hi2c3);
 8000fc2:	493c      	ldr	r1, [pc, #240]	@ (80010b4 <main+0x140>)
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f006 ff21 	bl	8007e0c <initVL53L0X>
  /* USER CODE BEGIN 2 */

  // Variables declaration
  	  mouse_type mouse;
      cell_type maze[MAZE_SIZE][MAZE_SIZE];
      int stage = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 8000fd0:	f102 020c 	add.w	r2, r2, #12
 8000fd4:	6013      	str	r3, [r2, #0]
      initMouseMaze(&mouse, maze);
 8000fd6:	f107 0310 	add.w	r3, r7, #16
 8000fda:	3b10      	subs	r3, #16
 8000fdc:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	f001 fcfc 	bl	80029e0 <initMouseMaze>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// c trng thi nt PA12
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET){
 8000fe8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fec:	4832      	ldr	r0, [pc, #200]	@ (80010b8 <main+0x144>)
 8000fee:	f004 f9a7 	bl	8005340 <HAL_GPIO_ReadPin>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d114      	bne.n	8001022 <main+0xae>
    	HAL_Delay(200); // chng di phm
 8000ff8:	20c8      	movs	r0, #200	@ 0xc8
 8000ffa:	f003 fe9d 	bl	8004d38 <HAL_Delay>
    	stage = (stage + 1) % 4; // chuyn sang ch  tip theo
 8000ffe:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8001002:	f103 030c 	add.w	r3, r3, #12
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	3301      	adds	r3, #1
 800100a:	425a      	negs	r2, r3
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	f002 0203 	and.w	r2, r2, #3
 8001014:	bf58      	it	pl
 8001016:	4253      	negpl	r3, r2
 8001018:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 800101c:	f102 020c 	add.w	r2, r2, #12
 8001020:	6013      	str	r3, [r2, #0]
	}

    // Thc hin hnh ng theo stage
    switch (stage){
 8001022:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8001026:	f103 030c 	add.w	r3, r3, #12
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b03      	cmp	r3, #3
 800102e:	d829      	bhi.n	8001084 <main+0x110>
 8001030:	a201      	add	r2, pc, #4	@ (adr r2, 8001038 <main+0xc4>)
 8001032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001036:	bf00      	nop
 8001038:	08001085 	.word	0x08001085
 800103c:	08001049 	.word	0x08001049
 8001040:	0800105d 	.word	0x0800105d
 8001044:	08001071 	.word	0x08001071
	case 0:
		// Standby / ch lnh
		break;
	case 1:
	    // Single call: explore() now contains the full exploration loop
	    explore(maze, &mouse);
 8001048:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	3b10      	subs	r3, #16
 8001052:	4611      	mov	r1, r2
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fd4f 	bl	8002af8 <explore>
	    break;
 800105a:	e013      	b.n	8001084 <main+0x110>
	case 2:
		// Make the mouse go back to the start
	    returnToStart(maze, &mouse);
 800105c:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 8001060:	f107 0310 	add.w	r3, r7, #16
 8001064:	3b10      	subs	r3, #16
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f002 fec5 	bl	8003df8 <returnToStart>
	    break;
 800106e:	e009      	b.n	8001084 <main+0x110>
    case 3:
    	// Make the mouse go to the center
	    goToOptimal(maze, &mouse, 8, 8);
 8001070:	f507 51a0 	add.w	r1, r7, #5120	@ 0x1400
 8001074:	f107 0010 	add.w	r0, r7, #16
 8001078:	3810      	subs	r0, #16
 800107a:	2308      	movs	r3, #8
 800107c:	2208      	movs	r2, #8
 800107e:	f003 f989 	bl	8004394 <goToOptimal>
	    break;
 8001082:	bf00      	nop
	}

	  MPU6050_Read_Data(&Raw);
 8001084:	480d      	ldr	r0, [pc, #52]	@ (80010bc <main+0x148>)
 8001086:	f001 f933 	bl	80022f0 <MPU6050_Read_Data>
	  MPU6050_Read_Angle(&Angle);
 800108a:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <main+0x14c>)
 800108c:	f001 fae8 	bl	8002660 <MPU6050_Read_Angle>

	  HAL_Delay(100);
 8001090:	2064      	movs	r0, #100	@ 0x64
 8001092:	f003 fe51 	bl	8004d38 <HAL_Delay>

	  counter++;          // Increment counter
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <main+0x150>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	3301      	adds	r3, #1
 800109c:	4a09      	ldr	r2, [pc, #36]	@ (80010c4 <main+0x150>)
 800109e:	6013      	str	r3, [r2, #0]
      HAL_Delay(1000);    // Wait 1000 ms = 1 second
 80010a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010a4:	f003 fe48 	bl	8004d38 <HAL_Delay>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET){
 80010a8:	e79e      	b.n	8000fe8 <main+0x74>
 80010aa:	bf00      	nop
 80010ac:	200015f4 	.word	0x200015f4
 80010b0:	20001648 	.word	0x20001648
 80010b4:	2000169c 	.word	0x2000169c
 80010b8:	40020000 	.word	0x40020000
 80010bc:	2000185c 	.word	0x2000185c
 80010c0:	2000188c 	.word	0x2000188c
 80010c4:	20001858 	.word	0x20001858

080010c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b094      	sub	sp, #80	@ 0x50
 80010cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ce:	f107 0320 	add.w	r3, r7, #32
 80010d2:	2230      	movs	r2, #48	@ 0x30
 80010d4:	2100      	movs	r1, #0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f008 fba0 	bl	800981c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010dc:	f107 030c 	add.w	r3, r7, #12
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	4b22      	ldr	r3, [pc, #136]	@ (800117c <SystemClock_Config+0xb4>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f4:	4a21      	ldr	r2, [pc, #132]	@ (800117c <SystemClock_Config+0xb4>)
 80010f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fc:	4b1f      	ldr	r3, [pc, #124]	@ (800117c <SystemClock_Config+0xb4>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001108:	2300      	movs	r3, #0
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <SystemClock_Config+0xb8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a1b      	ldr	r2, [pc, #108]	@ (8001180 <SystemClock_Config+0xb8>)
 8001112:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b19      	ldr	r3, [pc, #100]	@ (8001180 <SystemClock_Config+0xb8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001124:	2302      	movs	r3, #2
 8001126:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001128:	2301      	movs	r3, #1
 800112a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112c:	2310      	movs	r3, #16
 800112e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001130:	2300      	movs	r3, #0
 8001132:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	4618      	mov	r0, r3
 800113a:	f005 f93d 	bl	80063b8 <HAL_RCC_OscConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001144:	f000 fb00 	bl	8001748 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001148:	230f      	movs	r3, #15
 800114a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fba0 	bl	80068a8 <HAL_RCC_ClockConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800116e:	f000 faeb 	bl	8001748 <Error_Handler>
  }
}
 8001172:	bf00      	nop
 8001174:	3750      	adds	r7, #80	@ 0x50
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40007000 	.word	0x40007000

08001184 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001188:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <MX_I2C1_Init+0x50>)
 800118a:	4a13      	ldr	r2, [pc, #76]	@ (80011d8 <MX_I2C1_Init+0x54>)
 800118c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800118e:	4b11      	ldr	r3, [pc, #68]	@ (80011d4 <MX_I2C1_Init+0x50>)
 8001190:	4a12      	ldr	r2, [pc, #72]	@ (80011dc <MX_I2C1_Init+0x58>)
 8001192:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001194:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <MX_I2C1_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800119a:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <MX_I2C1_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011a8:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011c0:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <MX_I2C1_Init+0x50>)
 80011c2:	f004 f8d5 	bl	8005370 <HAL_I2C_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011cc:	f000 fabc 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200015f4 	.word	0x200015f4
 80011d8:	40005400 	.word	0x40005400
 80011dc:	000186a0 	.word	0x000186a0

080011e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <MX_I2C2_Init+0x50>)
 80011e6:	4a13      	ldr	r2, [pc, #76]	@ (8001234 <MX_I2C2_Init+0x54>)
 80011e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80011ea:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <MX_I2C2_Init+0x50>)
 80011ec:	4a12      	ldr	r2, [pc, #72]	@ (8001238 <MX_I2C2_Init+0x58>)
 80011ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <MX_I2C2_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <MX_I2C2_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <MX_I2C2_Init+0x50>)
 80011fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001202:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <MX_I2C2_Init+0x50>)
 8001206:	2200      	movs	r2, #0
 8001208:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <MX_I2C2_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001210:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <MX_I2C2_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001216:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <MX_I2C2_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800121c:	4804      	ldr	r0, [pc, #16]	@ (8001230 <MX_I2C2_Init+0x50>)
 800121e:	f004 f8a7 	bl	8005370 <HAL_I2C_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001228:	f000 fa8e 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20001648 	.word	0x20001648
 8001234:	40005800 	.word	0x40005800
 8001238:	000186a0 	.word	0x000186a0

0800123c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001240:	4b12      	ldr	r3, [pc, #72]	@ (800128c <MX_I2C3_Init+0x50>)
 8001242:	4a13      	ldr	r2, [pc, #76]	@ (8001290 <MX_I2C3_Init+0x54>)
 8001244:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001246:	4b11      	ldr	r3, [pc, #68]	@ (800128c <MX_I2C3_Init+0x50>)
 8001248:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <MX_I2C3_Init+0x58>)
 800124a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800124c:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_I2C3_Init+0x50>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001252:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <MX_I2C3_Init+0x50>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001258:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <MX_I2C3_Init+0x50>)
 800125a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800125e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001260:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <MX_I2C3_Init+0x50>)
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001266:	4b09      	ldr	r3, [pc, #36]	@ (800128c <MX_I2C3_Init+0x50>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800126c:	4b07      	ldr	r3, [pc, #28]	@ (800128c <MX_I2C3_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001272:	4b06      	ldr	r3, [pc, #24]	@ (800128c <MX_I2C3_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001278:	4804      	ldr	r0, [pc, #16]	@ (800128c <MX_I2C3_Init+0x50>)
 800127a:	f004 f879 	bl	8005370 <HAL_I2C_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001284:	f000 fa60 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	2000169c 	.word	0x2000169c
 8001290:	40005c00 	.word	0x40005c00
 8001294:	000186a0 	.word	0x000186a0

08001298 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b096      	sub	sp, #88	@ 0x58
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
 80012c6:	615a      	str	r2, [r3, #20]
 80012c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	2220      	movs	r2, #32
 80012ce:	2100      	movs	r1, #0
 80012d0:	4618      	mov	r0, r3
 80012d2:	f008 faa3 	bl	800981c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012d6:	4b44      	ldr	r3, [pc, #272]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012d8:	4a44      	ldr	r2, [pc, #272]	@ (80013ec <MX_TIM1_Init+0x154>)
 80012da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012dc:	4b42      	ldr	r3, [pc, #264]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012de:	2200      	movs	r2, #0
 80012e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e2:	4b41      	ldr	r3, [pc, #260]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012e8:	4b3f      	ldr	r3, [pc, #252]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f0:	4b3d      	ldr	r3, [pc, #244]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f6:	4b3c      	ldr	r3, [pc, #240]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fc:	4b3a      	ldr	r3, [pc, #232]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80012fe:	2200      	movs	r2, #0
 8001300:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001302:	4839      	ldr	r0, [pc, #228]	@ (80013e8 <MX_TIM1_Init+0x150>)
 8001304:	f005 fc9c 	bl	8006c40 <HAL_TIM_Base_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800130e:	f000 fa1b 	bl	8001748 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001312:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001316:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001318:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800131c:	4619      	mov	r1, r3
 800131e:	4832      	ldr	r0, [pc, #200]	@ (80013e8 <MX_TIM1_Init+0x150>)
 8001320:	f005 ffc4 	bl	80072ac <HAL_TIM_ConfigClockSource>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800132a:	f000 fa0d 	bl	8001748 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800132e:	482e      	ldr	r0, [pc, #184]	@ (80013e8 <MX_TIM1_Init+0x150>)
 8001330:	f005 fcd5 	bl	8006cde <HAL_TIM_PWM_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800133a:	f000 fa05 	bl	8001748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133e:	2300      	movs	r3, #0
 8001340:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001342:	2300      	movs	r3, #0
 8001344:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001346:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800134a:	4619      	mov	r1, r3
 800134c:	4826      	ldr	r0, [pc, #152]	@ (80013e8 <MX_TIM1_Init+0x150>)
 800134e:	f006 fb8b 	bl	8007a68 <HAL_TIMEx_MasterConfigSynchronization>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001358:	f000 f9f6 	bl	8001748 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800135c:	2360      	movs	r3, #96	@ 0x60
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001364:	2300      	movs	r3, #0
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001368:	2300      	movs	r3, #0
 800136a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001370:	2300      	movs	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001374:	2300      	movs	r3, #0
 8001376:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001378:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137c:	2204      	movs	r2, #4
 800137e:	4619      	mov	r1, r3
 8001380:	4819      	ldr	r0, [pc, #100]	@ (80013e8 <MX_TIM1_Init+0x150>)
 8001382:	f005 fed1 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800138c:	f000 f9dc 	bl	8001748 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001390:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001394:	220c      	movs	r2, #12
 8001396:	4619      	mov	r1, r3
 8001398:	4813      	ldr	r0, [pc, #76]	@ (80013e8 <MX_TIM1_Init+0x150>)
 800139a:	f005 fec5 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80013a4:	f000 f9d0 	bl	8001748 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	4619      	mov	r1, r3
 80013ca:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80013cc:	f006 fbc8 	bl	8007b60 <HAL_TIMEx_ConfigBreakDeadTime>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80013d6:	f000 f9b7 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013da:	4803      	ldr	r0, [pc, #12]	@ (80013e8 <MX_TIM1_Init+0x150>)
 80013dc:	f000 fb80 	bl	8001ae0 <HAL_TIM_MspPostInit>

}
 80013e0:	bf00      	nop
 80013e2:	3758      	adds	r7, #88	@ 0x58
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200016f0 	.word	0x200016f0
 80013ec:	40010000 	.word	0x40010000

080013f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08e      	sub	sp, #56	@ 0x38
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001404:	f107 0320 	add.w	r3, r7, #32
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
 800141c:	615a      	str	r2, [r3, #20]
 800141e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001420:	4b32      	ldr	r3, [pc, #200]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001422:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001426:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001428:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <MX_TIM2_Init+0xfc>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b2f      	ldr	r3, [pc, #188]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001434:	4b2d      	ldr	r3, [pc, #180]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001436:	f04f 32ff 	mov.w	r2, #4294967295
 800143a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b2b      	ldr	r3, [pc, #172]	@ (80014ec <MX_TIM2_Init+0xfc>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001442:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001444:	2200      	movs	r2, #0
 8001446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001448:	4828      	ldr	r0, [pc, #160]	@ (80014ec <MX_TIM2_Init+0xfc>)
 800144a:	f005 fbf9 	bl	8006c40 <HAL_TIM_Base_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001454:	f000 f978 	bl	8001748 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001458:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800145e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001462:	4619      	mov	r1, r3
 8001464:	4821      	ldr	r0, [pc, #132]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001466:	f005 ff21 	bl	80072ac <HAL_TIM_ConfigClockSource>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001470:	f000 f96a 	bl	8001748 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001474:	481d      	ldr	r0, [pc, #116]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001476:	f005 fc32 	bl	8006cde <HAL_TIM_PWM_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001480:	f000 f962 	bl	8001748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001484:	2300      	movs	r3, #0
 8001486:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800148c:	f107 0320 	add.w	r3, r7, #32
 8001490:	4619      	mov	r1, r3
 8001492:	4816      	ldr	r0, [pc, #88]	@ (80014ec <MX_TIM2_Init+0xfc>)
 8001494:	f006 fae8 	bl	8007a68 <HAL_TIMEx_MasterConfigSynchronization>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800149e:	f000 f953 	bl	8001748 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a2:	2360      	movs	r3, #96	@ 0x60
 80014a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2204      	movs	r2, #4
 80014b6:	4619      	mov	r1, r3
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <MX_TIM2_Init+0xfc>)
 80014ba:	f005 fe35 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80014c4:	f000 f940 	bl	8001748 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	2208      	movs	r2, #8
 80014cc:	4619      	mov	r1, r3
 80014ce:	4807      	ldr	r0, [pc, #28]	@ (80014ec <MX_TIM2_Init+0xfc>)
 80014d0:	f005 fe2a 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80014da:	f000 f935 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014de:	4803      	ldr	r0, [pc, #12]	@ (80014ec <MX_TIM2_Init+0xfc>)
 80014e0:	f000 fafe 	bl	8001ae0 <HAL_TIM_MspPostInit>

}
 80014e4:	bf00      	nop
 80014e6:	3738      	adds	r7, #56	@ 0x38
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20001738 	.word	0x20001738

080014f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08c      	sub	sp, #48	@ 0x30
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	2224      	movs	r2, #36	@ 0x24
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f008 f98c 	bl	800981c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800150c:	4b20      	ldr	r3, [pc, #128]	@ (8001590 <MX_TIM3_Init+0xa0>)
 800150e:	4a21      	ldr	r2, [pc, #132]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001510:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001512:	4b1f      	ldr	r3, [pc, #124]	@ (8001590 <MX_TIM3_Init+0xa0>)
 8001514:	2200      	movs	r2, #0
 8001516:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001518:	4b1d      	ldr	r3, [pc, #116]	@ (8001590 <MX_TIM3_Init+0xa0>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800151e:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <MX_TIM3_Init+0xa0>)
 8001520:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001524:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001526:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <MX_TIM3_Init+0xa0>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152c:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <MX_TIM3_Init+0xa0>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001532:	2301      	movs	r3, #1
 8001534:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800153a:	2301      	movs	r3, #1
 800153c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001546:	2300      	movs	r3, #0
 8001548:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800154a:	2301      	movs	r3, #1
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	4619      	mov	r1, r3
 800155c:	480c      	ldr	r0, [pc, #48]	@ (8001590 <MX_TIM3_Init+0xa0>)
 800155e:	f005 fc17 	bl	8006d90 <HAL_TIM_Encoder_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001568:	f000 f8ee 	bl	8001748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	4619      	mov	r1, r3
 8001578:	4805      	ldr	r0, [pc, #20]	@ (8001590 <MX_TIM3_Init+0xa0>)
 800157a:	f006 fa75 	bl	8007a68 <HAL_TIMEx_MasterConfigSynchronization>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001584:	f000 f8e0 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	3730      	adds	r7, #48	@ 0x30
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20001780 	.word	0x20001780
 8001594:	40000400 	.word	0x40000400

08001598 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08c      	sub	sp, #48	@ 0x30
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800159e:	f107 030c 	add.w	r3, r7, #12
 80015a2:	2224      	movs	r2, #36	@ 0x24
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f008 f938 	bl	800981c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015b4:	4b20      	ldr	r3, [pc, #128]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015b6:	4a21      	ldr	r2, [pc, #132]	@ (800163c <MX_TIM4_Init+0xa4>)
 80015b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80015ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015bc:	2200      	movs	r2, #0
 80015be:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015cc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d4:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <MX_TIM4_Init+0xa0>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80015da:	2301      	movs	r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015e2:	2301      	movs	r3, #1
 80015e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015ee:	2300      	movs	r3, #0
 80015f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015f2:	2301      	movs	r3, #1
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80015fe:	f107 030c 	add.w	r3, r7, #12
 8001602:	4619      	mov	r1, r3
 8001604:	480c      	ldr	r0, [pc, #48]	@ (8001638 <MX_TIM4_Init+0xa0>)
 8001606:	f005 fbc3 	bl	8006d90 <HAL_TIM_Encoder_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001610:	f000 f89a 	bl	8001748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4619      	mov	r1, r3
 8001620:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_TIM4_Init+0xa0>)
 8001622:	f006 fa21 	bl	8007a68 <HAL_TIMEx_MasterConfigSynchronization>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800162c:	f000 f88c 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	3730      	adds	r7, #48	@ 0x30
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	200017c8 	.word	0x200017c8
 800163c:	40000800 	.word	0x40000800

08001640 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001654:	463b      	mov	r3, r7
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800165c:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <MX_TIM5_Init+0x94>)
 800165e:	4a1e      	ldr	r2, [pc, #120]	@ (80016d8 <MX_TIM5_Init+0x98>)
 8001660:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001662:	4b1c      	ldr	r3, [pc, #112]	@ (80016d4 <MX_TIM5_Init+0x94>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001668:	4b1a      	ldr	r3, [pc, #104]	@ (80016d4 <MX_TIM5_Init+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800166e:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <MX_TIM5_Init+0x94>)
 8001670:	f04f 32ff 	mov.w	r2, #4294967295
 8001674:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001676:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <MX_TIM5_Init+0x94>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b15      	ldr	r3, [pc, #84]	@ (80016d4 <MX_TIM5_Init+0x94>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001682:	4814      	ldr	r0, [pc, #80]	@ (80016d4 <MX_TIM5_Init+0x94>)
 8001684:	f005 fadc 	bl	8006c40 <HAL_TIM_Base_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800168e:	f000 f85b 	bl	8001748 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001696:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	4619      	mov	r1, r3
 800169e:	480d      	ldr	r0, [pc, #52]	@ (80016d4 <MX_TIM5_Init+0x94>)
 80016a0:	f005 fe04 	bl	80072ac <HAL_TIM_ConfigClockSource>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f000 f84d 	bl	8001748 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <MX_TIM5_Init+0x94>)
 80016bc:	f006 f9d4 	bl	8007a68 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80016c6:	f000 f83f 	bl	8001748 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20001810 	.word	0x20001810
 80016d8:	40000c00 	.word	0x40000c00

080016dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <MX_GPIO_Init+0x68>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a16      	ldr	r2, [pc, #88]	@ (8001744 <MX_GPIO_Init+0x68>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_GPIO_Init+0x68>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <MX_GPIO_Init+0x68>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a0f      	ldr	r2, [pc, #60]	@ (8001744 <MX_GPIO_Init+0x68>)
 8001708:	f043 0302 	orr.w	r3, r3, #2
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <MX_GPIO_Init+0x68>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <MX_GPIO_Init+0x68>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a08      	ldr	r2, [pc, #32]	@ (8001744 <MX_GPIO_Init+0x68>)
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <MX_GPIO_Init+0x68>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001736:	bf00      	nop
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800174c:	b672      	cpsid	i
}
 800174e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <Error_Handler+0x8>

08001754 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	4a0f      	ldr	r2, [pc, #60]	@ (80017a0 <HAL_MspInit+0x4c>)
 8001764:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001768:	6453      	str	r3, [r2, #68]	@ 0x44
 800176a:	4b0d      	ldr	r3, [pc, #52]	@ (80017a0 <HAL_MspInit+0x4c>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	4a08      	ldr	r2, [pc, #32]	@ (80017a0 <HAL_MspInit+0x4c>)
 8001780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001784:	6413      	str	r3, [r2, #64]	@ 0x40
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_MspInit+0x4c>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178e:	603b      	str	r3, [r7, #0]
 8001790:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08e      	sub	sp, #56	@ 0x38
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a5c      	ldr	r2, [pc, #368]	@ (8001934 <HAL_I2C_MspInit+0x190>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d12d      	bne.n	8001822 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	623b      	str	r3, [r7, #32]
 80017ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a5a      	ldr	r2, [pc, #360]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b58      	ldr	r3, [pc, #352]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	623b      	str	r3, [r7, #32]
 80017e0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e8:	2312      	movs	r3, #18
 80017ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f0:	2303      	movs	r3, #3
 80017f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017f4:	2304      	movs	r3, #4
 80017f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	484f      	ldr	r0, [pc, #316]	@ (800193c <HAL_I2C_MspInit+0x198>)
 8001800:	f003 fc02 	bl	8005008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001804:	2300      	movs	r3, #0
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180c:	4a4a      	ldr	r2, [pc, #296]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 800180e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001812:	6413      	str	r3, [r2, #64]	@ 0x40
 8001814:	4b48      	ldr	r3, [pc, #288]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001818:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001820:	e083      	b.n	800192a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a46      	ldr	r2, [pc, #280]	@ (8001940 <HAL_I2C_MspInit+0x19c>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d12d      	bne.n	8001888 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	61bb      	str	r3, [r7, #24]
 8001830:	4b41      	ldr	r3, [pc, #260]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001834:	4a40      	ldr	r2, [pc, #256]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001836:	f043 0302 	orr.w	r3, r3, #2
 800183a:	6313      	str	r3, [r2, #48]	@ 0x30
 800183c:	4b3e      	ldr	r3, [pc, #248]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 800183e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	61bb      	str	r3, [r7, #24]
 8001846:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001848:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800184e:	2312      	movs	r3, #18
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001856:	2303      	movs	r3, #3
 8001858:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800185a:	2304      	movs	r3, #4
 800185c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001862:	4619      	mov	r1, r3
 8001864:	4835      	ldr	r0, [pc, #212]	@ (800193c <HAL_I2C_MspInit+0x198>)
 8001866:	f003 fbcf 	bl	8005008 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	4b32      	ldr	r3, [pc, #200]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	4a31      	ldr	r2, [pc, #196]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001874:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001878:	6413      	str	r3, [r2, #64]	@ 0x40
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	697b      	ldr	r3, [r7, #20]
}
 8001886:	e050      	b.n	800192a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a2d      	ldr	r2, [pc, #180]	@ (8001944 <HAL_I2C_MspInit+0x1a0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d14b      	bne.n	800192a <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	4b28      	ldr	r3, [pc, #160]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a27      	ldr	r2, [pc, #156]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b21      	ldr	r3, [pc, #132]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a20      	ldr	r2, [pc, #128]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b1e      	ldr	r3, [pc, #120]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d0:	2312      	movs	r3, #18
 80018d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018dc:	2304      	movs	r3, #4
 80018de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e4:	4619      	mov	r1, r3
 80018e6:	4818      	ldr	r0, [pc, #96]	@ (8001948 <HAL_I2C_MspInit+0x1a4>)
 80018e8:	f003 fb8e 	bl	8005008 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f2:	2312      	movs	r3, #18
 80018f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fa:	2303      	movs	r3, #3
 80018fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018fe:	2304      	movs	r3, #4
 8001900:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001902:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001906:	4619      	mov	r1, r3
 8001908:	4810      	ldr	r0, [pc, #64]	@ (800194c <HAL_I2C_MspInit+0x1a8>)
 800190a:	f003 fb7d 	bl	8005008 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	4a08      	ldr	r2, [pc, #32]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001918:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800191c:	6413      	str	r3, [r2, #64]	@ 0x40
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_I2C_MspInit+0x194>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]
}
 800192a:	bf00      	nop
 800192c:	3738      	adds	r7, #56	@ 0x38
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40005400 	.word	0x40005400
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400
 8001940:	40005800 	.word	0x40005800
 8001944:	40005c00 	.word	0x40005c00
 8001948:	40020800 	.word	0x40020800
 800194c:	40020000 	.word	0x40020000

08001950 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001950:	b480      	push	{r7}
 8001952:	b087      	sub	sp, #28
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a1f      	ldr	r2, [pc, #124]	@ (80019dc <HAL_TIM_Base_MspInit+0x8c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d10e      	bne.n	8001980 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	4a1d      	ldr	r2, [pc, #116]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6453      	str	r3, [r2, #68]	@ 0x44
 8001972:	4b1b      	ldr	r3, [pc, #108]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	617b      	str	r3, [r7, #20]
 800197c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 800197e:	e026      	b.n	80019ce <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001988:	d10e      	bne.n	80019a8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	4a13      	ldr	r2, [pc, #76]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6413      	str	r3, [r2, #64]	@ 0x40
 800199a:	4b11      	ldr	r3, [pc, #68]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
}
 80019a6:	e012      	b.n	80019ce <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM5)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <HAL_TIM_Base_MspInit+0x94>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d10d      	bne.n	80019ce <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	4b0a      	ldr	r3, [pc, #40]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	4a09      	ldr	r2, [pc, #36]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 80019bc:	f043 0308 	orr.w	r3, r3, #8
 80019c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c2:	4b07      	ldr	r3, [pc, #28]	@ (80019e0 <HAL_TIM_Base_MspInit+0x90>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
}
 80019ce:	bf00      	nop
 80019d0:	371c      	adds	r7, #28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40010000 	.word	0x40010000
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40000c00 	.word	0x40000c00

080019e8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08c      	sub	sp, #48	@ 0x30
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 031c 	add.w	r3, r7, #28
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a32      	ldr	r2, [pc, #200]	@ (8001ad0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d12c      	bne.n	8001a64 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61bb      	str	r3, [r7, #24]
 8001a0e:	4b31      	ldr	r3, [pc, #196]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a12:	4a30      	ldr	r2, [pc, #192]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a14:	f043 0302 	orr.w	r3, r3, #2
 8001a18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	61bb      	str	r3, [r7, #24]
 8001a24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a29      	ldr	r2, [pc, #164]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b27      	ldr	r3, [pc, #156]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a42:	2330      	movs	r3, #48	@ 0x30
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a46:	2302      	movs	r3, #2
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a52:	2302      	movs	r3, #2
 8001a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	481e      	ldr	r0, [pc, #120]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001a5e:	f003 fad3 	bl	8005008 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a62:	e030      	b.n	8001ac6 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a1c      	ldr	r2, [pc, #112]	@ (8001adc <HAL_TIM_Encoder_MspInit+0xf4>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d12b      	bne.n	8001ac6 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	4a17      	ldr	r2, [pc, #92]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aa6:	23c0      	movs	r3, #192	@ 0xc0
 8001aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	f107 031c 	add.w	r3, r7, #28
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001ac2:	f003 faa1 	bl	8005008 <HAL_GPIO_Init>
}
 8001ac6:	bf00      	nop
 8001ac8:	3730      	adds	r7, #48	@ 0x30
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40000400 	.word	0x40000400
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020400 	.word	0x40020400
 8001adc:	40000800 	.word	0x40000800

08001ae0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	@ 0x28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <HAL_TIM_MspPostInit+0xb0>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d11f      	bne.n	8001b42 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	4b23      	ldr	r3, [pc, #140]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a22      	ldr	r2, [pc, #136]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b20      	ldr	r3, [pc, #128]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001b1e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b30:	2301      	movs	r3, #1
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4817      	ldr	r0, [pc, #92]	@ (8001b98 <HAL_TIM_MspPostInit+0xb8>)
 8001b3c:	f003 fa64 	bl	8005008 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b40:	e022      	b.n	8001b88 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b4a:	d11d      	bne.n	8001b88 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b54:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_TIM_MspPostInit+0xb4>)
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001b68:	2306      	movs	r3, #6
 8001b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <HAL_TIM_MspPostInit+0xb8>)
 8001b84:	f003 fa40 	bl	8005008 <HAL_GPIO_Init>
}
 8001b88:	bf00      	nop
 8001b8a:	3728      	adds	r7, #40	@ 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40010000 	.word	0x40010000
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020000 	.word	0x40020000

08001b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <NMI_Handler+0x4>

08001ba4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <HardFault_Handler+0x4>

08001bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <MemManage_Handler+0x4>

08001bb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <BusFault_Handler+0x4>

08001bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc0:	bf00      	nop
 8001bc2:	e7fd      	b.n	8001bc0 <UsageFault_Handler+0x4>

08001bc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bf2:	f003 f881 	bl	8004cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
  return 1;
 8001bfe:	2301      	movs	r3, #1
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <_kill>:

int _kill(int pid, int sig)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
 8001c12:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c14:	f007 fe54 	bl	80098c0 <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2216      	movs	r2, #22
 8001c1c:	601a      	str	r2, [r3, #0]
  return -1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <_exit>:

void _exit (int status)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b082      	sub	sp, #8
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c32:	f04f 31ff 	mov.w	r1, #4294967295
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7ff ffe7 	bl	8001c0a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <_exit+0x12>

08001c40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	e00a      	b.n	8001c68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c52:	f3af 8000 	nop.w
 8001c56:	4601      	mov	r1, r0
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	60ba      	str	r2, [r7, #8]
 8001c5e:	b2ca      	uxtb	r2, r1
 8001c60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	3301      	adds	r3, #1
 8001c66:	617b      	str	r3, [r7, #20]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	dbf0      	blt.n	8001c52 <_read+0x12>
  }

  return len;
 8001c70:	687b      	ldr	r3, [r7, #4]
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3718      	adds	r7, #24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b086      	sub	sp, #24
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	e009      	b.n	8001ca0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	60ba      	str	r2, [r7, #8]
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	617b      	str	r3, [r7, #20]
 8001ca0:	697a      	ldr	r2, [r7, #20]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	dbf1      	blt.n	8001c8c <_write+0x12>
  }
  return len;
 8001ca8:	687b      	ldr	r3, [r7, #4]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <_close>:

int _close(int file)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	b083      	sub	sp, #12
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
 8001cd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cda:	605a      	str	r2, [r3, #4]
  return 0;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <_isatty>:

int _isatty(int file)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cf2:	2301      	movs	r3, #1
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
	...

08001d1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d24:	4a14      	ldr	r2, [pc, #80]	@ (8001d78 <_sbrk+0x5c>)
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <_sbrk+0x60>)
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d30:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <_sbrk+0x64>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d102      	bne.n	8001d3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d38:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <_sbrk+0x64>)
 8001d3a:	4a12      	ldr	r2, [pc, #72]	@ (8001d84 <_sbrk+0x68>)
 8001d3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <_sbrk+0x64>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d207      	bcs.n	8001d5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d4c:	f007 fdb8 	bl	80098c0 <__errno>
 8001d50:	4603      	mov	r3, r0
 8001d52:	220c      	movs	r2, #12
 8001d54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	e009      	b.n	8001d70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d5c:	4b08      	ldr	r3, [pc, #32]	@ (8001d80 <_sbrk+0x64>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d62:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <_sbrk+0x64>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4413      	add	r3, r2
 8001d6a:	4a05      	ldr	r2, [pc, #20]	@ (8001d80 <_sbrk+0x64>)
 8001d6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20020000 	.word	0x20020000
 8001d7c:	00000400 	.word	0x00000400
 8001d80:	200018b0 	.word	0x200018b0
 8001d84:	20003120 	.word	0x20003120

08001d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <SystemInit+0x20>)
 8001d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d92:	4a05      	ldr	r2, [pc, #20]	@ (8001da8 <SystemInit+0x20>)
 8001d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001dac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001de4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001db0:	f7ff ffea 	bl	8001d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001db4:	480c      	ldr	r0, [pc, #48]	@ (8001de8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001db6:	490d      	ldr	r1, [pc, #52]	@ (8001dec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db8:	4a0d      	ldr	r2, [pc, #52]	@ (8001df0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dbc:	e002      	b.n	8001dc4 <LoopCopyDataInit>

08001dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dc2:	3304      	adds	r3, #4

08001dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc8:	d3f9      	bcc.n	8001dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dcc:	4c0a      	ldr	r4, [pc, #40]	@ (8001df8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd0:	e001      	b.n	8001dd6 <LoopFillZerobss>

08001dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd4:	3204      	adds	r2, #4

08001dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd8:	d3fb      	bcc.n	8001dd2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001dda:	f007 fd77 	bl	80098cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dde:	f7ff f8c9 	bl	8000f74 <main>
  bx  lr    
 8001de2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001de4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dec:	200015d4 	.word	0x200015d4
  ldr r2, =_sidata
 8001df0:	0800da10 	.word	0x0800da10
  ldr r2, =_sbss
 8001df4:	200015d8 	.word	0x200015d8
  ldr r4, =_ebss
 8001df8:	2000311c 	.word	0x2000311c

08001dfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dfc:	e7fe      	b.n	8001dfc <ADC_IRQHandler>

08001dfe <lockInterruptDisable_TIM3>:

    // Right Encoder: TIM4
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
}

void lockInterruptDisable_TIM3(void) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8001e02:	201d      	movs	r0, #29
 8001e04:	f003 f8e5 	bl	8004fd2 <HAL_NVIC_DisableIRQ>
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <lockInterruptEnable_TIM3>:

void lockInterruptEnable_TIM3(void) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e10:	201d      	movs	r0, #29
 8001e12:	f003 f8d0 	bl	8004fb6 <HAL_NVIC_EnableIRQ>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <lockInterruptDisable_TIM4>:

void lockInterruptDisable_TIM4(void) {
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8001e1e:	201e      	movs	r0, #30
 8001e20:	f003 f8d7 	bl	8004fd2 <HAL_NVIC_DisableIRQ>
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <lockInterruptEnable_TIM4>:

void lockInterruptEnable_TIM4(void) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e2c:	201e      	movs	r0, #30
 8001e2e:	f003 f8c2 	bl	8004fb6 <HAL_NVIC_EnableIRQ>
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <resetGyroAngle>:

void resetGyroAngle(void) {
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
    angle = 0.0f;
 8001e3c:	4b04      	ldr	r3, [pc, #16]	@ (8001e50 <resetGyroAngle+0x18>)
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	200018b4 	.word	0x200018b4

08001e54 <RightMotor_SetSpeed>:
    updateGyroAngle(Raw.Gz, 0.001f);
}

// Right Motor
void RightMotor_SetSpeed(int speed_percent)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim2)) / 100;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	bfb8      	it	lt
 8001e62:	425b      	neglt	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <RightMotor_SetSpeed+0x5c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6c:	fb02 f303 	mul.w	r3, r2, r3
 8001e70:	4a10      	ldr	r2, [pc, #64]	@ (8001eb4 <RightMotor_SetSpeed+0x60>)
 8001e72:	fba2 2303 	umull	r2, r3, r2, r3
 8001e76:	095b      	lsrs	r3, r3, #5
 8001e78:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	db08      	blt.n	8001e92 <RightMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8001e80:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <RightMotor_SetSpeed+0x5c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001e88:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <RightMotor_SetSpeed+0x5c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
    }
}
 8001e90:	e007      	b.n	8001ea2 <RightMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <RightMotor_SetSpeed+0x5c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2200      	movs	r2, #0
 8001e98:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 8001e9a:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <RightMotor_SetSpeed+0x5c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20001738 	.word	0x20001738
 8001eb4:	51eb851f 	.word	0x51eb851f

08001eb8 <LeftMotor_SetSpeed>:
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
}

// Left Motor
void LeftMotor_SetSpeed(int speed_percent)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
    uint32_t duty = (abs(speed_percent) * __HAL_TIM_GET_AUTORELOAD(&htim1)) / 100;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	bfb8      	it	lt
 8001ec6:	425b      	neglt	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <LeftMotor_SetSpeed+0x5c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed0:	fb02 f303 	mul.w	r3, r2, r3
 8001ed4:	4a10      	ldr	r2, [pc, #64]	@ (8001f18 <LeftMotor_SetSpeed+0x60>)
 8001ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eda:	095b      	lsrs	r3, r3, #5
 8001edc:	60fb      	str	r3, [r7, #12]
    if (speed_percent >= 0) {
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	db08      	blt.n	8001ef6 <LeftMotor_SetSpeed+0x3e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, duty);
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <LeftMotor_SetSpeed+0x5c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001eec:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <LeftMotor_SetSpeed+0x5c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, duty);
    }
}
 8001ef4:	e007      	b.n	8001f06 <LeftMotor_SetSpeed+0x4e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001ef6:	4b07      	ldr	r3, [pc, #28]	@ (8001f14 <LeftMotor_SetSpeed+0x5c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, duty);
 8001efe:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <LeftMotor_SetSpeed+0x5c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001f06:	bf00      	nop
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	200016f0 	.word	0x200016f0
 8001f18:	51eb851f 	.word	0x51eb851f

08001f1c <Motor_Stop>:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
}

void Motor_Stop(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001f20:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <Motor_Stop+0x30>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2200      	movs	r2, #0
 8001f26:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <Motor_Stop+0x30>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001f30:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <Motor_Stop+0x34>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2200      	movs	r2, #0
 8001f36:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8001f38:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <Motor_Stop+0x34>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20001738 	.word	0x20001738
 8001f50:	200016f0 	.word	0x200016f0

08001f54 <rightTurn>:

// Hm r phi 90 
void rightTurn(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
    // Tm kha interrupt  trnh b ngt khi ang quay
    lockInterruptDisable_TIM3();
 8001f5a:	f7ff ff50 	bl	8001dfe <lockInterruptDisable_TIM3>

    Motor_Stop();
 8001f5e:	f7ff ffdd 	bl	8001f1c <Motor_Stop>
    resetGyroAngle();
 8001f62:	f7ff ff69 	bl	8001e38 <resetGyroAngle>
    resetLeftEncoder();
 8001f66:	f000 f875 	bl	8002054 <resetLeftEncoder>

    // Quay phi: bnh tri tin, bnh phi li
    RightMotor_SetSpeed(-100);
 8001f6a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001f6e:	f7ff ff71 	bl	8001e54 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(100);
 8001f72:	2064      	movs	r0, #100	@ 0x64
 8001f74:	f7ff ffa0 	bl	8001eb8 <LeftMotor_SetSpeed>

    uint32_t encoder_value = MAX_ENCODER_VALUE;
 8001f78:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001f7c:	607b      	str	r3, [r7, #4]

    // iu kin dng: khi angle t ~90 hoc encoder t s xung tng ng
    while(angle < 90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 8001f7e:	e007      	b.n	8001f90 <rightTurn+0x3c>
        setLeftEncoderValue(TIM3->CNT);
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <rightTurn+0x74>)
 8001f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 f88d 	bl	80020a4 <setLeftEncoderValue>
        encoder_value = getLeftEncoderValue();
 8001f8a:	f000 f89b 	bl	80020c4 <getLeftEncoderValue>
 8001f8e:	6078      	str	r0, [r7, #4]
    while(angle < 90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <rightTurn+0x78>)
 8001f92:	edd3 7a00 	vldr	s15, [r3]
 8001f96:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001fd0 <rightTurn+0x7c>
 8001f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	d504      	bpl.n	8001fae <rightTurn+0x5a>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f246 6205 	movw	r2, #26117	@ 0x6605
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d8e8      	bhi.n	8001f80 <rightTurn+0x2c>
        // angle  c cp nht lin tc trong ngt TIM11

    }

    Motor_Stop();
 8001fae:	f7ff ffb5 	bl	8001f1c <Motor_Stop>
    HAL_Delay(300);
 8001fb2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001fb6:	f002 febf 	bl	8004d38 <HAL_Delay>

    lockInterruptEnable_TIM3();
 8001fba:	f7ff ff27 	bl	8001e0c <lockInterruptEnable_TIM3>
}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40000400 	.word	0x40000400
 8001fcc:	200018b4 	.word	0x200018b4
 8001fd0:	42b40000 	.word	0x42b40000

08001fd4 <leftTurn>:

// Hm r tri 90 
void leftTurn(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
    lockInterruptDisable_TIM4();
 8001fda:	f7ff ff1e 	bl	8001e1a <lockInterruptDisable_TIM4>

    Motor_Stop();
 8001fde:	f7ff ff9d 	bl	8001f1c <Motor_Stop>
    resetGyroAngle();
 8001fe2:	f7ff ff29 	bl	8001e38 <resetGyroAngle>
    resetRightEncoder();
 8001fe6:	f000 f849 	bl	800207c <resetRightEncoder>

    // Quay tri: bnh tri li, bnh phi tin
    RightMotor_SetSpeed(100);
 8001fea:	2064      	movs	r0, #100	@ 0x64
 8001fec:	f7ff ff32 	bl	8001e54 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(-100);
 8001ff0:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001ff4:	f7ff ff60 	bl	8001eb8 <LeftMotor_SetSpeed>

    uint32_t encoder_value = MAX_ENCODER_VALUE;
 8001ff8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001ffc:	607b      	str	r3, [r7, #4]

    while(angle > -90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 8001ffe:	e007      	b.n	8002010 <leftTurn+0x3c>
        setRightEncoderValue(TIM4->CNT);
 8002000:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <leftTurn+0x74>)
 8002002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002004:	4618      	mov	r0, r3
 8002006:	f000 f869 	bl	80020dc <setRightEncoderValue>
        encoder_value = getRightEncoderValue();
 800200a:	f000 f877 	bl	80020fc <getRightEncoderValue>
 800200e:	6078      	str	r0, [r7, #4]
    while(angle > -90.0f && encoder_value > (MAX_ENCODER_VALUE - 6650)) {
 8002010:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <leftTurn+0x78>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002050 <leftTurn+0x7c>
 800201a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800201e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002022:	dd04      	ble.n	800202e <leftTurn+0x5a>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f246 6205 	movw	r2, #26117	@ 0x6605
 800202a:	4293      	cmp	r3, r2
 800202c:	d8e8      	bhi.n	8002000 <leftTurn+0x2c>
    }

    Motor_Stop();
 800202e:	f7ff ff75 	bl	8001f1c <Motor_Stop>
    HAL_Delay(300);
 8002032:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002036:	f002 fe7f 	bl	8004d38 <HAL_Delay>

    lockInterruptEnable_TIM4();
 800203a:	f7ff fef5 	bl	8001e28 <lockInterruptEnable_TIM4>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40000800 	.word	0x40000800
 800204c:	200018b4 	.word	0x200018b4
 8002050:	c2b40000 	.word	0xc2b40000

08002054 <resetLeftEncoder>:

static int32_t encA_last = 0;
static int32_t encB_last = 0;

// Reset encoder tri
void resetLeftEncoder(void) {
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 8002058:	213c      	movs	r1, #60	@ 0x3c
 800205a:	4806      	ldr	r0, [pc, #24]	@ (8002074 <resetLeftEncoder+0x20>)
 800205c:	f004 ffcc 	bl	8006ff8 <HAL_TIM_Encoder_Stop>
    TIM3->CNT = MAX_ENCODER_VALUE;
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <resetLeftEncoder+0x24>)
 8002062:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002066:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002068:	213c      	movs	r1, #60	@ 0x3c
 800206a:	4802      	ldr	r0, [pc, #8]	@ (8002074 <resetLeftEncoder+0x20>)
 800206c:	f004 ff36 	bl	8006edc <HAL_TIM_Encoder_Start>
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20001780 	.word	0x20001780
 8002078:	40000400 	.word	0x40000400

0800207c <resetRightEncoder>:

// Reset encoder phi
void resetRightEncoder(void) {
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 8002080:	213c      	movs	r1, #60	@ 0x3c
 8002082:	4806      	ldr	r0, [pc, #24]	@ (800209c <resetRightEncoder+0x20>)
 8002084:	f004 ffb8 	bl	8006ff8 <HAL_TIM_Encoder_Stop>
    TIM4->CNT = MAX_ENCODER_VALUE;
 8002088:	4b05      	ldr	r3, [pc, #20]	@ (80020a0 <resetRightEncoder+0x24>)
 800208a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800208e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002090:	213c      	movs	r1, #60	@ 0x3c
 8002092:	4802      	ldr	r0, [pc, #8]	@ (800209c <resetRightEncoder+0x20>)
 8002094:	f004 ff22 	bl	8006edc <HAL_TIM_Encoder_Start>
}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}
 800209c:	200017c8 	.word	0x200017c8
 80020a0:	40000800 	.word	0x40000800

080020a4 <setLeftEncoderValue>:

// Gn gi tr cho encoder tri
void setLeftEncoderValue(uint32_t value) {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    TIM3->CNT = value;
 80020ac:	4a04      	ldr	r2, [pc, #16]	@ (80020c0 <setLeftEncoderValue+0x1c>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	40000400 	.word	0x40000400

080020c4 <getLeftEncoderValue>:

// Ly gi tr hin ti ca encoder tri
uint32_t getLeftEncoderValue(void) {
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
    return TIM3->CNT;
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <getLeftEncoderValue+0x14>)
 80020ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40000400 	.word	0x40000400

080020dc <setRightEncoderValue>:

// Gn gi tr cho encoder phi
void setRightEncoderValue(uint32_t value) {
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
    TIM4->CNT = value;
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <setRightEncoderValue+0x1c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40000800 	.word	0x40000800

080020fc <getRightEncoderValue>:

// Ly gi tr hin ti ca encoder phi
uint32_t getRightEncoderValue(void) {
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
    return TIM4->CNT;
 8002100:	4b03      	ldr	r3, [pc, #12]	@ (8002110 <getRightEncoderValue+0x14>)
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40000800 	.word	0x40000800
 8002114:	00000000 	.word	0x00000000

08002118 <Update_Encoder_Speeds>:

// Cp nht tc  gc t encoder
void Update_Encoder_Speeds(void)
{
 8002118:	b5b0      	push	{r4, r5, r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
    int32_t encA = __HAL_TIM_GET_COUNTER(&htim3);
 800211e:	4b36      	ldr	r3, [pc, #216]	@ (80021f8 <Update_Encoder_Speeds+0xe0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002124:	617b      	str	r3, [r7, #20]
    int32_t encB = __HAL_TIM_GET_COUNTER(&htim4);
 8002126:	4b35      	ldr	r3, [pc, #212]	@ (80021fc <Update_Encoder_Speeds+0xe4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212c:	613b      	str	r3, [r7, #16]

    int32_t dA = encA - encA_last;
 800212e:	4b34      	ldr	r3, [pc, #208]	@ (8002200 <Update_Encoder_Speeds+0xe8>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	60fb      	str	r3, [r7, #12]
    int32_t dB = encB - encB_last;
 8002138:	4b32      	ldr	r3, [pc, #200]	@ (8002204 <Update_Encoder_Speeds+0xec>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	60bb      	str	r3, [r7, #8]
    encA_last = encA;
 8002142:	4a2f      	ldr	r2, [pc, #188]	@ (8002200 <Update_Encoder_Speeds+0xe8>)
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	6013      	str	r3, [r2, #0]
    encB_last = encB;
 8002148:	4a2e      	ldr	r2, [pc, #184]	@ (8002204 <Update_Encoder_Speeds+0xec>)
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	6013      	str	r3, [r2, #0]

    float dt = SAMPLE_TIME_MS / 1000.0f;
 800214e:	4b2e      	ldr	r3, [pc, #184]	@ (8002208 <Update_Encoder_Speeds+0xf0>)
 8002150:	607b      	str	r3, [r7, #4]
    omegaA = (2.0f * M_PI * dA) / (ENCODER_PPR_A * dt);
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f7fe f9e6 	bl	8000524 <__aeabi_i2d>
 8002158:	a325      	add	r3, pc, #148	@ (adr r3, 80021f0 <Update_Encoder_Speeds+0xd8>)
 800215a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215e:	f7fe fa4b 	bl	80005f8 <__aeabi_dmul>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4614      	mov	r4, r2
 8002168:	461d      	mov	r5, r3
 800216a:	edd7 7a01 	vldr	s15, [r7, #4]
 800216e:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8002172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002176:	ee17 0a90 	vmov	r0, s15
 800217a:	f7fe f9e5 	bl	8000548 <__aeabi_f2d>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4620      	mov	r0, r4
 8002184:	4629      	mov	r1, r5
 8002186:	f7fe fb61 	bl	800084c <__aeabi_ddiv>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4610      	mov	r0, r2
 8002190:	4619      	mov	r1, r3
 8002192:	f7fe fd09 	bl	8000ba8 <__aeabi_d2f>
 8002196:	4603      	mov	r3, r0
 8002198:	4a1c      	ldr	r2, [pc, #112]	@ (800220c <Update_Encoder_Speeds+0xf4>)
 800219a:	6013      	str	r3, [r2, #0]
    omegaB = (2.0f * M_PI * dB) / (ENCODER_PPR_B * dt);
 800219c:	68b8      	ldr	r0, [r7, #8]
 800219e:	f7fe f9c1 	bl	8000524 <__aeabi_i2d>
 80021a2:	a313      	add	r3, pc, #76	@ (adr r3, 80021f0 <Update_Encoder_Speeds+0xd8>)
 80021a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a8:	f7fe fa26 	bl	80005f8 <__aeabi_dmul>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4614      	mov	r4, r2
 80021b2:	461d      	mov	r5, r3
 80021b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80021b8:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 80021bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c0:	ee17 0a90 	vmov	r0, s15
 80021c4:	f7fe f9c0 	bl	8000548 <__aeabi_f2d>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4620      	mov	r0, r4
 80021ce:	4629      	mov	r1, r5
 80021d0:	f7fe fb3c 	bl	800084c <__aeabi_ddiv>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4610      	mov	r0, r2
 80021da:	4619      	mov	r1, r3
 80021dc:	f7fe fce4 	bl	8000ba8 <__aeabi_d2f>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002210 <Update_Encoder_Speeds+0xf8>)
 80021e4:	6013      	str	r3, [r2, #0]
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bdb0      	pop	{r4, r5, r7, pc}
 80021ee:	bf00      	nop
 80021f0:	54442d18 	.word	0x54442d18
 80021f4:	401921fb 	.word	0x401921fb
 80021f8:	20001780 	.word	0x20001780
 80021fc:	200017c8 	.word	0x200017c8
 8002200:	200018c0 	.word	0x200018c0
 8002204:	200018c4 	.word	0x200018c4
 8002208:	3dcccccd 	.word	0x3dcccccd
 800220c:	200018b8 	.word	0x200018b8
 8002210:	200018bc 	.word	0x200018bc

08002214 <MPU6050_Init>:
double dt;

int16_t samples = 0, gyro_x_offset, gyro_y_offset, gyro_z_offset;

void MPU6050_Init (void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, timeOut);
 800221a:	2364      	movs	r3, #100	@ 0x64
 800221c:	9302      	str	r3, [sp, #8]
 800221e:	2301      	movs	r3, #1
 8002220:	9301      	str	r3, [sp, #4]
 8002222:	1dfb      	adds	r3, r7, #7
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2301      	movs	r3, #1
 8002228:	2275      	movs	r2, #117	@ 0x75
 800222a:	21d0      	movs	r1, #208	@ 0xd0
 800222c:	482e      	ldr	r0, [pc, #184]	@ (80022e8 <MPU6050_Init+0xd4>)
 800222e:	f003 fadd 	bl	80057ec <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	2b68      	cmp	r3, #104	@ 0x68
 8002236:	d153      	bne.n	80022e0 <MPU6050_Init+0xcc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0x01;//0x00
 8002238:	2301      	movs	r3, #1
 800223a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, timeOut);
 800223c:	2364      	movs	r3, #100	@ 0x64
 800223e:	9302      	str	r3, [sp, #8]
 8002240:	2301      	movs	r3, #1
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	1dbb      	adds	r3, r7, #6
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	2301      	movs	r3, #1
 800224a:	226b      	movs	r2, #107	@ 0x6b
 800224c:	21d0      	movs	r1, #208	@ 0xd0
 800224e:	4826      	ldr	r0, [pc, #152]	@ (80022e8 <MPU6050_Init+0xd4>)
 8002250:	f003 f9d2 	bl	80055f8 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8002254:	2307      	movs	r3, #7
 8002256:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, timeOut);
 8002258:	2364      	movs	r3, #100	@ 0x64
 800225a:	9302      	str	r3, [sp, #8]
 800225c:	2301      	movs	r3, #1
 800225e:	9301      	str	r3, [sp, #4]
 8002260:	1dbb      	adds	r3, r7, #6
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	2301      	movs	r3, #1
 8002266:	2219      	movs	r2, #25
 8002268:	21d0      	movs	r1, #208	@ 0xd0
 800226a:	481f      	ldr	r0, [pc, #124]	@ (80022e8 <MPU6050_Init+0xd4>)
 800226c:	f003 f9c4 	bl	80055f8 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048
		Data = 0x08;
 8002270:	2308      	movs	r3, #8
 8002272:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, timeOut);
 8002274:	2364      	movs	r3, #100	@ 0x64
 8002276:	9302      	str	r3, [sp, #8]
 8002278:	2301      	movs	r3, #1
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	1dbb      	adds	r3, r7, #6
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	2301      	movs	r3, #1
 8002282:	221c      	movs	r2, #28
 8002284:	21d0      	movs	r1, #208	@ 0xd0
 8002286:	4818      	ldr	r0, [pc, #96]	@ (80022e8 <MPU6050_Init+0xd4>)
 8002288:	f003 f9b6 	bl	80055f8 <HAL_I2C_Mem_Write>

		Data = 0x05;
 800228c:	2305      	movs	r3, #5
 800228e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG_2, 1,&Data, 1, timeOut);
 8002290:	2364      	movs	r3, #100	@ 0x64
 8002292:	9302      	str	r3, [sp, #8]
 8002294:	2301      	movs	r3, #1
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	1dbb      	adds	r3, r7, #6
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2301      	movs	r3, #1
 800229e:	221d      	movs	r2, #29
 80022a0:	21d0      	movs	r1, #208	@ 0xd0
 80022a2:	4811      	ldr	r0, [pc, #68]	@ (80022e8 <MPU6050_Init+0xd4>)
 80022a4:	f003 f9a8 	bl	80055f8 <HAL_I2C_Mem_Write>
		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4
		Data = 0x08;
 80022a8:	2308      	movs	r3, #8
 80022aa:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, timeOut);
 80022ac:	2364      	movs	r3, #100	@ 0x64
 80022ae:	9302      	str	r3, [sp, #8]
 80022b0:	2301      	movs	r3, #1
 80022b2:	9301      	str	r3, [sp, #4]
 80022b4:	1dbb      	adds	r3, r7, #6
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	2301      	movs	r3, #1
 80022ba:	221b      	movs	r2, #27
 80022bc:	21d0      	movs	r1, #208	@ 0xd0
 80022be:	480a      	ldr	r0, [pc, #40]	@ (80022e8 <MPU6050_Init+0xd4>)
 80022c0:	f003 f99a 	bl	80055f8 <HAL_I2C_Mem_Write>
		Data = 0x05;
 80022c4:	2305      	movs	r3, #5
 80022c6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1, timeOut);
 80022c8:	2364      	movs	r3, #100	@ 0x64
 80022ca:	9302      	str	r3, [sp, #8]
 80022cc:	2301      	movs	r3, #1
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	1dbb      	adds	r3, r7, #6
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	2301      	movs	r3, #1
 80022d6:	221a      	movs	r2, #26
 80022d8:	21d0      	movs	r1, #208	@ 0xd0
 80022da:	4803      	ldr	r0, [pc, #12]	@ (80022e8 <MPU6050_Init+0xd4>)
 80022dc:	f003 f98c 	bl	80055f8 <HAL_I2C_Mem_Write>
	}

}
 80022e0:	bf00      	nop
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	200015f4 	.word	0x200015f4
 80022ec:	00000000 	.word	0x00000000

080022f0 <MPU6050_Read_Data>:
void MPU6050_Read_Data(MPU6050_Raw *Raw){
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08c      	sub	sp, #48	@ 0x30
 80022f4:	af04      	add	r7, sp, #16
 80022f6:	6078      	str	r0, [r7, #4]

	uint8_t Rec_Data[14];
	// Read 6 BYTES of data starting from ACCEL_XOUT_H register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, timeOut);
 80022f8:	2364      	movs	r3, #100	@ 0x64
 80022fa:	9302      	str	r3, [sp, #8]
 80022fc:	230e      	movs	r3, #14
 80022fe:	9301      	str	r3, [sp, #4]
 8002300:	f107 0308 	add.w	r3, r7, #8
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2301      	movs	r3, #1
 8002308:	223b      	movs	r2, #59	@ 0x3b
 800230a:	21d0      	movs	r1, #208	@ 0xd0
 800230c:	4891      	ldr	r0, [pc, #580]	@ (8002554 <MPU6050_Read_Data+0x264>)
 800230e:	f003 fa6d 	bl	80057ec <HAL_I2C_Mem_Read>

	Raw->Accel_X_RAW = (int16_t)(Rec_Data[0]  << 8 | Rec_Data [1]);
 8002312:	7a3b      	ldrb	r3, [r7, #8]
 8002314:	b21b      	sxth	r3, r3
 8002316:	021b      	lsls	r3, r3, #8
 8002318:	b21a      	sxth	r2, r3
 800231a:	7a7b      	ldrb	r3, [r7, #9]
 800231c:	b21b      	sxth	r3, r3
 800231e:	4313      	orrs	r3, r2
 8002320:	b21a      	sxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	801a      	strh	r2, [r3, #0]
	Raw->Accel_Y_RAW = (int16_t)(Rec_Data[2]  << 8 | Rec_Data [3]);
 8002326:	7abb      	ldrb	r3, [r7, #10]
 8002328:	b21b      	sxth	r3, r3
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	b21a      	sxth	r2, r3
 800232e:	7afb      	ldrb	r3, [r7, #11]
 8002330:	b21b      	sxth	r3, r3
 8002332:	4313      	orrs	r3, r2
 8002334:	b21a      	sxth	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	805a      	strh	r2, [r3, #2]
	Raw->Accel_Z_RAW = (int16_t)(Rec_Data[4]  << 8 | Rec_Data [5]);
 800233a:	7b3b      	ldrb	r3, [r7, #12]
 800233c:	b21b      	sxth	r3, r3
 800233e:	021b      	lsls	r3, r3, #8
 8002340:	b21a      	sxth	r2, r3
 8002342:	7b7b      	ldrb	r3, [r7, #13]
 8002344:	b21b      	sxth	r3, r3
 8002346:	4313      	orrs	r3, r2
 8002348:	b21a      	sxth	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	809a      	strh	r2, [r3, #4]
	Raw->Temp        = (int16_t)(Rec_Data[6]  << 8 | Rec_Data [7]);
 800234e:	7bbb      	ldrb	r3, [r7, #14]
 8002350:	b21b      	sxth	r3, r3
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	b21a      	sxth	r2, r3
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	b21b      	sxth	r3, r3
 800235a:	4313      	orrs	r3, r2
 800235c:	b21b      	sxth	r3, r3
 800235e:	ee07 3a90 	vmov	s15, r3
 8002362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	Raw->Gyro_X_RAW  = (int16_t)(Rec_Data[8]  << 8 | Rec_Data [9]);
 800236c:	7c3b      	ldrb	r3, [r7, #16]
 800236e:	b21b      	sxth	r3, r3
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	b21a      	sxth	r2, r3
 8002374:	7c7b      	ldrb	r3, [r7, #17]
 8002376:	b21b      	sxth	r3, r3
 8002378:	4313      	orrs	r3, r2
 800237a:	b21a      	sxth	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	829a      	strh	r2, [r3, #20]
	Raw->Gyro_Y_RAW  = (int16_t)(Rec_Data[10] << 8 | Rec_Data [11]);
 8002380:	7cbb      	ldrb	r3, [r7, #18]
 8002382:	b21b      	sxth	r3, r3
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	b21a      	sxth	r2, r3
 8002388:	7cfb      	ldrb	r3, [r7, #19]
 800238a:	b21b      	sxth	r3, r3
 800238c:	4313      	orrs	r3, r2
 800238e:	b21a      	sxth	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	82da      	strh	r2, [r3, #22]
	Raw->Gyro_Z_RAW  = (int16_t)(Rec_Data[12] << 8 | Rec_Data [13]);
 8002394:	7d3b      	ldrb	r3, [r7, #20]
 8002396:	b21b      	sxth	r3, r3
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b21a      	sxth	r2, r3
 800239c:	7d7b      	ldrb	r3, [r7, #21]
 800239e:	b21b      	sxth	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b21a      	sxth	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	831a      	strh	r2, [r3, #24]
	     for more details check ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048 		 * ****/
	Raw->Ax = Raw->Accel_X_RAW/8192.0; //16384.0;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe f8b8 	bl	8000524 <__aeabi_i2d>
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	4b67      	ldr	r3, [pc, #412]	@ (8002558 <MPU6050_Read_Data+0x268>)
 80023ba:	f7fe fa47 	bl	800084c <__aeabi_ddiv>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4610      	mov	r0, r2
 80023c4:	4619      	mov	r1, r3
 80023c6:	f7fe fbef 	bl	8000ba8 <__aeabi_d2f>
 80023ca:	4602      	mov	r2, r0
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	609a      	str	r2, [r3, #8]
	Raw->Ay = Raw->Accel_Y_RAW/8192.0;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe f8a4 	bl	8000524 <__aeabi_i2d>
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	4b5d      	ldr	r3, [pc, #372]	@ (8002558 <MPU6050_Read_Data+0x268>)
 80023e2:	f7fe fa33 	bl	800084c <__aeabi_ddiv>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	4610      	mov	r0, r2
 80023ec:	4619      	mov	r1, r3
 80023ee:	f7fe fbdb 	bl	8000ba8 <__aeabi_d2f>
 80023f2:	4602      	mov	r2, r0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	60da      	str	r2, [r3, #12]
	Raw->Az = Raw->Accel_Z_RAW/8192.0;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f890 	bl	8000524 <__aeabi_i2d>
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <MPU6050_Read_Data+0x268>)
 800240a:	f7fe fa1f 	bl	800084c <__aeabi_ddiv>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4610      	mov	r0, r2
 8002414:	4619      	mov	r1, r3
 8002416:	f7fe fbc7 	bl	8000ba8 <__aeabi_d2f>
 800241a:	4602      	mov	r2, r0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	611a      	str	r2, [r3, #16]
	// Tnh dt
	    static uint32_t lastTick = 0;
	    uint32_t now = HAL_GetTick();
 8002420:	f002 fc7e 	bl	8004d20 <HAL_GetTick>
 8002424:	61f8      	str	r0, [r7, #28]
	    float dt = (now - lastTick) / 1000.0f;
 8002426:	4b4d      	ldr	r3, [pc, #308]	@ (800255c <MPU6050_Read_Data+0x26c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	69fa      	ldr	r2, [r7, #28]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	ee07 3a90 	vmov	s15, r3
 8002432:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002436:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002560 <MPU6050_Read_Data+0x270>
 800243a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800243e:	edc7 7a06 	vstr	s15, [r7, #24]
	    lastTick = now;
 8002442:	4a46      	ldr	r2, [pc, #280]	@ (800255c <MPU6050_Read_Data+0x26c>)
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	6013      	str	r3, [r2, #0]

	    // Tch phn yaw
	    Raw->YawChange += Raw->Gz * dt;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8002454:	edd7 7a06 	vldr	s15, [r7, #24]
 8002458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800245c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	    angle= Raw->YawChange;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246a:	4a3e      	ldr	r2, [pc, #248]	@ (8002564 <MPU6050_Read_Data+0x274>)
 800246c:	6013      	str	r3, [r2, #0]
         for more details check GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4  			****/
		if(samples<32) {
 800246e:	4b3e      	ldr	r3, [pc, #248]	@ (8002568 <MPU6050_Read_Data+0x278>)
 8002470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002474:	2b1f      	cmp	r3, #31
 8002476:	dc09      	bgt.n	800248c <MPU6050_Read_Data+0x19c>
		  samples ++;
 8002478:	4b3b      	ldr	r3, [pc, #236]	@ (8002568 <MPU6050_Read_Data+0x278>)
 800247a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800247e:	b29b      	uxth	r3, r3
 8002480:	3301      	adds	r3, #1
 8002482:	b29b      	uxth	r3, r3
 8002484:	b21a      	sxth	r2, r3
 8002486:	4b38      	ldr	r3, [pc, #224]	@ (8002568 <MPU6050_Read_Data+0x278>)
 8002488:	801a      	strh	r2, [r3, #0]
		  return ;
 800248a:	e0d8      	b.n	800263e <MPU6050_Read_Data+0x34e>
		} else if(samples <64) {
 800248c:	4b36      	ldr	r3, [pc, #216]	@ (8002568 <MPU6050_Read_Data+0x278>)
 800248e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002492:	2b3f      	cmp	r3, #63	@ 0x3f
 8002494:	dc30      	bgt.n	80024f8 <MPU6050_Read_Data+0x208>
			gyro_x_offset += Raw->Gyro_X_RAW;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800249c:	b29a      	uxth	r2, r3
 800249e:	4b33      	ldr	r3, [pc, #204]	@ (800256c <MPU6050_Read_Data+0x27c>)
 80024a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	4413      	add	r3, r2
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	b21a      	sxth	r2, r3
 80024ac:	4b2f      	ldr	r3, [pc, #188]	@ (800256c <MPU6050_Read_Data+0x27c>)
 80024ae:	801a      	strh	r2, [r3, #0]
			gyro_y_offset += Raw->Gyro_Y_RAW;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002570 <MPU6050_Read_Data+0x280>)
 80024ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	4413      	add	r3, r2
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	b21a      	sxth	r2, r3
 80024c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002570 <MPU6050_Read_Data+0x280>)
 80024c8:	801a      	strh	r2, [r3, #0]
			gyro_z_offset += Raw->Gyro_Z_RAW;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	4b28      	ldr	r3, [pc, #160]	@ (8002574 <MPU6050_Read_Data+0x284>)
 80024d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d8:	b29b      	uxth	r3, r3
 80024da:	4413      	add	r3, r2
 80024dc:	b29b      	uxth	r3, r3
 80024de:	b21a      	sxth	r2, r3
 80024e0:	4b24      	ldr	r3, [pc, #144]	@ (8002574 <MPU6050_Read_Data+0x284>)
 80024e2:	801a      	strh	r2, [r3, #0]
			samples++;
 80024e4:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <MPU6050_Read_Data+0x278>)
 80024e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3301      	adds	r3, #1
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	b21a      	sxth	r2, r3
 80024f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002568 <MPU6050_Read_Data+0x278>)
 80024f4:	801a      	strh	r2, [r3, #0]
			return;
 80024f6:	e0a2      	b.n	800263e <MPU6050_Read_Data+0x34e>
		} else if(samples==64) {
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <MPU6050_Read_Data+0x278>)
 80024fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024fe:	2b40      	cmp	r3, #64	@ 0x40
 8002500:	d13a      	bne.n	8002578 <MPU6050_Read_Data+0x288>
			gyro_x_offset /= 32;
 8002502:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <MPU6050_Read_Data+0x27c>)
 8002504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002508:	2b00      	cmp	r3, #0
 800250a:	da00      	bge.n	800250e <MPU6050_Read_Data+0x21e>
 800250c:	331f      	adds	r3, #31
 800250e:	115b      	asrs	r3, r3, #5
 8002510:	b21a      	sxth	r2, r3
 8002512:	4b16      	ldr	r3, [pc, #88]	@ (800256c <MPU6050_Read_Data+0x27c>)
 8002514:	801a      	strh	r2, [r3, #0]
			gyro_y_offset /= 32;
 8002516:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <MPU6050_Read_Data+0x280>)
 8002518:	f9b3 3000 	ldrsh.w	r3, [r3]
 800251c:	2b00      	cmp	r3, #0
 800251e:	da00      	bge.n	8002522 <MPU6050_Read_Data+0x232>
 8002520:	331f      	adds	r3, #31
 8002522:	115b      	asrs	r3, r3, #5
 8002524:	b21a      	sxth	r2, r3
 8002526:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <MPU6050_Read_Data+0x280>)
 8002528:	801a      	strh	r2, [r3, #0]
			gyro_z_offset /= 32;
 800252a:	4b12      	ldr	r3, [pc, #72]	@ (8002574 <MPU6050_Read_Data+0x284>)
 800252c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002530:	2b00      	cmp	r3, #0
 8002532:	da00      	bge.n	8002536 <MPU6050_Read_Data+0x246>
 8002534:	331f      	adds	r3, #31
 8002536:	115b      	asrs	r3, r3, #5
 8002538:	b21a      	sxth	r2, r3
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <MPU6050_Read_Data+0x284>)
 800253c:	801a      	strh	r2, [r3, #0]
			samples++;
 800253e:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <MPU6050_Read_Data+0x278>)
 8002540:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002544:	b29b      	uxth	r3, r3
 8002546:	3301      	adds	r3, #1
 8002548:	b29b      	uxth	r3, r3
 800254a:	b21a      	sxth	r2, r3
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <MPU6050_Read_Data+0x278>)
 800254e:	801a      	strh	r2, [r3, #0]
 8002550:	e039      	b.n	80025c6 <MPU6050_Read_Data+0x2d6>
 8002552:	bf00      	nop
 8002554:	200015f4 	.word	0x200015f4
 8002558:	40c00000 	.word	0x40c00000
 800255c:	200018e0 	.word	0x200018e0
 8002560:	447a0000 	.word	0x447a0000
 8002564:	200018b4 	.word	0x200018b4
 8002568:	200018d8 	.word	0x200018d8
 800256c:	200018da 	.word	0x200018da
 8002570:	200018dc 	.word	0x200018dc
 8002574:	200018de 	.word	0x200018de
		} else {
			Raw->Gyro_X_RAW -= gyro_x_offset;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800257e:	b29a      	uxth	r2, r3
 8002580:	4b33      	ldr	r3, [pc, #204]	@ (8002650 <MPU6050_Read_Data+0x360>)
 8002582:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002586:	b29b      	uxth	r3, r3
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	b29b      	uxth	r3, r3
 800258c:	b21a      	sxth	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	829a      	strh	r2, [r3, #20]
			Raw->Gyro_Y_RAW -= gyro_y_offset;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002598:	b29a      	uxth	r2, r3
 800259a:	4b2e      	ldr	r3, [pc, #184]	@ (8002654 <MPU6050_Read_Data+0x364>)
 800259c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	b21a      	sxth	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	82da      	strh	r2, [r3, #22]
			Raw->Gyro_Z_RAW -= gyro_z_offset;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	4b28      	ldr	r3, [pc, #160]	@ (8002658 <MPU6050_Read_Data+0x368>)
 80025b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	b29b      	uxth	r3, r3
 80025c0:	b21a      	sxth	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	831a      	strh	r2, [r3, #24]
		}
	Raw->Gx = Raw->Gyro_X_RAW/65.5;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffa9 	bl	8000524 <__aeabi_i2d>
 80025d2:	a31d      	add	r3, pc, #116	@ (adr r3, 8002648 <MPU6050_Read_Data+0x358>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	f7fe f938 	bl	800084c <__aeabi_ddiv>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4610      	mov	r0, r2
 80025e2:	4619      	mov	r1, r3
 80025e4:	f7fe fae0 	bl	8000ba8 <__aeabi_d2f>
 80025e8:	4602      	mov	r2, r0
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	61da      	str	r2, [r3, #28]
	Raw->Gy = Raw->Gyro_Y_RAW/65.5;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd ff95 	bl	8000524 <__aeabi_i2d>
 80025fa:	a313      	add	r3, pc, #76	@ (adr r3, 8002648 <MPU6050_Read_Data+0x358>)
 80025fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002600:	f7fe f924 	bl	800084c <__aeabi_ddiv>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4610      	mov	r0, r2
 800260a:	4619      	mov	r1, r3
 800260c:	f7fe facc 	bl	8000ba8 <__aeabi_d2f>
 8002610:	4602      	mov	r2, r0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	621a      	str	r2, [r3, #32]
	Raw->Gz = Raw->Gyro_Z_RAW/65.5;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800261c:	4618      	mov	r0, r3
 800261e:	f7fd ff81 	bl	8000524 <__aeabi_i2d>
 8002622:	a309      	add	r3, pc, #36	@ (adr r3, 8002648 <MPU6050_Read_Data+0x358>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fe f910 	bl	800084c <__aeabi_ddiv>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f7fe fab8 	bl	8000ba8 <__aeabi_d2f>
 8002638:	4602      	mov	r2, r0
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	625a      	str	r2, [r3, #36]	@ 0x24

}
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	f3af 8000 	nop.w
 8002648:	00000000 	.word	0x00000000
 800264c:	40506000 	.word	0x40506000
 8002650:	200018da 	.word	0x200018da
 8002654:	200018dc 	.word	0x200018dc
 8002658:	200018de 	.word	0x200018de
 800265c:	00000000 	.word	0x00000000

08002660 <MPU6050_Read_Angle>:

void MPU6050_Read_Angle(MPU6050_Data *Angle){
 8002660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002664:	b08e      	sub	sp, #56	@ 0x38
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
	MPU6050_Raw Raw;
	MPU6050_Read_Data(&Raw);
 800266a:	f107 0308 	add.w	r3, r7, #8
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff fe3e 	bl	80022f0 <MPU6050_Read_Data>

	Angle->Pitch_Accel = -atan(Raw.Ax/(sqrt(pow(Raw.Ay,2) + pow(Raw.Az,2)))) * 180/3.145926;
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd ff66 	bl	8000548 <__aeabi_f2d>
 800267c:	4680      	mov	r8, r0
 800267e:	4689      	mov	r9, r1
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fd ff60 	bl	8000548 <__aeabi_f2d>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	ed9f 1bc6 	vldr	d1, [pc, #792]	@ 80029a8 <MPU6050_Read_Angle+0x348>
 8002690:	ec43 2b10 	vmov	d0, r2, r3
 8002694:	f009 f930 	bl	800b8f8 <pow>
 8002698:	ec5b ab10 	vmov	sl, fp, d0
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ff52 	bl	8000548 <__aeabi_f2d>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	ed9f 1bbf 	vldr	d1, [pc, #764]	@ 80029a8 <MPU6050_Read_Angle+0x348>
 80026ac:	ec43 2b10 	vmov	d0, r2, r3
 80026b0:	f009 f922 	bl	800b8f8 <pow>
 80026b4:	ec53 2b10 	vmov	r2, r3, d0
 80026b8:	4650      	mov	r0, sl
 80026ba:	4659      	mov	r1, fp
 80026bc:	f7fd fde6 	bl	800028c <__adddf3>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	ec43 2b17 	vmov	d7, r2, r3
 80026c8:	eeb0 0a47 	vmov.f32	s0, s14
 80026cc:	eef0 0a67 	vmov.f32	s1, s15
 80026d0:	f009 f982 	bl	800b9d8 <sqrt>
 80026d4:	ec53 2b10 	vmov	r2, r3, d0
 80026d8:	4640      	mov	r0, r8
 80026da:	4649      	mov	r1, r9
 80026dc:	f7fe f8b6 	bl	800084c <__aeabi_ddiv>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	ec43 2b17 	vmov	d7, r2, r3
 80026e8:	eeb0 0a47 	vmov.f32	s0, s14
 80026ec:	eef0 0a67 	vmov.f32	s1, s15
 80026f0:	f009 f99e 	bl	800ba30 <atan>
 80026f4:	ec53 2b10 	vmov	r2, r3, d0
 80026f8:	4614      	mov	r4, r2
 80026fa:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80026fe:	f04f 0200 	mov.w	r2, #0
 8002702:	4bb1      	ldr	r3, [pc, #708]	@ (80029c8 <MPU6050_Read_Angle+0x368>)
 8002704:	4620      	mov	r0, r4
 8002706:	4629      	mov	r1, r5
 8002708:	f7fd ff76 	bl	80005f8 <__aeabi_dmul>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4610      	mov	r0, r2
 8002712:	4619      	mov	r1, r3
 8002714:	a3a6      	add	r3, pc, #664	@ (adr r3, 80029b0 <MPU6050_Read_Angle+0x350>)
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	f7fe f897 	bl	800084c <__aeabi_ddiv>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe fa3f 	bl	8000ba8 <__aeabi_d2f>
 800272a:	4602      	mov	r2, r0
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	605a      	str	r2, [r3, #4]
	Angle->Row_Accel   =  atan(Raw.Ay/(sqrt(pow(Raw.Ax,2) + pow(Raw.Az,2)))) * 180/3.145926;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fd ff08 	bl	8000548 <__aeabi_f2d>
 8002738:	4604      	mov	r4, r0
 800273a:	460d      	mov	r5, r1
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd ff02 	bl	8000548 <__aeabi_f2d>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 80029a8 <MPU6050_Read_Angle+0x348>
 800274c:	ec43 2b10 	vmov	d0, r2, r3
 8002750:	f009 f8d2 	bl	800b8f8 <pow>
 8002754:	ec59 8b10 	vmov	r8, r9, d0
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	4618      	mov	r0, r3
 800275c:	f7fd fef4 	bl	8000548 <__aeabi_f2d>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	ed9f 1b90 	vldr	d1, [pc, #576]	@ 80029a8 <MPU6050_Read_Angle+0x348>
 8002768:	ec43 2b10 	vmov	d0, r2, r3
 800276c:	f009 f8c4 	bl	800b8f8 <pow>
 8002770:	ec53 2b10 	vmov	r2, r3, d0
 8002774:	4640      	mov	r0, r8
 8002776:	4649      	mov	r1, r9
 8002778:	f7fd fd88 	bl	800028c <__adddf3>
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	ec43 2b17 	vmov	d7, r2, r3
 8002784:	eeb0 0a47 	vmov.f32	s0, s14
 8002788:	eef0 0a67 	vmov.f32	s1, s15
 800278c:	f009 f924 	bl	800b9d8 <sqrt>
 8002790:	ec53 2b10 	vmov	r2, r3, d0
 8002794:	4620      	mov	r0, r4
 8002796:	4629      	mov	r1, r5
 8002798:	f7fe f858 	bl	800084c <__aeabi_ddiv>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	ec43 2b17 	vmov	d7, r2, r3
 80027a4:	eeb0 0a47 	vmov.f32	s0, s14
 80027a8:	eef0 0a67 	vmov.f32	s1, s15
 80027ac:	f009 f940 	bl	800ba30 <atan>
 80027b0:	ec51 0b10 	vmov	r0, r1, d0
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	4b83      	ldr	r3, [pc, #524]	@ (80029c8 <MPU6050_Read_Angle+0x368>)
 80027ba:	f7fd ff1d 	bl	80005f8 <__aeabi_dmul>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	a37a      	add	r3, pc, #488	@ (adr r3, 80029b0 <MPU6050_Read_Angle+0x350>)
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f7fe f83e 	bl	800084c <__aeabi_ddiv>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4610      	mov	r0, r2
 80027d6:	4619      	mov	r1, r3
 80027d8:	f7fe f9e6 	bl	8000ba8 <__aeabi_d2f>
 80027dc:	4602      	mov	r2, r0
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	609a      	str	r2, [r3, #8]

	dt = (double) (HAL_GetTick() - timer) / 1000;
 80027e2:	f002 fa9d 	bl	8004d20 <HAL_GetTick>
 80027e6:	4603      	mov	r3, r0
 80027e8:	4a78      	ldr	r2, [pc, #480]	@ (80029cc <MPU6050_Read_Angle+0x36c>)
 80027ea:	8812      	ldrh	r2, [r2, #0]
 80027ec:	1a9b      	subs	r3, r3, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7fd fe88 	bl	8000504 <__aeabi_ui2d>
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	4b75      	ldr	r3, [pc, #468]	@ (80029d0 <MPU6050_Read_Angle+0x370>)
 80027fa:	f7fe f827 	bl	800084c <__aeabi_ddiv>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4974      	ldr	r1, [pc, #464]	@ (80029d4 <MPU6050_Read_Angle+0x374>)
 8002804:	e9c1 2300 	strd	r2, r3, [r1]
//		dt = (__HAL_TIM_GET_COUNTER(&htim1) - timer) / 1000000;
//	}else{
//		dt = (20000 - timer + __HAL_TIM_GET_COUNTER(&htim1)) / 1000000;
//	}

	Angle->Pitch_Gyro = Angle->Pitch_Gyro + Raw.Gy*dt;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	4618      	mov	r0, r3
 800280e:	f7fd fe9b 	bl	8000548 <__aeabi_f2d>
 8002812:	4604      	mov	r4, r0
 8002814:	460d      	mov	r5, r1
 8002816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002818:	4618      	mov	r0, r3
 800281a:	f7fd fe95 	bl	8000548 <__aeabi_f2d>
 800281e:	4b6d      	ldr	r3, [pc, #436]	@ (80029d4 <MPU6050_Read_Angle+0x374>)
 8002820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002824:	f7fd fee8 	bl	80005f8 <__aeabi_dmul>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	4620      	mov	r0, r4
 800282e:	4629      	mov	r1, r5
 8002830:	f7fd fd2c 	bl	800028c <__adddf3>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4610      	mov	r0, r2
 800283a:	4619      	mov	r1, r3
 800283c:	f7fe f9b4 	bl	8000ba8 <__aeabi_d2f>
 8002840:	4602      	mov	r2, r0
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	60da      	str	r2, [r3, #12]
	Angle->Row_Gyro   = Angle->Row_Gyro   + Raw.Gx*dt;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fe7c 	bl	8000548 <__aeabi_f2d>
 8002850:	4604      	mov	r4, r0
 8002852:	460d      	mov	r5, r1
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	4618      	mov	r0, r3
 8002858:	f7fd fe76 	bl	8000548 <__aeabi_f2d>
 800285c:	4b5d      	ldr	r3, [pc, #372]	@ (80029d4 <MPU6050_Read_Angle+0x374>)
 800285e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002862:	f7fd fec9 	bl	80005f8 <__aeabi_dmul>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	4620      	mov	r0, r4
 800286c:	4629      	mov	r1, r5
 800286e:	f7fd fd0d 	bl	800028c <__adddf3>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	f7fe f995 	bl	8000ba8 <__aeabi_d2f>
 800287e:	4602      	mov	r2, r0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	611a      	str	r2, [r3, #16]
	Angle->Yaw_Gyro   = Angle->Yaw_Gyro   + Raw.Gz*dt;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	4618      	mov	r0, r3
 800288a:	f7fd fe5d 	bl	8000548 <__aeabi_f2d>
 800288e:	4604      	mov	r4, r0
 8002890:	460d      	mov	r5, r1
 8002892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe57 	bl	8000548 <__aeabi_f2d>
 800289a:	4b4e      	ldr	r3, [pc, #312]	@ (80029d4 <MPU6050_Read_Angle+0x374>)
 800289c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a0:	f7fd feaa 	bl	80005f8 <__aeabi_dmul>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4620      	mov	r0, r4
 80028aa:	4629      	mov	r1, r5
 80028ac:	f7fd fcee 	bl	800028c <__adddf3>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4610      	mov	r0, r2
 80028b6:	4619      	mov	r1, r3
 80028b8:	f7fe f976 	bl	8000ba8 <__aeabi_d2f>
 80028bc:	4602      	mov	r2, r0
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	615a      	str	r2, [r3, #20]
//	timer = __HAL_TIM_GET_COUNTER(&htim1);
	timer = HAL_GetTick();
 80028c2:	f002 fa2d 	bl	8004d20 <HAL_GetTick>
 80028c6:	4603      	mov	r3, r0
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	4b40      	ldr	r3, [pc, #256]	@ (80029cc <MPU6050_Read_Angle+0x36c>)
 80028cc:	801a      	strh	r2, [r3, #0]

	Angle->Pitch = Angle->Pitch_Gyro*0.95 + Angle->Pitch_Accel*0.05;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fd fe38 	bl	8000548 <__aeabi_f2d>
 80028d8:	a337      	add	r3, pc, #220	@ (adr r3, 80029b8 <MPU6050_Read_Angle+0x358>)
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	f7fd fe8b 	bl	80005f8 <__aeabi_dmul>
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	4614      	mov	r4, r2
 80028e8:	461d      	mov	r5, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe2a 	bl	8000548 <__aeabi_f2d>
 80028f4:	a332      	add	r3, pc, #200	@ (adr r3, 80029c0 <MPU6050_Read_Angle+0x360>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe7d 	bl	80005f8 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4620      	mov	r0, r4
 8002904:	4629      	mov	r1, r5
 8002906:	f7fd fcc1 	bl	800028c <__adddf3>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4610      	mov	r0, r2
 8002910:	4619      	mov	r1, r3
 8002912:	f7fe f949 	bl	8000ba8 <__aeabi_d2f>
 8002916:	4602      	mov	r2, r0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	619a      	str	r2, [r3, #24]
	Angle->Row   = Angle->Row_Gyro*0.95   + Angle->Row_Accel*0.05;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	691b      	ldr	r3, [r3, #16]
 8002920:	4618      	mov	r0, r3
 8002922:	f7fd fe11 	bl	8000548 <__aeabi_f2d>
 8002926:	a324      	add	r3, pc, #144	@ (adr r3, 80029b8 <MPU6050_Read_Angle+0x358>)
 8002928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292c:	f7fd fe64 	bl	80005f8 <__aeabi_dmul>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4614      	mov	r4, r2
 8002936:	461d      	mov	r5, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fd fe03 	bl	8000548 <__aeabi_f2d>
 8002942:	a31f      	add	r3, pc, #124	@ (adr r3, 80029c0 <MPU6050_Read_Angle+0x360>)
 8002944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002948:	f7fd fe56 	bl	80005f8 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4620      	mov	r0, r4
 8002952:	4629      	mov	r1, r5
 8002954:	f7fd fc9a 	bl	800028c <__adddf3>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4610      	mov	r0, r2
 800295e:	4619      	mov	r1, r3
 8002960:	f7fe f922 	bl	8000ba8 <__aeabi_d2f>
 8002964:	4602      	mov	r2, r0
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	61da      	str	r2, [r3, #28]
	Angle->Yaw   = Angle->Yaw_Gyro;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695a      	ldr	r2, [r3, #20]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	621a      	str	r2, [r3, #32]

	Angle->TempdegC = (float) ((int16_t) Raw.Temp / (float) 340.0 + (float) 36.53);
 8002972:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002976:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800297a:	ee17 3a90 	vmov	r3, s15
 800297e:	b21b      	sxth	r3, r3
 8002980:	ee07 3a90 	vmov	s15, r3
 8002984:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002988:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80029d8 <MPU6050_Read_Angle+0x378>
 800298c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002990:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80029dc <MPU6050_Read_Angle+0x37c>
 8002994:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	edc3 7a00 	vstr	s15, [r3]
}
 800299e:	bf00      	nop
 80029a0:	3738      	adds	r7, #56	@ 0x38
 80029a2:	46bd      	mov	sp, r7
 80029a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a8:	00000000 	.word	0x00000000
 80029ac:	40000000 	.word	0x40000000
 80029b0:	402d16b9 	.word	0x402d16b9
 80029b4:	40092adb 	.word	0x40092adb
 80029b8:	66666666 	.word	0x66666666
 80029bc:	3fee6666 	.word	0x3fee6666
 80029c0:	9999999a 	.word	0x9999999a
 80029c4:	3fa99999 	.word	0x3fa99999
 80029c8:	40668000 	.word	0x40668000
 80029cc:	200018c8 	.word	0x200018c8
 80029d0:	408f4000 	.word	0x408f4000
 80029d4:	200018d0 	.word	0x200018d0
 80029d8:	43aa0000 	.word	0x43aa0000
 80029dc:	42121eb8 	.word	0x42121eb8

080029e0 <initMouseMaze>:
};

//  ===== FUNCTIONS DEFINITION =====

void initMouseMaze(mouse_type *mouse, cell_type maze[][MAZE_SIZE])
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08c      	sub	sp, #48	@ 0x30
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
    *mouse = (mouse_type){2.0f, 0, 0}; // direction=East, at (0,0)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]

    // Initialize our undiscovered map
    for (int y = 0; y < MAZE_SIZE; y++)
 80029fe:	2300      	movs	r3, #0
 8002a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a02:	e051      	b.n	8002aa8 <initMouseMaze+0xc8>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8002a04:	2300      	movs	r3, #0
 8002a06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a08:	e048      	b.n	8002a9c <initMouseMaze+0xbc>
        {
            maze[y][x].dist = 255;
 8002a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	019b      	lsls	r3, r3, #6
 8002a14:	461a      	mov	r2, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	1899      	adds	r1, r3, r2
 8002a1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	3302      	adds	r3, #2
 8002a28:	22ff      	movs	r2, #255	@ 0xff
 8002a2a:	801a      	strh	r2, [r3, #0]
            maze[y][x].previous_point = (point_type){-1, -1};
 8002a2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a2e:	4613      	mov	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4413      	add	r3, r2
 8002a34:	019b      	lsls	r3, r3, #6
 8002a36:	461a      	mov	r2, r3
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	1899      	adds	r1, r3, r2
 8002a3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a3e:	4613      	mov	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4413      	add	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	440b      	add	r3, r1
 8002a48:	4a28      	ldr	r2, [pc, #160]	@ (8002aec <initMouseMaze+0x10c>)
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a50:	e883 0003 	stmia.w	r3, {r0, r1}
            maze[y][x].known = false;
 8002a54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	019b      	lsls	r3, r3, #6
 8002a5e:	461a      	mov	r2, r3
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	1899      	adds	r1, r3, r2
 8002a64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a66:	4613      	mov	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	440b      	add	r3, r1
 8002a70:	3301      	adds	r3, #1
 8002a72:	2200      	movs	r2, #0
 8002a74:	701a      	strb	r2, [r3, #0]
            maze[y][x].wall = 0x0F; // unknown -> all walls assumed
 8002a76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	019b      	lsls	r3, r3, #6
 8002a80:	461a      	mov	r2, r3
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	1899      	adds	r1, r3, r2
 8002a86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	220f      	movs	r2, #15
 8002a94:	701a      	strb	r2, [r3, #0]
        for (int x = 0; x < MAZE_SIZE; x++)
 8002a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a98:	3301      	adds	r3, #1
 8002a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a9e:	2b0f      	cmp	r3, #15
 8002aa0:	ddb3      	ble.n	8002a0a <initMouseMaze+0x2a>
    for (int y = 0; y < MAZE_SIZE; y++)
 8002aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aaa:	2b0f      	cmp	r3, #15
 8002aac:	ddaa      	ble.n	8002a04 <initMouseMaze+0x24>
        }
    }

    // Start cell_type known
    maze[0][0].dist = 0;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	805a      	strh	r2, [r3, #2]
    maze[0][0].previous_point = (point_type){0, 0};
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2200      	movs	r2, #0
 8002abe:	609a      	str	r2, [r3, #8]
    maze[0][0].known = true;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	705a      	strb	r2, [r3, #1]

    setWall(maze, mouse); // Read sensors at the start
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	6838      	ldr	r0, [r7, #0]
 8002aca:	f000 fbec 	bl	80032a6 <setWall>

    // Render the ground-truth maze (for debugging/sim view)
    renderMaze(REAL_MAZE);
 8002ace:	4808      	ldr	r0, [pc, #32]	@ (8002af0 <initMouseMaze+0x110>)
 8002ad0:	f001 fdce 	bl	8004670 <renderMaze>

    printf("Initialized\n");
 8002ad4:	4807      	ldr	r0, [pc, #28]	@ (8002af4 <initMouseMaze+0x114>)
 8002ad6:	f006 fd9f 	bl	8009618 <puts>
    fetchMouseData(*mouse);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002ae0:	f000 f8bc 	bl	8002c5c <fetchMouseData>
}
 8002ae4:	bf00      	nop
 8002ae6:	3730      	adds	r7, #48	@ 0x30
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	0800ccec 	.word	0x0800ccec
 8002af0:	20000004 	.word	0x20000004
 8002af4:	0800cce0 	.word	0x0800cce0

08002af8 <explore>:

void explore(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08c      	sub	sp, #48	@ 0x30
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
    while (1)
    {
        // If nothing unknown remains, we are done
        point_type target = findNearestUnknown(maze, mouse->x, mouse->y);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f107 0008 	add.w	r0, r7, #8
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	f001 f822 	bl	8003b58 <findNearestUnknown>
        if (target.x == -1)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1a:	d103      	bne.n	8002b24 <explore+0x2c>
        {
            printf("Exploration completed\n");
 8002b1c:	484c      	ldr	r0, [pc, #304]	@ (8002c50 <explore+0x158>)
 8002b1e:	f006 fd7b 	bl	8009618 <puts>
        if (!moved || (mouse->x == prev_x && mouse->y == prev_y))
        {
            goTo(maze, mouse, target.x, target.y);
        }
    }
}
 8002b22:	e092      	b.n	8002c4a <explore+0x152>
        int prev_x = mouse->x, prev_y = mouse->y;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	623b      	str	r3, [r7, #32]
        int x = mouse->x, y = mouse->y;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	61fb      	str	r3, [r7, #28]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	61bb      	str	r3, [r7, #24]
        bool moved = false;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        for (int dir = 0; dir < 4; dir++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b46:	e063      	b.n	8002c10 <explore+0x118>
            int nx = x + DELTA_X[dir];
 8002b48:	4a42      	ldr	r2, [pc, #264]	@ (8002c54 <explore+0x15c>)
 8002b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b50:	69fa      	ldr	r2, [r7, #28]
 8002b52:	4413      	add	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]
            int ny = y + DELTA_Y[dir];
 8002b56:	4a40      	ldr	r2, [pc, #256]	@ (8002c58 <explore+0x160>)
 8002b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4413      	add	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
            if (!isValid(nx, ny)) continue;
 8002b64:	6939      	ldr	r1, [r7, #16]
 8002b66:	6978      	ldr	r0, [r7, #20]
 8002b68:	f000 fb80 	bl	800326c <isValid>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f083 0301 	eor.w	r3, r3, #1
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d143      	bne.n	8002c00 <explore+0x108>
            if (maze[ny][nx].known) continue; // don't enter explored cells
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	019b      	lsls	r3, r3, #6
 8002b82:	461a      	mov	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	1899      	adds	r1, r3, r2
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3301      	adds	r3, #1
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d133      	bne.n	8002c04 <explore+0x10c>
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // 1 = wall present
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	019b      	lsls	r3, r3, #6
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	1899      	adds	r1, r3, r2
 8002bac:	69fa      	ldr	r2, [r7, #28]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bbe:	f1c3 0303 	rsb	r3, r3, #3
 8002bc2:	fa42 f303 	asr.w	r3, r2, r3
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d11c      	bne.n	8002c08 <explore+0x110>
            rotateTo(mouse, (float) dir + 1); // NESW are 1,2,3,4
 8002bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd0:	ee07 3a90 	vmov	s15, r3
 8002bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bd8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bdc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002be0:	eeb0 0a67 	vmov.f32	s0, s15
 8002be4:	6838      	ldr	r0, [r7, #0]
 8002be6:	f000 faa1 	bl	800312c <rotateTo>
            forward(mouse);
 8002bea:	6838      	ldr	r0, [r7, #0]
 8002bec:	f000 f904 	bl	8002df8 <forward>
            setWall(maze, mouse);
 8002bf0:	6839      	ldr	r1, [r7, #0]
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fb57 	bl	80032a6 <setWall>
            moved = true;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8002bfe:	e00a      	b.n	8002c16 <explore+0x11e>
            if (!isValid(nx, ny)) continue;
 8002c00:	bf00      	nop
 8002c02:	e002      	b.n	8002c0a <explore+0x112>
            if (maze[ny][nx].known) continue; // don't enter explored cells
 8002c04:	bf00      	nop
 8002c06:	e000      	b.n	8002c0a <explore+0x112>
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // 1 = wall present
 8002c08:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 8002c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	dd98      	ble.n	8002b48 <explore+0x50>
        if (!moved || (mouse->x == prev_x && mouse->y == prev_y))
 8002c16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c1a:	f083 0301 	eor.w	r3, r3, #1
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10b      	bne.n	8002c3c <explore+0x144>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	f47f af69 	bne.w	8002b02 <explore+0xa>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	6a3a      	ldr	r2, [r7, #32]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	f47f af63 	bne.w	8002b02 <explore+0xa>
            goTo(maze, mouse, target.x, target.y);
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6839      	ldr	r1, [r7, #0]
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 fe24 	bl	8003890 <goTo>
    {
 8002c48:	e75b      	b.n	8002b02 <explore+0xa>
}
 8002c4a:	3730      	adds	r7, #48	@ 0x30
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	0800ccf4 	.word	0x0800ccf4
 8002c54:	0800ce64 	.word	0x0800ce64
 8002c58:	0800ce74 	.word	0x0800ce74

08002c5c <fetchMouseData>:

// Other functions

void fetchMouseData(mouse_type mouse)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    printf("Mouse data:\n");
 8002c68:	4857      	ldr	r0, [pc, #348]	@ (8002dc8 <fetchMouseData+0x16c>)
 8002c6a:	f006 fcd5 	bl	8009618 <puts>
    printf("    x: %d\n", mouse.x);
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4619      	mov	r1, r3
 8002c72:	4856      	ldr	r0, [pc, #344]	@ (8002dcc <fetchMouseData+0x170>)
 8002c74:	f006 fc60 	bl	8009538 <iprintf>
    printf("    y: %d\n", mouse.y);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4854      	ldr	r0, [pc, #336]	@ (8002dd0 <fetchMouseData+0x174>)
 8002c7e:	f006 fc5b 	bl	8009538 <iprintf>

    float d = mouse.direction;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	617b      	str	r3, [r7, #20]
    printf("    Direction: ");
 8002c86:	4853      	ldr	r0, [pc, #332]	@ (8002dd4 <fetchMouseData+0x178>)
 8002c88:	f006 fc56 	bl	8009538 <iprintf>
    if (d == 1.0f) printf("North      (%.1f)", d);
 8002c8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002c94:	eef4 7a47 	vcmp.f32	s15, s14
 8002c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9c:	d108      	bne.n	8002cb0 <fetchMouseData+0x54>
 8002c9e:	6978      	ldr	r0, [r7, #20]
 8002ca0:	f7fd fc52 	bl	8000548 <__aeabi_f2d>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	484b      	ldr	r0, [pc, #300]	@ (8002dd8 <fetchMouseData+0x17c>)
 8002caa:	f006 fc45 	bl	8009538 <iprintf>
 8002cae:	e083      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 1.5f) printf("North East (%.1f)", d);
 8002cb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cb4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002cb8:	eef4 7a47 	vcmp.f32	s15, s14
 8002cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc0:	d108      	bne.n	8002cd4 <fetchMouseData+0x78>
 8002cc2:	6978      	ldr	r0, [r7, #20]
 8002cc4:	f7fd fc40 	bl	8000548 <__aeabi_f2d>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4843      	ldr	r0, [pc, #268]	@ (8002ddc <fetchMouseData+0x180>)
 8002cce:	f006 fc33 	bl	8009538 <iprintf>
 8002cd2:	e071      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 2.0f) printf("East       (%.1f)", d);
 8002cd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cd8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002cdc:	eef4 7a47 	vcmp.f32	s15, s14
 8002ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce4:	d108      	bne.n	8002cf8 <fetchMouseData+0x9c>
 8002ce6:	6978      	ldr	r0, [r7, #20]
 8002ce8:	f7fd fc2e 	bl	8000548 <__aeabi_f2d>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	483b      	ldr	r0, [pc, #236]	@ (8002de0 <fetchMouseData+0x184>)
 8002cf2:	f006 fc21 	bl	8009538 <iprintf>
 8002cf6:	e05f      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 2.5f) printf("South East (%.1f)", d);
 8002cf8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cfc:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002d00:	eef4 7a47 	vcmp.f32	s15, s14
 8002d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d08:	d108      	bne.n	8002d1c <fetchMouseData+0xc0>
 8002d0a:	6978      	ldr	r0, [r7, #20]
 8002d0c:	f7fd fc1c 	bl	8000548 <__aeabi_f2d>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4833      	ldr	r0, [pc, #204]	@ (8002de4 <fetchMouseData+0x188>)
 8002d16:	f006 fc0f 	bl	8009538 <iprintf>
 8002d1a:	e04d      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 3.0f) printf("South      (%.1f)", d);
 8002d1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d20:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002d24:	eef4 7a47 	vcmp.f32	s15, s14
 8002d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d2c:	d108      	bne.n	8002d40 <fetchMouseData+0xe4>
 8002d2e:	6978      	ldr	r0, [r7, #20]
 8002d30:	f7fd fc0a 	bl	8000548 <__aeabi_f2d>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	482b      	ldr	r0, [pc, #172]	@ (8002de8 <fetchMouseData+0x18c>)
 8002d3a:	f006 fbfd 	bl	8009538 <iprintf>
 8002d3e:	e03b      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 3.5f) printf("South West (%.1f)", d);
 8002d40:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d44:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8002d48:	eef4 7a47 	vcmp.f32	s15, s14
 8002d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d50:	d108      	bne.n	8002d64 <fetchMouseData+0x108>
 8002d52:	6978      	ldr	r0, [r7, #20]
 8002d54:	f7fd fbf8 	bl	8000548 <__aeabi_f2d>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4823      	ldr	r0, [pc, #140]	@ (8002dec <fetchMouseData+0x190>)
 8002d5e:	f006 fbeb 	bl	8009538 <iprintf>
 8002d62:	e029      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 4.0f || d == 0.0f) printf("West       (%.1f)", d);
 8002d64:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d68:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002d6c:	eef4 7a47 	vcmp.f32	s15, s14
 8002d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d74:	d006      	beq.n	8002d84 <fetchMouseData+0x128>
 8002d76:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d82:	d108      	bne.n	8002d96 <fetchMouseData+0x13a>
 8002d84:	6978      	ldr	r0, [r7, #20]
 8002d86:	f7fd fbdf 	bl	8000548 <__aeabi_f2d>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4818      	ldr	r0, [pc, #96]	@ (8002df0 <fetchMouseData+0x194>)
 8002d90:	f006 fbd2 	bl	8009538 <iprintf>
 8002d94:	e010      	b.n	8002db8 <fetchMouseData+0x15c>
    else if (d == 0.5f) printf("North West (%.1f)", d);
 8002d96:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002d9e:	eef4 7a47 	vcmp.f32	s15, s14
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	d107      	bne.n	8002db8 <fetchMouseData+0x15c>
 8002da8:	6978      	ldr	r0, [r7, #20]
 8002daa:	f7fd fbcd 	bl	8000548 <__aeabi_f2d>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4810      	ldr	r0, [pc, #64]	@ (8002df4 <fetchMouseData+0x198>)
 8002db4:	f006 fbc0 	bl	8009538 <iprintf>
    printf("\n");
 8002db8:	200a      	movs	r0, #10
 8002dba:	f006 fbcf 	bl	800955c <putchar>
}
 8002dbe:	bf00      	nop
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	0800cd0c 	.word	0x0800cd0c
 8002dcc:	0800cd18 	.word	0x0800cd18
 8002dd0:	0800cd24 	.word	0x0800cd24
 8002dd4:	0800cd30 	.word	0x0800cd30
 8002dd8:	0800cd40 	.word	0x0800cd40
 8002ddc:	0800cd54 	.word	0x0800cd54
 8002de0:	0800cd68 	.word	0x0800cd68
 8002de4:	0800cd7c 	.word	0x0800cd7c
 8002de8:	0800cd90 	.word	0x0800cd90
 8002dec:	0800cda4 	.word	0x0800cda4
 8002df0:	0800cdb8 	.word	0x0800cdb8
 8002df4:	0800cdcc 	.word	0x0800cdcc

08002df8 <forward>:

void forward(mouse_type *mouse)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af02      	add	r7, sp, #8
 8002dfe:	6078      	str	r0, [r7, #4]
    printf("Gone to x: %i y:%i\n", mouse->x, mouse->y);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6859      	ldr	r1, [r3, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4887      	ldr	r0, [pc, #540]	@ (8003028 <forward+0x230>)
 8002e0c:	f006 fb94 	bl	8009538 <iprintf>
    float d = mouse->direction;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	60fb      	str	r3, [r7, #12]
    if (d >= 0.5f && d <= 1.5f) mouse->y--; // N
 8002e16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e1a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002e1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e26:	db0d      	blt.n	8002e44 <forward+0x4c>
 8002e28:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e2c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002e30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e38:	d804      	bhi.n	8002e44 <forward+0x4c>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	1e5a      	subs	r2, r3, #1
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	609a      	str	r2, [r3, #8]
    if (d >= 2.5f && d <= 3.5f) mouse->y++; // S
 8002e44:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e48:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002e4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e54:	db0d      	blt.n	8002e72 <forward+0x7a>
 8002e56:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e5a:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8002e5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e66:	d804      	bhi.n	8002e72 <forward+0x7a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	609a      	str	r2, [r3, #8]
    if (d >= 1.5f && d <= 2.5f) mouse->x++; // E
 8002e72:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e76:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002e7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e82:	db0d      	blt.n	8002ea0 <forward+0xa8>
 8002e84:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e88:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002e8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e94:	d804      	bhi.n	8002ea0 <forward+0xa8>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	605a      	str	r2, [r3, #4]
    if ((d >= 3.5f && d <= 4.0f) || (d >= 0.0f && d <= 0.5f)) mouse->x--; // W
 8002ea0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ea4:	eeb0 7a0c 	vmov.f32	s14, #12	@ 0x40600000  3.5
 8002ea8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb0:	db08      	blt.n	8002ec4 <forward+0xcc>
 8002eb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec2:	d90f      	bls.n	8002ee4 <forward+0xec>
 8002ec4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ec8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed0:	db0d      	blt.n	8002eee <forward+0xf6>
 8002ed2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee2:	d804      	bhi.n	8002eee <forward+0xf6>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	1e5a      	subs	r2, r3, #1
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	605a      	str	r2, [r3, #4]

    ssd1306_Fill(Black);               // xoa man hinh
 8002eee:	2000      	movs	r0, #0
 8002ef0:	f001 fd1a 	bl	8004928 <ssd1306_Fill>

    ssd1306_SetCursor(1, 0);
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f001 fe62 	bl	8004bc0 <ssd1306_SetCursor>
    ssd1306_WriteString("Cell:", Font_7x10, White);
 8002efc:	4b4b      	ldr	r3, [pc, #300]	@ (800302c <forward+0x234>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	9200      	str	r2, [sp, #0]
 8002f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f04:	484a      	ldr	r0, [pc, #296]	@ (8003030 <forward+0x238>)
 8002f06:	f001 fe35 	bl	8004b74 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 0);
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	201e      	movs	r0, #30
 8002f0e:	f001 fe57 	bl	8004bc0 <ssd1306_SetCursor>
    sprintf(buffer1, "%u", maze[mouse->y][mouse->x].wall); // Convert cell to string
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6899      	ldr	r1, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4846      	ldr	r0, [pc, #280]	@ (8003034 <forward+0x23c>)
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	0092      	lsls	r2, r2, #2
 8002f20:	441a      	add	r2, r3
 8002f22:	0093      	lsls	r3, r2, #2
 8002f24:	461a      	mov	r2, r3
 8002f26:	460b      	mov	r3, r1
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	019b      	lsls	r3, r3, #6
 8002f2e:	4413      	add	r3, r2
 8002f30:	4403      	add	r3, r0
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	461a      	mov	r2, r3
 8002f36:	4940      	ldr	r1, [pc, #256]	@ (8003038 <forward+0x240>)
 8002f38:	4840      	ldr	r0, [pc, #256]	@ (800303c <forward+0x244>)
 8002f3a:	f006 fb75 	bl	8009628 <siprintf>
    ssd1306_WriteString(buffer1, Font_7x10, White);
 8002f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800302c <forward+0x234>)
 8002f40:	2201      	movs	r2, #1
 8002f42:	9200      	str	r2, [sp, #0]
 8002f44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f46:	483d      	ldr	r0, [pc, #244]	@ (800303c <forward+0x244>)
 8002f48:	f001 fe14 	bl	8004b74 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 9);
 8002f4c:	2109      	movs	r1, #9
 8002f4e:	2001      	movs	r0, #1
 8002f50:	f001 fe36 	bl	8004bc0 <ssd1306_SetCursor>
    ssd1306_WriteString("Coor:", Font_7x10, White);
 8002f54:	4b35      	ldr	r3, [pc, #212]	@ (800302c <forward+0x234>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	9200      	str	r2, [sp, #0]
 8002f5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f5c:	4838      	ldr	r0, [pc, #224]	@ (8003040 <forward+0x248>)
 8002f5e:	f001 fe09 	bl	8004b74 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 9);
 8002f62:	2109      	movs	r1, #9
 8002f64:	201e      	movs	r0, #30
 8002f66:	f001 fe2b 	bl	8004bc0 <ssd1306_SetCursor>
    sprintf(buffer2, "(%d,%d)", mouse->x, mouse->y); // Convert x, y to string
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	4934      	ldr	r1, [pc, #208]	@ (8003044 <forward+0x24c>)
 8002f74:	4834      	ldr	r0, [pc, #208]	@ (8003048 <forward+0x250>)
 8002f76:	f006 fb57 	bl	8009628 <siprintf>
    ssd1306_WriteString(buffer2, Font_7x10, White);
 8002f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800302c <forward+0x234>)
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	9200      	str	r2, [sp, #0]
 8002f80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f82:	4831      	ldr	r0, [pc, #196]	@ (8003048 <forward+0x250>)
 8002f84:	f001 fdf6 	bl	8004b74 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 18);
 8002f88:	2112      	movs	r1, #18
 8002f8a:	2001      	movs	r0, #1
 8002f8c:	f001 fe18 	bl	8004bc0 <ssd1306_SetCursor>
    ssd1306_WriteString("Dirt:", Font_7x10, White);
 8002f90:	4b26      	ldr	r3, [pc, #152]	@ (800302c <forward+0x234>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	9200      	str	r2, [sp, #0]
 8002f96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f98:	482c      	ldr	r0, [pc, #176]	@ (800304c <forward+0x254>)
 8002f9a:	f001 fdeb 	bl	8004b74 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 18);
 8002f9e:	2112      	movs	r1, #18
 8002fa0:	201e      	movs	r0, #30
 8002fa2:	f001 fe0d 	bl	8004bc0 <ssd1306_SetCursor>
    sprintf(buffer3, "%f", mouse->direction); // Convert direction to string
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7fd facc 	bl	8000548 <__aeabi_f2d>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4926      	ldr	r1, [pc, #152]	@ (8003050 <forward+0x258>)
 8002fb6:	4827      	ldr	r0, [pc, #156]	@ (8003054 <forward+0x25c>)
 8002fb8:	f006 fb36 	bl	8009628 <siprintf>
    ssd1306_WriteString(buffer3, Font_7x10, White);
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <forward+0x234>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	9200      	str	r2, [sp, #0]
 8002fc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fc4:	4823      	ldr	r0, [pc, #140]	@ (8003054 <forward+0x25c>)
 8002fc6:	f001 fdd5 	bl	8004b74 <ssd1306_WriteString>

    ssd1306_SetCursor(1, 27);
 8002fca:	211b      	movs	r1, #27
 8002fcc:	2001      	movs	r0, #1
 8002fce:	f001 fdf7 	bl	8004bc0 <ssd1306_SetCursor>
    ssd1306_WriteString("Stage:", Font_7x10, White);
 8002fd2:	4b16      	ldr	r3, [pc, #88]	@ (800302c <forward+0x234>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	9200      	str	r2, [sp, #0]
 8002fd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fda:	481f      	ldr	r0, [pc, #124]	@ (8003058 <forward+0x260>)
 8002fdc:	f001 fdca 	bl	8004b74 <ssd1306_WriteString>
    ssd1306_SetCursor(30, 27);
 8002fe0:	211b      	movs	r1, #27
 8002fe2:	201e      	movs	r0, #30
 8002fe4:	f001 fdec 	bl	8004bc0 <ssd1306_SetCursor>
    sprintf(buffer4, "%d", stage); // Convert direction to string
 8002fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800305c <forward+0x264>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	461a      	mov	r2, r3
 8002fee:	491c      	ldr	r1, [pc, #112]	@ (8003060 <forward+0x268>)
 8002ff0:	481c      	ldr	r0, [pc, #112]	@ (8003064 <forward+0x26c>)
 8002ff2:	f006 fb19 	bl	8009628 <siprintf>
    ssd1306_WriteString(buffer4, Font_7x10, White);
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800302c <forward+0x234>)
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	9200      	str	r2, [sp, #0]
 8002ffc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ffe:	4819      	ldr	r0, [pc, #100]	@ (8003064 <forward+0x26c>)
 8003000:	f001 fdb8 	bl	8004b74 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8003004:	f001 fca8 	bl	8004958 <ssd1306_UpdateScreen>

    RightMotor_SetSpeed(78);   // Motor A chy thun 78%
 8003008:	204e      	movs	r0, #78	@ 0x4e
 800300a:	f7fe ff23 	bl	8001e54 <RightMotor_SetSpeed>
    LeftMotor_SetSpeed(78);  // Motor B chy nghch 78%
 800300e:	204e      	movs	r0, #78	@ 0x4e
 8003010:	f7fe ff52 	bl	8001eb8 <LeftMotor_SetSpeed>

    Update_Encoder_Speeds(); // Theo di omegaA, omegaB trong Live Expressions
 8003014:	f7ff f880 	bl	8002118 <Update_Encoder_Speeds>
    HAL_Delay(FORWARD_TIME);
 8003018:	20c8      	movs	r0, #200	@ 0xc8
 800301a:	f001 fe8d 	bl	8004d38 <HAL_Delay>
}
 800301e:	bf00      	nop
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	0800cde0 	.word	0x0800cde0
 800302c:	0800d5f0 	.word	0x0800d5f0
 8003030:	0800cdf4 	.word	0x0800cdf4
 8003034:	20001958 	.word	0x20001958
 8003038:	0800cdfc 	.word	0x0800cdfc
 800303c:	200018e4 	.word	0x200018e4
 8003040:	0800ce00 	.word	0x0800ce00
 8003044:	0800ce08 	.word	0x0800ce08
 8003048:	200018f8 	.word	0x200018f8
 800304c:	0800ce10 	.word	0x0800ce10
 8003050:	0800ce18 	.word	0x0800ce18
 8003054:	2000190c 	.word	0x2000190c
 8003058:	0800ce1c 	.word	0x0800ce1c
 800305c:	20002d58 	.word	0x20002d58
 8003060:	0800ce24 	.word	0x0800ce24
 8003064:	20001920 	.word	0x20001920

08003068 <turnRight>:


void turnRight(mouse_type *mouse, float direction)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	ed87 0a00 	vstr	s0, [r7]
    rightTurn();
 8003074:	f7fe ff6e 	bl	8001f54 <rightTurn>
	mouse->direction = fmodf(mouse->direction + direction, 4.0f);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	ed93 7a00 	vldr	s14, [r3]
 800307e:	edd7 7a00 	vldr	s15, [r7]
 8003082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003086:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 800308a:	eeb0 0a67 	vmov.f32	s0, s15
 800308e:	f008 fe6f 	bl	800bd70 <fmodf>
 8003092:	eef0 7a40 	vmov.f32	s15, s0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	edd3 7a00 	vldr	s15, [r3]
 80030a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030aa:	d400      	bmi.n	80030ae <turnRight+0x46>
}
 80030ac:	e009      	b.n	80030c2 <turnRight+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	edd3 7a00 	vldr	s15, [r3]
 80030b4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80030b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	edc3 7a00 	vstr	s15, [r3]
}
 80030c2:	bf00      	nop
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <turnLeft>:

void turnLeft(mouse_type *mouse, float direction)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	ed87 0a00 	vstr	s0, [r7]
	leftTurn();
 80030d6:	f7fe ff7d 	bl	8001fd4 <leftTurn>
    mouse->direction = fmodf(mouse->direction - direction, 4.0f);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	ed93 7a00 	vldr	s14, [r3]
 80030e0:	edd7 7a00 	vldr	s15, [r7]
 80030e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030e8:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 80030ec:	eeb0 0a67 	vmov.f32	s0, s15
 80030f0:	f008 fe3e 	bl	800bd70 <fmodf>
 80030f4:	eef0 7a40 	vmov.f32	s15, s0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	edd3 7a00 	vldr	s15, [r3]
 8003104:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310c:	d400      	bmi.n	8003110 <turnLeft+0x46>
}
 800310e:	e009      	b.n	8003124 <turnLeft+0x5a>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	edd3 7a00 	vldr	s15, [r3]
 8003116:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800311a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	edc3 7a00 	vstr	s15, [r3]
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <rotateTo>:

void rotateTo(mouse_type *mouse, float goal_direction)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	ed87 0a00 	vstr	s0, [r7]
    printf("Rotating to %.2f\n", goal_direction);
 8003138:	6838      	ldr	r0, [r7, #0]
 800313a:	f7fd fa05 	bl	8000548 <__aeabi_f2d>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4849      	ldr	r0, [pc, #292]	@ (8003268 <rotateTo+0x13c>)
 8003144:	f006 f9f8 	bl	8009538 <iprintf>
    float g = fmodf(goal_direction, 4.0f);
 8003148:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 800314c:	ed97 0a00 	vldr	s0, [r7]
 8003150:	f008 fe0e 	bl	800bd70 <fmodf>
 8003154:	ed87 0a03 	vstr	s0, [r7, #12]
    if (g < 0.0f) g += 4.0f;
 8003158:	edd7 7a03 	vldr	s15, [r7, #12]
 800315c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003164:	d507      	bpl.n	8003176 <rotateTo+0x4a>
 8003166:	edd7 7a03 	vldr	s15, [r7, #12]
 800316a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800316e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003172:	edc7 7a03 	vstr	s15, [r7, #12]

    float diff = g - mouse->direction;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	edd3 7a00 	vldr	s15, [r3]
 800317c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003184:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff > 2.0f) diff -= 4.0f;
 8003188:	edd7 7a02 	vldr	s15, [r7, #8]
 800318c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003190:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003198:	dd07      	ble.n	80031aa <rotateTo+0x7e>
 800319a:	edd7 7a02 	vldr	s15, [r7, #8]
 800319e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80031a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031a6:	edc7 7a02 	vstr	s15, [r7, #8]
    if (diff < -2.0f) diff += 4.0f;
 80031aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80031ae:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80031b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ba:	d507      	bpl.n	80031cc <rotateTo+0xa0>
 80031bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80031c0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80031c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031c8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (diff > 0) turnRight(mouse, diff);
 80031cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80031d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d8:	dd05      	ble.n	80031e6 <rotateTo+0xba>
 80031da:	ed97 0a02 	vldr	s0, [r7, #8]
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff ff42 	bl	8003068 <turnRight>
 80031e4:	e00f      	b.n	8003206 <rotateTo+0xda>
    else if (diff < 0) turnLeft(mouse, -diff);
 80031e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80031ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f2:	d508      	bpl.n	8003206 <rotateTo+0xda>
 80031f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80031f8:	eef1 7a67 	vneg.f32	s15, s15
 80031fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7ff ff62 	bl	80030ca <turnLeft>

    mouse->direction = fmodf(roundf(mouse->direction * 2.0f) / 2.0f, 4.0f);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edd3 7a00 	vldr	s15, [r3]
 800320c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003210:	eeb0 0a67 	vmov.f32	s0, s15
 8003214:	f008 feae 	bl	800bf74 <roundf>
 8003218:	eeb0 7a40 	vmov.f32	s14, s0
 800321c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003220:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003224:	eef1 0a00 	vmov.f32	s1, #16	@ 0x40800000  4.0
 8003228:	eeb0 0a67 	vmov.f32	s0, s15
 800322c:	f008 fda0 	bl	800bd70 <fmodf>
 8003230:	eef0 7a40 	vmov.f32	s15, s0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	edc3 7a00 	vstr	s15, [r3]
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	edd3 7a00 	vldr	s15, [r3]
 8003240:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003248:	d400      	bmi.n	800324c <rotateTo+0x120>
}
 800324a:	e009      	b.n	8003260 <rotateTo+0x134>
    if (mouse->direction < 0.0f) mouse->direction += 4.0f;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	edd3 7a00 	vldr	s15, [r3]
 8003252:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003256:	ee77 7a87 	vadd.f32	s15, s15, s14
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edc3 7a00 	vstr	s15, [r3]
}
 8003260:	bf00      	nop
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	0800ce28 	.word	0x0800ce28

0800326c <isValid>:

bool isValid(int x, int y)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
    return x >= 0 && y >= 0 && x < MAZE_SIZE && y < MAZE_SIZE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	db0a      	blt.n	8003292 <isValid+0x26>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db07      	blt.n	8003292 <isValid+0x26>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b0f      	cmp	r3, #15
 8003286:	dc04      	bgt.n	8003292 <isValid+0x26>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b0f      	cmp	r3, #15
 800328c:	dc01      	bgt.n	8003292 <isValid+0x26>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <isValid+0x28>
 8003292:	2300      	movs	r3, #0
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	b2db      	uxtb	r3, r3
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <setWall>:

void setWall(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b084      	sub	sp, #16
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
 80032ae:	6039      	str	r1, [r7, #0]
    int x = mouse->x, y = mouse->y;
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	60bb      	str	r3, [r7, #8]
    maze[y][x].known = true;
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	4613      	mov	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	019b      	lsls	r3, r3, #6
 80032c6:	461a      	mov	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	1899      	adds	r1, r3, r2
 80032cc:	68fa      	ldr	r2, [r7, #12]
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	3301      	adds	r3, #1
 80032da:	2201      	movs	r2, #1
 80032dc:	701a      	strb	r2, [r3, #0]
    maze[y][x].wall = (uint8_t) readSensor(mouse);
 80032de:	6838      	ldr	r0, [r7, #0]
 80032e0:	f000 f816 	bl	8003310 <readSensor>
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	019b      	lsls	r3, r3, #6
 80032ee:	461a      	mov	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	1899      	adds	r1, r3, r2
 80032f4:	b2c0      	uxtb	r0, r0
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	4602      	mov	r2, r0
 8003304:	701a      	strb	r2, [r3, #0]
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
	...

08003310 <readSensor>:

int readSensor(mouse_type *mouse)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    uint8_t wall = 0x00;
 8003318:	2300      	movs	r3, #0
 800331a:	75fb      	strb	r3, [r7, #23]

    uint16_t front = readRangeSingleMillimeters(&sensorFront);
 800331c:	484b      	ldr	r0, [pc, #300]	@ (800344c <readSensor+0x13c>)
 800331e:	f005 f99f 	bl	8008660 <readRangeSingleMillimeters>
 8003322:	4603      	mov	r3, r0
 8003324:	82bb      	strh	r3, [r7, #20]
    uint16_t left  = readRangeSingleMillimeters(&sensorLeft);
 8003326:	484a      	ldr	r0, [pc, #296]	@ (8003450 <readSensor+0x140>)
 8003328:	f005 f99a 	bl	8008660 <readRangeSingleMillimeters>
 800332c:	4603      	mov	r3, r0
 800332e:	827b      	strh	r3, [r7, #18]
    uint16_t right = readRangeSingleMillimeters(&sensorRight);
 8003330:	4848      	ldr	r0, [pc, #288]	@ (8003454 <readSensor+0x144>)
 8003332:	f005 f995 	bl	8008660 <readRangeSingleMillimeters>
 8003336:	4603      	mov	r3, r0
 8003338:	823b      	strh	r3, [r7, #16]

    // Ngng xc nh c tng (v d < 7 mm)
    const uint16_t THRESHOLD = 7;
 800333a:	2307      	movs	r3, #7
 800333c:	81fb      	strh	r3, [r7, #14]


    switch ((int)mouse->direction) {
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	edd3 7a00 	vldr	s15, [r3]
 8003344:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003348:	ee17 3a90 	vmov	r3, s15
 800334c:	2b04      	cmp	r3, #4
 800334e:	d878      	bhi.n	8003442 <readSensor+0x132>
 8003350:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <readSensor+0x48>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	08003403 	.word	0x08003403
 800335c:	0800336d 	.word	0x0800336d
 8003360:	0800339f 	.word	0x0800339f
 8003364:	080033d1 	.word	0x080033d1
 8003368:	08003403 	.word	0x08003403
        case 1: // North
            if (front < THRESHOLD) wall |= (1 << 3); // North
 800336c:	8aba      	ldrh	r2, [r7, #20]
 800336e:	89fb      	ldrh	r3, [r7, #14]
 8003370:	429a      	cmp	r2, r3
 8003372:	d203      	bcs.n	800337c <readSensor+0x6c>
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	f043 0308 	orr.w	r3, r3, #8
 800337a:	75fb      	strb	r3, [r7, #23]
            if (right < THRESHOLD) wall |= (1 << 2); // East
 800337c:	8a3a      	ldrh	r2, [r7, #16]
 800337e:	89fb      	ldrh	r3, [r7, #14]
 8003380:	429a      	cmp	r2, r3
 8003382:	d203      	bcs.n	800338c <readSensor+0x7c>
 8003384:	7dfb      	ldrb	r3, [r7, #23]
 8003386:	f043 0304 	orr.w	r3, r3, #4
 800338a:	75fb      	strb	r3, [r7, #23]
            if (left  < THRESHOLD) wall |= (1 << 0); // West
 800338c:	8a7a      	ldrh	r2, [r7, #18]
 800338e:	89fb      	ldrh	r3, [r7, #14]
 8003390:	429a      	cmp	r2, r3
 8003392:	d24f      	bcs.n	8003434 <readSensor+0x124>
 8003394:	7dfb      	ldrb	r3, [r7, #23]
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	75fb      	strb	r3, [r7, #23]
            break;
 800339c:	e04a      	b.n	8003434 <readSensor+0x124>

        case 2: // East
            if (front < THRESHOLD) wall |= (1 << 2); // East
 800339e:	8aba      	ldrh	r2, [r7, #20]
 80033a0:	89fb      	ldrh	r3, [r7, #14]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d203      	bcs.n	80033ae <readSensor+0x9e>
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
 80033a8:	f043 0304 	orr.w	r3, r3, #4
 80033ac:	75fb      	strb	r3, [r7, #23]
            if (right < THRESHOLD) wall |= (1 << 1); // South
 80033ae:	8a3a      	ldrh	r2, [r7, #16]
 80033b0:	89fb      	ldrh	r3, [r7, #14]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d203      	bcs.n	80033be <readSensor+0xae>
 80033b6:	7dfb      	ldrb	r3, [r7, #23]
 80033b8:	f043 0302 	orr.w	r3, r3, #2
 80033bc:	75fb      	strb	r3, [r7, #23]
            if (left  < THRESHOLD) wall |= (1 << 3); // North
 80033be:	8a7a      	ldrh	r2, [r7, #18]
 80033c0:	89fb      	ldrh	r3, [r7, #14]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d238      	bcs.n	8003438 <readSensor+0x128>
 80033c6:	7dfb      	ldrb	r3, [r7, #23]
 80033c8:	f043 0308 	orr.w	r3, r3, #8
 80033cc:	75fb      	strb	r3, [r7, #23]
            break;
 80033ce:	e033      	b.n	8003438 <readSensor+0x128>

        case 3: // South
            if (front < THRESHOLD) wall |= (1 << 1); // South
 80033d0:	8aba      	ldrh	r2, [r7, #20]
 80033d2:	89fb      	ldrh	r3, [r7, #14]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d203      	bcs.n	80033e0 <readSensor+0xd0>
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
 80033da:	f043 0302 	orr.w	r3, r3, #2
 80033de:	75fb      	strb	r3, [r7, #23]
            if (right < THRESHOLD) wall |= (1 << 0); // West
 80033e0:	8a3a      	ldrh	r2, [r7, #16]
 80033e2:	89fb      	ldrh	r3, [r7, #14]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d203      	bcs.n	80033f0 <readSensor+0xe0>
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	f043 0301 	orr.w	r3, r3, #1
 80033ee:	75fb      	strb	r3, [r7, #23]
            if (left  < THRESHOLD) wall |= (1 << 2); // East
 80033f0:	8a7a      	ldrh	r2, [r7, #18]
 80033f2:	89fb      	ldrh	r3, [r7, #14]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d221      	bcs.n	800343c <readSensor+0x12c>
 80033f8:	7dfb      	ldrb	r3, [r7, #23]
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	75fb      	strb	r3, [r7, #23]
            break;
 8003400:	e01c      	b.n	800343c <readSensor+0x12c>

        case 4: // West
        case 0: // West (wrap-around)
            if (front < THRESHOLD) wall |= (1 << 0); // West
 8003402:	8aba      	ldrh	r2, [r7, #20]
 8003404:	89fb      	ldrh	r3, [r7, #14]
 8003406:	429a      	cmp	r2, r3
 8003408:	d203      	bcs.n	8003412 <readSensor+0x102>
 800340a:	7dfb      	ldrb	r3, [r7, #23]
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	75fb      	strb	r3, [r7, #23]
            if (right < THRESHOLD) wall |= (1 << 3); // North
 8003412:	8a3a      	ldrh	r2, [r7, #16]
 8003414:	89fb      	ldrh	r3, [r7, #14]
 8003416:	429a      	cmp	r2, r3
 8003418:	d203      	bcs.n	8003422 <readSensor+0x112>
 800341a:	7dfb      	ldrb	r3, [r7, #23]
 800341c:	f043 0308 	orr.w	r3, r3, #8
 8003420:	75fb      	strb	r3, [r7, #23]
            if (left  < THRESHOLD) wall |= (1 << 1); // South
 8003422:	8a7a      	ldrh	r2, [r7, #18]
 8003424:	89fb      	ldrh	r3, [r7, #14]
 8003426:	429a      	cmp	r2, r3
 8003428:	d20a      	bcs.n	8003440 <readSensor+0x130>
 800342a:	7dfb      	ldrb	r3, [r7, #23]
 800342c:	f043 0302 	orr.w	r3, r3, #2
 8003430:	75fb      	strb	r3, [r7, #23]
            break;
 8003432:	e005      	b.n	8003440 <readSensor+0x130>
            break;
 8003434:	bf00      	nop
 8003436:	e004      	b.n	8003442 <readSensor+0x132>
            break;
 8003438:	bf00      	nop
 800343a:	e002      	b.n	8003442 <readSensor+0x132>
            break;
 800343c:	bf00      	nop
 800343e:	e000      	b.n	8003442 <readSensor+0x132>
            break;
 8003440:	bf00      	nop
    }

    return wall;
 8003442:	7dfb      	ldrb	r3, [r7, #23]
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	20001934 	.word	0x20001934
 8003450:	20001940 	.word	0x20001940
 8003454:	2000194c 	.word	0x2000194c

08003458 <findPath>:

int findPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	f6ad 1d64 	subw	sp, sp, #2404	@ 0x964
 800345e:	af00      	add	r7, sp, #0
 8003460:	f507 6416 	add.w	r4, r7, #2400	@ 0x960
 8003464:	f6a4 1454 	subw	r4, r4, #2388	@ 0x954
 8003468:	6020      	str	r0, [r4, #0]
 800346a:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800346e:	f6a0 1058 	subw	r0, r0, #2392	@ 0x958
 8003472:	6001      	str	r1, [r0, #0]
 8003474:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 8003478:	f6a1 115c 	subw	r1, r1, #2396	@ 0x95c
 800347c:	600a      	str	r2, [r1, #0]
 800347e:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8003482:	f5a2 6216 	sub.w	r2, r2, #2400	@ 0x960
 8003486:	6013      	str	r3, [r2, #0]
    for (int y = 0; y < MAZE_SIZE; y++)
 8003488:	2300      	movs	r3, #0
 800348a:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 800348e:	e042      	b.n	8003516 <findPath+0xbe>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8003490:	2300      	movs	r3, #0
 8003492:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 8003496:	e035      	b.n	8003504 <findPath+0xac>
        {
            maze[y][x].dist = 255;
 8003498:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 800349c:	4613      	mov	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	019b      	lsls	r3, r3, #6
 80034a4:	461a      	mov	r2, r3
 80034a6:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80034aa:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	1899      	adds	r1, r3, r2
 80034b2:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	3302      	adds	r3, #2
 80034c2:	22ff      	movs	r2, #255	@ 0xff
 80034c4:	801a      	strh	r2, [r3, #0]
            maze[y][x].previous_point = (point_type){-1, -1};
 80034c6:	f8d7 295c 	ldr.w	r2, [r7, #2396]	@ 0x95c
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	019b      	lsls	r3, r3, #6
 80034d2:	461a      	mov	r2, r3
 80034d4:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80034d8:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	1899      	adds	r1, r3, r2
 80034e0:	f8d7 2958 	ldr.w	r2, [r7, #2392]	@ 0x958
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	4ad8      	ldr	r2, [pc, #864]	@ (8003850 <findPath+0x3f8>)
 80034f0:	3304      	adds	r3, #4
 80034f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034f6:	e883 0003 	stmia.w	r3, {r0, r1}
        for (int x = 0; x < MAZE_SIZE; x++)
 80034fa:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 80034fe:	3301      	adds	r3, #1
 8003500:	f8c7 3958 	str.w	r3, [r7, #2392]	@ 0x958
 8003504:	f8d7 3958 	ldr.w	r3, [r7, #2392]	@ 0x958
 8003508:	2b0f      	cmp	r3, #15
 800350a:	ddc5      	ble.n	8003498 <findPath+0x40>
    for (int y = 0; y < MAZE_SIZE; y++)
 800350c:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 8003510:	3301      	adds	r3, #1
 8003512:	f8c7 395c 	str.w	r3, [r7, #2396]	@ 0x95c
 8003516:	f8d7 395c 	ldr.w	r3, [r7, #2396]	@ 0x95c
 800351a:	2b0f      	cmp	r3, #15
 800351c:	ddb8      	ble.n	8003490 <findPath+0x38>
        }
    }

    point_type queue[MAZE_SIZE * MAZE_SIZE];
    int front = 0, rear = 0;
 800351e:	2300      	movs	r3, #0
 8003520:	f8c7 3954 	str.w	r3, [r7, #2388]	@ 0x954
 8003524:	2300      	movs	r3, #0
 8003526:	f8c7 3950 	str.w	r3, [r7, #2384]	@ 0x950
    bool visited[MAZE_SIZE][MAZE_SIZE] = {false};
 800352a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800352e:	f6a3 1324 	subw	r3, r3, #2340	@ 0x924
 8003532:	4618      	mov	r0, r3
 8003534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003538:	461a      	mov	r2, r3
 800353a:	2100      	movs	r1, #0
 800353c:	f006 f96e 	bl	800981c <memset>

    maze[sy][sx].dist = 0;
 8003540:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003544:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	4613      	mov	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4413      	add	r3, r2
 8003550:	019b      	lsls	r3, r3, #6
 8003552:	461a      	mov	r2, r3
 8003554:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003558:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	1899      	adds	r1, r3, r2
 8003560:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003564:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3302      	adds	r3, #2
 8003576:	2200      	movs	r2, #0
 8003578:	801a      	strh	r2, [r3, #0]
    visited[sy][sx] = true;
 800357a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800357e:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 8003582:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003586:	f6a3 135c 	subw	r3, r3, #2396	@ 0x95c
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	441a      	add	r2, r3
 8003590:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003594:	f6a3 1358 	subw	r3, r3, #2392	@ 0x958
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4413      	add	r3, r2
 800359c:	2201      	movs	r2, #1
 800359e:	701a      	strb	r2, [r3, #0]
    queue[rear++] = (point_type){sx, sy};
 80035a0:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 80035aa:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80035ae:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80035b2:	f507 6116 	add.w	r1, r7, #2400	@ 0x960
 80035b6:	f6a1 1158 	subw	r1, r1, #2392	@ 0x958
 80035ba:	6809      	ldr	r1, [r1, #0]
 80035bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 80035c0:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80035c4:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80035c8:	00db      	lsls	r3, r3, #3
 80035ca:	4413      	add	r3, r2
 80035cc:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80035d0:	f6a2 125c 	subw	r2, r2, #2396	@ 0x95c
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	605a      	str	r2, [r3, #4]

    while (front < rear)
 80035d8:	e14b      	b.n	8003872 <findPath+0x41a>
    {
        point_type cur = queue[front++];
 80035da:	f8d7 3954 	ldr.w	r3, [r7, #2388]	@ 0x954
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	f8c7 2954 	str.w	r2, [r7, #2388]	@ 0x954
 80035e4:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80035e8:	f6a2 113c 	subw	r1, r2, #2364	@ 0x93c
 80035ec:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 80035f0:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 80035f4:	460c      	mov	r4, r1
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	4413      	add	r3, r2
 80035fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80035fe:	e884 0003 	stmia.w	r4, {r0, r1}
        int x = cur.x, y = cur.y;
 8003602:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003606:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f8c7 3948 	str.w	r3, [r7, #2376]	@ 0x948
 8003610:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003614:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f8c7 3944 	str.w	r3, [r7, #2372]	@ 0x944

        if (x == gx && y == gy) return maze[y][x].dist;
 800361e:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003622:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 8003626:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d11c      	bne.n	800366a <findPath+0x212>
 8003630:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003634:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8003638:	429a      	cmp	r2, r3
 800363a:	d116      	bne.n	800366a <findPath+0x212>
 800363c:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	019b      	lsls	r3, r3, #6
 8003648:	461a      	mov	r2, r3
 800364a:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 800364e:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	1899      	adds	r1, r3, r2
 8003656:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800365a:	4613      	mov	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4413      	add	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	440b      	add	r3, r1
 8003664:	3302      	adds	r3, #2
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	e10c      	b.n	8003884 <findPath+0x42c>

        for (int dir = 0; dir < 4; dir++)
 800366a:	2300      	movs	r3, #0
 800366c:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8003670:	e0fa      	b.n	8003868 <findPath+0x410>
        {
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 8003672:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003676:	4613      	mov	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	019b      	lsls	r3, r3, #6
 800367e:	461a      	mov	r2, r3
 8003680:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003684:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	1899      	adds	r1, r3, r2
 800368c:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	461a      	mov	r2, r3
 800369e:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80036a2:	f1c3 0303 	rsb	r3, r3, #3
 80036a6:	fa42 f303 	asr.w	r3, r2, r3
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f040 80d4 	bne.w	800385c <findPath+0x404>
            int nx = x + DELTA_X[dir];
 80036b4:	4a67      	ldr	r2, [pc, #412]	@ (8003854 <findPath+0x3fc>)
 80036b6:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 80036c2:	4413      	add	r3, r2
 80036c4:	f8c7 3940 	str.w	r3, [r7, #2368]	@ 0x940
            int ny = y + DELTA_Y[dir];
 80036c8:	4a63      	ldr	r2, [pc, #396]	@ (8003858 <findPath+0x400>)
 80036ca:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 80036ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d2:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 80036d6:	4413      	add	r3, r2
 80036d8:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
            if (isValid(nx, ny) && !visited[ny][nx] &&
 80036dc:	f8d7 193c 	ldr.w	r1, [r7, #2364]	@ 0x93c
 80036e0:	f8d7 0940 	ldr.w	r0, [r7, #2368]	@ 0x940
 80036e4:	f7ff fdc2 	bl	800326c <isValid>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 80b7 	beq.w	800385e <findPath+0x406>
 80036f0:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80036f4:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 80036f8:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	441a      	add	r2, r3
 8003700:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8003704:	4413      	add	r3, r2
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	f083 0301 	eor.w	r3, r3, #1
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 80a5 	beq.w	800385e <findPath+0x406>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 8003714:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 8003718:	4613      	mov	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	019b      	lsls	r3, r3, #6
 8003720:	461a      	mov	r2, r3
 8003722:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003726:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	1899      	adds	r1, r3, r2
 800372e:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8003732:	4613      	mov	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	4413      	add	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	3301      	adds	r3, #1
 800373e:	781b      	ldrb	r3, [r3, #0]
            if (isValid(nx, ny) && !visited[ny][nx] &&
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10f      	bne.n	8003764 <findPath+0x30c>
                (maze[ny][nx].known || (nx == gx && ny == gy)))
 8003744:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003748:	f5a3 6316 	sub.w	r3, r3, #2400	@ 0x960
 800374c:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	f040 8083 	bne.w	800385e <findPath+0x406>
 8003758:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 800375c:	f8d7 3970 	ldr.w	r3, [r7, #2416]	@ 0x970
 8003760:	429a      	cmp	r2, r3
 8003762:	d17c      	bne.n	800385e <findPath+0x406>
            {
                visited[ny][nx] = true;
 8003764:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003768:	f6a3 1224 	subw	r2, r3, #2340	@ 0x924
 800376c:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	441a      	add	r2, r3
 8003774:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8003778:	4413      	add	r3, r2
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
                maze[ny][nx].dist = (uint16_t) (maze[y][x].dist + 1);
 800377e:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003782:	4613      	mov	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4413      	add	r3, r2
 8003788:	019b      	lsls	r3, r3, #6
 800378a:	461a      	mov	r2, r3
 800378c:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 8003790:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	1899      	adds	r1, r3, r2
 8003798:	f8d7 2948 	ldr.w	r2, [r7, #2376]	@ 0x948
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3302      	adds	r3, #2
 80037a8:	8818      	ldrh	r0, [r3, #0]
 80037aa:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 80037ae:	4613      	mov	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4413      	add	r3, r2
 80037b4:	019b      	lsls	r3, r3, #6
 80037b6:	461a      	mov	r2, r3
 80037b8:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80037bc:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	1899      	adds	r1, r3, r2
 80037c4:	1c43      	adds	r3, r0, #1
 80037c6:	b298      	uxth	r0, r3
 80037c8:	f8d7 2940 	ldr.w	r2, [r7, #2368]	@ 0x940
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	3302      	adds	r3, #2
 80037d8:	4602      	mov	r2, r0
 80037da:	801a      	strh	r2, [r3, #0]
                maze[ny][nx].previous_point = (point_type){x, y};
 80037dc:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	019b      	lsls	r3, r3, #6
 80037e8:	461a      	mov	r2, r3
 80037ea:	f507 6316 	add.w	r3, r7, #2400	@ 0x960
 80037ee:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	441a      	add	r2, r3
 80037f6:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 80037fa:	460b      	mov	r3, r1
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	3304      	adds	r3, #4
 8003806:	f8d7 1948 	ldr.w	r1, [r7, #2376]	@ 0x948
 800380a:	6019      	str	r1, [r3, #0]
 800380c:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 8003810:	460b      	mov	r3, r1
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	3308      	adds	r3, #8
 800381c:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003820:	601a      	str	r2, [r3, #0]
                queue[rear++] = (point_type){nx, ny};
 8003822:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 8003826:	1c5a      	adds	r2, r3, #1
 8003828:	f8c7 2950 	str.w	r2, [r7, #2384]	@ 0x950
 800382c:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8003830:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8003834:	f8d7 1940 	ldr.w	r1, [r7, #2368]	@ 0x940
 8003838:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800383c:	f507 6216 	add.w	r2, r7, #2400	@ 0x960
 8003840:	f6a2 0224 	subw	r2, r2, #2084	@ 0x824
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	4413      	add	r3, r2
 8003848:	f8d7 293c 	ldr.w	r2, [r7, #2364]	@ 0x93c
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	e006      	b.n	800385e <findPath+0x406>
 8003850:	0800ccec 	.word	0x0800ccec
 8003854:	0800ce64 	.word	0x0800ce64
 8003858:	0800ce74 	.word	0x0800ce74
            if ((maze[y][x].wall >> (3 - dir)) & 1) continue; // wall blocks
 800385c:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 800385e:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 8003862:	3301      	adds	r3, #1
 8003864:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 8003868:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800386c:	2b03      	cmp	r3, #3
 800386e:	f77f af00 	ble.w	8003672 <findPath+0x21a>
    while (front < rear)
 8003872:	f8d7 2954 	ldr.w	r2, [r7, #2388]	@ 0x954
 8003876:	f8d7 3950 	ldr.w	r3, [r7, #2384]	@ 0x950
 800387a:	429a      	cmp	r2, r3
 800387c:	f6ff aead 	blt.w	80035da <findPath+0x182>
            }
        }
    }
    return -1;
 8003880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003884:	4618      	mov	r0, r3
 8003886:	f607 1764 	addw	r7, r7, #2404	@ 0x964
 800388a:	46bd      	mov	sp, r7
 800388c:	bd90      	pop	{r4, r7, pc}
 800388e:	bf00      	nop

08003890 <goTo>:

void goTo(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 8003896:	af02      	add	r7, sp, #8
 8003898:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 800389c:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 80038a0:	6020      	str	r0, [r4, #0]
 80038a2:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 80038a6:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 80038aa:	6001      	str	r1, [r0, #0]
 80038ac:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80038b0:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 80038b4:	600a      	str	r2, [r1, #0]
 80038b6:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80038ba:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80038be:	6013      	str	r3, [r2, #0]
    int path_length = findPath(maze, mouse->x, mouse->y, gx, gy);
 80038c0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80038c4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6859      	ldr	r1, [r3, #4]
 80038cc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80038d0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689c      	ldr	r4, [r3, #8]
 80038d8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80038dc:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 80038e0:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80038e4:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 80038e8:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80038ec:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	9200      	str	r2, [sp, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4622      	mov	r2, r4
 80038f8:	6800      	ldr	r0, [r0, #0]
 80038fa:	f7ff fdad 	bl	8003458 <findPath>
 80038fe:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830
    if (path_length == -1) return;
 8003902:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8003906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390a:	f000 8120 	beq.w	8003b4e <goTo+0x2be>

    point_type path[256];
    int rear = 0;
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 8003914:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003918:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8003922:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003926:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[rear++] = (point_type){x, y};
 8003930:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800393a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800393e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003942:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 8003946:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800394a:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 800394e:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	4413      	add	r3, r2
 8003956:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800395a:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 800395c:	e03f      	b.n	80039de <goTo+0x14e>
    {
        point_type p = maze[y][x].previous_point;
 800395e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	019b      	lsls	r3, r3, #6
 800396a:	461a      	mov	r2, r3
 800396c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003970:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	1899      	adds	r1, r3, r2
 8003978:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800397c:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 8003980:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	440b      	add	r3, r1
 800398e:	4602      	mov	r2, r0
 8003990:	3304      	adds	r3, #4
 8003992:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003996:	e882 0003 	stmia.w	r2, {r0, r1}
        path[rear++] = p;
 800399a:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 80039a4:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80039a8:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 80039ac:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80039b0:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	4413      	add	r3, r2
 80039b8:	460a      	mov	r2, r1
 80039ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039be:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 80039c2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80039c6:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 80039d0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80039d4:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 80039de:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80039e2:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d1b5      	bne.n	800395e <goTo+0xce>
 80039f2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80039f6:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d1ab      	bne.n	800395e <goTo+0xce>
    }

    // Move from the start -> goal following the reconstructed path in reverse order
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 8003a06:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003a10:	e091      	b.n	8003b36 <goTo+0x2a6>
    {
        point_type next = path[i];
 8003a12:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a16:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 8003a1a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a1e:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 8003a22:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003a26:	460c      	mov	r4, r1
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a30:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 8003a34:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a38:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a42:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 8003a50:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a54:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003a5e:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N,1=E,2=S,3=W
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a70:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if (dx == 0 && dy == -1) dir = 0; // North
 8003a74:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d108      	bne.n	8003a8e <goTo+0x1fe>
 8003a7c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a84:	d103      	bne.n	8003a8e <goTo+0x1fe>
 8003a86:	2300      	movs	r3, #0
 8003a88:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8003a8c:	e023      	b.n	8003ad6 <goTo+0x246>
        else if (dx == 1 && dy == 0) dir = 1; // East
 8003a8e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d107      	bne.n	8003aa6 <goTo+0x216>
 8003a96:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d103      	bne.n	8003aa6 <goTo+0x216>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8003aa4:	e017      	b.n	8003ad6 <goTo+0x246>
        else if (dx == 0 && dy == 1) dir = 2; // South
 8003aa6:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d107      	bne.n	8003abe <goTo+0x22e>
 8003aae:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d103      	bne.n	8003abe <goTo+0x22e>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8003abc:	e00b      	b.n	8003ad6 <goTo+0x246>
        else if (dx == -1 && dy == 0) dir = 3; // West
 8003abe:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8003ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac6:	d106      	bne.n	8003ad6 <goTo+0x246>
 8003ac8:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d102      	bne.n	8003ad6 <goTo+0x246>
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 8003ad6:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8003ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ade:	d025      	beq.n	8003b2c <goTo+0x29c>
        {
            // Rotate to face the direction and move forward one cell
            rotateTo(mouse, (float) dir + 1);
 8003ae0:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8003ae4:	ee07 3a90 	vmov	s15, r3
 8003ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003af0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003af4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003af8:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003afc:	eeb0 0a67 	vmov.f32	s0, s15
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	f7ff fb13 	bl	800312c <rotateTo>
            forward(mouse);
 8003b06:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003b0a:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	f7ff f972 	bl	8002df8 <forward>
            setWall(maze, mouse);
 8003b14:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003b18:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8003b1c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8003b20:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8003b24:	6811      	ldr	r1, [r2, #0]
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	f7ff fbbd 	bl	80032a6 <setWall>
    for (int i = path_length - 1; i >= 0 && i < rear; i--)
 8003b2c:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003b30:	3b01      	subs	r3, #1
 8003b32:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8003b36:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	db08      	blt.n	8003b50 <goTo+0x2c0>
 8003b3e:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 8003b42:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8003b46:	429a      	cmp	r2, r3
 8003b48:	f6ff af63 	blt.w	8003a12 <goTo+0x182>
 8003b4c:	e000      	b.n	8003b50 <goTo+0x2c0>
    if (path_length == -1) return;
 8003b4e:	bf00      	nop
        }
    }
}
 8003b50:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd90      	pop	{r4, r7, pc}

08003b58 <findNearestUnknown>:

point_type findNearestUnknown(cell_type maze[][MAZE_SIZE], int x, int y)
{
 8003b58:	b590      	push	{r4, r7, lr}
 8003b5a:	f6ad 1d4c 	subw	sp, sp, #2380	@ 0x94c
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	f607 1448 	addw	r4, r7, #2376	@ 0x948
 8003b64:	f6a4 143c 	subw	r4, r4, #2364	@ 0x93c
 8003b68:	6020      	str	r0, [r4, #0]
 8003b6a:	f607 1048 	addw	r0, r7, #2376	@ 0x948
 8003b6e:	f5a0 6014 	sub.w	r0, r0, #2368	@ 0x940
 8003b72:	6001      	str	r1, [r0, #0]
 8003b74:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8003b78:	f6a1 1144 	subw	r1, r1, #2372	@ 0x944
 8003b7c:	600a      	str	r2, [r1, #0]
 8003b7e:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003b82:	f6a2 1248 	subw	r2, r2, #2376	@ 0x948
 8003b86:	6013      	str	r3, [r2, #0]
    point_type queue[MAZE_SIZE * MAZE_SIZE];
    bool visited[MAZE_SIZE][MAZE_SIZE] = {0};
 8003b88:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003b8c:	f6a3 1314 	subw	r3, r3, #2324	@ 0x914
 8003b90:	4618      	mov	r0, r3
 8003b92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b96:	461a      	mov	r2, r3
 8003b98:	2100      	movs	r1, #0
 8003b9a:	f005 fe3f 	bl	800981c <memset>
    int front = 0, rear = 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	f8c7 3944 	str.w	r3, [r7, #2372]	@ 0x944
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f8c7 3940 	str.w	r3, [r7, #2368]	@ 0x940

    queue[rear++] = (point_type){x, y};
 8003baa:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	f8c7 2940 	str.w	r2, [r7, #2368]	@ 0x940
 8003bb4:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003bb8:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8003bbc:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8003bc0:	f6a1 1144 	subw	r1, r1, #2372	@ 0x944
 8003bc4:	6809      	ldr	r1, [r1, #0]
 8003bc6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8003bca:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003bce:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003bda:	f6a2 1248 	subw	r2, r2, #2376	@ 0x948
 8003bde:	6812      	ldr	r2, [r2, #0]
 8003be0:	605a      	str	r2, [r3, #4]
    visited[y][x] = true;
 8003be2:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003be6:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8003bea:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003bee:	f6a3 1348 	subw	r3, r3, #2376	@ 0x948
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	441a      	add	r2, r3
 8003bf8:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003bfc:	f6a3 1344 	subw	r3, r3, #2372	@ 0x944
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4413      	add	r3, r2
 8003c04:	2201      	movs	r2, #1
 8003c06:	701a      	strb	r2, [r3, #0]

    while (front < rear)
 8003c08:	e0d6      	b.n	8003db8 <findNearestUnknown+0x260>
    {
        point_type cur = queue[front++];
 8003c0a:	f8d7 3944 	ldr.w	r3, [r7, #2372]	@ 0x944
 8003c0e:	1c5a      	adds	r2, r3, #1
 8003c10:	f8c7 2944 	str.w	r2, [r7, #2372]	@ 0x944
 8003c14:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003c18:	f6a2 112c 	subw	r1, r2, #2348	@ 0x92c
 8003c1c:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003c20:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8003c24:	460c      	mov	r4, r1
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4413      	add	r3, r2
 8003c2a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003c2e:	e884 0003 	stmia.w	r4, {r0, r1}
        if (!maze[cur.y][cur.x].known) return cur;
 8003c32:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003c36:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4613      	mov	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	019b      	lsls	r3, r3, #6
 8003c46:	461a      	mov	r2, r3
 8003c48:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003c4c:	f5a3 6314 	sub.w	r3, r3, #2368	@ 0x940
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	1899      	adds	r1, r3, r2
 8003c54:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003c58:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	4613      	mov	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	4413      	add	r3, r2
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	440b      	add	r3, r1
 8003c68:	3301      	adds	r3, #1
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	f083 0301 	eor.w	r3, r3, #1
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00e      	beq.n	8003c94 <findNearestUnknown+0x13c>
 8003c76:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003c7a:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8003c7e:	6819      	ldr	r1, [r3, #0]
 8003c80:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003c84:	f6a3 122c 	subw	r2, r3, #2348	@ 0x92c
 8003c88:	460b      	mov	r3, r1
 8003c8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003c8e:	e883 0003 	stmia.w	r3, {r0, r1}
            visited[ny][nx] = true;
            queue[rear++] = (point_type){nx, ny};
        }
    }
    return (point_type){-1, -1};
}
 8003c92:	e0a2      	b.n	8003dda <findNearestUnknown+0x282>
        for (int dir = 0; dir < 4; dir++)
 8003c94:	2300      	movs	r3, #0
 8003c96:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
 8003c9a:	e088      	b.n	8003dae <findNearestUnknown+0x256>
            int nx = cur.x + DELTA_X[dir];
 8003c9c:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003ca0:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	4951      	ldr	r1, [pc, #324]	@ (8003dec <findNearestUnknown+0x294>)
 8003ca8:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003cac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	f8c7 3938 	str.w	r3, [r7, #2360]	@ 0x938
            int ny = cur.y + DELTA_Y[dir];
 8003cb6:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003cba:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	494b      	ldr	r1, [pc, #300]	@ (8003df0 <findNearestUnknown+0x298>)
 8003cc2:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003cc6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f8c7 3934 	str.w	r3, [r7, #2356]	@ 0x934
            if (!isValid(nx, ny)) continue;
 8003cd0:	f8d7 1934 	ldr.w	r1, [r7, #2356]	@ 0x934
 8003cd4:	f8d7 0938 	ldr.w	r0, [r7, #2360]	@ 0x938
 8003cd8:	f7ff fac8 	bl	800326c <isValid>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	f083 0301 	eor.w	r3, r3, #1
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d158      	bne.n	8003d9a <findNearestUnknown+0x242>
            if (visited[ny][nx]) continue;
 8003ce8:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003cec:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8003cf0:	f8d7 3934 	ldr.w	r3, [r7, #2356]	@ 0x934
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	441a      	add	r2, r3
 8003cf8:	f8d7 3938 	ldr.w	r3, [r7, #2360]	@ 0x938
 8003cfc:	4413      	add	r3, r2
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d14c      	bne.n	8003d9e <findNearestUnknown+0x246>
            if ((maze[cur.y][cur.x].wall >> (3 - dir)) & 1) continue; // blocked
 8003d04:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003d08:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4613      	mov	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4413      	add	r3, r2
 8003d16:	019b      	lsls	r3, r3, #6
 8003d18:	461a      	mov	r2, r3
 8003d1a:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003d1e:	f5a3 6314 	sub.w	r3, r3, #2368	@ 0x940
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	1899      	adds	r1, r3, r2
 8003d26:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003d2a:	f6a3 132c 	subw	r3, r3, #2348	@ 0x92c
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003d42:	f1c3 0303 	rsb	r3, r3, #3
 8003d46:	fa42 f303 	asr.w	r3, r2, r3
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d127      	bne.n	8003da2 <findNearestUnknown+0x24a>
            visited[ny][nx] = true;
 8003d52:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003d56:	f6a3 1214 	subw	r2, r3, #2324	@ 0x914
 8003d5a:	f8d7 3934 	ldr.w	r3, [r7, #2356]	@ 0x934
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	441a      	add	r2, r3
 8003d62:	f8d7 3938 	ldr.w	r3, [r7, #2360]	@ 0x938
 8003d66:	4413      	add	r3, r2
 8003d68:	2201      	movs	r2, #1
 8003d6a:	701a      	strb	r2, [r3, #0]
            queue[rear++] = (point_type){nx, ny};
 8003d6c:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	f8c7 2940 	str.w	r2, [r7, #2368]	@ 0x940
 8003d76:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003d7a:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8003d7e:	f8d7 1938 	ldr.w	r1, [r7, #2360]	@ 0x938
 8003d82:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 8003d86:	f607 1248 	addw	r2, r7, #2376	@ 0x948
 8003d8a:	f6a2 0214 	subw	r2, r2, #2068	@ 0x814
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4413      	add	r3, r2
 8003d92:	f8d7 2934 	ldr.w	r2, [r7, #2356]	@ 0x934
 8003d96:	605a      	str	r2, [r3, #4]
 8003d98:	e004      	b.n	8003da4 <findNearestUnknown+0x24c>
            if (!isValid(nx, ny)) continue;
 8003d9a:	bf00      	nop
 8003d9c:	e002      	b.n	8003da4 <findNearestUnknown+0x24c>
            if (visited[ny][nx]) continue;
 8003d9e:	bf00      	nop
 8003da0:	e000      	b.n	8003da4 <findNearestUnknown+0x24c>
            if ((maze[cur.y][cur.x].wall >> (3 - dir)) & 1) continue; // blocked
 8003da2:	bf00      	nop
        for (int dir = 0; dir < 4; dir++)
 8003da4:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003da8:	3301      	adds	r3, #1
 8003daa:	f8c7 393c 	str.w	r3, [r7, #2364]	@ 0x93c
 8003dae:	f8d7 393c 	ldr.w	r3, [r7, #2364]	@ 0x93c
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	f77f af72 	ble.w	8003c9c <findNearestUnknown+0x144>
    while (front < rear)
 8003db8:	f8d7 2944 	ldr.w	r2, [r7, #2372]	@ 0x944
 8003dbc:	f8d7 3940 	ldr.w	r3, [r7, #2368]	@ 0x940
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	f6ff af22 	blt.w	8003c0a <findNearestUnknown+0xb2>
    return (point_type){-1, -1};
 8003dc6:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003dca:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a08      	ldr	r2, [pc, #32]	@ (8003df4 <findNearestUnknown+0x29c>)
 8003dd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003dd6:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8003dda:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8003dde:	f6a3 133c 	subw	r3, r3, #2364	@ 0x93c
 8003de2:	6818      	ldr	r0, [r3, #0]
 8003de4:	f607 174c 	addw	r7, r7, #2380	@ 0x94c
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd90      	pop	{r4, r7, pc}
 8003dec:	0800ce64 	.word	0x0800ce64
 8003df0:	0800ce74 	.word	0x0800ce74
 8003df4:	0800ccec 	.word	0x0800ccec

08003df8 <returnToStart>:

void returnToStart(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
    goTo(maze, mouse, 0, 0);
 8003e02:	2300      	movs	r3, #0
 8003e04:	2200      	movs	r2, #0
 8003e06:	6839      	ldr	r1, [r7, #0]
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7ff fd41 	bl	8003890 <goTo>
}
 8003e0e:	bf00      	nop
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <findOptimalPath>:

int findOptimalPath(cell_type maze[][MAZE_SIZE], int sx, int sy, int gx, int gy)
{
 8003e18:	b5b0      	push	{r4, r5, r7, lr}
 8003e1a:	f5ad 6d46 	sub.w	sp, sp, #3168	@ 0xc60
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	f507 6446 	add.w	r4, r7, #3168	@ 0xc60
 8003e24:	f6a4 4454 	subw	r4, r4, #3156	@ 0xc54
 8003e28:	6020      	str	r0, [r4, #0]
 8003e2a:	f507 6046 	add.w	r0, r7, #3168	@ 0xc60
 8003e2e:	f6a0 4058 	subw	r0, r0, #3160	@ 0xc58
 8003e32:	6001      	str	r1, [r0, #0]
 8003e34:	f507 6146 	add.w	r1, r7, #3168	@ 0xc60
 8003e38:	f6a1 415c 	subw	r1, r1, #3164	@ 0xc5c
 8003e3c:	600a      	str	r2, [r1, #0]
 8003e3e:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003e42:	f5a2 6246 	sub.w	r2, r2, #3168	@ 0xc60
 8003e46:	6013      	str	r3, [r2, #0]
	#define TURN_PENALTY 10
	#define INT_MAX 5 // gi nh
	for (int y = 0; y < MAZE_SIZE; y++)
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8003e4e:	e054      	b.n	8003efa <findOptimalPath+0xe2>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 8003e50:	2300      	movs	r3, #0
 8003e52:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8003e56:	e047      	b.n	8003ee8 <findOptimalPath+0xd0>
        {
            maze[y][x].previous_point = (point_type){-1, -1};
 8003e58:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	019b      	lsls	r3, r3, #6
 8003e64:	461a      	mov	r2, r3
 8003e66:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003e6a:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	1899      	adds	r1, r3, r2
 8003e72:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8003e76:	4613      	mov	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	4aa9      	ldr	r2, [pc, #676]	@ (8004128 <findOptimalPath+0x310>)
 8003e82:	3304      	adds	r3, #4
 8003e84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e88:	e883 0003 	stmia.w	r3, {r0, r1}
            for(int d = 0; d<4; d++) maze[y][x].cost[d] = UINT16_MAX;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8003e92:	e020      	b.n	8003ed6 <findOptimalPath+0xbe>
 8003e94:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 8003e98:	4613      	mov	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	019b      	lsls	r3, r3, #6
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003ea6:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	1899      	adds	r1, r3, r2
 8003eae:	f8d7 2c58 	ldr.w	r2, [r7, #3160]	@ 0xc58
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	4413      	add	r3, r2
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	f8d7 2c54 	ldr.w	r2, [r7, #3156]	@ 0xc54
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	440b      	add	r3, r1
 8003ec6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003eca:	809a      	strh	r2, [r3, #4]
 8003ecc:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54
 8003ed6:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	ddda      	ble.n	8003e94 <findOptimalPath+0x7c>
        for (int x = 0; x < MAZE_SIZE; x++)
 8003ede:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58
 8003ee8:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8003eec:	2b0f      	cmp	r3, #15
 8003eee:	ddb3      	ble.n	8003e58 <findOptimalPath+0x40>
	for (int y = 0; y < MAZE_SIZE; y++)
 8003ef0:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8003efa:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8003efe:	2b0f      	cmp	r3, #15
 8003f00:	dda6      	ble.n	8003e50 <findOptimalPath+0x38>
        }
    }

    struct { uint8_t x, y, dir; } queue[MAZE_SIZE * MAZE_SIZE * 4];
    int head = 0, tail = 0;
 8003f02:	2300      	movs	r3, #0
 8003f04:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50
 8003f08:	2300      	movs	r3, #0
 8003f0a:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c

    for (int d = 0; d < 4; d++) {
 8003f0e:	2300      	movs	r3, #0
 8003f10:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8003f14:	e059      	b.n	8003fca <findOptimalPath+0x1b2>
        maze[sy][sx].cost[d] = 0;
 8003f16:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003f1a:	f6a3 435c 	subw	r3, r3, #3164	@ 0xc5c
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	4613      	mov	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	019b      	lsls	r3, r3, #6
 8003f28:	461a      	mov	r2, r3
 8003f2a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003f2e:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	1899      	adds	r1, r3, r2
 8003f36:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003f3a:	f6a3 4358 	subw	r3, r3, #3160	@ 0xc58
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4613      	mov	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3304      	adds	r3, #4
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	440b      	add	r3, r1
 8003f54:	2200      	movs	r2, #0
 8003f56:	809a      	strh	r2, [r3, #4]
        queue[tail++] = (typeof(queue[0])){sx, sy, d};
 8003f58:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	f8c7 2c4c 	str.w	r2, [r7, #3148]	@ 0xc4c
 8003f62:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003f66:	f6a2 4258 	subw	r2, r2, #3160	@ 0xc58
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	b2d5      	uxtb	r5, r2
 8003f6e:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003f72:	f6a2 425c 	subw	r2, r2, #3164	@ 0xc5c
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	b2d4      	uxtb	r4, r2
 8003f7a:	f8d7 2c48 	ldr.w	r2, [r7, #3144]	@ 0xc48
 8003f7e:	b2d0      	uxtb	r0, r2
 8003f80:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003f84:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8003f88:	461a      	mov	r2, r3
 8003f8a:	0052      	lsls	r2, r2, #1
 8003f8c:	441a      	add	r2, r3
 8003f8e:	440a      	add	r2, r1
 8003f90:	4629      	mov	r1, r5
 8003f92:	7011      	strb	r1, [r2, #0]
 8003f94:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003f98:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	0052      	lsls	r2, r2, #1
 8003fa0:	441a      	add	r2, r3
 8003fa2:	440a      	add	r2, r1
 8003fa4:	3201      	adds	r2, #1
 8003fa6:	4621      	mov	r1, r4
 8003fa8:	7011      	strb	r1, [r2, #0]
 8003faa:	f507 6246 	add.w	r2, r7, #3168	@ 0xc60
 8003fae:	f6a2 4138 	subw	r1, r2, #3128	@ 0xc38
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	0052      	lsls	r2, r2, #1
 8003fb6:	441a      	add	r2, r3
 8003fb8:	188b      	adds	r3, r1, r2
 8003fba:	3302      	adds	r3, #2
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	701a      	strb	r2, [r3, #0]
    for (int d = 0; d < 4; d++) {
 8003fc0:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	f8c7 3c48 	str.w	r3, [r7, #3144]	@ 0xc48
 8003fca:	f8d7 3c48 	ldr.w	r3, [r7, #3144]	@ 0xc48
 8003fce:	2b03      	cmp	r3, #3
 8003fd0:	dda1      	ble.n	8003f16 <findOptimalPath+0xfe>
    }

    while (head != tail)
 8003fd2:	e179      	b.n	80042c8 <findOptimalPath+0x4b0>
    {
        uint8_t cx = queue[head].x;
 8003fd4:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003fd8:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8003fdc:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	4413      	add	r3, r2
 8003fe6:	440b      	add	r3, r1
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	f887 3c3b 	strb.w	r3, [r7, #3131]	@ 0xc3b
        uint8_t cy = queue[head].y;
 8003fee:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8003ff2:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8003ff6:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	4413      	add	r3, r2
 8004000:	440b      	add	r3, r1
 8004002:	3301      	adds	r3, #1
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	f887 3c3a 	strb.w	r3, [r7, #3130]	@ 0xc3a
        uint8_t cd = queue[head].dir;
 800400a:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800400e:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8004012:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 8004016:	4613      	mov	r3, r2
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	4413      	add	r3, r2
 800401c:	440b      	add	r3, r1
 800401e:	3302      	adds	r3, #2
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	f887 3c39 	strb.w	r3, [r7, #3129]	@ 0xc39
        head = (head + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 8004026:	f8d7 3c50 	ldr.w	r3, [r7, #3152]	@ 0xc50
 800402a:	3301      	adds	r3, #1
 800402c:	425a      	negs	r2, r3
 800402e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004032:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004036:	bf58      	it	pl
 8004038:	4253      	negpl	r3, r2
 800403a:	f8c7 3c50 	str.w	r3, [r7, #3152]	@ 0xc50

        for (int nextDir = 0; nextDir < 4; nextDir++) {
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 8004044:	e13b      	b.n	80042be <findOptimalPath+0x4a6>
            // Wall check
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 8004046:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 800404a:	4613      	mov	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4413      	add	r3, r2
 8004050:	019b      	lsls	r3, r3, #6
 8004052:	461a      	mov	r2, r3
 8004054:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004058:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	1899      	adds	r1, r3, r2
 8004060:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	461a      	mov	r2, r3
 8004072:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8004076:	f1c3 0303 	rsb	r3, r3, #3
 800407a:	fa42 f303 	asr.w	r3, r2, r3
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	f040 8115 	bne.w	80042b2 <findOptimalPath+0x49a>

            int nx = cx + DELTA_X[nextDir];
 8004088:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 800408c:	4927      	ldr	r1, [pc, #156]	@ (800412c <findOptimalPath+0x314>)
 800408e:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 8004092:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004096:	4413      	add	r3, r2
 8004098:	f8c7 3c34 	str.w	r3, [r7, #3124]	@ 0xc34
            int ny = cy + DELTA_Y[nextDir];
 800409c:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 80040a0:	4923      	ldr	r1, [pc, #140]	@ (8004130 <findOptimalPath+0x318>)
 80040a2:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 80040a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80040aa:	4413      	add	r3, r2
 80040ac:	f8c7 3c30 	str.w	r3, [r7, #3120]	@ 0xc30

            if (isValid(nx, ny) && (maze[ny][nx].known || (nx == gx && ny == gy))) {
 80040b0:	f8d7 1c30 	ldr.w	r1, [r7, #3120]	@ 0xc30
 80040b4:	f8d7 0c34 	ldr.w	r0, [r7, #3124]	@ 0xc34
 80040b8:	f7ff f8d8 	bl	800326c <isValid>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 80f8 	beq.w	80042b4 <findOptimalPath+0x49c>
 80040c4:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 80040c8:	4613      	mov	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	4413      	add	r3, r2
 80040ce:	019b      	lsls	r3, r3, #6
 80040d0:	461a      	mov	r2, r3
 80040d2:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80040d6:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	1899      	adds	r1, r3, r2
 80040de:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	3301      	adds	r3, #1
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d110      	bne.n	8004116 <findOptimalPath+0x2fe>
 80040f4:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80040f8:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 80040fc:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	f040 80d6 	bne.w	80042b4 <findOptimalPath+0x49c>
 8004108:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 800410c:	f8d7 3c70 	ldr.w	r3, [r7, #3184]	@ 0xc70
 8004110:	429a      	cmp	r2, r3
 8004112:	f040 80cf 	bne.w	80042b4 <findOptimalPath+0x49c>
                // Logic: If new route is shorter than recorded, update and queue neighbors
                int weight = (nextDir == cd) ? 1 : (1 + TURN_PENALTY);
 8004116:	f897 3c39 	ldrb.w	r3, [r7, #3129]	@ 0xc39
 800411a:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 800411e:	429a      	cmp	r2, r3
 8004120:	d108      	bne.n	8004134 <findOptimalPath+0x31c>
 8004122:	2301      	movs	r3, #1
 8004124:	e007      	b.n	8004136 <findOptimalPath+0x31e>
 8004126:	bf00      	nop
 8004128:	0800ccec 	.word	0x0800ccec
 800412c:	0800ce64 	.word	0x0800ce64
 8004130:	0800ce74 	.word	0x0800ce74
 8004134:	230b      	movs	r3, #11
 8004136:	f8c7 3c2c 	str.w	r3, [r7, #3116]	@ 0xc2c
                int newDist = maze[cy][cx].cost[cd] + weight;
 800413a:	f897 2c3a 	ldrb.w	r2, [r7, #3130]	@ 0xc3a
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	019b      	lsls	r3, r3, #6
 8004146:	461a      	mov	r2, r3
 8004148:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800414c:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	1899      	adds	r1, r3, r2
 8004154:	f897 2c3b 	ldrb.w	r2, [r7, #3131]	@ 0xc3b
 8004158:	f897 0c39 	ldrb.w	r0, [r7, #3129]	@ 0xc39
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4403      	add	r3, r0
 8004166:	3304      	adds	r3, #4
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	440b      	add	r3, r1
 800416c:	889b      	ldrh	r3, [r3, #4]
 800416e:	461a      	mov	r2, r3
 8004170:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	@ 0xc2c
 8004174:	4413      	add	r3, r2
 8004176:	f8c7 3c28 	str.w	r3, [r7, #3112]	@ 0xc28

                if (newDist < maze[ny][nx].cost[nextDir]) {
 800417a:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 800417e:	4613      	mov	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	4413      	add	r3, r2
 8004184:	019b      	lsls	r3, r3, #6
 8004186:	461a      	mov	r2, r3
 8004188:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800418c:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	1899      	adds	r1, r3, r2
 8004194:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 80041a4:	4413      	add	r3, r2
 80041a6:	3304      	adds	r3, #4
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	440b      	add	r3, r1
 80041ac:	889b      	ldrh	r3, [r3, #4]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 80041b4:	4293      	cmp	r3, r2
 80041b6:	da7d      	bge.n	80042b4 <findOptimalPath+0x49c>
                    maze[ny][nx].cost[nextDir] = newDist;
 80041b8:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	019b      	lsls	r3, r3, #6
 80041c4:	461a      	mov	r2, r3
 80041c6:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80041ca:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	1899      	adds	r1, r3, r2
 80041d2:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	@ 0xc28
 80041d6:	b298      	uxth	r0, r3
 80041d8:	f8d7 2c34 	ldr.w	r2, [r7, #3124]	@ 0xc34
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	f8d7 2c44 	ldr.w	r2, [r7, #3140]	@ 0xc44
 80041e8:	4413      	add	r3, r2
 80041ea:	3304      	adds	r3, #4
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	440b      	add	r3, r1
 80041f0:	4602      	mov	r2, r0
 80041f2:	809a      	strh	r2, [r3, #4]
                    maze[ny][nx].previous_point = (point_type){cx, cy};
 80041f4:	f8d7 2c30 	ldr.w	r2, [r7, #3120]	@ 0xc30
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	019b      	lsls	r3, r3, #6
 8004200:	461a      	mov	r2, r3
 8004202:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004206:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	441a      	add	r2, r3
 800420e:	f897 4c3b 	ldrb.w	r4, [r7, #3131]	@ 0xc3b
 8004212:	f897 0c3a 	ldrb.w	r0, [r7, #3130]	@ 0xc3a
 8004216:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 800421a:	460b      	mov	r3, r1
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	3304      	adds	r3, #4
 8004226:	601c      	str	r4, [r3, #0]
 8004228:	f8d7 1c34 	ldr.w	r1, [r7, #3124]	@ 0xc34
 800422c:	460b      	mov	r3, r1
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	3308      	adds	r3, #8
 8004238:	6018      	str	r0, [r3, #0]

                    // Add to queue for propagation
                    queue[tail] = (typeof(queue[0])){ (uint8_t)nx, (uint8_t)ny, (uint8_t)nextDir };
 800423a:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	@ 0xc34
 800423e:	b2dd      	uxtb	r5, r3
 8004240:	f8d7 3c30 	ldr.w	r3, [r7, #3120]	@ 0xc30
 8004244:	b2dc      	uxtb	r4, r3
 8004246:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 800424a:	b2d8      	uxtb	r0, r3
 800424c:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004250:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8004254:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8004258:	4613      	mov	r3, r2
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	4413      	add	r3, r2
 800425e:	440b      	add	r3, r1
 8004260:	462a      	mov	r2, r5
 8004262:	701a      	strb	r2, [r3, #0]
 8004264:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004268:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 800426c:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 8004270:	4613      	mov	r3, r2
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4413      	add	r3, r2
 8004276:	440b      	add	r3, r1
 8004278:	3301      	adds	r3, #1
 800427a:	4622      	mov	r2, r4
 800427c:	701a      	strb	r2, [r3, #0]
 800427e:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004282:	f6a3 4138 	subw	r1, r3, #3128	@ 0xc38
 8004286:	f8d7 2c4c 	ldr.w	r2, [r7, #3148]	@ 0xc4c
 800428a:	4613      	mov	r3, r2
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	4413      	add	r3, r2
 8004290:	440b      	add	r3, r1
 8004292:	3302      	adds	r3, #2
 8004294:	4602      	mov	r2, r0
 8004296:	701a      	strb	r2, [r3, #0]
                    tail = (tail + 1) % (MAZE_SIZE * MAZE_SIZE * 4);
 8004298:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 800429c:	3301      	adds	r3, #1
 800429e:	425a      	negs	r2, r3
 80042a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042a4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80042a8:	bf58      	it	pl
 80042aa:	4253      	negpl	r3, r2
 80042ac:	f8c7 3c4c 	str.w	r3, [r7, #3148]	@ 0xc4c
 80042b0:	e000      	b.n	80042b4 <findOptimalPath+0x49c>
            if ((maze[cy][cx].wall >> (3 - nextDir)) & 1) continue;
 80042b2:	bf00      	nop
        for (int nextDir = 0; nextDir < 4; nextDir++) {
 80042b4:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 80042b8:	3301      	adds	r3, #1
 80042ba:	f8c7 3c44 	str.w	r3, [r7, #3140]	@ 0xc44
 80042be:	f8d7 3c44 	ldr.w	r3, [r7, #3140]	@ 0xc44
 80042c2:	2b03      	cmp	r3, #3
 80042c4:	f77f aebf 	ble.w	8004046 <findOptimalPath+0x22e>
    while (head != tail)
 80042c8:	f8d7 2c50 	ldr.w	r2, [r7, #3152]	@ 0xc50
 80042cc:	f8d7 3c4c 	ldr.w	r3, [r7, #3148]	@ 0xc4c
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f47f ae7f 	bne.w	8003fd4 <findOptimalPath+0x1bc>
            }
        }
    }

    // Return the cheapest cost among all directions at goal
    int minGoalCost = INT_MAX;
 80042d6:	2305      	movs	r3, #5
 80042d8:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 80042dc:	2300      	movs	r3, #0
 80042de:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 80042e2:	e045      	b.n	8004370 <findOptimalPath+0x558>
        if (maze[gy][gx].cost[d] < minGoalCost) minGoalCost = maze[gy][gx].cost[d];
 80042e4:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 80042e8:	4613      	mov	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4413      	add	r3, r2
 80042ee:	019b      	lsls	r3, r3, #6
 80042f0:	461a      	mov	r2, r3
 80042f2:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 80042f6:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	1899      	adds	r1, r3, r2
 80042fe:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004302:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4613      	mov	r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8004314:	4413      	add	r3, r2
 8004316:	3304      	adds	r3, #4
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	440b      	add	r3, r1
 800431c:	889b      	ldrh	r3, [r3, #4]
 800431e:	461a      	mov	r2, r3
 8004320:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8004324:	4293      	cmp	r3, r2
 8004326:	dd1e      	ble.n	8004366 <findOptimalPath+0x54e>
 8004328:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	@ 0xc70
 800432c:	4613      	mov	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	019b      	lsls	r3, r3, #6
 8004334:	461a      	mov	r2, r3
 8004336:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 800433a:	f6a3 4354 	subw	r3, r3, #3156	@ 0xc54
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	1899      	adds	r1, r3, r2
 8004342:	f507 6346 	add.w	r3, r7, #3168	@ 0xc60
 8004346:	f5a3 6346 	sub.w	r3, r3, #3168	@ 0xc60
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	f8d7 2c3c 	ldr.w	r2, [r7, #3132]	@ 0xc3c
 8004358:	4413      	add	r3, r2
 800435a:	3304      	adds	r3, #4
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	440b      	add	r3, r1
 8004360:	889b      	ldrh	r3, [r3, #4]
 8004362:	f8c7 3c40 	str.w	r3, [r7, #3136]	@ 0xc40
    for (int d = 0; d < 4; d++) {
 8004366:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 800436a:	3301      	adds	r3, #1
 800436c:	f8c7 3c3c 	str.w	r3, [r7, #3132]	@ 0xc3c
 8004370:	f8d7 3c3c 	ldr.w	r3, [r7, #3132]	@ 0xc3c
 8004374:	2b03      	cmp	r3, #3
 8004376:	ddb5      	ble.n	80042e4 <findOptimalPath+0x4cc>
    }

    return (minGoalCost >= INT_MAX) ? -1 : minGoalCost;
 8004378:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 800437c:	2b04      	cmp	r3, #4
 800437e:	dc02      	bgt.n	8004386 <findOptimalPath+0x56e>
 8004380:	f8d7 3c40 	ldr.w	r3, [r7, #3136]	@ 0xc40
 8004384:	e001      	b.n	800438a <findOptimalPath+0x572>
 8004386:	f04f 33ff 	mov.w	r3, #4294967295
}
 800438a:	4618      	mov	r0, r3
 800438c:	f507 6746 	add.w	r7, r7, #3168	@ 0xc60
 8004390:	46bd      	mov	sp, r7
 8004392:	bdb0      	pop	{r4, r5, r7, pc}

08004394 <goToOptimal>:


void goToOptimal(cell_type maze[][MAZE_SIZE], mouse_type *mouse, int gx, int gy)
{
 8004394:	b590      	push	{r4, r7, lr}
 8004396:	f6ad 0d54 	subw	sp, sp, #2132	@ 0x854
 800439a:	af02      	add	r7, sp, #8
 800439c:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 80043a0:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 80043a4:	6020      	str	r0, [r4, #0]
 80043a6:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 80043aa:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 80043ae:	6001      	str	r1, [r0, #0]
 80043b0:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80043b4:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 80043b8:	600a      	str	r2, [r1, #0]
 80043ba:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80043be:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80043c2:	6013      	str	r3, [r2, #0]
    int total_cost = findOptimalPath(maze, mouse->x, mouse->y, gx, gy);
 80043c4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80043c8:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6859      	ldr	r1, [r3, #4]
 80043d0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80043d4:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689c      	ldr	r4, [r3, #8]
 80043dc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80043e0:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 80043e4:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80043e8:	f6a2 003c 	subw	r0, r2, #2108	@ 0x83c
 80043ec:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80043f0:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	9200      	str	r2, [sp, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4622      	mov	r2, r4
 80043fc:	6800      	ldr	r0, [r0, #0]
 80043fe:	f7ff fd0b 	bl	8003e18 <findOptimalPath>
 8004402:	f8c7 0830 	str.w	r0, [r7, #2096]	@ 0x830

    if (total_cost == -1) return;
 8004406:	f8d7 3830 	ldr.w	r3, [r7, #2096]	@ 0x830
 800440a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440e:	f000 812a 	beq.w	8004666 <goToOptimal+0x2d2>

    point_type path[MAZE_SIZE * MAZE_SIZE];
    int count = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844

    int x = gx, y = gy;
 8004418:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800441c:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8004426:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800442a:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    path[count++] = (point_type){x, y};
 8004434:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 800443e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8004442:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8004446:	f8d7 1840 	ldr.w	r1, [r7, #2112]	@ 0x840
 800444a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800444e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8004452:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	4413      	add	r3, r2
 800445a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800445e:	605a      	str	r2, [r3, #4]

    while (x != mouse->x || y != mouse->y)
 8004460:	e04f      	b.n	8004502 <goToOptimal+0x16e>
    {
        point_type p = maze[y][x].previous_point;
 8004462:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8004466:	4613      	mov	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	4413      	add	r3, r2
 800446c:	019b      	lsls	r3, r3, #6
 800446e:	461a      	mov	r2, r3
 8004470:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004474:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	1899      	adds	r1, r3, r2
 800447c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004480:	f5a3 6003 	sub.w	r0, r3, #2096	@ 0x830
 8004484:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8004488:	4613      	mov	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	4602      	mov	r2, r0
 8004494:	3304      	adds	r3, #4
 8004496:	e893 0003 	ldmia.w	r3, {r0, r1}
 800449a:	e882 0003 	stmia.w	r2, {r0, r1}

        if (p.x == -1 || p.y == -1) break;
 800449e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80044a2:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ac:	d03d      	beq.n	800452a <goToOptimal+0x196>
 80044ae:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80044b2:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044bc:	d035      	beq.n	800452a <goToOptimal+0x196>

        path[count++] = p;
 80044be:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80044c2:	1c5a      	adds	r2, r3, #1
 80044c4:	f8c7 2844 	str.w	r2, [r7, #2116]	@ 0x844
 80044c8:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 80044cc:	f5a2 6202 	sub.w	r2, r2, #2080	@ 0x820
 80044d0:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80044d4:	f5a1 6103 	sub.w	r1, r1, #2096	@ 0x830
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	460a      	mov	r2, r1
 80044de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044e2:	e883 0003 	stmia.w	r3, {r0, r1}
        x = p.x;
 80044e6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80044ea:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
        y = p.y;
 80044f4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80044f8:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
    while (x != mouse->x || y != mouse->y)
 8004502:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004506:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8004512:	429a      	cmp	r2, r3
 8004514:	d1a5      	bne.n	8004462 <goToOptimal+0xce>
 8004516:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800451a:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8004526:	429a      	cmp	r2, r3
 8004528:	d19b      	bne.n	8004462 <goToOptimal+0xce>
    }

    for (int i = count - 2; i >= 0; i--)
 800452a:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 800452e:	3b02      	subs	r3, #2
 8004530:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 8004534:	e091      	b.n	800465a <goToOptimal+0x2c6>
    {
        point_type next = path[i];
 8004536:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800453a:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 800453e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004542:	f5a3 6202 	sub.w	r2, r3, #2080	@ 0x820
 8004546:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800454a:	460c      	mov	r4, r1
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	4413      	add	r3, r2
 8004550:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004554:	e884 0003 	stmia.w	r4, {r0, r1}
        int dx = next.x - mouse->x;
 8004558:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800455c:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004566:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
        int dy = next.y - mouse->y;
 8004574:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004578:	f6a3 0338 	subw	r3, r3, #2104	@ 0x838
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004582:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

        int dir = -1; // 0=N, 1=E, 2=S, 3=W
 8004590:	f04f 33ff 	mov.w	r3, #4294967295
 8004594:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
        if      (dx ==  0 && dy == -1) dir = 0; // North
 8004598:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 800459c:	2b00      	cmp	r3, #0
 800459e:	d108      	bne.n	80045b2 <goToOptimal+0x21e>
 80045a0:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a8:	d103      	bne.n	80045b2 <goToOptimal+0x21e>
 80045aa:	2300      	movs	r3, #0
 80045ac:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80045b0:	e023      	b.n	80045fa <goToOptimal+0x266>
        else if (dx ==  1 && dy ==  0) dir = 1; // East
 80045b2:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d107      	bne.n	80045ca <goToOptimal+0x236>
 80045ba:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d103      	bne.n	80045ca <goToOptimal+0x236>
 80045c2:	2301      	movs	r3, #1
 80045c4:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80045c8:	e017      	b.n	80045fa <goToOptimal+0x266>
        else if (dx ==  0 && dy ==  1) dir = 2; // South
 80045ca:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d107      	bne.n	80045e2 <goToOptimal+0x24e>
 80045d2:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d103      	bne.n	80045e2 <goToOptimal+0x24e>
 80045da:	2302      	movs	r3, #2
 80045dc:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 80045e0:	e00b      	b.n	80045fa <goToOptimal+0x266>
        else if (dx == -1 && dy ==  0) dir = 3; // West
 80045e2:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80045e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ea:	d106      	bne.n	80045fa <goToOptimal+0x266>
 80045ec:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d102      	bne.n	80045fa <goToOptimal+0x266>
 80045f4:	2303      	movs	r3, #3
 80045f6:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834

        if (dir != -1)
 80045fa:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 80045fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004602:	d025      	beq.n	8004650 <goToOptimal+0x2bc>
        {
            rotateTo(mouse, (float)dir + 1);
 8004604:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8004608:	ee07 3a90 	vmov	s15, r3
 800460c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004610:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004614:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004618:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800461c:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8004620:	eeb0 0a67 	vmov.f32	s0, s15
 8004624:	6818      	ldr	r0, [r3, #0]
 8004626:	f7fe fd81 	bl	800312c <rotateTo>
            forward(mouse);
 800462a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800462e:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8004632:	6818      	ldr	r0, [r3, #0]
 8004634:	f7fe fbe0 	bl	8002df8 <forward>

            setWall(maze, mouse);
 8004638:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800463c:	f5a3 6204 	sub.w	r2, r3, #2112	@ 0x840
 8004640:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8004644:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8004648:	6811      	ldr	r1, [r2, #0]
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	f7fe fe2b 	bl	80032a6 <setWall>
    for (int i = count - 2; i >= 0; i--)
 8004650:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8004654:	3b01      	subs	r3, #1
 8004656:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 800465a:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800465e:	2b00      	cmp	r3, #0
 8004660:	f6bf af69 	bge.w	8004536 <goToOptimal+0x1a2>
 8004664:	e000      	b.n	8004668 <goToOptimal+0x2d4>
    if (total_cost == -1) return;
 8004666:	bf00      	nop
        }
    }
}
 8004668:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 800466c:	46bd      	mov	sp, r7
 800466e:	bd90      	pop	{r4, r7, pc}

08004670 <renderMaze>:
void calculateRoute(cell_type maze[][MAZE_SIZE], mouse_type *mouse)
{
}

void renderMaze(cell_type maze[][MAZE_SIZE])
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
    for (int y = 0; y < MAZE_SIZE; y++)
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	e09f      	b.n	80047be <renderMaze+0x14e>
    {
        for (int x = 0; x < MAZE_SIZE; x++)
 800467e:	2300      	movs	r3, #0
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	e023      	b.n	80046cc <renderMaze+0x5c>
        {
            printf("+");
 8004684:	202b      	movs	r0, #43	@ 0x2b
 8004686:	f004 ff69 	bl	800955c <putchar>
            printf((maze[y][x].wall >> 3) & 1 ? "--" : "  ");
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4613      	mov	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4413      	add	r3, r2
 8004692:	019b      	lsls	r3, r3, #6
 8004694:	461a      	mov	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	1899      	adds	r1, r3, r2
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	08db      	lsrs	r3, r3, #3
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <renderMaze+0x48>
 80046b4:	4b46      	ldr	r3, [pc, #280]	@ (80047d0 <renderMaze+0x160>)
 80046b6:	e000      	b.n	80046ba <renderMaze+0x4a>
 80046b8:	4b46      	ldr	r3, [pc, #280]	@ (80047d4 <renderMaze+0x164>)
 80046ba:	4618      	mov	r0, r3
 80046bc:	f004 ff3c 	bl	8009538 <iprintf>
            printf("+");
 80046c0:	202b      	movs	r0, #43	@ 0x2b
 80046c2:	f004 ff4b 	bl	800955c <putchar>
        for (int x = 0; x < MAZE_SIZE; x++)
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	3301      	adds	r3, #1
 80046ca:	613b      	str	r3, [r7, #16]
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	2b0f      	cmp	r3, #15
 80046d0:	ddd8      	ble.n	8004684 <renderMaze+0x14>
        }
        printf("\n");
 80046d2:	200a      	movs	r0, #10
 80046d4:	f004 ff42 	bl	800955c <putchar>

        for (int x = 0; x < MAZE_SIZE; x++)
 80046d8:	2300      	movs	r3, #0
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	e039      	b.n	8004752 <renderMaze+0xe2>
        {
            printf((maze[y][x].wall >> 0) & 1 ? "|" : " ");
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	4613      	mov	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	019b      	lsls	r3, r3, #6
 80046e8:	461a      	mov	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	1899      	adds	r1, r3, r2
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	4613      	mov	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	440b      	add	r3, r1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <renderMaze+0x98>
 8004704:	4b34      	ldr	r3, [pc, #208]	@ (80047d8 <renderMaze+0x168>)
 8004706:	e000      	b.n	800470a <renderMaze+0x9a>
 8004708:	4b34      	ldr	r3, [pc, #208]	@ (80047dc <renderMaze+0x16c>)
 800470a:	4618      	mov	r0, r3
 800470c:	f004 ff14 	bl	8009538 <iprintf>
            printf("  ");
 8004710:	4830      	ldr	r0, [pc, #192]	@ (80047d4 <renderMaze+0x164>)
 8004712:	f004 ff11 	bl	8009538 <iprintf>
            printf((maze[y][x].wall >> 2) & 1 ? "|" : " ");
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4613      	mov	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4413      	add	r3, r2
 800471e:	019b      	lsls	r3, r3, #6
 8004720:	461a      	mov	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	1899      	adds	r1, r3, r2
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4613      	mov	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	089b      	lsrs	r3, r3, #2
 8004736:	b2db      	uxtb	r3, r3
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <renderMaze+0xd4>
 8004740:	4b25      	ldr	r3, [pc, #148]	@ (80047d8 <renderMaze+0x168>)
 8004742:	e000      	b.n	8004746 <renderMaze+0xd6>
 8004744:	4b25      	ldr	r3, [pc, #148]	@ (80047dc <renderMaze+0x16c>)
 8004746:	4618      	mov	r0, r3
 8004748:	f004 fef6 	bl	8009538 <iprintf>
        for (int x = 0; x < MAZE_SIZE; x++)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	3301      	adds	r3, #1
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2b0f      	cmp	r3, #15
 8004756:	ddc2      	ble.n	80046de <renderMaze+0x6e>
        }
        printf("\n");
 8004758:	200a      	movs	r0, #10
 800475a:	f004 feff 	bl	800955c <putchar>

        for (int x = 0; x < MAZE_SIZE; x++)
 800475e:	2300      	movs	r3, #0
 8004760:	60bb      	str	r3, [r7, #8]
 8004762:	e023      	b.n	80047ac <renderMaze+0x13c>
        {
            printf("+");
 8004764:	202b      	movs	r0, #43	@ 0x2b
 8004766:	f004 fef9 	bl	800955c <putchar>
            printf((maze[y][x].wall >> 1) & 1 ? "--" : "  ");
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	4613      	mov	r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	4413      	add	r3, r2
 8004772:	019b      	lsls	r3, r3, #6
 8004774:	461a      	mov	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	1899      	adds	r1, r3, r2
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	085b      	lsrs	r3, r3, #1
 800478a:	b2db      	uxtb	r3, r3
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <renderMaze+0x128>
 8004794:	4b0e      	ldr	r3, [pc, #56]	@ (80047d0 <renderMaze+0x160>)
 8004796:	e000      	b.n	800479a <renderMaze+0x12a>
 8004798:	4b0e      	ldr	r3, [pc, #56]	@ (80047d4 <renderMaze+0x164>)
 800479a:	4618      	mov	r0, r3
 800479c:	f004 fecc 	bl	8009538 <iprintf>
            printf("+");
 80047a0:	202b      	movs	r0, #43	@ 0x2b
 80047a2:	f004 fedb 	bl	800955c <putchar>
        for (int x = 0; x < MAZE_SIZE; x++)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	3301      	adds	r3, #1
 80047aa:	60bb      	str	r3, [r7, #8]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b0f      	cmp	r3, #15
 80047b0:	ddd8      	ble.n	8004764 <renderMaze+0xf4>
        }
        printf("\n");
 80047b2:	200a      	movs	r0, #10
 80047b4:	f004 fed2 	bl	800955c <putchar>
    for (int y = 0; y < MAZE_SIZE; y++)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	3301      	adds	r3, #1
 80047bc:	617b      	str	r3, [r7, #20]
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2b0f      	cmp	r3, #15
 80047c2:	f77f af5c 	ble.w	800467e <renderMaze+0xe>
    }
}
 80047c6:	bf00      	nop
 80047c8:	bf00      	nop
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	0800ce3c 	.word	0x0800ce3c
 80047d4:	0800ce40 	.word	0x0800ce40
 80047d8:	0800ce44 	.word	0x0800ce44
 80047dc:	0800ce48 	.word	0x0800ce48

080047e0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80047e4:	bf00      	nop
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af04      	add	r7, sp, #16
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80047fa:	f04f 33ff 	mov.w	r3, #4294967295
 80047fe:	9302      	str	r3, [sp, #8]
 8004800:	2301      	movs	r3, #1
 8004802:	9301      	str	r3, [sp, #4]
 8004804:	1dfb      	adds	r3, r7, #7
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	2301      	movs	r3, #1
 800480a:	2200      	movs	r2, #0
 800480c:	2178      	movs	r1, #120	@ 0x78
 800480e:	4803      	ldr	r0, [pc, #12]	@ (800481c <ssd1306_WriteCommand+0x2c>)
 8004810:	f000 fef2 	bl	80055f8 <HAL_I2C_Mem_Write>
}
 8004814:	bf00      	nop
 8004816:	3708      	adds	r7, #8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	200015f4 	.word	0x200015f4

08004820 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af04      	add	r7, sp, #16
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	b29b      	uxth	r3, r3
 800482e:	f04f 32ff 	mov.w	r2, #4294967295
 8004832:	9202      	str	r2, [sp, #8]
 8004834:	9301      	str	r3, [sp, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	2301      	movs	r3, #1
 800483c:	2240      	movs	r2, #64	@ 0x40
 800483e:	2178      	movs	r1, #120	@ 0x78
 8004840:	4803      	ldr	r0, [pc, #12]	@ (8004850 <ssd1306_WriteData+0x30>)
 8004842:	f000 fed9 	bl	80055f8 <HAL_I2C_Mem_Write>
}
 8004846:	bf00      	nop
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	200015f4 	.word	0x200015f4

08004854 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8004858:	f7ff ffc2 	bl	80047e0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800485c:	2064      	movs	r0, #100	@ 0x64
 800485e:	f000 fa6b 	bl	8004d38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8004862:	2000      	movs	r0, #0
 8004864:	f000 f9d8 	bl	8004c18 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004868:	2020      	movs	r0, #32
 800486a:	f7ff ffc1 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800486e:	2000      	movs	r0, #0
 8004870:	f7ff ffbe 	bl	80047f0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004874:	20b0      	movs	r0, #176	@ 0xb0
 8004876:	f7ff ffbb 	bl	80047f0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800487a:	20c8      	movs	r0, #200	@ 0xc8
 800487c:	f7ff ffb8 	bl	80047f0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8004880:	2000      	movs	r0, #0
 8004882:	f7ff ffb5 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004886:	2010      	movs	r0, #16
 8004888:	f7ff ffb2 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800488c:	2040      	movs	r0, #64	@ 0x40
 800488e:	f7ff ffaf 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8004892:	20ff      	movs	r0, #255	@ 0xff
 8004894:	f000 f9ac 	bl	8004bf0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004898:	20a1      	movs	r0, #161	@ 0xa1
 800489a:	f7ff ffa9 	bl	80047f0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800489e:	20a6      	movs	r0, #166	@ 0xa6
 80048a0:	f7ff ffa6 	bl	80047f0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80048a4:	20a8      	movs	r0, #168	@ 0xa8
 80048a6:	f7ff ffa3 	bl	80047f0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80048aa:	201f      	movs	r0, #31
 80048ac:	f7ff ffa0 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80048b0:	20a4      	movs	r0, #164	@ 0xa4
 80048b2:	f7ff ff9d 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80048b6:	20d3      	movs	r0, #211	@ 0xd3
 80048b8:	f7ff ff9a 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80048bc:	2000      	movs	r0, #0
 80048be:	f7ff ff97 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80048c2:	20d5      	movs	r0, #213	@ 0xd5
 80048c4:	f7ff ff94 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80048c8:	20f0      	movs	r0, #240	@ 0xf0
 80048ca:	f7ff ff91 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80048ce:	20d9      	movs	r0, #217	@ 0xd9
 80048d0:	f7ff ff8e 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80048d4:	2022      	movs	r0, #34	@ 0x22
 80048d6:	f7ff ff8b 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80048da:	20da      	movs	r0, #218	@ 0xda
 80048dc:	f7ff ff88 	bl	80047f0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80048e0:	2002      	movs	r0, #2
 80048e2:	f7ff ff85 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80048e6:	20db      	movs	r0, #219	@ 0xdb
 80048e8:	f7ff ff82 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80048ec:	2020      	movs	r0, #32
 80048ee:	f7ff ff7f 	bl	80047f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80048f2:	208d      	movs	r0, #141	@ 0x8d
 80048f4:	f7ff ff7c 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80048f8:	2014      	movs	r0, #20
 80048fa:	f7ff ff79 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80048fe:	2001      	movs	r0, #1
 8004900:	f000 f98a 	bl	8004c18 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8004904:	2000      	movs	r0, #0
 8004906:	f000 f80f 	bl	8004928 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800490a:	f000 f825 	bl	8004958 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800490e:	4b05      	ldr	r3, [pc, #20]	@ (8004924 <ssd1306_Init+0xd0>)
 8004910:	2200      	movs	r2, #0
 8004912:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004914:	4b03      	ldr	r3, [pc, #12]	@ (8004924 <ssd1306_Init+0xd0>)
 8004916:	2200      	movs	r2, #0
 8004918:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800491a:	4b02      	ldr	r3, [pc, #8]	@ (8004924 <ssd1306_Init+0xd0>)
 800491c:	2201      	movs	r2, #1
 800491e:	711a      	strb	r2, [r3, #4]
}
 8004920:	bf00      	nop
 8004922:	bd80      	pop	{r7, pc}
 8004924:	20002f5c 	.word	0x20002f5c

08004928 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <ssd1306_Fill+0x14>
 8004938:	2300      	movs	r3, #0
 800493a:	e000      	b.n	800493e <ssd1306_Fill+0x16>
 800493c:	23ff      	movs	r3, #255	@ 0xff
 800493e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004942:	4619      	mov	r1, r3
 8004944:	4803      	ldr	r0, [pc, #12]	@ (8004954 <ssd1306_Fill+0x2c>)
 8004946:	f004 ff69 	bl	800981c <memset>
}
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20002d5c 	.word	0x20002d5c

08004958 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800495e:	2300      	movs	r3, #0
 8004960:	71fb      	strb	r3, [r7, #7]
 8004962:	e016      	b.n	8004992 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004964:	79fb      	ldrb	r3, [r7, #7]
 8004966:	3b50      	subs	r3, #80	@ 0x50
 8004968:	b2db      	uxtb	r3, r3
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff ff40 	bl	80047f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8004970:	2000      	movs	r0, #0
 8004972:	f7ff ff3d 	bl	80047f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004976:	2010      	movs	r0, #16
 8004978:	f7ff ff3a 	bl	80047f0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800497c:	79fb      	ldrb	r3, [r7, #7]
 800497e:	01db      	lsls	r3, r3, #7
 8004980:	4a08      	ldr	r2, [pc, #32]	@ (80049a4 <ssd1306_UpdateScreen+0x4c>)
 8004982:	4413      	add	r3, r2
 8004984:	2180      	movs	r1, #128	@ 0x80
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff ff4a 	bl	8004820 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	3301      	adds	r3, #1
 8004990:	71fb      	strb	r3, [r7, #7]
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	2b03      	cmp	r3, #3
 8004996:	d9e5      	bls.n	8004964 <ssd1306_UpdateScreen+0xc>
    }
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20002d5c 	.word	0x20002d5c

080049a8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4603      	mov	r3, r0
 80049b0:	71fb      	strb	r3, [r7, #7]
 80049b2:	460b      	mov	r3, r1
 80049b4:	71bb      	strb	r3, [r7, #6]
 80049b6:	4613      	mov	r3, r2
 80049b8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80049ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	db3d      	blt.n	8004a3e <ssd1306_DrawPixel+0x96>
 80049c2:	79bb      	ldrb	r3, [r7, #6]
 80049c4:	2b1f      	cmp	r3, #31
 80049c6:	d83a      	bhi.n	8004a3e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80049c8:	797b      	ldrb	r3, [r7, #5]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d11a      	bne.n	8004a04 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80049ce:	79fa      	ldrb	r2, [r7, #7]
 80049d0:	79bb      	ldrb	r3, [r7, #6]
 80049d2:	08db      	lsrs	r3, r3, #3
 80049d4:	b2d8      	uxtb	r0, r3
 80049d6:	4603      	mov	r3, r0
 80049d8:	01db      	lsls	r3, r3, #7
 80049da:	4413      	add	r3, r2
 80049dc:	4a1b      	ldr	r2, [pc, #108]	@ (8004a4c <ssd1306_DrawPixel+0xa4>)
 80049de:	5cd3      	ldrb	r3, [r2, r3]
 80049e0:	b25a      	sxtb	r2, r3
 80049e2:	79bb      	ldrb	r3, [r7, #6]
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	2101      	movs	r1, #1
 80049ea:	fa01 f303 	lsl.w	r3, r1, r3
 80049ee:	b25b      	sxtb	r3, r3
 80049f0:	4313      	orrs	r3, r2
 80049f2:	b259      	sxtb	r1, r3
 80049f4:	79fa      	ldrb	r2, [r7, #7]
 80049f6:	4603      	mov	r3, r0
 80049f8:	01db      	lsls	r3, r3, #7
 80049fa:	4413      	add	r3, r2
 80049fc:	b2c9      	uxtb	r1, r1
 80049fe:	4a13      	ldr	r2, [pc, #76]	@ (8004a4c <ssd1306_DrawPixel+0xa4>)
 8004a00:	54d1      	strb	r1, [r2, r3]
 8004a02:	e01d      	b.n	8004a40 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004a04:	79fa      	ldrb	r2, [r7, #7]
 8004a06:	79bb      	ldrb	r3, [r7, #6]
 8004a08:	08db      	lsrs	r3, r3, #3
 8004a0a:	b2d8      	uxtb	r0, r3
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	01db      	lsls	r3, r3, #7
 8004a10:	4413      	add	r3, r2
 8004a12:	4a0e      	ldr	r2, [pc, #56]	@ (8004a4c <ssd1306_DrawPixel+0xa4>)
 8004a14:	5cd3      	ldrb	r3, [r2, r3]
 8004a16:	b25a      	sxtb	r2, r3
 8004a18:	79bb      	ldrb	r3, [r7, #6]
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	2101      	movs	r1, #1
 8004a20:	fa01 f303 	lsl.w	r3, r1, r3
 8004a24:	b25b      	sxtb	r3, r3
 8004a26:	43db      	mvns	r3, r3
 8004a28:	b25b      	sxtb	r3, r3
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	b259      	sxtb	r1, r3
 8004a2e:	79fa      	ldrb	r2, [r7, #7]
 8004a30:	4603      	mov	r3, r0
 8004a32:	01db      	lsls	r3, r3, #7
 8004a34:	4413      	add	r3, r2
 8004a36:	b2c9      	uxtb	r1, r1
 8004a38:	4a04      	ldr	r2, [pc, #16]	@ (8004a4c <ssd1306_DrawPixel+0xa4>)
 8004a3a:	54d1      	strb	r1, [r2, r3]
 8004a3c:	e000      	b.n	8004a40 <ssd1306_DrawPixel+0x98>
        return;
 8004a3e:	bf00      	nop
    }
}
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	20002d5c 	.word	0x20002d5c

08004a50 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b089      	sub	sp, #36	@ 0x24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	4604      	mov	r4, r0
 8004a58:	4638      	mov	r0, r7
 8004a5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8004a5e:	4623      	mov	r3, r4
 8004a60:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	2b1f      	cmp	r3, #31
 8004a66:	d902      	bls.n	8004a6e <ssd1306_WriteChar+0x1e>
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
 8004a6a:	2b7e      	cmp	r3, #126	@ 0x7e
 8004a6c:	d901      	bls.n	8004a72 <ssd1306_WriteChar+0x22>
        return 0;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e079      	b.n	8004b66 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d005      	beq.n	8004a84 <ssd1306_WriteChar+0x34>
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	3b20      	subs	r3, #32
 8004a7e:	4413      	add	r3, r2
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	e000      	b.n	8004a86 <ssd1306_WriteChar+0x36>
 8004a84:	783b      	ldrb	r3, [r7, #0]
 8004a86:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8004a88:	4b39      	ldr	r3, [pc, #228]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004a8a:	881b      	ldrh	r3, [r3, #0]
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	7dfb      	ldrb	r3, [r7, #23]
 8004a90:	4413      	add	r3, r2
 8004a92:	2b80      	cmp	r3, #128	@ 0x80
 8004a94:	dc06      	bgt.n	8004aa4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8004a96:	4b36      	ldr	r3, [pc, #216]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004a98:	885b      	ldrh	r3, [r3, #2]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	787b      	ldrb	r3, [r7, #1]
 8004a9e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	dd01      	ble.n	8004aa8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e05e      	b.n	8004b66 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61fb      	str	r3, [r7, #28]
 8004aac:	e04d      	b.n	8004b4a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
 8004ab2:	3b20      	subs	r3, #32
 8004ab4:	7879      	ldrb	r1, [r7, #1]
 8004ab6:	fb01 f303 	mul.w	r3, r1, r3
 8004aba:	4619      	mov	r1, r3
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	440b      	add	r3, r1
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	4413      	add	r3, r2
 8004ac4:	881b      	ldrh	r3, [r3, #0]
 8004ac6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61bb      	str	r3, [r7, #24]
 8004acc:	e036      	b.n	8004b3c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d013      	beq.n	8004b06 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004ade:	4b24      	ldr	r3, [pc, #144]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004ae0:	881b      	ldrh	r3, [r3, #0]
 8004ae2:	b2da      	uxtb	r2, r3
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	4413      	add	r3, r2
 8004aea:	b2d8      	uxtb	r0, r3
 8004aec:	4b20      	ldr	r3, [pc, #128]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004aee:	885b      	ldrh	r3, [r3, #2]
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	4413      	add	r3, r2
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004afe:	4619      	mov	r1, r3
 8004b00:	f7ff ff52 	bl	80049a8 <ssd1306_DrawPixel>
 8004b04:	e017      	b.n	8004b36 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004b06:	4b1a      	ldr	r3, [pc, #104]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	4413      	add	r3, r2
 8004b12:	b2d8      	uxtb	r0, r3
 8004b14:	4b16      	ldr	r3, [pc, #88]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004b16:	885b      	ldrh	r3, [r3, #2]
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	4413      	add	r3, r2
 8004b20:	b2d9      	uxtb	r1, r3
 8004b22:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	bf0c      	ite	eq
 8004b2a:	2301      	moveq	r3, #1
 8004b2c:	2300      	movne	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	461a      	mov	r2, r3
 8004b32:	f7ff ff39 	bl	80049a8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	61bb      	str	r3, [r7, #24]
 8004b3c:	7dfb      	ldrb	r3, [r7, #23]
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d3c4      	bcc.n	8004ace <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	3301      	adds	r3, #1
 8004b48:	61fb      	str	r3, [r7, #28]
 8004b4a:	787b      	ldrb	r3, [r7, #1]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d3ac      	bcc.n	8004aae <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8004b54:	4b06      	ldr	r3, [pc, #24]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004b56:	881a      	ldrh	r2, [r3, #0]
 8004b58:	7dfb      	ldrb	r3, [r7, #23]
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	4b03      	ldr	r3, [pc, #12]	@ (8004b70 <ssd1306_WriteChar+0x120>)
 8004b62:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3724      	adds	r7, #36	@ 0x24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd90      	pop	{r4, r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	20002f5c 	.word	0x20002f5c

08004b74 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af02      	add	r7, sp, #8
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	4638      	mov	r0, r7
 8004b7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8004b82:	e013      	b.n	8004bac <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	7818      	ldrb	r0, [r3, #0]
 8004b88:	7e3b      	ldrb	r3, [r7, #24]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	463b      	mov	r3, r7
 8004b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b90:	f7ff ff5e 	bl	8004a50 <ssd1306_WriteChar>
 8004b94:	4603      	mov	r3, r0
 8004b96:	461a      	mov	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d002      	beq.n	8004ba6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	e008      	b.n	8004bb8 <ssd1306_WriteString+0x44>
        }
        str++;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e7      	bne.n	8004b84 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	781b      	ldrb	r3, [r3, #0]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	460a      	mov	r2, r1
 8004bca:	71fb      	strb	r3, [r7, #7]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004bd0:	79fb      	ldrb	r3, [r7, #7]
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <ssd1306_SetCursor+0x2c>)
 8004bd6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004bd8:	79bb      	ldrb	r3, [r7, #6]
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	4b03      	ldr	r3, [pc, #12]	@ (8004bec <ssd1306_SetCursor+0x2c>)
 8004bde:	805a      	strh	r2, [r3, #2]
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	20002f5c 	.word	0x20002f5c

08004bf0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004bfa:	2381      	movs	r3, #129	@ 0x81
 8004bfc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004bfe:	7bfb      	ldrb	r3, [r7, #15]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff fdf5 	bl	80047f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff fdf1 	bl	80047f0 <ssd1306_WriteCommand>
}
 8004c0e:	bf00      	nop
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	4603      	mov	r3, r0
 8004c20:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8004c22:	79fb      	ldrb	r3, [r7, #7]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004c28:	23af      	movs	r3, #175	@ 0xaf
 8004c2a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004c2c:	4b08      	ldr	r3, [pc, #32]	@ (8004c50 <ssd1306_SetDisplayOn+0x38>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	715a      	strb	r2, [r3, #5]
 8004c32:	e004      	b.n	8004c3e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004c34:	23ae      	movs	r3, #174	@ 0xae
 8004c36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004c38:	4b05      	ldr	r3, [pc, #20]	@ (8004c50 <ssd1306_SetDisplayOn+0x38>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff fdd5 	bl	80047f0 <ssd1306_WriteCommand>
}
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20002f5c 	.word	0x20002f5c

08004c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c58:	4b0e      	ldr	r3, [pc, #56]	@ (8004c94 <HAL_Init+0x40>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8004c94 <HAL_Init+0x40>)
 8004c5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c64:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <HAL_Init+0x40>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a0a      	ldr	r2, [pc, #40]	@ (8004c94 <HAL_Init+0x40>)
 8004c6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c70:	4b08      	ldr	r3, [pc, #32]	@ (8004c94 <HAL_Init+0x40>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a07      	ldr	r2, [pc, #28]	@ (8004c94 <HAL_Init+0x40>)
 8004c76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c7c:	2003      	movs	r0, #3
 8004c7e:	f000 f973 	bl	8004f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c82:	200f      	movs	r0, #15
 8004c84:	f000 f808 	bl	8004c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c88:	f7fc fd64 	bl	8001754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40023c00 	.word	0x40023c00

08004c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ca0:	4b12      	ldr	r3, [pc, #72]	@ (8004cec <HAL_InitTick+0x54>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	4b12      	ldr	r3, [pc, #72]	@ (8004cf0 <HAL_InitTick+0x58>)
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	4619      	mov	r1, r3
 8004caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8004cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f999 	bl	8004fee <HAL_SYSTICK_Config>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e00e      	b.n	8004ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b0f      	cmp	r3, #15
 8004cca:	d80a      	bhi.n	8004ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ccc:	2200      	movs	r2, #0
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd4:	f000 f953 	bl	8004f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cd8:	4a06      	ldr	r2, [pc, #24]	@ (8004cf4 <HAL_InitTick+0x5c>)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	e000      	b.n	8004ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20000000 	.word	0x20000000
 8004cf0:	20001408 	.word	0x20001408
 8004cf4:	20001404 	.word	0x20001404

08004cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cfc:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <HAL_IncTick+0x20>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	461a      	mov	r2, r3
 8004d02:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <HAL_IncTick+0x24>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4413      	add	r3, r2
 8004d08:	4a04      	ldr	r2, [pc, #16]	@ (8004d1c <HAL_IncTick+0x24>)
 8004d0a:	6013      	str	r3, [r2, #0]
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	20001408 	.word	0x20001408
 8004d1c:	20002f64 	.word	0x20002f64

08004d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  return uwTick;
 8004d24:	4b03      	ldr	r3, [pc, #12]	@ (8004d34 <HAL_GetTick+0x14>)
 8004d26:	681b      	ldr	r3, [r3, #0]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	20002f64 	.word	0x20002f64

08004d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d40:	f7ff ffee 	bl	8004d20 <HAL_GetTick>
 8004d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d50:	d005      	beq.n	8004d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d52:	4b0a      	ldr	r3, [pc, #40]	@ (8004d7c <HAL_Delay+0x44>)
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	461a      	mov	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d5e:	bf00      	nop
 8004d60:	f7ff ffde 	bl	8004d20 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d8f7      	bhi.n	8004d60 <HAL_Delay+0x28>
  {
  }
}
 8004d70:	bf00      	nop
 8004d72:	bf00      	nop
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20001408 	.word	0x20001408

08004d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d90:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004da8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004db2:	4a04      	ldr	r2, [pc, #16]	@ (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	60d3      	str	r3, [r2, #12]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr
 8004dc4:	e000ed00 	.word	0xe000ed00

08004dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dcc:	4b04      	ldr	r3, [pc, #16]	@ (8004de0 <__NVIC_GetPriorityGrouping+0x18>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	f003 0307 	and.w	r3, r3, #7
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	e000ed00 	.word	0xe000ed00

08004de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	db0b      	blt.n	8004e0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	f003 021f 	and.w	r2, r3, #31
 8004dfc:	4907      	ldr	r1, [pc, #28]	@ (8004e1c <__NVIC_EnableIRQ+0x38>)
 8004dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	2001      	movs	r0, #1
 8004e06:	fa00 f202 	lsl.w	r2, r0, r2
 8004e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	e000e100 	.word	0xe000e100

08004e20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	db12      	blt.n	8004e58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e32:	79fb      	ldrb	r3, [r7, #7]
 8004e34:	f003 021f 	and.w	r2, r3, #31
 8004e38:	490a      	ldr	r1, [pc, #40]	@ (8004e64 <__NVIC_DisableIRQ+0x44>)
 8004e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e3e:	095b      	lsrs	r3, r3, #5
 8004e40:	2001      	movs	r0, #1
 8004e42:	fa00 f202 	lsl.w	r2, r0, r2
 8004e46:	3320      	adds	r3, #32
 8004e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004e4c:	f3bf 8f4f 	dsb	sy
}
 8004e50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004e52:	f3bf 8f6f 	isb	sy
}
 8004e56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	e000e100 	.word	0xe000e100

08004e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	4603      	mov	r3, r0
 8004e70:	6039      	str	r1, [r7, #0]
 8004e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	db0a      	blt.n	8004e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	490c      	ldr	r1, [pc, #48]	@ (8004eb4 <__NVIC_SetPriority+0x4c>)
 8004e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e86:	0112      	lsls	r2, r2, #4
 8004e88:	b2d2      	uxtb	r2, r2
 8004e8a:	440b      	add	r3, r1
 8004e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e90:	e00a      	b.n	8004ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	4908      	ldr	r1, [pc, #32]	@ (8004eb8 <__NVIC_SetPriority+0x50>)
 8004e98:	79fb      	ldrb	r3, [r7, #7]
 8004e9a:	f003 030f 	and.w	r3, r3, #15
 8004e9e:	3b04      	subs	r3, #4
 8004ea0:	0112      	lsls	r2, r2, #4
 8004ea2:	b2d2      	uxtb	r2, r2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	761a      	strb	r2, [r3, #24]
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	e000e100 	.word	0xe000e100
 8004eb8:	e000ed00 	.word	0xe000ed00

08004ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b089      	sub	sp, #36	@ 0x24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f003 0307 	and.w	r3, r3, #7
 8004ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	f1c3 0307 	rsb	r3, r3, #7
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	bf28      	it	cs
 8004eda:	2304      	movcs	r3, #4
 8004edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	3304      	adds	r3, #4
 8004ee2:	2b06      	cmp	r3, #6
 8004ee4:	d902      	bls.n	8004eec <NVIC_EncodePriority+0x30>
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	3b03      	subs	r3, #3
 8004eea:	e000      	b.n	8004eee <NVIC_EncodePriority+0x32>
 8004eec:	2300      	movs	r3, #0
 8004eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	43da      	mvns	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	401a      	ands	r2, r3
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f04:	f04f 31ff 	mov.w	r1, #4294967295
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f0e:	43d9      	mvns	r1, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f14:	4313      	orrs	r3, r2
         );
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3724      	adds	r7, #36	@ 0x24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
	...

08004f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f34:	d301      	bcc.n	8004f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f36:	2301      	movs	r3, #1
 8004f38:	e00f      	b.n	8004f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004f64 <SysTick_Config+0x40>)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f42:	210f      	movs	r1, #15
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295
 8004f48:	f7ff ff8e 	bl	8004e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f4c:	4b05      	ldr	r3, [pc, #20]	@ (8004f64 <SysTick_Config+0x40>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f52:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <SysTick_Config+0x40>)
 8004f54:	2207      	movs	r2, #7
 8004f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	e000e010 	.word	0xe000e010

08004f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7ff ff05 	bl	8004d80 <__NVIC_SetPriorityGrouping>
}
 8004f76:	bf00      	nop
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	4603      	mov	r3, r0
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]
 8004f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f90:	f7ff ff1a 	bl	8004dc8 <__NVIC_GetPriorityGrouping>
 8004f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	6978      	ldr	r0, [r7, #20]
 8004f9c:	f7ff ff8e 	bl	8004ebc <NVIC_EncodePriority>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff ff5d 	bl	8004e68 <__NVIC_SetPriority>
}
 8004fae:	bf00      	nop
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b082      	sub	sp, #8
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff ff0d 	bl	8004de4 <__NVIC_EnableIRQ>
}
 8004fca:	bf00      	nop
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b082      	sub	sp, #8
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	4603      	mov	r3, r0
 8004fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff ff1d 	bl	8004e20 <__NVIC_DisableIRQ>
}
 8004fe6:	bf00      	nop
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b082      	sub	sp, #8
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7ff ff94 	bl	8004f24 <SysTick_Config>
 8004ffc:	4603      	mov	r3, r0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005008:	b480      	push	{r7}
 800500a:	b089      	sub	sp, #36	@ 0x24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005012:	2300      	movs	r3, #0
 8005014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005016:	2300      	movs	r3, #0
 8005018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800501a:	2300      	movs	r3, #0
 800501c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800501e:	2300      	movs	r3, #0
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	e16b      	b.n	80052fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005024:	2201      	movs	r2, #1
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	4013      	ands	r3, r2
 8005036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	429a      	cmp	r2, r3
 800503e:	f040 815a 	bne.w	80052f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	2b01      	cmp	r3, #1
 800504c:	d005      	beq.n	800505a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005056:	2b02      	cmp	r3, #2
 8005058:	d130      	bne.n	80050bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	005b      	lsls	r3, r3, #1
 8005064:	2203      	movs	r2, #3
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	43db      	mvns	r3, r3
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	4013      	ands	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	68da      	ldr	r2, [r3, #12]
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	fa02 f303 	lsl.w	r3, r2, r3
 800507e:	69ba      	ldr	r2, [r7, #24]
 8005080:	4313      	orrs	r3, r2
 8005082:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005090:	2201      	movs	r2, #1
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	43db      	mvns	r3, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4013      	ands	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	091b      	lsrs	r3, r3, #4
 80050a6:	f003 0201 	and.w	r2, r3, #1
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	d017      	beq.n	80050f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	2203      	movs	r2, #3
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	43db      	mvns	r3, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4013      	ands	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f003 0303 	and.w	r3, r3, #3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d123      	bne.n	800514c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	08da      	lsrs	r2, r3, #3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	3208      	adds	r2, #8
 800510c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005110:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	220f      	movs	r2, #15
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	43db      	mvns	r3, r3
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	08da      	lsrs	r2, r3, #3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3208      	adds	r2, #8
 8005146:	69b9      	ldr	r1, [r7, #24]
 8005148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	2203      	movs	r2, #3
 8005158:	fa02 f303 	lsl.w	r3, r2, r3
 800515c:	43db      	mvns	r3, r3
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4013      	ands	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f003 0203 	and.w	r2, r3, #3
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	fa02 f303 	lsl.w	r3, r2, r3
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	4313      	orrs	r3, r2
 8005178:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 80b4 	beq.w	80052f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800518e:	2300      	movs	r3, #0
 8005190:	60fb      	str	r3, [r7, #12]
 8005192:	4b60      	ldr	r3, [pc, #384]	@ (8005314 <HAL_GPIO_Init+0x30c>)
 8005194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005196:	4a5f      	ldr	r2, [pc, #380]	@ (8005314 <HAL_GPIO_Init+0x30c>)
 8005198:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800519c:	6453      	str	r3, [r2, #68]	@ 0x44
 800519e:	4b5d      	ldr	r3, [pc, #372]	@ (8005314 <HAL_GPIO_Init+0x30c>)
 80051a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051aa:	4a5b      	ldr	r2, [pc, #364]	@ (8005318 <HAL_GPIO_Init+0x310>)
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	089b      	lsrs	r3, r3, #2
 80051b0:	3302      	adds	r3, #2
 80051b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	220f      	movs	r2, #15
 80051c2:	fa02 f303 	lsl.w	r3, r2, r3
 80051c6:	43db      	mvns	r3, r3
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	4013      	ands	r3, r2
 80051cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a52      	ldr	r2, [pc, #328]	@ (800531c <HAL_GPIO_Init+0x314>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02b      	beq.n	800522e <HAL_GPIO_Init+0x226>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a51      	ldr	r2, [pc, #324]	@ (8005320 <HAL_GPIO_Init+0x318>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d025      	beq.n	800522a <HAL_GPIO_Init+0x222>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a50      	ldr	r2, [pc, #320]	@ (8005324 <HAL_GPIO_Init+0x31c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d01f      	beq.n	8005226 <HAL_GPIO_Init+0x21e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a4f      	ldr	r2, [pc, #316]	@ (8005328 <HAL_GPIO_Init+0x320>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d019      	beq.n	8005222 <HAL_GPIO_Init+0x21a>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a4e      	ldr	r2, [pc, #312]	@ (800532c <HAL_GPIO_Init+0x324>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <HAL_GPIO_Init+0x216>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a4d      	ldr	r2, [pc, #308]	@ (8005330 <HAL_GPIO_Init+0x328>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00d      	beq.n	800521a <HAL_GPIO_Init+0x212>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a4c      	ldr	r2, [pc, #304]	@ (8005334 <HAL_GPIO_Init+0x32c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <HAL_GPIO_Init+0x20e>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a4b      	ldr	r2, [pc, #300]	@ (8005338 <HAL_GPIO_Init+0x330>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_GPIO_Init+0x20a>
 800520e:	2307      	movs	r3, #7
 8005210:	e00e      	b.n	8005230 <HAL_GPIO_Init+0x228>
 8005212:	2308      	movs	r3, #8
 8005214:	e00c      	b.n	8005230 <HAL_GPIO_Init+0x228>
 8005216:	2306      	movs	r3, #6
 8005218:	e00a      	b.n	8005230 <HAL_GPIO_Init+0x228>
 800521a:	2305      	movs	r3, #5
 800521c:	e008      	b.n	8005230 <HAL_GPIO_Init+0x228>
 800521e:	2304      	movs	r3, #4
 8005220:	e006      	b.n	8005230 <HAL_GPIO_Init+0x228>
 8005222:	2303      	movs	r3, #3
 8005224:	e004      	b.n	8005230 <HAL_GPIO_Init+0x228>
 8005226:	2302      	movs	r3, #2
 8005228:	e002      	b.n	8005230 <HAL_GPIO_Init+0x228>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <HAL_GPIO_Init+0x228>
 800522e:	2300      	movs	r3, #0
 8005230:	69fa      	ldr	r2, [r7, #28]
 8005232:	f002 0203 	and.w	r2, r2, #3
 8005236:	0092      	lsls	r2, r2, #2
 8005238:	4093      	lsls	r3, r2
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	4313      	orrs	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005240:	4935      	ldr	r1, [pc, #212]	@ (8005318 <HAL_GPIO_Init+0x310>)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	089b      	lsrs	r3, r3, #2
 8005246:	3302      	adds	r3, #2
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800524e:	4b3b      	ldr	r3, [pc, #236]	@ (800533c <HAL_GPIO_Init+0x334>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	43db      	mvns	r3, r3
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	4013      	ands	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005272:	4a32      	ldr	r2, [pc, #200]	@ (800533c <HAL_GPIO_Init+0x334>)
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005278:	4b30      	ldr	r3, [pc, #192]	@ (800533c <HAL_GPIO_Init+0x334>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	43db      	mvns	r3, r3
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	4013      	ands	r3, r2
 8005286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800529c:	4a27      	ldr	r2, [pc, #156]	@ (800533c <HAL_GPIO_Init+0x334>)
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80052a2:	4b26      	ldr	r3, [pc, #152]	@ (800533c <HAL_GPIO_Init+0x334>)
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	43db      	mvns	r3, r3
 80052ac:	69ba      	ldr	r2, [r7, #24]
 80052ae:	4013      	ands	r3, r2
 80052b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052c6:	4a1d      	ldr	r2, [pc, #116]	@ (800533c <HAL_GPIO_Init+0x334>)
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052cc:	4b1b      	ldr	r3, [pc, #108]	@ (800533c <HAL_GPIO_Init+0x334>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	43db      	mvns	r3, r3
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	4013      	ands	r3, r2
 80052da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80052e8:	69ba      	ldr	r2, [r7, #24]
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052f0:	4a12      	ldr	r2, [pc, #72]	@ (800533c <HAL_GPIO_Init+0x334>)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	3301      	adds	r3, #1
 80052fa:	61fb      	str	r3, [r7, #28]
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b0f      	cmp	r3, #15
 8005300:	f67f ae90 	bls.w	8005024 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop
 8005308:	3724      	adds	r7, #36	@ 0x24
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40023800 	.word	0x40023800
 8005318:	40013800 	.word	0x40013800
 800531c:	40020000 	.word	0x40020000
 8005320:	40020400 	.word	0x40020400
 8005324:	40020800 	.word	0x40020800
 8005328:	40020c00 	.word	0x40020c00
 800532c:	40021000 	.word	0x40021000
 8005330:	40021400 	.word	0x40021400
 8005334:	40021800 	.word	0x40021800
 8005338:	40021c00 	.word	0x40021c00
 800533c:	40013c00 	.word	0x40013c00

08005340 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691a      	ldr	r2, [r3, #16]
 8005350:	887b      	ldrh	r3, [r7, #2]
 8005352:	4013      	ands	r3, r2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
 800535c:	e001      	b.n	8005362 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800535e:	2300      	movs	r3, #0
 8005360:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005362:	7bfb      	ldrb	r3, [r7, #15]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3714      	adds	r7, #20
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e12b      	b.n	80055da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d106      	bne.n	800539c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fc fa04 	bl	80017a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2224      	movs	r2, #36	@ 0x24
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0201 	bic.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053d4:	f001 fc20 	bl	8006c18 <HAL_RCC_GetPCLK1Freq>
 80053d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	4a81      	ldr	r2, [pc, #516]	@ (80055e4 <HAL_I2C_Init+0x274>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d807      	bhi.n	80053f4 <HAL_I2C_Init+0x84>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4a80      	ldr	r2, [pc, #512]	@ (80055e8 <HAL_I2C_Init+0x278>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	bf94      	ite	ls
 80053ec:	2301      	movls	r3, #1
 80053ee:	2300      	movhi	r3, #0
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	e006      	b.n	8005402 <HAL_I2C_Init+0x92>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4a7d      	ldr	r2, [pc, #500]	@ (80055ec <HAL_I2C_Init+0x27c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	bf94      	ite	ls
 80053fc:	2301      	movls	r3, #1
 80053fe:	2300      	movhi	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e0e7      	b.n	80055da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4a78      	ldr	r2, [pc, #480]	@ (80055f0 <HAL_I2C_Init+0x280>)
 800540e:	fba2 2303 	umull	r2, r3, r2, r3
 8005412:	0c9b      	lsrs	r3, r3, #18
 8005414:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	430a      	orrs	r2, r1
 8005428:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	4a6a      	ldr	r2, [pc, #424]	@ (80055e4 <HAL_I2C_Init+0x274>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d802      	bhi.n	8005444 <HAL_I2C_Init+0xd4>
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	3301      	adds	r3, #1
 8005442:	e009      	b.n	8005458 <HAL_I2C_Init+0xe8>
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800544a:	fb02 f303 	mul.w	r3, r2, r3
 800544e:	4a69      	ldr	r2, [pc, #420]	@ (80055f4 <HAL_I2C_Init+0x284>)
 8005450:	fba2 2303 	umull	r2, r3, r2, r3
 8005454:	099b      	lsrs	r3, r3, #6
 8005456:	3301      	adds	r3, #1
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	430b      	orrs	r3, r1
 800545e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800546a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	495c      	ldr	r1, [pc, #368]	@ (80055e4 <HAL_I2C_Init+0x274>)
 8005474:	428b      	cmp	r3, r1
 8005476:	d819      	bhi.n	80054ac <HAL_I2C_Init+0x13c>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	1e59      	subs	r1, r3, #1
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	fbb1 f3f3 	udiv	r3, r1, r3
 8005486:	1c59      	adds	r1, r3, #1
 8005488:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800548c:	400b      	ands	r3, r1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <HAL_I2C_Init+0x138>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	1e59      	subs	r1, r3, #1
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	fbb1 f3f3 	udiv	r3, r1, r3
 80054a0:	3301      	adds	r3, #1
 80054a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a6:	e051      	b.n	800554c <HAL_I2C_Init+0x1dc>
 80054a8:	2304      	movs	r3, #4
 80054aa:	e04f      	b.n	800554c <HAL_I2C_Init+0x1dc>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d111      	bne.n	80054d8 <HAL_I2C_Init+0x168>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	1e58      	subs	r0, r3, #1
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6859      	ldr	r1, [r3, #4]
 80054bc:	460b      	mov	r3, r1
 80054be:	005b      	lsls	r3, r3, #1
 80054c0:	440b      	add	r3, r1
 80054c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054c6:	3301      	adds	r3, #1
 80054c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	bf0c      	ite	eq
 80054d0:	2301      	moveq	r3, #1
 80054d2:	2300      	movne	r3, #0
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	e012      	b.n	80054fe <HAL_I2C_Init+0x18e>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	1e58      	subs	r0, r3, #1
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6859      	ldr	r1, [r3, #4]
 80054e0:	460b      	mov	r3, r1
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	0099      	lsls	r1, r3, #2
 80054e8:	440b      	add	r3, r1
 80054ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80054ee:	3301      	adds	r3, #1
 80054f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bf0c      	ite	eq
 80054f8:	2301      	moveq	r3, #1
 80054fa:	2300      	movne	r3, #0
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <HAL_I2C_Init+0x196>
 8005502:	2301      	movs	r3, #1
 8005504:	e022      	b.n	800554c <HAL_I2C_Init+0x1dc>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10e      	bne.n	800552c <HAL_I2C_Init+0x1bc>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	1e58      	subs	r0, r3, #1
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6859      	ldr	r1, [r3, #4]
 8005516:	460b      	mov	r3, r1
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	440b      	add	r3, r1
 800551c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005520:	3301      	adds	r3, #1
 8005522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005526:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800552a:	e00f      	b.n	800554c <HAL_I2C_Init+0x1dc>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	1e58      	subs	r0, r3, #1
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6859      	ldr	r1, [r3, #4]
 8005534:	460b      	mov	r3, r1
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	0099      	lsls	r1, r3, #2
 800553c:	440b      	add	r3, r1
 800553e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005542:	3301      	adds	r3, #1
 8005544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005548:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	6809      	ldr	r1, [r1, #0]
 8005550:	4313      	orrs	r3, r2
 8005552:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	69da      	ldr	r2, [r3, #28]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800557a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6911      	ldr	r1, [r2, #16]
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	68d2      	ldr	r2, [r2, #12]
 8005586:	4311      	orrs	r1, r2
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6812      	ldr	r2, [r2, #0]
 800558c:	430b      	orrs	r3, r1
 800558e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695a      	ldr	r2, [r3, #20]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	000186a0 	.word	0x000186a0
 80055e8:	001e847f 	.word	0x001e847f
 80055ec:	003d08ff 	.word	0x003d08ff
 80055f0:	431bde83 	.word	0x431bde83
 80055f4:	10624dd3 	.word	0x10624dd3

080055f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af02      	add	r7, sp, #8
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	4608      	mov	r0, r1
 8005602:	4611      	mov	r1, r2
 8005604:	461a      	mov	r2, r3
 8005606:	4603      	mov	r3, r0
 8005608:	817b      	strh	r3, [r7, #10]
 800560a:	460b      	mov	r3, r1
 800560c:	813b      	strh	r3, [r7, #8]
 800560e:	4613      	mov	r3, r2
 8005610:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005612:	f7ff fb85 	bl	8004d20 <HAL_GetTick>
 8005616:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b20      	cmp	r3, #32
 8005622:	f040 80d9 	bne.w	80057d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	9300      	str	r3, [sp, #0]
 800562a:	2319      	movs	r3, #25
 800562c:	2201      	movs	r2, #1
 800562e:	496d      	ldr	r1, [pc, #436]	@ (80057e4 <HAL_I2C_Mem_Write+0x1ec>)
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 fc8b 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d001      	beq.n	8005640 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800563c:	2302      	movs	r3, #2
 800563e:	e0cc      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_I2C_Mem_Write+0x56>
 800564a:	2302      	movs	r3, #2
 800564c:	e0c5      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b01      	cmp	r3, #1
 8005662:	d007      	beq.n	8005674 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0201 	orr.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2221      	movs	r2, #33	@ 0x21
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2240      	movs	r2, #64	@ 0x40
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a3a      	ldr	r2, [r7, #32]
 800569e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80056a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4a4d      	ldr	r2, [pc, #308]	@ (80057e8 <HAL_I2C_Mem_Write+0x1f0>)
 80056b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056b6:	88f8      	ldrh	r0, [r7, #6]
 80056b8:	893a      	ldrh	r2, [r7, #8]
 80056ba:	8979      	ldrh	r1, [r7, #10]
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	9301      	str	r3, [sp, #4]
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	4603      	mov	r3, r0
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 fac2 	bl	8005c50 <I2C_RequestMemoryWrite>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d052      	beq.n	8005778 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e081      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 fd50 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00d      	beq.n	8005702 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d107      	bne.n	80056fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e06b      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005706:	781a      	ldrb	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005728:	b29b      	uxth	r3, r3
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b04      	cmp	r3, #4
 800573e:	d11b      	bne.n	8005778 <HAL_I2C_Mem_Write+0x180>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005744:	2b00      	cmp	r3, #0
 8005746:	d017      	beq.n	8005778 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574c:	781a      	ldrb	r2, [r3, #0]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005762:	3b01      	subs	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1aa      	bne.n	80056d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 fd43 	bl	8006210 <I2C_WaitOnBTFFlagUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00d      	beq.n	80057ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	2b04      	cmp	r3, #4
 8005796:	d107      	bne.n	80057a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e016      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	e000      	b.n	80057da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80057d8:	2302      	movs	r3, #2
  }
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3718      	adds	r7, #24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	00100002 	.word	0x00100002
 80057e8:	ffff0000 	.word	0xffff0000

080057ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08c      	sub	sp, #48	@ 0x30
 80057f0:	af02      	add	r7, sp, #8
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	4608      	mov	r0, r1
 80057f6:	4611      	mov	r1, r2
 80057f8:	461a      	mov	r2, r3
 80057fa:	4603      	mov	r3, r0
 80057fc:	817b      	strh	r3, [r7, #10]
 80057fe:	460b      	mov	r3, r1
 8005800:	813b      	strh	r3, [r7, #8]
 8005802:	4613      	mov	r3, r2
 8005804:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005806:	f7ff fa8b 	bl	8004d20 <HAL_GetTick>
 800580a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b20      	cmp	r3, #32
 8005816:	f040 8214 	bne.w	8005c42 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	9300      	str	r3, [sp, #0]
 800581e:	2319      	movs	r3, #25
 8005820:	2201      	movs	r2, #1
 8005822:	497b      	ldr	r1, [pc, #492]	@ (8005a10 <HAL_I2C_Mem_Read+0x224>)
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f000 fb91 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005830:	2302      	movs	r3, #2
 8005832:	e207      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800583a:	2b01      	cmp	r3, #1
 800583c:	d101      	bne.n	8005842 <HAL_I2C_Mem_Read+0x56>
 800583e:	2302      	movs	r3, #2
 8005840:	e200      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2201      	movs	r2, #1
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b01      	cmp	r3, #1
 8005856:	d007      	beq.n	8005868 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005876:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2222      	movs	r2, #34	@ 0x22
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2240      	movs	r2, #64	@ 0x40
 8005884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005898:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800589e:	b29a      	uxth	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	4a5b      	ldr	r2, [pc, #364]	@ (8005a14 <HAL_I2C_Mem_Read+0x228>)
 80058a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058aa:	88f8      	ldrh	r0, [r7, #6]
 80058ac:	893a      	ldrh	r2, [r7, #8]
 80058ae:	8979      	ldrh	r1, [r7, #10]
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	9301      	str	r3, [sp, #4]
 80058b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b6:	9300      	str	r3, [sp, #0]
 80058b8:	4603      	mov	r3, r0
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 fa5e 	bl	8005d7c <I2C_RequestMemoryRead>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e1bc      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d113      	bne.n	80058fa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d2:	2300      	movs	r3, #0
 80058d4:	623b      	str	r3, [r7, #32]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	623b      	str	r3, [r7, #32]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	623b      	str	r3, [r7, #32]
 80058e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	e190      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d11b      	bne.n	800593a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005910:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005912:	2300      	movs	r3, #0
 8005914:	61fb      	str	r3, [r7, #28]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	61fb      	str	r3, [r7, #28]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	61fb      	str	r3, [r7, #28]
 8005926:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e170      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800593e:	2b02      	cmp	r3, #2
 8005940:	d11b      	bne.n	800597a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005950:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005960:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005962:	2300      	movs	r3, #0
 8005964:	61bb      	str	r3, [r7, #24]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	61bb      	str	r3, [r7, #24]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	61bb      	str	r3, [r7, #24]
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	e150      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800597a:	2300      	movs	r3, #0
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005990:	e144      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005996:	2b03      	cmp	r3, #3
 8005998:	f200 80f1 	bhi.w	8005b7e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d123      	bne.n	80059ec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 fc79 	bl	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e145      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691a      	ldr	r2, [r3, #16]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80059ea:	e117      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d14e      	bne.n	8005a92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fa:	2200      	movs	r2, #0
 80059fc:	4906      	ldr	r1, [pc, #24]	@ (8005a18 <HAL_I2C_Mem_Read+0x22c>)
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 faa4 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d008      	beq.n	8005a1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e11a      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
 8005a0e:	bf00      	nop
 8005a10:	00100002 	.word	0x00100002
 8005a14:	ffff0000 	.word	0xffff0000
 8005a18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	691a      	ldr	r2, [r3, #16]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3e:	1c5a      	adds	r2, r3, #1
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691a      	ldr	r2, [r3, #16]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	b2d2      	uxtb	r2, r2
 8005a6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a90:	e0c4      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a98:	2200      	movs	r2, #0
 8005a9a:	496c      	ldr	r1, [pc, #432]	@ (8005c4c <HAL_I2C_Mem_Read+0x460>)
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 fa55 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e0cb      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005aba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	691a      	ldr	r2, [r3, #16]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac6:	b2d2      	uxtb	r2, r2
 8005ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ace:	1c5a      	adds	r2, r3, #1
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af4:	2200      	movs	r2, #0
 8005af6:	4955      	ldr	r1, [pc, #340]	@ (8005c4c <HAL_I2C_Mem_Read+0x460>)
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 fa27 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d001      	beq.n	8005b08 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e09d      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691a      	ldr	r2, [r3, #16]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	691a      	ldr	r2, [r3, #16]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b54:	b2d2      	uxtb	r2, r2
 8005b56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b66:	3b01      	subs	r3, #1
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	3b01      	subs	r3, #1
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b7c:	e04e      	b.n	8005c1c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 fb8c 	bl	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e058      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	691a      	ldr	r2, [r3, #16]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9c:	b2d2      	uxtb	r2, r2
 8005b9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f003 0304 	and.w	r3, r3, #4
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	d124      	bne.n	8005c1c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd6:	2b03      	cmp	r3, #3
 8005bd8:	d107      	bne.n	8005bea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005be8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c06:	3b01      	subs	r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f47f aeb6 	bne.w	8005992 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e000      	b.n	8005c44 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005c42:	2302      	movs	r3, #2
  }
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3728      	adds	r7, #40	@ 0x28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	00010004 	.word	0x00010004

08005c50 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af02      	add	r7, sp, #8
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	4608      	mov	r0, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	4603      	mov	r3, r0
 8005c60:	817b      	strh	r3, [r7, #10]
 8005c62:	460b      	mov	r3, r1
 8005c64:	813b      	strh	r3, [r7, #8]
 8005c66:	4613      	mov	r3, r2
 8005c68:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c78:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 f960 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00d      	beq.n	8005cae <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ca0:	d103      	bne.n	8005caa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ca8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e05f      	b.n	8005d6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cae:	897b      	ldrh	r3, [r7, #10]
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005cbc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	6a3a      	ldr	r2, [r7, #32]
 8005cc2:	492d      	ldr	r1, [pc, #180]	@ (8005d78 <I2C_RequestMemoryWrite+0x128>)
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f9bb 	bl	8006040 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d001      	beq.n	8005cd4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e04c      	b.n	8005d6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	617b      	str	r3, [r7, #20]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	617b      	str	r3, [r7, #20]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cec:	6a39      	ldr	r1, [r7, #32]
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f000 fa46 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00d      	beq.n	8005d16 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	d107      	bne.n	8005d12 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d10:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e02b      	b.n	8005d6e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d105      	bne.n	8005d28 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d1c:	893b      	ldrh	r3, [r7, #8]
 8005d1e:	b2da      	uxtb	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	611a      	str	r2, [r3, #16]
 8005d26:	e021      	b.n	8005d6c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d28:	893b      	ldrh	r3, [r7, #8]
 8005d2a:	0a1b      	lsrs	r3, r3, #8
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d38:	6a39      	ldr	r1, [r7, #32]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 fa20 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00d      	beq.n	8005d62 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d107      	bne.n	8005d5e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d5c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e005      	b.n	8005d6e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d62:	893b      	ldrh	r3, [r7, #8]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3718      	adds	r7, #24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	00010002 	.word	0x00010002

08005d7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b088      	sub	sp, #32
 8005d80:	af02      	add	r7, sp, #8
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	4608      	mov	r0, r1
 8005d86:	4611      	mov	r1, r2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	817b      	strh	r3, [r7, #10]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	813b      	strh	r3, [r7, #8]
 8005d92:	4613      	mov	r3, r2
 8005d94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005da4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005db4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f8c2 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00d      	beq.n	8005dea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ddc:	d103      	bne.n	8005de6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005de4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e0aa      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dea:	897b      	ldrh	r3, [r7, #10]
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005df8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	6a3a      	ldr	r2, [r7, #32]
 8005dfe:	4952      	ldr	r1, [pc, #328]	@ (8005f48 <I2C_RequestMemoryRead+0x1cc>)
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f000 f91d 	bl	8006040 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d001      	beq.n	8005e10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e097      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e10:	2300      	movs	r3, #0
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e28:	6a39      	ldr	r1, [r7, #32]
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f9a8 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00d      	beq.n	8005e52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e3a:	2b04      	cmp	r3, #4
 8005e3c:	d107      	bne.n	8005e4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e076      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e52:	88fb      	ldrh	r3, [r7, #6]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d105      	bne.n	8005e64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e58:	893b      	ldrh	r3, [r7, #8]
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	611a      	str	r2, [r3, #16]
 8005e62:	e021      	b.n	8005ea8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e64:	893b      	ldrh	r3, [r7, #8]
 8005e66:	0a1b      	lsrs	r3, r3, #8
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e74:	6a39      	ldr	r1, [r7, #32]
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f982 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00d      	beq.n	8005e9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d107      	bne.n	8005e9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e050      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e9e:	893b      	ldrh	r3, [r7, #8]
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eaa:	6a39      	ldr	r1, [r7, #32]
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f967 	bl	8006180 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00d      	beq.n	8005ed4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d107      	bne.n	8005ed0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ece:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e035      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ee2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f82b 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00d      	beq.n	8005f18 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f0a:	d103      	bne.n	8005f14 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e013      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f18:	897b      	ldrh	r3, [r7, #10]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f043 0301 	orr.w	r3, r3, #1
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	6a3a      	ldr	r2, [r7, #32]
 8005f2c:	4906      	ldr	r1, [pc, #24]	@ (8005f48 <I2C_RequestMemoryRead+0x1cc>)
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f886 	bl	8006040 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e000      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	00010002 	.word	0x00010002

08005f4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f5c:	e048      	b.n	8005ff0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f64:	d044      	beq.n	8005ff0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f66:	f7fe fedb 	bl	8004d20 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d302      	bcc.n	8005f7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d139      	bne.n	8005ff0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	0c1b      	lsrs	r3, r3, #16
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d10d      	bne.n	8005fa2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	43da      	mvns	r2, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	4013      	ands	r3, r2
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf0c      	ite	eq
 8005f98:	2301      	moveq	r3, #1
 8005f9a:	2300      	movne	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	e00c      	b.n	8005fbc <I2C_WaitOnFlagUntilTimeout+0x70>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	699b      	ldr	r3, [r3, #24]
 8005fa8:	43da      	mvns	r2, r3
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	4013      	ands	r3, r2
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	bf0c      	ite	eq
 8005fb4:	2301      	moveq	r3, #1
 8005fb6:	2300      	movne	r3, #0
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	461a      	mov	r2, r3
 8005fbc:	79fb      	ldrb	r3, [r7, #7]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d116      	bne.n	8005ff0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2220      	movs	r2, #32
 8005fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fdc:	f043 0220 	orr.w	r2, r3, #32
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e023      	b.n	8006038 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	0c1b      	lsrs	r3, r3, #16
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d10d      	bne.n	8006016 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	43da      	mvns	r2, r3
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	4013      	ands	r3, r2
 8006006:	b29b      	uxth	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	bf0c      	ite	eq
 800600c:	2301      	moveq	r3, #1
 800600e:	2300      	movne	r3, #0
 8006010:	b2db      	uxtb	r3, r3
 8006012:	461a      	mov	r2, r3
 8006014:	e00c      	b.n	8006030 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	43da      	mvns	r2, r3
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	4013      	ands	r3, r2
 8006022:	b29b      	uxth	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	bf0c      	ite	eq
 8006028:	2301      	moveq	r3, #1
 800602a:	2300      	movne	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	461a      	mov	r2, r3
 8006030:	79fb      	ldrb	r3, [r7, #7]
 8006032:	429a      	cmp	r2, r3
 8006034:	d093      	beq.n	8005f5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
 800604c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800604e:	e071      	b.n	8006134 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800605a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800605e:	d123      	bne.n	80060a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800606e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006078:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2220      	movs	r2, #32
 8006084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006094:	f043 0204 	orr.w	r2, r3, #4
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e067      	b.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d041      	beq.n	8006134 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060b0:	f7fe fe36 	bl	8004d20 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d302      	bcc.n	80060c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d136      	bne.n	8006134 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	0c1b      	lsrs	r3, r3, #16
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d10c      	bne.n	80060ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	43da      	mvns	r2, r3
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	4013      	ands	r3, r2
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	bf14      	ite	ne
 80060e2:	2301      	movne	r3, #1
 80060e4:	2300      	moveq	r3, #0
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	e00b      	b.n	8006102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	43da      	mvns	r2, r3
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	4013      	ands	r3, r2
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	bf14      	ite	ne
 80060fc:	2301      	movne	r3, #1
 80060fe:	2300      	moveq	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d016      	beq.n	8006134 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2220      	movs	r2, #32
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006120:	f043 0220 	orr.w	r2, r3, #32
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e021      	b.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	0c1b      	lsrs	r3, r3, #16
 8006138:	b2db      	uxtb	r3, r3
 800613a:	2b01      	cmp	r3, #1
 800613c:	d10c      	bne.n	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	43da      	mvns	r2, r3
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	4013      	ands	r3, r2
 800614a:	b29b      	uxth	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	bf14      	ite	ne
 8006150:	2301      	movne	r3, #1
 8006152:	2300      	moveq	r3, #0
 8006154:	b2db      	uxtb	r3, r3
 8006156:	e00b      	b.n	8006170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	43da      	mvns	r2, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	4013      	ands	r3, r2
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	bf14      	ite	ne
 800616a:	2301      	movne	r3, #1
 800616c:	2300      	moveq	r3, #0
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b00      	cmp	r3, #0
 8006172:	f47f af6d 	bne.w	8006050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800618c:	e034      	b.n	80061f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 f8e3 	bl	800635a <I2C_IsAcknowledgeFailed>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e034      	b.n	8006208 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a4:	d028      	beq.n	80061f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a6:	f7fe fdbb 	bl	8004d20 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d302      	bcc.n	80061bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d11d      	bne.n	80061f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c6:	2b80      	cmp	r3, #128	@ 0x80
 80061c8:	d016      	beq.n	80061f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e4:	f043 0220 	orr.w	r2, r3, #32
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e007      	b.n	8006208 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006202:	2b80      	cmp	r3, #128	@ 0x80
 8006204:	d1c3      	bne.n	800618e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800621c:	e034      	b.n	8006288 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f89b 	bl	800635a <I2C_IsAcknowledgeFailed>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e034      	b.n	8006298 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d028      	beq.n	8006288 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006236:	f7fe fd73 	bl	8004d20 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	429a      	cmp	r2, r3
 8006244:	d302      	bcc.n	800624c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d11d      	bne.n	8006288 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	f003 0304 	and.w	r3, r3, #4
 8006256:	2b04      	cmp	r3, #4
 8006258:	d016      	beq.n	8006288 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2220      	movs	r2, #32
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006274:	f043 0220 	orr.w	r2, r3, #32
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e007      	b.n	8006298 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	f003 0304 	and.w	r3, r3, #4
 8006292:	2b04      	cmp	r3, #4
 8006294:	d1c3      	bne.n	800621e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062ac:	e049      	b.n	8006342 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	695b      	ldr	r3, [r3, #20]
 80062b4:	f003 0310 	and.w	r3, r3, #16
 80062b8:	2b10      	cmp	r3, #16
 80062ba:	d119      	bne.n	80062f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0210 	mvn.w	r2, #16
 80062c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2220      	movs	r2, #32
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e030      	b.n	8006352 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062f0:	f7fe fd16 	bl	8004d20 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d302      	bcc.n	8006306 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d11d      	bne.n	8006342 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
 800630c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006310:	2b40      	cmp	r3, #64	@ 0x40
 8006312:	d016      	beq.n	8006342 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2220      	movs	r2, #32
 800631e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632e:	f043 0220 	orr.w	r2, r3, #32
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e007      	b.n	8006352 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634c:	2b40      	cmp	r3, #64	@ 0x40
 800634e:	d1ae      	bne.n	80062ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800636c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006370:	d11b      	bne.n	80063aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800637a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006396:	f043 0204 	orr.w	r2, r3, #4
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e000      	b.n	80063ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d101      	bne.n	80063ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e267      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d075      	beq.n	80064c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063d6:	4b88      	ldr	r3, [pc, #544]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f003 030c 	and.w	r3, r3, #12
 80063de:	2b04      	cmp	r3, #4
 80063e0:	d00c      	beq.n	80063fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063e2:	4b85      	ldr	r3, [pc, #532]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d112      	bne.n	8006414 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ee:	4b82      	ldr	r3, [pc, #520]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063fa:	d10b      	bne.n	8006414 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063fc:	4b7e      	ldr	r3, [pc, #504]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d05b      	beq.n	80064c0 <HAL_RCC_OscConfig+0x108>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d157      	bne.n	80064c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e242      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800641c:	d106      	bne.n	800642c <HAL_RCC_OscConfig+0x74>
 800641e:	4b76      	ldr	r3, [pc, #472]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a75      	ldr	r2, [pc, #468]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	e01d      	b.n	8006468 <HAL_RCC_OscConfig+0xb0>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006434:	d10c      	bne.n	8006450 <HAL_RCC_OscConfig+0x98>
 8006436:	4b70      	ldr	r3, [pc, #448]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a6f      	ldr	r2, [pc, #444]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800643c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006440:	6013      	str	r3, [r2, #0]
 8006442:	4b6d      	ldr	r3, [pc, #436]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a6c      	ldr	r2, [pc, #432]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	e00b      	b.n	8006468 <HAL_RCC_OscConfig+0xb0>
 8006450:	4b69      	ldr	r3, [pc, #420]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a68      	ldr	r2, [pc, #416]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006456:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800645a:	6013      	str	r3, [r2, #0]
 800645c:	4b66      	ldr	r3, [pc, #408]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a65      	ldr	r2, [pc, #404]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d013      	beq.n	8006498 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006470:	f7fe fc56 	bl	8004d20 <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006478:	f7fe fc52 	bl	8004d20 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b64      	cmp	r3, #100	@ 0x64
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e207      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800648a:	4b5b      	ldr	r3, [pc, #364]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0f0      	beq.n	8006478 <HAL_RCC_OscConfig+0xc0>
 8006496:	e014      	b.n	80064c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006498:	f7fe fc42 	bl	8004d20 <HAL_GetTick>
 800649c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800649e:	e008      	b.n	80064b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064a0:	f7fe fc3e 	bl	8004d20 <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	2b64      	cmp	r3, #100	@ 0x64
 80064ac:	d901      	bls.n	80064b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e1f3      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064b2:	4b51      	ldr	r3, [pc, #324]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1f0      	bne.n	80064a0 <HAL_RCC_OscConfig+0xe8>
 80064be:	e000      	b.n	80064c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d063      	beq.n	8006596 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064ce:	4b4a      	ldr	r3, [pc, #296]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 030c 	and.w	r3, r3, #12
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00b      	beq.n	80064f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064da:	4b47      	ldr	r3, [pc, #284]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d11c      	bne.n	8006520 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064e6:	4b44      	ldr	r3, [pc, #272]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d116      	bne.n	8006520 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064f2:	4b41      	ldr	r3, [pc, #260]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d005      	beq.n	800650a <HAL_RCC_OscConfig+0x152>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d001      	beq.n	800650a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e1c7      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800650a:	4b3b      	ldr	r3, [pc, #236]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	4937      	ldr	r1, [pc, #220]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800651a:	4313      	orrs	r3, r2
 800651c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800651e:	e03a      	b.n	8006596 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d020      	beq.n	800656a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006528:	4b34      	ldr	r3, [pc, #208]	@ (80065fc <HAL_RCC_OscConfig+0x244>)
 800652a:	2201      	movs	r2, #1
 800652c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652e:	f7fe fbf7 	bl	8004d20 <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006534:	e008      	b.n	8006548 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006536:	f7fe fbf3 	bl	8004d20 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	2b02      	cmp	r3, #2
 8006542:	d901      	bls.n	8006548 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e1a8      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006548:	4b2b      	ldr	r3, [pc, #172]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0f0      	beq.n	8006536 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006554:	4b28      	ldr	r3, [pc, #160]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	00db      	lsls	r3, r3, #3
 8006562:	4925      	ldr	r1, [pc, #148]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 8006564:	4313      	orrs	r3, r2
 8006566:	600b      	str	r3, [r1, #0]
 8006568:	e015      	b.n	8006596 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800656a:	4b24      	ldr	r3, [pc, #144]	@ (80065fc <HAL_RCC_OscConfig+0x244>)
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006570:	f7fe fbd6 	bl	8004d20 <HAL_GetTick>
 8006574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006576:	e008      	b.n	800658a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006578:	f7fe fbd2 	bl	8004d20 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	2b02      	cmp	r3, #2
 8006584:	d901      	bls.n	800658a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e187      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800658a:	4b1b      	ldr	r3, [pc, #108]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1f0      	bne.n	8006578 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0308 	and.w	r3, r3, #8
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d036      	beq.n	8006610 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d016      	beq.n	80065d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065aa:	4b15      	ldr	r3, [pc, #84]	@ (8006600 <HAL_RCC_OscConfig+0x248>)
 80065ac:	2201      	movs	r2, #1
 80065ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b0:	f7fe fbb6 	bl	8004d20 <HAL_GetTick>
 80065b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065b6:	e008      	b.n	80065ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065b8:	f7fe fbb2 	bl	8004d20 <HAL_GetTick>
 80065bc:	4602      	mov	r2, r0
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d901      	bls.n	80065ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e167      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065ca:	4b0b      	ldr	r3, [pc, #44]	@ (80065f8 <HAL_RCC_OscConfig+0x240>)
 80065cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0f0      	beq.n	80065b8 <HAL_RCC_OscConfig+0x200>
 80065d6:	e01b      	b.n	8006610 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065d8:	4b09      	ldr	r3, [pc, #36]	@ (8006600 <HAL_RCC_OscConfig+0x248>)
 80065da:	2200      	movs	r2, #0
 80065dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065de:	f7fe fb9f 	bl	8004d20 <HAL_GetTick>
 80065e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065e4:	e00e      	b.n	8006604 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065e6:	f7fe fb9b 	bl	8004d20 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d907      	bls.n	8006604 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e150      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
 80065f8:	40023800 	.word	0x40023800
 80065fc:	42470000 	.word	0x42470000
 8006600:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006604:	4b88      	ldr	r3, [pc, #544]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1ea      	bne.n	80065e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0304 	and.w	r3, r3, #4
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 8097 	beq.w	800674c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800661e:	2300      	movs	r3, #0
 8006620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006622:	4b81      	ldr	r3, [pc, #516]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10f      	bne.n	800664e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800662e:	2300      	movs	r3, #0
 8006630:	60bb      	str	r3, [r7, #8]
 8006632:	4b7d      	ldr	r3, [pc, #500]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006636:	4a7c      	ldr	r2, [pc, #496]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800663c:	6413      	str	r3, [r2, #64]	@ 0x40
 800663e:	4b7a      	ldr	r3, [pc, #488]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006646:	60bb      	str	r3, [r7, #8]
 8006648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800664a:	2301      	movs	r3, #1
 800664c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800664e:	4b77      	ldr	r3, [pc, #476]	@ (800682c <HAL_RCC_OscConfig+0x474>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006656:	2b00      	cmp	r3, #0
 8006658:	d118      	bne.n	800668c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800665a:	4b74      	ldr	r3, [pc, #464]	@ (800682c <HAL_RCC_OscConfig+0x474>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a73      	ldr	r2, [pc, #460]	@ (800682c <HAL_RCC_OscConfig+0x474>)
 8006660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006666:	f7fe fb5b 	bl	8004d20 <HAL_GetTick>
 800666a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800666c:	e008      	b.n	8006680 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800666e:	f7fe fb57 	bl	8004d20 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	2b02      	cmp	r3, #2
 800667a:	d901      	bls.n	8006680 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e10c      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006680:	4b6a      	ldr	r3, [pc, #424]	@ (800682c <HAL_RCC_OscConfig+0x474>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006688:	2b00      	cmp	r3, #0
 800668a:	d0f0      	beq.n	800666e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d106      	bne.n	80066a2 <HAL_RCC_OscConfig+0x2ea>
 8006694:	4b64      	ldr	r3, [pc, #400]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006698:	4a63      	ldr	r2, [pc, #396]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	6713      	str	r3, [r2, #112]	@ 0x70
 80066a0:	e01c      	b.n	80066dc <HAL_RCC_OscConfig+0x324>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	d10c      	bne.n	80066c4 <HAL_RCC_OscConfig+0x30c>
 80066aa:	4b5f      	ldr	r3, [pc, #380]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ae:	4a5e      	ldr	r2, [pc, #376]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066b0:	f043 0304 	orr.w	r3, r3, #4
 80066b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80066b6:	4b5c      	ldr	r3, [pc, #368]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ba:	4a5b      	ldr	r2, [pc, #364]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066bc:	f043 0301 	orr.w	r3, r3, #1
 80066c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80066c2:	e00b      	b.n	80066dc <HAL_RCC_OscConfig+0x324>
 80066c4:	4b58      	ldr	r3, [pc, #352]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066c8:	4a57      	ldr	r2, [pc, #348]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066ca:	f023 0301 	bic.w	r3, r3, #1
 80066ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80066d0:	4b55      	ldr	r3, [pc, #340]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d4:	4a54      	ldr	r2, [pc, #336]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80066d6:	f023 0304 	bic.w	r3, r3, #4
 80066da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d015      	beq.n	8006710 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e4:	f7fe fb1c 	bl	8004d20 <HAL_GetTick>
 80066e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066ea:	e00a      	b.n	8006702 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066ec:	f7fe fb18 	bl	8004d20 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e0cb      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006702:	4b49      	ldr	r3, [pc, #292]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0ee      	beq.n	80066ec <HAL_RCC_OscConfig+0x334>
 800670e:	e014      	b.n	800673a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006710:	f7fe fb06 	bl	8004d20 <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006716:	e00a      	b.n	800672e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006718:	f7fe fb02 	bl	8004d20 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006726:	4293      	cmp	r3, r2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e0b5      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800672e:	4b3e      	ldr	r3, [pc, #248]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1ee      	bne.n	8006718 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800673a:	7dfb      	ldrb	r3, [r7, #23]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d105      	bne.n	800674c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006740:	4b39      	ldr	r3, [pc, #228]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006744:	4a38      	ldr	r2, [pc, #224]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800674a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 80a1 	beq.w	8006898 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006756:	4b34      	ldr	r3, [pc, #208]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 030c 	and.w	r3, r3, #12
 800675e:	2b08      	cmp	r3, #8
 8006760:	d05c      	beq.n	800681c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	2b02      	cmp	r3, #2
 8006768:	d141      	bne.n	80067ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800676a:	4b31      	ldr	r3, [pc, #196]	@ (8006830 <HAL_RCC_OscConfig+0x478>)
 800676c:	2200      	movs	r2, #0
 800676e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006770:	f7fe fad6 	bl	8004d20 <HAL_GetTick>
 8006774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006776:	e008      	b.n	800678a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006778:	f7fe fad2 	bl	8004d20 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	2b02      	cmp	r3, #2
 8006784:	d901      	bls.n	800678a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e087      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800678a:	4b27      	ldr	r3, [pc, #156]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1f0      	bne.n	8006778 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	69da      	ldr	r2, [r3, #28]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a1b      	ldr	r3, [r3, #32]
 800679e:	431a      	orrs	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a4:	019b      	lsls	r3, r3, #6
 80067a6:	431a      	orrs	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ac:	085b      	lsrs	r3, r3, #1
 80067ae:	3b01      	subs	r3, #1
 80067b0:	041b      	lsls	r3, r3, #16
 80067b2:	431a      	orrs	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b8:	061b      	lsls	r3, r3, #24
 80067ba:	491b      	ldr	r1, [pc, #108]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006830 <HAL_RCC_OscConfig+0x478>)
 80067c2:	2201      	movs	r2, #1
 80067c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c6:	f7fe faab 	bl	8004d20 <HAL_GetTick>
 80067ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067cc:	e008      	b.n	80067e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ce:	f7fe faa7 	bl	8004d20 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	2b02      	cmp	r3, #2
 80067da:	d901      	bls.n	80067e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e05c      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067e0:	4b11      	ldr	r3, [pc, #68]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d0f0      	beq.n	80067ce <HAL_RCC_OscConfig+0x416>
 80067ec:	e054      	b.n	8006898 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ee:	4b10      	ldr	r3, [pc, #64]	@ (8006830 <HAL_RCC_OscConfig+0x478>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067f4:	f7fe fa94 	bl	8004d20 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067fa:	e008      	b.n	800680e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067fc:	f7fe fa90 	bl	8004d20 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d901      	bls.n	800680e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e045      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680e:	4b06      	ldr	r3, [pc, #24]	@ (8006828 <HAL_RCC_OscConfig+0x470>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1f0      	bne.n	80067fc <HAL_RCC_OscConfig+0x444>
 800681a:	e03d      	b.n	8006898 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d107      	bne.n	8006834 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e038      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
 8006828:	40023800 	.word	0x40023800
 800682c:	40007000 	.word	0x40007000
 8006830:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006834:	4b1b      	ldr	r3, [pc, #108]	@ (80068a4 <HAL_RCC_OscConfig+0x4ec>)
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d028      	beq.n	8006894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800684c:	429a      	cmp	r2, r3
 800684e:	d121      	bne.n	8006894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800685a:	429a      	cmp	r2, r3
 800685c:	d11a      	bne.n	8006894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006864:	4013      	ands	r3, r2
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800686a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800686c:	4293      	cmp	r3, r2
 800686e:	d111      	bne.n	8006894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687a:	085b      	lsrs	r3, r3, #1
 800687c:	3b01      	subs	r3, #1
 800687e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006880:	429a      	cmp	r2, r3
 8006882:	d107      	bne.n	8006894 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006890:	429a      	cmp	r2, r3
 8006892:	d001      	beq.n	8006898 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e000      	b.n	800689a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3718      	adds	r7, #24
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	40023800 	.word	0x40023800

080068a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d101      	bne.n	80068bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e0cc      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068bc:	4b68      	ldr	r3, [pc, #416]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0307 	and.w	r3, r3, #7
 80068c4:	683a      	ldr	r2, [r7, #0]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d90c      	bls.n	80068e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068ca:	4b65      	ldr	r3, [pc, #404]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80068cc:	683a      	ldr	r2, [r7, #0]
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068d2:	4b63      	ldr	r3, [pc, #396]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0307 	and.w	r3, r3, #7
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d001      	beq.n	80068e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e0b8      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0302 	and.w	r3, r3, #2
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d020      	beq.n	8006932 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d005      	beq.n	8006908 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068fc:	4b59      	ldr	r3, [pc, #356]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	4a58      	ldr	r2, [pc, #352]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006902:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006906:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b00      	cmp	r3, #0
 8006912:	d005      	beq.n	8006920 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006914:	4b53      	ldr	r3, [pc, #332]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	4a52      	ldr	r2, [pc, #328]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 800691a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800691e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006920:	4b50      	ldr	r3, [pc, #320]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	494d      	ldr	r1, [pc, #308]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 800692e:	4313      	orrs	r3, r2
 8006930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d044      	beq.n	80069c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d107      	bne.n	8006956 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006946:	4b47      	ldr	r3, [pc, #284]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d119      	bne.n	8006986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e07f      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2b02      	cmp	r3, #2
 800695c:	d003      	beq.n	8006966 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006962:	2b03      	cmp	r3, #3
 8006964:	d107      	bne.n	8006976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006966:	4b3f      	ldr	r3, [pc, #252]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d109      	bne.n	8006986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e06f      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006976:	4b3b      	ldr	r3, [pc, #236]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e067      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006986:	4b37      	ldr	r3, [pc, #220]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f023 0203 	bic.w	r2, r3, #3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	4934      	ldr	r1, [pc, #208]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006994:	4313      	orrs	r3, r2
 8006996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006998:	f7fe f9c2 	bl	8004d20 <HAL_GetTick>
 800699c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800699e:	e00a      	b.n	80069b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069a0:	f7fe f9be 	bl	8004d20 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d901      	bls.n	80069b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e04f      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 020c 	and.w	r2, r3, #12
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d1eb      	bne.n	80069a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069c8:	4b25      	ldr	r3, [pc, #148]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0307 	and.w	r3, r3, #7
 80069d0:	683a      	ldr	r2, [r7, #0]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d20c      	bcs.n	80069f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069d6:	4b22      	ldr	r3, [pc, #136]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80069d8:	683a      	ldr	r2, [r7, #0]
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069de:	4b20      	ldr	r3, [pc, #128]	@ (8006a60 <HAL_RCC_ClockConfig+0x1b8>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 0307 	and.w	r3, r3, #7
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d001      	beq.n	80069f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	e032      	b.n	8006a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d008      	beq.n	8006a0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069fc:	4b19      	ldr	r3, [pc, #100]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	4916      	ldr	r1, [pc, #88]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d009      	beq.n	8006a2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a1a:	4b12      	ldr	r3, [pc, #72]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	490e      	ldr	r1, [pc, #56]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a2e:	f000 f821 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8006a32:	4602      	mov	r2, r0
 8006a34:	4b0b      	ldr	r3, [pc, #44]	@ (8006a64 <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	091b      	lsrs	r3, r3, #4
 8006a3a:	f003 030f 	and.w	r3, r3, #15
 8006a3e:	490a      	ldr	r1, [pc, #40]	@ (8006a68 <HAL_RCC_ClockConfig+0x1c0>)
 8006a40:	5ccb      	ldrb	r3, [r1, r3]
 8006a42:	fa22 f303 	lsr.w	r3, r2, r3
 8006a46:	4a09      	ldr	r2, [pc, #36]	@ (8006a6c <HAL_RCC_ClockConfig+0x1c4>)
 8006a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a4a:	4b09      	ldr	r3, [pc, #36]	@ (8006a70 <HAL_RCC_ClockConfig+0x1c8>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe f922 	bl	8004c98 <HAL_InitTick>

  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	40023c00 	.word	0x40023c00
 8006a64:	40023800 	.word	0x40023800
 8006a68:	0800ce4c 	.word	0x0800ce4c
 8006a6c:	20000000 	.word	0x20000000
 8006a70:	20001404 	.word	0x20001404

08006a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a78:	b090      	sub	sp, #64	@ 0x40
 8006a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006a84:	2300      	movs	r3, #0
 8006a86:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a8c:	4b59      	ldr	r3, [pc, #356]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 030c 	and.w	r3, r3, #12
 8006a94:	2b08      	cmp	r3, #8
 8006a96:	d00d      	beq.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x40>
 8006a98:	2b08      	cmp	r3, #8
 8006a9a:	f200 80a1 	bhi.w	8006be0 <HAL_RCC_GetSysClockFreq+0x16c>
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d002      	beq.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	d003      	beq.n	8006aae <HAL_RCC_GetSysClockFreq+0x3a>
 8006aa6:	e09b      	b.n	8006be0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006aa8:	4b53      	ldr	r3, [pc, #332]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006aac:	e09b      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006aae:	4b53      	ldr	r3, [pc, #332]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ab2:	e098      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ab4:	4b4f      	ldr	r3, [pc, #316]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006abc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006abe:	4b4d      	ldr	r3, [pc, #308]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d028      	beq.n	8006b1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aca:	4b4a      	ldr	r3, [pc, #296]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	099b      	lsrs	r3, r3, #6
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	623b      	str	r3, [r7, #32]
 8006ad4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006adc:	2100      	movs	r1, #0
 8006ade:	4b47      	ldr	r3, [pc, #284]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006ae0:	fb03 f201 	mul.w	r2, r3, r1
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	fb00 f303 	mul.w	r3, r0, r3
 8006aea:	4413      	add	r3, r2
 8006aec:	4a43      	ldr	r2, [pc, #268]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x188>)
 8006aee:	fba0 1202 	umull	r1, r2, r0, r2
 8006af2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006af4:	460a      	mov	r2, r1
 8006af6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006afa:	4413      	add	r3, r2
 8006afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b00:	2200      	movs	r2, #0
 8006b02:	61bb      	str	r3, [r7, #24]
 8006b04:	61fa      	str	r2, [r7, #28]
 8006b06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006b0e:	f7fa f89b 	bl	8000c48 <__aeabi_uldivmod>
 8006b12:	4602      	mov	r2, r0
 8006b14:	460b      	mov	r3, r1
 8006b16:	4613      	mov	r3, r2
 8006b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b1a:	e053      	b.n	8006bc4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b1c:	4b35      	ldr	r3, [pc, #212]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	099b      	lsrs	r3, r3, #6
 8006b22:	2200      	movs	r2, #0
 8006b24:	613b      	str	r3, [r7, #16]
 8006b26:	617a      	str	r2, [r7, #20]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006b2e:	f04f 0b00 	mov.w	fp, #0
 8006b32:	4652      	mov	r2, sl
 8006b34:	465b      	mov	r3, fp
 8006b36:	f04f 0000 	mov.w	r0, #0
 8006b3a:	f04f 0100 	mov.w	r1, #0
 8006b3e:	0159      	lsls	r1, r3, #5
 8006b40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b44:	0150      	lsls	r0, r2, #5
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	ebb2 080a 	subs.w	r8, r2, sl
 8006b4e:	eb63 090b 	sbc.w	r9, r3, fp
 8006b52:	f04f 0200 	mov.w	r2, #0
 8006b56:	f04f 0300 	mov.w	r3, #0
 8006b5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b66:	ebb2 0408 	subs.w	r4, r2, r8
 8006b6a:	eb63 0509 	sbc.w	r5, r3, r9
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	f04f 0300 	mov.w	r3, #0
 8006b76:	00eb      	lsls	r3, r5, #3
 8006b78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b7c:	00e2      	lsls	r2, r4, #3
 8006b7e:	4614      	mov	r4, r2
 8006b80:	461d      	mov	r5, r3
 8006b82:	eb14 030a 	adds.w	r3, r4, sl
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	eb45 030b 	adc.w	r3, r5, fp
 8006b8c:	607b      	str	r3, [r7, #4]
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	f04f 0300 	mov.w	r3, #0
 8006b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	028b      	lsls	r3, r1, #10
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	028a      	lsls	r2, r1, #10
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4619      	mov	r1, r3
 8006bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bae:	2200      	movs	r2, #0
 8006bb0:	60bb      	str	r3, [r7, #8]
 8006bb2:	60fa      	str	r2, [r7, #12]
 8006bb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bb8:	f7fa f846 	bl	8000c48 <__aeabi_uldivmod>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	0c1b      	lsrs	r3, r3, #16
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	3301      	adds	r3, #1
 8006bd0:	005b      	lsls	r3, r3, #1
 8006bd2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006bd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bde:	e002      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006be0:	4b05      	ldr	r3, [pc, #20]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006be2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3740      	adds	r7, #64	@ 0x40
 8006bec:	46bd      	mov	sp, r7
 8006bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40023800 	.word	0x40023800
 8006bf8:	00f42400 	.word	0x00f42400
 8006bfc:	017d7840 	.word	0x017d7840

08006c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c00:	b480      	push	{r7}
 8006c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c04:	4b03      	ldr	r3, [pc, #12]	@ (8006c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c06:	681b      	ldr	r3, [r3, #0]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	20000000 	.word	0x20000000

08006c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c1c:	f7ff fff0 	bl	8006c00 <HAL_RCC_GetHCLKFreq>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4b05      	ldr	r3, [pc, #20]	@ (8006c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	0a9b      	lsrs	r3, r3, #10
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	4903      	ldr	r1, [pc, #12]	@ (8006c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c2e:	5ccb      	ldrb	r3, [r1, r3]
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	0800ce5c 	.word	0x0800ce5c

08006c40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e041      	b.n	8006cd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d106      	bne.n	8006c6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f7fa fe72 	bl	8001950 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4610      	mov	r0, r2
 8006c80:	f000 fbdc 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b082      	sub	sp, #8
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d101      	bne.n	8006cf0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e041      	b.n	8006d74 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d106      	bne.n	8006d0a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 f839 	bl	8006d7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2202      	movs	r2, #2
 8006d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	3304      	adds	r3, #4
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	f000 fb8d 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3708      	adds	r7, #8
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d101      	bne.n	8006da4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e097      	b.n	8006ed4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d106      	bne.n	8006dbe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f7fa fe15 	bl	80019e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2202      	movs	r2, #2
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	6812      	ldr	r2, [r2, #0]
 8006dd0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006dd4:	f023 0307 	bic.w	r3, r3, #7
 8006dd8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	3304      	adds	r3, #4
 8006de2:	4619      	mov	r1, r3
 8006de4:	4610      	mov	r0, r2
 8006de6:	f000 fb29 	bl	800743c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e12:	f023 0303 	bic.w	r3, r3, #3
 8006e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	021b      	lsls	r3, r3, #8
 8006e22:	4313      	orrs	r3, r2
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006e30:	f023 030c 	bic.w	r3, r3, #12
 8006e34:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	68da      	ldr	r2, [r3, #12]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	021b      	lsls	r3, r3, #8
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	011a      	lsls	r2, r3, #4
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	031b      	lsls	r3, r3, #12
 8006e60:	4313      	orrs	r3, r2
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006e6e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006e76:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	011b      	lsls	r3, r3, #4
 8006e82:	4313      	orrs	r3, r2
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	3718      	adds	r7, #24
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006eec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ef4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006efc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006f04:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d110      	bne.n	8006f2e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d102      	bne.n	8006f18 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f12:	7b7b      	ldrb	r3, [r7, #13]
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d001      	beq.n	8006f1c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e069      	b.n	8006ff0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f2c:	e031      	b.n	8006f92 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b04      	cmp	r3, #4
 8006f32:	d110      	bne.n	8006f56 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f34:	7bbb      	ldrb	r3, [r7, #14]
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d102      	bne.n	8006f40 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f3a:	7b3b      	ldrb	r3, [r7, #12]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d001      	beq.n	8006f44 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e055      	b.n	8006ff0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2202      	movs	r2, #2
 8006f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f54:	e01d      	b.n	8006f92 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f56:	7bfb      	ldrb	r3, [r7, #15]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d108      	bne.n	8006f6e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f5c:	7bbb      	ldrb	r3, [r7, #14]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d105      	bne.n	8006f6e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f62:	7b7b      	ldrb	r3, [r7, #13]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d102      	bne.n	8006f6e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f68:	7b3b      	ldrb	r3, [r7, #12]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d001      	beq.n	8006f72 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e03e      	b.n	8006ff0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2202      	movs	r2, #2
 8006f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2202      	movs	r2, #2
 8006f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2202      	movs	r2, #2
 8006f8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <HAL_TIM_Encoder_Start+0xc4>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d008      	beq.n	8006fb0 <HAL_TIM_Encoder_Start+0xd4>
 8006f9e:	e00f      	b.n	8006fc0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	2100      	movs	r1, #0
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f000 fd37 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 8006fae:	e016      	b.n	8006fde <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	2104      	movs	r1, #4
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fd2f 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 8006fbe:	e00e      	b.n	8006fde <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 fd27 	bl	8007a1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	2104      	movs	r1, #4
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f000 fd20 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 8006fdc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0201 	orr.w	r2, r2, #1
 8006fec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <HAL_TIM_Encoder_Stop+0x18>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	2b04      	cmp	r3, #4
 800700c:	d008      	beq.n	8007020 <HAL_TIM_Encoder_Stop+0x28>
 800700e:	e00f      	b.n	8007030 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2200      	movs	r2, #0
 8007016:	2100      	movs	r1, #0
 8007018:	4618      	mov	r0, r3
 800701a:	f000 fcff 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 800701e:	e016      	b.n	800704e <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2200      	movs	r2, #0
 8007026:	2104      	movs	r1, #4
 8007028:	4618      	mov	r0, r3
 800702a:	f000 fcf7 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 800702e:	e00e      	b.n	800704e <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2200      	movs	r2, #0
 8007036:	2100      	movs	r1, #0
 8007038:	4618      	mov	r0, r3
 800703a:	f000 fcef 	bl	8007a1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2200      	movs	r2, #0
 8007044:	2104      	movs	r1, #4
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fce8 	bl	8007a1c <TIM_CCxChannelCmd>
      break;
 800704c:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6a1a      	ldr	r2, [r3, #32]
 8007054:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007058:	4013      	ands	r3, r2
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10f      	bne.n	800707e <HAL_TIM_Encoder_Stop+0x86>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6a1a      	ldr	r2, [r3, #32]
 8007064:	f240 4344 	movw	r3, #1092	@ 0x444
 8007068:	4013      	ands	r3, r2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d107      	bne.n	800707e <HAL_TIM_Encoder_Stop+0x86>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f022 0201 	bic.w	r2, r2, #1
 800707c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d002      	beq.n	800708a <HAL_TIM_Encoder_Stop+0x92>
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	2b04      	cmp	r3, #4
 8007088:	d138      	bne.n	80070fc <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d104      	bne.n	800709a <HAL_TIM_Encoder_Stop+0xa2>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007098:	e013      	b.n	80070c2 <HAL_TIM_Encoder_Stop+0xca>
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b04      	cmp	r3, #4
 800709e:	d104      	bne.n	80070aa <HAL_TIM_Encoder_Stop+0xb2>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070a8:	e00b      	b.n	80070c2 <HAL_TIM_Encoder_Stop+0xca>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b08      	cmp	r3, #8
 80070ae:	d104      	bne.n	80070ba <HAL_TIM_Encoder_Stop+0xc2>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070b8:	e003      	b.n	80070c2 <HAL_TIM_Encoder_Stop+0xca>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d104      	bne.n	80070d2 <HAL_TIM_Encoder_Stop+0xda>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070d0:	e024      	b.n	800711c <HAL_TIM_Encoder_Stop+0x124>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d104      	bne.n	80070e2 <HAL_TIM_Encoder_Stop+0xea>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070e0:	e01c      	b.n	800711c <HAL_TIM_Encoder_Stop+0x124>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b08      	cmp	r3, #8
 80070e6:	d104      	bne.n	80070f2 <HAL_TIM_Encoder_Stop+0xfa>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070f0:	e014      	b.n	800711c <HAL_TIM_Encoder_Stop+0x124>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070fa:	e00f      	b.n	800711c <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
	...

08007128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007142:	2302      	movs	r3, #2
 8007144:	e0ae      	b.n	80072a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b0c      	cmp	r3, #12
 8007152:	f200 809f 	bhi.w	8007294 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007156:	a201      	add	r2, pc, #4	@ (adr r2, 800715c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715c:	08007191 	.word	0x08007191
 8007160:	08007295 	.word	0x08007295
 8007164:	08007295 	.word	0x08007295
 8007168:	08007295 	.word	0x08007295
 800716c:	080071d1 	.word	0x080071d1
 8007170:	08007295 	.word	0x08007295
 8007174:	08007295 	.word	0x08007295
 8007178:	08007295 	.word	0x08007295
 800717c:	08007213 	.word	0x08007213
 8007180:	08007295 	.word	0x08007295
 8007184:	08007295 	.word	0x08007295
 8007188:	08007295 	.word	0x08007295
 800718c:	08007253 	.word	0x08007253
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	4618      	mov	r0, r3
 8007198:	f000 f9f6 	bl	8007588 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0208 	orr.w	r2, r2, #8
 80071aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699a      	ldr	r2, [r3, #24]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0204 	bic.w	r2, r2, #4
 80071ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6999      	ldr	r1, [r3, #24]
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	691a      	ldr	r2, [r3, #16]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	619a      	str	r2, [r3, #24]
      break;
 80071ce:	e064      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68b9      	ldr	r1, [r7, #8]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fa46 	bl	8007668 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	699a      	ldr	r2, [r3, #24]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6999      	ldr	r1, [r3, #24]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	021a      	lsls	r2, r3, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	619a      	str	r2, [r3, #24]
      break;
 8007210:	e043      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	4618      	mov	r0, r3
 800721a:	f000 fa9b 	bl	8007754 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0208 	orr.w	r2, r2, #8
 800722c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69da      	ldr	r2, [r3, #28]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0204 	bic.w	r2, r2, #4
 800723c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69d9      	ldr	r1, [r3, #28]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	61da      	str	r2, [r3, #28]
      break;
 8007250:	e023      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68b9      	ldr	r1, [r7, #8]
 8007258:	4618      	mov	r0, r3
 800725a:	f000 faef 	bl	800783c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69da      	ldr	r2, [r3, #28]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800726c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69da      	ldr	r2, [r3, #28]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800727c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	69d9      	ldr	r1, [r3, #28]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	021a      	lsls	r2, r3, #8
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	61da      	str	r2, [r3, #28]
      break;
 8007292:	e002      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	75fb      	strb	r3, [r7, #23]
      break;
 8007298:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3718      	adds	r7, #24
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d101      	bne.n	80072c8 <HAL_TIM_ConfigClockSource+0x1c>
 80072c4:	2302      	movs	r3, #2
 80072c6:	e0b4      	b.n	8007432 <HAL_TIM_ConfigClockSource+0x186>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80072e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007300:	d03e      	beq.n	8007380 <HAL_TIM_ConfigClockSource+0xd4>
 8007302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007306:	f200 8087 	bhi.w	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 800730a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800730e:	f000 8086 	beq.w	800741e <HAL_TIM_ConfigClockSource+0x172>
 8007312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007316:	d87f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007318:	2b70      	cmp	r3, #112	@ 0x70
 800731a:	d01a      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0xa6>
 800731c:	2b70      	cmp	r3, #112	@ 0x70
 800731e:	d87b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007320:	2b60      	cmp	r3, #96	@ 0x60
 8007322:	d050      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x11a>
 8007324:	2b60      	cmp	r3, #96	@ 0x60
 8007326:	d877      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007328:	2b50      	cmp	r3, #80	@ 0x50
 800732a:	d03c      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0xfa>
 800732c:	2b50      	cmp	r3, #80	@ 0x50
 800732e:	d873      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007330:	2b40      	cmp	r3, #64	@ 0x40
 8007332:	d058      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x13a>
 8007334:	2b40      	cmp	r3, #64	@ 0x40
 8007336:	d86f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007338:	2b30      	cmp	r3, #48	@ 0x30
 800733a:	d064      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800733c:	2b30      	cmp	r3, #48	@ 0x30
 800733e:	d86b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007340:	2b20      	cmp	r3, #32
 8007342:	d060      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007344:	2b20      	cmp	r3, #32
 8007346:	d867      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d05c      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800734c:	2b10      	cmp	r3, #16
 800734e:	d05a      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007350:	e062      	b.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007362:	f000 fb3b 	bl	80079dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	609a      	str	r2, [r3, #8]
      break;
 800737e:	e04f      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007390:	f000 fb24 	bl	80079dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073a2:	609a      	str	r2, [r3, #8]
      break;
 80073a4:	e03c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b2:	461a      	mov	r2, r3
 80073b4:	f000 fa98 	bl	80078e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2150      	movs	r1, #80	@ 0x50
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 faf1 	bl	80079a6 <TIM_ITRx_SetConfig>
      break;
 80073c4:	e02c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073d2:	461a      	mov	r2, r3
 80073d4:	f000 fab7 	bl	8007946 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2160      	movs	r1, #96	@ 0x60
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fae1 	bl	80079a6 <TIM_ITRx_SetConfig>
      break;
 80073e4:	e01c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073f2:	461a      	mov	r2, r3
 80073f4:	f000 fa78 	bl	80078e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2140      	movs	r1, #64	@ 0x40
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 fad1 	bl	80079a6 <TIM_ITRx_SetConfig>
      break;
 8007404:	e00c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4619      	mov	r1, r3
 8007410:	4610      	mov	r0, r2
 8007412:	f000 fac8 	bl	80079a6 <TIM_ITRx_SetConfig>
      break;
 8007416:	e003      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	73fb      	strb	r3, [r7, #15]
      break;
 800741c:	e000      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800741e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007430:	7bfb      	ldrb	r3, [r7, #15]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
	...

0800743c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a43      	ldr	r2, [pc, #268]	@ (800755c <TIM_Base_SetConfig+0x120>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d013      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800745a:	d00f      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a40      	ldr	r2, [pc, #256]	@ (8007560 <TIM_Base_SetConfig+0x124>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00b      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a3f      	ldr	r2, [pc, #252]	@ (8007564 <TIM_Base_SetConfig+0x128>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d007      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a3e      	ldr	r2, [pc, #248]	@ (8007568 <TIM_Base_SetConfig+0x12c>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d003      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a3d      	ldr	r2, [pc, #244]	@ (800756c <TIM_Base_SetConfig+0x130>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d108      	bne.n	800748e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007482:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a32      	ldr	r2, [pc, #200]	@ (800755c <TIM_Base_SetConfig+0x120>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d02b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749c:	d027      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a2f      	ldr	r2, [pc, #188]	@ (8007560 <TIM_Base_SetConfig+0x124>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d023      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a2e      	ldr	r2, [pc, #184]	@ (8007564 <TIM_Base_SetConfig+0x128>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d01f      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007568 <TIM_Base_SetConfig+0x12c>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a2c      	ldr	r2, [pc, #176]	@ (800756c <TIM_Base_SetConfig+0x130>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d017      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2b      	ldr	r2, [pc, #172]	@ (8007570 <TIM_Base_SetConfig+0x134>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d013      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a2a      	ldr	r2, [pc, #168]	@ (8007574 <TIM_Base_SetConfig+0x138>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d00f      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a29      	ldr	r2, [pc, #164]	@ (8007578 <TIM_Base_SetConfig+0x13c>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a28      	ldr	r2, [pc, #160]	@ (800757c <TIM_Base_SetConfig+0x140>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d007      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a27      	ldr	r2, [pc, #156]	@ (8007580 <TIM_Base_SetConfig+0x144>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d003      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a26      	ldr	r2, [pc, #152]	@ (8007584 <TIM_Base_SetConfig+0x148>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d108      	bne.n	8007500 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a0e      	ldr	r2, [pc, #56]	@ (800755c <TIM_Base_SetConfig+0x120>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d003      	beq.n	800752e <TIM_Base_SetConfig+0xf2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a10      	ldr	r2, [pc, #64]	@ (800756c <TIM_Base_SetConfig+0x130>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d103      	bne.n	8007536 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	691a      	ldr	r2, [r3, #16]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f043 0204 	orr.w	r2, r3, #4
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	601a      	str	r2, [r3, #0]
}
 800754e:	bf00      	nop
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	40010000 	.word	0x40010000
 8007560:	40000400 	.word	0x40000400
 8007564:	40000800 	.word	0x40000800
 8007568:	40000c00 	.word	0x40000c00
 800756c:	40010400 	.word	0x40010400
 8007570:	40014000 	.word	0x40014000
 8007574:	40014400 	.word	0x40014400
 8007578:	40014800 	.word	0x40014800
 800757c:	40001800 	.word	0x40001800
 8007580:	40001c00 	.word	0x40001c00
 8007584:	40002000 	.word	0x40002000

08007588 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a1b      	ldr	r3, [r3, #32]
 800759c:	f023 0201 	bic.w	r2, r3, #1
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 0303 	bic.w	r3, r3, #3
 80075be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f023 0302 	bic.w	r3, r3, #2
 80075d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a20      	ldr	r2, [pc, #128]	@ (8007660 <TIM_OC1_SetConfig+0xd8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d003      	beq.n	80075ec <TIM_OC1_SetConfig+0x64>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a1f      	ldr	r2, [pc, #124]	@ (8007664 <TIM_OC1_SetConfig+0xdc>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d10c      	bne.n	8007606 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f023 0308 	bic.w	r3, r3, #8
 80075f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	697a      	ldr	r2, [r7, #20]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	f023 0304 	bic.w	r3, r3, #4
 8007604:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a15      	ldr	r2, [pc, #84]	@ (8007660 <TIM_OC1_SetConfig+0xd8>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d003      	beq.n	8007616 <TIM_OC1_SetConfig+0x8e>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a14      	ldr	r2, [pc, #80]	@ (8007664 <TIM_OC1_SetConfig+0xdc>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d111      	bne.n	800763a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800761c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	4313      	orrs	r3, r2
 800762e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	4313      	orrs	r3, r2
 8007638:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	685a      	ldr	r2, [r3, #4]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	697a      	ldr	r2, [r7, #20]
 8007652:	621a      	str	r2, [r3, #32]
}
 8007654:	bf00      	nop
 8007656:	371c      	adds	r7, #28
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	40010000 	.word	0x40010000
 8007664:	40010400 	.word	0x40010400

08007668 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007668:	b480      	push	{r7}
 800766a:	b087      	sub	sp, #28
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a1b      	ldr	r3, [r3, #32]
 8007676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a1b      	ldr	r3, [r3, #32]
 800767c:	f023 0210 	bic.w	r2, r3, #16
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800769e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	021b      	lsls	r3, r3, #8
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	f023 0320 	bic.w	r3, r3, #32
 80076b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	011b      	lsls	r3, r3, #4
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	4313      	orrs	r3, r2
 80076be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a22      	ldr	r2, [pc, #136]	@ (800774c <TIM_OC2_SetConfig+0xe4>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d003      	beq.n	80076d0 <TIM_OC2_SetConfig+0x68>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a21      	ldr	r2, [pc, #132]	@ (8007750 <TIM_OC2_SetConfig+0xe8>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d10d      	bne.n	80076ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	011b      	lsls	r3, r3, #4
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a17      	ldr	r2, [pc, #92]	@ (800774c <TIM_OC2_SetConfig+0xe4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d003      	beq.n	80076fc <TIM_OC2_SetConfig+0x94>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a16      	ldr	r2, [pc, #88]	@ (8007750 <TIM_OC2_SetConfig+0xe8>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d113      	bne.n	8007724 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800770a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	4313      	orrs	r3, r2
 8007722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	621a      	str	r2, [r3, #32]
}
 800773e:	bf00      	nop
 8007740:	371c      	adds	r7, #28
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	40010000 	.word	0x40010000
 8007750:	40010400 	.word	0x40010400

08007754 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f023 0303 	bic.w	r3, r3, #3
 800778a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	4313      	orrs	r3, r2
 8007794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800779c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	021b      	lsls	r3, r3, #8
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a21      	ldr	r2, [pc, #132]	@ (8007834 <TIM_OC3_SetConfig+0xe0>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d003      	beq.n	80077ba <TIM_OC3_SetConfig+0x66>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a20      	ldr	r2, [pc, #128]	@ (8007838 <TIM_OC3_SetConfig+0xe4>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d10d      	bne.n	80077d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	021b      	lsls	r3, r3, #8
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a16      	ldr	r2, [pc, #88]	@ (8007834 <TIM_OC3_SetConfig+0xe0>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d003      	beq.n	80077e6 <TIM_OC3_SetConfig+0x92>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a15      	ldr	r2, [pc, #84]	@ (8007838 <TIM_OC3_SetConfig+0xe4>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d113      	bne.n	800780e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	011b      	lsls	r3, r3, #4
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	4313      	orrs	r3, r2
 8007800:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	4313      	orrs	r3, r2
 800780c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	697a      	ldr	r2, [r7, #20]
 8007826:	621a      	str	r2, [r3, #32]
}
 8007828:	bf00      	nop
 800782a:	371c      	adds	r7, #28
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr
 8007834:	40010000 	.word	0x40010000
 8007838:	40010400 	.word	0x40010400

0800783c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800783c:	b480      	push	{r7}
 800783e:	b087      	sub	sp, #28
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800786a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007872:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	021b      	lsls	r3, r3, #8
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4313      	orrs	r3, r2
 800787e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	031b      	lsls	r3, r3, #12
 800788e:	693a      	ldr	r2, [r7, #16]
 8007890:	4313      	orrs	r3, r2
 8007892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a12      	ldr	r2, [pc, #72]	@ (80078e0 <TIM_OC4_SetConfig+0xa4>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d003      	beq.n	80078a4 <TIM_OC4_SetConfig+0x68>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a11      	ldr	r2, [pc, #68]	@ (80078e4 <TIM_OC4_SetConfig+0xa8>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d109      	bne.n	80078b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	695b      	ldr	r3, [r3, #20]
 80078b0:	019b      	lsls	r3, r3, #6
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	621a      	str	r2, [r3, #32]
}
 80078d2:	bf00      	nop
 80078d4:	371c      	adds	r7, #28
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	40010000 	.word	0x40010000
 80078e4:	40010400 	.word	0x40010400

080078e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b087      	sub	sp, #28
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6a1b      	ldr	r3, [r3, #32]
 80078fe:	f023 0201 	bic.w	r2, r3, #1
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007912:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	011b      	lsls	r3, r3, #4
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	4313      	orrs	r3, r2
 800791c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f023 030a 	bic.w	r3, r3, #10
 8007924:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	621a      	str	r2, [r3, #32]
}
 800793a:	bf00      	nop
 800793c:	371c      	adds	r7, #28
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr

08007946 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007946:	b480      	push	{r7}
 8007948:	b087      	sub	sp, #28
 800794a:	af00      	add	r7, sp, #0
 800794c:	60f8      	str	r0, [r7, #12]
 800794e:	60b9      	str	r1, [r7, #8]
 8007950:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	f023 0210 	bic.w	r2, r3, #16
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	699b      	ldr	r3, [r3, #24]
 8007968:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	031b      	lsls	r3, r3, #12
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	4313      	orrs	r3, r2
 800797a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007982:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	4313      	orrs	r3, r2
 800798c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	621a      	str	r2, [r3, #32]
}
 800799a:	bf00      	nop
 800799c:	371c      	adds	r7, #28
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr

080079a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b085      	sub	sp, #20
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
 80079ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079be:	683a      	ldr	r2, [r7, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	f043 0307 	orr.w	r3, r3, #7
 80079c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	609a      	str	r2, [r3, #8]
}
 80079d0:	bf00      	nop
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80079f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	021a      	lsls	r2, r3, #8
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	431a      	orrs	r2, r3
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	609a      	str	r2, [r3, #8]
}
 8007a10:	bf00      	nop
 8007a12:	371c      	adds	r7, #28
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	60b9      	str	r1, [r7, #8]
 8007a26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	f003 031f 	and.w	r3, r3, #31
 8007a2e:	2201      	movs	r2, #1
 8007a30:	fa02 f303 	lsl.w	r3, r2, r3
 8007a34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a1a      	ldr	r2, [r3, #32]
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	43db      	mvns	r3, r3
 8007a3e:	401a      	ands	r2, r3
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6a1a      	ldr	r2, [r3, #32]
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f003 031f 	and.w	r3, r3, #31
 8007a4e:	6879      	ldr	r1, [r7, #4]
 8007a50:	fa01 f303 	lsl.w	r3, r1, r3
 8007a54:	431a      	orrs	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	621a      	str	r2, [r3, #32]
}
 8007a5a:	bf00      	nop
 8007a5c:	371c      	adds	r7, #28
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
	...

08007a68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d101      	bne.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	e05a      	b.n	8007b36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2202      	movs	r2, #2
 8007a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a21      	ldr	r2, [pc, #132]	@ (8007b44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d022      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007acc:	d01d      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8007b48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d018      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a1b      	ldr	r2, [pc, #108]	@ (8007b4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d013      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8007b50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d00e      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a18      	ldr	r2, [pc, #96]	@ (8007b54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d009      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a17      	ldr	r2, [pc, #92]	@ (8007b58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d004      	beq.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a15      	ldr	r2, [pc, #84]	@ (8007b5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d10c      	bne.n	8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	40010000 	.word	0x40010000
 8007b48:	40000400 	.word	0x40000400
 8007b4c:	40000800 	.word	0x40000800
 8007b50:	40000c00 	.word	0x40000c00
 8007b54:	40010400 	.word	0x40010400
 8007b58:	40014000 	.word	0x40014000
 8007b5c:	40001800 	.word	0x40001800

08007b60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d101      	bne.n	8007b7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b78:	2302      	movs	r3, #2
 8007b7a:	e03d      	b.n	8007bf8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3714      	adds	r7, #20
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af04      	add	r7, sp, #16
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	460a      	mov	r2, r1
 8007c0e:	71fb      	strb	r3, [r7, #7]
 8007c10:	4613      	mov	r3, r2
 8007c12:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8007c14:	4a0c      	ldr	r2, [pc, #48]	@ (8007c48 <writeReg+0x44>)
 8007c16:	79bb      	ldrb	r3, [r7, #6]
 8007c18:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8007c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c4c <writeReg+0x48>)
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	79fb      	ldrb	r3, [r7, #7]
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	2364      	movs	r3, #100	@ 0x64
 8007c26:	9302      	str	r3, [sp, #8]
 8007c28:	2301      	movs	r3, #1
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	4b06      	ldr	r3, [pc, #24]	@ (8007c48 <writeReg+0x44>)
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	2301      	movs	r3, #1
 8007c32:	4807      	ldr	r0, [pc, #28]	@ (8007c50 <writeReg+0x4c>)
 8007c34:	f7fd fce0 	bl	80055f8 <HAL_I2C_Mem_Write>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	4b05      	ldr	r3, [pc, #20]	@ (8007c54 <writeReg+0x50>)
 8007c3e:	701a      	strb	r2, [r3, #0]
}
 8007c40:	bf00      	nop
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	20002fc8 	.word	0x20002fc8
 8007c4c:	20001409 	.word	0x20001409
 8007c50:	20002f74 	.word	0x20002f74
 8007c54:	20002fcc 	.word	0x20002fcc

08007c58 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af04      	add	r7, sp, #16
 8007c5e:	4603      	mov	r3, r0
 8007c60:	460a      	mov	r2, r1
 8007c62:	71fb      	strb	r3, [r7, #7]
 8007c64:	4613      	mov	r3, r2
 8007c66:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8007c68:	88ba      	ldrh	r2, [r7, #4]
 8007c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c9c <writeReg16Bit+0x44>)
 8007c6c:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8007c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca0 <writeReg16Bit+0x48>)
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	4619      	mov	r1, r3
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	2364      	movs	r3, #100	@ 0x64
 8007c7a:	9302      	str	r3, [sp, #8]
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	9301      	str	r3, [sp, #4]
 8007c80:	4b06      	ldr	r3, [pc, #24]	@ (8007c9c <writeReg16Bit+0x44>)
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	2301      	movs	r3, #1
 8007c86:	4807      	ldr	r0, [pc, #28]	@ (8007ca4 <writeReg16Bit+0x4c>)
 8007c88:	f7fd fcb6 	bl	80055f8 <HAL_I2C_Mem_Write>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	461a      	mov	r2, r3
 8007c90:	4b05      	ldr	r3, [pc, #20]	@ (8007ca8 <writeReg16Bit+0x50>)
 8007c92:	701a      	strb	r2, [r3, #0]
}
 8007c94:	bf00      	nop
 8007c96:	3708      	adds	r7, #8
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	20002fc8 	.word	0x20002fc8
 8007ca0:	20001409 	.word	0x20001409
 8007ca4:	20002f74 	.word	0x20002f74
 8007ca8:	20002fcc 	.word	0x20002fcc

08007cac <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b088      	sub	sp, #32
 8007cb0:	af04      	add	r7, sp, #16
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8007cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8007cf4 <readReg+0x48>)
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	f043 0301 	orr.w	r3, r3, #1
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	79fb      	ldrb	r3, [r7, #7]
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	2364      	movs	r3, #100	@ 0x64
 8007cc8:	9302      	str	r3, [sp, #8]
 8007cca:	2301      	movs	r3, #1
 8007ccc:	9301      	str	r3, [sp, #4]
 8007cce:	4b0a      	ldr	r3, [pc, #40]	@ (8007cf8 <readReg+0x4c>)
 8007cd0:	9300      	str	r3, [sp, #0]
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	4809      	ldr	r0, [pc, #36]	@ (8007cfc <readReg+0x50>)
 8007cd6:	f7fd fd89 	bl	80057ec <HAL_I2C_Mem_Read>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	461a      	mov	r2, r3
 8007cde:	4b08      	ldr	r3, [pc, #32]	@ (8007d00 <readReg+0x54>)
 8007ce0:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8007ce2:	4b05      	ldr	r3, [pc, #20]	@ (8007cf8 <readReg+0x4c>)
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	73fb      	strb	r3, [r7, #15]

  return value;
 8007ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	20001409 	.word	0x20001409
 8007cf8:	20002fc8 	.word	0x20002fc8
 8007cfc:	20002f74 	.word	0x20002f74
 8007d00:	20002fcc 	.word	0x20002fcc

08007d04 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b088      	sub	sp, #32
 8007d08:	af04      	add	r7, sp, #16
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8007d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8007d4c <readReg16Bit+0x48>)
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	f043 0301 	orr.w	r3, r3, #1
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	4619      	mov	r1, r3
 8007d1a:	79fb      	ldrb	r3, [r7, #7]
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	2364      	movs	r3, #100	@ 0x64
 8007d20:	9302      	str	r3, [sp, #8]
 8007d22:	2302      	movs	r3, #2
 8007d24:	9301      	str	r3, [sp, #4]
 8007d26:	4b0a      	ldr	r3, [pc, #40]	@ (8007d50 <readReg16Bit+0x4c>)
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	4809      	ldr	r0, [pc, #36]	@ (8007d54 <readReg16Bit+0x50>)
 8007d2e:	f7fd fd5d 	bl	80057ec <HAL_I2C_Mem_Read>
 8007d32:	4603      	mov	r3, r0
 8007d34:	461a      	mov	r2, r3
 8007d36:	4b08      	ldr	r3, [pc, #32]	@ (8007d58 <readReg16Bit+0x54>)
 8007d38:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8007d3a:	4b05      	ldr	r3, [pc, #20]	@ (8007d50 <readReg16Bit+0x4c>)
 8007d3c:	881b      	ldrh	r3, [r3, #0]
 8007d3e:	81fb      	strh	r3, [r7, #14]

  return value;
 8007d40:	89fb      	ldrh	r3, [r7, #14]
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20001409 	.word	0x20001409
 8007d50:	20002fc8 	.word	0x20002fc8
 8007d54:	20002f74 	.word	0x20002f74
 8007d58:	20002fcc 	.word	0x20002fcc

08007d5c <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b086      	sub	sp, #24
 8007d60:	af04      	add	r7, sp, #16
 8007d62:	4603      	mov	r3, r0
 8007d64:	6039      	str	r1, [r7, #0]
 8007d66:	71fb      	strb	r3, [r7, #7]
 8007d68:	4613      	mov	r3, r2
 8007d6a:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	461a      	mov	r2, r3
 8007d72:	4b0d      	ldr	r3, [pc, #52]	@ (8007da8 <writeMulti+0x4c>)
 8007d74:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8007d76:	4b0d      	ldr	r3, [pc, #52]	@ (8007dac <writeMulti+0x50>)
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	79fb      	ldrb	r3, [r7, #7]
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	79bb      	ldrb	r3, [r7, #6]
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	2164      	movs	r1, #100	@ 0x64
 8007d86:	9102      	str	r1, [sp, #8]
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	4b07      	ldr	r3, [pc, #28]	@ (8007da8 <writeMulti+0x4c>)
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	2301      	movs	r3, #1
 8007d90:	4601      	mov	r1, r0
 8007d92:	4807      	ldr	r0, [pc, #28]	@ (8007db0 <writeMulti+0x54>)
 8007d94:	f7fd fc30 	bl	80055f8 <HAL_I2C_Mem_Write>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	4b05      	ldr	r3, [pc, #20]	@ (8007db4 <writeMulti+0x58>)
 8007d9e:	701a      	strb	r2, [r3, #0]
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20002fc8 	.word	0x20002fc8
 8007dac:	20001409 	.word	0x20001409
 8007db0:	20002f74 	.word	0x20002f74
 8007db4:	20002fcc 	.word	0x20002fcc

08007db8 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af04      	add	r7, sp, #16
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	6039      	str	r1, [r7, #0]
 8007dc2:	71fb      	strb	r3, [r7, #7]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8007e00 <readMulti+0x48>)
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	f043 0301 	orr.w	r3, r3, #1
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	79fb      	ldrb	r3, [r7, #7]
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	79bb      	ldrb	r3, [r7, #6]
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	2164      	movs	r1, #100	@ 0x64
 8007dde:	9102      	str	r1, [sp, #8]
 8007de0:	9301      	str	r3, [sp, #4]
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	2301      	movs	r3, #1
 8007de8:	4601      	mov	r1, r0
 8007dea:	4806      	ldr	r0, [pc, #24]	@ (8007e04 <readMulti+0x4c>)
 8007dec:	f7fd fcfe 	bl	80057ec <HAL_I2C_Mem_Read>
 8007df0:	4603      	mov	r3, r0
 8007df2:	461a      	mov	r2, r3
 8007df4:	4b04      	ldr	r3, [pc, #16]	@ (8007e08 <readMulti+0x50>)
 8007df6:	701a      	strb	r2, [r3, #0]
}
 8007df8:	bf00      	nop
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	20001409 	.word	0x20001409
 8007e04:	20002f74 	.word	0x20002f74
 8007e08:	20002fcc 	.word	0x20002fcc

08007e0c <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
boolx initVL53L0X(boolx io_2v8, I2C_HandleTypeDef *handler){
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	4603      	mov	r3, r0
 8007e14:	6039      	str	r1, [r7, #0]
 8007e16:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8007e18:	2254      	movs	r2, #84	@ 0x54
 8007e1a:	6839      	ldr	r1, [r7, #0]
 8007e1c:	4854      	ldr	r0, [pc, #336]	@ (8007f70 <initVL53L0X+0x164>)
 8007e1e:	f001 fd7c 	bl	800991a <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8007e22:	4b54      	ldr	r3, [pc, #336]	@ (8007f74 <initVL53L0X+0x168>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8007e28:	4b52      	ldr	r3, [pc, #328]	@ (8007f74 <initVL53L0X+0x168>)
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8007e2e:	4b51      	ldr	r3, [pc, #324]	@ (8007f74 <initVL53L0X+0x168>)
 8007e30:	2200      	movs	r2, #0
 8007e32:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8007e34:	4b4f      	ldr	r3, [pc, #316]	@ (8007f74 <initVL53L0X+0x168>)
 8007e36:	2200      	movs	r2, #0
 8007e38:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8007e3a:	79fb      	ldrb	r3, [r7, #7]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00a      	beq.n	8007e56 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8007e40:	2089      	movs	r0, #137	@ 0x89
 8007e42:	f7ff ff33 	bl	8007cac <readReg>
 8007e46:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8007e48:	f043 0301 	orr.w	r3, r3, #1
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	4619      	mov	r1, r3
 8007e50:	2089      	movs	r0, #137	@ 0x89
 8007e52:	f7ff fed7 	bl	8007c04 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8007e56:	2100      	movs	r1, #0
 8007e58:	2088      	movs	r0, #136	@ 0x88
 8007e5a:	f7ff fed3 	bl	8007c04 <writeReg>

  writeReg(0x80, 0x01);
 8007e5e:	2101      	movs	r1, #1
 8007e60:	2080      	movs	r0, #128	@ 0x80
 8007e62:	f7ff fecf 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x01);
 8007e66:	2101      	movs	r1, #1
 8007e68:	20ff      	movs	r0, #255	@ 0xff
 8007e6a:	f7ff fecb 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x00);
 8007e6e:	2100      	movs	r1, #0
 8007e70:	2000      	movs	r0, #0
 8007e72:	f7ff fec7 	bl	8007c04 <writeReg>
  g_stopVariable = readReg(0x91);
 8007e76:	2091      	movs	r0, #145	@ 0x91
 8007e78:	f7ff ff18 	bl	8007cac <readReg>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4b3d      	ldr	r3, [pc, #244]	@ (8007f78 <initVL53L0X+0x16c>)
 8007e82:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8007e84:	2101      	movs	r1, #1
 8007e86:	2000      	movs	r0, #0
 8007e88:	f7ff febc 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x00);
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	20ff      	movs	r0, #255	@ 0xff
 8007e90:	f7ff feb8 	bl	8007c04 <writeReg>
  writeReg(0x80, 0x00);
 8007e94:	2100      	movs	r1, #0
 8007e96:	2080      	movs	r0, #128	@ 0x80
 8007e98:	f7ff feb4 	bl	8007c04 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8007e9c:	2060      	movs	r0, #96	@ 0x60
 8007e9e:	f7ff ff05 	bl	8007cac <readReg>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	f043 0312 	orr.w	r3, r3, #18
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	4619      	mov	r1, r3
 8007eac:	2060      	movs	r0, #96	@ 0x60
 8007eae:	f7ff fea9 	bl	8007c04 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8007eb2:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8007eb6:	f000 fa07 	bl	80082c8 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8007eba:	21ff      	movs	r1, #255	@ 0xff
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	f7ff fea1 	bl	8007c04 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  boolx spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8007ec2:	f107 0213 	add.w	r2, r7, #19
 8007ec6:	f107 0314 	add.w	r3, r7, #20
 8007eca:	4611      	mov	r1, r2
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f000 fc23 	bl	8008718 <getSpadInfo>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d101      	bne.n	8007edc <initVL53L0X+0xd0>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	e1ee      	b.n	80082ba <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8007edc:	f107 030c 	add.w	r3, r7, #12
 8007ee0:	2206      	movs	r2, #6
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	20b0      	movs	r0, #176	@ 0xb0
 8007ee6:	f7ff ff67 	bl	8007db8 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8007eea:	2101      	movs	r1, #1
 8007eec:	20ff      	movs	r0, #255	@ 0xff
 8007eee:	f7ff fe89 	bl	8007c04 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	204f      	movs	r0, #79	@ 0x4f
 8007ef6:	f7ff fe85 	bl	8007c04 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8007efa:	212c      	movs	r1, #44	@ 0x2c
 8007efc:	204e      	movs	r0, #78	@ 0x4e
 8007efe:	f7ff fe81 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x00);
 8007f02:	2100      	movs	r1, #0
 8007f04:	20ff      	movs	r0, #255	@ 0xff
 8007f06:	f7ff fe7d 	bl	8007c04 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8007f0a:	21b4      	movs	r1, #180	@ 0xb4
 8007f0c:	20b6      	movs	r0, #182	@ 0xb6
 8007f0e:	f7ff fe79 	bl	8007c04 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8007f12:	7cfb      	ldrb	r3, [r7, #19]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <initVL53L0X+0x110>
 8007f18:	230c      	movs	r3, #12
 8007f1a:	e000      	b.n	8007f1e <initVL53L0X+0x112>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8007f20:	2300      	movs	r3, #0
 8007f22:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8007f24:	2300      	movs	r3, #0
 8007f26:	75bb      	strb	r3, [r7, #22]
 8007f28:	e03f      	b.n	8007faa <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8007f2a:	7dba      	ldrb	r2, [r7, #22]
 8007f2c:	7d7b      	ldrb	r3, [r7, #21]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d303      	bcc.n	8007f3a <initVL53L0X+0x12e>
 8007f32:	7d3b      	ldrb	r3, [r7, #20]
 8007f34:	7dfa      	ldrb	r2, [r7, #23]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d120      	bne.n	8007f7c <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8007f3a:	7dbb      	ldrb	r3, [r7, #22]
 8007f3c:	08db      	lsrs	r3, r3, #3
 8007f3e:	b2d8      	uxtb	r0, r3
 8007f40:	4603      	mov	r3, r0
 8007f42:	3318      	adds	r3, #24
 8007f44:	443b      	add	r3, r7
 8007f46:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8007f4a:	b25a      	sxtb	r2, r3
 8007f4c:	7dbb      	ldrb	r3, [r7, #22]
 8007f4e:	f003 0307 	and.w	r3, r3, #7
 8007f52:	2101      	movs	r1, #1
 8007f54:	fa01 f303 	lsl.w	r3, r1, r3
 8007f58:	b25b      	sxtb	r3, r3
 8007f5a:	43db      	mvns	r3, r3
 8007f5c:	b25b      	sxtb	r3, r3
 8007f5e:	4013      	ands	r3, r2
 8007f60:	b25a      	sxtb	r2, r3
 8007f62:	4603      	mov	r3, r0
 8007f64:	b2d2      	uxtb	r2, r2
 8007f66:	3318      	adds	r3, #24
 8007f68:	443b      	add	r3, r7
 8007f6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8007f6e:	e019      	b.n	8007fa4 <initVL53L0X+0x198>
 8007f70:	20002f74 	.word	0x20002f74
 8007f74:	20002fc8 	.word	0x20002fc8
 8007f78:	20002f6e 	.word	0x20002f6e
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8007f7c:	7dbb      	ldrb	r3, [r7, #22]
 8007f7e:	08db      	lsrs	r3, r3, #3
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	3318      	adds	r3, #24
 8007f84:	443b      	add	r3, r7
 8007f86:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	7dbb      	ldrb	r3, [r7, #22]
 8007f8e:	f003 0307 	and.w	r3, r3, #7
 8007f92:	fa42 f303 	asr.w	r3, r2, r3
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d002      	beq.n	8007fa4 <initVL53L0X+0x198>
    {
      spads_enabled++;
 8007f9e:	7dfb      	ldrb	r3, [r7, #23]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8007fa4:	7dbb      	ldrb	r3, [r7, #22]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	75bb      	strb	r3, [r7, #22]
 8007faa:	7dbb      	ldrb	r3, [r7, #22]
 8007fac:	2b2f      	cmp	r3, #47	@ 0x2f
 8007fae:	d9bc      	bls.n	8007f2a <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8007fb0:	f107 030c 	add.w	r3, r7, #12
 8007fb4:	2206      	movs	r2, #6
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	20b0      	movs	r0, #176	@ 0xb0
 8007fba:	f7ff fecf 	bl	8007d5c <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	20ff      	movs	r0, #255	@ 0xff
 8007fc2:	f7ff fe1f 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x00);
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	2000      	movs	r0, #0
 8007fca:	f7ff fe1b 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 8007fce:	2100      	movs	r1, #0
 8007fd0:	20ff      	movs	r0, #255	@ 0xff
 8007fd2:	f7ff fe17 	bl	8007c04 <writeReg>
  writeReg(0x09, 0x00);
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	2009      	movs	r0, #9
 8007fda:	f7ff fe13 	bl	8007c04 <writeReg>
  writeReg(0x10, 0x00);
 8007fde:	2100      	movs	r1, #0
 8007fe0:	2010      	movs	r0, #16
 8007fe2:	f7ff fe0f 	bl	8007c04 <writeReg>
  writeReg(0x11, 0x00);
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	2011      	movs	r0, #17
 8007fea:	f7ff fe0b 	bl	8007c04 <writeReg>

  writeReg(0x24, 0x01);
 8007fee:	2101      	movs	r1, #1
 8007ff0:	2024      	movs	r0, #36	@ 0x24
 8007ff2:	f7ff fe07 	bl	8007c04 <writeReg>
  writeReg(0x25, 0xFF);
 8007ff6:	21ff      	movs	r1, #255	@ 0xff
 8007ff8:	2025      	movs	r0, #37	@ 0x25
 8007ffa:	f7ff fe03 	bl	8007c04 <writeReg>
  writeReg(0x75, 0x00);
 8007ffe:	2100      	movs	r1, #0
 8008000:	2075      	movs	r0, #117	@ 0x75
 8008002:	f7ff fdff 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 8008006:	2101      	movs	r1, #1
 8008008:	20ff      	movs	r0, #255	@ 0xff
 800800a:	f7ff fdfb 	bl	8007c04 <writeReg>
  writeReg(0x4E, 0x2C);
 800800e:	212c      	movs	r1, #44	@ 0x2c
 8008010:	204e      	movs	r0, #78	@ 0x4e
 8008012:	f7ff fdf7 	bl	8007c04 <writeReg>
  writeReg(0x48, 0x00);
 8008016:	2100      	movs	r1, #0
 8008018:	2048      	movs	r0, #72	@ 0x48
 800801a:	f7ff fdf3 	bl	8007c04 <writeReg>
  writeReg(0x30, 0x20);
 800801e:	2120      	movs	r1, #32
 8008020:	2030      	movs	r0, #48	@ 0x30
 8008022:	f7ff fdef 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 8008026:	2100      	movs	r1, #0
 8008028:	20ff      	movs	r0, #255	@ 0xff
 800802a:	f7ff fdeb 	bl	8007c04 <writeReg>
  writeReg(0x30, 0x09);
 800802e:	2109      	movs	r1, #9
 8008030:	2030      	movs	r0, #48	@ 0x30
 8008032:	f7ff fde7 	bl	8007c04 <writeReg>
  writeReg(0x54, 0x00);
 8008036:	2100      	movs	r1, #0
 8008038:	2054      	movs	r0, #84	@ 0x54
 800803a:	f7ff fde3 	bl	8007c04 <writeReg>
  writeReg(0x31, 0x04);
 800803e:	2104      	movs	r1, #4
 8008040:	2031      	movs	r0, #49	@ 0x31
 8008042:	f7ff fddf 	bl	8007c04 <writeReg>
  writeReg(0x32, 0x03);
 8008046:	2103      	movs	r1, #3
 8008048:	2032      	movs	r0, #50	@ 0x32
 800804a:	f7ff fddb 	bl	8007c04 <writeReg>
  writeReg(0x40, 0x83);
 800804e:	2183      	movs	r1, #131	@ 0x83
 8008050:	2040      	movs	r0, #64	@ 0x40
 8008052:	f7ff fdd7 	bl	8007c04 <writeReg>
  writeReg(0x46, 0x25);
 8008056:	2125      	movs	r1, #37	@ 0x25
 8008058:	2046      	movs	r0, #70	@ 0x46
 800805a:	f7ff fdd3 	bl	8007c04 <writeReg>
  writeReg(0x60, 0x00);
 800805e:	2100      	movs	r1, #0
 8008060:	2060      	movs	r0, #96	@ 0x60
 8008062:	f7ff fdcf 	bl	8007c04 <writeReg>
  writeReg(0x27, 0x00);
 8008066:	2100      	movs	r1, #0
 8008068:	2027      	movs	r0, #39	@ 0x27
 800806a:	f7ff fdcb 	bl	8007c04 <writeReg>
  writeReg(0x50, 0x06);
 800806e:	2106      	movs	r1, #6
 8008070:	2050      	movs	r0, #80	@ 0x50
 8008072:	f7ff fdc7 	bl	8007c04 <writeReg>
  writeReg(0x51, 0x00);
 8008076:	2100      	movs	r1, #0
 8008078:	2051      	movs	r0, #81	@ 0x51
 800807a:	f7ff fdc3 	bl	8007c04 <writeReg>
  writeReg(0x52, 0x96);
 800807e:	2196      	movs	r1, #150	@ 0x96
 8008080:	2052      	movs	r0, #82	@ 0x52
 8008082:	f7ff fdbf 	bl	8007c04 <writeReg>
  writeReg(0x56, 0x08);
 8008086:	2108      	movs	r1, #8
 8008088:	2056      	movs	r0, #86	@ 0x56
 800808a:	f7ff fdbb 	bl	8007c04 <writeReg>
  writeReg(0x57, 0x30);
 800808e:	2130      	movs	r1, #48	@ 0x30
 8008090:	2057      	movs	r0, #87	@ 0x57
 8008092:	f7ff fdb7 	bl	8007c04 <writeReg>
  writeReg(0x61, 0x00);
 8008096:	2100      	movs	r1, #0
 8008098:	2061      	movs	r0, #97	@ 0x61
 800809a:	f7ff fdb3 	bl	8007c04 <writeReg>
  writeReg(0x62, 0x00);
 800809e:	2100      	movs	r1, #0
 80080a0:	2062      	movs	r0, #98	@ 0x62
 80080a2:	f7ff fdaf 	bl	8007c04 <writeReg>
  writeReg(0x64, 0x00);
 80080a6:	2100      	movs	r1, #0
 80080a8:	2064      	movs	r0, #100	@ 0x64
 80080aa:	f7ff fdab 	bl	8007c04 <writeReg>
  writeReg(0x65, 0x00);
 80080ae:	2100      	movs	r1, #0
 80080b0:	2065      	movs	r0, #101	@ 0x65
 80080b2:	f7ff fda7 	bl	8007c04 <writeReg>
  writeReg(0x66, 0xA0);
 80080b6:	21a0      	movs	r1, #160	@ 0xa0
 80080b8:	2066      	movs	r0, #102	@ 0x66
 80080ba:	f7ff fda3 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 80080be:	2101      	movs	r1, #1
 80080c0:	20ff      	movs	r0, #255	@ 0xff
 80080c2:	f7ff fd9f 	bl	8007c04 <writeReg>
  writeReg(0x22, 0x32);
 80080c6:	2132      	movs	r1, #50	@ 0x32
 80080c8:	2022      	movs	r0, #34	@ 0x22
 80080ca:	f7ff fd9b 	bl	8007c04 <writeReg>
  writeReg(0x47, 0x14);
 80080ce:	2114      	movs	r1, #20
 80080d0:	2047      	movs	r0, #71	@ 0x47
 80080d2:	f7ff fd97 	bl	8007c04 <writeReg>
  writeReg(0x49, 0xFF);
 80080d6:	21ff      	movs	r1, #255	@ 0xff
 80080d8:	2049      	movs	r0, #73	@ 0x49
 80080da:	f7ff fd93 	bl	8007c04 <writeReg>
  writeReg(0x4A, 0x00);
 80080de:	2100      	movs	r1, #0
 80080e0:	204a      	movs	r0, #74	@ 0x4a
 80080e2:	f7ff fd8f 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 80080e6:	2100      	movs	r1, #0
 80080e8:	20ff      	movs	r0, #255	@ 0xff
 80080ea:	f7ff fd8b 	bl	8007c04 <writeReg>
  writeReg(0x7A, 0x0A);
 80080ee:	210a      	movs	r1, #10
 80080f0:	207a      	movs	r0, #122	@ 0x7a
 80080f2:	f7ff fd87 	bl	8007c04 <writeReg>
  writeReg(0x7B, 0x00);
 80080f6:	2100      	movs	r1, #0
 80080f8:	207b      	movs	r0, #123	@ 0x7b
 80080fa:	f7ff fd83 	bl	8007c04 <writeReg>
  writeReg(0x78, 0x21);
 80080fe:	2121      	movs	r1, #33	@ 0x21
 8008100:	2078      	movs	r0, #120	@ 0x78
 8008102:	f7ff fd7f 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 8008106:	2101      	movs	r1, #1
 8008108:	20ff      	movs	r0, #255	@ 0xff
 800810a:	f7ff fd7b 	bl	8007c04 <writeReg>
  writeReg(0x23, 0x34);
 800810e:	2134      	movs	r1, #52	@ 0x34
 8008110:	2023      	movs	r0, #35	@ 0x23
 8008112:	f7ff fd77 	bl	8007c04 <writeReg>
  writeReg(0x42, 0x00);
 8008116:	2100      	movs	r1, #0
 8008118:	2042      	movs	r0, #66	@ 0x42
 800811a:	f7ff fd73 	bl	8007c04 <writeReg>
  writeReg(0x44, 0xFF);
 800811e:	21ff      	movs	r1, #255	@ 0xff
 8008120:	2044      	movs	r0, #68	@ 0x44
 8008122:	f7ff fd6f 	bl	8007c04 <writeReg>
  writeReg(0x45, 0x26);
 8008126:	2126      	movs	r1, #38	@ 0x26
 8008128:	2045      	movs	r0, #69	@ 0x45
 800812a:	f7ff fd6b 	bl	8007c04 <writeReg>
  writeReg(0x46, 0x05);
 800812e:	2105      	movs	r1, #5
 8008130:	2046      	movs	r0, #70	@ 0x46
 8008132:	f7ff fd67 	bl	8007c04 <writeReg>
  writeReg(0x40, 0x40);
 8008136:	2140      	movs	r1, #64	@ 0x40
 8008138:	2040      	movs	r0, #64	@ 0x40
 800813a:	f7ff fd63 	bl	8007c04 <writeReg>
  writeReg(0x0E, 0x06);
 800813e:	2106      	movs	r1, #6
 8008140:	200e      	movs	r0, #14
 8008142:	f7ff fd5f 	bl	8007c04 <writeReg>
  writeReg(0x20, 0x1A);
 8008146:	211a      	movs	r1, #26
 8008148:	2020      	movs	r0, #32
 800814a:	f7ff fd5b 	bl	8007c04 <writeReg>
  writeReg(0x43, 0x40);
 800814e:	2140      	movs	r1, #64	@ 0x40
 8008150:	2043      	movs	r0, #67	@ 0x43
 8008152:	f7ff fd57 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 8008156:	2100      	movs	r1, #0
 8008158:	20ff      	movs	r0, #255	@ 0xff
 800815a:	f7ff fd53 	bl	8007c04 <writeReg>
  writeReg(0x34, 0x03);
 800815e:	2103      	movs	r1, #3
 8008160:	2034      	movs	r0, #52	@ 0x34
 8008162:	f7ff fd4f 	bl	8007c04 <writeReg>
  writeReg(0x35, 0x44);
 8008166:	2144      	movs	r1, #68	@ 0x44
 8008168:	2035      	movs	r0, #53	@ 0x35
 800816a:	f7ff fd4b 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 800816e:	2101      	movs	r1, #1
 8008170:	20ff      	movs	r0, #255	@ 0xff
 8008172:	f7ff fd47 	bl	8007c04 <writeReg>
  writeReg(0x31, 0x04);
 8008176:	2104      	movs	r1, #4
 8008178:	2031      	movs	r0, #49	@ 0x31
 800817a:	f7ff fd43 	bl	8007c04 <writeReg>
  writeReg(0x4B, 0x09);
 800817e:	2109      	movs	r1, #9
 8008180:	204b      	movs	r0, #75	@ 0x4b
 8008182:	f7ff fd3f 	bl	8007c04 <writeReg>
  writeReg(0x4C, 0x05);
 8008186:	2105      	movs	r1, #5
 8008188:	204c      	movs	r0, #76	@ 0x4c
 800818a:	f7ff fd3b 	bl	8007c04 <writeReg>
  writeReg(0x4D, 0x04);
 800818e:	2104      	movs	r1, #4
 8008190:	204d      	movs	r0, #77	@ 0x4d
 8008192:	f7ff fd37 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 8008196:	2100      	movs	r1, #0
 8008198:	20ff      	movs	r0, #255	@ 0xff
 800819a:	f7ff fd33 	bl	8007c04 <writeReg>
  writeReg(0x44, 0x00);
 800819e:	2100      	movs	r1, #0
 80081a0:	2044      	movs	r0, #68	@ 0x44
 80081a2:	f7ff fd2f 	bl	8007c04 <writeReg>
  writeReg(0x45, 0x20);
 80081a6:	2120      	movs	r1, #32
 80081a8:	2045      	movs	r0, #69	@ 0x45
 80081aa:	f7ff fd2b 	bl	8007c04 <writeReg>
  writeReg(0x47, 0x08);
 80081ae:	2108      	movs	r1, #8
 80081b0:	2047      	movs	r0, #71	@ 0x47
 80081b2:	f7ff fd27 	bl	8007c04 <writeReg>
  writeReg(0x48, 0x28);
 80081b6:	2128      	movs	r1, #40	@ 0x28
 80081b8:	2048      	movs	r0, #72	@ 0x48
 80081ba:	f7ff fd23 	bl	8007c04 <writeReg>
  writeReg(0x67, 0x00);
 80081be:	2100      	movs	r1, #0
 80081c0:	2067      	movs	r0, #103	@ 0x67
 80081c2:	f7ff fd1f 	bl	8007c04 <writeReg>
  writeReg(0x70, 0x04);
 80081c6:	2104      	movs	r1, #4
 80081c8:	2070      	movs	r0, #112	@ 0x70
 80081ca:	f7ff fd1b 	bl	8007c04 <writeReg>
  writeReg(0x71, 0x01);
 80081ce:	2101      	movs	r1, #1
 80081d0:	2071      	movs	r0, #113	@ 0x71
 80081d2:	f7ff fd17 	bl	8007c04 <writeReg>
  writeReg(0x72, 0xFE);
 80081d6:	21fe      	movs	r1, #254	@ 0xfe
 80081d8:	2072      	movs	r0, #114	@ 0x72
 80081da:	f7ff fd13 	bl	8007c04 <writeReg>
  writeReg(0x76, 0x00);
 80081de:	2100      	movs	r1, #0
 80081e0:	2076      	movs	r0, #118	@ 0x76
 80081e2:	f7ff fd0f 	bl	8007c04 <writeReg>
  writeReg(0x77, 0x00);
 80081e6:	2100      	movs	r1, #0
 80081e8:	2077      	movs	r0, #119	@ 0x77
 80081ea:	f7ff fd0b 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 80081ee:	2101      	movs	r1, #1
 80081f0:	20ff      	movs	r0, #255	@ 0xff
 80081f2:	f7ff fd07 	bl	8007c04 <writeReg>
  writeReg(0x0D, 0x01);
 80081f6:	2101      	movs	r1, #1
 80081f8:	200d      	movs	r0, #13
 80081fa:	f7ff fd03 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 80081fe:	2100      	movs	r1, #0
 8008200:	20ff      	movs	r0, #255	@ 0xff
 8008202:	f7ff fcff 	bl	8007c04 <writeReg>
  writeReg(0x80, 0x01);
 8008206:	2101      	movs	r1, #1
 8008208:	2080      	movs	r0, #128	@ 0x80
 800820a:	f7ff fcfb 	bl	8007c04 <writeReg>
  writeReg(0x01, 0xF8);
 800820e:	21f8      	movs	r1, #248	@ 0xf8
 8008210:	2001      	movs	r0, #1
 8008212:	f7ff fcf7 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x01);
 8008216:	2101      	movs	r1, #1
 8008218:	20ff      	movs	r0, #255	@ 0xff
 800821a:	f7ff fcf3 	bl	8007c04 <writeReg>
  writeReg(0x8E, 0x01);
 800821e:	2101      	movs	r1, #1
 8008220:	208e      	movs	r0, #142	@ 0x8e
 8008222:	f7ff fcef 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x01);
 8008226:	2101      	movs	r1, #1
 8008228:	2000      	movs	r0, #0
 800822a:	f7ff fceb 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x00);
 800822e:	2100      	movs	r1, #0
 8008230:	20ff      	movs	r0, #255	@ 0xff
 8008232:	f7ff fce7 	bl	8007c04 <writeReg>
  writeReg(0x80, 0x00);
 8008236:	2100      	movs	r1, #0
 8008238:	2080      	movs	r0, #128	@ 0x80
 800823a:	f7ff fce3 	bl	8007c04 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 800823e:	2104      	movs	r1, #4
 8008240:	200a      	movs	r0, #10
 8008242:	f7ff fcdf 	bl	8007c04 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8008246:	2084      	movs	r0, #132	@ 0x84
 8008248:	f7ff fd30 	bl	8007cac <readReg>
 800824c:	4603      	mov	r3, r0
 800824e:	f023 0310 	bic.w	r3, r3, #16
 8008252:	b2db      	uxtb	r3, r3
 8008254:	4619      	mov	r1, r3
 8008256:	2084      	movs	r0, #132	@ 0x84
 8008258:	f7ff fcd4 	bl	8007c04 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800825c:	2101      	movs	r1, #1
 800825e:	200b      	movs	r0, #11
 8008260:	f7ff fcd0 	bl	8007c04 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8008264:	f000 f8fe 	bl	8008464 <getMeasurementTimingBudget>
 8008268:	4603      	mov	r3, r0
 800826a:	4a16      	ldr	r2, [pc, #88]	@ (80082c4 <initVL53L0X+0x4b8>)
 800826c:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 800826e:	21e8      	movs	r1, #232	@ 0xe8
 8008270:	2001      	movs	r0, #1
 8008272:	f7ff fcc7 	bl	8007c04 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8008276:	4b13      	ldr	r3, [pc, #76]	@ (80082c4 <initVL53L0X+0x4b8>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4618      	mov	r0, r3
 800827c:	f000 f85a 	bl	8008334 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8008280:	2101      	movs	r1, #1
 8008282:	2001      	movs	r0, #1
 8008284:	f7ff fcbe 	bl	8007c04 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8008288:	2040      	movs	r0, #64	@ 0x40
 800828a:	f000 fbfd 	bl	8008a88 <performSingleRefCalibration>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d101      	bne.n	8008298 <initVL53L0X+0x48c>
 8008294:	2300      	movs	r3, #0
 8008296:	e010      	b.n	80082ba <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8008298:	2102      	movs	r1, #2
 800829a:	2001      	movs	r0, #1
 800829c:	f7ff fcb2 	bl	8007c04 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 80082a0:	2000      	movs	r0, #0
 80082a2:	f000 fbf1 	bl	8008a88 <performSingleRefCalibration>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d101      	bne.n	80082b0 <initVL53L0X+0x4a4>
 80082ac:	2300      	movs	r3, #0
 80082ae:	e004      	b.n	80082ba <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80082b0:	21e8      	movs	r1, #232	@ 0xe8
 80082b2:	2001      	movs	r0, #1
 80082b4:	f7ff fca6 	bl	8007c04 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 80082b8:	2301      	movs	r3, #1
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3718      	adds	r7, #24
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	20002f70 	.word	0x20002f70

080082c8 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
boolx setSignalRateLimit(float limit_Mcps)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80082d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80082d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80082da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082de:	d40a      	bmi.n	80082f6 <setSignalRateLimit+0x2e>
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f7f8 f931 	bl	8000548 <__aeabi_f2d>
 80082e6:	a311      	add	r3, pc, #68	@ (adr r3, 800832c <setSignalRateLimit+0x64>)
 80082e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ec:	f7f8 fc14 	bl	8000b18 <__aeabi_dcmpgt>
 80082f0:	4603      	mov	r3, r0
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <setSignalRateLimit+0x32>
 80082f6:	2300      	movs	r3, #0
 80082f8:	e00f      	b.n	800831a <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 80082fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80082fe:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8008328 <setSignalRateLimit+0x60>
 8008302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008306:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800830a:	ee17 3a90 	vmov	r3, s15
 800830e:	b29b      	uxth	r3, r3
 8008310:	4619      	mov	r1, r3
 8008312:	2044      	movs	r0, #68	@ 0x44
 8008314:	f7ff fca0 	bl	8007c58 <writeReg16Bit>
  return true;
 8008318:	2301      	movs	r3, #1
}
 800831a:	4618      	mov	r0, r3
 800831c:	3708      	adds	r7, #8
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	f3af 8000 	nop.w
 8008328:	43000000 	.word	0x43000000
 800832c:	0a3d70a4 	.word	0x0a3d70a4
 8008330:	407fffd7 	.word	0x407fffd7

08008334 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
boolx setMeasurementTimingBudget(uint32_t budget_us)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b092      	sub	sp, #72	@ 0x48
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 800833c:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8008340:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8008344:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008348:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 800834a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800834e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8008350:	f240 234e 	movw	r3, #590	@ 0x24e
 8008354:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8008356:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800835a:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 800835c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8008360:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8008362:	f240 2326 	movw	r3, #550	@ 0x226
 8008366:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8008368:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800836c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008372:	429a      	cmp	r2, r3
 8008374:	d201      	bcs.n	800837a <setMeasurementTimingBudget+0x46>
 8008376:	2300      	movs	r3, #0
 8008378:	e06e      	b.n	8008458 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800837a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800837e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008380:	4413      	add	r3, r2
 8008382:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8008384:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008388:	4618      	mov	r0, r3
 800838a:	f000 fa59 	bl	8008840 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800838e:	f107 020c 	add.w	r2, r7, #12
 8008392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008396:	4611      	mov	r1, r2
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fa83 	bl	80088a4 <getSequenceStepTimeouts>

  if (enables.tcc)
 800839e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d005      	beq.n	80083b2 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80083a6:	69ba      	ldr	r2, [r7, #24]
 80083a8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80083aa:	4413      	add	r3, r2
 80083ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ae:	4413      	add	r3, r2
 80083b0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 80083b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d007      	beq.n	80083ca <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80083ba:	69ba      	ldr	r2, [r7, #24]
 80083bc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80083be:	4413      	add	r3, r2
 80083c0:	005b      	lsls	r3, r3, #1
 80083c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083c4:	4413      	add	r3, r2
 80083c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80083c8:	e009      	b.n	80083de <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 80083ca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d005      	beq.n	80083de <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80083d2:	69ba      	ldr	r2, [r7, #24]
 80083d4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80083d6:	4413      	add	r3, r2
 80083d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083da:	4413      	add	r3, r2
 80083dc:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 80083de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d005      	beq.n	80083f2 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80083e6:	69fa      	ldr	r2, [r7, #28]
 80083e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083ea:	4413      	add	r3, r2
 80083ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ee:	4413      	add	r3, r2
 80083f0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 80083f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d02d      	beq.n	8008456 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 80083fa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80083fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083fe:	4413      	add	r3, r2
 8008400:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8008402:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	429a      	cmp	r2, r3
 8008408:	d901      	bls.n	800840e <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 800840a:	2300      	movs	r3, #0
 800840c:	e024      	b.n	8008458 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 800840e:	687a      	ldr	r2, [r7, #4]
 8008410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8008416:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8008418:	b2db      	uxtb	r3, r3
 800841a:	4619      	mov	r1, r3
 800841c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800841e:	f000 fb0d 	bl	8008a3c <timeoutMicrosecondsToMclks>
 8008422:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8008424:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8008428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800842c:	2b00      	cmp	r3, #0
 800842e:	d005      	beq.n	800843c <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8008430:	8a7a      	ldrh	r2, [r7, #18]
 8008432:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008436:	4413      	add	r3, r2
 8008438:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800843c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008440:	4618      	mov	r0, r3
 8008442:	f000 faa8 	bl	8008996 <encodeTimeout>
 8008446:	4603      	mov	r3, r0
 8008448:	4619      	mov	r1, r3
 800844a:	2071      	movs	r0, #113	@ 0x71
 800844c:	f7ff fc04 	bl	8007c58 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8008450:	4a03      	ldr	r2, [pc, #12]	@ (8008460 <setMeasurementTimingBudget+0x12c>)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6013      	str	r3, [r2, #0]
  }
  return true;
 8008456:	2301      	movs	r3, #1
}
 8008458:	4618      	mov	r0, r3
 800845a:	3748      	adds	r7, #72	@ 0x48
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	20002f70 	.word	0x20002f70

08008464 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08c      	sub	sp, #48	@ 0x30
 8008468:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800846a:	f240 7376 	movw	r3, #1910	@ 0x776
 800846e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8008470:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008474:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8008476:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800847a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 800847c:	f240 234e 	movw	r3, #590	@ 0x24e
 8008480:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8008482:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8008486:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8008488:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800848c:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 800848e:	f240 2326 	movw	r3, #550	@ 0x226
 8008492:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8008494:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008496:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008498:	4413      	add	r3, r2
 800849a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 800849c:	f107 0318 	add.w	r3, r7, #24
 80084a0:	4618      	mov	r0, r3
 80084a2:	f000 f9cd 	bl	8008840 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80084a6:	463a      	mov	r2, r7
 80084a8:	f107 0318 	add.w	r3, r7, #24
 80084ac:	4611      	mov	r1, r2
 80084ae:	4618      	mov	r0, r3
 80084b0:	f000 f9f8 	bl	80088a4 <getSequenceStepTimeouts>

  if (enables.tcc)
 80084b4:	7e3b      	ldrb	r3, [r7, #24]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d005      	beq.n	80084c6 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084be:	4413      	add	r3, r2
 80084c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084c2:	4413      	add	r3, r2
 80084c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 80084c6:	7ebb      	ldrb	r3, [r7, #26]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d007      	beq.n	80084dc <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80084d0:	4413      	add	r3, r2
 80084d2:	005b      	lsls	r3, r3, #1
 80084d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084d6:	4413      	add	r3, r2
 80084d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084da:	e008      	b.n	80084ee <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 80084dc:	7e7b      	ldrb	r3, [r7, #25]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d005      	beq.n	80084ee <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80084e6:	4413      	add	r3, r2
 80084e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084ea:	4413      	add	r3, r2
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 80084ee:	7efb      	ldrb	r3, [r7, #27]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d005      	beq.n	8008500 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80084f4:	693a      	ldr	r2, [r7, #16]
 80084f6:	8c3b      	ldrh	r3, [r7, #32]
 80084f8:	4413      	add	r3, r2
 80084fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084fc:	4413      	add	r3, r2
 80084fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8008500:	7f3b      	ldrb	r3, [r7, #28]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d005      	beq.n	8008512 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	8bfb      	ldrh	r3, [r7, #30]
 800850a:	4413      	add	r3, r2
 800850c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800850e:	4413      	add	r3, r2
 8008510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8008512:	4a04      	ldr	r2, [pc, #16]	@ (8008524 <getMeasurementTimingBudget+0xc0>)
 8008514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008516:	6013      	str	r3, [r2, #0]
  return budget_us;
 8008518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800851a:	4618      	mov	r0, r3
 800851c:	3730      	adds	r7, #48	@ 0x30
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	20002f70 	.word	0x20002f70

08008528 <getVcselPulsePeriod>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	4603      	mov	r3, r0
 8008530:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8008532:	79fb      	ldrb	r3, [r7, #7]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d108      	bne.n	800854a <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8008538:	2050      	movs	r0, #80	@ 0x50
 800853a:	f7ff fbb7 	bl	8007cac <readReg>
 800853e:	4603      	mov	r3, r0
 8008540:	3301      	adds	r3, #1
 8008542:	b2db      	uxtb	r3, r3
 8008544:	005b      	lsls	r3, r3, #1
 8008546:	b2db      	uxtb	r3, r3
 8008548:	e00c      	b.n	8008564 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800854a:	79fb      	ldrb	r3, [r7, #7]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d108      	bne.n	8008562 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8008550:	2070      	movs	r0, #112	@ 0x70
 8008552:	f7ff fbab 	bl	8007cac <readReg>
 8008556:	4603      	mov	r3, r0
 8008558:	3301      	adds	r3, #1
 800855a:	b2db      	uxtb	r3, r3
 800855c:	005b      	lsls	r3, r3, #1
 800855e:	b2db      	uxtb	r3, r3
 8008560:	e000      	b.n	8008564 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8008562:	23ff      	movs	r3, #255	@ 0xff
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8008574:	f7fc fbd4 	bl	8004d20 <HAL_GetTick>
 8008578:	4603      	mov	r3, r0
 800857a:	b29a      	uxth	r2, r3
 800857c:	4b35      	ldr	r3, [pc, #212]	@ (8008654 <readRangeContinuousMillimeters+0xe8>)
 800857e:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8008580:	e015      	b.n	80085ae <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8008582:	4b35      	ldr	r3, [pc, #212]	@ (8008658 <readRangeContinuousMillimeters+0xec>)
 8008584:	881b      	ldrh	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d011      	beq.n	80085ae <readRangeContinuousMillimeters+0x42>
 800858a:	f7fc fbc9 	bl	8004d20 <HAL_GetTick>
 800858e:	4603      	mov	r3, r0
 8008590:	b29b      	uxth	r3, r3
 8008592:	461a      	mov	r2, r3
 8008594:	4b2f      	ldr	r3, [pc, #188]	@ (8008654 <readRangeContinuousMillimeters+0xe8>)
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	1ad3      	subs	r3, r2, r3
 800859a:	4a2f      	ldr	r2, [pc, #188]	@ (8008658 <readRangeContinuousMillimeters+0xec>)
 800859c:	8812      	ldrh	r2, [r2, #0]
 800859e:	4293      	cmp	r3, r2
 80085a0:	dd05      	ble.n	80085ae <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80085a2:	4b2e      	ldr	r3, [pc, #184]	@ (800865c <readRangeContinuousMillimeters+0xf0>)
 80085a4:	2201      	movs	r2, #1
 80085a6:	701a      	strb	r2, [r3, #0]
      return 65535;
 80085a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80085ac:	e04e      	b.n	800864c <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80085ae:	2013      	movs	r0, #19
 80085b0:	f7ff fb7c 	bl	8007cac <readReg>
 80085b4:	4603      	mov	r3, r0
 80085b6:	f003 0307 	and.w	r3, r3, #7
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d0e1      	beq.n	8008582 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d105      	bne.n	80085d0 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 80085c4:	201e      	movs	r0, #30
 80085c6:	f7ff fb9d 	bl	8007d04 <readReg16Bit>
 80085ca:	4603      	mov	r3, r0
 80085cc:	82fb      	strh	r3, [r7, #22]
 80085ce:	e038      	b.n	8008642 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 80085d0:	f107 0308 	add.w	r3, r7, #8
 80085d4:	220c      	movs	r2, #12
 80085d6:	4619      	mov	r1, r3
 80085d8:	2014      	movs	r0, #20
 80085da:	f7ff fbed 	bl	8007db8 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80085de:	7a3b      	ldrb	r3, [r7, #8]
 80085e0:	08db      	lsrs	r3, r3, #3
 80085e2:	b2da      	uxtb	r2, r3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80085e8:	7abb      	ldrb	r3, [r7, #10]
 80085ea:	b21b      	sxth	r3, r3
 80085ec:	021b      	lsls	r3, r3, #8
 80085ee:	b21a      	sxth	r2, r3
 80085f0:	7afb      	ldrb	r3, [r7, #11]
 80085f2:	b21b      	sxth	r3, r3
 80085f4:	4313      	orrs	r3, r2
 80085f6:	b21b      	sxth	r3, r3
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80085fe:	7bbb      	ldrb	r3, [r7, #14]
 8008600:	b21b      	sxth	r3, r3
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	b21a      	sxth	r2, r3
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	b21b      	sxth	r3, r3
 800860a:	4313      	orrs	r3, r2
 800860c:	b21b      	sxth	r3, r3
 800860e:	b29a      	uxth	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 8008614:	7c3b      	ldrb	r3, [r7, #16]
 8008616:	b21b      	sxth	r3, r3
 8008618:	021b      	lsls	r3, r3, #8
 800861a:	b21a      	sxth	r2, r3
 800861c:	7c7b      	ldrb	r3, [r7, #17]
 800861e:	b21b      	sxth	r3, r3
 8008620:	4313      	orrs	r3, r2
 8008622:	b21b      	sxth	r3, r3
 8008624:	b29a      	uxth	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 800862a:	7cbb      	ldrb	r3, [r7, #18]
 800862c:	b21b      	sxth	r3, r3
 800862e:	021b      	lsls	r3, r3, #8
 8008630:	b21a      	sxth	r2, r3
 8008632:	7cfb      	ldrb	r3, [r7, #19]
 8008634:	b21b      	sxth	r3, r3
 8008636:	4313      	orrs	r3, r2
 8008638:	b21b      	sxth	r3, r3
 800863a:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	8afa      	ldrh	r2, [r7, #22]
 8008640:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8008642:	2101      	movs	r1, #1
 8008644:	200b      	movs	r0, #11
 8008646:	f7ff fadd 	bl	8007c04 <writeReg>
  return temp;
 800864a:	8afb      	ldrh	r3, [r7, #22]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	20002f6c 	.word	0x20002f6c
 8008658:	20002f68 	.word	0x20002f68
 800865c:	20002f6a 	.word	0x20002f6a

08008660 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8008660:	b580      	push	{r7, lr}
 8008662:	b082      	sub	sp, #8
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8008668:	2101      	movs	r1, #1
 800866a:	2080      	movs	r0, #128	@ 0x80
 800866c:	f7ff faca 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x01);
 8008670:	2101      	movs	r1, #1
 8008672:	20ff      	movs	r0, #255	@ 0xff
 8008674:	f7ff fac6 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x00);
 8008678:	2100      	movs	r1, #0
 800867a:	2000      	movs	r0, #0
 800867c:	f7ff fac2 	bl	8007c04 <writeReg>
  writeReg(0x91, g_stopVariable);
 8008680:	4b21      	ldr	r3, [pc, #132]	@ (8008708 <readRangeSingleMillimeters+0xa8>)
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	4619      	mov	r1, r3
 8008686:	2091      	movs	r0, #145	@ 0x91
 8008688:	f7ff fabc 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x01);
 800868c:	2101      	movs	r1, #1
 800868e:	2000      	movs	r0, #0
 8008690:	f7ff fab8 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x00);
 8008694:	2100      	movs	r1, #0
 8008696:	20ff      	movs	r0, #255	@ 0xff
 8008698:	f7ff fab4 	bl	8007c04 <writeReg>
  writeReg(0x80, 0x00);
 800869c:	2100      	movs	r1, #0
 800869e:	2080      	movs	r0, #128	@ 0x80
 80086a0:	f7ff fab0 	bl	8007c04 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80086a4:	2101      	movs	r1, #1
 80086a6:	2000      	movs	r0, #0
 80086a8:	f7ff faac 	bl	8007c04 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80086ac:	f7fc fb38 	bl	8004d20 <HAL_GetTick>
 80086b0:	4603      	mov	r3, r0
 80086b2:	b29a      	uxth	r2, r3
 80086b4:	4b15      	ldr	r3, [pc, #84]	@ (800870c <readRangeSingleMillimeters+0xac>)
 80086b6:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80086b8:	e015      	b.n	80086e6 <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80086ba:	4b15      	ldr	r3, [pc, #84]	@ (8008710 <readRangeSingleMillimeters+0xb0>)
 80086bc:	881b      	ldrh	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d011      	beq.n	80086e6 <readRangeSingleMillimeters+0x86>
 80086c2:	f7fc fb2d 	bl	8004d20 <HAL_GetTick>
 80086c6:	4603      	mov	r3, r0
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	461a      	mov	r2, r3
 80086cc:	4b0f      	ldr	r3, [pc, #60]	@ (800870c <readRangeSingleMillimeters+0xac>)
 80086ce:	881b      	ldrh	r3, [r3, #0]
 80086d0:	1ad3      	subs	r3, r2, r3
 80086d2:	4a0f      	ldr	r2, [pc, #60]	@ (8008710 <readRangeSingleMillimeters+0xb0>)
 80086d4:	8812      	ldrh	r2, [r2, #0]
 80086d6:	4293      	cmp	r3, r2
 80086d8:	dd05      	ble.n	80086e6 <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 80086da:	4b0e      	ldr	r3, [pc, #56]	@ (8008714 <readRangeSingleMillimeters+0xb4>)
 80086dc:	2201      	movs	r2, #1
 80086de:	701a      	strb	r2, [r3, #0]
      return 65535;
 80086e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80086e4:	e00b      	b.n	80086fe <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 80086e6:	2000      	movs	r0, #0
 80086e8:	f7ff fae0 	bl	8007cac <readReg>
 80086ec:	4603      	mov	r3, r0
 80086ee:	f003 0301 	and.w	r3, r3, #1
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1e1      	bne.n	80086ba <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7ff ff38 	bl	800856c <readRangeContinuousMillimeters>
 80086fc:	4603      	mov	r3, r0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	20002f6e 	.word	0x20002f6e
 800870c:	20002f6c 	.word	0x20002f6c
 8008710:	20002f68 	.word	0x20002f68
 8008714:	20002f6a 	.word	0x20002f6a

08008718 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
boolx getSpadInfo(uint8_t * count, boolx * type_is_aperture)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8008722:	2101      	movs	r1, #1
 8008724:	2080      	movs	r0, #128	@ 0x80
 8008726:	f7ff fa6d 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x01);
 800872a:	2101      	movs	r1, #1
 800872c:	20ff      	movs	r0, #255	@ 0xff
 800872e:	f7ff fa69 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x00);
 8008732:	2100      	movs	r1, #0
 8008734:	2000      	movs	r0, #0
 8008736:	f7ff fa65 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x06);
 800873a:	2106      	movs	r1, #6
 800873c:	20ff      	movs	r0, #255	@ 0xff
 800873e:	f7ff fa61 	bl	8007c04 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8008742:	2083      	movs	r0, #131	@ 0x83
 8008744:	f7ff fab2 	bl	8007cac <readReg>
 8008748:	4603      	mov	r3, r0
 800874a:	f043 0304 	orr.w	r3, r3, #4
 800874e:	b2db      	uxtb	r3, r3
 8008750:	4619      	mov	r1, r3
 8008752:	2083      	movs	r0, #131	@ 0x83
 8008754:	f7ff fa56 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x07);
 8008758:	2107      	movs	r1, #7
 800875a:	20ff      	movs	r0, #255	@ 0xff
 800875c:	f7ff fa52 	bl	8007c04 <writeReg>
  writeReg(0x81, 0x01);
 8008760:	2101      	movs	r1, #1
 8008762:	2081      	movs	r0, #129	@ 0x81
 8008764:	f7ff fa4e 	bl	8007c04 <writeReg>

  writeReg(0x80, 0x01);
 8008768:	2101      	movs	r1, #1
 800876a:	2080      	movs	r0, #128	@ 0x80
 800876c:	f7ff fa4a 	bl	8007c04 <writeReg>

  writeReg(0x94, 0x6b);
 8008770:	216b      	movs	r1, #107	@ 0x6b
 8008772:	2094      	movs	r0, #148	@ 0x94
 8008774:	f7ff fa46 	bl	8007c04 <writeReg>
  writeReg(0x83, 0x00);
 8008778:	2100      	movs	r1, #0
 800877a:	2083      	movs	r0, #131	@ 0x83
 800877c:	f7ff fa42 	bl	8007c04 <writeReg>
  startTimeout();
 8008780:	f7fc face 	bl	8004d20 <HAL_GetTick>
 8008784:	4603      	mov	r3, r0
 8008786:	b29a      	uxth	r2, r3
 8008788:	4b2b      	ldr	r3, [pc, #172]	@ (8008838 <getSpadInfo+0x120>)
 800878a:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 800878c:	e011      	b.n	80087b2 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 800878e:	4b2b      	ldr	r3, [pc, #172]	@ (800883c <getSpadInfo+0x124>)
 8008790:	881b      	ldrh	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00d      	beq.n	80087b2 <getSpadInfo+0x9a>
 8008796:	f7fc fac3 	bl	8004d20 <HAL_GetTick>
 800879a:	4603      	mov	r3, r0
 800879c:	b29b      	uxth	r3, r3
 800879e:	461a      	mov	r2, r3
 80087a0:	4b25      	ldr	r3, [pc, #148]	@ (8008838 <getSpadInfo+0x120>)
 80087a2:	881b      	ldrh	r3, [r3, #0]
 80087a4:	1ad3      	subs	r3, r2, r3
 80087a6:	4a25      	ldr	r2, [pc, #148]	@ (800883c <getSpadInfo+0x124>)
 80087a8:	8812      	ldrh	r2, [r2, #0]
 80087aa:	4293      	cmp	r3, r2
 80087ac:	dd01      	ble.n	80087b2 <getSpadInfo+0x9a>
 80087ae:	2300      	movs	r3, #0
 80087b0:	e03d      	b.n	800882e <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80087b2:	2083      	movs	r0, #131	@ 0x83
 80087b4:	f7ff fa7a 	bl	8007cac <readReg>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d0e7      	beq.n	800878e <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80087be:	2101      	movs	r1, #1
 80087c0:	2083      	movs	r0, #131	@ 0x83
 80087c2:	f7ff fa1f 	bl	8007c04 <writeReg>
  tmp = readReg(0x92);
 80087c6:	2092      	movs	r0, #146	@ 0x92
 80087c8:	f7ff fa70 	bl	8007cac <readReg>
 80087cc:	4603      	mov	r3, r0
 80087ce:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
 80087d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087d6:	b2da      	uxtb	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80087dc:	7bfb      	ldrb	r3, [r7, #15]
 80087de:	09db      	lsrs	r3, r3, #7
 80087e0:	b2da      	uxtb	r2, r3
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80087e6:	2100      	movs	r1, #0
 80087e8:	2081      	movs	r0, #129	@ 0x81
 80087ea:	f7ff fa0b 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x06);
 80087ee:	2106      	movs	r1, #6
 80087f0:	20ff      	movs	r0, #255	@ 0xff
 80087f2:	f7ff fa07 	bl	8007c04 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 80087f6:	2083      	movs	r0, #131	@ 0x83
 80087f8:	f7ff fa58 	bl	8007cac <readReg>
 80087fc:	4603      	mov	r3, r0
 80087fe:	f023 0304 	bic.w	r3, r3, #4
 8008802:	b2db      	uxtb	r3, r3
 8008804:	4619      	mov	r1, r3
 8008806:	2083      	movs	r0, #131	@ 0x83
 8008808:	f7ff f9fc 	bl	8007c04 <writeReg>
  writeReg(0xFF, 0x01);
 800880c:	2101      	movs	r1, #1
 800880e:	20ff      	movs	r0, #255	@ 0xff
 8008810:	f7ff f9f8 	bl	8007c04 <writeReg>
  writeReg(0x00, 0x01);
 8008814:	2101      	movs	r1, #1
 8008816:	2000      	movs	r0, #0
 8008818:	f7ff f9f4 	bl	8007c04 <writeReg>

  writeReg(0xFF, 0x00);
 800881c:	2100      	movs	r1, #0
 800881e:	20ff      	movs	r0, #255	@ 0xff
 8008820:	f7ff f9f0 	bl	8007c04 <writeReg>
  writeReg(0x80, 0x00);
 8008824:	2100      	movs	r1, #0
 8008826:	2080      	movs	r0, #128	@ 0x80
 8008828:	f7ff f9ec 	bl	8007c04 <writeReg>

  return true;
 800882c:	2301      	movs	r3, #1
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	20002f6c 	.word	0x20002f6c
 800883c:	20002f68 	.word	0x20002f68

08008840 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8008848:	2001      	movs	r0, #1
 800884a:	f7ff fa2f 	bl	8007cac <readReg>
 800884e:	4603      	mov	r3, r0
 8008850:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8008852:	7bfb      	ldrb	r3, [r7, #15]
 8008854:	091b      	lsrs	r3, r3, #4
 8008856:	b2db      	uxtb	r3, r3
 8008858:	f003 0301 	and.w	r3, r3, #1
 800885c:	b2da      	uxtb	r2, r3
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8008862:	7bfb      	ldrb	r3, [r7, #15]
 8008864:	08db      	lsrs	r3, r3, #3
 8008866:	b2db      	uxtb	r3, r3
 8008868:	f003 0301 	and.w	r3, r3, #1
 800886c:	b2da      	uxtb	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8008872:	7bfb      	ldrb	r3, [r7, #15]
 8008874:	089b      	lsrs	r3, r3, #2
 8008876:	b2db      	uxtb	r3, r3
 8008878:	f003 0301 	and.w	r3, r3, #1
 800887c:	b2da      	uxtb	r2, r3
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8008882:	7bfb      	ldrb	r3, [r7, #15]
 8008884:	099b      	lsrs	r3, r3, #6
 8008886:	b2db      	uxtb	r3, r3
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	b2da      	uxtb	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8008892:	7bfb      	ldrb	r3, [r7, #15]
 8008894:	09db      	lsrs	r3, r3, #7
 8008896:	b2da      	uxtb	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	711a      	strb	r2, [r3, #4]
}
 800889c:	bf00      	nop
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80088ae:	2000      	movs	r0, #0
 80088b0:	f7ff fe3a 	bl	8008528 <getVcselPulsePeriod>
 80088b4:	4603      	mov	r3, r0
 80088b6:	461a      	mov	r2, r3
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80088bc:	2046      	movs	r0, #70	@ 0x46
 80088be:	f7ff f9f5 	bl	8007cac <readReg>
 80088c2:	4603      	mov	r3, r0
 80088c4:	3301      	adds	r3, #1
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	4619      	mov	r1, r3
 80088d8:	4610      	mov	r0, r2
 80088da:	f000 f887 	bl	80089ec <timeoutMclksToMicroseconds>
 80088de:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80088e4:	2051      	movs	r0, #81	@ 0x51
 80088e6:	f7ff fa0d 	bl	8007d04 <readReg16Bit>
 80088ea:	4603      	mov	r3, r0
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 f83e 	bl	800896e <decodeTimeout>
 80088f2:	4603      	mov	r3, r0
 80088f4:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8008902:	b2db      	uxtb	r3, r3
 8008904:	4619      	mov	r1, r3
 8008906:	4610      	mov	r0, r2
 8008908:	f000 f870 	bl	80089ec <timeoutMclksToMicroseconds>
 800890c:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8008912:	2001      	movs	r0, #1
 8008914:	f7ff fe08 	bl	8008528 <getVcselPulsePeriod>
 8008918:	4603      	mov	r3, r0
 800891a:	461a      	mov	r2, r3
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8008920:	2071      	movs	r0, #113	@ 0x71
 8008922:	f7ff f9ef 	bl	8007d04 <readReg16Bit>
 8008926:	4603      	mov	r3, r0
 8008928:	4618      	mov	r0, r3
 800892a:	f000 f820 	bl	800896e <decodeTimeout>
 800892e:	4603      	mov	r3, r0
 8008930:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	78db      	ldrb	r3, [r3, #3]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d007      	beq.n	800894e <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	891a      	ldrh	r2, [r3, #8]
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	88db      	ldrh	r3, [r3, #6]
 8008946:	1ad3      	subs	r3, r2, r3
 8008948:	b29a      	uxth	r2, r3
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8008956:	b2db      	uxtb	r3, r3
 8008958:	4619      	mov	r1, r3
 800895a:	4610      	mov	r0, r2
 800895c:	f000 f846 	bl	80089ec <timeoutMclksToMicroseconds>
 8008960:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	615a      	str	r2, [r3, #20]
}
 8008966:	bf00      	nop
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	4603      	mov	r3, r0
 8008976:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8008978:	88fb      	ldrh	r3, [r7, #6]
 800897a:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800897c:	88fa      	ldrh	r2, [r7, #6]
 800897e:	0a12      	lsrs	r2, r2, #8
 8008980:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8008982:	4093      	lsls	r3, r2
 8008984:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8008986:	3301      	adds	r3, #1
 8008988:	b29b      	uxth	r3, r3
}
 800898a:	4618      	mov	r0, r3
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8008996:	b480      	push	{r7}
 8008998:	b085      	sub	sp, #20
 800899a:	af00      	add	r7, sp, #0
 800899c:	4603      	mov	r3, r0
 800899e:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80089a0:	2300      	movs	r3, #0
 80089a2:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80089a4:	2300      	movs	r3, #0
 80089a6:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80089a8:	88fb      	ldrh	r3, [r7, #6]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d016      	beq.n	80089dc <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80089ae:	88fb      	ldrh	r3, [r7, #6]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80089b4:	e005      	b.n	80089c2 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	085b      	lsrs	r3, r3, #1
 80089ba:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80089bc:	897b      	ldrh	r3, [r7, #10]
 80089be:	3301      	adds	r3, #1
 80089c0:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2bff      	cmp	r3, #255	@ 0xff
 80089c6:	d8f6      	bhi.n	80089b6 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80089c8:	897b      	ldrh	r3, [r7, #10]
 80089ca:	021b      	lsls	r3, r3, #8
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	4313      	orrs	r3, r2
 80089d8:	b29b      	uxth	r3, r3
 80089da:	e000      	b.n	80089de <encodeTimeout+0x48>
  }
  else { return 0; }
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
	...

080089ec <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b085      	sub	sp, #20
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	4603      	mov	r3, r0
 80089f4:	460a      	mov	r2, r1
 80089f6:	80fb      	strh	r3, [r7, #6]
 80089f8:	4613      	mov	r3, r2
 80089fa:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80089fc:	797b      	ldrb	r3, [r7, #5]
 80089fe:	4a0d      	ldr	r2, [pc, #52]	@ (8008a34 <timeoutMclksToMicroseconds+0x48>)
 8008a00:	fb02 f303 	mul.w	r3, r2, r3
 8008a04:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008a08:	4a0b      	ldr	r2, [pc, #44]	@ (8008a38 <timeoutMclksToMicroseconds+0x4c>)
 8008a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a0e:	099b      	lsrs	r3, r3, #6
 8008a10:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8008a12:	88fb      	ldrh	r3, [r7, #6]
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	fb03 f202 	mul.w	r2, r3, r2
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	085b      	lsrs	r3, r3, #1
 8008a1e:	4413      	add	r3, r2
 8008a20:	4a05      	ldr	r2, [pc, #20]	@ (8008a38 <timeoutMclksToMicroseconds+0x4c>)
 8008a22:	fba2 2303 	umull	r2, r3, r2, r3
 8008a26:	099b      	lsrs	r3, r3, #6
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr
 8008a34:	003a2f00 	.word	0x003a2f00
 8008a38:	10624dd3 	.word	0x10624dd3

08008a3c <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b085      	sub	sp, #20
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	460b      	mov	r3, r1
 8008a46:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8008a48:	78fb      	ldrb	r3, [r7, #3]
 8008a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8008a80 <timeoutMicrosecondsToMclks+0x44>)
 8008a4c:	fb02 f303 	mul.w	r3, r2, r3
 8008a50:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008a54:	4a0b      	ldr	r2, [pc, #44]	@ (8008a84 <timeoutMicrosecondsToMclks+0x48>)
 8008a56:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5a:	099b      	lsrs	r3, r3, #6
 8008a5c:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a64:	fb03 f202 	mul.w	r2, r3, r2
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	085b      	lsrs	r3, r3, #1
 8008a6c:	441a      	add	r2, r3
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3714      	adds	r7, #20
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	003a2f00 	.word	0x003a2f00
 8008a84:	10624dd3 	.word	0x10624dd3

08008a88 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
boolx performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8008a92:	79fb      	ldrb	r3, [r7, #7]
 8008a94:	f043 0301 	orr.w	r3, r3, #1
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	f7ff f8b1 	bl	8007c04 <writeReg>

  startTimeout();
 8008aa2:	f7fc f93d 	bl	8004d20 <HAL_GetTick>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	4b15      	ldr	r3, [pc, #84]	@ (8008b00 <performSingleRefCalibration+0x78>)
 8008aac:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8008aae:	e011      	b.n	8008ad4 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8008ab0:	4b14      	ldr	r3, [pc, #80]	@ (8008b04 <performSingleRefCalibration+0x7c>)
 8008ab2:	881b      	ldrh	r3, [r3, #0]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00d      	beq.n	8008ad4 <performSingleRefCalibration+0x4c>
 8008ab8:	f7fc f932 	bl	8004d20 <HAL_GetTick>
 8008abc:	4603      	mov	r3, r0
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8008b00 <performSingleRefCalibration+0x78>)
 8008ac4:	881b      	ldrh	r3, [r3, #0]
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8008b04 <performSingleRefCalibration+0x7c>)
 8008aca:	8812      	ldrh	r2, [r2, #0]
 8008acc:	4293      	cmp	r3, r2
 8008ace:	dd01      	ble.n	8008ad4 <performSingleRefCalibration+0x4c>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	e010      	b.n	8008af6 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8008ad4:	2013      	movs	r0, #19
 8008ad6:	f7ff f8e9 	bl	8007cac <readReg>
 8008ada:	4603      	mov	r3, r0
 8008adc:	f003 0307 	and.w	r3, r3, #7
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d0e5      	beq.n	8008ab0 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	200b      	movs	r0, #11
 8008ae8:	f7ff f88c 	bl	8007c04 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8008aec:	2100      	movs	r1, #0
 8008aee:	2000      	movs	r0, #0
 8008af0:	f7ff f888 	bl	8007c04 <writeReg>

  return true;
 8008af4:	2301      	movs	r3, #1
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3708      	adds	r7, #8
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	20002f6c 	.word	0x20002f6c
 8008b04:	20002f68 	.word	0x20002f68

08008b08 <__cvt>:
 8008b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b0c:	ec57 6b10 	vmov	r6, r7, d0
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	460c      	mov	r4, r1
 8008b14:	4619      	mov	r1, r3
 8008b16:	463b      	mov	r3, r7
 8008b18:	bfbb      	ittet	lt
 8008b1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b1e:	461f      	movlt	r7, r3
 8008b20:	2300      	movge	r3, #0
 8008b22:	232d      	movlt	r3, #45	@ 0x2d
 8008b24:	700b      	strb	r3, [r1, #0]
 8008b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b2c:	4691      	mov	r9, r2
 8008b2e:	f023 0820 	bic.w	r8, r3, #32
 8008b32:	bfbc      	itt	lt
 8008b34:	4632      	movlt	r2, r6
 8008b36:	4616      	movlt	r6, r2
 8008b38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b3c:	d005      	beq.n	8008b4a <__cvt+0x42>
 8008b3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008b42:	d100      	bne.n	8008b46 <__cvt+0x3e>
 8008b44:	3401      	adds	r4, #1
 8008b46:	2102      	movs	r1, #2
 8008b48:	e000      	b.n	8008b4c <__cvt+0x44>
 8008b4a:	2103      	movs	r1, #3
 8008b4c:	ab03      	add	r3, sp, #12
 8008b4e:	9301      	str	r3, [sp, #4]
 8008b50:	ab02      	add	r3, sp, #8
 8008b52:	9300      	str	r3, [sp, #0]
 8008b54:	ec47 6b10 	vmov	d0, r6, r7
 8008b58:	4653      	mov	r3, sl
 8008b5a:	4622      	mov	r2, r4
 8008b5c:	f000 ff74 	bl	8009a48 <_dtoa_r>
 8008b60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b64:	4605      	mov	r5, r0
 8008b66:	d119      	bne.n	8008b9c <__cvt+0x94>
 8008b68:	f019 0f01 	tst.w	r9, #1
 8008b6c:	d00e      	beq.n	8008b8c <__cvt+0x84>
 8008b6e:	eb00 0904 	add.w	r9, r0, r4
 8008b72:	2200      	movs	r2, #0
 8008b74:	2300      	movs	r3, #0
 8008b76:	4630      	mov	r0, r6
 8008b78:	4639      	mov	r1, r7
 8008b7a:	f7f7 ffa5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b7e:	b108      	cbz	r0, 8008b84 <__cvt+0x7c>
 8008b80:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b84:	2230      	movs	r2, #48	@ 0x30
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	454b      	cmp	r3, r9
 8008b8a:	d31e      	bcc.n	8008bca <__cvt+0xc2>
 8008b8c:	9b03      	ldr	r3, [sp, #12]
 8008b8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b90:	1b5b      	subs	r3, r3, r5
 8008b92:	4628      	mov	r0, r5
 8008b94:	6013      	str	r3, [r2, #0]
 8008b96:	b004      	add	sp, #16
 8008b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ba0:	eb00 0904 	add.w	r9, r0, r4
 8008ba4:	d1e5      	bne.n	8008b72 <__cvt+0x6a>
 8008ba6:	7803      	ldrb	r3, [r0, #0]
 8008ba8:	2b30      	cmp	r3, #48	@ 0x30
 8008baa:	d10a      	bne.n	8008bc2 <__cvt+0xba>
 8008bac:	2200      	movs	r2, #0
 8008bae:	2300      	movs	r3, #0
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	4639      	mov	r1, r7
 8008bb4:	f7f7 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bb8:	b918      	cbnz	r0, 8008bc2 <__cvt+0xba>
 8008bba:	f1c4 0401 	rsb	r4, r4, #1
 8008bbe:	f8ca 4000 	str.w	r4, [sl]
 8008bc2:	f8da 3000 	ldr.w	r3, [sl]
 8008bc6:	4499      	add	r9, r3
 8008bc8:	e7d3      	b.n	8008b72 <__cvt+0x6a>
 8008bca:	1c59      	adds	r1, r3, #1
 8008bcc:	9103      	str	r1, [sp, #12]
 8008bce:	701a      	strb	r2, [r3, #0]
 8008bd0:	e7d9      	b.n	8008b86 <__cvt+0x7e>

08008bd2 <__exponent>:
 8008bd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bd4:	2900      	cmp	r1, #0
 8008bd6:	bfba      	itte	lt
 8008bd8:	4249      	neglt	r1, r1
 8008bda:	232d      	movlt	r3, #45	@ 0x2d
 8008bdc:	232b      	movge	r3, #43	@ 0x2b
 8008bde:	2909      	cmp	r1, #9
 8008be0:	7002      	strb	r2, [r0, #0]
 8008be2:	7043      	strb	r3, [r0, #1]
 8008be4:	dd29      	ble.n	8008c3a <__exponent+0x68>
 8008be6:	f10d 0307 	add.w	r3, sp, #7
 8008bea:	461d      	mov	r5, r3
 8008bec:	270a      	movs	r7, #10
 8008bee:	461a      	mov	r2, r3
 8008bf0:	fbb1 f6f7 	udiv	r6, r1, r7
 8008bf4:	fb07 1416 	mls	r4, r7, r6, r1
 8008bf8:	3430      	adds	r4, #48	@ 0x30
 8008bfa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008bfe:	460c      	mov	r4, r1
 8008c00:	2c63      	cmp	r4, #99	@ 0x63
 8008c02:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c06:	4631      	mov	r1, r6
 8008c08:	dcf1      	bgt.n	8008bee <__exponent+0x1c>
 8008c0a:	3130      	adds	r1, #48	@ 0x30
 8008c0c:	1e94      	subs	r4, r2, #2
 8008c0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c12:	1c41      	adds	r1, r0, #1
 8008c14:	4623      	mov	r3, r4
 8008c16:	42ab      	cmp	r3, r5
 8008c18:	d30a      	bcc.n	8008c30 <__exponent+0x5e>
 8008c1a:	f10d 0309 	add.w	r3, sp, #9
 8008c1e:	1a9b      	subs	r3, r3, r2
 8008c20:	42ac      	cmp	r4, r5
 8008c22:	bf88      	it	hi
 8008c24:	2300      	movhi	r3, #0
 8008c26:	3302      	adds	r3, #2
 8008c28:	4403      	add	r3, r0
 8008c2a:	1a18      	subs	r0, r3, r0
 8008c2c:	b003      	add	sp, #12
 8008c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c30:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008c34:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008c38:	e7ed      	b.n	8008c16 <__exponent+0x44>
 8008c3a:	2330      	movs	r3, #48	@ 0x30
 8008c3c:	3130      	adds	r1, #48	@ 0x30
 8008c3e:	7083      	strb	r3, [r0, #2]
 8008c40:	70c1      	strb	r1, [r0, #3]
 8008c42:	1d03      	adds	r3, r0, #4
 8008c44:	e7f1      	b.n	8008c2a <__exponent+0x58>
	...

08008c48 <_printf_float>:
 8008c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4c:	b08d      	sub	sp, #52	@ 0x34
 8008c4e:	460c      	mov	r4, r1
 8008c50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c54:	4616      	mov	r6, r2
 8008c56:	461f      	mov	r7, r3
 8008c58:	4605      	mov	r5, r0
 8008c5a:	f000 fde7 	bl	800982c <_localeconv_r>
 8008c5e:	6803      	ldr	r3, [r0, #0]
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7f7 fb04 	bl	8000270 <strlen>
 8008c68:	2300      	movs	r3, #0
 8008c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c6c:	f8d8 3000 	ldr.w	r3, [r8]
 8008c70:	9005      	str	r0, [sp, #20]
 8008c72:	3307      	adds	r3, #7
 8008c74:	f023 0307 	bic.w	r3, r3, #7
 8008c78:	f103 0208 	add.w	r2, r3, #8
 8008c7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008c80:	f8d4 b000 	ldr.w	fp, [r4]
 8008c84:	f8c8 2000 	str.w	r2, [r8]
 8008c88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008c90:	9307      	str	r3, [sp, #28]
 8008c92:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008c9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c9e:	4b9c      	ldr	r3, [pc, #624]	@ (8008f10 <_printf_float+0x2c8>)
 8008ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca4:	f7f7 ff42 	bl	8000b2c <__aeabi_dcmpun>
 8008ca8:	bb70      	cbnz	r0, 8008d08 <_printf_float+0xc0>
 8008caa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cae:	4b98      	ldr	r3, [pc, #608]	@ (8008f10 <_printf_float+0x2c8>)
 8008cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb4:	f7f7 ff1c 	bl	8000af0 <__aeabi_dcmple>
 8008cb8:	bb30      	cbnz	r0, 8008d08 <_printf_float+0xc0>
 8008cba:	2200      	movs	r2, #0
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	4640      	mov	r0, r8
 8008cc0:	4649      	mov	r1, r9
 8008cc2:	f7f7 ff0b 	bl	8000adc <__aeabi_dcmplt>
 8008cc6:	b110      	cbz	r0, 8008cce <_printf_float+0x86>
 8008cc8:	232d      	movs	r3, #45	@ 0x2d
 8008cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cce:	4a91      	ldr	r2, [pc, #580]	@ (8008f14 <_printf_float+0x2cc>)
 8008cd0:	4b91      	ldr	r3, [pc, #580]	@ (8008f18 <_printf_float+0x2d0>)
 8008cd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008cd6:	bf8c      	ite	hi
 8008cd8:	4690      	movhi	r8, r2
 8008cda:	4698      	movls	r8, r3
 8008cdc:	2303      	movs	r3, #3
 8008cde:	6123      	str	r3, [r4, #16]
 8008ce0:	f02b 0304 	bic.w	r3, fp, #4
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	f04f 0900 	mov.w	r9, #0
 8008cea:	9700      	str	r7, [sp, #0]
 8008cec:	4633      	mov	r3, r6
 8008cee:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	f000 f9d2 	bl	800909c <_printf_common>
 8008cf8:	3001      	adds	r0, #1
 8008cfa:	f040 808d 	bne.w	8008e18 <_printf_float+0x1d0>
 8008cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008d02:	b00d      	add	sp, #52	@ 0x34
 8008d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d08:	4642      	mov	r2, r8
 8008d0a:	464b      	mov	r3, r9
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	4649      	mov	r1, r9
 8008d10:	f7f7 ff0c 	bl	8000b2c <__aeabi_dcmpun>
 8008d14:	b140      	cbz	r0, 8008d28 <_printf_float+0xe0>
 8008d16:	464b      	mov	r3, r9
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	bfbc      	itt	lt
 8008d1c:	232d      	movlt	r3, #45	@ 0x2d
 8008d1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d22:	4a7e      	ldr	r2, [pc, #504]	@ (8008f1c <_printf_float+0x2d4>)
 8008d24:	4b7e      	ldr	r3, [pc, #504]	@ (8008f20 <_printf_float+0x2d8>)
 8008d26:	e7d4      	b.n	8008cd2 <_printf_float+0x8a>
 8008d28:	6863      	ldr	r3, [r4, #4]
 8008d2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d2e:	9206      	str	r2, [sp, #24]
 8008d30:	1c5a      	adds	r2, r3, #1
 8008d32:	d13b      	bne.n	8008dac <_printf_float+0x164>
 8008d34:	2306      	movs	r3, #6
 8008d36:	6063      	str	r3, [r4, #4]
 8008d38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	6022      	str	r2, [r4, #0]
 8008d40:	9303      	str	r3, [sp, #12]
 8008d42:	ab0a      	add	r3, sp, #40	@ 0x28
 8008d44:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008d48:	ab09      	add	r3, sp, #36	@ 0x24
 8008d4a:	9300      	str	r3, [sp, #0]
 8008d4c:	6861      	ldr	r1, [r4, #4]
 8008d4e:	ec49 8b10 	vmov	d0, r8, r9
 8008d52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d56:	4628      	mov	r0, r5
 8008d58:	f7ff fed6 	bl	8008b08 <__cvt>
 8008d5c:	9b06      	ldr	r3, [sp, #24]
 8008d5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d60:	2b47      	cmp	r3, #71	@ 0x47
 8008d62:	4680      	mov	r8, r0
 8008d64:	d129      	bne.n	8008dba <_printf_float+0x172>
 8008d66:	1cc8      	adds	r0, r1, #3
 8008d68:	db02      	blt.n	8008d70 <_printf_float+0x128>
 8008d6a:	6863      	ldr	r3, [r4, #4]
 8008d6c:	4299      	cmp	r1, r3
 8008d6e:	dd41      	ble.n	8008df4 <_printf_float+0x1ac>
 8008d70:	f1aa 0a02 	sub.w	sl, sl, #2
 8008d74:	fa5f fa8a 	uxtb.w	sl, sl
 8008d78:	3901      	subs	r1, #1
 8008d7a:	4652      	mov	r2, sl
 8008d7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008d80:	9109      	str	r1, [sp, #36]	@ 0x24
 8008d82:	f7ff ff26 	bl	8008bd2 <__exponent>
 8008d86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d88:	1813      	adds	r3, r2, r0
 8008d8a:	2a01      	cmp	r2, #1
 8008d8c:	4681      	mov	r9, r0
 8008d8e:	6123      	str	r3, [r4, #16]
 8008d90:	dc02      	bgt.n	8008d98 <_printf_float+0x150>
 8008d92:	6822      	ldr	r2, [r4, #0]
 8008d94:	07d2      	lsls	r2, r2, #31
 8008d96:	d501      	bpl.n	8008d9c <_printf_float+0x154>
 8008d98:	3301      	adds	r3, #1
 8008d9a:	6123      	str	r3, [r4, #16]
 8008d9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d0a2      	beq.n	8008cea <_printf_float+0xa2>
 8008da4:	232d      	movs	r3, #45	@ 0x2d
 8008da6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008daa:	e79e      	b.n	8008cea <_printf_float+0xa2>
 8008dac:	9a06      	ldr	r2, [sp, #24]
 8008dae:	2a47      	cmp	r2, #71	@ 0x47
 8008db0:	d1c2      	bne.n	8008d38 <_printf_float+0xf0>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1c0      	bne.n	8008d38 <_printf_float+0xf0>
 8008db6:	2301      	movs	r3, #1
 8008db8:	e7bd      	b.n	8008d36 <_printf_float+0xee>
 8008dba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008dbe:	d9db      	bls.n	8008d78 <_printf_float+0x130>
 8008dc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008dc4:	d118      	bne.n	8008df8 <_printf_float+0x1b0>
 8008dc6:	2900      	cmp	r1, #0
 8008dc8:	6863      	ldr	r3, [r4, #4]
 8008dca:	dd0b      	ble.n	8008de4 <_printf_float+0x19c>
 8008dcc:	6121      	str	r1, [r4, #16]
 8008dce:	b913      	cbnz	r3, 8008dd6 <_printf_float+0x18e>
 8008dd0:	6822      	ldr	r2, [r4, #0]
 8008dd2:	07d0      	lsls	r0, r2, #31
 8008dd4:	d502      	bpl.n	8008ddc <_printf_float+0x194>
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	440b      	add	r3, r1
 8008dda:	6123      	str	r3, [r4, #16]
 8008ddc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008dde:	f04f 0900 	mov.w	r9, #0
 8008de2:	e7db      	b.n	8008d9c <_printf_float+0x154>
 8008de4:	b913      	cbnz	r3, 8008dec <_printf_float+0x1a4>
 8008de6:	6822      	ldr	r2, [r4, #0]
 8008de8:	07d2      	lsls	r2, r2, #31
 8008dea:	d501      	bpl.n	8008df0 <_printf_float+0x1a8>
 8008dec:	3302      	adds	r3, #2
 8008dee:	e7f4      	b.n	8008dda <_printf_float+0x192>
 8008df0:	2301      	movs	r3, #1
 8008df2:	e7f2      	b.n	8008dda <_printf_float+0x192>
 8008df4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dfa:	4299      	cmp	r1, r3
 8008dfc:	db05      	blt.n	8008e0a <_printf_float+0x1c2>
 8008dfe:	6823      	ldr	r3, [r4, #0]
 8008e00:	6121      	str	r1, [r4, #16]
 8008e02:	07d8      	lsls	r0, r3, #31
 8008e04:	d5ea      	bpl.n	8008ddc <_printf_float+0x194>
 8008e06:	1c4b      	adds	r3, r1, #1
 8008e08:	e7e7      	b.n	8008dda <_printf_float+0x192>
 8008e0a:	2900      	cmp	r1, #0
 8008e0c:	bfd4      	ite	le
 8008e0e:	f1c1 0202 	rsble	r2, r1, #2
 8008e12:	2201      	movgt	r2, #1
 8008e14:	4413      	add	r3, r2
 8008e16:	e7e0      	b.n	8008dda <_printf_float+0x192>
 8008e18:	6823      	ldr	r3, [r4, #0]
 8008e1a:	055a      	lsls	r2, r3, #21
 8008e1c:	d407      	bmi.n	8008e2e <_printf_float+0x1e6>
 8008e1e:	6923      	ldr	r3, [r4, #16]
 8008e20:	4642      	mov	r2, r8
 8008e22:	4631      	mov	r1, r6
 8008e24:	4628      	mov	r0, r5
 8008e26:	47b8      	blx	r7
 8008e28:	3001      	adds	r0, #1
 8008e2a:	d12b      	bne.n	8008e84 <_printf_float+0x23c>
 8008e2c:	e767      	b.n	8008cfe <_printf_float+0xb6>
 8008e2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e32:	f240 80dd 	bls.w	8008ff0 <_printf_float+0x3a8>
 8008e36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	f7f7 fe43 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d033      	beq.n	8008eae <_printf_float+0x266>
 8008e46:	4a37      	ldr	r2, [pc, #220]	@ (8008f24 <_printf_float+0x2dc>)
 8008e48:	2301      	movs	r3, #1
 8008e4a:	4631      	mov	r1, r6
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	47b8      	blx	r7
 8008e50:	3001      	adds	r0, #1
 8008e52:	f43f af54 	beq.w	8008cfe <_printf_float+0xb6>
 8008e56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e5a:	4543      	cmp	r3, r8
 8008e5c:	db02      	blt.n	8008e64 <_printf_float+0x21c>
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	07d8      	lsls	r0, r3, #31
 8008e62:	d50f      	bpl.n	8008e84 <_printf_float+0x23c>
 8008e64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	47b8      	blx	r7
 8008e6e:	3001      	adds	r0, #1
 8008e70:	f43f af45 	beq.w	8008cfe <_printf_float+0xb6>
 8008e74:	f04f 0900 	mov.w	r9, #0
 8008e78:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e7c:	f104 0a1a 	add.w	sl, r4, #26
 8008e80:	45c8      	cmp	r8, r9
 8008e82:	dc09      	bgt.n	8008e98 <_printf_float+0x250>
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	079b      	lsls	r3, r3, #30
 8008e88:	f100 8103 	bmi.w	8009092 <_printf_float+0x44a>
 8008e8c:	68e0      	ldr	r0, [r4, #12]
 8008e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e90:	4298      	cmp	r0, r3
 8008e92:	bfb8      	it	lt
 8008e94:	4618      	movlt	r0, r3
 8008e96:	e734      	b.n	8008d02 <_printf_float+0xba>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4652      	mov	r2, sl
 8008e9c:	4631      	mov	r1, r6
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	47b8      	blx	r7
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	f43f af2b 	beq.w	8008cfe <_printf_float+0xb6>
 8008ea8:	f109 0901 	add.w	r9, r9, #1
 8008eac:	e7e8      	b.n	8008e80 <_printf_float+0x238>
 8008eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	dc39      	bgt.n	8008f28 <_printf_float+0x2e0>
 8008eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8008f24 <_printf_float+0x2dc>)
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	4631      	mov	r1, r6
 8008eba:	4628      	mov	r0, r5
 8008ebc:	47b8      	blx	r7
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	f43f af1d 	beq.w	8008cfe <_printf_float+0xb6>
 8008ec4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008ec8:	ea59 0303 	orrs.w	r3, r9, r3
 8008ecc:	d102      	bne.n	8008ed4 <_printf_float+0x28c>
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	07d9      	lsls	r1, r3, #31
 8008ed2:	d5d7      	bpl.n	8008e84 <_printf_float+0x23c>
 8008ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4628      	mov	r0, r5
 8008edc:	47b8      	blx	r7
 8008ede:	3001      	adds	r0, #1
 8008ee0:	f43f af0d 	beq.w	8008cfe <_printf_float+0xb6>
 8008ee4:	f04f 0a00 	mov.w	sl, #0
 8008ee8:	f104 0b1a 	add.w	fp, r4, #26
 8008eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eee:	425b      	negs	r3, r3
 8008ef0:	4553      	cmp	r3, sl
 8008ef2:	dc01      	bgt.n	8008ef8 <_printf_float+0x2b0>
 8008ef4:	464b      	mov	r3, r9
 8008ef6:	e793      	b.n	8008e20 <_printf_float+0x1d8>
 8008ef8:	2301      	movs	r3, #1
 8008efa:	465a      	mov	r2, fp
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	47b8      	blx	r7
 8008f02:	3001      	adds	r0, #1
 8008f04:	f43f aefb 	beq.w	8008cfe <_printf_float+0xb6>
 8008f08:	f10a 0a01 	add.w	sl, sl, #1
 8008f0c:	e7ee      	b.n	8008eec <_printf_float+0x2a4>
 8008f0e:	bf00      	nop
 8008f10:	7fefffff 	.word	0x7fefffff
 8008f14:	0800d600 	.word	0x0800d600
 8008f18:	0800d5fc 	.word	0x0800d5fc
 8008f1c:	0800d608 	.word	0x0800d608
 8008f20:	0800d604 	.word	0x0800d604
 8008f24:	0800d60c 	.word	0x0800d60c
 8008f28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f2e:	4553      	cmp	r3, sl
 8008f30:	bfa8      	it	ge
 8008f32:	4653      	movge	r3, sl
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	4699      	mov	r9, r3
 8008f38:	dc36      	bgt.n	8008fa8 <_printf_float+0x360>
 8008f3a:	f04f 0b00 	mov.w	fp, #0
 8008f3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f42:	f104 021a 	add.w	r2, r4, #26
 8008f46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f48:	9306      	str	r3, [sp, #24]
 8008f4a:	eba3 0309 	sub.w	r3, r3, r9
 8008f4e:	455b      	cmp	r3, fp
 8008f50:	dc31      	bgt.n	8008fb6 <_printf_float+0x36e>
 8008f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f54:	459a      	cmp	sl, r3
 8008f56:	dc3a      	bgt.n	8008fce <_printf_float+0x386>
 8008f58:	6823      	ldr	r3, [r4, #0]
 8008f5a:	07da      	lsls	r2, r3, #31
 8008f5c:	d437      	bmi.n	8008fce <_printf_float+0x386>
 8008f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f60:	ebaa 0903 	sub.w	r9, sl, r3
 8008f64:	9b06      	ldr	r3, [sp, #24]
 8008f66:	ebaa 0303 	sub.w	r3, sl, r3
 8008f6a:	4599      	cmp	r9, r3
 8008f6c:	bfa8      	it	ge
 8008f6e:	4699      	movge	r9, r3
 8008f70:	f1b9 0f00 	cmp.w	r9, #0
 8008f74:	dc33      	bgt.n	8008fde <_printf_float+0x396>
 8008f76:	f04f 0800 	mov.w	r8, #0
 8008f7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f7e:	f104 0b1a 	add.w	fp, r4, #26
 8008f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f84:	ebaa 0303 	sub.w	r3, sl, r3
 8008f88:	eba3 0309 	sub.w	r3, r3, r9
 8008f8c:	4543      	cmp	r3, r8
 8008f8e:	f77f af79 	ble.w	8008e84 <_printf_float+0x23c>
 8008f92:	2301      	movs	r3, #1
 8008f94:	465a      	mov	r2, fp
 8008f96:	4631      	mov	r1, r6
 8008f98:	4628      	mov	r0, r5
 8008f9a:	47b8      	blx	r7
 8008f9c:	3001      	adds	r0, #1
 8008f9e:	f43f aeae 	beq.w	8008cfe <_printf_float+0xb6>
 8008fa2:	f108 0801 	add.w	r8, r8, #1
 8008fa6:	e7ec      	b.n	8008f82 <_printf_float+0x33a>
 8008fa8:	4642      	mov	r2, r8
 8008faa:	4631      	mov	r1, r6
 8008fac:	4628      	mov	r0, r5
 8008fae:	47b8      	blx	r7
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	d1c2      	bne.n	8008f3a <_printf_float+0x2f2>
 8008fb4:	e6a3      	b.n	8008cfe <_printf_float+0xb6>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	4631      	mov	r1, r6
 8008fba:	4628      	mov	r0, r5
 8008fbc:	9206      	str	r2, [sp, #24]
 8008fbe:	47b8      	blx	r7
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	f43f ae9c 	beq.w	8008cfe <_printf_float+0xb6>
 8008fc6:	9a06      	ldr	r2, [sp, #24]
 8008fc8:	f10b 0b01 	add.w	fp, fp, #1
 8008fcc:	e7bb      	b.n	8008f46 <_printf_float+0x2fe>
 8008fce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fd2:	4631      	mov	r1, r6
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	47b8      	blx	r7
 8008fd8:	3001      	adds	r0, #1
 8008fda:	d1c0      	bne.n	8008f5e <_printf_float+0x316>
 8008fdc:	e68f      	b.n	8008cfe <_printf_float+0xb6>
 8008fde:	9a06      	ldr	r2, [sp, #24]
 8008fe0:	464b      	mov	r3, r9
 8008fe2:	4442      	add	r2, r8
 8008fe4:	4631      	mov	r1, r6
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	47b8      	blx	r7
 8008fea:	3001      	adds	r0, #1
 8008fec:	d1c3      	bne.n	8008f76 <_printf_float+0x32e>
 8008fee:	e686      	b.n	8008cfe <_printf_float+0xb6>
 8008ff0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008ff4:	f1ba 0f01 	cmp.w	sl, #1
 8008ff8:	dc01      	bgt.n	8008ffe <_printf_float+0x3b6>
 8008ffa:	07db      	lsls	r3, r3, #31
 8008ffc:	d536      	bpl.n	800906c <_printf_float+0x424>
 8008ffe:	2301      	movs	r3, #1
 8009000:	4642      	mov	r2, r8
 8009002:	4631      	mov	r1, r6
 8009004:	4628      	mov	r0, r5
 8009006:	47b8      	blx	r7
 8009008:	3001      	adds	r0, #1
 800900a:	f43f ae78 	beq.w	8008cfe <_printf_float+0xb6>
 800900e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009012:	4631      	mov	r1, r6
 8009014:	4628      	mov	r0, r5
 8009016:	47b8      	blx	r7
 8009018:	3001      	adds	r0, #1
 800901a:	f43f ae70 	beq.w	8008cfe <_printf_float+0xb6>
 800901e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009022:	2200      	movs	r2, #0
 8009024:	2300      	movs	r3, #0
 8009026:	f10a 3aff 	add.w	sl, sl, #4294967295
 800902a:	f7f7 fd4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800902e:	b9c0      	cbnz	r0, 8009062 <_printf_float+0x41a>
 8009030:	4653      	mov	r3, sl
 8009032:	f108 0201 	add.w	r2, r8, #1
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	d10c      	bne.n	800905a <_printf_float+0x412>
 8009040:	e65d      	b.n	8008cfe <_printf_float+0xb6>
 8009042:	2301      	movs	r3, #1
 8009044:	465a      	mov	r2, fp
 8009046:	4631      	mov	r1, r6
 8009048:	4628      	mov	r0, r5
 800904a:	47b8      	blx	r7
 800904c:	3001      	adds	r0, #1
 800904e:	f43f ae56 	beq.w	8008cfe <_printf_float+0xb6>
 8009052:	f108 0801 	add.w	r8, r8, #1
 8009056:	45d0      	cmp	r8, sl
 8009058:	dbf3      	blt.n	8009042 <_printf_float+0x3fa>
 800905a:	464b      	mov	r3, r9
 800905c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009060:	e6df      	b.n	8008e22 <_printf_float+0x1da>
 8009062:	f04f 0800 	mov.w	r8, #0
 8009066:	f104 0b1a 	add.w	fp, r4, #26
 800906a:	e7f4      	b.n	8009056 <_printf_float+0x40e>
 800906c:	2301      	movs	r3, #1
 800906e:	4642      	mov	r2, r8
 8009070:	e7e1      	b.n	8009036 <_printf_float+0x3ee>
 8009072:	2301      	movs	r3, #1
 8009074:	464a      	mov	r2, r9
 8009076:	4631      	mov	r1, r6
 8009078:	4628      	mov	r0, r5
 800907a:	47b8      	blx	r7
 800907c:	3001      	adds	r0, #1
 800907e:	f43f ae3e 	beq.w	8008cfe <_printf_float+0xb6>
 8009082:	f108 0801 	add.w	r8, r8, #1
 8009086:	68e3      	ldr	r3, [r4, #12]
 8009088:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800908a:	1a5b      	subs	r3, r3, r1
 800908c:	4543      	cmp	r3, r8
 800908e:	dcf0      	bgt.n	8009072 <_printf_float+0x42a>
 8009090:	e6fc      	b.n	8008e8c <_printf_float+0x244>
 8009092:	f04f 0800 	mov.w	r8, #0
 8009096:	f104 0919 	add.w	r9, r4, #25
 800909a:	e7f4      	b.n	8009086 <_printf_float+0x43e>

0800909c <_printf_common>:
 800909c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090a0:	4616      	mov	r6, r2
 80090a2:	4698      	mov	r8, r3
 80090a4:	688a      	ldr	r2, [r1, #8]
 80090a6:	690b      	ldr	r3, [r1, #16]
 80090a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090ac:	4293      	cmp	r3, r2
 80090ae:	bfb8      	it	lt
 80090b0:	4613      	movlt	r3, r2
 80090b2:	6033      	str	r3, [r6, #0]
 80090b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090b8:	4607      	mov	r7, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	b10a      	cbz	r2, 80090c2 <_printf_common+0x26>
 80090be:	3301      	adds	r3, #1
 80090c0:	6033      	str	r3, [r6, #0]
 80090c2:	6823      	ldr	r3, [r4, #0]
 80090c4:	0699      	lsls	r1, r3, #26
 80090c6:	bf42      	ittt	mi
 80090c8:	6833      	ldrmi	r3, [r6, #0]
 80090ca:	3302      	addmi	r3, #2
 80090cc:	6033      	strmi	r3, [r6, #0]
 80090ce:	6825      	ldr	r5, [r4, #0]
 80090d0:	f015 0506 	ands.w	r5, r5, #6
 80090d4:	d106      	bne.n	80090e4 <_printf_common+0x48>
 80090d6:	f104 0a19 	add.w	sl, r4, #25
 80090da:	68e3      	ldr	r3, [r4, #12]
 80090dc:	6832      	ldr	r2, [r6, #0]
 80090de:	1a9b      	subs	r3, r3, r2
 80090e0:	42ab      	cmp	r3, r5
 80090e2:	dc26      	bgt.n	8009132 <_printf_common+0x96>
 80090e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80090e8:	6822      	ldr	r2, [r4, #0]
 80090ea:	3b00      	subs	r3, #0
 80090ec:	bf18      	it	ne
 80090ee:	2301      	movne	r3, #1
 80090f0:	0692      	lsls	r2, r2, #26
 80090f2:	d42b      	bmi.n	800914c <_printf_common+0xb0>
 80090f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80090f8:	4641      	mov	r1, r8
 80090fa:	4638      	mov	r0, r7
 80090fc:	47c8      	blx	r9
 80090fe:	3001      	adds	r0, #1
 8009100:	d01e      	beq.n	8009140 <_printf_common+0xa4>
 8009102:	6823      	ldr	r3, [r4, #0]
 8009104:	6922      	ldr	r2, [r4, #16]
 8009106:	f003 0306 	and.w	r3, r3, #6
 800910a:	2b04      	cmp	r3, #4
 800910c:	bf02      	ittt	eq
 800910e:	68e5      	ldreq	r5, [r4, #12]
 8009110:	6833      	ldreq	r3, [r6, #0]
 8009112:	1aed      	subeq	r5, r5, r3
 8009114:	68a3      	ldr	r3, [r4, #8]
 8009116:	bf0c      	ite	eq
 8009118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800911c:	2500      	movne	r5, #0
 800911e:	4293      	cmp	r3, r2
 8009120:	bfc4      	itt	gt
 8009122:	1a9b      	subgt	r3, r3, r2
 8009124:	18ed      	addgt	r5, r5, r3
 8009126:	2600      	movs	r6, #0
 8009128:	341a      	adds	r4, #26
 800912a:	42b5      	cmp	r5, r6
 800912c:	d11a      	bne.n	8009164 <_printf_common+0xc8>
 800912e:	2000      	movs	r0, #0
 8009130:	e008      	b.n	8009144 <_printf_common+0xa8>
 8009132:	2301      	movs	r3, #1
 8009134:	4652      	mov	r2, sl
 8009136:	4641      	mov	r1, r8
 8009138:	4638      	mov	r0, r7
 800913a:	47c8      	blx	r9
 800913c:	3001      	adds	r0, #1
 800913e:	d103      	bne.n	8009148 <_printf_common+0xac>
 8009140:	f04f 30ff 	mov.w	r0, #4294967295
 8009144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009148:	3501      	adds	r5, #1
 800914a:	e7c6      	b.n	80090da <_printf_common+0x3e>
 800914c:	18e1      	adds	r1, r4, r3
 800914e:	1c5a      	adds	r2, r3, #1
 8009150:	2030      	movs	r0, #48	@ 0x30
 8009152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009156:	4422      	add	r2, r4
 8009158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800915c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009160:	3302      	adds	r3, #2
 8009162:	e7c7      	b.n	80090f4 <_printf_common+0x58>
 8009164:	2301      	movs	r3, #1
 8009166:	4622      	mov	r2, r4
 8009168:	4641      	mov	r1, r8
 800916a:	4638      	mov	r0, r7
 800916c:	47c8      	blx	r9
 800916e:	3001      	adds	r0, #1
 8009170:	d0e6      	beq.n	8009140 <_printf_common+0xa4>
 8009172:	3601      	adds	r6, #1
 8009174:	e7d9      	b.n	800912a <_printf_common+0x8e>
	...

08009178 <_printf_i>:
 8009178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800917c:	7e0f      	ldrb	r7, [r1, #24]
 800917e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009180:	2f78      	cmp	r7, #120	@ 0x78
 8009182:	4691      	mov	r9, r2
 8009184:	4680      	mov	r8, r0
 8009186:	460c      	mov	r4, r1
 8009188:	469a      	mov	sl, r3
 800918a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800918e:	d807      	bhi.n	80091a0 <_printf_i+0x28>
 8009190:	2f62      	cmp	r7, #98	@ 0x62
 8009192:	d80a      	bhi.n	80091aa <_printf_i+0x32>
 8009194:	2f00      	cmp	r7, #0
 8009196:	f000 80d1 	beq.w	800933c <_printf_i+0x1c4>
 800919a:	2f58      	cmp	r7, #88	@ 0x58
 800919c:	f000 80b8 	beq.w	8009310 <_printf_i+0x198>
 80091a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091a8:	e03a      	b.n	8009220 <_printf_i+0xa8>
 80091aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091ae:	2b15      	cmp	r3, #21
 80091b0:	d8f6      	bhi.n	80091a0 <_printf_i+0x28>
 80091b2:	a101      	add	r1, pc, #4	@ (adr r1, 80091b8 <_printf_i+0x40>)
 80091b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091b8:	08009211 	.word	0x08009211
 80091bc:	08009225 	.word	0x08009225
 80091c0:	080091a1 	.word	0x080091a1
 80091c4:	080091a1 	.word	0x080091a1
 80091c8:	080091a1 	.word	0x080091a1
 80091cc:	080091a1 	.word	0x080091a1
 80091d0:	08009225 	.word	0x08009225
 80091d4:	080091a1 	.word	0x080091a1
 80091d8:	080091a1 	.word	0x080091a1
 80091dc:	080091a1 	.word	0x080091a1
 80091e0:	080091a1 	.word	0x080091a1
 80091e4:	08009323 	.word	0x08009323
 80091e8:	0800924f 	.word	0x0800924f
 80091ec:	080092dd 	.word	0x080092dd
 80091f0:	080091a1 	.word	0x080091a1
 80091f4:	080091a1 	.word	0x080091a1
 80091f8:	08009345 	.word	0x08009345
 80091fc:	080091a1 	.word	0x080091a1
 8009200:	0800924f 	.word	0x0800924f
 8009204:	080091a1 	.word	0x080091a1
 8009208:	080091a1 	.word	0x080091a1
 800920c:	080092e5 	.word	0x080092e5
 8009210:	6833      	ldr	r3, [r6, #0]
 8009212:	1d1a      	adds	r2, r3, #4
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6032      	str	r2, [r6, #0]
 8009218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800921c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009220:	2301      	movs	r3, #1
 8009222:	e09c      	b.n	800935e <_printf_i+0x1e6>
 8009224:	6833      	ldr	r3, [r6, #0]
 8009226:	6820      	ldr	r0, [r4, #0]
 8009228:	1d19      	adds	r1, r3, #4
 800922a:	6031      	str	r1, [r6, #0]
 800922c:	0606      	lsls	r6, r0, #24
 800922e:	d501      	bpl.n	8009234 <_printf_i+0xbc>
 8009230:	681d      	ldr	r5, [r3, #0]
 8009232:	e003      	b.n	800923c <_printf_i+0xc4>
 8009234:	0645      	lsls	r5, r0, #25
 8009236:	d5fb      	bpl.n	8009230 <_printf_i+0xb8>
 8009238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800923c:	2d00      	cmp	r5, #0
 800923e:	da03      	bge.n	8009248 <_printf_i+0xd0>
 8009240:	232d      	movs	r3, #45	@ 0x2d
 8009242:	426d      	negs	r5, r5
 8009244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009248:	4858      	ldr	r0, [pc, #352]	@ (80093ac <_printf_i+0x234>)
 800924a:	230a      	movs	r3, #10
 800924c:	e011      	b.n	8009272 <_printf_i+0xfa>
 800924e:	6821      	ldr	r1, [r4, #0]
 8009250:	6833      	ldr	r3, [r6, #0]
 8009252:	0608      	lsls	r0, r1, #24
 8009254:	f853 5b04 	ldr.w	r5, [r3], #4
 8009258:	d402      	bmi.n	8009260 <_printf_i+0xe8>
 800925a:	0649      	lsls	r1, r1, #25
 800925c:	bf48      	it	mi
 800925e:	b2ad      	uxthmi	r5, r5
 8009260:	2f6f      	cmp	r7, #111	@ 0x6f
 8009262:	4852      	ldr	r0, [pc, #328]	@ (80093ac <_printf_i+0x234>)
 8009264:	6033      	str	r3, [r6, #0]
 8009266:	bf14      	ite	ne
 8009268:	230a      	movne	r3, #10
 800926a:	2308      	moveq	r3, #8
 800926c:	2100      	movs	r1, #0
 800926e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009272:	6866      	ldr	r6, [r4, #4]
 8009274:	60a6      	str	r6, [r4, #8]
 8009276:	2e00      	cmp	r6, #0
 8009278:	db05      	blt.n	8009286 <_printf_i+0x10e>
 800927a:	6821      	ldr	r1, [r4, #0]
 800927c:	432e      	orrs	r6, r5
 800927e:	f021 0104 	bic.w	r1, r1, #4
 8009282:	6021      	str	r1, [r4, #0]
 8009284:	d04b      	beq.n	800931e <_printf_i+0x1a6>
 8009286:	4616      	mov	r6, r2
 8009288:	fbb5 f1f3 	udiv	r1, r5, r3
 800928c:	fb03 5711 	mls	r7, r3, r1, r5
 8009290:	5dc7      	ldrb	r7, [r0, r7]
 8009292:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009296:	462f      	mov	r7, r5
 8009298:	42bb      	cmp	r3, r7
 800929a:	460d      	mov	r5, r1
 800929c:	d9f4      	bls.n	8009288 <_printf_i+0x110>
 800929e:	2b08      	cmp	r3, #8
 80092a0:	d10b      	bne.n	80092ba <_printf_i+0x142>
 80092a2:	6823      	ldr	r3, [r4, #0]
 80092a4:	07df      	lsls	r7, r3, #31
 80092a6:	d508      	bpl.n	80092ba <_printf_i+0x142>
 80092a8:	6923      	ldr	r3, [r4, #16]
 80092aa:	6861      	ldr	r1, [r4, #4]
 80092ac:	4299      	cmp	r1, r3
 80092ae:	bfde      	ittt	le
 80092b0:	2330      	movle	r3, #48	@ 0x30
 80092b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092ba:	1b92      	subs	r2, r2, r6
 80092bc:	6122      	str	r2, [r4, #16]
 80092be:	f8cd a000 	str.w	sl, [sp]
 80092c2:	464b      	mov	r3, r9
 80092c4:	aa03      	add	r2, sp, #12
 80092c6:	4621      	mov	r1, r4
 80092c8:	4640      	mov	r0, r8
 80092ca:	f7ff fee7 	bl	800909c <_printf_common>
 80092ce:	3001      	adds	r0, #1
 80092d0:	d14a      	bne.n	8009368 <_printf_i+0x1f0>
 80092d2:	f04f 30ff 	mov.w	r0, #4294967295
 80092d6:	b004      	add	sp, #16
 80092d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092dc:	6823      	ldr	r3, [r4, #0]
 80092de:	f043 0320 	orr.w	r3, r3, #32
 80092e2:	6023      	str	r3, [r4, #0]
 80092e4:	4832      	ldr	r0, [pc, #200]	@ (80093b0 <_printf_i+0x238>)
 80092e6:	2778      	movs	r7, #120	@ 0x78
 80092e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80092ec:	6823      	ldr	r3, [r4, #0]
 80092ee:	6831      	ldr	r1, [r6, #0]
 80092f0:	061f      	lsls	r7, r3, #24
 80092f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80092f6:	d402      	bmi.n	80092fe <_printf_i+0x186>
 80092f8:	065f      	lsls	r7, r3, #25
 80092fa:	bf48      	it	mi
 80092fc:	b2ad      	uxthmi	r5, r5
 80092fe:	6031      	str	r1, [r6, #0]
 8009300:	07d9      	lsls	r1, r3, #31
 8009302:	bf44      	itt	mi
 8009304:	f043 0320 	orrmi.w	r3, r3, #32
 8009308:	6023      	strmi	r3, [r4, #0]
 800930a:	b11d      	cbz	r5, 8009314 <_printf_i+0x19c>
 800930c:	2310      	movs	r3, #16
 800930e:	e7ad      	b.n	800926c <_printf_i+0xf4>
 8009310:	4826      	ldr	r0, [pc, #152]	@ (80093ac <_printf_i+0x234>)
 8009312:	e7e9      	b.n	80092e8 <_printf_i+0x170>
 8009314:	6823      	ldr	r3, [r4, #0]
 8009316:	f023 0320 	bic.w	r3, r3, #32
 800931a:	6023      	str	r3, [r4, #0]
 800931c:	e7f6      	b.n	800930c <_printf_i+0x194>
 800931e:	4616      	mov	r6, r2
 8009320:	e7bd      	b.n	800929e <_printf_i+0x126>
 8009322:	6833      	ldr	r3, [r6, #0]
 8009324:	6825      	ldr	r5, [r4, #0]
 8009326:	6961      	ldr	r1, [r4, #20]
 8009328:	1d18      	adds	r0, r3, #4
 800932a:	6030      	str	r0, [r6, #0]
 800932c:	062e      	lsls	r6, r5, #24
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	d501      	bpl.n	8009336 <_printf_i+0x1be>
 8009332:	6019      	str	r1, [r3, #0]
 8009334:	e002      	b.n	800933c <_printf_i+0x1c4>
 8009336:	0668      	lsls	r0, r5, #25
 8009338:	d5fb      	bpl.n	8009332 <_printf_i+0x1ba>
 800933a:	8019      	strh	r1, [r3, #0]
 800933c:	2300      	movs	r3, #0
 800933e:	6123      	str	r3, [r4, #16]
 8009340:	4616      	mov	r6, r2
 8009342:	e7bc      	b.n	80092be <_printf_i+0x146>
 8009344:	6833      	ldr	r3, [r6, #0]
 8009346:	1d1a      	adds	r2, r3, #4
 8009348:	6032      	str	r2, [r6, #0]
 800934a:	681e      	ldr	r6, [r3, #0]
 800934c:	6862      	ldr	r2, [r4, #4]
 800934e:	2100      	movs	r1, #0
 8009350:	4630      	mov	r0, r6
 8009352:	f7f6 ff3d 	bl	80001d0 <memchr>
 8009356:	b108      	cbz	r0, 800935c <_printf_i+0x1e4>
 8009358:	1b80      	subs	r0, r0, r6
 800935a:	6060      	str	r0, [r4, #4]
 800935c:	6863      	ldr	r3, [r4, #4]
 800935e:	6123      	str	r3, [r4, #16]
 8009360:	2300      	movs	r3, #0
 8009362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009366:	e7aa      	b.n	80092be <_printf_i+0x146>
 8009368:	6923      	ldr	r3, [r4, #16]
 800936a:	4632      	mov	r2, r6
 800936c:	4649      	mov	r1, r9
 800936e:	4640      	mov	r0, r8
 8009370:	47d0      	blx	sl
 8009372:	3001      	adds	r0, #1
 8009374:	d0ad      	beq.n	80092d2 <_printf_i+0x15a>
 8009376:	6823      	ldr	r3, [r4, #0]
 8009378:	079b      	lsls	r3, r3, #30
 800937a:	d413      	bmi.n	80093a4 <_printf_i+0x22c>
 800937c:	68e0      	ldr	r0, [r4, #12]
 800937e:	9b03      	ldr	r3, [sp, #12]
 8009380:	4298      	cmp	r0, r3
 8009382:	bfb8      	it	lt
 8009384:	4618      	movlt	r0, r3
 8009386:	e7a6      	b.n	80092d6 <_printf_i+0x15e>
 8009388:	2301      	movs	r3, #1
 800938a:	4632      	mov	r2, r6
 800938c:	4649      	mov	r1, r9
 800938e:	4640      	mov	r0, r8
 8009390:	47d0      	blx	sl
 8009392:	3001      	adds	r0, #1
 8009394:	d09d      	beq.n	80092d2 <_printf_i+0x15a>
 8009396:	3501      	adds	r5, #1
 8009398:	68e3      	ldr	r3, [r4, #12]
 800939a:	9903      	ldr	r1, [sp, #12]
 800939c:	1a5b      	subs	r3, r3, r1
 800939e:	42ab      	cmp	r3, r5
 80093a0:	dcf2      	bgt.n	8009388 <_printf_i+0x210>
 80093a2:	e7eb      	b.n	800937c <_printf_i+0x204>
 80093a4:	2500      	movs	r5, #0
 80093a6:	f104 0619 	add.w	r6, r4, #25
 80093aa:	e7f5      	b.n	8009398 <_printf_i+0x220>
 80093ac:	0800d60e 	.word	0x0800d60e
 80093b0:	0800d61f 	.word	0x0800d61f

080093b4 <std>:
 80093b4:	2300      	movs	r3, #0
 80093b6:	b510      	push	{r4, lr}
 80093b8:	4604      	mov	r4, r0
 80093ba:	e9c0 3300 	strd	r3, r3, [r0]
 80093be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093c2:	6083      	str	r3, [r0, #8]
 80093c4:	8181      	strh	r1, [r0, #12]
 80093c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80093c8:	81c2      	strh	r2, [r0, #14]
 80093ca:	6183      	str	r3, [r0, #24]
 80093cc:	4619      	mov	r1, r3
 80093ce:	2208      	movs	r2, #8
 80093d0:	305c      	adds	r0, #92	@ 0x5c
 80093d2:	f000 fa23 	bl	800981c <memset>
 80093d6:	4b0d      	ldr	r3, [pc, #52]	@ (800940c <std+0x58>)
 80093d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80093da:	4b0d      	ldr	r3, [pc, #52]	@ (8009410 <std+0x5c>)
 80093dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093de:	4b0d      	ldr	r3, [pc, #52]	@ (8009414 <std+0x60>)
 80093e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009418 <std+0x64>)
 80093e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80093e6:	4b0d      	ldr	r3, [pc, #52]	@ (800941c <std+0x68>)
 80093e8:	6224      	str	r4, [r4, #32]
 80093ea:	429c      	cmp	r4, r3
 80093ec:	d006      	beq.n	80093fc <std+0x48>
 80093ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093f2:	4294      	cmp	r4, r2
 80093f4:	d002      	beq.n	80093fc <std+0x48>
 80093f6:	33d0      	adds	r3, #208	@ 0xd0
 80093f8:	429c      	cmp	r4, r3
 80093fa:	d105      	bne.n	8009408 <std+0x54>
 80093fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009404:	f000 ba86 	b.w	8009914 <__retarget_lock_init_recursive>
 8009408:	bd10      	pop	{r4, pc}
 800940a:	bf00      	nop
 800940c:	0800966d 	.word	0x0800966d
 8009410:	0800968f 	.word	0x0800968f
 8009414:	080096c7 	.word	0x080096c7
 8009418:	080096eb 	.word	0x080096eb
 800941c:	20002fd0 	.word	0x20002fd0

08009420 <stdio_exit_handler>:
 8009420:	4a02      	ldr	r2, [pc, #8]	@ (800942c <stdio_exit_handler+0xc>)
 8009422:	4903      	ldr	r1, [pc, #12]	@ (8009430 <stdio_exit_handler+0x10>)
 8009424:	4803      	ldr	r0, [pc, #12]	@ (8009434 <stdio_exit_handler+0x14>)
 8009426:	f000 b869 	b.w	80094fc <_fwalk_sglue>
 800942a:	bf00      	nop
 800942c:	2000140c 	.word	0x2000140c
 8009430:	0800b519 	.word	0x0800b519
 8009434:	2000141c 	.word	0x2000141c

08009438 <cleanup_stdio>:
 8009438:	6841      	ldr	r1, [r0, #4]
 800943a:	4b0c      	ldr	r3, [pc, #48]	@ (800946c <cleanup_stdio+0x34>)
 800943c:	4299      	cmp	r1, r3
 800943e:	b510      	push	{r4, lr}
 8009440:	4604      	mov	r4, r0
 8009442:	d001      	beq.n	8009448 <cleanup_stdio+0x10>
 8009444:	f002 f868 	bl	800b518 <_fflush_r>
 8009448:	68a1      	ldr	r1, [r4, #8]
 800944a:	4b09      	ldr	r3, [pc, #36]	@ (8009470 <cleanup_stdio+0x38>)
 800944c:	4299      	cmp	r1, r3
 800944e:	d002      	beq.n	8009456 <cleanup_stdio+0x1e>
 8009450:	4620      	mov	r0, r4
 8009452:	f002 f861 	bl	800b518 <_fflush_r>
 8009456:	68e1      	ldr	r1, [r4, #12]
 8009458:	4b06      	ldr	r3, [pc, #24]	@ (8009474 <cleanup_stdio+0x3c>)
 800945a:	4299      	cmp	r1, r3
 800945c:	d004      	beq.n	8009468 <cleanup_stdio+0x30>
 800945e:	4620      	mov	r0, r4
 8009460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009464:	f002 b858 	b.w	800b518 <_fflush_r>
 8009468:	bd10      	pop	{r4, pc}
 800946a:	bf00      	nop
 800946c:	20002fd0 	.word	0x20002fd0
 8009470:	20003038 	.word	0x20003038
 8009474:	200030a0 	.word	0x200030a0

08009478 <global_stdio_init.part.0>:
 8009478:	b510      	push	{r4, lr}
 800947a:	4b0b      	ldr	r3, [pc, #44]	@ (80094a8 <global_stdio_init.part.0+0x30>)
 800947c:	4c0b      	ldr	r4, [pc, #44]	@ (80094ac <global_stdio_init.part.0+0x34>)
 800947e:	4a0c      	ldr	r2, [pc, #48]	@ (80094b0 <global_stdio_init.part.0+0x38>)
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	4620      	mov	r0, r4
 8009484:	2200      	movs	r2, #0
 8009486:	2104      	movs	r1, #4
 8009488:	f7ff ff94 	bl	80093b4 <std>
 800948c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009490:	2201      	movs	r2, #1
 8009492:	2109      	movs	r1, #9
 8009494:	f7ff ff8e 	bl	80093b4 <std>
 8009498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800949c:	2202      	movs	r2, #2
 800949e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a2:	2112      	movs	r1, #18
 80094a4:	f7ff bf86 	b.w	80093b4 <std>
 80094a8:	20003108 	.word	0x20003108
 80094ac:	20002fd0 	.word	0x20002fd0
 80094b0:	08009421 	.word	0x08009421

080094b4 <__sfp_lock_acquire>:
 80094b4:	4801      	ldr	r0, [pc, #4]	@ (80094bc <__sfp_lock_acquire+0x8>)
 80094b6:	f000 ba2e 	b.w	8009916 <__retarget_lock_acquire_recursive>
 80094ba:	bf00      	nop
 80094bc:	20003111 	.word	0x20003111

080094c0 <__sfp_lock_release>:
 80094c0:	4801      	ldr	r0, [pc, #4]	@ (80094c8 <__sfp_lock_release+0x8>)
 80094c2:	f000 ba29 	b.w	8009918 <__retarget_lock_release_recursive>
 80094c6:	bf00      	nop
 80094c8:	20003111 	.word	0x20003111

080094cc <__sinit>:
 80094cc:	b510      	push	{r4, lr}
 80094ce:	4604      	mov	r4, r0
 80094d0:	f7ff fff0 	bl	80094b4 <__sfp_lock_acquire>
 80094d4:	6a23      	ldr	r3, [r4, #32]
 80094d6:	b11b      	cbz	r3, 80094e0 <__sinit+0x14>
 80094d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094dc:	f7ff bff0 	b.w	80094c0 <__sfp_lock_release>
 80094e0:	4b04      	ldr	r3, [pc, #16]	@ (80094f4 <__sinit+0x28>)
 80094e2:	6223      	str	r3, [r4, #32]
 80094e4:	4b04      	ldr	r3, [pc, #16]	@ (80094f8 <__sinit+0x2c>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1f5      	bne.n	80094d8 <__sinit+0xc>
 80094ec:	f7ff ffc4 	bl	8009478 <global_stdio_init.part.0>
 80094f0:	e7f2      	b.n	80094d8 <__sinit+0xc>
 80094f2:	bf00      	nop
 80094f4:	08009439 	.word	0x08009439
 80094f8:	20003108 	.word	0x20003108

080094fc <_fwalk_sglue>:
 80094fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009500:	4607      	mov	r7, r0
 8009502:	4688      	mov	r8, r1
 8009504:	4614      	mov	r4, r2
 8009506:	2600      	movs	r6, #0
 8009508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800950c:	f1b9 0901 	subs.w	r9, r9, #1
 8009510:	d505      	bpl.n	800951e <_fwalk_sglue+0x22>
 8009512:	6824      	ldr	r4, [r4, #0]
 8009514:	2c00      	cmp	r4, #0
 8009516:	d1f7      	bne.n	8009508 <_fwalk_sglue+0xc>
 8009518:	4630      	mov	r0, r6
 800951a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800951e:	89ab      	ldrh	r3, [r5, #12]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d907      	bls.n	8009534 <_fwalk_sglue+0x38>
 8009524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009528:	3301      	adds	r3, #1
 800952a:	d003      	beq.n	8009534 <_fwalk_sglue+0x38>
 800952c:	4629      	mov	r1, r5
 800952e:	4638      	mov	r0, r7
 8009530:	47c0      	blx	r8
 8009532:	4306      	orrs	r6, r0
 8009534:	3568      	adds	r5, #104	@ 0x68
 8009536:	e7e9      	b.n	800950c <_fwalk_sglue+0x10>

08009538 <iprintf>:
 8009538:	b40f      	push	{r0, r1, r2, r3}
 800953a:	b507      	push	{r0, r1, r2, lr}
 800953c:	4906      	ldr	r1, [pc, #24]	@ (8009558 <iprintf+0x20>)
 800953e:	ab04      	add	r3, sp, #16
 8009540:	6808      	ldr	r0, [r1, #0]
 8009542:	f853 2b04 	ldr.w	r2, [r3], #4
 8009546:	6881      	ldr	r1, [r0, #8]
 8009548:	9301      	str	r3, [sp, #4]
 800954a:	f001 fe49 	bl	800b1e0 <_vfiprintf_r>
 800954e:	b003      	add	sp, #12
 8009550:	f85d eb04 	ldr.w	lr, [sp], #4
 8009554:	b004      	add	sp, #16
 8009556:	4770      	bx	lr
 8009558:	20001418 	.word	0x20001418

0800955c <putchar>:
 800955c:	4b02      	ldr	r3, [pc, #8]	@ (8009568 <putchar+0xc>)
 800955e:	4601      	mov	r1, r0
 8009560:	6818      	ldr	r0, [r3, #0]
 8009562:	6882      	ldr	r2, [r0, #8]
 8009564:	f002 b862 	b.w	800b62c <_putc_r>
 8009568:	20001418 	.word	0x20001418

0800956c <_puts_r>:
 800956c:	6a03      	ldr	r3, [r0, #32]
 800956e:	b570      	push	{r4, r5, r6, lr}
 8009570:	6884      	ldr	r4, [r0, #8]
 8009572:	4605      	mov	r5, r0
 8009574:	460e      	mov	r6, r1
 8009576:	b90b      	cbnz	r3, 800957c <_puts_r+0x10>
 8009578:	f7ff ffa8 	bl	80094cc <__sinit>
 800957c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800957e:	07db      	lsls	r3, r3, #31
 8009580:	d405      	bmi.n	800958e <_puts_r+0x22>
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	0598      	lsls	r0, r3, #22
 8009586:	d402      	bmi.n	800958e <_puts_r+0x22>
 8009588:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800958a:	f000 f9c4 	bl	8009916 <__retarget_lock_acquire_recursive>
 800958e:	89a3      	ldrh	r3, [r4, #12]
 8009590:	0719      	lsls	r1, r3, #28
 8009592:	d502      	bpl.n	800959a <_puts_r+0x2e>
 8009594:	6923      	ldr	r3, [r4, #16]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d135      	bne.n	8009606 <_puts_r+0x9a>
 800959a:	4621      	mov	r1, r4
 800959c:	4628      	mov	r0, r5
 800959e:	f000 f8e7 	bl	8009770 <__swsetup_r>
 80095a2:	b380      	cbz	r0, 8009606 <_puts_r+0x9a>
 80095a4:	f04f 35ff 	mov.w	r5, #4294967295
 80095a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095aa:	07da      	lsls	r2, r3, #31
 80095ac:	d405      	bmi.n	80095ba <_puts_r+0x4e>
 80095ae:	89a3      	ldrh	r3, [r4, #12]
 80095b0:	059b      	lsls	r3, r3, #22
 80095b2:	d402      	bmi.n	80095ba <_puts_r+0x4e>
 80095b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095b6:	f000 f9af 	bl	8009918 <__retarget_lock_release_recursive>
 80095ba:	4628      	mov	r0, r5
 80095bc:	bd70      	pop	{r4, r5, r6, pc}
 80095be:	2b00      	cmp	r3, #0
 80095c0:	da04      	bge.n	80095cc <_puts_r+0x60>
 80095c2:	69a2      	ldr	r2, [r4, #24]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	dc17      	bgt.n	80095f8 <_puts_r+0x8c>
 80095c8:	290a      	cmp	r1, #10
 80095ca:	d015      	beq.n	80095f8 <_puts_r+0x8c>
 80095cc:	6823      	ldr	r3, [r4, #0]
 80095ce:	1c5a      	adds	r2, r3, #1
 80095d0:	6022      	str	r2, [r4, #0]
 80095d2:	7019      	strb	r1, [r3, #0]
 80095d4:	68a3      	ldr	r3, [r4, #8]
 80095d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095da:	3b01      	subs	r3, #1
 80095dc:	60a3      	str	r3, [r4, #8]
 80095de:	2900      	cmp	r1, #0
 80095e0:	d1ed      	bne.n	80095be <_puts_r+0x52>
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	da11      	bge.n	800960a <_puts_r+0x9e>
 80095e6:	4622      	mov	r2, r4
 80095e8:	210a      	movs	r1, #10
 80095ea:	4628      	mov	r0, r5
 80095ec:	f000 f881 	bl	80096f2 <__swbuf_r>
 80095f0:	3001      	adds	r0, #1
 80095f2:	d0d7      	beq.n	80095a4 <_puts_r+0x38>
 80095f4:	250a      	movs	r5, #10
 80095f6:	e7d7      	b.n	80095a8 <_puts_r+0x3c>
 80095f8:	4622      	mov	r2, r4
 80095fa:	4628      	mov	r0, r5
 80095fc:	f000 f879 	bl	80096f2 <__swbuf_r>
 8009600:	3001      	adds	r0, #1
 8009602:	d1e7      	bne.n	80095d4 <_puts_r+0x68>
 8009604:	e7ce      	b.n	80095a4 <_puts_r+0x38>
 8009606:	3e01      	subs	r6, #1
 8009608:	e7e4      	b.n	80095d4 <_puts_r+0x68>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	1c5a      	adds	r2, r3, #1
 800960e:	6022      	str	r2, [r4, #0]
 8009610:	220a      	movs	r2, #10
 8009612:	701a      	strb	r2, [r3, #0]
 8009614:	e7ee      	b.n	80095f4 <_puts_r+0x88>
	...

08009618 <puts>:
 8009618:	4b02      	ldr	r3, [pc, #8]	@ (8009624 <puts+0xc>)
 800961a:	4601      	mov	r1, r0
 800961c:	6818      	ldr	r0, [r3, #0]
 800961e:	f7ff bfa5 	b.w	800956c <_puts_r>
 8009622:	bf00      	nop
 8009624:	20001418 	.word	0x20001418

08009628 <siprintf>:
 8009628:	b40e      	push	{r1, r2, r3}
 800962a:	b510      	push	{r4, lr}
 800962c:	b09d      	sub	sp, #116	@ 0x74
 800962e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009630:	9002      	str	r0, [sp, #8]
 8009632:	9006      	str	r0, [sp, #24]
 8009634:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009638:	480a      	ldr	r0, [pc, #40]	@ (8009664 <siprintf+0x3c>)
 800963a:	9107      	str	r1, [sp, #28]
 800963c:	9104      	str	r1, [sp, #16]
 800963e:	490a      	ldr	r1, [pc, #40]	@ (8009668 <siprintf+0x40>)
 8009640:	f853 2b04 	ldr.w	r2, [r3], #4
 8009644:	9105      	str	r1, [sp, #20]
 8009646:	2400      	movs	r4, #0
 8009648:	a902      	add	r1, sp, #8
 800964a:	6800      	ldr	r0, [r0, #0]
 800964c:	9301      	str	r3, [sp, #4]
 800964e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009650:	f001 fca0 	bl	800af94 <_svfiprintf_r>
 8009654:	9b02      	ldr	r3, [sp, #8]
 8009656:	701c      	strb	r4, [r3, #0]
 8009658:	b01d      	add	sp, #116	@ 0x74
 800965a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800965e:	b003      	add	sp, #12
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	20001418 	.word	0x20001418
 8009668:	ffff0208 	.word	0xffff0208

0800966c <__sread>:
 800966c:	b510      	push	{r4, lr}
 800966e:	460c      	mov	r4, r1
 8009670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009674:	f000 f900 	bl	8009878 <_read_r>
 8009678:	2800      	cmp	r0, #0
 800967a:	bfab      	itete	ge
 800967c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800967e:	89a3      	ldrhlt	r3, [r4, #12]
 8009680:	181b      	addge	r3, r3, r0
 8009682:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009686:	bfac      	ite	ge
 8009688:	6563      	strge	r3, [r4, #84]	@ 0x54
 800968a:	81a3      	strhlt	r3, [r4, #12]
 800968c:	bd10      	pop	{r4, pc}

0800968e <__swrite>:
 800968e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009692:	461f      	mov	r7, r3
 8009694:	898b      	ldrh	r3, [r1, #12]
 8009696:	05db      	lsls	r3, r3, #23
 8009698:	4605      	mov	r5, r0
 800969a:	460c      	mov	r4, r1
 800969c:	4616      	mov	r6, r2
 800969e:	d505      	bpl.n	80096ac <__swrite+0x1e>
 80096a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a4:	2302      	movs	r3, #2
 80096a6:	2200      	movs	r2, #0
 80096a8:	f000 f8d4 	bl	8009854 <_lseek_r>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	4632      	mov	r2, r6
 80096ba:	463b      	mov	r3, r7
 80096bc:	4628      	mov	r0, r5
 80096be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096c2:	f000 b8eb 	b.w	800989c <_write_r>

080096c6 <__sseek>:
 80096c6:	b510      	push	{r4, lr}
 80096c8:	460c      	mov	r4, r1
 80096ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ce:	f000 f8c1 	bl	8009854 <_lseek_r>
 80096d2:	1c43      	adds	r3, r0, #1
 80096d4:	89a3      	ldrh	r3, [r4, #12]
 80096d6:	bf15      	itete	ne
 80096d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80096da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80096de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80096e2:	81a3      	strheq	r3, [r4, #12]
 80096e4:	bf18      	it	ne
 80096e6:	81a3      	strhne	r3, [r4, #12]
 80096e8:	bd10      	pop	{r4, pc}

080096ea <__sclose>:
 80096ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ee:	f000 b8a1 	b.w	8009834 <_close_r>

080096f2 <__swbuf_r>:
 80096f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f4:	460e      	mov	r6, r1
 80096f6:	4614      	mov	r4, r2
 80096f8:	4605      	mov	r5, r0
 80096fa:	b118      	cbz	r0, 8009704 <__swbuf_r+0x12>
 80096fc:	6a03      	ldr	r3, [r0, #32]
 80096fe:	b90b      	cbnz	r3, 8009704 <__swbuf_r+0x12>
 8009700:	f7ff fee4 	bl	80094cc <__sinit>
 8009704:	69a3      	ldr	r3, [r4, #24]
 8009706:	60a3      	str	r3, [r4, #8]
 8009708:	89a3      	ldrh	r3, [r4, #12]
 800970a:	071a      	lsls	r2, r3, #28
 800970c:	d501      	bpl.n	8009712 <__swbuf_r+0x20>
 800970e:	6923      	ldr	r3, [r4, #16]
 8009710:	b943      	cbnz	r3, 8009724 <__swbuf_r+0x32>
 8009712:	4621      	mov	r1, r4
 8009714:	4628      	mov	r0, r5
 8009716:	f000 f82b 	bl	8009770 <__swsetup_r>
 800971a:	b118      	cbz	r0, 8009724 <__swbuf_r+0x32>
 800971c:	f04f 37ff 	mov.w	r7, #4294967295
 8009720:	4638      	mov	r0, r7
 8009722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009724:	6823      	ldr	r3, [r4, #0]
 8009726:	6922      	ldr	r2, [r4, #16]
 8009728:	1a98      	subs	r0, r3, r2
 800972a:	6963      	ldr	r3, [r4, #20]
 800972c:	b2f6      	uxtb	r6, r6
 800972e:	4283      	cmp	r3, r0
 8009730:	4637      	mov	r7, r6
 8009732:	dc05      	bgt.n	8009740 <__swbuf_r+0x4e>
 8009734:	4621      	mov	r1, r4
 8009736:	4628      	mov	r0, r5
 8009738:	f001 feee 	bl	800b518 <_fflush_r>
 800973c:	2800      	cmp	r0, #0
 800973e:	d1ed      	bne.n	800971c <__swbuf_r+0x2a>
 8009740:	68a3      	ldr	r3, [r4, #8]
 8009742:	3b01      	subs	r3, #1
 8009744:	60a3      	str	r3, [r4, #8]
 8009746:	6823      	ldr	r3, [r4, #0]
 8009748:	1c5a      	adds	r2, r3, #1
 800974a:	6022      	str	r2, [r4, #0]
 800974c:	701e      	strb	r6, [r3, #0]
 800974e:	6962      	ldr	r2, [r4, #20]
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	429a      	cmp	r2, r3
 8009754:	d004      	beq.n	8009760 <__swbuf_r+0x6e>
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	07db      	lsls	r3, r3, #31
 800975a:	d5e1      	bpl.n	8009720 <__swbuf_r+0x2e>
 800975c:	2e0a      	cmp	r6, #10
 800975e:	d1df      	bne.n	8009720 <__swbuf_r+0x2e>
 8009760:	4621      	mov	r1, r4
 8009762:	4628      	mov	r0, r5
 8009764:	f001 fed8 	bl	800b518 <_fflush_r>
 8009768:	2800      	cmp	r0, #0
 800976a:	d0d9      	beq.n	8009720 <__swbuf_r+0x2e>
 800976c:	e7d6      	b.n	800971c <__swbuf_r+0x2a>
	...

08009770 <__swsetup_r>:
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	4b29      	ldr	r3, [pc, #164]	@ (8009818 <__swsetup_r+0xa8>)
 8009774:	4605      	mov	r5, r0
 8009776:	6818      	ldr	r0, [r3, #0]
 8009778:	460c      	mov	r4, r1
 800977a:	b118      	cbz	r0, 8009784 <__swsetup_r+0x14>
 800977c:	6a03      	ldr	r3, [r0, #32]
 800977e:	b90b      	cbnz	r3, 8009784 <__swsetup_r+0x14>
 8009780:	f7ff fea4 	bl	80094cc <__sinit>
 8009784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009788:	0719      	lsls	r1, r3, #28
 800978a:	d422      	bmi.n	80097d2 <__swsetup_r+0x62>
 800978c:	06da      	lsls	r2, r3, #27
 800978e:	d407      	bmi.n	80097a0 <__swsetup_r+0x30>
 8009790:	2209      	movs	r2, #9
 8009792:	602a      	str	r2, [r5, #0]
 8009794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009798:	81a3      	strh	r3, [r4, #12]
 800979a:	f04f 30ff 	mov.w	r0, #4294967295
 800979e:	e033      	b.n	8009808 <__swsetup_r+0x98>
 80097a0:	0758      	lsls	r0, r3, #29
 80097a2:	d512      	bpl.n	80097ca <__swsetup_r+0x5a>
 80097a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097a6:	b141      	cbz	r1, 80097ba <__swsetup_r+0x4a>
 80097a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097ac:	4299      	cmp	r1, r3
 80097ae:	d002      	beq.n	80097b6 <__swsetup_r+0x46>
 80097b0:	4628      	mov	r0, r5
 80097b2:	f000 ff19 	bl	800a5e8 <_free_r>
 80097b6:	2300      	movs	r3, #0
 80097b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ba:	89a3      	ldrh	r3, [r4, #12]
 80097bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80097c0:	81a3      	strh	r3, [r4, #12]
 80097c2:	2300      	movs	r3, #0
 80097c4:	6063      	str	r3, [r4, #4]
 80097c6:	6923      	ldr	r3, [r4, #16]
 80097c8:	6023      	str	r3, [r4, #0]
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	f043 0308 	orr.w	r3, r3, #8
 80097d0:	81a3      	strh	r3, [r4, #12]
 80097d2:	6923      	ldr	r3, [r4, #16]
 80097d4:	b94b      	cbnz	r3, 80097ea <__swsetup_r+0x7a>
 80097d6:	89a3      	ldrh	r3, [r4, #12]
 80097d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097e0:	d003      	beq.n	80097ea <__swsetup_r+0x7a>
 80097e2:	4621      	mov	r1, r4
 80097e4:	4628      	mov	r0, r5
 80097e6:	f001 fee5 	bl	800b5b4 <__smakebuf_r>
 80097ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ee:	f013 0201 	ands.w	r2, r3, #1
 80097f2:	d00a      	beq.n	800980a <__swsetup_r+0x9a>
 80097f4:	2200      	movs	r2, #0
 80097f6:	60a2      	str	r2, [r4, #8]
 80097f8:	6962      	ldr	r2, [r4, #20]
 80097fa:	4252      	negs	r2, r2
 80097fc:	61a2      	str	r2, [r4, #24]
 80097fe:	6922      	ldr	r2, [r4, #16]
 8009800:	b942      	cbnz	r2, 8009814 <__swsetup_r+0xa4>
 8009802:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009806:	d1c5      	bne.n	8009794 <__swsetup_r+0x24>
 8009808:	bd38      	pop	{r3, r4, r5, pc}
 800980a:	0799      	lsls	r1, r3, #30
 800980c:	bf58      	it	pl
 800980e:	6962      	ldrpl	r2, [r4, #20]
 8009810:	60a2      	str	r2, [r4, #8]
 8009812:	e7f4      	b.n	80097fe <__swsetup_r+0x8e>
 8009814:	2000      	movs	r0, #0
 8009816:	e7f7      	b.n	8009808 <__swsetup_r+0x98>
 8009818:	20001418 	.word	0x20001418

0800981c <memset>:
 800981c:	4402      	add	r2, r0
 800981e:	4603      	mov	r3, r0
 8009820:	4293      	cmp	r3, r2
 8009822:	d100      	bne.n	8009826 <memset+0xa>
 8009824:	4770      	bx	lr
 8009826:	f803 1b01 	strb.w	r1, [r3], #1
 800982a:	e7f9      	b.n	8009820 <memset+0x4>

0800982c <_localeconv_r>:
 800982c:	4800      	ldr	r0, [pc, #0]	@ (8009830 <_localeconv_r+0x4>)
 800982e:	4770      	bx	lr
 8009830:	20001558 	.word	0x20001558

08009834 <_close_r>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	4d06      	ldr	r5, [pc, #24]	@ (8009850 <_close_r+0x1c>)
 8009838:	2300      	movs	r3, #0
 800983a:	4604      	mov	r4, r0
 800983c:	4608      	mov	r0, r1
 800983e:	602b      	str	r3, [r5, #0]
 8009840:	f7f8 fa37 	bl	8001cb2 <_close>
 8009844:	1c43      	adds	r3, r0, #1
 8009846:	d102      	bne.n	800984e <_close_r+0x1a>
 8009848:	682b      	ldr	r3, [r5, #0]
 800984a:	b103      	cbz	r3, 800984e <_close_r+0x1a>
 800984c:	6023      	str	r3, [r4, #0]
 800984e:	bd38      	pop	{r3, r4, r5, pc}
 8009850:	2000310c 	.word	0x2000310c

08009854 <_lseek_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	4d07      	ldr	r5, [pc, #28]	@ (8009874 <_lseek_r+0x20>)
 8009858:	4604      	mov	r4, r0
 800985a:	4608      	mov	r0, r1
 800985c:	4611      	mov	r1, r2
 800985e:	2200      	movs	r2, #0
 8009860:	602a      	str	r2, [r5, #0]
 8009862:	461a      	mov	r2, r3
 8009864:	f7f8 fa4c 	bl	8001d00 <_lseek>
 8009868:	1c43      	adds	r3, r0, #1
 800986a:	d102      	bne.n	8009872 <_lseek_r+0x1e>
 800986c:	682b      	ldr	r3, [r5, #0]
 800986e:	b103      	cbz	r3, 8009872 <_lseek_r+0x1e>
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	bd38      	pop	{r3, r4, r5, pc}
 8009874:	2000310c 	.word	0x2000310c

08009878 <_read_r>:
 8009878:	b538      	push	{r3, r4, r5, lr}
 800987a:	4d07      	ldr	r5, [pc, #28]	@ (8009898 <_read_r+0x20>)
 800987c:	4604      	mov	r4, r0
 800987e:	4608      	mov	r0, r1
 8009880:	4611      	mov	r1, r2
 8009882:	2200      	movs	r2, #0
 8009884:	602a      	str	r2, [r5, #0]
 8009886:	461a      	mov	r2, r3
 8009888:	f7f8 f9da 	bl	8001c40 <_read>
 800988c:	1c43      	adds	r3, r0, #1
 800988e:	d102      	bne.n	8009896 <_read_r+0x1e>
 8009890:	682b      	ldr	r3, [r5, #0]
 8009892:	b103      	cbz	r3, 8009896 <_read_r+0x1e>
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	bd38      	pop	{r3, r4, r5, pc}
 8009898:	2000310c 	.word	0x2000310c

0800989c <_write_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	4d07      	ldr	r5, [pc, #28]	@ (80098bc <_write_r+0x20>)
 80098a0:	4604      	mov	r4, r0
 80098a2:	4608      	mov	r0, r1
 80098a4:	4611      	mov	r1, r2
 80098a6:	2200      	movs	r2, #0
 80098a8:	602a      	str	r2, [r5, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	f7f8 f9e5 	bl	8001c7a <_write>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_write_r+0x1e>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_write_r+0x1e>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	2000310c 	.word	0x2000310c

080098c0 <__errno>:
 80098c0:	4b01      	ldr	r3, [pc, #4]	@ (80098c8 <__errno+0x8>)
 80098c2:	6818      	ldr	r0, [r3, #0]
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop
 80098c8:	20001418 	.word	0x20001418

080098cc <__libc_init_array>:
 80098cc:	b570      	push	{r4, r5, r6, lr}
 80098ce:	4d0d      	ldr	r5, [pc, #52]	@ (8009904 <__libc_init_array+0x38>)
 80098d0:	4c0d      	ldr	r4, [pc, #52]	@ (8009908 <__libc_init_array+0x3c>)
 80098d2:	1b64      	subs	r4, r4, r5
 80098d4:	10a4      	asrs	r4, r4, #2
 80098d6:	2600      	movs	r6, #0
 80098d8:	42a6      	cmp	r6, r4
 80098da:	d109      	bne.n	80098f0 <__libc_init_array+0x24>
 80098dc:	4d0b      	ldr	r5, [pc, #44]	@ (800990c <__libc_init_array+0x40>)
 80098de:	4c0c      	ldr	r4, [pc, #48]	@ (8009910 <__libc_init_array+0x44>)
 80098e0:	f003 f9f2 	bl	800ccc8 <_init>
 80098e4:	1b64      	subs	r4, r4, r5
 80098e6:	10a4      	asrs	r4, r4, #2
 80098e8:	2600      	movs	r6, #0
 80098ea:	42a6      	cmp	r6, r4
 80098ec:	d105      	bne.n	80098fa <__libc_init_array+0x2e>
 80098ee:	bd70      	pop	{r4, r5, r6, pc}
 80098f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80098f4:	4798      	blx	r3
 80098f6:	3601      	adds	r6, #1
 80098f8:	e7ee      	b.n	80098d8 <__libc_init_array+0xc>
 80098fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80098fe:	4798      	blx	r3
 8009900:	3601      	adds	r6, #1
 8009902:	e7f2      	b.n	80098ea <__libc_init_array+0x1e>
 8009904:	0800da08 	.word	0x0800da08
 8009908:	0800da08 	.word	0x0800da08
 800990c:	0800da08 	.word	0x0800da08
 8009910:	0800da0c 	.word	0x0800da0c

08009914 <__retarget_lock_init_recursive>:
 8009914:	4770      	bx	lr

08009916 <__retarget_lock_acquire_recursive>:
 8009916:	4770      	bx	lr

08009918 <__retarget_lock_release_recursive>:
 8009918:	4770      	bx	lr

0800991a <memcpy>:
 800991a:	440a      	add	r2, r1
 800991c:	4291      	cmp	r1, r2
 800991e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009922:	d100      	bne.n	8009926 <memcpy+0xc>
 8009924:	4770      	bx	lr
 8009926:	b510      	push	{r4, lr}
 8009928:	f811 4b01 	ldrb.w	r4, [r1], #1
 800992c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009930:	4291      	cmp	r1, r2
 8009932:	d1f9      	bne.n	8009928 <memcpy+0xe>
 8009934:	bd10      	pop	{r4, pc}

08009936 <quorem>:
 8009936:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800993a:	6903      	ldr	r3, [r0, #16]
 800993c:	690c      	ldr	r4, [r1, #16]
 800993e:	42a3      	cmp	r3, r4
 8009940:	4607      	mov	r7, r0
 8009942:	db7e      	blt.n	8009a42 <quorem+0x10c>
 8009944:	3c01      	subs	r4, #1
 8009946:	f101 0814 	add.w	r8, r1, #20
 800994a:	00a3      	lsls	r3, r4, #2
 800994c:	f100 0514 	add.w	r5, r0, #20
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009956:	9301      	str	r3, [sp, #4]
 8009958:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800995c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009960:	3301      	adds	r3, #1
 8009962:	429a      	cmp	r2, r3
 8009964:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009968:	fbb2 f6f3 	udiv	r6, r2, r3
 800996c:	d32e      	bcc.n	80099cc <quorem+0x96>
 800996e:	f04f 0a00 	mov.w	sl, #0
 8009972:	46c4      	mov	ip, r8
 8009974:	46ae      	mov	lr, r5
 8009976:	46d3      	mov	fp, sl
 8009978:	f85c 3b04 	ldr.w	r3, [ip], #4
 800997c:	b298      	uxth	r0, r3
 800997e:	fb06 a000 	mla	r0, r6, r0, sl
 8009982:	0c02      	lsrs	r2, r0, #16
 8009984:	0c1b      	lsrs	r3, r3, #16
 8009986:	fb06 2303 	mla	r3, r6, r3, r2
 800998a:	f8de 2000 	ldr.w	r2, [lr]
 800998e:	b280      	uxth	r0, r0
 8009990:	b292      	uxth	r2, r2
 8009992:	1a12      	subs	r2, r2, r0
 8009994:	445a      	add	r2, fp
 8009996:	f8de 0000 	ldr.w	r0, [lr]
 800999a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800999e:	b29b      	uxth	r3, r3
 80099a0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80099a4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80099a8:	b292      	uxth	r2, r2
 80099aa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80099ae:	45e1      	cmp	r9, ip
 80099b0:	f84e 2b04 	str.w	r2, [lr], #4
 80099b4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80099b8:	d2de      	bcs.n	8009978 <quorem+0x42>
 80099ba:	9b00      	ldr	r3, [sp, #0]
 80099bc:	58eb      	ldr	r3, [r5, r3]
 80099be:	b92b      	cbnz	r3, 80099cc <quorem+0x96>
 80099c0:	9b01      	ldr	r3, [sp, #4]
 80099c2:	3b04      	subs	r3, #4
 80099c4:	429d      	cmp	r5, r3
 80099c6:	461a      	mov	r2, r3
 80099c8:	d32f      	bcc.n	8009a2a <quorem+0xf4>
 80099ca:	613c      	str	r4, [r7, #16]
 80099cc:	4638      	mov	r0, r7
 80099ce:	f001 f97d 	bl	800accc <__mcmp>
 80099d2:	2800      	cmp	r0, #0
 80099d4:	db25      	blt.n	8009a22 <quorem+0xec>
 80099d6:	4629      	mov	r1, r5
 80099d8:	2000      	movs	r0, #0
 80099da:	f858 2b04 	ldr.w	r2, [r8], #4
 80099de:	f8d1 c000 	ldr.w	ip, [r1]
 80099e2:	fa1f fe82 	uxth.w	lr, r2
 80099e6:	fa1f f38c 	uxth.w	r3, ip
 80099ea:	eba3 030e 	sub.w	r3, r3, lr
 80099ee:	4403      	add	r3, r0
 80099f0:	0c12      	lsrs	r2, r2, #16
 80099f2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099f6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a00:	45c1      	cmp	r9, r8
 8009a02:	f841 3b04 	str.w	r3, [r1], #4
 8009a06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009a0a:	d2e6      	bcs.n	80099da <quorem+0xa4>
 8009a0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a14:	b922      	cbnz	r2, 8009a20 <quorem+0xea>
 8009a16:	3b04      	subs	r3, #4
 8009a18:	429d      	cmp	r5, r3
 8009a1a:	461a      	mov	r2, r3
 8009a1c:	d30b      	bcc.n	8009a36 <quorem+0x100>
 8009a1e:	613c      	str	r4, [r7, #16]
 8009a20:	3601      	adds	r6, #1
 8009a22:	4630      	mov	r0, r6
 8009a24:	b003      	add	sp, #12
 8009a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a2a:	6812      	ldr	r2, [r2, #0]
 8009a2c:	3b04      	subs	r3, #4
 8009a2e:	2a00      	cmp	r2, #0
 8009a30:	d1cb      	bne.n	80099ca <quorem+0x94>
 8009a32:	3c01      	subs	r4, #1
 8009a34:	e7c6      	b.n	80099c4 <quorem+0x8e>
 8009a36:	6812      	ldr	r2, [r2, #0]
 8009a38:	3b04      	subs	r3, #4
 8009a3a:	2a00      	cmp	r2, #0
 8009a3c:	d1ef      	bne.n	8009a1e <quorem+0xe8>
 8009a3e:	3c01      	subs	r4, #1
 8009a40:	e7ea      	b.n	8009a18 <quorem+0xe2>
 8009a42:	2000      	movs	r0, #0
 8009a44:	e7ee      	b.n	8009a24 <quorem+0xee>
	...

08009a48 <_dtoa_r>:
 8009a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4c:	69c7      	ldr	r7, [r0, #28]
 8009a4e:	b097      	sub	sp, #92	@ 0x5c
 8009a50:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009a54:	ec55 4b10 	vmov	r4, r5, d0
 8009a58:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009a5a:	9107      	str	r1, [sp, #28]
 8009a5c:	4681      	mov	r9, r0
 8009a5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a60:	9311      	str	r3, [sp, #68]	@ 0x44
 8009a62:	b97f      	cbnz	r7, 8009a84 <_dtoa_r+0x3c>
 8009a64:	2010      	movs	r0, #16
 8009a66:	f000 fe09 	bl	800a67c <malloc>
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009a70:	b920      	cbnz	r0, 8009a7c <_dtoa_r+0x34>
 8009a72:	4ba9      	ldr	r3, [pc, #676]	@ (8009d18 <_dtoa_r+0x2d0>)
 8009a74:	21ef      	movs	r1, #239	@ 0xef
 8009a76:	48a9      	ldr	r0, [pc, #676]	@ (8009d1c <_dtoa_r+0x2d4>)
 8009a78:	f001 fe58 	bl	800b72c <__assert_func>
 8009a7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a80:	6007      	str	r7, [r0, #0]
 8009a82:	60c7      	str	r7, [r0, #12]
 8009a84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a88:	6819      	ldr	r1, [r3, #0]
 8009a8a:	b159      	cbz	r1, 8009aa4 <_dtoa_r+0x5c>
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	604a      	str	r2, [r1, #4]
 8009a90:	2301      	movs	r3, #1
 8009a92:	4093      	lsls	r3, r2
 8009a94:	608b      	str	r3, [r1, #8]
 8009a96:	4648      	mov	r0, r9
 8009a98:	f000 fee6 	bl	800a868 <_Bfree>
 8009a9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	1e2b      	subs	r3, r5, #0
 8009aa6:	bfb9      	ittee	lt
 8009aa8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009aac:	9305      	strlt	r3, [sp, #20]
 8009aae:	2300      	movge	r3, #0
 8009ab0:	6033      	strge	r3, [r6, #0]
 8009ab2:	9f05      	ldr	r7, [sp, #20]
 8009ab4:	4b9a      	ldr	r3, [pc, #616]	@ (8009d20 <_dtoa_r+0x2d8>)
 8009ab6:	bfbc      	itt	lt
 8009ab8:	2201      	movlt	r2, #1
 8009aba:	6032      	strlt	r2, [r6, #0]
 8009abc:	43bb      	bics	r3, r7
 8009abe:	d112      	bne.n	8009ae6 <_dtoa_r+0x9e>
 8009ac0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009ac2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009ac6:	6013      	str	r3, [r2, #0]
 8009ac8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009acc:	4323      	orrs	r3, r4
 8009ace:	f000 855a 	beq.w	800a586 <_dtoa_r+0xb3e>
 8009ad2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ad4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009d34 <_dtoa_r+0x2ec>
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 855c 	beq.w	800a596 <_dtoa_r+0xb4e>
 8009ade:	f10a 0303 	add.w	r3, sl, #3
 8009ae2:	f000 bd56 	b.w	800a592 <_dtoa_r+0xb4a>
 8009ae6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009aea:	2200      	movs	r2, #0
 8009aec:	ec51 0b17 	vmov	r0, r1, d7
 8009af0:	2300      	movs	r3, #0
 8009af2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009af6:	f7f6 ffe7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009afa:	4680      	mov	r8, r0
 8009afc:	b158      	cbz	r0, 8009b16 <_dtoa_r+0xce>
 8009afe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009b00:	2301      	movs	r3, #1
 8009b02:	6013      	str	r3, [r2, #0]
 8009b04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b06:	b113      	cbz	r3, 8009b0e <_dtoa_r+0xc6>
 8009b08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009b0a:	4b86      	ldr	r3, [pc, #536]	@ (8009d24 <_dtoa_r+0x2dc>)
 8009b0c:	6013      	str	r3, [r2, #0]
 8009b0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009d38 <_dtoa_r+0x2f0>
 8009b12:	f000 bd40 	b.w	800a596 <_dtoa_r+0xb4e>
 8009b16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009b1a:	aa14      	add	r2, sp, #80	@ 0x50
 8009b1c:	a915      	add	r1, sp, #84	@ 0x54
 8009b1e:	4648      	mov	r0, r9
 8009b20:	f001 f984 	bl	800ae2c <__d2b>
 8009b24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009b28:	9002      	str	r0, [sp, #8]
 8009b2a:	2e00      	cmp	r6, #0
 8009b2c:	d078      	beq.n	8009c20 <_dtoa_r+0x1d8>
 8009b2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b48:	4619      	mov	r1, r3
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	4b76      	ldr	r3, [pc, #472]	@ (8009d28 <_dtoa_r+0x2e0>)
 8009b4e:	f7f6 fb9b 	bl	8000288 <__aeabi_dsub>
 8009b52:	a36b      	add	r3, pc, #428	@ (adr r3, 8009d00 <_dtoa_r+0x2b8>)
 8009b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b58:	f7f6 fd4e 	bl	80005f8 <__aeabi_dmul>
 8009b5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009d08 <_dtoa_r+0x2c0>)
 8009b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b62:	f7f6 fb93 	bl	800028c <__adddf3>
 8009b66:	4604      	mov	r4, r0
 8009b68:	4630      	mov	r0, r6
 8009b6a:	460d      	mov	r5, r1
 8009b6c:	f7f6 fcda 	bl	8000524 <__aeabi_i2d>
 8009b70:	a367      	add	r3, pc, #412	@ (adr r3, 8009d10 <_dtoa_r+0x2c8>)
 8009b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b76:	f7f6 fd3f 	bl	80005f8 <__aeabi_dmul>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	4620      	mov	r0, r4
 8009b80:	4629      	mov	r1, r5
 8009b82:	f7f6 fb83 	bl	800028c <__adddf3>
 8009b86:	4604      	mov	r4, r0
 8009b88:	460d      	mov	r5, r1
 8009b8a:	f7f6 ffe5 	bl	8000b58 <__aeabi_d2iz>
 8009b8e:	2200      	movs	r2, #0
 8009b90:	4607      	mov	r7, r0
 8009b92:	2300      	movs	r3, #0
 8009b94:	4620      	mov	r0, r4
 8009b96:	4629      	mov	r1, r5
 8009b98:	f7f6 ffa0 	bl	8000adc <__aeabi_dcmplt>
 8009b9c:	b140      	cbz	r0, 8009bb0 <_dtoa_r+0x168>
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	f7f6 fcc0 	bl	8000524 <__aeabi_i2d>
 8009ba4:	4622      	mov	r2, r4
 8009ba6:	462b      	mov	r3, r5
 8009ba8:	f7f6 ff8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bac:	b900      	cbnz	r0, 8009bb0 <_dtoa_r+0x168>
 8009bae:	3f01      	subs	r7, #1
 8009bb0:	2f16      	cmp	r7, #22
 8009bb2:	d852      	bhi.n	8009c5a <_dtoa_r+0x212>
 8009bb4:	4b5d      	ldr	r3, [pc, #372]	@ (8009d2c <_dtoa_r+0x2e4>)
 8009bb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009bc2:	f7f6 ff8b 	bl	8000adc <__aeabi_dcmplt>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	d049      	beq.n	8009c5e <_dtoa_r+0x216>
 8009bca:	3f01      	subs	r7, #1
 8009bcc:	2300      	movs	r3, #0
 8009bce:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bd0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009bd2:	1b9b      	subs	r3, r3, r6
 8009bd4:	1e5a      	subs	r2, r3, #1
 8009bd6:	bf45      	ittet	mi
 8009bd8:	f1c3 0301 	rsbmi	r3, r3, #1
 8009bdc:	9300      	strmi	r3, [sp, #0]
 8009bde:	2300      	movpl	r3, #0
 8009be0:	2300      	movmi	r3, #0
 8009be2:	9206      	str	r2, [sp, #24]
 8009be4:	bf54      	ite	pl
 8009be6:	9300      	strpl	r3, [sp, #0]
 8009be8:	9306      	strmi	r3, [sp, #24]
 8009bea:	2f00      	cmp	r7, #0
 8009bec:	db39      	blt.n	8009c62 <_dtoa_r+0x21a>
 8009bee:	9b06      	ldr	r3, [sp, #24]
 8009bf0:	970d      	str	r7, [sp, #52]	@ 0x34
 8009bf2:	443b      	add	r3, r7
 8009bf4:	9306      	str	r3, [sp, #24]
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	9308      	str	r3, [sp, #32]
 8009bfa:	9b07      	ldr	r3, [sp, #28]
 8009bfc:	2b09      	cmp	r3, #9
 8009bfe:	d863      	bhi.n	8009cc8 <_dtoa_r+0x280>
 8009c00:	2b05      	cmp	r3, #5
 8009c02:	bfc4      	itt	gt
 8009c04:	3b04      	subgt	r3, #4
 8009c06:	9307      	strgt	r3, [sp, #28]
 8009c08:	9b07      	ldr	r3, [sp, #28]
 8009c0a:	f1a3 0302 	sub.w	r3, r3, #2
 8009c0e:	bfcc      	ite	gt
 8009c10:	2400      	movgt	r4, #0
 8009c12:	2401      	movle	r4, #1
 8009c14:	2b03      	cmp	r3, #3
 8009c16:	d863      	bhi.n	8009ce0 <_dtoa_r+0x298>
 8009c18:	e8df f003 	tbb	[pc, r3]
 8009c1c:	2b375452 	.word	0x2b375452
 8009c20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009c24:	441e      	add	r6, r3
 8009c26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009c2a:	2b20      	cmp	r3, #32
 8009c2c:	bfc1      	itttt	gt
 8009c2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009c32:	409f      	lslgt	r7, r3
 8009c34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009c38:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009c3c:	bfd6      	itet	le
 8009c3e:	f1c3 0320 	rsble	r3, r3, #32
 8009c42:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c46:	fa04 f003 	lslle.w	r0, r4, r3
 8009c4a:	f7f6 fc5b 	bl	8000504 <__aeabi_ui2d>
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c54:	3e01      	subs	r6, #1
 8009c56:	9212      	str	r2, [sp, #72]	@ 0x48
 8009c58:	e776      	b.n	8009b48 <_dtoa_r+0x100>
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e7b7      	b.n	8009bce <_dtoa_r+0x186>
 8009c5e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009c60:	e7b6      	b.n	8009bd0 <_dtoa_r+0x188>
 8009c62:	9b00      	ldr	r3, [sp, #0]
 8009c64:	1bdb      	subs	r3, r3, r7
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	427b      	negs	r3, r7
 8009c6a:	9308      	str	r3, [sp, #32]
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009c70:	e7c3      	b.n	8009bfa <_dtoa_r+0x1b2>
 8009c72:	2301      	movs	r3, #1
 8009c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c78:	eb07 0b03 	add.w	fp, r7, r3
 8009c7c:	f10b 0301 	add.w	r3, fp, #1
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	9303      	str	r3, [sp, #12]
 8009c84:	bfb8      	it	lt
 8009c86:	2301      	movlt	r3, #1
 8009c88:	e006      	b.n	8009c98 <_dtoa_r+0x250>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	dd28      	ble.n	8009ce6 <_dtoa_r+0x29e>
 8009c94:	469b      	mov	fp, r3
 8009c96:	9303      	str	r3, [sp, #12]
 8009c98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	2204      	movs	r2, #4
 8009ca0:	f102 0514 	add.w	r5, r2, #20
 8009ca4:	429d      	cmp	r5, r3
 8009ca6:	d926      	bls.n	8009cf6 <_dtoa_r+0x2ae>
 8009ca8:	6041      	str	r1, [r0, #4]
 8009caa:	4648      	mov	r0, r9
 8009cac:	f000 fd9c 	bl	800a7e8 <_Balloc>
 8009cb0:	4682      	mov	sl, r0
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d142      	bne.n	8009d3c <_dtoa_r+0x2f4>
 8009cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8009d30 <_dtoa_r+0x2e8>)
 8009cb8:	4602      	mov	r2, r0
 8009cba:	f240 11af 	movw	r1, #431	@ 0x1af
 8009cbe:	e6da      	b.n	8009a76 <_dtoa_r+0x2e>
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	e7e3      	b.n	8009c8c <_dtoa_r+0x244>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	e7d5      	b.n	8009c74 <_dtoa_r+0x22c>
 8009cc8:	2401      	movs	r4, #1
 8009cca:	2300      	movs	r3, #0
 8009ccc:	9307      	str	r3, [sp, #28]
 8009cce:	9409      	str	r4, [sp, #36]	@ 0x24
 8009cd0:	f04f 3bff 	mov.w	fp, #4294967295
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009cda:	2312      	movs	r3, #18
 8009cdc:	920c      	str	r2, [sp, #48]	@ 0x30
 8009cde:	e7db      	b.n	8009c98 <_dtoa_r+0x250>
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ce4:	e7f4      	b.n	8009cd0 <_dtoa_r+0x288>
 8009ce6:	f04f 0b01 	mov.w	fp, #1
 8009cea:	f8cd b00c 	str.w	fp, [sp, #12]
 8009cee:	465b      	mov	r3, fp
 8009cf0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009cf4:	e7d0      	b.n	8009c98 <_dtoa_r+0x250>
 8009cf6:	3101      	adds	r1, #1
 8009cf8:	0052      	lsls	r2, r2, #1
 8009cfa:	e7d1      	b.n	8009ca0 <_dtoa_r+0x258>
 8009cfc:	f3af 8000 	nop.w
 8009d00:	636f4361 	.word	0x636f4361
 8009d04:	3fd287a7 	.word	0x3fd287a7
 8009d08:	8b60c8b3 	.word	0x8b60c8b3
 8009d0c:	3fc68a28 	.word	0x3fc68a28
 8009d10:	509f79fb 	.word	0x509f79fb
 8009d14:	3fd34413 	.word	0x3fd34413
 8009d18:	0800d63d 	.word	0x0800d63d
 8009d1c:	0800d654 	.word	0x0800d654
 8009d20:	7ff00000 	.word	0x7ff00000
 8009d24:	0800d60d 	.word	0x0800d60d
 8009d28:	3ff80000 	.word	0x3ff80000
 8009d2c:	0800d7a8 	.word	0x0800d7a8
 8009d30:	0800d6ac 	.word	0x0800d6ac
 8009d34:	0800d639 	.word	0x0800d639
 8009d38:	0800d60c 	.word	0x0800d60c
 8009d3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d40:	6018      	str	r0, [r3, #0]
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	2b0e      	cmp	r3, #14
 8009d46:	f200 80a1 	bhi.w	8009e8c <_dtoa_r+0x444>
 8009d4a:	2c00      	cmp	r4, #0
 8009d4c:	f000 809e 	beq.w	8009e8c <_dtoa_r+0x444>
 8009d50:	2f00      	cmp	r7, #0
 8009d52:	dd33      	ble.n	8009dbc <_dtoa_r+0x374>
 8009d54:	4b9c      	ldr	r3, [pc, #624]	@ (8009fc8 <_dtoa_r+0x580>)
 8009d56:	f007 020f 	and.w	r2, r7, #15
 8009d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d5e:	ed93 7b00 	vldr	d7, [r3]
 8009d62:	05f8      	lsls	r0, r7, #23
 8009d64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009d68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d6c:	d516      	bpl.n	8009d9c <_dtoa_r+0x354>
 8009d6e:	4b97      	ldr	r3, [pc, #604]	@ (8009fcc <_dtoa_r+0x584>)
 8009d70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d78:	f7f6 fd68 	bl	800084c <__aeabi_ddiv>
 8009d7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d80:	f004 040f 	and.w	r4, r4, #15
 8009d84:	2603      	movs	r6, #3
 8009d86:	4d91      	ldr	r5, [pc, #580]	@ (8009fcc <_dtoa_r+0x584>)
 8009d88:	b954      	cbnz	r4, 8009da0 <_dtoa_r+0x358>
 8009d8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d92:	f7f6 fd5b 	bl	800084c <__aeabi_ddiv>
 8009d96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d9a:	e028      	b.n	8009dee <_dtoa_r+0x3a6>
 8009d9c:	2602      	movs	r6, #2
 8009d9e:	e7f2      	b.n	8009d86 <_dtoa_r+0x33e>
 8009da0:	07e1      	lsls	r1, r4, #31
 8009da2:	d508      	bpl.n	8009db6 <_dtoa_r+0x36e>
 8009da4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009da8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009dac:	f7f6 fc24 	bl	80005f8 <__aeabi_dmul>
 8009db0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009db4:	3601      	adds	r6, #1
 8009db6:	1064      	asrs	r4, r4, #1
 8009db8:	3508      	adds	r5, #8
 8009dba:	e7e5      	b.n	8009d88 <_dtoa_r+0x340>
 8009dbc:	f000 80af 	beq.w	8009f1e <_dtoa_r+0x4d6>
 8009dc0:	427c      	negs	r4, r7
 8009dc2:	4b81      	ldr	r3, [pc, #516]	@ (8009fc8 <_dtoa_r+0x580>)
 8009dc4:	4d81      	ldr	r5, [pc, #516]	@ (8009fcc <_dtoa_r+0x584>)
 8009dc6:	f004 020f 	and.w	r2, r4, #15
 8009dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009dd6:	f7f6 fc0f 	bl	80005f8 <__aeabi_dmul>
 8009dda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dde:	1124      	asrs	r4, r4, #4
 8009de0:	2300      	movs	r3, #0
 8009de2:	2602      	movs	r6, #2
 8009de4:	2c00      	cmp	r4, #0
 8009de6:	f040 808f 	bne.w	8009f08 <_dtoa_r+0x4c0>
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1d3      	bne.n	8009d96 <_dtoa_r+0x34e>
 8009dee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009df0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f000 8094 	beq.w	8009f22 <_dtoa_r+0x4da>
 8009dfa:	4b75      	ldr	r3, [pc, #468]	@ (8009fd0 <_dtoa_r+0x588>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4620      	mov	r0, r4
 8009e00:	4629      	mov	r1, r5
 8009e02:	f7f6 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	f000 808b 	beq.w	8009f22 <_dtoa_r+0x4da>
 8009e0c:	9b03      	ldr	r3, [sp, #12]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	f000 8087 	beq.w	8009f22 <_dtoa_r+0x4da>
 8009e14:	f1bb 0f00 	cmp.w	fp, #0
 8009e18:	dd34      	ble.n	8009e84 <_dtoa_r+0x43c>
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	4b6d      	ldr	r3, [pc, #436]	@ (8009fd4 <_dtoa_r+0x58c>)
 8009e1e:	2200      	movs	r2, #0
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7f6 fbe9 	bl	80005f8 <__aeabi_dmul>
 8009e26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e2a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e2e:	3601      	adds	r6, #1
 8009e30:	465c      	mov	r4, fp
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7f6 fb76 	bl	8000524 <__aeabi_i2d>
 8009e38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e3c:	f7f6 fbdc 	bl	80005f8 <__aeabi_dmul>
 8009e40:	4b65      	ldr	r3, [pc, #404]	@ (8009fd8 <_dtoa_r+0x590>)
 8009e42:	2200      	movs	r2, #0
 8009e44:	f7f6 fa22 	bl	800028c <__adddf3>
 8009e48:	4605      	mov	r5, r0
 8009e4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e4e:	2c00      	cmp	r4, #0
 8009e50:	d16a      	bne.n	8009f28 <_dtoa_r+0x4e0>
 8009e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e56:	4b61      	ldr	r3, [pc, #388]	@ (8009fdc <_dtoa_r+0x594>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f7f6 fa15 	bl	8000288 <__aeabi_dsub>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	460b      	mov	r3, r1
 8009e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e66:	462a      	mov	r2, r5
 8009e68:	4633      	mov	r3, r6
 8009e6a:	f7f6 fe55 	bl	8000b18 <__aeabi_dcmpgt>
 8009e6e:	2800      	cmp	r0, #0
 8009e70:	f040 8298 	bne.w	800a3a4 <_dtoa_r+0x95c>
 8009e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e78:	462a      	mov	r2, r5
 8009e7a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e7e:	f7f6 fe2d 	bl	8000adc <__aeabi_dcmplt>
 8009e82:	bb38      	cbnz	r0, 8009ed4 <_dtoa_r+0x48c>
 8009e84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009e88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009e8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f2c0 8157 	blt.w	800a142 <_dtoa_r+0x6fa>
 8009e94:	2f0e      	cmp	r7, #14
 8009e96:	f300 8154 	bgt.w	800a142 <_dtoa_r+0x6fa>
 8009e9a:	4b4b      	ldr	r3, [pc, #300]	@ (8009fc8 <_dtoa_r+0x580>)
 8009e9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ea0:	ed93 7b00 	vldr	d7, [r3]
 8009ea4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	ed8d 7b00 	vstr	d7, [sp]
 8009eac:	f280 80e5 	bge.w	800a07a <_dtoa_r+0x632>
 8009eb0:	9b03      	ldr	r3, [sp, #12]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	f300 80e1 	bgt.w	800a07a <_dtoa_r+0x632>
 8009eb8:	d10c      	bne.n	8009ed4 <_dtoa_r+0x48c>
 8009eba:	4b48      	ldr	r3, [pc, #288]	@ (8009fdc <_dtoa_r+0x594>)
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	ec51 0b17 	vmov	r0, r1, d7
 8009ec2:	f7f6 fb99 	bl	80005f8 <__aeabi_dmul>
 8009ec6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009eca:	f7f6 fe1b 	bl	8000b04 <__aeabi_dcmpge>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	f000 8266 	beq.w	800a3a0 <_dtoa_r+0x958>
 8009ed4:	2400      	movs	r4, #0
 8009ed6:	4625      	mov	r5, r4
 8009ed8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eda:	4656      	mov	r6, sl
 8009edc:	ea6f 0803 	mvn.w	r8, r3
 8009ee0:	2700      	movs	r7, #0
 8009ee2:	4621      	mov	r1, r4
 8009ee4:	4648      	mov	r0, r9
 8009ee6:	f000 fcbf 	bl	800a868 <_Bfree>
 8009eea:	2d00      	cmp	r5, #0
 8009eec:	f000 80bd 	beq.w	800a06a <_dtoa_r+0x622>
 8009ef0:	b12f      	cbz	r7, 8009efe <_dtoa_r+0x4b6>
 8009ef2:	42af      	cmp	r7, r5
 8009ef4:	d003      	beq.n	8009efe <_dtoa_r+0x4b6>
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	4648      	mov	r0, r9
 8009efa:	f000 fcb5 	bl	800a868 <_Bfree>
 8009efe:	4629      	mov	r1, r5
 8009f00:	4648      	mov	r0, r9
 8009f02:	f000 fcb1 	bl	800a868 <_Bfree>
 8009f06:	e0b0      	b.n	800a06a <_dtoa_r+0x622>
 8009f08:	07e2      	lsls	r2, r4, #31
 8009f0a:	d505      	bpl.n	8009f18 <_dtoa_r+0x4d0>
 8009f0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f10:	f7f6 fb72 	bl	80005f8 <__aeabi_dmul>
 8009f14:	3601      	adds	r6, #1
 8009f16:	2301      	movs	r3, #1
 8009f18:	1064      	asrs	r4, r4, #1
 8009f1a:	3508      	adds	r5, #8
 8009f1c:	e762      	b.n	8009de4 <_dtoa_r+0x39c>
 8009f1e:	2602      	movs	r6, #2
 8009f20:	e765      	b.n	8009dee <_dtoa_r+0x3a6>
 8009f22:	9c03      	ldr	r4, [sp, #12]
 8009f24:	46b8      	mov	r8, r7
 8009f26:	e784      	b.n	8009e32 <_dtoa_r+0x3ea>
 8009f28:	4b27      	ldr	r3, [pc, #156]	@ (8009fc8 <_dtoa_r+0x580>)
 8009f2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f34:	4454      	add	r4, sl
 8009f36:	2900      	cmp	r1, #0
 8009f38:	d054      	beq.n	8009fe4 <_dtoa_r+0x59c>
 8009f3a:	4929      	ldr	r1, [pc, #164]	@ (8009fe0 <_dtoa_r+0x598>)
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	f7f6 fc85 	bl	800084c <__aeabi_ddiv>
 8009f42:	4633      	mov	r3, r6
 8009f44:	462a      	mov	r2, r5
 8009f46:	f7f6 f99f 	bl	8000288 <__aeabi_dsub>
 8009f4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f4e:	4656      	mov	r6, sl
 8009f50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f54:	f7f6 fe00 	bl	8000b58 <__aeabi_d2iz>
 8009f58:	4605      	mov	r5, r0
 8009f5a:	f7f6 fae3 	bl	8000524 <__aeabi_i2d>
 8009f5e:	4602      	mov	r2, r0
 8009f60:	460b      	mov	r3, r1
 8009f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f66:	f7f6 f98f 	bl	8000288 <__aeabi_dsub>
 8009f6a:	3530      	adds	r5, #48	@ 0x30
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	460b      	mov	r3, r1
 8009f70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f74:	f806 5b01 	strb.w	r5, [r6], #1
 8009f78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f7c:	f7f6 fdae 	bl	8000adc <__aeabi_dcmplt>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d172      	bne.n	800a06a <_dtoa_r+0x622>
 8009f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f88:	4911      	ldr	r1, [pc, #68]	@ (8009fd0 <_dtoa_r+0x588>)
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	f7f6 f97c 	bl	8000288 <__aeabi_dsub>
 8009f90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f94:	f7f6 fda2 	bl	8000adc <__aeabi_dcmplt>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	f040 80b4 	bne.w	800a106 <_dtoa_r+0x6be>
 8009f9e:	42a6      	cmp	r6, r4
 8009fa0:	f43f af70 	beq.w	8009e84 <_dtoa_r+0x43c>
 8009fa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd4 <_dtoa_r+0x58c>)
 8009faa:	2200      	movs	r2, #0
 8009fac:	f7f6 fb24 	bl	80005f8 <__aeabi_dmul>
 8009fb0:	4b08      	ldr	r3, [pc, #32]	@ (8009fd4 <_dtoa_r+0x58c>)
 8009fb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fbc:	f7f6 fb1c 	bl	80005f8 <__aeabi_dmul>
 8009fc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fc4:	e7c4      	b.n	8009f50 <_dtoa_r+0x508>
 8009fc6:	bf00      	nop
 8009fc8:	0800d7a8 	.word	0x0800d7a8
 8009fcc:	0800d780 	.word	0x0800d780
 8009fd0:	3ff00000 	.word	0x3ff00000
 8009fd4:	40240000 	.word	0x40240000
 8009fd8:	401c0000 	.word	0x401c0000
 8009fdc:	40140000 	.word	0x40140000
 8009fe0:	3fe00000 	.word	0x3fe00000
 8009fe4:	4631      	mov	r1, r6
 8009fe6:	4628      	mov	r0, r5
 8009fe8:	f7f6 fb06 	bl	80005f8 <__aeabi_dmul>
 8009fec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ff0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009ff2:	4656      	mov	r6, sl
 8009ff4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ff8:	f7f6 fdae 	bl	8000b58 <__aeabi_d2iz>
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	f7f6 fa91 	bl	8000524 <__aeabi_i2d>
 800a002:	4602      	mov	r2, r0
 800a004:	460b      	mov	r3, r1
 800a006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a00a:	f7f6 f93d 	bl	8000288 <__aeabi_dsub>
 800a00e:	3530      	adds	r5, #48	@ 0x30
 800a010:	f806 5b01 	strb.w	r5, [r6], #1
 800a014:	4602      	mov	r2, r0
 800a016:	460b      	mov	r3, r1
 800a018:	42a6      	cmp	r6, r4
 800a01a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a01e:	f04f 0200 	mov.w	r2, #0
 800a022:	d124      	bne.n	800a06e <_dtoa_r+0x626>
 800a024:	4baf      	ldr	r3, [pc, #700]	@ (800a2e4 <_dtoa_r+0x89c>)
 800a026:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a02a:	f7f6 f92f 	bl	800028c <__adddf3>
 800a02e:	4602      	mov	r2, r0
 800a030:	460b      	mov	r3, r1
 800a032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a036:	f7f6 fd6f 	bl	8000b18 <__aeabi_dcmpgt>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d163      	bne.n	800a106 <_dtoa_r+0x6be>
 800a03e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a042:	49a8      	ldr	r1, [pc, #672]	@ (800a2e4 <_dtoa_r+0x89c>)
 800a044:	2000      	movs	r0, #0
 800a046:	f7f6 f91f 	bl	8000288 <__aeabi_dsub>
 800a04a:	4602      	mov	r2, r0
 800a04c:	460b      	mov	r3, r1
 800a04e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a052:	f7f6 fd43 	bl	8000adc <__aeabi_dcmplt>
 800a056:	2800      	cmp	r0, #0
 800a058:	f43f af14 	beq.w	8009e84 <_dtoa_r+0x43c>
 800a05c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a05e:	1e73      	subs	r3, r6, #1
 800a060:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a062:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a066:	2b30      	cmp	r3, #48	@ 0x30
 800a068:	d0f8      	beq.n	800a05c <_dtoa_r+0x614>
 800a06a:	4647      	mov	r7, r8
 800a06c:	e03b      	b.n	800a0e6 <_dtoa_r+0x69e>
 800a06e:	4b9e      	ldr	r3, [pc, #632]	@ (800a2e8 <_dtoa_r+0x8a0>)
 800a070:	f7f6 fac2 	bl	80005f8 <__aeabi_dmul>
 800a074:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a078:	e7bc      	b.n	8009ff4 <_dtoa_r+0x5ac>
 800a07a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a07e:	4656      	mov	r6, sl
 800a080:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a084:	4620      	mov	r0, r4
 800a086:	4629      	mov	r1, r5
 800a088:	f7f6 fbe0 	bl	800084c <__aeabi_ddiv>
 800a08c:	f7f6 fd64 	bl	8000b58 <__aeabi_d2iz>
 800a090:	4680      	mov	r8, r0
 800a092:	f7f6 fa47 	bl	8000524 <__aeabi_i2d>
 800a096:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a09a:	f7f6 faad 	bl	80005f8 <__aeabi_dmul>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a0aa:	f7f6 f8ed 	bl	8000288 <__aeabi_dsub>
 800a0ae:	f806 4b01 	strb.w	r4, [r6], #1
 800a0b2:	9d03      	ldr	r5, [sp, #12]
 800a0b4:	eba6 040a 	sub.w	r4, r6, sl
 800a0b8:	42a5      	cmp	r5, r4
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	460b      	mov	r3, r1
 800a0be:	d133      	bne.n	800a128 <_dtoa_r+0x6e0>
 800a0c0:	f7f6 f8e4 	bl	800028c <__adddf3>
 800a0c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	460d      	mov	r5, r1
 800a0cc:	f7f6 fd24 	bl	8000b18 <__aeabi_dcmpgt>
 800a0d0:	b9c0      	cbnz	r0, 800a104 <_dtoa_r+0x6bc>
 800a0d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	4629      	mov	r1, r5
 800a0da:	f7f6 fcf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0de:	b110      	cbz	r0, 800a0e6 <_dtoa_r+0x69e>
 800a0e0:	f018 0f01 	tst.w	r8, #1
 800a0e4:	d10e      	bne.n	800a104 <_dtoa_r+0x6bc>
 800a0e6:	9902      	ldr	r1, [sp, #8]
 800a0e8:	4648      	mov	r0, r9
 800a0ea:	f000 fbbd 	bl	800a868 <_Bfree>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	7033      	strb	r3, [r6, #0]
 800a0f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0f4:	3701      	adds	r7, #1
 800a0f6:	601f      	str	r7, [r3, #0]
 800a0f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f000 824b 	beq.w	800a596 <_dtoa_r+0xb4e>
 800a100:	601e      	str	r6, [r3, #0]
 800a102:	e248      	b.n	800a596 <_dtoa_r+0xb4e>
 800a104:	46b8      	mov	r8, r7
 800a106:	4633      	mov	r3, r6
 800a108:	461e      	mov	r6, r3
 800a10a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a10e:	2a39      	cmp	r2, #57	@ 0x39
 800a110:	d106      	bne.n	800a120 <_dtoa_r+0x6d8>
 800a112:	459a      	cmp	sl, r3
 800a114:	d1f8      	bne.n	800a108 <_dtoa_r+0x6c0>
 800a116:	2230      	movs	r2, #48	@ 0x30
 800a118:	f108 0801 	add.w	r8, r8, #1
 800a11c:	f88a 2000 	strb.w	r2, [sl]
 800a120:	781a      	ldrb	r2, [r3, #0]
 800a122:	3201      	adds	r2, #1
 800a124:	701a      	strb	r2, [r3, #0]
 800a126:	e7a0      	b.n	800a06a <_dtoa_r+0x622>
 800a128:	4b6f      	ldr	r3, [pc, #444]	@ (800a2e8 <_dtoa_r+0x8a0>)
 800a12a:	2200      	movs	r2, #0
 800a12c:	f7f6 fa64 	bl	80005f8 <__aeabi_dmul>
 800a130:	2200      	movs	r2, #0
 800a132:	2300      	movs	r3, #0
 800a134:	4604      	mov	r4, r0
 800a136:	460d      	mov	r5, r1
 800a138:	f7f6 fcc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a13c:	2800      	cmp	r0, #0
 800a13e:	d09f      	beq.n	800a080 <_dtoa_r+0x638>
 800a140:	e7d1      	b.n	800a0e6 <_dtoa_r+0x69e>
 800a142:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a144:	2a00      	cmp	r2, #0
 800a146:	f000 80ea 	beq.w	800a31e <_dtoa_r+0x8d6>
 800a14a:	9a07      	ldr	r2, [sp, #28]
 800a14c:	2a01      	cmp	r2, #1
 800a14e:	f300 80cd 	bgt.w	800a2ec <_dtoa_r+0x8a4>
 800a152:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a154:	2a00      	cmp	r2, #0
 800a156:	f000 80c1 	beq.w	800a2dc <_dtoa_r+0x894>
 800a15a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a15e:	9c08      	ldr	r4, [sp, #32]
 800a160:	9e00      	ldr	r6, [sp, #0]
 800a162:	9a00      	ldr	r2, [sp, #0]
 800a164:	441a      	add	r2, r3
 800a166:	9200      	str	r2, [sp, #0]
 800a168:	9a06      	ldr	r2, [sp, #24]
 800a16a:	2101      	movs	r1, #1
 800a16c:	441a      	add	r2, r3
 800a16e:	4648      	mov	r0, r9
 800a170:	9206      	str	r2, [sp, #24]
 800a172:	f000 fc2d 	bl	800a9d0 <__i2b>
 800a176:	4605      	mov	r5, r0
 800a178:	b166      	cbz	r6, 800a194 <_dtoa_r+0x74c>
 800a17a:	9b06      	ldr	r3, [sp, #24]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	dd09      	ble.n	800a194 <_dtoa_r+0x74c>
 800a180:	42b3      	cmp	r3, r6
 800a182:	9a00      	ldr	r2, [sp, #0]
 800a184:	bfa8      	it	ge
 800a186:	4633      	movge	r3, r6
 800a188:	1ad2      	subs	r2, r2, r3
 800a18a:	9200      	str	r2, [sp, #0]
 800a18c:	9a06      	ldr	r2, [sp, #24]
 800a18e:	1af6      	subs	r6, r6, r3
 800a190:	1ad3      	subs	r3, r2, r3
 800a192:	9306      	str	r3, [sp, #24]
 800a194:	9b08      	ldr	r3, [sp, #32]
 800a196:	b30b      	cbz	r3, 800a1dc <_dtoa_r+0x794>
 800a198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	f000 80c6 	beq.w	800a32c <_dtoa_r+0x8e4>
 800a1a0:	2c00      	cmp	r4, #0
 800a1a2:	f000 80c0 	beq.w	800a326 <_dtoa_r+0x8de>
 800a1a6:	4629      	mov	r1, r5
 800a1a8:	4622      	mov	r2, r4
 800a1aa:	4648      	mov	r0, r9
 800a1ac:	f000 fcc8 	bl	800ab40 <__pow5mult>
 800a1b0:	9a02      	ldr	r2, [sp, #8]
 800a1b2:	4601      	mov	r1, r0
 800a1b4:	4605      	mov	r5, r0
 800a1b6:	4648      	mov	r0, r9
 800a1b8:	f000 fc20 	bl	800a9fc <__multiply>
 800a1bc:	9902      	ldr	r1, [sp, #8]
 800a1be:	4680      	mov	r8, r0
 800a1c0:	4648      	mov	r0, r9
 800a1c2:	f000 fb51 	bl	800a868 <_Bfree>
 800a1c6:	9b08      	ldr	r3, [sp, #32]
 800a1c8:	1b1b      	subs	r3, r3, r4
 800a1ca:	9308      	str	r3, [sp, #32]
 800a1cc:	f000 80b1 	beq.w	800a332 <_dtoa_r+0x8ea>
 800a1d0:	9a08      	ldr	r2, [sp, #32]
 800a1d2:	4641      	mov	r1, r8
 800a1d4:	4648      	mov	r0, r9
 800a1d6:	f000 fcb3 	bl	800ab40 <__pow5mult>
 800a1da:	9002      	str	r0, [sp, #8]
 800a1dc:	2101      	movs	r1, #1
 800a1de:	4648      	mov	r0, r9
 800a1e0:	f000 fbf6 	bl	800a9d0 <__i2b>
 800a1e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f000 81d8 	beq.w	800a59e <_dtoa_r+0xb56>
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	4601      	mov	r1, r0
 800a1f2:	4648      	mov	r0, r9
 800a1f4:	f000 fca4 	bl	800ab40 <__pow5mult>
 800a1f8:	9b07      	ldr	r3, [sp, #28]
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	f300 809f 	bgt.w	800a340 <_dtoa_r+0x8f8>
 800a202:	9b04      	ldr	r3, [sp, #16]
 800a204:	2b00      	cmp	r3, #0
 800a206:	f040 8097 	bne.w	800a338 <_dtoa_r+0x8f0>
 800a20a:	9b05      	ldr	r3, [sp, #20]
 800a20c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a210:	2b00      	cmp	r3, #0
 800a212:	f040 8093 	bne.w	800a33c <_dtoa_r+0x8f4>
 800a216:	9b05      	ldr	r3, [sp, #20]
 800a218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a21c:	0d1b      	lsrs	r3, r3, #20
 800a21e:	051b      	lsls	r3, r3, #20
 800a220:	b133      	cbz	r3, 800a230 <_dtoa_r+0x7e8>
 800a222:	9b00      	ldr	r3, [sp, #0]
 800a224:	3301      	adds	r3, #1
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	9b06      	ldr	r3, [sp, #24]
 800a22a:	3301      	adds	r3, #1
 800a22c:	9306      	str	r3, [sp, #24]
 800a22e:	2301      	movs	r3, #1
 800a230:	9308      	str	r3, [sp, #32]
 800a232:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 81b8 	beq.w	800a5aa <_dtoa_r+0xb62>
 800a23a:	6923      	ldr	r3, [r4, #16]
 800a23c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a240:	6918      	ldr	r0, [r3, #16]
 800a242:	f000 fb79 	bl	800a938 <__hi0bits>
 800a246:	f1c0 0020 	rsb	r0, r0, #32
 800a24a:	9b06      	ldr	r3, [sp, #24]
 800a24c:	4418      	add	r0, r3
 800a24e:	f010 001f 	ands.w	r0, r0, #31
 800a252:	f000 8082 	beq.w	800a35a <_dtoa_r+0x912>
 800a256:	f1c0 0320 	rsb	r3, r0, #32
 800a25a:	2b04      	cmp	r3, #4
 800a25c:	dd73      	ble.n	800a346 <_dtoa_r+0x8fe>
 800a25e:	9b00      	ldr	r3, [sp, #0]
 800a260:	f1c0 001c 	rsb	r0, r0, #28
 800a264:	4403      	add	r3, r0
 800a266:	9300      	str	r3, [sp, #0]
 800a268:	9b06      	ldr	r3, [sp, #24]
 800a26a:	4403      	add	r3, r0
 800a26c:	4406      	add	r6, r0
 800a26e:	9306      	str	r3, [sp, #24]
 800a270:	9b00      	ldr	r3, [sp, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	dd05      	ble.n	800a282 <_dtoa_r+0x83a>
 800a276:	9902      	ldr	r1, [sp, #8]
 800a278:	461a      	mov	r2, r3
 800a27a:	4648      	mov	r0, r9
 800a27c:	f000 fcba 	bl	800abf4 <__lshift>
 800a280:	9002      	str	r0, [sp, #8]
 800a282:	9b06      	ldr	r3, [sp, #24]
 800a284:	2b00      	cmp	r3, #0
 800a286:	dd05      	ble.n	800a294 <_dtoa_r+0x84c>
 800a288:	4621      	mov	r1, r4
 800a28a:	461a      	mov	r2, r3
 800a28c:	4648      	mov	r0, r9
 800a28e:	f000 fcb1 	bl	800abf4 <__lshift>
 800a292:	4604      	mov	r4, r0
 800a294:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a296:	2b00      	cmp	r3, #0
 800a298:	d061      	beq.n	800a35e <_dtoa_r+0x916>
 800a29a:	9802      	ldr	r0, [sp, #8]
 800a29c:	4621      	mov	r1, r4
 800a29e:	f000 fd15 	bl	800accc <__mcmp>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	da5b      	bge.n	800a35e <_dtoa_r+0x916>
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	9902      	ldr	r1, [sp, #8]
 800a2aa:	220a      	movs	r2, #10
 800a2ac:	4648      	mov	r0, r9
 800a2ae:	f000 fafd 	bl	800a8ac <__multadd>
 800a2b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b4:	9002      	str	r0, [sp, #8]
 800a2b6:	f107 38ff 	add.w	r8, r7, #4294967295
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f000 8177 	beq.w	800a5ae <_dtoa_r+0xb66>
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	220a      	movs	r2, #10
 800a2c6:	4648      	mov	r0, r9
 800a2c8:	f000 faf0 	bl	800a8ac <__multadd>
 800a2cc:	f1bb 0f00 	cmp.w	fp, #0
 800a2d0:	4605      	mov	r5, r0
 800a2d2:	dc6f      	bgt.n	800a3b4 <_dtoa_r+0x96c>
 800a2d4:	9b07      	ldr	r3, [sp, #28]
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	dc49      	bgt.n	800a36e <_dtoa_r+0x926>
 800a2da:	e06b      	b.n	800a3b4 <_dtoa_r+0x96c>
 800a2dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2e2:	e73c      	b.n	800a15e <_dtoa_r+0x716>
 800a2e4:	3fe00000 	.word	0x3fe00000
 800a2e8:	40240000 	.word	0x40240000
 800a2ec:	9b03      	ldr	r3, [sp, #12]
 800a2ee:	1e5c      	subs	r4, r3, #1
 800a2f0:	9b08      	ldr	r3, [sp, #32]
 800a2f2:	42a3      	cmp	r3, r4
 800a2f4:	db09      	blt.n	800a30a <_dtoa_r+0x8c2>
 800a2f6:	1b1c      	subs	r4, r3, r4
 800a2f8:	9b03      	ldr	r3, [sp, #12]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f6bf af30 	bge.w	800a160 <_dtoa_r+0x718>
 800a300:	9b00      	ldr	r3, [sp, #0]
 800a302:	9a03      	ldr	r2, [sp, #12]
 800a304:	1a9e      	subs	r6, r3, r2
 800a306:	2300      	movs	r3, #0
 800a308:	e72b      	b.n	800a162 <_dtoa_r+0x71a>
 800a30a:	9b08      	ldr	r3, [sp, #32]
 800a30c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a30e:	9408      	str	r4, [sp, #32]
 800a310:	1ae3      	subs	r3, r4, r3
 800a312:	441a      	add	r2, r3
 800a314:	9e00      	ldr	r6, [sp, #0]
 800a316:	9b03      	ldr	r3, [sp, #12]
 800a318:	920d      	str	r2, [sp, #52]	@ 0x34
 800a31a:	2400      	movs	r4, #0
 800a31c:	e721      	b.n	800a162 <_dtoa_r+0x71a>
 800a31e:	9c08      	ldr	r4, [sp, #32]
 800a320:	9e00      	ldr	r6, [sp, #0]
 800a322:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a324:	e728      	b.n	800a178 <_dtoa_r+0x730>
 800a326:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a32a:	e751      	b.n	800a1d0 <_dtoa_r+0x788>
 800a32c:	9a08      	ldr	r2, [sp, #32]
 800a32e:	9902      	ldr	r1, [sp, #8]
 800a330:	e750      	b.n	800a1d4 <_dtoa_r+0x78c>
 800a332:	f8cd 8008 	str.w	r8, [sp, #8]
 800a336:	e751      	b.n	800a1dc <_dtoa_r+0x794>
 800a338:	2300      	movs	r3, #0
 800a33a:	e779      	b.n	800a230 <_dtoa_r+0x7e8>
 800a33c:	9b04      	ldr	r3, [sp, #16]
 800a33e:	e777      	b.n	800a230 <_dtoa_r+0x7e8>
 800a340:	2300      	movs	r3, #0
 800a342:	9308      	str	r3, [sp, #32]
 800a344:	e779      	b.n	800a23a <_dtoa_r+0x7f2>
 800a346:	d093      	beq.n	800a270 <_dtoa_r+0x828>
 800a348:	9a00      	ldr	r2, [sp, #0]
 800a34a:	331c      	adds	r3, #28
 800a34c:	441a      	add	r2, r3
 800a34e:	9200      	str	r2, [sp, #0]
 800a350:	9a06      	ldr	r2, [sp, #24]
 800a352:	441a      	add	r2, r3
 800a354:	441e      	add	r6, r3
 800a356:	9206      	str	r2, [sp, #24]
 800a358:	e78a      	b.n	800a270 <_dtoa_r+0x828>
 800a35a:	4603      	mov	r3, r0
 800a35c:	e7f4      	b.n	800a348 <_dtoa_r+0x900>
 800a35e:	9b03      	ldr	r3, [sp, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	46b8      	mov	r8, r7
 800a364:	dc20      	bgt.n	800a3a8 <_dtoa_r+0x960>
 800a366:	469b      	mov	fp, r3
 800a368:	9b07      	ldr	r3, [sp, #28]
 800a36a:	2b02      	cmp	r3, #2
 800a36c:	dd1e      	ble.n	800a3ac <_dtoa_r+0x964>
 800a36e:	f1bb 0f00 	cmp.w	fp, #0
 800a372:	f47f adb1 	bne.w	8009ed8 <_dtoa_r+0x490>
 800a376:	4621      	mov	r1, r4
 800a378:	465b      	mov	r3, fp
 800a37a:	2205      	movs	r2, #5
 800a37c:	4648      	mov	r0, r9
 800a37e:	f000 fa95 	bl	800a8ac <__multadd>
 800a382:	4601      	mov	r1, r0
 800a384:	4604      	mov	r4, r0
 800a386:	9802      	ldr	r0, [sp, #8]
 800a388:	f000 fca0 	bl	800accc <__mcmp>
 800a38c:	2800      	cmp	r0, #0
 800a38e:	f77f ada3 	ble.w	8009ed8 <_dtoa_r+0x490>
 800a392:	4656      	mov	r6, sl
 800a394:	2331      	movs	r3, #49	@ 0x31
 800a396:	f806 3b01 	strb.w	r3, [r6], #1
 800a39a:	f108 0801 	add.w	r8, r8, #1
 800a39e:	e59f      	b.n	8009ee0 <_dtoa_r+0x498>
 800a3a0:	9c03      	ldr	r4, [sp, #12]
 800a3a2:	46b8      	mov	r8, r7
 800a3a4:	4625      	mov	r5, r4
 800a3a6:	e7f4      	b.n	800a392 <_dtoa_r+0x94a>
 800a3a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	f000 8101 	beq.w	800a5b6 <_dtoa_r+0xb6e>
 800a3b4:	2e00      	cmp	r6, #0
 800a3b6:	dd05      	ble.n	800a3c4 <_dtoa_r+0x97c>
 800a3b8:	4629      	mov	r1, r5
 800a3ba:	4632      	mov	r2, r6
 800a3bc:	4648      	mov	r0, r9
 800a3be:	f000 fc19 	bl	800abf4 <__lshift>
 800a3c2:	4605      	mov	r5, r0
 800a3c4:	9b08      	ldr	r3, [sp, #32]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d05c      	beq.n	800a484 <_dtoa_r+0xa3c>
 800a3ca:	6869      	ldr	r1, [r5, #4]
 800a3cc:	4648      	mov	r0, r9
 800a3ce:	f000 fa0b 	bl	800a7e8 <_Balloc>
 800a3d2:	4606      	mov	r6, r0
 800a3d4:	b928      	cbnz	r0, 800a3e2 <_dtoa_r+0x99a>
 800a3d6:	4b82      	ldr	r3, [pc, #520]	@ (800a5e0 <_dtoa_r+0xb98>)
 800a3d8:	4602      	mov	r2, r0
 800a3da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a3de:	f7ff bb4a 	b.w	8009a76 <_dtoa_r+0x2e>
 800a3e2:	692a      	ldr	r2, [r5, #16]
 800a3e4:	3202      	adds	r2, #2
 800a3e6:	0092      	lsls	r2, r2, #2
 800a3e8:	f105 010c 	add.w	r1, r5, #12
 800a3ec:	300c      	adds	r0, #12
 800a3ee:	f7ff fa94 	bl	800991a <memcpy>
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	4631      	mov	r1, r6
 800a3f6:	4648      	mov	r0, r9
 800a3f8:	f000 fbfc 	bl	800abf4 <__lshift>
 800a3fc:	f10a 0301 	add.w	r3, sl, #1
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	eb0a 030b 	add.w	r3, sl, fp
 800a406:	9308      	str	r3, [sp, #32]
 800a408:	9b04      	ldr	r3, [sp, #16]
 800a40a:	f003 0301 	and.w	r3, r3, #1
 800a40e:	462f      	mov	r7, r5
 800a410:	9306      	str	r3, [sp, #24]
 800a412:	4605      	mov	r5, r0
 800a414:	9b00      	ldr	r3, [sp, #0]
 800a416:	9802      	ldr	r0, [sp, #8]
 800a418:	4621      	mov	r1, r4
 800a41a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a41e:	f7ff fa8a 	bl	8009936 <quorem>
 800a422:	4603      	mov	r3, r0
 800a424:	3330      	adds	r3, #48	@ 0x30
 800a426:	9003      	str	r0, [sp, #12]
 800a428:	4639      	mov	r1, r7
 800a42a:	9802      	ldr	r0, [sp, #8]
 800a42c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a42e:	f000 fc4d 	bl	800accc <__mcmp>
 800a432:	462a      	mov	r2, r5
 800a434:	9004      	str	r0, [sp, #16]
 800a436:	4621      	mov	r1, r4
 800a438:	4648      	mov	r0, r9
 800a43a:	f000 fc63 	bl	800ad04 <__mdiff>
 800a43e:	68c2      	ldr	r2, [r0, #12]
 800a440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a442:	4606      	mov	r6, r0
 800a444:	bb02      	cbnz	r2, 800a488 <_dtoa_r+0xa40>
 800a446:	4601      	mov	r1, r0
 800a448:	9802      	ldr	r0, [sp, #8]
 800a44a:	f000 fc3f 	bl	800accc <__mcmp>
 800a44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a450:	4602      	mov	r2, r0
 800a452:	4631      	mov	r1, r6
 800a454:	4648      	mov	r0, r9
 800a456:	920c      	str	r2, [sp, #48]	@ 0x30
 800a458:	9309      	str	r3, [sp, #36]	@ 0x24
 800a45a:	f000 fa05 	bl	800a868 <_Bfree>
 800a45e:	9b07      	ldr	r3, [sp, #28]
 800a460:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a462:	9e00      	ldr	r6, [sp, #0]
 800a464:	ea42 0103 	orr.w	r1, r2, r3
 800a468:	9b06      	ldr	r3, [sp, #24]
 800a46a:	4319      	orrs	r1, r3
 800a46c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a46e:	d10d      	bne.n	800a48c <_dtoa_r+0xa44>
 800a470:	2b39      	cmp	r3, #57	@ 0x39
 800a472:	d027      	beq.n	800a4c4 <_dtoa_r+0xa7c>
 800a474:	9a04      	ldr	r2, [sp, #16]
 800a476:	2a00      	cmp	r2, #0
 800a478:	dd01      	ble.n	800a47e <_dtoa_r+0xa36>
 800a47a:	9b03      	ldr	r3, [sp, #12]
 800a47c:	3331      	adds	r3, #49	@ 0x31
 800a47e:	f88b 3000 	strb.w	r3, [fp]
 800a482:	e52e      	b.n	8009ee2 <_dtoa_r+0x49a>
 800a484:	4628      	mov	r0, r5
 800a486:	e7b9      	b.n	800a3fc <_dtoa_r+0x9b4>
 800a488:	2201      	movs	r2, #1
 800a48a:	e7e2      	b.n	800a452 <_dtoa_r+0xa0a>
 800a48c:	9904      	ldr	r1, [sp, #16]
 800a48e:	2900      	cmp	r1, #0
 800a490:	db04      	blt.n	800a49c <_dtoa_r+0xa54>
 800a492:	9807      	ldr	r0, [sp, #28]
 800a494:	4301      	orrs	r1, r0
 800a496:	9806      	ldr	r0, [sp, #24]
 800a498:	4301      	orrs	r1, r0
 800a49a:	d120      	bne.n	800a4de <_dtoa_r+0xa96>
 800a49c:	2a00      	cmp	r2, #0
 800a49e:	ddee      	ble.n	800a47e <_dtoa_r+0xa36>
 800a4a0:	9902      	ldr	r1, [sp, #8]
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	4648      	mov	r0, r9
 800a4a8:	f000 fba4 	bl	800abf4 <__lshift>
 800a4ac:	4621      	mov	r1, r4
 800a4ae:	9002      	str	r0, [sp, #8]
 800a4b0:	f000 fc0c 	bl	800accc <__mcmp>
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	9b00      	ldr	r3, [sp, #0]
 800a4b8:	dc02      	bgt.n	800a4c0 <_dtoa_r+0xa78>
 800a4ba:	d1e0      	bne.n	800a47e <_dtoa_r+0xa36>
 800a4bc:	07da      	lsls	r2, r3, #31
 800a4be:	d5de      	bpl.n	800a47e <_dtoa_r+0xa36>
 800a4c0:	2b39      	cmp	r3, #57	@ 0x39
 800a4c2:	d1da      	bne.n	800a47a <_dtoa_r+0xa32>
 800a4c4:	2339      	movs	r3, #57	@ 0x39
 800a4c6:	f88b 3000 	strb.w	r3, [fp]
 800a4ca:	4633      	mov	r3, r6
 800a4cc:	461e      	mov	r6, r3
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a4d4:	2a39      	cmp	r2, #57	@ 0x39
 800a4d6:	d04e      	beq.n	800a576 <_dtoa_r+0xb2e>
 800a4d8:	3201      	adds	r2, #1
 800a4da:	701a      	strb	r2, [r3, #0]
 800a4dc:	e501      	b.n	8009ee2 <_dtoa_r+0x49a>
 800a4de:	2a00      	cmp	r2, #0
 800a4e0:	dd03      	ble.n	800a4ea <_dtoa_r+0xaa2>
 800a4e2:	2b39      	cmp	r3, #57	@ 0x39
 800a4e4:	d0ee      	beq.n	800a4c4 <_dtoa_r+0xa7c>
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	e7c9      	b.n	800a47e <_dtoa_r+0xa36>
 800a4ea:	9a00      	ldr	r2, [sp, #0]
 800a4ec:	9908      	ldr	r1, [sp, #32]
 800a4ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a4f2:	428a      	cmp	r2, r1
 800a4f4:	d028      	beq.n	800a548 <_dtoa_r+0xb00>
 800a4f6:	9902      	ldr	r1, [sp, #8]
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	220a      	movs	r2, #10
 800a4fc:	4648      	mov	r0, r9
 800a4fe:	f000 f9d5 	bl	800a8ac <__multadd>
 800a502:	42af      	cmp	r7, r5
 800a504:	9002      	str	r0, [sp, #8]
 800a506:	f04f 0300 	mov.w	r3, #0
 800a50a:	f04f 020a 	mov.w	r2, #10
 800a50e:	4639      	mov	r1, r7
 800a510:	4648      	mov	r0, r9
 800a512:	d107      	bne.n	800a524 <_dtoa_r+0xadc>
 800a514:	f000 f9ca 	bl	800a8ac <__multadd>
 800a518:	4607      	mov	r7, r0
 800a51a:	4605      	mov	r5, r0
 800a51c:	9b00      	ldr	r3, [sp, #0]
 800a51e:	3301      	adds	r3, #1
 800a520:	9300      	str	r3, [sp, #0]
 800a522:	e777      	b.n	800a414 <_dtoa_r+0x9cc>
 800a524:	f000 f9c2 	bl	800a8ac <__multadd>
 800a528:	4629      	mov	r1, r5
 800a52a:	4607      	mov	r7, r0
 800a52c:	2300      	movs	r3, #0
 800a52e:	220a      	movs	r2, #10
 800a530:	4648      	mov	r0, r9
 800a532:	f000 f9bb 	bl	800a8ac <__multadd>
 800a536:	4605      	mov	r5, r0
 800a538:	e7f0      	b.n	800a51c <_dtoa_r+0xad4>
 800a53a:	f1bb 0f00 	cmp.w	fp, #0
 800a53e:	bfcc      	ite	gt
 800a540:	465e      	movgt	r6, fp
 800a542:	2601      	movle	r6, #1
 800a544:	4456      	add	r6, sl
 800a546:	2700      	movs	r7, #0
 800a548:	9902      	ldr	r1, [sp, #8]
 800a54a:	9300      	str	r3, [sp, #0]
 800a54c:	2201      	movs	r2, #1
 800a54e:	4648      	mov	r0, r9
 800a550:	f000 fb50 	bl	800abf4 <__lshift>
 800a554:	4621      	mov	r1, r4
 800a556:	9002      	str	r0, [sp, #8]
 800a558:	f000 fbb8 	bl	800accc <__mcmp>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	dcb4      	bgt.n	800a4ca <_dtoa_r+0xa82>
 800a560:	d102      	bne.n	800a568 <_dtoa_r+0xb20>
 800a562:	9b00      	ldr	r3, [sp, #0]
 800a564:	07db      	lsls	r3, r3, #31
 800a566:	d4b0      	bmi.n	800a4ca <_dtoa_r+0xa82>
 800a568:	4633      	mov	r3, r6
 800a56a:	461e      	mov	r6, r3
 800a56c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a570:	2a30      	cmp	r2, #48	@ 0x30
 800a572:	d0fa      	beq.n	800a56a <_dtoa_r+0xb22>
 800a574:	e4b5      	b.n	8009ee2 <_dtoa_r+0x49a>
 800a576:	459a      	cmp	sl, r3
 800a578:	d1a8      	bne.n	800a4cc <_dtoa_r+0xa84>
 800a57a:	2331      	movs	r3, #49	@ 0x31
 800a57c:	f108 0801 	add.w	r8, r8, #1
 800a580:	f88a 3000 	strb.w	r3, [sl]
 800a584:	e4ad      	b.n	8009ee2 <_dtoa_r+0x49a>
 800a586:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a588:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a5e4 <_dtoa_r+0xb9c>
 800a58c:	b11b      	cbz	r3, 800a596 <_dtoa_r+0xb4e>
 800a58e:	f10a 0308 	add.w	r3, sl, #8
 800a592:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	4650      	mov	r0, sl
 800a598:	b017      	add	sp, #92	@ 0x5c
 800a59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a59e:	9b07      	ldr	r3, [sp, #28]
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	f77f ae2e 	ble.w	800a202 <_dtoa_r+0x7ba>
 800a5a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5a8:	9308      	str	r3, [sp, #32]
 800a5aa:	2001      	movs	r0, #1
 800a5ac:	e64d      	b.n	800a24a <_dtoa_r+0x802>
 800a5ae:	f1bb 0f00 	cmp.w	fp, #0
 800a5b2:	f77f aed9 	ble.w	800a368 <_dtoa_r+0x920>
 800a5b6:	4656      	mov	r6, sl
 800a5b8:	9802      	ldr	r0, [sp, #8]
 800a5ba:	4621      	mov	r1, r4
 800a5bc:	f7ff f9bb 	bl	8009936 <quorem>
 800a5c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a5c4:	f806 3b01 	strb.w	r3, [r6], #1
 800a5c8:	eba6 020a 	sub.w	r2, r6, sl
 800a5cc:	4593      	cmp	fp, r2
 800a5ce:	ddb4      	ble.n	800a53a <_dtoa_r+0xaf2>
 800a5d0:	9902      	ldr	r1, [sp, #8]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	220a      	movs	r2, #10
 800a5d6:	4648      	mov	r0, r9
 800a5d8:	f000 f968 	bl	800a8ac <__multadd>
 800a5dc:	9002      	str	r0, [sp, #8]
 800a5de:	e7eb      	b.n	800a5b8 <_dtoa_r+0xb70>
 800a5e0:	0800d6ac 	.word	0x0800d6ac
 800a5e4:	0800d630 	.word	0x0800d630

0800a5e8 <_free_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4605      	mov	r5, r0
 800a5ec:	2900      	cmp	r1, #0
 800a5ee:	d041      	beq.n	800a674 <_free_r+0x8c>
 800a5f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5f4:	1f0c      	subs	r4, r1, #4
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	bfb8      	it	lt
 800a5fa:	18e4      	addlt	r4, r4, r3
 800a5fc:	f000 f8e8 	bl	800a7d0 <__malloc_lock>
 800a600:	4a1d      	ldr	r2, [pc, #116]	@ (800a678 <_free_r+0x90>)
 800a602:	6813      	ldr	r3, [r2, #0]
 800a604:	b933      	cbnz	r3, 800a614 <_free_r+0x2c>
 800a606:	6063      	str	r3, [r4, #4]
 800a608:	6014      	str	r4, [r2, #0]
 800a60a:	4628      	mov	r0, r5
 800a60c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a610:	f000 b8e4 	b.w	800a7dc <__malloc_unlock>
 800a614:	42a3      	cmp	r3, r4
 800a616:	d908      	bls.n	800a62a <_free_r+0x42>
 800a618:	6820      	ldr	r0, [r4, #0]
 800a61a:	1821      	adds	r1, r4, r0
 800a61c:	428b      	cmp	r3, r1
 800a61e:	bf01      	itttt	eq
 800a620:	6819      	ldreq	r1, [r3, #0]
 800a622:	685b      	ldreq	r3, [r3, #4]
 800a624:	1809      	addeq	r1, r1, r0
 800a626:	6021      	streq	r1, [r4, #0]
 800a628:	e7ed      	b.n	800a606 <_free_r+0x1e>
 800a62a:	461a      	mov	r2, r3
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	b10b      	cbz	r3, 800a634 <_free_r+0x4c>
 800a630:	42a3      	cmp	r3, r4
 800a632:	d9fa      	bls.n	800a62a <_free_r+0x42>
 800a634:	6811      	ldr	r1, [r2, #0]
 800a636:	1850      	adds	r0, r2, r1
 800a638:	42a0      	cmp	r0, r4
 800a63a:	d10b      	bne.n	800a654 <_free_r+0x6c>
 800a63c:	6820      	ldr	r0, [r4, #0]
 800a63e:	4401      	add	r1, r0
 800a640:	1850      	adds	r0, r2, r1
 800a642:	4283      	cmp	r3, r0
 800a644:	6011      	str	r1, [r2, #0]
 800a646:	d1e0      	bne.n	800a60a <_free_r+0x22>
 800a648:	6818      	ldr	r0, [r3, #0]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	6053      	str	r3, [r2, #4]
 800a64e:	4408      	add	r0, r1
 800a650:	6010      	str	r0, [r2, #0]
 800a652:	e7da      	b.n	800a60a <_free_r+0x22>
 800a654:	d902      	bls.n	800a65c <_free_r+0x74>
 800a656:	230c      	movs	r3, #12
 800a658:	602b      	str	r3, [r5, #0]
 800a65a:	e7d6      	b.n	800a60a <_free_r+0x22>
 800a65c:	6820      	ldr	r0, [r4, #0]
 800a65e:	1821      	adds	r1, r4, r0
 800a660:	428b      	cmp	r3, r1
 800a662:	bf04      	itt	eq
 800a664:	6819      	ldreq	r1, [r3, #0]
 800a666:	685b      	ldreq	r3, [r3, #4]
 800a668:	6063      	str	r3, [r4, #4]
 800a66a:	bf04      	itt	eq
 800a66c:	1809      	addeq	r1, r1, r0
 800a66e:	6021      	streq	r1, [r4, #0]
 800a670:	6054      	str	r4, [r2, #4]
 800a672:	e7ca      	b.n	800a60a <_free_r+0x22>
 800a674:	bd38      	pop	{r3, r4, r5, pc}
 800a676:	bf00      	nop
 800a678:	20003118 	.word	0x20003118

0800a67c <malloc>:
 800a67c:	4b02      	ldr	r3, [pc, #8]	@ (800a688 <malloc+0xc>)
 800a67e:	4601      	mov	r1, r0
 800a680:	6818      	ldr	r0, [r3, #0]
 800a682:	f000 b825 	b.w	800a6d0 <_malloc_r>
 800a686:	bf00      	nop
 800a688:	20001418 	.word	0x20001418

0800a68c <sbrk_aligned>:
 800a68c:	b570      	push	{r4, r5, r6, lr}
 800a68e:	4e0f      	ldr	r6, [pc, #60]	@ (800a6cc <sbrk_aligned+0x40>)
 800a690:	460c      	mov	r4, r1
 800a692:	6831      	ldr	r1, [r6, #0]
 800a694:	4605      	mov	r5, r0
 800a696:	b911      	cbnz	r1, 800a69e <sbrk_aligned+0x12>
 800a698:	f001 f838 	bl	800b70c <_sbrk_r>
 800a69c:	6030      	str	r0, [r6, #0]
 800a69e:	4621      	mov	r1, r4
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	f001 f833 	bl	800b70c <_sbrk_r>
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	d103      	bne.n	800a6b2 <sbrk_aligned+0x26>
 800a6aa:	f04f 34ff 	mov.w	r4, #4294967295
 800a6ae:	4620      	mov	r0, r4
 800a6b0:	bd70      	pop	{r4, r5, r6, pc}
 800a6b2:	1cc4      	adds	r4, r0, #3
 800a6b4:	f024 0403 	bic.w	r4, r4, #3
 800a6b8:	42a0      	cmp	r0, r4
 800a6ba:	d0f8      	beq.n	800a6ae <sbrk_aligned+0x22>
 800a6bc:	1a21      	subs	r1, r4, r0
 800a6be:	4628      	mov	r0, r5
 800a6c0:	f001 f824 	bl	800b70c <_sbrk_r>
 800a6c4:	3001      	adds	r0, #1
 800a6c6:	d1f2      	bne.n	800a6ae <sbrk_aligned+0x22>
 800a6c8:	e7ef      	b.n	800a6aa <sbrk_aligned+0x1e>
 800a6ca:	bf00      	nop
 800a6cc:	20003114 	.word	0x20003114

0800a6d0 <_malloc_r>:
 800a6d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6d4:	1ccd      	adds	r5, r1, #3
 800a6d6:	f025 0503 	bic.w	r5, r5, #3
 800a6da:	3508      	adds	r5, #8
 800a6dc:	2d0c      	cmp	r5, #12
 800a6de:	bf38      	it	cc
 800a6e0:	250c      	movcc	r5, #12
 800a6e2:	2d00      	cmp	r5, #0
 800a6e4:	4606      	mov	r6, r0
 800a6e6:	db01      	blt.n	800a6ec <_malloc_r+0x1c>
 800a6e8:	42a9      	cmp	r1, r5
 800a6ea:	d904      	bls.n	800a6f6 <_malloc_r+0x26>
 800a6ec:	230c      	movs	r3, #12
 800a6ee:	6033      	str	r3, [r6, #0]
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a7cc <_malloc_r+0xfc>
 800a6fa:	f000 f869 	bl	800a7d0 <__malloc_lock>
 800a6fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a702:	461c      	mov	r4, r3
 800a704:	bb44      	cbnz	r4, 800a758 <_malloc_r+0x88>
 800a706:	4629      	mov	r1, r5
 800a708:	4630      	mov	r0, r6
 800a70a:	f7ff ffbf 	bl	800a68c <sbrk_aligned>
 800a70e:	1c43      	adds	r3, r0, #1
 800a710:	4604      	mov	r4, r0
 800a712:	d158      	bne.n	800a7c6 <_malloc_r+0xf6>
 800a714:	f8d8 4000 	ldr.w	r4, [r8]
 800a718:	4627      	mov	r7, r4
 800a71a:	2f00      	cmp	r7, #0
 800a71c:	d143      	bne.n	800a7a6 <_malloc_r+0xd6>
 800a71e:	2c00      	cmp	r4, #0
 800a720:	d04b      	beq.n	800a7ba <_malloc_r+0xea>
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	4639      	mov	r1, r7
 800a726:	4630      	mov	r0, r6
 800a728:	eb04 0903 	add.w	r9, r4, r3
 800a72c:	f000 ffee 	bl	800b70c <_sbrk_r>
 800a730:	4581      	cmp	r9, r0
 800a732:	d142      	bne.n	800a7ba <_malloc_r+0xea>
 800a734:	6821      	ldr	r1, [r4, #0]
 800a736:	1a6d      	subs	r5, r5, r1
 800a738:	4629      	mov	r1, r5
 800a73a:	4630      	mov	r0, r6
 800a73c:	f7ff ffa6 	bl	800a68c <sbrk_aligned>
 800a740:	3001      	adds	r0, #1
 800a742:	d03a      	beq.n	800a7ba <_malloc_r+0xea>
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	442b      	add	r3, r5
 800a748:	6023      	str	r3, [r4, #0]
 800a74a:	f8d8 3000 	ldr.w	r3, [r8]
 800a74e:	685a      	ldr	r2, [r3, #4]
 800a750:	bb62      	cbnz	r2, 800a7ac <_malloc_r+0xdc>
 800a752:	f8c8 7000 	str.w	r7, [r8]
 800a756:	e00f      	b.n	800a778 <_malloc_r+0xa8>
 800a758:	6822      	ldr	r2, [r4, #0]
 800a75a:	1b52      	subs	r2, r2, r5
 800a75c:	d420      	bmi.n	800a7a0 <_malloc_r+0xd0>
 800a75e:	2a0b      	cmp	r2, #11
 800a760:	d917      	bls.n	800a792 <_malloc_r+0xc2>
 800a762:	1961      	adds	r1, r4, r5
 800a764:	42a3      	cmp	r3, r4
 800a766:	6025      	str	r5, [r4, #0]
 800a768:	bf18      	it	ne
 800a76a:	6059      	strne	r1, [r3, #4]
 800a76c:	6863      	ldr	r3, [r4, #4]
 800a76e:	bf08      	it	eq
 800a770:	f8c8 1000 	streq.w	r1, [r8]
 800a774:	5162      	str	r2, [r4, r5]
 800a776:	604b      	str	r3, [r1, #4]
 800a778:	4630      	mov	r0, r6
 800a77a:	f000 f82f 	bl	800a7dc <__malloc_unlock>
 800a77e:	f104 000b 	add.w	r0, r4, #11
 800a782:	1d23      	adds	r3, r4, #4
 800a784:	f020 0007 	bic.w	r0, r0, #7
 800a788:	1ac2      	subs	r2, r0, r3
 800a78a:	bf1c      	itt	ne
 800a78c:	1a1b      	subne	r3, r3, r0
 800a78e:	50a3      	strne	r3, [r4, r2]
 800a790:	e7af      	b.n	800a6f2 <_malloc_r+0x22>
 800a792:	6862      	ldr	r2, [r4, #4]
 800a794:	42a3      	cmp	r3, r4
 800a796:	bf0c      	ite	eq
 800a798:	f8c8 2000 	streq.w	r2, [r8]
 800a79c:	605a      	strne	r2, [r3, #4]
 800a79e:	e7eb      	b.n	800a778 <_malloc_r+0xa8>
 800a7a0:	4623      	mov	r3, r4
 800a7a2:	6864      	ldr	r4, [r4, #4]
 800a7a4:	e7ae      	b.n	800a704 <_malloc_r+0x34>
 800a7a6:	463c      	mov	r4, r7
 800a7a8:	687f      	ldr	r7, [r7, #4]
 800a7aa:	e7b6      	b.n	800a71a <_malloc_r+0x4a>
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	42a3      	cmp	r3, r4
 800a7b2:	d1fb      	bne.n	800a7ac <_malloc_r+0xdc>
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	6053      	str	r3, [r2, #4]
 800a7b8:	e7de      	b.n	800a778 <_malloc_r+0xa8>
 800a7ba:	230c      	movs	r3, #12
 800a7bc:	6033      	str	r3, [r6, #0]
 800a7be:	4630      	mov	r0, r6
 800a7c0:	f000 f80c 	bl	800a7dc <__malloc_unlock>
 800a7c4:	e794      	b.n	800a6f0 <_malloc_r+0x20>
 800a7c6:	6005      	str	r5, [r0, #0]
 800a7c8:	e7d6      	b.n	800a778 <_malloc_r+0xa8>
 800a7ca:	bf00      	nop
 800a7cc:	20003118 	.word	0x20003118

0800a7d0 <__malloc_lock>:
 800a7d0:	4801      	ldr	r0, [pc, #4]	@ (800a7d8 <__malloc_lock+0x8>)
 800a7d2:	f7ff b8a0 	b.w	8009916 <__retarget_lock_acquire_recursive>
 800a7d6:	bf00      	nop
 800a7d8:	20003110 	.word	0x20003110

0800a7dc <__malloc_unlock>:
 800a7dc:	4801      	ldr	r0, [pc, #4]	@ (800a7e4 <__malloc_unlock+0x8>)
 800a7de:	f7ff b89b 	b.w	8009918 <__retarget_lock_release_recursive>
 800a7e2:	bf00      	nop
 800a7e4:	20003110 	.word	0x20003110

0800a7e8 <_Balloc>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	69c6      	ldr	r6, [r0, #28]
 800a7ec:	4604      	mov	r4, r0
 800a7ee:	460d      	mov	r5, r1
 800a7f0:	b976      	cbnz	r6, 800a810 <_Balloc+0x28>
 800a7f2:	2010      	movs	r0, #16
 800a7f4:	f7ff ff42 	bl	800a67c <malloc>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	61e0      	str	r0, [r4, #28]
 800a7fc:	b920      	cbnz	r0, 800a808 <_Balloc+0x20>
 800a7fe:	4b18      	ldr	r3, [pc, #96]	@ (800a860 <_Balloc+0x78>)
 800a800:	4818      	ldr	r0, [pc, #96]	@ (800a864 <_Balloc+0x7c>)
 800a802:	216b      	movs	r1, #107	@ 0x6b
 800a804:	f000 ff92 	bl	800b72c <__assert_func>
 800a808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a80c:	6006      	str	r6, [r0, #0]
 800a80e:	60c6      	str	r6, [r0, #12]
 800a810:	69e6      	ldr	r6, [r4, #28]
 800a812:	68f3      	ldr	r3, [r6, #12]
 800a814:	b183      	cbz	r3, 800a838 <_Balloc+0x50>
 800a816:	69e3      	ldr	r3, [r4, #28]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a81e:	b9b8      	cbnz	r0, 800a850 <_Balloc+0x68>
 800a820:	2101      	movs	r1, #1
 800a822:	fa01 f605 	lsl.w	r6, r1, r5
 800a826:	1d72      	adds	r2, r6, #5
 800a828:	0092      	lsls	r2, r2, #2
 800a82a:	4620      	mov	r0, r4
 800a82c:	f000 ff9c 	bl	800b768 <_calloc_r>
 800a830:	b160      	cbz	r0, 800a84c <_Balloc+0x64>
 800a832:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a836:	e00e      	b.n	800a856 <_Balloc+0x6e>
 800a838:	2221      	movs	r2, #33	@ 0x21
 800a83a:	2104      	movs	r1, #4
 800a83c:	4620      	mov	r0, r4
 800a83e:	f000 ff93 	bl	800b768 <_calloc_r>
 800a842:	69e3      	ldr	r3, [r4, #28]
 800a844:	60f0      	str	r0, [r6, #12]
 800a846:	68db      	ldr	r3, [r3, #12]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1e4      	bne.n	800a816 <_Balloc+0x2e>
 800a84c:	2000      	movs	r0, #0
 800a84e:	bd70      	pop	{r4, r5, r6, pc}
 800a850:	6802      	ldr	r2, [r0, #0]
 800a852:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a856:	2300      	movs	r3, #0
 800a858:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a85c:	e7f7      	b.n	800a84e <_Balloc+0x66>
 800a85e:	bf00      	nop
 800a860:	0800d63d 	.word	0x0800d63d
 800a864:	0800d6bd 	.word	0x0800d6bd

0800a868 <_Bfree>:
 800a868:	b570      	push	{r4, r5, r6, lr}
 800a86a:	69c6      	ldr	r6, [r0, #28]
 800a86c:	4605      	mov	r5, r0
 800a86e:	460c      	mov	r4, r1
 800a870:	b976      	cbnz	r6, 800a890 <_Bfree+0x28>
 800a872:	2010      	movs	r0, #16
 800a874:	f7ff ff02 	bl	800a67c <malloc>
 800a878:	4602      	mov	r2, r0
 800a87a:	61e8      	str	r0, [r5, #28]
 800a87c:	b920      	cbnz	r0, 800a888 <_Bfree+0x20>
 800a87e:	4b09      	ldr	r3, [pc, #36]	@ (800a8a4 <_Bfree+0x3c>)
 800a880:	4809      	ldr	r0, [pc, #36]	@ (800a8a8 <_Bfree+0x40>)
 800a882:	218f      	movs	r1, #143	@ 0x8f
 800a884:	f000 ff52 	bl	800b72c <__assert_func>
 800a888:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a88c:	6006      	str	r6, [r0, #0]
 800a88e:	60c6      	str	r6, [r0, #12]
 800a890:	b13c      	cbz	r4, 800a8a2 <_Bfree+0x3a>
 800a892:	69eb      	ldr	r3, [r5, #28]
 800a894:	6862      	ldr	r2, [r4, #4]
 800a896:	68db      	ldr	r3, [r3, #12]
 800a898:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a89c:	6021      	str	r1, [r4, #0]
 800a89e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a8a2:	bd70      	pop	{r4, r5, r6, pc}
 800a8a4:	0800d63d 	.word	0x0800d63d
 800a8a8:	0800d6bd 	.word	0x0800d6bd

0800a8ac <__multadd>:
 800a8ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8b0:	690d      	ldr	r5, [r1, #16]
 800a8b2:	4607      	mov	r7, r0
 800a8b4:	460c      	mov	r4, r1
 800a8b6:	461e      	mov	r6, r3
 800a8b8:	f101 0c14 	add.w	ip, r1, #20
 800a8bc:	2000      	movs	r0, #0
 800a8be:	f8dc 3000 	ldr.w	r3, [ip]
 800a8c2:	b299      	uxth	r1, r3
 800a8c4:	fb02 6101 	mla	r1, r2, r1, r6
 800a8c8:	0c1e      	lsrs	r6, r3, #16
 800a8ca:	0c0b      	lsrs	r3, r1, #16
 800a8cc:	fb02 3306 	mla	r3, r2, r6, r3
 800a8d0:	b289      	uxth	r1, r1
 800a8d2:	3001      	adds	r0, #1
 800a8d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a8d8:	4285      	cmp	r5, r0
 800a8da:	f84c 1b04 	str.w	r1, [ip], #4
 800a8de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8e2:	dcec      	bgt.n	800a8be <__multadd+0x12>
 800a8e4:	b30e      	cbz	r6, 800a92a <__multadd+0x7e>
 800a8e6:	68a3      	ldr	r3, [r4, #8]
 800a8e8:	42ab      	cmp	r3, r5
 800a8ea:	dc19      	bgt.n	800a920 <__multadd+0x74>
 800a8ec:	6861      	ldr	r1, [r4, #4]
 800a8ee:	4638      	mov	r0, r7
 800a8f0:	3101      	adds	r1, #1
 800a8f2:	f7ff ff79 	bl	800a7e8 <_Balloc>
 800a8f6:	4680      	mov	r8, r0
 800a8f8:	b928      	cbnz	r0, 800a906 <__multadd+0x5a>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a930 <__multadd+0x84>)
 800a8fe:	480d      	ldr	r0, [pc, #52]	@ (800a934 <__multadd+0x88>)
 800a900:	21ba      	movs	r1, #186	@ 0xba
 800a902:	f000 ff13 	bl	800b72c <__assert_func>
 800a906:	6922      	ldr	r2, [r4, #16]
 800a908:	3202      	adds	r2, #2
 800a90a:	f104 010c 	add.w	r1, r4, #12
 800a90e:	0092      	lsls	r2, r2, #2
 800a910:	300c      	adds	r0, #12
 800a912:	f7ff f802 	bl	800991a <memcpy>
 800a916:	4621      	mov	r1, r4
 800a918:	4638      	mov	r0, r7
 800a91a:	f7ff ffa5 	bl	800a868 <_Bfree>
 800a91e:	4644      	mov	r4, r8
 800a920:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a924:	3501      	adds	r5, #1
 800a926:	615e      	str	r6, [r3, #20]
 800a928:	6125      	str	r5, [r4, #16]
 800a92a:	4620      	mov	r0, r4
 800a92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a930:	0800d6ac 	.word	0x0800d6ac
 800a934:	0800d6bd 	.word	0x0800d6bd

0800a938 <__hi0bits>:
 800a938:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a93c:	4603      	mov	r3, r0
 800a93e:	bf36      	itet	cc
 800a940:	0403      	lslcc	r3, r0, #16
 800a942:	2000      	movcs	r0, #0
 800a944:	2010      	movcc	r0, #16
 800a946:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a94a:	bf3c      	itt	cc
 800a94c:	021b      	lslcc	r3, r3, #8
 800a94e:	3008      	addcc	r0, #8
 800a950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a954:	bf3c      	itt	cc
 800a956:	011b      	lslcc	r3, r3, #4
 800a958:	3004      	addcc	r0, #4
 800a95a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a95e:	bf3c      	itt	cc
 800a960:	009b      	lslcc	r3, r3, #2
 800a962:	3002      	addcc	r0, #2
 800a964:	2b00      	cmp	r3, #0
 800a966:	db05      	blt.n	800a974 <__hi0bits+0x3c>
 800a968:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a96c:	f100 0001 	add.w	r0, r0, #1
 800a970:	bf08      	it	eq
 800a972:	2020      	moveq	r0, #32
 800a974:	4770      	bx	lr

0800a976 <__lo0bits>:
 800a976:	6803      	ldr	r3, [r0, #0]
 800a978:	4602      	mov	r2, r0
 800a97a:	f013 0007 	ands.w	r0, r3, #7
 800a97e:	d00b      	beq.n	800a998 <__lo0bits+0x22>
 800a980:	07d9      	lsls	r1, r3, #31
 800a982:	d421      	bmi.n	800a9c8 <__lo0bits+0x52>
 800a984:	0798      	lsls	r0, r3, #30
 800a986:	bf49      	itett	mi
 800a988:	085b      	lsrmi	r3, r3, #1
 800a98a:	089b      	lsrpl	r3, r3, #2
 800a98c:	2001      	movmi	r0, #1
 800a98e:	6013      	strmi	r3, [r2, #0]
 800a990:	bf5c      	itt	pl
 800a992:	6013      	strpl	r3, [r2, #0]
 800a994:	2002      	movpl	r0, #2
 800a996:	4770      	bx	lr
 800a998:	b299      	uxth	r1, r3
 800a99a:	b909      	cbnz	r1, 800a9a0 <__lo0bits+0x2a>
 800a99c:	0c1b      	lsrs	r3, r3, #16
 800a99e:	2010      	movs	r0, #16
 800a9a0:	b2d9      	uxtb	r1, r3
 800a9a2:	b909      	cbnz	r1, 800a9a8 <__lo0bits+0x32>
 800a9a4:	3008      	adds	r0, #8
 800a9a6:	0a1b      	lsrs	r3, r3, #8
 800a9a8:	0719      	lsls	r1, r3, #28
 800a9aa:	bf04      	itt	eq
 800a9ac:	091b      	lsreq	r3, r3, #4
 800a9ae:	3004      	addeq	r0, #4
 800a9b0:	0799      	lsls	r1, r3, #30
 800a9b2:	bf04      	itt	eq
 800a9b4:	089b      	lsreq	r3, r3, #2
 800a9b6:	3002      	addeq	r0, #2
 800a9b8:	07d9      	lsls	r1, r3, #31
 800a9ba:	d403      	bmi.n	800a9c4 <__lo0bits+0x4e>
 800a9bc:	085b      	lsrs	r3, r3, #1
 800a9be:	f100 0001 	add.w	r0, r0, #1
 800a9c2:	d003      	beq.n	800a9cc <__lo0bits+0x56>
 800a9c4:	6013      	str	r3, [r2, #0]
 800a9c6:	4770      	bx	lr
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	4770      	bx	lr
 800a9cc:	2020      	movs	r0, #32
 800a9ce:	4770      	bx	lr

0800a9d0 <__i2b>:
 800a9d0:	b510      	push	{r4, lr}
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	2101      	movs	r1, #1
 800a9d6:	f7ff ff07 	bl	800a7e8 <_Balloc>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	b928      	cbnz	r0, 800a9ea <__i2b+0x1a>
 800a9de:	4b05      	ldr	r3, [pc, #20]	@ (800a9f4 <__i2b+0x24>)
 800a9e0:	4805      	ldr	r0, [pc, #20]	@ (800a9f8 <__i2b+0x28>)
 800a9e2:	f240 1145 	movw	r1, #325	@ 0x145
 800a9e6:	f000 fea1 	bl	800b72c <__assert_func>
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	6144      	str	r4, [r0, #20]
 800a9ee:	6103      	str	r3, [r0, #16]
 800a9f0:	bd10      	pop	{r4, pc}
 800a9f2:	bf00      	nop
 800a9f4:	0800d6ac 	.word	0x0800d6ac
 800a9f8:	0800d6bd 	.word	0x0800d6bd

0800a9fc <__multiply>:
 800a9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa00:	4617      	mov	r7, r2
 800aa02:	690a      	ldr	r2, [r1, #16]
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	bfa8      	it	ge
 800aa0a:	463b      	movge	r3, r7
 800aa0c:	4689      	mov	r9, r1
 800aa0e:	bfa4      	itt	ge
 800aa10:	460f      	movge	r7, r1
 800aa12:	4699      	movge	r9, r3
 800aa14:	693d      	ldr	r5, [r7, #16]
 800aa16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	6879      	ldr	r1, [r7, #4]
 800aa1e:	eb05 060a 	add.w	r6, r5, sl
 800aa22:	42b3      	cmp	r3, r6
 800aa24:	b085      	sub	sp, #20
 800aa26:	bfb8      	it	lt
 800aa28:	3101      	addlt	r1, #1
 800aa2a:	f7ff fedd 	bl	800a7e8 <_Balloc>
 800aa2e:	b930      	cbnz	r0, 800aa3e <__multiply+0x42>
 800aa30:	4602      	mov	r2, r0
 800aa32:	4b41      	ldr	r3, [pc, #260]	@ (800ab38 <__multiply+0x13c>)
 800aa34:	4841      	ldr	r0, [pc, #260]	@ (800ab3c <__multiply+0x140>)
 800aa36:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa3a:	f000 fe77 	bl	800b72c <__assert_func>
 800aa3e:	f100 0414 	add.w	r4, r0, #20
 800aa42:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aa46:	4623      	mov	r3, r4
 800aa48:	2200      	movs	r2, #0
 800aa4a:	4573      	cmp	r3, lr
 800aa4c:	d320      	bcc.n	800aa90 <__multiply+0x94>
 800aa4e:	f107 0814 	add.w	r8, r7, #20
 800aa52:	f109 0114 	add.w	r1, r9, #20
 800aa56:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aa5a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aa5e:	9302      	str	r3, [sp, #8]
 800aa60:	1beb      	subs	r3, r5, r7
 800aa62:	3b15      	subs	r3, #21
 800aa64:	f023 0303 	bic.w	r3, r3, #3
 800aa68:	3304      	adds	r3, #4
 800aa6a:	3715      	adds	r7, #21
 800aa6c:	42bd      	cmp	r5, r7
 800aa6e:	bf38      	it	cc
 800aa70:	2304      	movcc	r3, #4
 800aa72:	9301      	str	r3, [sp, #4]
 800aa74:	9b02      	ldr	r3, [sp, #8]
 800aa76:	9103      	str	r1, [sp, #12]
 800aa78:	428b      	cmp	r3, r1
 800aa7a:	d80c      	bhi.n	800aa96 <__multiply+0x9a>
 800aa7c:	2e00      	cmp	r6, #0
 800aa7e:	dd03      	ble.n	800aa88 <__multiply+0x8c>
 800aa80:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d055      	beq.n	800ab34 <__multiply+0x138>
 800aa88:	6106      	str	r6, [r0, #16]
 800aa8a:	b005      	add	sp, #20
 800aa8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa90:	f843 2b04 	str.w	r2, [r3], #4
 800aa94:	e7d9      	b.n	800aa4a <__multiply+0x4e>
 800aa96:	f8b1 a000 	ldrh.w	sl, [r1]
 800aa9a:	f1ba 0f00 	cmp.w	sl, #0
 800aa9e:	d01f      	beq.n	800aae0 <__multiply+0xe4>
 800aaa0:	46c4      	mov	ip, r8
 800aaa2:	46a1      	mov	r9, r4
 800aaa4:	2700      	movs	r7, #0
 800aaa6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aaaa:	f8d9 3000 	ldr.w	r3, [r9]
 800aaae:	fa1f fb82 	uxth.w	fp, r2
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	fb0a 330b 	mla	r3, sl, fp, r3
 800aab8:	443b      	add	r3, r7
 800aaba:	f8d9 7000 	ldr.w	r7, [r9]
 800aabe:	0c12      	lsrs	r2, r2, #16
 800aac0:	0c3f      	lsrs	r7, r7, #16
 800aac2:	fb0a 7202 	mla	r2, sl, r2, r7
 800aac6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aad0:	4565      	cmp	r5, ip
 800aad2:	f849 3b04 	str.w	r3, [r9], #4
 800aad6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800aada:	d8e4      	bhi.n	800aaa6 <__multiply+0xaa>
 800aadc:	9b01      	ldr	r3, [sp, #4]
 800aade:	50e7      	str	r7, [r4, r3]
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aae6:	3104      	adds	r1, #4
 800aae8:	f1b9 0f00 	cmp.w	r9, #0
 800aaec:	d020      	beq.n	800ab30 <__multiply+0x134>
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	4647      	mov	r7, r8
 800aaf2:	46a4      	mov	ip, r4
 800aaf4:	f04f 0a00 	mov.w	sl, #0
 800aaf8:	f8b7 b000 	ldrh.w	fp, [r7]
 800aafc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ab00:	fb09 220b 	mla	r2, r9, fp, r2
 800ab04:	4452      	add	r2, sl
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab0c:	f84c 3b04 	str.w	r3, [ip], #4
 800ab10:	f857 3b04 	ldr.w	r3, [r7], #4
 800ab14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab18:	f8bc 3000 	ldrh.w	r3, [ip]
 800ab1c:	fb09 330a 	mla	r3, r9, sl, r3
 800ab20:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ab24:	42bd      	cmp	r5, r7
 800ab26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab2a:	d8e5      	bhi.n	800aaf8 <__multiply+0xfc>
 800ab2c:	9a01      	ldr	r2, [sp, #4]
 800ab2e:	50a3      	str	r3, [r4, r2]
 800ab30:	3404      	adds	r4, #4
 800ab32:	e79f      	b.n	800aa74 <__multiply+0x78>
 800ab34:	3e01      	subs	r6, #1
 800ab36:	e7a1      	b.n	800aa7c <__multiply+0x80>
 800ab38:	0800d6ac 	.word	0x0800d6ac
 800ab3c:	0800d6bd 	.word	0x0800d6bd

0800ab40 <__pow5mult>:
 800ab40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab44:	4615      	mov	r5, r2
 800ab46:	f012 0203 	ands.w	r2, r2, #3
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	460e      	mov	r6, r1
 800ab4e:	d007      	beq.n	800ab60 <__pow5mult+0x20>
 800ab50:	4c25      	ldr	r4, [pc, #148]	@ (800abe8 <__pow5mult+0xa8>)
 800ab52:	3a01      	subs	r2, #1
 800ab54:	2300      	movs	r3, #0
 800ab56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab5a:	f7ff fea7 	bl	800a8ac <__multadd>
 800ab5e:	4606      	mov	r6, r0
 800ab60:	10ad      	asrs	r5, r5, #2
 800ab62:	d03d      	beq.n	800abe0 <__pow5mult+0xa0>
 800ab64:	69fc      	ldr	r4, [r7, #28]
 800ab66:	b97c      	cbnz	r4, 800ab88 <__pow5mult+0x48>
 800ab68:	2010      	movs	r0, #16
 800ab6a:	f7ff fd87 	bl	800a67c <malloc>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	61f8      	str	r0, [r7, #28]
 800ab72:	b928      	cbnz	r0, 800ab80 <__pow5mult+0x40>
 800ab74:	4b1d      	ldr	r3, [pc, #116]	@ (800abec <__pow5mult+0xac>)
 800ab76:	481e      	ldr	r0, [pc, #120]	@ (800abf0 <__pow5mult+0xb0>)
 800ab78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ab7c:	f000 fdd6 	bl	800b72c <__assert_func>
 800ab80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab84:	6004      	str	r4, [r0, #0]
 800ab86:	60c4      	str	r4, [r0, #12]
 800ab88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ab8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab90:	b94c      	cbnz	r4, 800aba6 <__pow5mult+0x66>
 800ab92:	f240 2171 	movw	r1, #625	@ 0x271
 800ab96:	4638      	mov	r0, r7
 800ab98:	f7ff ff1a 	bl	800a9d0 <__i2b>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aba2:	4604      	mov	r4, r0
 800aba4:	6003      	str	r3, [r0, #0]
 800aba6:	f04f 0900 	mov.w	r9, #0
 800abaa:	07eb      	lsls	r3, r5, #31
 800abac:	d50a      	bpl.n	800abc4 <__pow5mult+0x84>
 800abae:	4631      	mov	r1, r6
 800abb0:	4622      	mov	r2, r4
 800abb2:	4638      	mov	r0, r7
 800abb4:	f7ff ff22 	bl	800a9fc <__multiply>
 800abb8:	4631      	mov	r1, r6
 800abba:	4680      	mov	r8, r0
 800abbc:	4638      	mov	r0, r7
 800abbe:	f7ff fe53 	bl	800a868 <_Bfree>
 800abc2:	4646      	mov	r6, r8
 800abc4:	106d      	asrs	r5, r5, #1
 800abc6:	d00b      	beq.n	800abe0 <__pow5mult+0xa0>
 800abc8:	6820      	ldr	r0, [r4, #0]
 800abca:	b938      	cbnz	r0, 800abdc <__pow5mult+0x9c>
 800abcc:	4622      	mov	r2, r4
 800abce:	4621      	mov	r1, r4
 800abd0:	4638      	mov	r0, r7
 800abd2:	f7ff ff13 	bl	800a9fc <__multiply>
 800abd6:	6020      	str	r0, [r4, #0]
 800abd8:	f8c0 9000 	str.w	r9, [r0]
 800abdc:	4604      	mov	r4, r0
 800abde:	e7e4      	b.n	800abaa <__pow5mult+0x6a>
 800abe0:	4630      	mov	r0, r6
 800abe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abe6:	bf00      	nop
 800abe8:	0800d770 	.word	0x0800d770
 800abec:	0800d63d 	.word	0x0800d63d
 800abf0:	0800d6bd 	.word	0x0800d6bd

0800abf4 <__lshift>:
 800abf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abf8:	460c      	mov	r4, r1
 800abfa:	6849      	ldr	r1, [r1, #4]
 800abfc:	6923      	ldr	r3, [r4, #16]
 800abfe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac02:	68a3      	ldr	r3, [r4, #8]
 800ac04:	4607      	mov	r7, r0
 800ac06:	4691      	mov	r9, r2
 800ac08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac0c:	f108 0601 	add.w	r6, r8, #1
 800ac10:	42b3      	cmp	r3, r6
 800ac12:	db0b      	blt.n	800ac2c <__lshift+0x38>
 800ac14:	4638      	mov	r0, r7
 800ac16:	f7ff fde7 	bl	800a7e8 <_Balloc>
 800ac1a:	4605      	mov	r5, r0
 800ac1c:	b948      	cbnz	r0, 800ac32 <__lshift+0x3e>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	4b28      	ldr	r3, [pc, #160]	@ (800acc4 <__lshift+0xd0>)
 800ac22:	4829      	ldr	r0, [pc, #164]	@ (800acc8 <__lshift+0xd4>)
 800ac24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac28:	f000 fd80 	bl	800b72c <__assert_func>
 800ac2c:	3101      	adds	r1, #1
 800ac2e:	005b      	lsls	r3, r3, #1
 800ac30:	e7ee      	b.n	800ac10 <__lshift+0x1c>
 800ac32:	2300      	movs	r3, #0
 800ac34:	f100 0114 	add.w	r1, r0, #20
 800ac38:	f100 0210 	add.w	r2, r0, #16
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	4553      	cmp	r3, sl
 800ac40:	db33      	blt.n	800acaa <__lshift+0xb6>
 800ac42:	6920      	ldr	r0, [r4, #16]
 800ac44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac48:	f104 0314 	add.w	r3, r4, #20
 800ac4c:	f019 091f 	ands.w	r9, r9, #31
 800ac50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac58:	d02b      	beq.n	800acb2 <__lshift+0xbe>
 800ac5a:	f1c9 0e20 	rsb	lr, r9, #32
 800ac5e:	468a      	mov	sl, r1
 800ac60:	2200      	movs	r2, #0
 800ac62:	6818      	ldr	r0, [r3, #0]
 800ac64:	fa00 f009 	lsl.w	r0, r0, r9
 800ac68:	4310      	orrs	r0, r2
 800ac6a:	f84a 0b04 	str.w	r0, [sl], #4
 800ac6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac72:	459c      	cmp	ip, r3
 800ac74:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac78:	d8f3      	bhi.n	800ac62 <__lshift+0x6e>
 800ac7a:	ebac 0304 	sub.w	r3, ip, r4
 800ac7e:	3b15      	subs	r3, #21
 800ac80:	f023 0303 	bic.w	r3, r3, #3
 800ac84:	3304      	adds	r3, #4
 800ac86:	f104 0015 	add.w	r0, r4, #21
 800ac8a:	4560      	cmp	r0, ip
 800ac8c:	bf88      	it	hi
 800ac8e:	2304      	movhi	r3, #4
 800ac90:	50ca      	str	r2, [r1, r3]
 800ac92:	b10a      	cbz	r2, 800ac98 <__lshift+0xa4>
 800ac94:	f108 0602 	add.w	r6, r8, #2
 800ac98:	3e01      	subs	r6, #1
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	612e      	str	r6, [r5, #16]
 800ac9e:	4621      	mov	r1, r4
 800aca0:	f7ff fde2 	bl	800a868 <_Bfree>
 800aca4:	4628      	mov	r0, r5
 800aca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acaa:	f842 0f04 	str.w	r0, [r2, #4]!
 800acae:	3301      	adds	r3, #1
 800acb0:	e7c5      	b.n	800ac3e <__lshift+0x4a>
 800acb2:	3904      	subs	r1, #4
 800acb4:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb8:	f841 2f04 	str.w	r2, [r1, #4]!
 800acbc:	459c      	cmp	ip, r3
 800acbe:	d8f9      	bhi.n	800acb4 <__lshift+0xc0>
 800acc0:	e7ea      	b.n	800ac98 <__lshift+0xa4>
 800acc2:	bf00      	nop
 800acc4:	0800d6ac 	.word	0x0800d6ac
 800acc8:	0800d6bd 	.word	0x0800d6bd

0800accc <__mcmp>:
 800accc:	690a      	ldr	r2, [r1, #16]
 800acce:	4603      	mov	r3, r0
 800acd0:	6900      	ldr	r0, [r0, #16]
 800acd2:	1a80      	subs	r0, r0, r2
 800acd4:	b530      	push	{r4, r5, lr}
 800acd6:	d10e      	bne.n	800acf6 <__mcmp+0x2a>
 800acd8:	3314      	adds	r3, #20
 800acda:	3114      	adds	r1, #20
 800acdc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ace0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ace4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ace8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800acec:	4295      	cmp	r5, r2
 800acee:	d003      	beq.n	800acf8 <__mcmp+0x2c>
 800acf0:	d205      	bcs.n	800acfe <__mcmp+0x32>
 800acf2:	f04f 30ff 	mov.w	r0, #4294967295
 800acf6:	bd30      	pop	{r4, r5, pc}
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	d3f3      	bcc.n	800ace4 <__mcmp+0x18>
 800acfc:	e7fb      	b.n	800acf6 <__mcmp+0x2a>
 800acfe:	2001      	movs	r0, #1
 800ad00:	e7f9      	b.n	800acf6 <__mcmp+0x2a>
	...

0800ad04 <__mdiff>:
 800ad04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad08:	4689      	mov	r9, r1
 800ad0a:	4606      	mov	r6, r0
 800ad0c:	4611      	mov	r1, r2
 800ad0e:	4648      	mov	r0, r9
 800ad10:	4614      	mov	r4, r2
 800ad12:	f7ff ffdb 	bl	800accc <__mcmp>
 800ad16:	1e05      	subs	r5, r0, #0
 800ad18:	d112      	bne.n	800ad40 <__mdiff+0x3c>
 800ad1a:	4629      	mov	r1, r5
 800ad1c:	4630      	mov	r0, r6
 800ad1e:	f7ff fd63 	bl	800a7e8 <_Balloc>
 800ad22:	4602      	mov	r2, r0
 800ad24:	b928      	cbnz	r0, 800ad32 <__mdiff+0x2e>
 800ad26:	4b3f      	ldr	r3, [pc, #252]	@ (800ae24 <__mdiff+0x120>)
 800ad28:	f240 2137 	movw	r1, #567	@ 0x237
 800ad2c:	483e      	ldr	r0, [pc, #248]	@ (800ae28 <__mdiff+0x124>)
 800ad2e:	f000 fcfd 	bl	800b72c <__assert_func>
 800ad32:	2301      	movs	r3, #1
 800ad34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad38:	4610      	mov	r0, r2
 800ad3a:	b003      	add	sp, #12
 800ad3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad40:	bfbc      	itt	lt
 800ad42:	464b      	movlt	r3, r9
 800ad44:	46a1      	movlt	r9, r4
 800ad46:	4630      	mov	r0, r6
 800ad48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ad4c:	bfba      	itte	lt
 800ad4e:	461c      	movlt	r4, r3
 800ad50:	2501      	movlt	r5, #1
 800ad52:	2500      	movge	r5, #0
 800ad54:	f7ff fd48 	bl	800a7e8 <_Balloc>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	b918      	cbnz	r0, 800ad64 <__mdiff+0x60>
 800ad5c:	4b31      	ldr	r3, [pc, #196]	@ (800ae24 <__mdiff+0x120>)
 800ad5e:	f240 2145 	movw	r1, #581	@ 0x245
 800ad62:	e7e3      	b.n	800ad2c <__mdiff+0x28>
 800ad64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad68:	6926      	ldr	r6, [r4, #16]
 800ad6a:	60c5      	str	r5, [r0, #12]
 800ad6c:	f109 0310 	add.w	r3, r9, #16
 800ad70:	f109 0514 	add.w	r5, r9, #20
 800ad74:	f104 0e14 	add.w	lr, r4, #20
 800ad78:	f100 0b14 	add.w	fp, r0, #20
 800ad7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ad80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ad84:	9301      	str	r3, [sp, #4]
 800ad86:	46d9      	mov	r9, fp
 800ad88:	f04f 0c00 	mov.w	ip, #0
 800ad8c:	9b01      	ldr	r3, [sp, #4]
 800ad8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ad92:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ad96:	9301      	str	r3, [sp, #4]
 800ad98:	fa1f f38a 	uxth.w	r3, sl
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	b283      	uxth	r3, r0
 800ada0:	1acb      	subs	r3, r1, r3
 800ada2:	0c00      	lsrs	r0, r0, #16
 800ada4:	4463      	add	r3, ip
 800ada6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800adaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800adae:	b29b      	uxth	r3, r3
 800adb0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800adb4:	4576      	cmp	r6, lr
 800adb6:	f849 3b04 	str.w	r3, [r9], #4
 800adba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800adbe:	d8e5      	bhi.n	800ad8c <__mdiff+0x88>
 800adc0:	1b33      	subs	r3, r6, r4
 800adc2:	3b15      	subs	r3, #21
 800adc4:	f023 0303 	bic.w	r3, r3, #3
 800adc8:	3415      	adds	r4, #21
 800adca:	3304      	adds	r3, #4
 800adcc:	42a6      	cmp	r6, r4
 800adce:	bf38      	it	cc
 800add0:	2304      	movcc	r3, #4
 800add2:	441d      	add	r5, r3
 800add4:	445b      	add	r3, fp
 800add6:	461e      	mov	r6, r3
 800add8:	462c      	mov	r4, r5
 800adda:	4544      	cmp	r4, r8
 800addc:	d30e      	bcc.n	800adfc <__mdiff+0xf8>
 800adde:	f108 0103 	add.w	r1, r8, #3
 800ade2:	1b49      	subs	r1, r1, r5
 800ade4:	f021 0103 	bic.w	r1, r1, #3
 800ade8:	3d03      	subs	r5, #3
 800adea:	45a8      	cmp	r8, r5
 800adec:	bf38      	it	cc
 800adee:	2100      	movcc	r1, #0
 800adf0:	440b      	add	r3, r1
 800adf2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800adf6:	b191      	cbz	r1, 800ae1e <__mdiff+0x11a>
 800adf8:	6117      	str	r7, [r2, #16]
 800adfa:	e79d      	b.n	800ad38 <__mdiff+0x34>
 800adfc:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae00:	46e6      	mov	lr, ip
 800ae02:	0c08      	lsrs	r0, r1, #16
 800ae04:	fa1c fc81 	uxtah	ip, ip, r1
 800ae08:	4471      	add	r1, lr
 800ae0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae0e:	b289      	uxth	r1, r1
 800ae10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae14:	f846 1b04 	str.w	r1, [r6], #4
 800ae18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae1c:	e7dd      	b.n	800adda <__mdiff+0xd6>
 800ae1e:	3f01      	subs	r7, #1
 800ae20:	e7e7      	b.n	800adf2 <__mdiff+0xee>
 800ae22:	bf00      	nop
 800ae24:	0800d6ac 	.word	0x0800d6ac
 800ae28:	0800d6bd 	.word	0x0800d6bd

0800ae2c <__d2b>:
 800ae2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae30:	460f      	mov	r7, r1
 800ae32:	2101      	movs	r1, #1
 800ae34:	ec59 8b10 	vmov	r8, r9, d0
 800ae38:	4616      	mov	r6, r2
 800ae3a:	f7ff fcd5 	bl	800a7e8 <_Balloc>
 800ae3e:	4604      	mov	r4, r0
 800ae40:	b930      	cbnz	r0, 800ae50 <__d2b+0x24>
 800ae42:	4602      	mov	r2, r0
 800ae44:	4b23      	ldr	r3, [pc, #140]	@ (800aed4 <__d2b+0xa8>)
 800ae46:	4824      	ldr	r0, [pc, #144]	@ (800aed8 <__d2b+0xac>)
 800ae48:	f240 310f 	movw	r1, #783	@ 0x30f
 800ae4c:	f000 fc6e 	bl	800b72c <__assert_func>
 800ae50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae58:	b10d      	cbz	r5, 800ae5e <__d2b+0x32>
 800ae5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ae5e:	9301      	str	r3, [sp, #4]
 800ae60:	f1b8 0300 	subs.w	r3, r8, #0
 800ae64:	d023      	beq.n	800aeae <__d2b+0x82>
 800ae66:	4668      	mov	r0, sp
 800ae68:	9300      	str	r3, [sp, #0]
 800ae6a:	f7ff fd84 	bl	800a976 <__lo0bits>
 800ae6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ae72:	b1d0      	cbz	r0, 800aeaa <__d2b+0x7e>
 800ae74:	f1c0 0320 	rsb	r3, r0, #32
 800ae78:	fa02 f303 	lsl.w	r3, r2, r3
 800ae7c:	430b      	orrs	r3, r1
 800ae7e:	40c2      	lsrs	r2, r0
 800ae80:	6163      	str	r3, [r4, #20]
 800ae82:	9201      	str	r2, [sp, #4]
 800ae84:	9b01      	ldr	r3, [sp, #4]
 800ae86:	61a3      	str	r3, [r4, #24]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	bf0c      	ite	eq
 800ae8c:	2201      	moveq	r2, #1
 800ae8e:	2202      	movne	r2, #2
 800ae90:	6122      	str	r2, [r4, #16]
 800ae92:	b1a5      	cbz	r5, 800aebe <__d2b+0x92>
 800ae94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ae98:	4405      	add	r5, r0
 800ae9a:	603d      	str	r5, [r7, #0]
 800ae9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aea0:	6030      	str	r0, [r6, #0]
 800aea2:	4620      	mov	r0, r4
 800aea4:	b003      	add	sp, #12
 800aea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aeaa:	6161      	str	r1, [r4, #20]
 800aeac:	e7ea      	b.n	800ae84 <__d2b+0x58>
 800aeae:	a801      	add	r0, sp, #4
 800aeb0:	f7ff fd61 	bl	800a976 <__lo0bits>
 800aeb4:	9b01      	ldr	r3, [sp, #4]
 800aeb6:	6163      	str	r3, [r4, #20]
 800aeb8:	3020      	adds	r0, #32
 800aeba:	2201      	movs	r2, #1
 800aebc:	e7e8      	b.n	800ae90 <__d2b+0x64>
 800aebe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aec2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aec6:	6038      	str	r0, [r7, #0]
 800aec8:	6918      	ldr	r0, [r3, #16]
 800aeca:	f7ff fd35 	bl	800a938 <__hi0bits>
 800aece:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aed2:	e7e5      	b.n	800aea0 <__d2b+0x74>
 800aed4:	0800d6ac 	.word	0x0800d6ac
 800aed8:	0800d6bd 	.word	0x0800d6bd

0800aedc <__ssputs_r>:
 800aedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aee0:	688e      	ldr	r6, [r1, #8]
 800aee2:	461f      	mov	r7, r3
 800aee4:	42be      	cmp	r6, r7
 800aee6:	680b      	ldr	r3, [r1, #0]
 800aee8:	4682      	mov	sl, r0
 800aeea:	460c      	mov	r4, r1
 800aeec:	4690      	mov	r8, r2
 800aeee:	d82d      	bhi.n	800af4c <__ssputs_r+0x70>
 800aef0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aef4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aef8:	d026      	beq.n	800af48 <__ssputs_r+0x6c>
 800aefa:	6965      	ldr	r5, [r4, #20]
 800aefc:	6909      	ldr	r1, [r1, #16]
 800aefe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af02:	eba3 0901 	sub.w	r9, r3, r1
 800af06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af0a:	1c7b      	adds	r3, r7, #1
 800af0c:	444b      	add	r3, r9
 800af0e:	106d      	asrs	r5, r5, #1
 800af10:	429d      	cmp	r5, r3
 800af12:	bf38      	it	cc
 800af14:	461d      	movcc	r5, r3
 800af16:	0553      	lsls	r3, r2, #21
 800af18:	d527      	bpl.n	800af6a <__ssputs_r+0x8e>
 800af1a:	4629      	mov	r1, r5
 800af1c:	f7ff fbd8 	bl	800a6d0 <_malloc_r>
 800af20:	4606      	mov	r6, r0
 800af22:	b360      	cbz	r0, 800af7e <__ssputs_r+0xa2>
 800af24:	6921      	ldr	r1, [r4, #16]
 800af26:	464a      	mov	r2, r9
 800af28:	f7fe fcf7 	bl	800991a <memcpy>
 800af2c:	89a3      	ldrh	r3, [r4, #12]
 800af2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af36:	81a3      	strh	r3, [r4, #12]
 800af38:	6126      	str	r6, [r4, #16]
 800af3a:	6165      	str	r5, [r4, #20]
 800af3c:	444e      	add	r6, r9
 800af3e:	eba5 0509 	sub.w	r5, r5, r9
 800af42:	6026      	str	r6, [r4, #0]
 800af44:	60a5      	str	r5, [r4, #8]
 800af46:	463e      	mov	r6, r7
 800af48:	42be      	cmp	r6, r7
 800af4a:	d900      	bls.n	800af4e <__ssputs_r+0x72>
 800af4c:	463e      	mov	r6, r7
 800af4e:	6820      	ldr	r0, [r4, #0]
 800af50:	4632      	mov	r2, r6
 800af52:	4641      	mov	r1, r8
 800af54:	f000 fb9e 	bl	800b694 <memmove>
 800af58:	68a3      	ldr	r3, [r4, #8]
 800af5a:	1b9b      	subs	r3, r3, r6
 800af5c:	60a3      	str	r3, [r4, #8]
 800af5e:	6823      	ldr	r3, [r4, #0]
 800af60:	4433      	add	r3, r6
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	2000      	movs	r0, #0
 800af66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af6a:	462a      	mov	r2, r5
 800af6c:	f000 fc22 	bl	800b7b4 <_realloc_r>
 800af70:	4606      	mov	r6, r0
 800af72:	2800      	cmp	r0, #0
 800af74:	d1e0      	bne.n	800af38 <__ssputs_r+0x5c>
 800af76:	6921      	ldr	r1, [r4, #16]
 800af78:	4650      	mov	r0, sl
 800af7a:	f7ff fb35 	bl	800a5e8 <_free_r>
 800af7e:	230c      	movs	r3, #12
 800af80:	f8ca 3000 	str.w	r3, [sl]
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af8a:	81a3      	strh	r3, [r4, #12]
 800af8c:	f04f 30ff 	mov.w	r0, #4294967295
 800af90:	e7e9      	b.n	800af66 <__ssputs_r+0x8a>
	...

0800af94 <_svfiprintf_r>:
 800af94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af98:	4698      	mov	r8, r3
 800af9a:	898b      	ldrh	r3, [r1, #12]
 800af9c:	061b      	lsls	r3, r3, #24
 800af9e:	b09d      	sub	sp, #116	@ 0x74
 800afa0:	4607      	mov	r7, r0
 800afa2:	460d      	mov	r5, r1
 800afa4:	4614      	mov	r4, r2
 800afa6:	d510      	bpl.n	800afca <_svfiprintf_r+0x36>
 800afa8:	690b      	ldr	r3, [r1, #16]
 800afaa:	b973      	cbnz	r3, 800afca <_svfiprintf_r+0x36>
 800afac:	2140      	movs	r1, #64	@ 0x40
 800afae:	f7ff fb8f 	bl	800a6d0 <_malloc_r>
 800afb2:	6028      	str	r0, [r5, #0]
 800afb4:	6128      	str	r0, [r5, #16]
 800afb6:	b930      	cbnz	r0, 800afc6 <_svfiprintf_r+0x32>
 800afb8:	230c      	movs	r3, #12
 800afba:	603b      	str	r3, [r7, #0]
 800afbc:	f04f 30ff 	mov.w	r0, #4294967295
 800afc0:	b01d      	add	sp, #116	@ 0x74
 800afc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afc6:	2340      	movs	r3, #64	@ 0x40
 800afc8:	616b      	str	r3, [r5, #20]
 800afca:	2300      	movs	r3, #0
 800afcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afce:	2320      	movs	r3, #32
 800afd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800afd8:	2330      	movs	r3, #48	@ 0x30
 800afda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b178 <_svfiprintf_r+0x1e4>
 800afde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afe2:	f04f 0901 	mov.w	r9, #1
 800afe6:	4623      	mov	r3, r4
 800afe8:	469a      	mov	sl, r3
 800afea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afee:	b10a      	cbz	r2, 800aff4 <_svfiprintf_r+0x60>
 800aff0:	2a25      	cmp	r2, #37	@ 0x25
 800aff2:	d1f9      	bne.n	800afe8 <_svfiprintf_r+0x54>
 800aff4:	ebba 0b04 	subs.w	fp, sl, r4
 800aff8:	d00b      	beq.n	800b012 <_svfiprintf_r+0x7e>
 800affa:	465b      	mov	r3, fp
 800affc:	4622      	mov	r2, r4
 800affe:	4629      	mov	r1, r5
 800b000:	4638      	mov	r0, r7
 800b002:	f7ff ff6b 	bl	800aedc <__ssputs_r>
 800b006:	3001      	adds	r0, #1
 800b008:	f000 80a7 	beq.w	800b15a <_svfiprintf_r+0x1c6>
 800b00c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b00e:	445a      	add	r2, fp
 800b010:	9209      	str	r2, [sp, #36]	@ 0x24
 800b012:	f89a 3000 	ldrb.w	r3, [sl]
 800b016:	2b00      	cmp	r3, #0
 800b018:	f000 809f 	beq.w	800b15a <_svfiprintf_r+0x1c6>
 800b01c:	2300      	movs	r3, #0
 800b01e:	f04f 32ff 	mov.w	r2, #4294967295
 800b022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b026:	f10a 0a01 	add.w	sl, sl, #1
 800b02a:	9304      	str	r3, [sp, #16]
 800b02c:	9307      	str	r3, [sp, #28]
 800b02e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b032:	931a      	str	r3, [sp, #104]	@ 0x68
 800b034:	4654      	mov	r4, sl
 800b036:	2205      	movs	r2, #5
 800b038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b03c:	484e      	ldr	r0, [pc, #312]	@ (800b178 <_svfiprintf_r+0x1e4>)
 800b03e:	f7f5 f8c7 	bl	80001d0 <memchr>
 800b042:	9a04      	ldr	r2, [sp, #16]
 800b044:	b9d8      	cbnz	r0, 800b07e <_svfiprintf_r+0xea>
 800b046:	06d0      	lsls	r0, r2, #27
 800b048:	bf44      	itt	mi
 800b04a:	2320      	movmi	r3, #32
 800b04c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b050:	0711      	lsls	r1, r2, #28
 800b052:	bf44      	itt	mi
 800b054:	232b      	movmi	r3, #43	@ 0x2b
 800b056:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b05a:	f89a 3000 	ldrb.w	r3, [sl]
 800b05e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b060:	d015      	beq.n	800b08e <_svfiprintf_r+0xfa>
 800b062:	9a07      	ldr	r2, [sp, #28]
 800b064:	4654      	mov	r4, sl
 800b066:	2000      	movs	r0, #0
 800b068:	f04f 0c0a 	mov.w	ip, #10
 800b06c:	4621      	mov	r1, r4
 800b06e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b072:	3b30      	subs	r3, #48	@ 0x30
 800b074:	2b09      	cmp	r3, #9
 800b076:	d94b      	bls.n	800b110 <_svfiprintf_r+0x17c>
 800b078:	b1b0      	cbz	r0, 800b0a8 <_svfiprintf_r+0x114>
 800b07a:	9207      	str	r2, [sp, #28]
 800b07c:	e014      	b.n	800b0a8 <_svfiprintf_r+0x114>
 800b07e:	eba0 0308 	sub.w	r3, r0, r8
 800b082:	fa09 f303 	lsl.w	r3, r9, r3
 800b086:	4313      	orrs	r3, r2
 800b088:	9304      	str	r3, [sp, #16]
 800b08a:	46a2      	mov	sl, r4
 800b08c:	e7d2      	b.n	800b034 <_svfiprintf_r+0xa0>
 800b08e:	9b03      	ldr	r3, [sp, #12]
 800b090:	1d19      	adds	r1, r3, #4
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	9103      	str	r1, [sp, #12]
 800b096:	2b00      	cmp	r3, #0
 800b098:	bfbb      	ittet	lt
 800b09a:	425b      	neglt	r3, r3
 800b09c:	f042 0202 	orrlt.w	r2, r2, #2
 800b0a0:	9307      	strge	r3, [sp, #28]
 800b0a2:	9307      	strlt	r3, [sp, #28]
 800b0a4:	bfb8      	it	lt
 800b0a6:	9204      	strlt	r2, [sp, #16]
 800b0a8:	7823      	ldrb	r3, [r4, #0]
 800b0aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0ac:	d10a      	bne.n	800b0c4 <_svfiprintf_r+0x130>
 800b0ae:	7863      	ldrb	r3, [r4, #1]
 800b0b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0b2:	d132      	bne.n	800b11a <_svfiprintf_r+0x186>
 800b0b4:	9b03      	ldr	r3, [sp, #12]
 800b0b6:	1d1a      	adds	r2, r3, #4
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	9203      	str	r2, [sp, #12]
 800b0bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0c0:	3402      	adds	r4, #2
 800b0c2:	9305      	str	r3, [sp, #20]
 800b0c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b188 <_svfiprintf_r+0x1f4>
 800b0c8:	7821      	ldrb	r1, [r4, #0]
 800b0ca:	2203      	movs	r2, #3
 800b0cc:	4650      	mov	r0, sl
 800b0ce:	f7f5 f87f 	bl	80001d0 <memchr>
 800b0d2:	b138      	cbz	r0, 800b0e4 <_svfiprintf_r+0x150>
 800b0d4:	9b04      	ldr	r3, [sp, #16]
 800b0d6:	eba0 000a 	sub.w	r0, r0, sl
 800b0da:	2240      	movs	r2, #64	@ 0x40
 800b0dc:	4082      	lsls	r2, r0
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	3401      	adds	r4, #1
 800b0e2:	9304      	str	r3, [sp, #16]
 800b0e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e8:	4824      	ldr	r0, [pc, #144]	@ (800b17c <_svfiprintf_r+0x1e8>)
 800b0ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0ee:	2206      	movs	r2, #6
 800b0f0:	f7f5 f86e 	bl	80001d0 <memchr>
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	d036      	beq.n	800b166 <_svfiprintf_r+0x1d2>
 800b0f8:	4b21      	ldr	r3, [pc, #132]	@ (800b180 <_svfiprintf_r+0x1ec>)
 800b0fa:	bb1b      	cbnz	r3, 800b144 <_svfiprintf_r+0x1b0>
 800b0fc:	9b03      	ldr	r3, [sp, #12]
 800b0fe:	3307      	adds	r3, #7
 800b100:	f023 0307 	bic.w	r3, r3, #7
 800b104:	3308      	adds	r3, #8
 800b106:	9303      	str	r3, [sp, #12]
 800b108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b10a:	4433      	add	r3, r6
 800b10c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b10e:	e76a      	b.n	800afe6 <_svfiprintf_r+0x52>
 800b110:	fb0c 3202 	mla	r2, ip, r2, r3
 800b114:	460c      	mov	r4, r1
 800b116:	2001      	movs	r0, #1
 800b118:	e7a8      	b.n	800b06c <_svfiprintf_r+0xd8>
 800b11a:	2300      	movs	r3, #0
 800b11c:	3401      	adds	r4, #1
 800b11e:	9305      	str	r3, [sp, #20]
 800b120:	4619      	mov	r1, r3
 800b122:	f04f 0c0a 	mov.w	ip, #10
 800b126:	4620      	mov	r0, r4
 800b128:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b12c:	3a30      	subs	r2, #48	@ 0x30
 800b12e:	2a09      	cmp	r2, #9
 800b130:	d903      	bls.n	800b13a <_svfiprintf_r+0x1a6>
 800b132:	2b00      	cmp	r3, #0
 800b134:	d0c6      	beq.n	800b0c4 <_svfiprintf_r+0x130>
 800b136:	9105      	str	r1, [sp, #20]
 800b138:	e7c4      	b.n	800b0c4 <_svfiprintf_r+0x130>
 800b13a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b13e:	4604      	mov	r4, r0
 800b140:	2301      	movs	r3, #1
 800b142:	e7f0      	b.n	800b126 <_svfiprintf_r+0x192>
 800b144:	ab03      	add	r3, sp, #12
 800b146:	9300      	str	r3, [sp, #0]
 800b148:	462a      	mov	r2, r5
 800b14a:	4b0e      	ldr	r3, [pc, #56]	@ (800b184 <_svfiprintf_r+0x1f0>)
 800b14c:	a904      	add	r1, sp, #16
 800b14e:	4638      	mov	r0, r7
 800b150:	f7fd fd7a 	bl	8008c48 <_printf_float>
 800b154:	1c42      	adds	r2, r0, #1
 800b156:	4606      	mov	r6, r0
 800b158:	d1d6      	bne.n	800b108 <_svfiprintf_r+0x174>
 800b15a:	89ab      	ldrh	r3, [r5, #12]
 800b15c:	065b      	lsls	r3, r3, #25
 800b15e:	f53f af2d 	bmi.w	800afbc <_svfiprintf_r+0x28>
 800b162:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b164:	e72c      	b.n	800afc0 <_svfiprintf_r+0x2c>
 800b166:	ab03      	add	r3, sp, #12
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	462a      	mov	r2, r5
 800b16c:	4b05      	ldr	r3, [pc, #20]	@ (800b184 <_svfiprintf_r+0x1f0>)
 800b16e:	a904      	add	r1, sp, #16
 800b170:	4638      	mov	r0, r7
 800b172:	f7fe f801 	bl	8009178 <_printf_i>
 800b176:	e7ed      	b.n	800b154 <_svfiprintf_r+0x1c0>
 800b178:	0800d716 	.word	0x0800d716
 800b17c:	0800d720 	.word	0x0800d720
 800b180:	08008c49 	.word	0x08008c49
 800b184:	0800aedd 	.word	0x0800aedd
 800b188:	0800d71c 	.word	0x0800d71c

0800b18c <__sfputc_r>:
 800b18c:	6893      	ldr	r3, [r2, #8]
 800b18e:	3b01      	subs	r3, #1
 800b190:	2b00      	cmp	r3, #0
 800b192:	b410      	push	{r4}
 800b194:	6093      	str	r3, [r2, #8]
 800b196:	da08      	bge.n	800b1aa <__sfputc_r+0x1e>
 800b198:	6994      	ldr	r4, [r2, #24]
 800b19a:	42a3      	cmp	r3, r4
 800b19c:	db01      	blt.n	800b1a2 <__sfputc_r+0x16>
 800b19e:	290a      	cmp	r1, #10
 800b1a0:	d103      	bne.n	800b1aa <__sfputc_r+0x1e>
 800b1a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1a6:	f7fe baa4 	b.w	80096f2 <__swbuf_r>
 800b1aa:	6813      	ldr	r3, [r2, #0]
 800b1ac:	1c58      	adds	r0, r3, #1
 800b1ae:	6010      	str	r0, [r2, #0]
 800b1b0:	7019      	strb	r1, [r3, #0]
 800b1b2:	4608      	mov	r0, r1
 800b1b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1b8:	4770      	bx	lr

0800b1ba <__sfputs_r>:
 800b1ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1bc:	4606      	mov	r6, r0
 800b1be:	460f      	mov	r7, r1
 800b1c0:	4614      	mov	r4, r2
 800b1c2:	18d5      	adds	r5, r2, r3
 800b1c4:	42ac      	cmp	r4, r5
 800b1c6:	d101      	bne.n	800b1cc <__sfputs_r+0x12>
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	e007      	b.n	800b1dc <__sfputs_r+0x22>
 800b1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d0:	463a      	mov	r2, r7
 800b1d2:	4630      	mov	r0, r6
 800b1d4:	f7ff ffda 	bl	800b18c <__sfputc_r>
 800b1d8:	1c43      	adds	r3, r0, #1
 800b1da:	d1f3      	bne.n	800b1c4 <__sfputs_r+0xa>
 800b1dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1e0 <_vfiprintf_r>:
 800b1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e4:	460d      	mov	r5, r1
 800b1e6:	b09d      	sub	sp, #116	@ 0x74
 800b1e8:	4614      	mov	r4, r2
 800b1ea:	4698      	mov	r8, r3
 800b1ec:	4606      	mov	r6, r0
 800b1ee:	b118      	cbz	r0, 800b1f8 <_vfiprintf_r+0x18>
 800b1f0:	6a03      	ldr	r3, [r0, #32]
 800b1f2:	b90b      	cbnz	r3, 800b1f8 <_vfiprintf_r+0x18>
 800b1f4:	f7fe f96a 	bl	80094cc <__sinit>
 800b1f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1fa:	07d9      	lsls	r1, r3, #31
 800b1fc:	d405      	bmi.n	800b20a <_vfiprintf_r+0x2a>
 800b1fe:	89ab      	ldrh	r3, [r5, #12]
 800b200:	059a      	lsls	r2, r3, #22
 800b202:	d402      	bmi.n	800b20a <_vfiprintf_r+0x2a>
 800b204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b206:	f7fe fb86 	bl	8009916 <__retarget_lock_acquire_recursive>
 800b20a:	89ab      	ldrh	r3, [r5, #12]
 800b20c:	071b      	lsls	r3, r3, #28
 800b20e:	d501      	bpl.n	800b214 <_vfiprintf_r+0x34>
 800b210:	692b      	ldr	r3, [r5, #16]
 800b212:	b99b      	cbnz	r3, 800b23c <_vfiprintf_r+0x5c>
 800b214:	4629      	mov	r1, r5
 800b216:	4630      	mov	r0, r6
 800b218:	f7fe faaa 	bl	8009770 <__swsetup_r>
 800b21c:	b170      	cbz	r0, 800b23c <_vfiprintf_r+0x5c>
 800b21e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b220:	07dc      	lsls	r4, r3, #31
 800b222:	d504      	bpl.n	800b22e <_vfiprintf_r+0x4e>
 800b224:	f04f 30ff 	mov.w	r0, #4294967295
 800b228:	b01d      	add	sp, #116	@ 0x74
 800b22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22e:	89ab      	ldrh	r3, [r5, #12]
 800b230:	0598      	lsls	r0, r3, #22
 800b232:	d4f7      	bmi.n	800b224 <_vfiprintf_r+0x44>
 800b234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b236:	f7fe fb6f 	bl	8009918 <__retarget_lock_release_recursive>
 800b23a:	e7f3      	b.n	800b224 <_vfiprintf_r+0x44>
 800b23c:	2300      	movs	r3, #0
 800b23e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b240:	2320      	movs	r3, #32
 800b242:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b246:	f8cd 800c 	str.w	r8, [sp, #12]
 800b24a:	2330      	movs	r3, #48	@ 0x30
 800b24c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3fc <_vfiprintf_r+0x21c>
 800b250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b254:	f04f 0901 	mov.w	r9, #1
 800b258:	4623      	mov	r3, r4
 800b25a:	469a      	mov	sl, r3
 800b25c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b260:	b10a      	cbz	r2, 800b266 <_vfiprintf_r+0x86>
 800b262:	2a25      	cmp	r2, #37	@ 0x25
 800b264:	d1f9      	bne.n	800b25a <_vfiprintf_r+0x7a>
 800b266:	ebba 0b04 	subs.w	fp, sl, r4
 800b26a:	d00b      	beq.n	800b284 <_vfiprintf_r+0xa4>
 800b26c:	465b      	mov	r3, fp
 800b26e:	4622      	mov	r2, r4
 800b270:	4629      	mov	r1, r5
 800b272:	4630      	mov	r0, r6
 800b274:	f7ff ffa1 	bl	800b1ba <__sfputs_r>
 800b278:	3001      	adds	r0, #1
 800b27a:	f000 80a7 	beq.w	800b3cc <_vfiprintf_r+0x1ec>
 800b27e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b280:	445a      	add	r2, fp
 800b282:	9209      	str	r2, [sp, #36]	@ 0x24
 800b284:	f89a 3000 	ldrb.w	r3, [sl]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 809f 	beq.w	800b3cc <_vfiprintf_r+0x1ec>
 800b28e:	2300      	movs	r3, #0
 800b290:	f04f 32ff 	mov.w	r2, #4294967295
 800b294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b298:	f10a 0a01 	add.w	sl, sl, #1
 800b29c:	9304      	str	r3, [sp, #16]
 800b29e:	9307      	str	r3, [sp, #28]
 800b2a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2a6:	4654      	mov	r4, sl
 800b2a8:	2205      	movs	r2, #5
 800b2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ae:	4853      	ldr	r0, [pc, #332]	@ (800b3fc <_vfiprintf_r+0x21c>)
 800b2b0:	f7f4 ff8e 	bl	80001d0 <memchr>
 800b2b4:	9a04      	ldr	r2, [sp, #16]
 800b2b6:	b9d8      	cbnz	r0, 800b2f0 <_vfiprintf_r+0x110>
 800b2b8:	06d1      	lsls	r1, r2, #27
 800b2ba:	bf44      	itt	mi
 800b2bc:	2320      	movmi	r3, #32
 800b2be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2c2:	0713      	lsls	r3, r2, #28
 800b2c4:	bf44      	itt	mi
 800b2c6:	232b      	movmi	r3, #43	@ 0x2b
 800b2c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b2d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2d2:	d015      	beq.n	800b300 <_vfiprintf_r+0x120>
 800b2d4:	9a07      	ldr	r2, [sp, #28]
 800b2d6:	4654      	mov	r4, sl
 800b2d8:	2000      	movs	r0, #0
 800b2da:	f04f 0c0a 	mov.w	ip, #10
 800b2de:	4621      	mov	r1, r4
 800b2e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2e4:	3b30      	subs	r3, #48	@ 0x30
 800b2e6:	2b09      	cmp	r3, #9
 800b2e8:	d94b      	bls.n	800b382 <_vfiprintf_r+0x1a2>
 800b2ea:	b1b0      	cbz	r0, 800b31a <_vfiprintf_r+0x13a>
 800b2ec:	9207      	str	r2, [sp, #28]
 800b2ee:	e014      	b.n	800b31a <_vfiprintf_r+0x13a>
 800b2f0:	eba0 0308 	sub.w	r3, r0, r8
 800b2f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	9304      	str	r3, [sp, #16]
 800b2fc:	46a2      	mov	sl, r4
 800b2fe:	e7d2      	b.n	800b2a6 <_vfiprintf_r+0xc6>
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	1d19      	adds	r1, r3, #4
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	9103      	str	r1, [sp, #12]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bfbb      	ittet	lt
 800b30c:	425b      	neglt	r3, r3
 800b30e:	f042 0202 	orrlt.w	r2, r2, #2
 800b312:	9307      	strge	r3, [sp, #28]
 800b314:	9307      	strlt	r3, [sp, #28]
 800b316:	bfb8      	it	lt
 800b318:	9204      	strlt	r2, [sp, #16]
 800b31a:	7823      	ldrb	r3, [r4, #0]
 800b31c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b31e:	d10a      	bne.n	800b336 <_vfiprintf_r+0x156>
 800b320:	7863      	ldrb	r3, [r4, #1]
 800b322:	2b2a      	cmp	r3, #42	@ 0x2a
 800b324:	d132      	bne.n	800b38c <_vfiprintf_r+0x1ac>
 800b326:	9b03      	ldr	r3, [sp, #12]
 800b328:	1d1a      	adds	r2, r3, #4
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	9203      	str	r2, [sp, #12]
 800b32e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b332:	3402      	adds	r4, #2
 800b334:	9305      	str	r3, [sp, #20]
 800b336:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b40c <_vfiprintf_r+0x22c>
 800b33a:	7821      	ldrb	r1, [r4, #0]
 800b33c:	2203      	movs	r2, #3
 800b33e:	4650      	mov	r0, sl
 800b340:	f7f4 ff46 	bl	80001d0 <memchr>
 800b344:	b138      	cbz	r0, 800b356 <_vfiprintf_r+0x176>
 800b346:	9b04      	ldr	r3, [sp, #16]
 800b348:	eba0 000a 	sub.w	r0, r0, sl
 800b34c:	2240      	movs	r2, #64	@ 0x40
 800b34e:	4082      	lsls	r2, r0
 800b350:	4313      	orrs	r3, r2
 800b352:	3401      	adds	r4, #1
 800b354:	9304      	str	r3, [sp, #16]
 800b356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b35a:	4829      	ldr	r0, [pc, #164]	@ (800b400 <_vfiprintf_r+0x220>)
 800b35c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b360:	2206      	movs	r2, #6
 800b362:	f7f4 ff35 	bl	80001d0 <memchr>
 800b366:	2800      	cmp	r0, #0
 800b368:	d03f      	beq.n	800b3ea <_vfiprintf_r+0x20a>
 800b36a:	4b26      	ldr	r3, [pc, #152]	@ (800b404 <_vfiprintf_r+0x224>)
 800b36c:	bb1b      	cbnz	r3, 800b3b6 <_vfiprintf_r+0x1d6>
 800b36e:	9b03      	ldr	r3, [sp, #12]
 800b370:	3307      	adds	r3, #7
 800b372:	f023 0307 	bic.w	r3, r3, #7
 800b376:	3308      	adds	r3, #8
 800b378:	9303      	str	r3, [sp, #12]
 800b37a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b37c:	443b      	add	r3, r7
 800b37e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b380:	e76a      	b.n	800b258 <_vfiprintf_r+0x78>
 800b382:	fb0c 3202 	mla	r2, ip, r2, r3
 800b386:	460c      	mov	r4, r1
 800b388:	2001      	movs	r0, #1
 800b38a:	e7a8      	b.n	800b2de <_vfiprintf_r+0xfe>
 800b38c:	2300      	movs	r3, #0
 800b38e:	3401      	adds	r4, #1
 800b390:	9305      	str	r3, [sp, #20]
 800b392:	4619      	mov	r1, r3
 800b394:	f04f 0c0a 	mov.w	ip, #10
 800b398:	4620      	mov	r0, r4
 800b39a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b39e:	3a30      	subs	r2, #48	@ 0x30
 800b3a0:	2a09      	cmp	r2, #9
 800b3a2:	d903      	bls.n	800b3ac <_vfiprintf_r+0x1cc>
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d0c6      	beq.n	800b336 <_vfiprintf_r+0x156>
 800b3a8:	9105      	str	r1, [sp, #20]
 800b3aa:	e7c4      	b.n	800b336 <_vfiprintf_r+0x156>
 800b3ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3b0:	4604      	mov	r4, r0
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e7f0      	b.n	800b398 <_vfiprintf_r+0x1b8>
 800b3b6:	ab03      	add	r3, sp, #12
 800b3b8:	9300      	str	r3, [sp, #0]
 800b3ba:	462a      	mov	r2, r5
 800b3bc:	4b12      	ldr	r3, [pc, #72]	@ (800b408 <_vfiprintf_r+0x228>)
 800b3be:	a904      	add	r1, sp, #16
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f7fd fc41 	bl	8008c48 <_printf_float>
 800b3c6:	4607      	mov	r7, r0
 800b3c8:	1c78      	adds	r0, r7, #1
 800b3ca:	d1d6      	bne.n	800b37a <_vfiprintf_r+0x19a>
 800b3cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3ce:	07d9      	lsls	r1, r3, #31
 800b3d0:	d405      	bmi.n	800b3de <_vfiprintf_r+0x1fe>
 800b3d2:	89ab      	ldrh	r3, [r5, #12]
 800b3d4:	059a      	lsls	r2, r3, #22
 800b3d6:	d402      	bmi.n	800b3de <_vfiprintf_r+0x1fe>
 800b3d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3da:	f7fe fa9d 	bl	8009918 <__retarget_lock_release_recursive>
 800b3de:	89ab      	ldrh	r3, [r5, #12]
 800b3e0:	065b      	lsls	r3, r3, #25
 800b3e2:	f53f af1f 	bmi.w	800b224 <_vfiprintf_r+0x44>
 800b3e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3e8:	e71e      	b.n	800b228 <_vfiprintf_r+0x48>
 800b3ea:	ab03      	add	r3, sp, #12
 800b3ec:	9300      	str	r3, [sp, #0]
 800b3ee:	462a      	mov	r2, r5
 800b3f0:	4b05      	ldr	r3, [pc, #20]	@ (800b408 <_vfiprintf_r+0x228>)
 800b3f2:	a904      	add	r1, sp, #16
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f7fd febf 	bl	8009178 <_printf_i>
 800b3fa:	e7e4      	b.n	800b3c6 <_vfiprintf_r+0x1e6>
 800b3fc:	0800d716 	.word	0x0800d716
 800b400:	0800d720 	.word	0x0800d720
 800b404:	08008c49 	.word	0x08008c49
 800b408:	0800b1bb 	.word	0x0800b1bb
 800b40c:	0800d71c 	.word	0x0800d71c

0800b410 <__sflush_r>:
 800b410:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b418:	0716      	lsls	r6, r2, #28
 800b41a:	4605      	mov	r5, r0
 800b41c:	460c      	mov	r4, r1
 800b41e:	d454      	bmi.n	800b4ca <__sflush_r+0xba>
 800b420:	684b      	ldr	r3, [r1, #4]
 800b422:	2b00      	cmp	r3, #0
 800b424:	dc02      	bgt.n	800b42c <__sflush_r+0x1c>
 800b426:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b428:	2b00      	cmp	r3, #0
 800b42a:	dd48      	ble.n	800b4be <__sflush_r+0xae>
 800b42c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b42e:	2e00      	cmp	r6, #0
 800b430:	d045      	beq.n	800b4be <__sflush_r+0xae>
 800b432:	2300      	movs	r3, #0
 800b434:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b438:	682f      	ldr	r7, [r5, #0]
 800b43a:	6a21      	ldr	r1, [r4, #32]
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	d030      	beq.n	800b4a2 <__sflush_r+0x92>
 800b440:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b442:	89a3      	ldrh	r3, [r4, #12]
 800b444:	0759      	lsls	r1, r3, #29
 800b446:	d505      	bpl.n	800b454 <__sflush_r+0x44>
 800b448:	6863      	ldr	r3, [r4, #4]
 800b44a:	1ad2      	subs	r2, r2, r3
 800b44c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b44e:	b10b      	cbz	r3, 800b454 <__sflush_r+0x44>
 800b450:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b452:	1ad2      	subs	r2, r2, r3
 800b454:	2300      	movs	r3, #0
 800b456:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b458:	6a21      	ldr	r1, [r4, #32]
 800b45a:	4628      	mov	r0, r5
 800b45c:	47b0      	blx	r6
 800b45e:	1c43      	adds	r3, r0, #1
 800b460:	89a3      	ldrh	r3, [r4, #12]
 800b462:	d106      	bne.n	800b472 <__sflush_r+0x62>
 800b464:	6829      	ldr	r1, [r5, #0]
 800b466:	291d      	cmp	r1, #29
 800b468:	d82b      	bhi.n	800b4c2 <__sflush_r+0xb2>
 800b46a:	4a2a      	ldr	r2, [pc, #168]	@ (800b514 <__sflush_r+0x104>)
 800b46c:	40ca      	lsrs	r2, r1
 800b46e:	07d6      	lsls	r6, r2, #31
 800b470:	d527      	bpl.n	800b4c2 <__sflush_r+0xb2>
 800b472:	2200      	movs	r2, #0
 800b474:	6062      	str	r2, [r4, #4]
 800b476:	04d9      	lsls	r1, r3, #19
 800b478:	6922      	ldr	r2, [r4, #16]
 800b47a:	6022      	str	r2, [r4, #0]
 800b47c:	d504      	bpl.n	800b488 <__sflush_r+0x78>
 800b47e:	1c42      	adds	r2, r0, #1
 800b480:	d101      	bne.n	800b486 <__sflush_r+0x76>
 800b482:	682b      	ldr	r3, [r5, #0]
 800b484:	b903      	cbnz	r3, 800b488 <__sflush_r+0x78>
 800b486:	6560      	str	r0, [r4, #84]	@ 0x54
 800b488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b48a:	602f      	str	r7, [r5, #0]
 800b48c:	b1b9      	cbz	r1, 800b4be <__sflush_r+0xae>
 800b48e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b492:	4299      	cmp	r1, r3
 800b494:	d002      	beq.n	800b49c <__sflush_r+0x8c>
 800b496:	4628      	mov	r0, r5
 800b498:	f7ff f8a6 	bl	800a5e8 <_free_r>
 800b49c:	2300      	movs	r3, #0
 800b49e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4a0:	e00d      	b.n	800b4be <__sflush_r+0xae>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	47b0      	blx	r6
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	1c50      	adds	r0, r2, #1
 800b4ac:	d1c9      	bne.n	800b442 <__sflush_r+0x32>
 800b4ae:	682b      	ldr	r3, [r5, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d0c6      	beq.n	800b442 <__sflush_r+0x32>
 800b4b4:	2b1d      	cmp	r3, #29
 800b4b6:	d001      	beq.n	800b4bc <__sflush_r+0xac>
 800b4b8:	2b16      	cmp	r3, #22
 800b4ba:	d11e      	bne.n	800b4fa <__sflush_r+0xea>
 800b4bc:	602f      	str	r7, [r5, #0]
 800b4be:	2000      	movs	r0, #0
 800b4c0:	e022      	b.n	800b508 <__sflush_r+0xf8>
 800b4c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4c6:	b21b      	sxth	r3, r3
 800b4c8:	e01b      	b.n	800b502 <__sflush_r+0xf2>
 800b4ca:	690f      	ldr	r7, [r1, #16]
 800b4cc:	2f00      	cmp	r7, #0
 800b4ce:	d0f6      	beq.n	800b4be <__sflush_r+0xae>
 800b4d0:	0793      	lsls	r3, r2, #30
 800b4d2:	680e      	ldr	r6, [r1, #0]
 800b4d4:	bf08      	it	eq
 800b4d6:	694b      	ldreq	r3, [r1, #20]
 800b4d8:	600f      	str	r7, [r1, #0]
 800b4da:	bf18      	it	ne
 800b4dc:	2300      	movne	r3, #0
 800b4de:	eba6 0807 	sub.w	r8, r6, r7
 800b4e2:	608b      	str	r3, [r1, #8]
 800b4e4:	f1b8 0f00 	cmp.w	r8, #0
 800b4e8:	dde9      	ble.n	800b4be <__sflush_r+0xae>
 800b4ea:	6a21      	ldr	r1, [r4, #32]
 800b4ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b4ee:	4643      	mov	r3, r8
 800b4f0:	463a      	mov	r2, r7
 800b4f2:	4628      	mov	r0, r5
 800b4f4:	47b0      	blx	r6
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	dc08      	bgt.n	800b50c <__sflush_r+0xfc>
 800b4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b502:	81a3      	strh	r3, [r4, #12]
 800b504:	f04f 30ff 	mov.w	r0, #4294967295
 800b508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b50c:	4407      	add	r7, r0
 800b50e:	eba8 0800 	sub.w	r8, r8, r0
 800b512:	e7e7      	b.n	800b4e4 <__sflush_r+0xd4>
 800b514:	20400001 	.word	0x20400001

0800b518 <_fflush_r>:
 800b518:	b538      	push	{r3, r4, r5, lr}
 800b51a:	690b      	ldr	r3, [r1, #16]
 800b51c:	4605      	mov	r5, r0
 800b51e:	460c      	mov	r4, r1
 800b520:	b913      	cbnz	r3, 800b528 <_fflush_r+0x10>
 800b522:	2500      	movs	r5, #0
 800b524:	4628      	mov	r0, r5
 800b526:	bd38      	pop	{r3, r4, r5, pc}
 800b528:	b118      	cbz	r0, 800b532 <_fflush_r+0x1a>
 800b52a:	6a03      	ldr	r3, [r0, #32]
 800b52c:	b90b      	cbnz	r3, 800b532 <_fflush_r+0x1a>
 800b52e:	f7fd ffcd 	bl	80094cc <__sinit>
 800b532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d0f3      	beq.n	800b522 <_fflush_r+0xa>
 800b53a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b53c:	07d0      	lsls	r0, r2, #31
 800b53e:	d404      	bmi.n	800b54a <_fflush_r+0x32>
 800b540:	0599      	lsls	r1, r3, #22
 800b542:	d402      	bmi.n	800b54a <_fflush_r+0x32>
 800b544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b546:	f7fe f9e6 	bl	8009916 <__retarget_lock_acquire_recursive>
 800b54a:	4628      	mov	r0, r5
 800b54c:	4621      	mov	r1, r4
 800b54e:	f7ff ff5f 	bl	800b410 <__sflush_r>
 800b552:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b554:	07da      	lsls	r2, r3, #31
 800b556:	4605      	mov	r5, r0
 800b558:	d4e4      	bmi.n	800b524 <_fflush_r+0xc>
 800b55a:	89a3      	ldrh	r3, [r4, #12]
 800b55c:	059b      	lsls	r3, r3, #22
 800b55e:	d4e1      	bmi.n	800b524 <_fflush_r+0xc>
 800b560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b562:	f7fe f9d9 	bl	8009918 <__retarget_lock_release_recursive>
 800b566:	e7dd      	b.n	800b524 <_fflush_r+0xc>

0800b568 <__swhatbuf_r>:
 800b568:	b570      	push	{r4, r5, r6, lr}
 800b56a:	460c      	mov	r4, r1
 800b56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b570:	2900      	cmp	r1, #0
 800b572:	b096      	sub	sp, #88	@ 0x58
 800b574:	4615      	mov	r5, r2
 800b576:	461e      	mov	r6, r3
 800b578:	da0d      	bge.n	800b596 <__swhatbuf_r+0x2e>
 800b57a:	89a3      	ldrh	r3, [r4, #12]
 800b57c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b580:	f04f 0100 	mov.w	r1, #0
 800b584:	bf14      	ite	ne
 800b586:	2340      	movne	r3, #64	@ 0x40
 800b588:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b58c:	2000      	movs	r0, #0
 800b58e:	6031      	str	r1, [r6, #0]
 800b590:	602b      	str	r3, [r5, #0]
 800b592:	b016      	add	sp, #88	@ 0x58
 800b594:	bd70      	pop	{r4, r5, r6, pc}
 800b596:	466a      	mov	r2, sp
 800b598:	f000 f896 	bl	800b6c8 <_fstat_r>
 800b59c:	2800      	cmp	r0, #0
 800b59e:	dbec      	blt.n	800b57a <__swhatbuf_r+0x12>
 800b5a0:	9901      	ldr	r1, [sp, #4]
 800b5a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b5a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b5aa:	4259      	negs	r1, r3
 800b5ac:	4159      	adcs	r1, r3
 800b5ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b5b2:	e7eb      	b.n	800b58c <__swhatbuf_r+0x24>

0800b5b4 <__smakebuf_r>:
 800b5b4:	898b      	ldrh	r3, [r1, #12]
 800b5b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5b8:	079d      	lsls	r5, r3, #30
 800b5ba:	4606      	mov	r6, r0
 800b5bc:	460c      	mov	r4, r1
 800b5be:	d507      	bpl.n	800b5d0 <__smakebuf_r+0x1c>
 800b5c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b5c4:	6023      	str	r3, [r4, #0]
 800b5c6:	6123      	str	r3, [r4, #16]
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	6163      	str	r3, [r4, #20]
 800b5cc:	b003      	add	sp, #12
 800b5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5d0:	ab01      	add	r3, sp, #4
 800b5d2:	466a      	mov	r2, sp
 800b5d4:	f7ff ffc8 	bl	800b568 <__swhatbuf_r>
 800b5d8:	9f00      	ldr	r7, [sp, #0]
 800b5da:	4605      	mov	r5, r0
 800b5dc:	4639      	mov	r1, r7
 800b5de:	4630      	mov	r0, r6
 800b5e0:	f7ff f876 	bl	800a6d0 <_malloc_r>
 800b5e4:	b948      	cbnz	r0, 800b5fa <__smakebuf_r+0x46>
 800b5e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5ea:	059a      	lsls	r2, r3, #22
 800b5ec:	d4ee      	bmi.n	800b5cc <__smakebuf_r+0x18>
 800b5ee:	f023 0303 	bic.w	r3, r3, #3
 800b5f2:	f043 0302 	orr.w	r3, r3, #2
 800b5f6:	81a3      	strh	r3, [r4, #12]
 800b5f8:	e7e2      	b.n	800b5c0 <__smakebuf_r+0xc>
 800b5fa:	89a3      	ldrh	r3, [r4, #12]
 800b5fc:	6020      	str	r0, [r4, #0]
 800b5fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b602:	81a3      	strh	r3, [r4, #12]
 800b604:	9b01      	ldr	r3, [sp, #4]
 800b606:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b60a:	b15b      	cbz	r3, 800b624 <__smakebuf_r+0x70>
 800b60c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b610:	4630      	mov	r0, r6
 800b612:	f000 f86b 	bl	800b6ec <_isatty_r>
 800b616:	b128      	cbz	r0, 800b624 <__smakebuf_r+0x70>
 800b618:	89a3      	ldrh	r3, [r4, #12]
 800b61a:	f023 0303 	bic.w	r3, r3, #3
 800b61e:	f043 0301 	orr.w	r3, r3, #1
 800b622:	81a3      	strh	r3, [r4, #12]
 800b624:	89a3      	ldrh	r3, [r4, #12]
 800b626:	431d      	orrs	r5, r3
 800b628:	81a5      	strh	r5, [r4, #12]
 800b62a:	e7cf      	b.n	800b5cc <__smakebuf_r+0x18>

0800b62c <_putc_r>:
 800b62c:	b570      	push	{r4, r5, r6, lr}
 800b62e:	460d      	mov	r5, r1
 800b630:	4614      	mov	r4, r2
 800b632:	4606      	mov	r6, r0
 800b634:	b118      	cbz	r0, 800b63e <_putc_r+0x12>
 800b636:	6a03      	ldr	r3, [r0, #32]
 800b638:	b90b      	cbnz	r3, 800b63e <_putc_r+0x12>
 800b63a:	f7fd ff47 	bl	80094cc <__sinit>
 800b63e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b640:	07d8      	lsls	r0, r3, #31
 800b642:	d405      	bmi.n	800b650 <_putc_r+0x24>
 800b644:	89a3      	ldrh	r3, [r4, #12]
 800b646:	0599      	lsls	r1, r3, #22
 800b648:	d402      	bmi.n	800b650 <_putc_r+0x24>
 800b64a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b64c:	f7fe f963 	bl	8009916 <__retarget_lock_acquire_recursive>
 800b650:	68a3      	ldr	r3, [r4, #8]
 800b652:	3b01      	subs	r3, #1
 800b654:	2b00      	cmp	r3, #0
 800b656:	60a3      	str	r3, [r4, #8]
 800b658:	da05      	bge.n	800b666 <_putc_r+0x3a>
 800b65a:	69a2      	ldr	r2, [r4, #24]
 800b65c:	4293      	cmp	r3, r2
 800b65e:	db12      	blt.n	800b686 <_putc_r+0x5a>
 800b660:	b2eb      	uxtb	r3, r5
 800b662:	2b0a      	cmp	r3, #10
 800b664:	d00f      	beq.n	800b686 <_putc_r+0x5a>
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	1c5a      	adds	r2, r3, #1
 800b66a:	6022      	str	r2, [r4, #0]
 800b66c:	701d      	strb	r5, [r3, #0]
 800b66e:	b2ed      	uxtb	r5, r5
 800b670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b672:	07da      	lsls	r2, r3, #31
 800b674:	d405      	bmi.n	800b682 <_putc_r+0x56>
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	059b      	lsls	r3, r3, #22
 800b67a:	d402      	bmi.n	800b682 <_putc_r+0x56>
 800b67c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b67e:	f7fe f94b 	bl	8009918 <__retarget_lock_release_recursive>
 800b682:	4628      	mov	r0, r5
 800b684:	bd70      	pop	{r4, r5, r6, pc}
 800b686:	4629      	mov	r1, r5
 800b688:	4622      	mov	r2, r4
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7fe f831 	bl	80096f2 <__swbuf_r>
 800b690:	4605      	mov	r5, r0
 800b692:	e7ed      	b.n	800b670 <_putc_r+0x44>

0800b694 <memmove>:
 800b694:	4288      	cmp	r0, r1
 800b696:	b510      	push	{r4, lr}
 800b698:	eb01 0402 	add.w	r4, r1, r2
 800b69c:	d902      	bls.n	800b6a4 <memmove+0x10>
 800b69e:	4284      	cmp	r4, r0
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	d807      	bhi.n	800b6b4 <memmove+0x20>
 800b6a4:	1e43      	subs	r3, r0, #1
 800b6a6:	42a1      	cmp	r1, r4
 800b6a8:	d008      	beq.n	800b6bc <memmove+0x28>
 800b6aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b6b2:	e7f8      	b.n	800b6a6 <memmove+0x12>
 800b6b4:	4402      	add	r2, r0
 800b6b6:	4601      	mov	r1, r0
 800b6b8:	428a      	cmp	r2, r1
 800b6ba:	d100      	bne.n	800b6be <memmove+0x2a>
 800b6bc:	bd10      	pop	{r4, pc}
 800b6be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b6c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b6c6:	e7f7      	b.n	800b6b8 <memmove+0x24>

0800b6c8 <_fstat_r>:
 800b6c8:	b538      	push	{r3, r4, r5, lr}
 800b6ca:	4d07      	ldr	r5, [pc, #28]	@ (800b6e8 <_fstat_r+0x20>)
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	4604      	mov	r4, r0
 800b6d0:	4608      	mov	r0, r1
 800b6d2:	4611      	mov	r1, r2
 800b6d4:	602b      	str	r3, [r5, #0]
 800b6d6:	f7f6 faf8 	bl	8001cca <_fstat>
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	d102      	bne.n	800b6e4 <_fstat_r+0x1c>
 800b6de:	682b      	ldr	r3, [r5, #0]
 800b6e0:	b103      	cbz	r3, 800b6e4 <_fstat_r+0x1c>
 800b6e2:	6023      	str	r3, [r4, #0]
 800b6e4:	bd38      	pop	{r3, r4, r5, pc}
 800b6e6:	bf00      	nop
 800b6e8:	2000310c 	.word	0x2000310c

0800b6ec <_isatty_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4d06      	ldr	r5, [pc, #24]	@ (800b708 <_isatty_r+0x1c>)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	602b      	str	r3, [r5, #0]
 800b6f8:	f7f6 faf7 	bl	8001cea <_isatty>
 800b6fc:	1c43      	adds	r3, r0, #1
 800b6fe:	d102      	bne.n	800b706 <_isatty_r+0x1a>
 800b700:	682b      	ldr	r3, [r5, #0]
 800b702:	b103      	cbz	r3, 800b706 <_isatty_r+0x1a>
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	bd38      	pop	{r3, r4, r5, pc}
 800b708:	2000310c 	.word	0x2000310c

0800b70c <_sbrk_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d06      	ldr	r5, [pc, #24]	@ (800b728 <_sbrk_r+0x1c>)
 800b710:	2300      	movs	r3, #0
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	602b      	str	r3, [r5, #0]
 800b718:	f7f6 fb00 	bl	8001d1c <_sbrk>
 800b71c:	1c43      	adds	r3, r0, #1
 800b71e:	d102      	bne.n	800b726 <_sbrk_r+0x1a>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	b103      	cbz	r3, 800b726 <_sbrk_r+0x1a>
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	2000310c 	.word	0x2000310c

0800b72c <__assert_func>:
 800b72c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b72e:	4614      	mov	r4, r2
 800b730:	461a      	mov	r2, r3
 800b732:	4b09      	ldr	r3, [pc, #36]	@ (800b758 <__assert_func+0x2c>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4605      	mov	r5, r0
 800b738:	68d8      	ldr	r0, [r3, #12]
 800b73a:	b14c      	cbz	r4, 800b750 <__assert_func+0x24>
 800b73c:	4b07      	ldr	r3, [pc, #28]	@ (800b75c <__assert_func+0x30>)
 800b73e:	9100      	str	r1, [sp, #0]
 800b740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b744:	4906      	ldr	r1, [pc, #24]	@ (800b760 <__assert_func+0x34>)
 800b746:	462b      	mov	r3, r5
 800b748:	f000 f870 	bl	800b82c <fiprintf>
 800b74c:	f000 f880 	bl	800b850 <abort>
 800b750:	4b04      	ldr	r3, [pc, #16]	@ (800b764 <__assert_func+0x38>)
 800b752:	461c      	mov	r4, r3
 800b754:	e7f3      	b.n	800b73e <__assert_func+0x12>
 800b756:	bf00      	nop
 800b758:	20001418 	.word	0x20001418
 800b75c:	0800d731 	.word	0x0800d731
 800b760:	0800d73e 	.word	0x0800d73e
 800b764:	0800d76c 	.word	0x0800d76c

0800b768 <_calloc_r>:
 800b768:	b570      	push	{r4, r5, r6, lr}
 800b76a:	fba1 5402 	umull	r5, r4, r1, r2
 800b76e:	b934      	cbnz	r4, 800b77e <_calloc_r+0x16>
 800b770:	4629      	mov	r1, r5
 800b772:	f7fe ffad 	bl	800a6d0 <_malloc_r>
 800b776:	4606      	mov	r6, r0
 800b778:	b928      	cbnz	r0, 800b786 <_calloc_r+0x1e>
 800b77a:	4630      	mov	r0, r6
 800b77c:	bd70      	pop	{r4, r5, r6, pc}
 800b77e:	220c      	movs	r2, #12
 800b780:	6002      	str	r2, [r0, #0]
 800b782:	2600      	movs	r6, #0
 800b784:	e7f9      	b.n	800b77a <_calloc_r+0x12>
 800b786:	462a      	mov	r2, r5
 800b788:	4621      	mov	r1, r4
 800b78a:	f7fe f847 	bl	800981c <memset>
 800b78e:	e7f4      	b.n	800b77a <_calloc_r+0x12>

0800b790 <__ascii_mbtowc>:
 800b790:	b082      	sub	sp, #8
 800b792:	b901      	cbnz	r1, 800b796 <__ascii_mbtowc+0x6>
 800b794:	a901      	add	r1, sp, #4
 800b796:	b142      	cbz	r2, 800b7aa <__ascii_mbtowc+0x1a>
 800b798:	b14b      	cbz	r3, 800b7ae <__ascii_mbtowc+0x1e>
 800b79a:	7813      	ldrb	r3, [r2, #0]
 800b79c:	600b      	str	r3, [r1, #0]
 800b79e:	7812      	ldrb	r2, [r2, #0]
 800b7a0:	1e10      	subs	r0, r2, #0
 800b7a2:	bf18      	it	ne
 800b7a4:	2001      	movne	r0, #1
 800b7a6:	b002      	add	sp, #8
 800b7a8:	4770      	bx	lr
 800b7aa:	4610      	mov	r0, r2
 800b7ac:	e7fb      	b.n	800b7a6 <__ascii_mbtowc+0x16>
 800b7ae:	f06f 0001 	mvn.w	r0, #1
 800b7b2:	e7f8      	b.n	800b7a6 <__ascii_mbtowc+0x16>

0800b7b4 <_realloc_r>:
 800b7b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b8:	4607      	mov	r7, r0
 800b7ba:	4614      	mov	r4, r2
 800b7bc:	460d      	mov	r5, r1
 800b7be:	b921      	cbnz	r1, 800b7ca <_realloc_r+0x16>
 800b7c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7c4:	4611      	mov	r1, r2
 800b7c6:	f7fe bf83 	b.w	800a6d0 <_malloc_r>
 800b7ca:	b92a      	cbnz	r2, 800b7d8 <_realloc_r+0x24>
 800b7cc:	f7fe ff0c 	bl	800a5e8 <_free_r>
 800b7d0:	4625      	mov	r5, r4
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7d8:	f000 f841 	bl	800b85e <_malloc_usable_size_r>
 800b7dc:	4284      	cmp	r4, r0
 800b7de:	4606      	mov	r6, r0
 800b7e0:	d802      	bhi.n	800b7e8 <_realloc_r+0x34>
 800b7e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7e6:	d8f4      	bhi.n	800b7d2 <_realloc_r+0x1e>
 800b7e8:	4621      	mov	r1, r4
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	f7fe ff70 	bl	800a6d0 <_malloc_r>
 800b7f0:	4680      	mov	r8, r0
 800b7f2:	b908      	cbnz	r0, 800b7f8 <_realloc_r+0x44>
 800b7f4:	4645      	mov	r5, r8
 800b7f6:	e7ec      	b.n	800b7d2 <_realloc_r+0x1e>
 800b7f8:	42b4      	cmp	r4, r6
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	4629      	mov	r1, r5
 800b7fe:	bf28      	it	cs
 800b800:	4632      	movcs	r2, r6
 800b802:	f7fe f88a 	bl	800991a <memcpy>
 800b806:	4629      	mov	r1, r5
 800b808:	4638      	mov	r0, r7
 800b80a:	f7fe feed 	bl	800a5e8 <_free_r>
 800b80e:	e7f1      	b.n	800b7f4 <_realloc_r+0x40>

0800b810 <__ascii_wctomb>:
 800b810:	4603      	mov	r3, r0
 800b812:	4608      	mov	r0, r1
 800b814:	b141      	cbz	r1, 800b828 <__ascii_wctomb+0x18>
 800b816:	2aff      	cmp	r2, #255	@ 0xff
 800b818:	d904      	bls.n	800b824 <__ascii_wctomb+0x14>
 800b81a:	228a      	movs	r2, #138	@ 0x8a
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	f04f 30ff 	mov.w	r0, #4294967295
 800b822:	4770      	bx	lr
 800b824:	700a      	strb	r2, [r1, #0]
 800b826:	2001      	movs	r0, #1
 800b828:	4770      	bx	lr
	...

0800b82c <fiprintf>:
 800b82c:	b40e      	push	{r1, r2, r3}
 800b82e:	b503      	push	{r0, r1, lr}
 800b830:	4601      	mov	r1, r0
 800b832:	ab03      	add	r3, sp, #12
 800b834:	4805      	ldr	r0, [pc, #20]	@ (800b84c <fiprintf+0x20>)
 800b836:	f853 2b04 	ldr.w	r2, [r3], #4
 800b83a:	6800      	ldr	r0, [r0, #0]
 800b83c:	9301      	str	r3, [sp, #4]
 800b83e:	f7ff fccf 	bl	800b1e0 <_vfiprintf_r>
 800b842:	b002      	add	sp, #8
 800b844:	f85d eb04 	ldr.w	lr, [sp], #4
 800b848:	b003      	add	sp, #12
 800b84a:	4770      	bx	lr
 800b84c:	20001418 	.word	0x20001418

0800b850 <abort>:
 800b850:	b508      	push	{r3, lr}
 800b852:	2006      	movs	r0, #6
 800b854:	f000 f834 	bl	800b8c0 <raise>
 800b858:	2001      	movs	r0, #1
 800b85a:	f7f6 f9e6 	bl	8001c2a <_exit>

0800b85e <_malloc_usable_size_r>:
 800b85e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b862:	1f18      	subs	r0, r3, #4
 800b864:	2b00      	cmp	r3, #0
 800b866:	bfbc      	itt	lt
 800b868:	580b      	ldrlt	r3, [r1, r0]
 800b86a:	18c0      	addlt	r0, r0, r3
 800b86c:	4770      	bx	lr

0800b86e <_raise_r>:
 800b86e:	291f      	cmp	r1, #31
 800b870:	b538      	push	{r3, r4, r5, lr}
 800b872:	4605      	mov	r5, r0
 800b874:	460c      	mov	r4, r1
 800b876:	d904      	bls.n	800b882 <_raise_r+0x14>
 800b878:	2316      	movs	r3, #22
 800b87a:	6003      	str	r3, [r0, #0]
 800b87c:	f04f 30ff 	mov.w	r0, #4294967295
 800b880:	bd38      	pop	{r3, r4, r5, pc}
 800b882:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b884:	b112      	cbz	r2, 800b88c <_raise_r+0x1e>
 800b886:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b88a:	b94b      	cbnz	r3, 800b8a0 <_raise_r+0x32>
 800b88c:	4628      	mov	r0, r5
 800b88e:	f000 f831 	bl	800b8f4 <_getpid_r>
 800b892:	4622      	mov	r2, r4
 800b894:	4601      	mov	r1, r0
 800b896:	4628      	mov	r0, r5
 800b898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b89c:	f000 b818 	b.w	800b8d0 <_kill_r>
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d00a      	beq.n	800b8ba <_raise_r+0x4c>
 800b8a4:	1c59      	adds	r1, r3, #1
 800b8a6:	d103      	bne.n	800b8b0 <_raise_r+0x42>
 800b8a8:	2316      	movs	r3, #22
 800b8aa:	6003      	str	r3, [r0, #0]
 800b8ac:	2001      	movs	r0, #1
 800b8ae:	e7e7      	b.n	800b880 <_raise_r+0x12>
 800b8b0:	2100      	movs	r1, #0
 800b8b2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	4798      	blx	r3
 800b8ba:	2000      	movs	r0, #0
 800b8bc:	e7e0      	b.n	800b880 <_raise_r+0x12>
	...

0800b8c0 <raise>:
 800b8c0:	4b02      	ldr	r3, [pc, #8]	@ (800b8cc <raise+0xc>)
 800b8c2:	4601      	mov	r1, r0
 800b8c4:	6818      	ldr	r0, [r3, #0]
 800b8c6:	f7ff bfd2 	b.w	800b86e <_raise_r>
 800b8ca:	bf00      	nop
 800b8cc:	20001418 	.word	0x20001418

0800b8d0 <_kill_r>:
 800b8d0:	b538      	push	{r3, r4, r5, lr}
 800b8d2:	4d07      	ldr	r5, [pc, #28]	@ (800b8f0 <_kill_r+0x20>)
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	4608      	mov	r0, r1
 800b8da:	4611      	mov	r1, r2
 800b8dc:	602b      	str	r3, [r5, #0]
 800b8de:	f7f6 f994 	bl	8001c0a <_kill>
 800b8e2:	1c43      	adds	r3, r0, #1
 800b8e4:	d102      	bne.n	800b8ec <_kill_r+0x1c>
 800b8e6:	682b      	ldr	r3, [r5, #0]
 800b8e8:	b103      	cbz	r3, 800b8ec <_kill_r+0x1c>
 800b8ea:	6023      	str	r3, [r4, #0]
 800b8ec:	bd38      	pop	{r3, r4, r5, pc}
 800b8ee:	bf00      	nop
 800b8f0:	2000310c 	.word	0x2000310c

0800b8f4 <_getpid_r>:
 800b8f4:	f7f6 b981 	b.w	8001bfa <_getpid>

0800b8f8 <pow>:
 800b8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fa:	ed2d 8b02 	vpush	{d8}
 800b8fe:	eeb0 8a40 	vmov.f32	s16, s0
 800b902:	eef0 8a60 	vmov.f32	s17, s1
 800b906:	ec55 4b11 	vmov	r4, r5, d1
 800b90a:	f000 fb59 	bl	800bfc0 <__ieee754_pow>
 800b90e:	4622      	mov	r2, r4
 800b910:	462b      	mov	r3, r5
 800b912:	4620      	mov	r0, r4
 800b914:	4629      	mov	r1, r5
 800b916:	ec57 6b10 	vmov	r6, r7, d0
 800b91a:	f7f5 f907 	bl	8000b2c <__aeabi_dcmpun>
 800b91e:	2800      	cmp	r0, #0
 800b920:	d13b      	bne.n	800b99a <pow+0xa2>
 800b922:	ec51 0b18 	vmov	r0, r1, d8
 800b926:	2200      	movs	r2, #0
 800b928:	2300      	movs	r3, #0
 800b92a:	f7f5 f8cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b92e:	b1b8      	cbz	r0, 800b960 <pow+0x68>
 800b930:	2200      	movs	r2, #0
 800b932:	2300      	movs	r3, #0
 800b934:	4620      	mov	r0, r4
 800b936:	4629      	mov	r1, r5
 800b938:	f7f5 f8c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d146      	bne.n	800b9ce <pow+0xd6>
 800b940:	ec45 4b10 	vmov	d0, r4, r5
 800b944:	f000 fa34 	bl	800bdb0 <finite>
 800b948:	b338      	cbz	r0, 800b99a <pow+0xa2>
 800b94a:	2200      	movs	r2, #0
 800b94c:	2300      	movs	r3, #0
 800b94e:	4620      	mov	r0, r4
 800b950:	4629      	mov	r1, r5
 800b952:	f7f5 f8c3 	bl	8000adc <__aeabi_dcmplt>
 800b956:	b300      	cbz	r0, 800b99a <pow+0xa2>
 800b958:	f7fd ffb2 	bl	80098c0 <__errno>
 800b95c:	2322      	movs	r3, #34	@ 0x22
 800b95e:	e01b      	b.n	800b998 <pow+0xa0>
 800b960:	ec47 6b10 	vmov	d0, r6, r7
 800b964:	f000 fa24 	bl	800bdb0 <finite>
 800b968:	b9e0      	cbnz	r0, 800b9a4 <pow+0xac>
 800b96a:	eeb0 0a48 	vmov.f32	s0, s16
 800b96e:	eef0 0a68 	vmov.f32	s1, s17
 800b972:	f000 fa1d 	bl	800bdb0 <finite>
 800b976:	b1a8      	cbz	r0, 800b9a4 <pow+0xac>
 800b978:	ec45 4b10 	vmov	d0, r4, r5
 800b97c:	f000 fa18 	bl	800bdb0 <finite>
 800b980:	b180      	cbz	r0, 800b9a4 <pow+0xac>
 800b982:	4632      	mov	r2, r6
 800b984:	463b      	mov	r3, r7
 800b986:	4630      	mov	r0, r6
 800b988:	4639      	mov	r1, r7
 800b98a:	f7f5 f8cf 	bl	8000b2c <__aeabi_dcmpun>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d0e2      	beq.n	800b958 <pow+0x60>
 800b992:	f7fd ff95 	bl	80098c0 <__errno>
 800b996:	2321      	movs	r3, #33	@ 0x21
 800b998:	6003      	str	r3, [r0, #0]
 800b99a:	ecbd 8b02 	vpop	{d8}
 800b99e:	ec47 6b10 	vmov	d0, r6, r7
 800b9a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	4630      	mov	r0, r6
 800b9aa:	4639      	mov	r1, r7
 800b9ac:	f7f5 f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d0f2      	beq.n	800b99a <pow+0xa2>
 800b9b4:	eeb0 0a48 	vmov.f32	s0, s16
 800b9b8:	eef0 0a68 	vmov.f32	s1, s17
 800b9bc:	f000 f9f8 	bl	800bdb0 <finite>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d0ea      	beq.n	800b99a <pow+0xa2>
 800b9c4:	ec45 4b10 	vmov	d0, r4, r5
 800b9c8:	f000 f9f2 	bl	800bdb0 <finite>
 800b9cc:	e7c3      	b.n	800b956 <pow+0x5e>
 800b9ce:	4f01      	ldr	r7, [pc, #4]	@ (800b9d4 <pow+0xdc>)
 800b9d0:	2600      	movs	r6, #0
 800b9d2:	e7e2      	b.n	800b99a <pow+0xa2>
 800b9d4:	3ff00000 	.word	0x3ff00000

0800b9d8 <sqrt>:
 800b9d8:	b538      	push	{r3, r4, r5, lr}
 800b9da:	ed2d 8b02 	vpush	{d8}
 800b9de:	ec55 4b10 	vmov	r4, r5, d0
 800b9e2:	f000 f9f1 	bl	800bdc8 <__ieee754_sqrt>
 800b9e6:	4622      	mov	r2, r4
 800b9e8:	462b      	mov	r3, r5
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	4629      	mov	r1, r5
 800b9ee:	eeb0 8a40 	vmov.f32	s16, s0
 800b9f2:	eef0 8a60 	vmov.f32	s17, s1
 800b9f6:	f7f5 f899 	bl	8000b2c <__aeabi_dcmpun>
 800b9fa:	b990      	cbnz	r0, 800ba22 <sqrt+0x4a>
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2300      	movs	r3, #0
 800ba00:	4620      	mov	r0, r4
 800ba02:	4629      	mov	r1, r5
 800ba04:	f7f5 f86a 	bl	8000adc <__aeabi_dcmplt>
 800ba08:	b158      	cbz	r0, 800ba22 <sqrt+0x4a>
 800ba0a:	f7fd ff59 	bl	80098c0 <__errno>
 800ba0e:	2321      	movs	r3, #33	@ 0x21
 800ba10:	6003      	str	r3, [r0, #0]
 800ba12:	2200      	movs	r2, #0
 800ba14:	2300      	movs	r3, #0
 800ba16:	4610      	mov	r0, r2
 800ba18:	4619      	mov	r1, r3
 800ba1a:	f7f4 ff17 	bl	800084c <__aeabi_ddiv>
 800ba1e:	ec41 0b18 	vmov	d8, r0, r1
 800ba22:	eeb0 0a48 	vmov.f32	s0, s16
 800ba26:	eef0 0a68 	vmov.f32	s1, s17
 800ba2a:	ecbd 8b02 	vpop	{d8}
 800ba2e:	bd38      	pop	{r3, r4, r5, pc}

0800ba30 <atan>:
 800ba30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba34:	ec55 4b10 	vmov	r4, r5, d0
 800ba38:	4bbf      	ldr	r3, [pc, #764]	@ (800bd38 <atan+0x308>)
 800ba3a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ba3e:	429e      	cmp	r6, r3
 800ba40:	46ab      	mov	fp, r5
 800ba42:	d918      	bls.n	800ba76 <atan+0x46>
 800ba44:	4bbd      	ldr	r3, [pc, #756]	@ (800bd3c <atan+0x30c>)
 800ba46:	429e      	cmp	r6, r3
 800ba48:	d801      	bhi.n	800ba4e <atan+0x1e>
 800ba4a:	d109      	bne.n	800ba60 <atan+0x30>
 800ba4c:	b144      	cbz	r4, 800ba60 <atan+0x30>
 800ba4e:	4622      	mov	r2, r4
 800ba50:	462b      	mov	r3, r5
 800ba52:	4620      	mov	r0, r4
 800ba54:	4629      	mov	r1, r5
 800ba56:	f7f4 fc19 	bl	800028c <__adddf3>
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	460d      	mov	r5, r1
 800ba5e:	e006      	b.n	800ba6e <atan+0x3e>
 800ba60:	f1bb 0f00 	cmp.w	fp, #0
 800ba64:	f340 812b 	ble.w	800bcbe <atan+0x28e>
 800ba68:	a597      	add	r5, pc, #604	@ (adr r5, 800bcc8 <atan+0x298>)
 800ba6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ba6e:	ec45 4b10 	vmov	d0, r4, r5
 800ba72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba76:	4bb2      	ldr	r3, [pc, #712]	@ (800bd40 <atan+0x310>)
 800ba78:	429e      	cmp	r6, r3
 800ba7a:	d813      	bhi.n	800baa4 <atan+0x74>
 800ba7c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ba80:	429e      	cmp	r6, r3
 800ba82:	d80c      	bhi.n	800ba9e <atan+0x6e>
 800ba84:	a392      	add	r3, pc, #584	@ (adr r3, 800bcd0 <atan+0x2a0>)
 800ba86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	4629      	mov	r1, r5
 800ba8e:	f7f4 fbfd 	bl	800028c <__adddf3>
 800ba92:	4bac      	ldr	r3, [pc, #688]	@ (800bd44 <atan+0x314>)
 800ba94:	2200      	movs	r2, #0
 800ba96:	f7f5 f83f 	bl	8000b18 <__aeabi_dcmpgt>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	d1e7      	bne.n	800ba6e <atan+0x3e>
 800ba9e:	f04f 3aff 	mov.w	sl, #4294967295
 800baa2:	e029      	b.n	800baf8 <atan+0xc8>
 800baa4:	f000 f95c 	bl	800bd60 <fabs>
 800baa8:	4ba7      	ldr	r3, [pc, #668]	@ (800bd48 <atan+0x318>)
 800baaa:	429e      	cmp	r6, r3
 800baac:	ec55 4b10 	vmov	r4, r5, d0
 800bab0:	f200 80bc 	bhi.w	800bc2c <atan+0x1fc>
 800bab4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800bab8:	429e      	cmp	r6, r3
 800baba:	f200 809e 	bhi.w	800bbfa <atan+0x1ca>
 800babe:	4622      	mov	r2, r4
 800bac0:	462b      	mov	r3, r5
 800bac2:	4620      	mov	r0, r4
 800bac4:	4629      	mov	r1, r5
 800bac6:	f7f4 fbe1 	bl	800028c <__adddf3>
 800baca:	4b9e      	ldr	r3, [pc, #632]	@ (800bd44 <atan+0x314>)
 800bacc:	2200      	movs	r2, #0
 800bace:	f7f4 fbdb 	bl	8000288 <__aeabi_dsub>
 800bad2:	2200      	movs	r2, #0
 800bad4:	4606      	mov	r6, r0
 800bad6:	460f      	mov	r7, r1
 800bad8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800badc:	4620      	mov	r0, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fbd4 	bl	800028c <__adddf3>
 800bae4:	4602      	mov	r2, r0
 800bae6:	460b      	mov	r3, r1
 800bae8:	4630      	mov	r0, r6
 800baea:	4639      	mov	r1, r7
 800baec:	f7f4 feae 	bl	800084c <__aeabi_ddiv>
 800baf0:	f04f 0a00 	mov.w	sl, #0
 800baf4:	4604      	mov	r4, r0
 800baf6:	460d      	mov	r5, r1
 800baf8:	4622      	mov	r2, r4
 800bafa:	462b      	mov	r3, r5
 800bafc:	4620      	mov	r0, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	f7f4 fd7a 	bl	80005f8 <__aeabi_dmul>
 800bb04:	4602      	mov	r2, r0
 800bb06:	460b      	mov	r3, r1
 800bb08:	4680      	mov	r8, r0
 800bb0a:	4689      	mov	r9, r1
 800bb0c:	f7f4 fd74 	bl	80005f8 <__aeabi_dmul>
 800bb10:	a371      	add	r3, pc, #452	@ (adr r3, 800bcd8 <atan+0x2a8>)
 800bb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb16:	4606      	mov	r6, r0
 800bb18:	460f      	mov	r7, r1
 800bb1a:	f7f4 fd6d 	bl	80005f8 <__aeabi_dmul>
 800bb1e:	a370      	add	r3, pc, #448	@ (adr r3, 800bce0 <atan+0x2b0>)
 800bb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb24:	f7f4 fbb2 	bl	800028c <__adddf3>
 800bb28:	4632      	mov	r2, r6
 800bb2a:	463b      	mov	r3, r7
 800bb2c:	f7f4 fd64 	bl	80005f8 <__aeabi_dmul>
 800bb30:	a36d      	add	r3, pc, #436	@ (adr r3, 800bce8 <atan+0x2b8>)
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	f7f4 fba9 	bl	800028c <__adddf3>
 800bb3a:	4632      	mov	r2, r6
 800bb3c:	463b      	mov	r3, r7
 800bb3e:	f7f4 fd5b 	bl	80005f8 <__aeabi_dmul>
 800bb42:	a36b      	add	r3, pc, #428	@ (adr r3, 800bcf0 <atan+0x2c0>)
 800bb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb48:	f7f4 fba0 	bl	800028c <__adddf3>
 800bb4c:	4632      	mov	r2, r6
 800bb4e:	463b      	mov	r3, r7
 800bb50:	f7f4 fd52 	bl	80005f8 <__aeabi_dmul>
 800bb54:	a368      	add	r3, pc, #416	@ (adr r3, 800bcf8 <atan+0x2c8>)
 800bb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5a:	f7f4 fb97 	bl	800028c <__adddf3>
 800bb5e:	4632      	mov	r2, r6
 800bb60:	463b      	mov	r3, r7
 800bb62:	f7f4 fd49 	bl	80005f8 <__aeabi_dmul>
 800bb66:	a366      	add	r3, pc, #408	@ (adr r3, 800bd00 <atan+0x2d0>)
 800bb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6c:	f7f4 fb8e 	bl	800028c <__adddf3>
 800bb70:	4642      	mov	r2, r8
 800bb72:	464b      	mov	r3, r9
 800bb74:	f7f4 fd40 	bl	80005f8 <__aeabi_dmul>
 800bb78:	a363      	add	r3, pc, #396	@ (adr r3, 800bd08 <atan+0x2d8>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	4680      	mov	r8, r0
 800bb80:	4689      	mov	r9, r1
 800bb82:	4630      	mov	r0, r6
 800bb84:	4639      	mov	r1, r7
 800bb86:	f7f4 fd37 	bl	80005f8 <__aeabi_dmul>
 800bb8a:	a361      	add	r3, pc, #388	@ (adr r3, 800bd10 <atan+0x2e0>)
 800bb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb90:	f7f4 fb7a 	bl	8000288 <__aeabi_dsub>
 800bb94:	4632      	mov	r2, r6
 800bb96:	463b      	mov	r3, r7
 800bb98:	f7f4 fd2e 	bl	80005f8 <__aeabi_dmul>
 800bb9c:	a35e      	add	r3, pc, #376	@ (adr r3, 800bd18 <atan+0x2e8>)
 800bb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba2:	f7f4 fb71 	bl	8000288 <__aeabi_dsub>
 800bba6:	4632      	mov	r2, r6
 800bba8:	463b      	mov	r3, r7
 800bbaa:	f7f4 fd25 	bl	80005f8 <__aeabi_dmul>
 800bbae:	a35c      	add	r3, pc, #368	@ (adr r3, 800bd20 <atan+0x2f0>)
 800bbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb4:	f7f4 fb68 	bl	8000288 <__aeabi_dsub>
 800bbb8:	4632      	mov	r2, r6
 800bbba:	463b      	mov	r3, r7
 800bbbc:	f7f4 fd1c 	bl	80005f8 <__aeabi_dmul>
 800bbc0:	a359      	add	r3, pc, #356	@ (adr r3, 800bd28 <atan+0x2f8>)
 800bbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc6:	f7f4 fb5f 	bl	8000288 <__aeabi_dsub>
 800bbca:	4632      	mov	r2, r6
 800bbcc:	463b      	mov	r3, r7
 800bbce:	f7f4 fd13 	bl	80005f8 <__aeabi_dmul>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4640      	mov	r0, r8
 800bbd8:	4649      	mov	r1, r9
 800bbda:	f7f4 fb57 	bl	800028c <__adddf3>
 800bbde:	4622      	mov	r2, r4
 800bbe0:	462b      	mov	r3, r5
 800bbe2:	f7f4 fd09 	bl	80005f8 <__aeabi_dmul>
 800bbe6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800bbea:	4602      	mov	r2, r0
 800bbec:	460b      	mov	r3, r1
 800bbee:	d148      	bne.n	800bc82 <atan+0x252>
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	f7f4 fb48 	bl	8000288 <__aeabi_dsub>
 800bbf8:	e72f      	b.n	800ba5a <atan+0x2a>
 800bbfa:	4b52      	ldr	r3, [pc, #328]	@ (800bd44 <atan+0x314>)
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	4620      	mov	r0, r4
 800bc00:	4629      	mov	r1, r5
 800bc02:	f7f4 fb41 	bl	8000288 <__aeabi_dsub>
 800bc06:	4b4f      	ldr	r3, [pc, #316]	@ (800bd44 <atan+0x314>)
 800bc08:	4606      	mov	r6, r0
 800bc0a:	460f      	mov	r7, r1
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	4620      	mov	r0, r4
 800bc10:	4629      	mov	r1, r5
 800bc12:	f7f4 fb3b 	bl	800028c <__adddf3>
 800bc16:	4602      	mov	r2, r0
 800bc18:	460b      	mov	r3, r1
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	4639      	mov	r1, r7
 800bc1e:	f7f4 fe15 	bl	800084c <__aeabi_ddiv>
 800bc22:	f04f 0a01 	mov.w	sl, #1
 800bc26:	4604      	mov	r4, r0
 800bc28:	460d      	mov	r5, r1
 800bc2a:	e765      	b.n	800baf8 <atan+0xc8>
 800bc2c:	4b47      	ldr	r3, [pc, #284]	@ (800bd4c <atan+0x31c>)
 800bc2e:	429e      	cmp	r6, r3
 800bc30:	d21c      	bcs.n	800bc6c <atan+0x23c>
 800bc32:	4b47      	ldr	r3, [pc, #284]	@ (800bd50 <atan+0x320>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	4620      	mov	r0, r4
 800bc38:	4629      	mov	r1, r5
 800bc3a:	f7f4 fb25 	bl	8000288 <__aeabi_dsub>
 800bc3e:	4b44      	ldr	r3, [pc, #272]	@ (800bd50 <atan+0x320>)
 800bc40:	4606      	mov	r6, r0
 800bc42:	460f      	mov	r7, r1
 800bc44:	2200      	movs	r2, #0
 800bc46:	4620      	mov	r0, r4
 800bc48:	4629      	mov	r1, r5
 800bc4a:	f7f4 fcd5 	bl	80005f8 <__aeabi_dmul>
 800bc4e:	4b3d      	ldr	r3, [pc, #244]	@ (800bd44 <atan+0x314>)
 800bc50:	2200      	movs	r2, #0
 800bc52:	f7f4 fb1b 	bl	800028c <__adddf3>
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	4639      	mov	r1, r7
 800bc5e:	f7f4 fdf5 	bl	800084c <__aeabi_ddiv>
 800bc62:	f04f 0a02 	mov.w	sl, #2
 800bc66:	4604      	mov	r4, r0
 800bc68:	460d      	mov	r5, r1
 800bc6a:	e745      	b.n	800baf8 <atan+0xc8>
 800bc6c:	4622      	mov	r2, r4
 800bc6e:	462b      	mov	r3, r5
 800bc70:	4938      	ldr	r1, [pc, #224]	@ (800bd54 <atan+0x324>)
 800bc72:	2000      	movs	r0, #0
 800bc74:	f7f4 fdea 	bl	800084c <__aeabi_ddiv>
 800bc78:	f04f 0a03 	mov.w	sl, #3
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	460d      	mov	r5, r1
 800bc80:	e73a      	b.n	800baf8 <atan+0xc8>
 800bc82:	4b35      	ldr	r3, [pc, #212]	@ (800bd58 <atan+0x328>)
 800bc84:	4e35      	ldr	r6, [pc, #212]	@ (800bd5c <atan+0x32c>)
 800bc86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	f7f4 fafb 	bl	8000288 <__aeabi_dsub>
 800bc92:	4622      	mov	r2, r4
 800bc94:	462b      	mov	r3, r5
 800bc96:	f7f4 faf7 	bl	8000288 <__aeabi_dsub>
 800bc9a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bca6:	f7f4 faef 	bl	8000288 <__aeabi_dsub>
 800bcaa:	f1bb 0f00 	cmp.w	fp, #0
 800bcae:	4604      	mov	r4, r0
 800bcb0:	460d      	mov	r5, r1
 800bcb2:	f6bf aedc 	bge.w	800ba6e <atan+0x3e>
 800bcb6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bcba:	461d      	mov	r5, r3
 800bcbc:	e6d7      	b.n	800ba6e <atan+0x3e>
 800bcbe:	a51c      	add	r5, pc, #112	@ (adr r5, 800bd30 <atan+0x300>)
 800bcc0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bcc4:	e6d3      	b.n	800ba6e <atan+0x3e>
 800bcc6:	bf00      	nop
 800bcc8:	54442d18 	.word	0x54442d18
 800bccc:	3ff921fb 	.word	0x3ff921fb
 800bcd0:	8800759c 	.word	0x8800759c
 800bcd4:	7e37e43c 	.word	0x7e37e43c
 800bcd8:	e322da11 	.word	0xe322da11
 800bcdc:	3f90ad3a 	.word	0x3f90ad3a
 800bce0:	24760deb 	.word	0x24760deb
 800bce4:	3fa97b4b 	.word	0x3fa97b4b
 800bce8:	a0d03d51 	.word	0xa0d03d51
 800bcec:	3fb10d66 	.word	0x3fb10d66
 800bcf0:	c54c206e 	.word	0xc54c206e
 800bcf4:	3fb745cd 	.word	0x3fb745cd
 800bcf8:	920083ff 	.word	0x920083ff
 800bcfc:	3fc24924 	.word	0x3fc24924
 800bd00:	5555550d 	.word	0x5555550d
 800bd04:	3fd55555 	.word	0x3fd55555
 800bd08:	2c6a6c2f 	.word	0x2c6a6c2f
 800bd0c:	bfa2b444 	.word	0xbfa2b444
 800bd10:	52defd9a 	.word	0x52defd9a
 800bd14:	3fadde2d 	.word	0x3fadde2d
 800bd18:	af749a6d 	.word	0xaf749a6d
 800bd1c:	3fb3b0f2 	.word	0x3fb3b0f2
 800bd20:	fe231671 	.word	0xfe231671
 800bd24:	3fbc71c6 	.word	0x3fbc71c6
 800bd28:	9998ebc4 	.word	0x9998ebc4
 800bd2c:	3fc99999 	.word	0x3fc99999
 800bd30:	54442d18 	.word	0x54442d18
 800bd34:	bff921fb 	.word	0xbff921fb
 800bd38:	440fffff 	.word	0x440fffff
 800bd3c:	7ff00000 	.word	0x7ff00000
 800bd40:	3fdbffff 	.word	0x3fdbffff
 800bd44:	3ff00000 	.word	0x3ff00000
 800bd48:	3ff2ffff 	.word	0x3ff2ffff
 800bd4c:	40038000 	.word	0x40038000
 800bd50:	3ff80000 	.word	0x3ff80000
 800bd54:	bff00000 	.word	0xbff00000
 800bd58:	0800d978 	.word	0x0800d978
 800bd5c:	0800d998 	.word	0x0800d998

0800bd60 <fabs>:
 800bd60:	ec51 0b10 	vmov	r0, r1, d0
 800bd64:	4602      	mov	r2, r0
 800bd66:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bd6a:	ec43 2b10 	vmov	d0, r2, r3
 800bd6e:	4770      	bx	lr

0800bd70 <fmodf>:
 800bd70:	b508      	push	{r3, lr}
 800bd72:	ed2d 8b02 	vpush	{d8}
 800bd76:	eef0 8a40 	vmov.f32	s17, s0
 800bd7a:	eeb0 8a60 	vmov.f32	s16, s1
 800bd7e:	f000 fe69 	bl	800ca54 <__ieee754_fmodf>
 800bd82:	eef4 8a48 	vcmp.f32	s17, s16
 800bd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd8a:	d60c      	bvs.n	800bda6 <fmodf+0x36>
 800bd8c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bdac <fmodf+0x3c>
 800bd90:	eeb4 8a68 	vcmp.f32	s16, s17
 800bd94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd98:	d105      	bne.n	800bda6 <fmodf+0x36>
 800bd9a:	f7fd fd91 	bl	80098c0 <__errno>
 800bd9e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bda2:	2321      	movs	r3, #33	@ 0x21
 800bda4:	6003      	str	r3, [r0, #0]
 800bda6:	ecbd 8b02 	vpop	{d8}
 800bdaa:	bd08      	pop	{r3, pc}
 800bdac:	00000000 	.word	0x00000000

0800bdb0 <finite>:
 800bdb0:	b082      	sub	sp, #8
 800bdb2:	ed8d 0b00 	vstr	d0, [sp]
 800bdb6:	9801      	ldr	r0, [sp, #4]
 800bdb8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800bdbc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800bdc0:	0fc0      	lsrs	r0, r0, #31
 800bdc2:	b002      	add	sp, #8
 800bdc4:	4770      	bx	lr
	...

0800bdc8 <__ieee754_sqrt>:
 800bdc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	4a66      	ldr	r2, [pc, #408]	@ (800bf68 <__ieee754_sqrt+0x1a0>)
 800bdce:	ec55 4b10 	vmov	r4, r5, d0
 800bdd2:	43aa      	bics	r2, r5
 800bdd4:	462b      	mov	r3, r5
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	d110      	bne.n	800bdfc <__ieee754_sqrt+0x34>
 800bdda:	4622      	mov	r2, r4
 800bddc:	4620      	mov	r0, r4
 800bdde:	4629      	mov	r1, r5
 800bde0:	f7f4 fc0a 	bl	80005f8 <__aeabi_dmul>
 800bde4:	4602      	mov	r2, r0
 800bde6:	460b      	mov	r3, r1
 800bde8:	4620      	mov	r0, r4
 800bdea:	4629      	mov	r1, r5
 800bdec:	f7f4 fa4e 	bl	800028c <__adddf3>
 800bdf0:	4604      	mov	r4, r0
 800bdf2:	460d      	mov	r5, r1
 800bdf4:	ec45 4b10 	vmov	d0, r4, r5
 800bdf8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdfc:	2d00      	cmp	r5, #0
 800bdfe:	dc0e      	bgt.n	800be1e <__ieee754_sqrt+0x56>
 800be00:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800be04:	4322      	orrs	r2, r4
 800be06:	d0f5      	beq.n	800bdf4 <__ieee754_sqrt+0x2c>
 800be08:	b19d      	cbz	r5, 800be32 <__ieee754_sqrt+0x6a>
 800be0a:	4622      	mov	r2, r4
 800be0c:	4620      	mov	r0, r4
 800be0e:	4629      	mov	r1, r5
 800be10:	f7f4 fa3a 	bl	8000288 <__aeabi_dsub>
 800be14:	4602      	mov	r2, r0
 800be16:	460b      	mov	r3, r1
 800be18:	f7f4 fd18 	bl	800084c <__aeabi_ddiv>
 800be1c:	e7e8      	b.n	800bdf0 <__ieee754_sqrt+0x28>
 800be1e:	152a      	asrs	r2, r5, #20
 800be20:	d115      	bne.n	800be4e <__ieee754_sqrt+0x86>
 800be22:	2000      	movs	r0, #0
 800be24:	e009      	b.n	800be3a <__ieee754_sqrt+0x72>
 800be26:	0acb      	lsrs	r3, r1, #11
 800be28:	3a15      	subs	r2, #21
 800be2a:	0549      	lsls	r1, r1, #21
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d0fa      	beq.n	800be26 <__ieee754_sqrt+0x5e>
 800be30:	e7f7      	b.n	800be22 <__ieee754_sqrt+0x5a>
 800be32:	462a      	mov	r2, r5
 800be34:	e7fa      	b.n	800be2c <__ieee754_sqrt+0x64>
 800be36:	005b      	lsls	r3, r3, #1
 800be38:	3001      	adds	r0, #1
 800be3a:	02dc      	lsls	r4, r3, #11
 800be3c:	d5fb      	bpl.n	800be36 <__ieee754_sqrt+0x6e>
 800be3e:	1e44      	subs	r4, r0, #1
 800be40:	1b12      	subs	r2, r2, r4
 800be42:	f1c0 0420 	rsb	r4, r0, #32
 800be46:	fa21 f404 	lsr.w	r4, r1, r4
 800be4a:	4323      	orrs	r3, r4
 800be4c:	4081      	lsls	r1, r0
 800be4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be52:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800be56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be5a:	07d2      	lsls	r2, r2, #31
 800be5c:	bf5c      	itt	pl
 800be5e:	005b      	lslpl	r3, r3, #1
 800be60:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800be64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800be68:	bf58      	it	pl
 800be6a:	0049      	lslpl	r1, r1, #1
 800be6c:	2600      	movs	r6, #0
 800be6e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800be72:	107f      	asrs	r7, r7, #1
 800be74:	0049      	lsls	r1, r1, #1
 800be76:	2016      	movs	r0, #22
 800be78:	4632      	mov	r2, r6
 800be7a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800be7e:	1915      	adds	r5, r2, r4
 800be80:	429d      	cmp	r5, r3
 800be82:	bfde      	ittt	le
 800be84:	192a      	addle	r2, r5, r4
 800be86:	1b5b      	suble	r3, r3, r5
 800be88:	1936      	addle	r6, r6, r4
 800be8a:	0fcd      	lsrs	r5, r1, #31
 800be8c:	3801      	subs	r0, #1
 800be8e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800be92:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be96:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800be9a:	d1f0      	bne.n	800be7e <__ieee754_sqrt+0xb6>
 800be9c:	4605      	mov	r5, r0
 800be9e:	2420      	movs	r4, #32
 800bea0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800bea4:	4293      	cmp	r3, r2
 800bea6:	eb0c 0e00 	add.w	lr, ip, r0
 800beaa:	dc02      	bgt.n	800beb2 <__ieee754_sqrt+0xea>
 800beac:	d113      	bne.n	800bed6 <__ieee754_sqrt+0x10e>
 800beae:	458e      	cmp	lr, r1
 800beb0:	d811      	bhi.n	800bed6 <__ieee754_sqrt+0x10e>
 800beb2:	f1be 0f00 	cmp.w	lr, #0
 800beb6:	eb0e 000c 	add.w	r0, lr, ip
 800beba:	da3f      	bge.n	800bf3c <__ieee754_sqrt+0x174>
 800bebc:	2800      	cmp	r0, #0
 800bebe:	db3d      	blt.n	800bf3c <__ieee754_sqrt+0x174>
 800bec0:	f102 0801 	add.w	r8, r2, #1
 800bec4:	1a9b      	subs	r3, r3, r2
 800bec6:	458e      	cmp	lr, r1
 800bec8:	bf88      	it	hi
 800beca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bece:	eba1 010e 	sub.w	r1, r1, lr
 800bed2:	4465      	add	r5, ip
 800bed4:	4642      	mov	r2, r8
 800bed6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800beda:	3c01      	subs	r4, #1
 800bedc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800bee0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bee4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800bee8:	d1dc      	bne.n	800bea4 <__ieee754_sqrt+0xdc>
 800beea:	4319      	orrs	r1, r3
 800beec:	d01b      	beq.n	800bf26 <__ieee754_sqrt+0x15e>
 800beee:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800bf6c <__ieee754_sqrt+0x1a4>
 800bef2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800bf70 <__ieee754_sqrt+0x1a8>
 800bef6:	e9da 0100 	ldrd	r0, r1, [sl]
 800befa:	e9db 2300 	ldrd	r2, r3, [fp]
 800befe:	f7f4 f9c3 	bl	8000288 <__aeabi_dsub>
 800bf02:	e9da 8900 	ldrd	r8, r9, [sl]
 800bf06:	4602      	mov	r2, r0
 800bf08:	460b      	mov	r3, r1
 800bf0a:	4640      	mov	r0, r8
 800bf0c:	4649      	mov	r1, r9
 800bf0e:	f7f4 fdef 	bl	8000af0 <__aeabi_dcmple>
 800bf12:	b140      	cbz	r0, 800bf26 <__ieee754_sqrt+0x15e>
 800bf14:	f1b5 3fff 	cmp.w	r5, #4294967295
 800bf18:	e9da 0100 	ldrd	r0, r1, [sl]
 800bf1c:	e9db 2300 	ldrd	r2, r3, [fp]
 800bf20:	d10e      	bne.n	800bf40 <__ieee754_sqrt+0x178>
 800bf22:	3601      	adds	r6, #1
 800bf24:	4625      	mov	r5, r4
 800bf26:	1073      	asrs	r3, r6, #1
 800bf28:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800bf2c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800bf30:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800bf34:	086b      	lsrs	r3, r5, #1
 800bf36:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800bf3a:	e759      	b.n	800bdf0 <__ieee754_sqrt+0x28>
 800bf3c:	4690      	mov	r8, r2
 800bf3e:	e7c1      	b.n	800bec4 <__ieee754_sqrt+0xfc>
 800bf40:	f7f4 f9a4 	bl	800028c <__adddf3>
 800bf44:	e9da 8900 	ldrd	r8, r9, [sl]
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4640      	mov	r0, r8
 800bf4e:	4649      	mov	r1, r9
 800bf50:	f7f4 fdc4 	bl	8000adc <__aeabi_dcmplt>
 800bf54:	b120      	cbz	r0, 800bf60 <__ieee754_sqrt+0x198>
 800bf56:	1cab      	adds	r3, r5, #2
 800bf58:	bf08      	it	eq
 800bf5a:	3601      	addeq	r6, #1
 800bf5c:	3502      	adds	r5, #2
 800bf5e:	e7e2      	b.n	800bf26 <__ieee754_sqrt+0x15e>
 800bf60:	1c6b      	adds	r3, r5, #1
 800bf62:	f023 0501 	bic.w	r5, r3, #1
 800bf66:	e7de      	b.n	800bf26 <__ieee754_sqrt+0x15e>
 800bf68:	7ff00000 	.word	0x7ff00000
 800bf6c:	0800d9c0 	.word	0x0800d9c0
 800bf70:	0800d9b8 	.word	0x0800d9b8

0800bf74 <roundf>:
 800bf74:	ee10 0a10 	vmov	r0, s0
 800bf78:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800bf7c:	3a7f      	subs	r2, #127	@ 0x7f
 800bf7e:	2a16      	cmp	r2, #22
 800bf80:	dc15      	bgt.n	800bfae <roundf+0x3a>
 800bf82:	2a00      	cmp	r2, #0
 800bf84:	da08      	bge.n	800bf98 <roundf+0x24>
 800bf86:	3201      	adds	r2, #1
 800bf88:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800bf8c:	d101      	bne.n	800bf92 <roundf+0x1e>
 800bf8e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800bf92:	ee00 3a10 	vmov	s0, r3
 800bf96:	4770      	bx	lr
 800bf98:	4907      	ldr	r1, [pc, #28]	@ (800bfb8 <roundf+0x44>)
 800bf9a:	4111      	asrs	r1, r2
 800bf9c:	4201      	tst	r1, r0
 800bf9e:	d0fa      	beq.n	800bf96 <roundf+0x22>
 800bfa0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800bfa4:	4113      	asrs	r3, r2
 800bfa6:	4403      	add	r3, r0
 800bfa8:	ea23 0301 	bic.w	r3, r3, r1
 800bfac:	e7f1      	b.n	800bf92 <roundf+0x1e>
 800bfae:	2a80      	cmp	r2, #128	@ 0x80
 800bfb0:	d1f1      	bne.n	800bf96 <roundf+0x22>
 800bfb2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bfb6:	4770      	bx	lr
 800bfb8:	007fffff 	.word	0x007fffff
 800bfbc:	00000000 	.word	0x00000000

0800bfc0 <__ieee754_pow>:
 800bfc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc4:	b091      	sub	sp, #68	@ 0x44
 800bfc6:	ed8d 1b00 	vstr	d1, [sp]
 800bfca:	e9dd 1900 	ldrd	r1, r9, [sp]
 800bfce:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800bfd2:	ea5a 0001 	orrs.w	r0, sl, r1
 800bfd6:	ec57 6b10 	vmov	r6, r7, d0
 800bfda:	d113      	bne.n	800c004 <__ieee754_pow+0x44>
 800bfdc:	19b3      	adds	r3, r6, r6
 800bfde:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800bfe2:	4152      	adcs	r2, r2
 800bfe4:	4298      	cmp	r0, r3
 800bfe6:	4b9a      	ldr	r3, [pc, #616]	@ (800c250 <__ieee754_pow+0x290>)
 800bfe8:	4193      	sbcs	r3, r2
 800bfea:	f080 84ee 	bcs.w	800c9ca <__ieee754_pow+0xa0a>
 800bfee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bff2:	4630      	mov	r0, r6
 800bff4:	4639      	mov	r1, r7
 800bff6:	f7f4 f949 	bl	800028c <__adddf3>
 800bffa:	ec41 0b10 	vmov	d0, r0, r1
 800bffe:	b011      	add	sp, #68	@ 0x44
 800c000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c004:	4a93      	ldr	r2, [pc, #588]	@ (800c254 <__ieee754_pow+0x294>)
 800c006:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800c00a:	4295      	cmp	r5, r2
 800c00c:	46b8      	mov	r8, r7
 800c00e:	4633      	mov	r3, r6
 800c010:	d80a      	bhi.n	800c028 <__ieee754_pow+0x68>
 800c012:	d104      	bne.n	800c01e <__ieee754_pow+0x5e>
 800c014:	2e00      	cmp	r6, #0
 800c016:	d1ea      	bne.n	800bfee <__ieee754_pow+0x2e>
 800c018:	45aa      	cmp	sl, r5
 800c01a:	d8e8      	bhi.n	800bfee <__ieee754_pow+0x2e>
 800c01c:	e001      	b.n	800c022 <__ieee754_pow+0x62>
 800c01e:	4592      	cmp	sl, r2
 800c020:	d802      	bhi.n	800c028 <__ieee754_pow+0x68>
 800c022:	4592      	cmp	sl, r2
 800c024:	d10f      	bne.n	800c046 <__ieee754_pow+0x86>
 800c026:	b171      	cbz	r1, 800c046 <__ieee754_pow+0x86>
 800c028:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800c02c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800c030:	ea58 0803 	orrs.w	r8, r8, r3
 800c034:	d1db      	bne.n	800bfee <__ieee754_pow+0x2e>
 800c036:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c03a:	18db      	adds	r3, r3, r3
 800c03c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800c040:	4152      	adcs	r2, r2
 800c042:	4598      	cmp	r8, r3
 800c044:	e7cf      	b.n	800bfe6 <__ieee754_pow+0x26>
 800c046:	f1b8 0f00 	cmp.w	r8, #0
 800c04a:	46ab      	mov	fp, r5
 800c04c:	da43      	bge.n	800c0d6 <__ieee754_pow+0x116>
 800c04e:	4a82      	ldr	r2, [pc, #520]	@ (800c258 <__ieee754_pow+0x298>)
 800c050:	4592      	cmp	sl, r2
 800c052:	d856      	bhi.n	800c102 <__ieee754_pow+0x142>
 800c054:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800c058:	4592      	cmp	sl, r2
 800c05a:	f240 84c5 	bls.w	800c9e8 <__ieee754_pow+0xa28>
 800c05e:	ea4f 522a 	mov.w	r2, sl, asr #20
 800c062:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800c066:	2a14      	cmp	r2, #20
 800c068:	dd18      	ble.n	800c09c <__ieee754_pow+0xdc>
 800c06a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800c06e:	fa21 f402 	lsr.w	r4, r1, r2
 800c072:	fa04 f202 	lsl.w	r2, r4, r2
 800c076:	428a      	cmp	r2, r1
 800c078:	f040 84b6 	bne.w	800c9e8 <__ieee754_pow+0xa28>
 800c07c:	f004 0401 	and.w	r4, r4, #1
 800c080:	f1c4 0402 	rsb	r4, r4, #2
 800c084:	2900      	cmp	r1, #0
 800c086:	d159      	bne.n	800c13c <__ieee754_pow+0x17c>
 800c088:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800c08c:	d148      	bne.n	800c120 <__ieee754_pow+0x160>
 800c08e:	4632      	mov	r2, r6
 800c090:	463b      	mov	r3, r7
 800c092:	4630      	mov	r0, r6
 800c094:	4639      	mov	r1, r7
 800c096:	f7f4 faaf 	bl	80005f8 <__aeabi_dmul>
 800c09a:	e7ae      	b.n	800bffa <__ieee754_pow+0x3a>
 800c09c:	2900      	cmp	r1, #0
 800c09e:	d14c      	bne.n	800c13a <__ieee754_pow+0x17a>
 800c0a0:	f1c2 0214 	rsb	r2, r2, #20
 800c0a4:	fa4a f402 	asr.w	r4, sl, r2
 800c0a8:	fa04 f202 	lsl.w	r2, r4, r2
 800c0ac:	4552      	cmp	r2, sl
 800c0ae:	f040 8498 	bne.w	800c9e2 <__ieee754_pow+0xa22>
 800c0b2:	f004 0401 	and.w	r4, r4, #1
 800c0b6:	f1c4 0402 	rsb	r4, r4, #2
 800c0ba:	4a68      	ldr	r2, [pc, #416]	@ (800c25c <__ieee754_pow+0x29c>)
 800c0bc:	4592      	cmp	sl, r2
 800c0be:	d1e3      	bne.n	800c088 <__ieee754_pow+0xc8>
 800c0c0:	f1b9 0f00 	cmp.w	r9, #0
 800c0c4:	f280 8489 	bge.w	800c9da <__ieee754_pow+0xa1a>
 800c0c8:	4964      	ldr	r1, [pc, #400]	@ (800c25c <__ieee754_pow+0x29c>)
 800c0ca:	4632      	mov	r2, r6
 800c0cc:	463b      	mov	r3, r7
 800c0ce:	2000      	movs	r0, #0
 800c0d0:	f7f4 fbbc 	bl	800084c <__aeabi_ddiv>
 800c0d4:	e791      	b.n	800bffa <__ieee754_pow+0x3a>
 800c0d6:	2400      	movs	r4, #0
 800c0d8:	bb81      	cbnz	r1, 800c13c <__ieee754_pow+0x17c>
 800c0da:	4a5e      	ldr	r2, [pc, #376]	@ (800c254 <__ieee754_pow+0x294>)
 800c0dc:	4592      	cmp	sl, r2
 800c0de:	d1ec      	bne.n	800c0ba <__ieee754_pow+0xfa>
 800c0e0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800c0e4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800c0e8:	431a      	orrs	r2, r3
 800c0ea:	f000 846e 	beq.w	800c9ca <__ieee754_pow+0xa0a>
 800c0ee:	4b5c      	ldr	r3, [pc, #368]	@ (800c260 <__ieee754_pow+0x2a0>)
 800c0f0:	429d      	cmp	r5, r3
 800c0f2:	d908      	bls.n	800c106 <__ieee754_pow+0x146>
 800c0f4:	f1b9 0f00 	cmp.w	r9, #0
 800c0f8:	f280 846b 	bge.w	800c9d2 <__ieee754_pow+0xa12>
 800c0fc:	2000      	movs	r0, #0
 800c0fe:	2100      	movs	r1, #0
 800c100:	e77b      	b.n	800bffa <__ieee754_pow+0x3a>
 800c102:	2402      	movs	r4, #2
 800c104:	e7e8      	b.n	800c0d8 <__ieee754_pow+0x118>
 800c106:	f1b9 0f00 	cmp.w	r9, #0
 800c10a:	f04f 0000 	mov.w	r0, #0
 800c10e:	f04f 0100 	mov.w	r1, #0
 800c112:	f6bf af72 	bge.w	800bffa <__ieee754_pow+0x3a>
 800c116:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c11a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c11e:	e76c      	b.n	800bffa <__ieee754_pow+0x3a>
 800c120:	4a50      	ldr	r2, [pc, #320]	@ (800c264 <__ieee754_pow+0x2a4>)
 800c122:	4591      	cmp	r9, r2
 800c124:	d10a      	bne.n	800c13c <__ieee754_pow+0x17c>
 800c126:	f1b8 0f00 	cmp.w	r8, #0
 800c12a:	db07      	blt.n	800c13c <__ieee754_pow+0x17c>
 800c12c:	ec47 6b10 	vmov	d0, r6, r7
 800c130:	b011      	add	sp, #68	@ 0x44
 800c132:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c136:	f7ff be47 	b.w	800bdc8 <__ieee754_sqrt>
 800c13a:	2400      	movs	r4, #0
 800c13c:	ec47 6b10 	vmov	d0, r6, r7
 800c140:	9302      	str	r3, [sp, #8]
 800c142:	f7ff fe0d 	bl	800bd60 <fabs>
 800c146:	9b02      	ldr	r3, [sp, #8]
 800c148:	ec51 0b10 	vmov	r0, r1, d0
 800c14c:	bb43      	cbnz	r3, 800c1a0 <__ieee754_pow+0x1e0>
 800c14e:	4b43      	ldr	r3, [pc, #268]	@ (800c25c <__ieee754_pow+0x29c>)
 800c150:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800c154:	429a      	cmp	r2, r3
 800c156:	d000      	beq.n	800c15a <__ieee754_pow+0x19a>
 800c158:	bb15      	cbnz	r5, 800c1a0 <__ieee754_pow+0x1e0>
 800c15a:	f1b9 0f00 	cmp.w	r9, #0
 800c15e:	da05      	bge.n	800c16c <__ieee754_pow+0x1ac>
 800c160:	4602      	mov	r2, r0
 800c162:	460b      	mov	r3, r1
 800c164:	2000      	movs	r0, #0
 800c166:	493d      	ldr	r1, [pc, #244]	@ (800c25c <__ieee754_pow+0x29c>)
 800c168:	f7f4 fb70 	bl	800084c <__aeabi_ddiv>
 800c16c:	f1b8 0f00 	cmp.w	r8, #0
 800c170:	f6bf af43 	bge.w	800bffa <__ieee754_pow+0x3a>
 800c174:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800c178:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800c17c:	4325      	orrs	r5, r4
 800c17e:	d108      	bne.n	800c192 <__ieee754_pow+0x1d2>
 800c180:	4602      	mov	r2, r0
 800c182:	460b      	mov	r3, r1
 800c184:	4610      	mov	r0, r2
 800c186:	4619      	mov	r1, r3
 800c188:	f7f4 f87e 	bl	8000288 <__aeabi_dsub>
 800c18c:	4602      	mov	r2, r0
 800c18e:	460b      	mov	r3, r1
 800c190:	e79e      	b.n	800c0d0 <__ieee754_pow+0x110>
 800c192:	2c01      	cmp	r4, #1
 800c194:	f47f af31 	bne.w	800bffa <__ieee754_pow+0x3a>
 800c198:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c19c:	4619      	mov	r1, r3
 800c19e:	e72c      	b.n	800bffa <__ieee754_pow+0x3a>
 800c1a0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800c1a4:	3b01      	subs	r3, #1
 800c1a6:	ea53 0204 	orrs.w	r2, r3, r4
 800c1aa:	d102      	bne.n	800c1b2 <__ieee754_pow+0x1f2>
 800c1ac:	4632      	mov	r2, r6
 800c1ae:	463b      	mov	r3, r7
 800c1b0:	e7e8      	b.n	800c184 <__ieee754_pow+0x1c4>
 800c1b2:	3c01      	subs	r4, #1
 800c1b4:	431c      	orrs	r4, r3
 800c1b6:	d016      	beq.n	800c1e6 <__ieee754_pow+0x226>
 800c1b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c240 <__ieee754_pow+0x280>
 800c1bc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800c1c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c1c4:	f240 8110 	bls.w	800c3e8 <__ieee754_pow+0x428>
 800c1c8:	4b27      	ldr	r3, [pc, #156]	@ (800c268 <__ieee754_pow+0x2a8>)
 800c1ca:	459a      	cmp	sl, r3
 800c1cc:	4b24      	ldr	r3, [pc, #144]	@ (800c260 <__ieee754_pow+0x2a0>)
 800c1ce:	d916      	bls.n	800c1fe <__ieee754_pow+0x23e>
 800c1d0:	429d      	cmp	r5, r3
 800c1d2:	d80b      	bhi.n	800c1ec <__ieee754_pow+0x22c>
 800c1d4:	f1b9 0f00 	cmp.w	r9, #0
 800c1d8:	da0b      	bge.n	800c1f2 <__ieee754_pow+0x232>
 800c1da:	2000      	movs	r0, #0
 800c1dc:	b011      	add	sp, #68	@ 0x44
 800c1de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e2:	f000 bd69 	b.w	800ccb8 <__math_oflow>
 800c1e6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800c248 <__ieee754_pow+0x288>
 800c1ea:	e7e7      	b.n	800c1bc <__ieee754_pow+0x1fc>
 800c1ec:	f1b9 0f00 	cmp.w	r9, #0
 800c1f0:	dcf3      	bgt.n	800c1da <__ieee754_pow+0x21a>
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	b011      	add	sp, #68	@ 0x44
 800c1f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fa:	f000 bd55 	b.w	800cca8 <__math_uflow>
 800c1fe:	429d      	cmp	r5, r3
 800c200:	d20c      	bcs.n	800c21c <__ieee754_pow+0x25c>
 800c202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c206:	2200      	movs	r2, #0
 800c208:	2300      	movs	r3, #0
 800c20a:	f7f4 fc67 	bl	8000adc <__aeabi_dcmplt>
 800c20e:	3800      	subs	r0, #0
 800c210:	bf18      	it	ne
 800c212:	2001      	movne	r0, #1
 800c214:	f1b9 0f00 	cmp.w	r9, #0
 800c218:	daec      	bge.n	800c1f4 <__ieee754_pow+0x234>
 800c21a:	e7df      	b.n	800c1dc <__ieee754_pow+0x21c>
 800c21c:	4b0f      	ldr	r3, [pc, #60]	@ (800c25c <__ieee754_pow+0x29c>)
 800c21e:	429d      	cmp	r5, r3
 800c220:	f04f 0200 	mov.w	r2, #0
 800c224:	d922      	bls.n	800c26c <__ieee754_pow+0x2ac>
 800c226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c22a:	2300      	movs	r3, #0
 800c22c:	f7f4 fc56 	bl	8000adc <__aeabi_dcmplt>
 800c230:	3800      	subs	r0, #0
 800c232:	bf18      	it	ne
 800c234:	2001      	movne	r0, #1
 800c236:	f1b9 0f00 	cmp.w	r9, #0
 800c23a:	dccf      	bgt.n	800c1dc <__ieee754_pow+0x21c>
 800c23c:	e7da      	b.n	800c1f4 <__ieee754_pow+0x234>
 800c23e:	bf00      	nop
 800c240:	00000000 	.word	0x00000000
 800c244:	3ff00000 	.word	0x3ff00000
 800c248:	00000000 	.word	0x00000000
 800c24c:	bff00000 	.word	0xbff00000
 800c250:	fff00000 	.word	0xfff00000
 800c254:	7ff00000 	.word	0x7ff00000
 800c258:	433fffff 	.word	0x433fffff
 800c25c:	3ff00000 	.word	0x3ff00000
 800c260:	3fefffff 	.word	0x3fefffff
 800c264:	3fe00000 	.word	0x3fe00000
 800c268:	43f00000 	.word	0x43f00000
 800c26c:	4b5a      	ldr	r3, [pc, #360]	@ (800c3d8 <__ieee754_pow+0x418>)
 800c26e:	f7f4 f80b 	bl	8000288 <__aeabi_dsub>
 800c272:	a351      	add	r3, pc, #324	@ (adr r3, 800c3b8 <__ieee754_pow+0x3f8>)
 800c274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c278:	4604      	mov	r4, r0
 800c27a:	460d      	mov	r5, r1
 800c27c:	f7f4 f9bc 	bl	80005f8 <__aeabi_dmul>
 800c280:	a34f      	add	r3, pc, #316	@ (adr r3, 800c3c0 <__ieee754_pow+0x400>)
 800c282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c286:	4606      	mov	r6, r0
 800c288:	460f      	mov	r7, r1
 800c28a:	4620      	mov	r0, r4
 800c28c:	4629      	mov	r1, r5
 800c28e:	f7f4 f9b3 	bl	80005f8 <__aeabi_dmul>
 800c292:	4b52      	ldr	r3, [pc, #328]	@ (800c3dc <__ieee754_pow+0x41c>)
 800c294:	4682      	mov	sl, r0
 800c296:	468b      	mov	fp, r1
 800c298:	2200      	movs	r2, #0
 800c29a:	4620      	mov	r0, r4
 800c29c:	4629      	mov	r1, r5
 800c29e:	f7f4 f9ab 	bl	80005f8 <__aeabi_dmul>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	460b      	mov	r3, r1
 800c2a6:	a148      	add	r1, pc, #288	@ (adr r1, 800c3c8 <__ieee754_pow+0x408>)
 800c2a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ac:	f7f3 ffec 	bl	8000288 <__aeabi_dsub>
 800c2b0:	4622      	mov	r2, r4
 800c2b2:	462b      	mov	r3, r5
 800c2b4:	f7f4 f9a0 	bl	80005f8 <__aeabi_dmul>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	2000      	movs	r0, #0
 800c2be:	4948      	ldr	r1, [pc, #288]	@ (800c3e0 <__ieee754_pow+0x420>)
 800c2c0:	f7f3 ffe2 	bl	8000288 <__aeabi_dsub>
 800c2c4:	4622      	mov	r2, r4
 800c2c6:	4680      	mov	r8, r0
 800c2c8:	4689      	mov	r9, r1
 800c2ca:	462b      	mov	r3, r5
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	f7f4 f992 	bl	80005f8 <__aeabi_dmul>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	4640      	mov	r0, r8
 800c2da:	4649      	mov	r1, r9
 800c2dc:	f7f4 f98c 	bl	80005f8 <__aeabi_dmul>
 800c2e0:	a33b      	add	r3, pc, #236	@ (adr r3, 800c3d0 <__ieee754_pow+0x410>)
 800c2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e6:	f7f4 f987 	bl	80005f8 <__aeabi_dmul>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	460b      	mov	r3, r1
 800c2ee:	4650      	mov	r0, sl
 800c2f0:	4659      	mov	r1, fp
 800c2f2:	f7f3 ffc9 	bl	8000288 <__aeabi_dsub>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	4680      	mov	r8, r0
 800c2fc:	4689      	mov	r9, r1
 800c2fe:	4630      	mov	r0, r6
 800c300:	4639      	mov	r1, r7
 800c302:	f7f3 ffc3 	bl	800028c <__adddf3>
 800c306:	2400      	movs	r4, #0
 800c308:	4632      	mov	r2, r6
 800c30a:	463b      	mov	r3, r7
 800c30c:	4620      	mov	r0, r4
 800c30e:	460d      	mov	r5, r1
 800c310:	f7f3 ffba 	bl	8000288 <__aeabi_dsub>
 800c314:	4602      	mov	r2, r0
 800c316:	460b      	mov	r3, r1
 800c318:	4640      	mov	r0, r8
 800c31a:	4649      	mov	r1, r9
 800c31c:	f7f3 ffb4 	bl	8000288 <__aeabi_dsub>
 800c320:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c324:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c328:	2300      	movs	r3, #0
 800c32a:	9304      	str	r3, [sp, #16]
 800c32c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c330:	4606      	mov	r6, r0
 800c332:	460f      	mov	r7, r1
 800c334:	465b      	mov	r3, fp
 800c336:	4652      	mov	r2, sl
 800c338:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c33c:	f7f3 ffa4 	bl	8000288 <__aeabi_dsub>
 800c340:	4622      	mov	r2, r4
 800c342:	462b      	mov	r3, r5
 800c344:	f7f4 f958 	bl	80005f8 <__aeabi_dmul>
 800c348:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c34c:	4680      	mov	r8, r0
 800c34e:	4689      	mov	r9, r1
 800c350:	4630      	mov	r0, r6
 800c352:	4639      	mov	r1, r7
 800c354:	f7f4 f950 	bl	80005f8 <__aeabi_dmul>
 800c358:	4602      	mov	r2, r0
 800c35a:	460b      	mov	r3, r1
 800c35c:	4640      	mov	r0, r8
 800c35e:	4649      	mov	r1, r9
 800c360:	f7f3 ff94 	bl	800028c <__adddf3>
 800c364:	465b      	mov	r3, fp
 800c366:	4606      	mov	r6, r0
 800c368:	460f      	mov	r7, r1
 800c36a:	4652      	mov	r2, sl
 800c36c:	4620      	mov	r0, r4
 800c36e:	4629      	mov	r1, r5
 800c370:	f7f4 f942 	bl	80005f8 <__aeabi_dmul>
 800c374:	460b      	mov	r3, r1
 800c376:	4602      	mov	r2, r0
 800c378:	4680      	mov	r8, r0
 800c37a:	4689      	mov	r9, r1
 800c37c:	4630      	mov	r0, r6
 800c37e:	4639      	mov	r1, r7
 800c380:	f7f3 ff84 	bl	800028c <__adddf3>
 800c384:	4b17      	ldr	r3, [pc, #92]	@ (800c3e4 <__ieee754_pow+0x424>)
 800c386:	4299      	cmp	r1, r3
 800c388:	4604      	mov	r4, r0
 800c38a:	460d      	mov	r5, r1
 800c38c:	468b      	mov	fp, r1
 800c38e:	f340 820b 	ble.w	800c7a8 <__ieee754_pow+0x7e8>
 800c392:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800c396:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800c39a:	4303      	orrs	r3, r0
 800c39c:	f000 81ea 	beq.w	800c774 <__ieee754_pow+0x7b4>
 800c3a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	f7f4 fb98 	bl	8000adc <__aeabi_dcmplt>
 800c3ac:	3800      	subs	r0, #0
 800c3ae:	bf18      	it	ne
 800c3b0:	2001      	movne	r0, #1
 800c3b2:	e713      	b.n	800c1dc <__ieee754_pow+0x21c>
 800c3b4:	f3af 8000 	nop.w
 800c3b8:	60000000 	.word	0x60000000
 800c3bc:	3ff71547 	.word	0x3ff71547
 800c3c0:	f85ddf44 	.word	0xf85ddf44
 800c3c4:	3e54ae0b 	.word	0x3e54ae0b
 800c3c8:	55555555 	.word	0x55555555
 800c3cc:	3fd55555 	.word	0x3fd55555
 800c3d0:	652b82fe 	.word	0x652b82fe
 800c3d4:	3ff71547 	.word	0x3ff71547
 800c3d8:	3ff00000 	.word	0x3ff00000
 800c3dc:	3fd00000 	.word	0x3fd00000
 800c3e0:	3fe00000 	.word	0x3fe00000
 800c3e4:	408fffff 	.word	0x408fffff
 800c3e8:	4bd5      	ldr	r3, [pc, #852]	@ (800c740 <__ieee754_pow+0x780>)
 800c3ea:	ea08 0303 	and.w	r3, r8, r3
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	b92b      	cbnz	r3, 800c3fe <__ieee754_pow+0x43e>
 800c3f2:	4bd4      	ldr	r3, [pc, #848]	@ (800c744 <__ieee754_pow+0x784>)
 800c3f4:	f7f4 f900 	bl	80005f8 <__aeabi_dmul>
 800c3f8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800c3fc:	468b      	mov	fp, r1
 800c3fe:	ea4f 532b 	mov.w	r3, fp, asr #20
 800c402:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c406:	4413      	add	r3, r2
 800c408:	930a      	str	r3, [sp, #40]	@ 0x28
 800c40a:	4bcf      	ldr	r3, [pc, #828]	@ (800c748 <__ieee754_pow+0x788>)
 800c40c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800c410:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800c414:	459b      	cmp	fp, r3
 800c416:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c41a:	dd08      	ble.n	800c42e <__ieee754_pow+0x46e>
 800c41c:	4bcb      	ldr	r3, [pc, #812]	@ (800c74c <__ieee754_pow+0x78c>)
 800c41e:	459b      	cmp	fp, r3
 800c420:	f340 81a5 	ble.w	800c76e <__ieee754_pow+0x7ae>
 800c424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c426:	3301      	adds	r3, #1
 800c428:	930a      	str	r3, [sp, #40]	@ 0x28
 800c42a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800c42e:	f04f 0a00 	mov.w	sl, #0
 800c432:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c436:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c438:	4bc5      	ldr	r3, [pc, #788]	@ (800c750 <__ieee754_pow+0x790>)
 800c43a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c43e:	ed93 7b00 	vldr	d7, [r3]
 800c442:	4629      	mov	r1, r5
 800c444:	ec53 2b17 	vmov	r2, r3, d7
 800c448:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c44c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c450:	f7f3 ff1a 	bl	8000288 <__aeabi_dsub>
 800c454:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c458:	4606      	mov	r6, r0
 800c45a:	460f      	mov	r7, r1
 800c45c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c460:	f7f3 ff14 	bl	800028c <__adddf3>
 800c464:	4602      	mov	r2, r0
 800c466:	460b      	mov	r3, r1
 800c468:	2000      	movs	r0, #0
 800c46a:	49ba      	ldr	r1, [pc, #744]	@ (800c754 <__ieee754_pow+0x794>)
 800c46c:	f7f4 f9ee 	bl	800084c <__aeabi_ddiv>
 800c470:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800c474:	4602      	mov	r2, r0
 800c476:	460b      	mov	r3, r1
 800c478:	4630      	mov	r0, r6
 800c47a:	4639      	mov	r1, r7
 800c47c:	f7f4 f8bc 	bl	80005f8 <__aeabi_dmul>
 800c480:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c484:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800c488:	106d      	asrs	r5, r5, #1
 800c48a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800c48e:	f04f 0b00 	mov.w	fp, #0
 800c492:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800c496:	4661      	mov	r1, ip
 800c498:	2200      	movs	r2, #0
 800c49a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c49e:	4658      	mov	r0, fp
 800c4a0:	46e1      	mov	r9, ip
 800c4a2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800c4a6:	4614      	mov	r4, r2
 800c4a8:	461d      	mov	r5, r3
 800c4aa:	f7f4 f8a5 	bl	80005f8 <__aeabi_dmul>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4630      	mov	r0, r6
 800c4b4:	4639      	mov	r1, r7
 800c4b6:	f7f3 fee7 	bl	8000288 <__aeabi_dsub>
 800c4ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4be:	4606      	mov	r6, r0
 800c4c0:	460f      	mov	r7, r1
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	f7f3 fedf 	bl	8000288 <__aeabi_dsub>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c4d2:	f7f3 fed9 	bl	8000288 <__aeabi_dsub>
 800c4d6:	465a      	mov	r2, fp
 800c4d8:	464b      	mov	r3, r9
 800c4da:	f7f4 f88d 	bl	80005f8 <__aeabi_dmul>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	4639      	mov	r1, r7
 800c4e6:	f7f3 fecf 	bl	8000288 <__aeabi_dsub>
 800c4ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c4ee:	f7f4 f883 	bl	80005f8 <__aeabi_dmul>
 800c4f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c4fa:	4610      	mov	r0, r2
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	f7f4 f87b 	bl	80005f8 <__aeabi_dmul>
 800c502:	a37d      	add	r3, pc, #500	@ (adr r3, 800c6f8 <__ieee754_pow+0x738>)
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	4604      	mov	r4, r0
 800c50a:	460d      	mov	r5, r1
 800c50c:	f7f4 f874 	bl	80005f8 <__aeabi_dmul>
 800c510:	a37b      	add	r3, pc, #492	@ (adr r3, 800c700 <__ieee754_pow+0x740>)
 800c512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c516:	f7f3 feb9 	bl	800028c <__adddf3>
 800c51a:	4622      	mov	r2, r4
 800c51c:	462b      	mov	r3, r5
 800c51e:	f7f4 f86b 	bl	80005f8 <__aeabi_dmul>
 800c522:	a379      	add	r3, pc, #484	@ (adr r3, 800c708 <__ieee754_pow+0x748>)
 800c524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c528:	f7f3 feb0 	bl	800028c <__adddf3>
 800c52c:	4622      	mov	r2, r4
 800c52e:	462b      	mov	r3, r5
 800c530:	f7f4 f862 	bl	80005f8 <__aeabi_dmul>
 800c534:	a376      	add	r3, pc, #472	@ (adr r3, 800c710 <__ieee754_pow+0x750>)
 800c536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53a:	f7f3 fea7 	bl	800028c <__adddf3>
 800c53e:	4622      	mov	r2, r4
 800c540:	462b      	mov	r3, r5
 800c542:	f7f4 f859 	bl	80005f8 <__aeabi_dmul>
 800c546:	a374      	add	r3, pc, #464	@ (adr r3, 800c718 <__ieee754_pow+0x758>)
 800c548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54c:	f7f3 fe9e 	bl	800028c <__adddf3>
 800c550:	4622      	mov	r2, r4
 800c552:	462b      	mov	r3, r5
 800c554:	f7f4 f850 	bl	80005f8 <__aeabi_dmul>
 800c558:	a371      	add	r3, pc, #452	@ (adr r3, 800c720 <__ieee754_pow+0x760>)
 800c55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55e:	f7f3 fe95 	bl	800028c <__adddf3>
 800c562:	4622      	mov	r2, r4
 800c564:	4606      	mov	r6, r0
 800c566:	460f      	mov	r7, r1
 800c568:	462b      	mov	r3, r5
 800c56a:	4620      	mov	r0, r4
 800c56c:	4629      	mov	r1, r5
 800c56e:	f7f4 f843 	bl	80005f8 <__aeabi_dmul>
 800c572:	4602      	mov	r2, r0
 800c574:	460b      	mov	r3, r1
 800c576:	4630      	mov	r0, r6
 800c578:	4639      	mov	r1, r7
 800c57a:	f7f4 f83d 	bl	80005f8 <__aeabi_dmul>
 800c57e:	465a      	mov	r2, fp
 800c580:	4604      	mov	r4, r0
 800c582:	460d      	mov	r5, r1
 800c584:	464b      	mov	r3, r9
 800c586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c58a:	f7f3 fe7f 	bl	800028c <__adddf3>
 800c58e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c592:	f7f4 f831 	bl	80005f8 <__aeabi_dmul>
 800c596:	4622      	mov	r2, r4
 800c598:	462b      	mov	r3, r5
 800c59a:	f7f3 fe77 	bl	800028c <__adddf3>
 800c59e:	465a      	mov	r2, fp
 800c5a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c5a4:	464b      	mov	r3, r9
 800c5a6:	4658      	mov	r0, fp
 800c5a8:	4649      	mov	r1, r9
 800c5aa:	f7f4 f825 	bl	80005f8 <__aeabi_dmul>
 800c5ae:	4b6a      	ldr	r3, [pc, #424]	@ (800c758 <__ieee754_pow+0x798>)
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	4606      	mov	r6, r0
 800c5b4:	460f      	mov	r7, r1
 800c5b6:	f7f3 fe69 	bl	800028c <__adddf3>
 800c5ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c5be:	f7f3 fe65 	bl	800028c <__adddf3>
 800c5c2:	46d8      	mov	r8, fp
 800c5c4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800c5c8:	460d      	mov	r5, r1
 800c5ca:	465a      	mov	r2, fp
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	4640      	mov	r0, r8
 800c5d0:	4649      	mov	r1, r9
 800c5d2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800c5d6:	f7f4 f80f 	bl	80005f8 <__aeabi_dmul>
 800c5da:	465c      	mov	r4, fp
 800c5dc:	4680      	mov	r8, r0
 800c5de:	4689      	mov	r9, r1
 800c5e0:	4b5d      	ldr	r3, [pc, #372]	@ (800c758 <__ieee754_pow+0x798>)
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	4620      	mov	r0, r4
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	f7f3 fe4e 	bl	8000288 <__aeabi_dsub>
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	463b      	mov	r3, r7
 800c5f0:	f7f3 fe4a 	bl	8000288 <__aeabi_dsub>
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c5fc:	f7f3 fe44 	bl	8000288 <__aeabi_dsub>
 800c600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c604:	f7f3 fff8 	bl	80005f8 <__aeabi_dmul>
 800c608:	4622      	mov	r2, r4
 800c60a:	4606      	mov	r6, r0
 800c60c:	460f      	mov	r7, r1
 800c60e:	462b      	mov	r3, r5
 800c610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c614:	f7f3 fff0 	bl	80005f8 <__aeabi_dmul>
 800c618:	4602      	mov	r2, r0
 800c61a:	460b      	mov	r3, r1
 800c61c:	4630      	mov	r0, r6
 800c61e:	4639      	mov	r1, r7
 800c620:	f7f3 fe34 	bl	800028c <__adddf3>
 800c624:	4606      	mov	r6, r0
 800c626:	460f      	mov	r7, r1
 800c628:	4602      	mov	r2, r0
 800c62a:	460b      	mov	r3, r1
 800c62c:	4640      	mov	r0, r8
 800c62e:	4649      	mov	r1, r9
 800c630:	f7f3 fe2c 	bl	800028c <__adddf3>
 800c634:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800c638:	a33b      	add	r3, pc, #236	@ (adr r3, 800c728 <__ieee754_pow+0x768>)
 800c63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63e:	4658      	mov	r0, fp
 800c640:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800c644:	460d      	mov	r5, r1
 800c646:	f7f3 ffd7 	bl	80005f8 <__aeabi_dmul>
 800c64a:	465c      	mov	r4, fp
 800c64c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c650:	4642      	mov	r2, r8
 800c652:	464b      	mov	r3, r9
 800c654:	4620      	mov	r0, r4
 800c656:	4629      	mov	r1, r5
 800c658:	f7f3 fe16 	bl	8000288 <__aeabi_dsub>
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	4630      	mov	r0, r6
 800c662:	4639      	mov	r1, r7
 800c664:	f7f3 fe10 	bl	8000288 <__aeabi_dsub>
 800c668:	a331      	add	r3, pc, #196	@ (adr r3, 800c730 <__ieee754_pow+0x770>)
 800c66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66e:	f7f3 ffc3 	bl	80005f8 <__aeabi_dmul>
 800c672:	a331      	add	r3, pc, #196	@ (adr r3, 800c738 <__ieee754_pow+0x778>)
 800c674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c678:	4606      	mov	r6, r0
 800c67a:	460f      	mov	r7, r1
 800c67c:	4620      	mov	r0, r4
 800c67e:	4629      	mov	r1, r5
 800c680:	f7f3 ffba 	bl	80005f8 <__aeabi_dmul>
 800c684:	4602      	mov	r2, r0
 800c686:	460b      	mov	r3, r1
 800c688:	4630      	mov	r0, r6
 800c68a:	4639      	mov	r1, r7
 800c68c:	f7f3 fdfe 	bl	800028c <__adddf3>
 800c690:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c692:	4b32      	ldr	r3, [pc, #200]	@ (800c75c <__ieee754_pow+0x79c>)
 800c694:	4413      	add	r3, r2
 800c696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69a:	f7f3 fdf7 	bl	800028c <__adddf3>
 800c69e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c6a2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c6a4:	f7f3 ff3e 	bl	8000524 <__aeabi_i2d>
 800c6a8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c6aa:	4b2d      	ldr	r3, [pc, #180]	@ (800c760 <__ieee754_pow+0x7a0>)
 800c6ac:	4413      	add	r3, r2
 800c6ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6b2:	4606      	mov	r6, r0
 800c6b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6b8:	460f      	mov	r7, r1
 800c6ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6be:	f7f3 fde5 	bl	800028c <__adddf3>
 800c6c2:	4642      	mov	r2, r8
 800c6c4:	464b      	mov	r3, r9
 800c6c6:	f7f3 fde1 	bl	800028c <__adddf3>
 800c6ca:	4632      	mov	r2, r6
 800c6cc:	463b      	mov	r3, r7
 800c6ce:	f7f3 fddd 	bl	800028c <__adddf3>
 800c6d2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800c6d6:	4632      	mov	r2, r6
 800c6d8:	463b      	mov	r3, r7
 800c6da:	4658      	mov	r0, fp
 800c6dc:	460d      	mov	r5, r1
 800c6de:	f7f3 fdd3 	bl	8000288 <__aeabi_dsub>
 800c6e2:	4642      	mov	r2, r8
 800c6e4:	464b      	mov	r3, r9
 800c6e6:	f7f3 fdcf 	bl	8000288 <__aeabi_dsub>
 800c6ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6ee:	f7f3 fdcb 	bl	8000288 <__aeabi_dsub>
 800c6f2:	465c      	mov	r4, fp
 800c6f4:	e036      	b.n	800c764 <__ieee754_pow+0x7a4>
 800c6f6:	bf00      	nop
 800c6f8:	4a454eef 	.word	0x4a454eef
 800c6fc:	3fca7e28 	.word	0x3fca7e28
 800c700:	93c9db65 	.word	0x93c9db65
 800c704:	3fcd864a 	.word	0x3fcd864a
 800c708:	a91d4101 	.word	0xa91d4101
 800c70c:	3fd17460 	.word	0x3fd17460
 800c710:	518f264d 	.word	0x518f264d
 800c714:	3fd55555 	.word	0x3fd55555
 800c718:	db6fabff 	.word	0xdb6fabff
 800c71c:	3fdb6db6 	.word	0x3fdb6db6
 800c720:	33333303 	.word	0x33333303
 800c724:	3fe33333 	.word	0x3fe33333
 800c728:	e0000000 	.word	0xe0000000
 800c72c:	3feec709 	.word	0x3feec709
 800c730:	dc3a03fd 	.word	0xdc3a03fd
 800c734:	3feec709 	.word	0x3feec709
 800c738:	145b01f5 	.word	0x145b01f5
 800c73c:	be3e2fe0 	.word	0xbe3e2fe0
 800c740:	7ff00000 	.word	0x7ff00000
 800c744:	43400000 	.word	0x43400000
 800c748:	0003988e 	.word	0x0003988e
 800c74c:	000bb679 	.word	0x000bb679
 800c750:	0800d9e8 	.word	0x0800d9e8
 800c754:	3ff00000 	.word	0x3ff00000
 800c758:	40080000 	.word	0x40080000
 800c75c:	0800d9c8 	.word	0x0800d9c8
 800c760:	0800d9d8 	.word	0x0800d9d8
 800c764:	4602      	mov	r2, r0
 800c766:	460b      	mov	r3, r1
 800c768:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c76c:	e5d6      	b.n	800c31c <__ieee754_pow+0x35c>
 800c76e:	f04f 0a01 	mov.w	sl, #1
 800c772:	e65e      	b.n	800c432 <__ieee754_pow+0x472>
 800c774:	a3b5      	add	r3, pc, #724	@ (adr r3, 800ca4c <__ieee754_pow+0xa8c>)
 800c776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77a:	4630      	mov	r0, r6
 800c77c:	4639      	mov	r1, r7
 800c77e:	f7f3 fd85 	bl	800028c <__adddf3>
 800c782:	4642      	mov	r2, r8
 800c784:	e9cd 0100 	strd	r0, r1, [sp]
 800c788:	464b      	mov	r3, r9
 800c78a:	4620      	mov	r0, r4
 800c78c:	4629      	mov	r1, r5
 800c78e:	f7f3 fd7b 	bl	8000288 <__aeabi_dsub>
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c79a:	f7f4 f9bd 	bl	8000b18 <__aeabi_dcmpgt>
 800c79e:	2800      	cmp	r0, #0
 800c7a0:	f47f adfe 	bne.w	800c3a0 <__ieee754_pow+0x3e0>
 800c7a4:	4ba2      	ldr	r3, [pc, #648]	@ (800ca30 <__ieee754_pow+0xa70>)
 800c7a6:	e022      	b.n	800c7ee <__ieee754_pow+0x82e>
 800c7a8:	4ca2      	ldr	r4, [pc, #648]	@ (800ca34 <__ieee754_pow+0xa74>)
 800c7aa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c7ae:	42a3      	cmp	r3, r4
 800c7b0:	d919      	bls.n	800c7e6 <__ieee754_pow+0x826>
 800c7b2:	4ba1      	ldr	r3, [pc, #644]	@ (800ca38 <__ieee754_pow+0xa78>)
 800c7b4:	440b      	add	r3, r1
 800c7b6:	4303      	orrs	r3, r0
 800c7b8:	d009      	beq.n	800c7ce <__ieee754_pow+0x80e>
 800c7ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7be:	2200      	movs	r2, #0
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	f7f4 f98b 	bl	8000adc <__aeabi_dcmplt>
 800c7c6:	3800      	subs	r0, #0
 800c7c8:	bf18      	it	ne
 800c7ca:	2001      	movne	r0, #1
 800c7cc:	e512      	b.n	800c1f4 <__ieee754_pow+0x234>
 800c7ce:	4642      	mov	r2, r8
 800c7d0:	464b      	mov	r3, r9
 800c7d2:	f7f3 fd59 	bl	8000288 <__aeabi_dsub>
 800c7d6:	4632      	mov	r2, r6
 800c7d8:	463b      	mov	r3, r7
 800c7da:	f7f4 f993 	bl	8000b04 <__aeabi_dcmpge>
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	d1eb      	bne.n	800c7ba <__ieee754_pow+0x7fa>
 800c7e2:	4b96      	ldr	r3, [pc, #600]	@ (800ca3c <__ieee754_pow+0xa7c>)
 800c7e4:	e003      	b.n	800c7ee <__ieee754_pow+0x82e>
 800c7e6:	4a96      	ldr	r2, [pc, #600]	@ (800ca40 <__ieee754_pow+0xa80>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	f240 80e7 	bls.w	800c9bc <__ieee754_pow+0x9fc>
 800c7ee:	151b      	asrs	r3, r3, #20
 800c7f0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800c7f4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800c7f8:	fa4a fa03 	asr.w	sl, sl, r3
 800c7fc:	44da      	add	sl, fp
 800c7fe:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c802:	4890      	ldr	r0, [pc, #576]	@ (800ca44 <__ieee754_pow+0xa84>)
 800c804:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c808:	4108      	asrs	r0, r1
 800c80a:	ea00 030a 	and.w	r3, r0, sl
 800c80e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c812:	f1c1 0114 	rsb	r1, r1, #20
 800c816:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c81a:	fa4a fa01 	asr.w	sl, sl, r1
 800c81e:	f1bb 0f00 	cmp.w	fp, #0
 800c822:	4640      	mov	r0, r8
 800c824:	4649      	mov	r1, r9
 800c826:	f04f 0200 	mov.w	r2, #0
 800c82a:	bfb8      	it	lt
 800c82c:	f1ca 0a00 	rsblt	sl, sl, #0
 800c830:	f7f3 fd2a 	bl	8000288 <__aeabi_dsub>
 800c834:	4680      	mov	r8, r0
 800c836:	4689      	mov	r9, r1
 800c838:	4632      	mov	r2, r6
 800c83a:	463b      	mov	r3, r7
 800c83c:	4640      	mov	r0, r8
 800c83e:	4649      	mov	r1, r9
 800c840:	f7f3 fd24 	bl	800028c <__adddf3>
 800c844:	2400      	movs	r4, #0
 800c846:	a36a      	add	r3, pc, #424	@ (adr r3, 800c9f0 <__ieee754_pow+0xa30>)
 800c848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84c:	4620      	mov	r0, r4
 800c84e:	460d      	mov	r5, r1
 800c850:	f7f3 fed2 	bl	80005f8 <__aeabi_dmul>
 800c854:	4642      	mov	r2, r8
 800c856:	e9cd 0100 	strd	r0, r1, [sp]
 800c85a:	464b      	mov	r3, r9
 800c85c:	4620      	mov	r0, r4
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f3 fd12 	bl	8000288 <__aeabi_dsub>
 800c864:	4602      	mov	r2, r0
 800c866:	460b      	mov	r3, r1
 800c868:	4630      	mov	r0, r6
 800c86a:	4639      	mov	r1, r7
 800c86c:	f7f3 fd0c 	bl	8000288 <__aeabi_dsub>
 800c870:	a361      	add	r3, pc, #388	@ (adr r3, 800c9f8 <__ieee754_pow+0xa38>)
 800c872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c876:	f7f3 febf 	bl	80005f8 <__aeabi_dmul>
 800c87a:	a361      	add	r3, pc, #388	@ (adr r3, 800ca00 <__ieee754_pow+0xa40>)
 800c87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c880:	4680      	mov	r8, r0
 800c882:	4689      	mov	r9, r1
 800c884:	4620      	mov	r0, r4
 800c886:	4629      	mov	r1, r5
 800c888:	f7f3 feb6 	bl	80005f8 <__aeabi_dmul>
 800c88c:	4602      	mov	r2, r0
 800c88e:	460b      	mov	r3, r1
 800c890:	4640      	mov	r0, r8
 800c892:	4649      	mov	r1, r9
 800c894:	f7f3 fcfa 	bl	800028c <__adddf3>
 800c898:	4604      	mov	r4, r0
 800c89a:	460d      	mov	r5, r1
 800c89c:	4602      	mov	r2, r0
 800c89e:	460b      	mov	r3, r1
 800c8a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8a4:	f7f3 fcf2 	bl	800028c <__adddf3>
 800c8a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8ac:	4680      	mov	r8, r0
 800c8ae:	4689      	mov	r9, r1
 800c8b0:	f7f3 fcea 	bl	8000288 <__aeabi_dsub>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	f7f3 fce4 	bl	8000288 <__aeabi_dsub>
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	4606      	mov	r6, r0
 800c8c4:	460f      	mov	r7, r1
 800c8c6:	464b      	mov	r3, r9
 800c8c8:	4640      	mov	r0, r8
 800c8ca:	4649      	mov	r1, r9
 800c8cc:	f7f3 fe94 	bl	80005f8 <__aeabi_dmul>
 800c8d0:	a34d      	add	r3, pc, #308	@ (adr r3, 800ca08 <__ieee754_pow+0xa48>)
 800c8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	460d      	mov	r5, r1
 800c8da:	f7f3 fe8d 	bl	80005f8 <__aeabi_dmul>
 800c8de:	a34c      	add	r3, pc, #304	@ (adr r3, 800ca10 <__ieee754_pow+0xa50>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	f7f3 fcd0 	bl	8000288 <__aeabi_dsub>
 800c8e8:	4622      	mov	r2, r4
 800c8ea:	462b      	mov	r3, r5
 800c8ec:	f7f3 fe84 	bl	80005f8 <__aeabi_dmul>
 800c8f0:	a349      	add	r3, pc, #292	@ (adr r3, 800ca18 <__ieee754_pow+0xa58>)
 800c8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f6:	f7f3 fcc9 	bl	800028c <__adddf3>
 800c8fa:	4622      	mov	r2, r4
 800c8fc:	462b      	mov	r3, r5
 800c8fe:	f7f3 fe7b 	bl	80005f8 <__aeabi_dmul>
 800c902:	a347      	add	r3, pc, #284	@ (adr r3, 800ca20 <__ieee754_pow+0xa60>)
 800c904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c908:	f7f3 fcbe 	bl	8000288 <__aeabi_dsub>
 800c90c:	4622      	mov	r2, r4
 800c90e:	462b      	mov	r3, r5
 800c910:	f7f3 fe72 	bl	80005f8 <__aeabi_dmul>
 800c914:	a344      	add	r3, pc, #272	@ (adr r3, 800ca28 <__ieee754_pow+0xa68>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7f3 fcb7 	bl	800028c <__adddf3>
 800c91e:	4622      	mov	r2, r4
 800c920:	462b      	mov	r3, r5
 800c922:	f7f3 fe69 	bl	80005f8 <__aeabi_dmul>
 800c926:	4602      	mov	r2, r0
 800c928:	460b      	mov	r3, r1
 800c92a:	4640      	mov	r0, r8
 800c92c:	4649      	mov	r1, r9
 800c92e:	f7f3 fcab 	bl	8000288 <__aeabi_dsub>
 800c932:	4604      	mov	r4, r0
 800c934:	460d      	mov	r5, r1
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	4640      	mov	r0, r8
 800c93c:	4649      	mov	r1, r9
 800c93e:	f7f3 fe5b 	bl	80005f8 <__aeabi_dmul>
 800c942:	2200      	movs	r2, #0
 800c944:	e9cd 0100 	strd	r0, r1, [sp]
 800c948:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c94c:	4620      	mov	r0, r4
 800c94e:	4629      	mov	r1, r5
 800c950:	f7f3 fc9a 	bl	8000288 <__aeabi_dsub>
 800c954:	4602      	mov	r2, r0
 800c956:	460b      	mov	r3, r1
 800c958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c95c:	f7f3 ff76 	bl	800084c <__aeabi_ddiv>
 800c960:	4632      	mov	r2, r6
 800c962:	4604      	mov	r4, r0
 800c964:	460d      	mov	r5, r1
 800c966:	463b      	mov	r3, r7
 800c968:	4640      	mov	r0, r8
 800c96a:	4649      	mov	r1, r9
 800c96c:	f7f3 fe44 	bl	80005f8 <__aeabi_dmul>
 800c970:	4632      	mov	r2, r6
 800c972:	463b      	mov	r3, r7
 800c974:	f7f3 fc8a 	bl	800028c <__adddf3>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	4620      	mov	r0, r4
 800c97e:	4629      	mov	r1, r5
 800c980:	f7f3 fc82 	bl	8000288 <__aeabi_dsub>
 800c984:	4642      	mov	r2, r8
 800c986:	464b      	mov	r3, r9
 800c988:	f7f3 fc7e 	bl	8000288 <__aeabi_dsub>
 800c98c:	460b      	mov	r3, r1
 800c98e:	4602      	mov	r2, r0
 800c990:	492d      	ldr	r1, [pc, #180]	@ (800ca48 <__ieee754_pow+0xa88>)
 800c992:	2000      	movs	r0, #0
 800c994:	f7f3 fc78 	bl	8000288 <__aeabi_dsub>
 800c998:	ec41 0b10 	vmov	d0, r0, r1
 800c99c:	ee10 3a90 	vmov	r3, s1
 800c9a0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c9a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c9a8:	da0b      	bge.n	800c9c2 <__ieee754_pow+0xa02>
 800c9aa:	4650      	mov	r0, sl
 800c9ac:	f000 f8d4 	bl	800cb58 <scalbn>
 800c9b0:	ec51 0b10 	vmov	r0, r1, d0
 800c9b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9b8:	f7ff bb6d 	b.w	800c096 <__ieee754_pow+0xd6>
 800c9bc:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c9c0:	e73a      	b.n	800c838 <__ieee754_pow+0x878>
 800c9c2:	ec51 0b10 	vmov	r0, r1, d0
 800c9c6:	4619      	mov	r1, r3
 800c9c8:	e7f4      	b.n	800c9b4 <__ieee754_pow+0x9f4>
 800c9ca:	491f      	ldr	r1, [pc, #124]	@ (800ca48 <__ieee754_pow+0xa88>)
 800c9cc:	2000      	movs	r0, #0
 800c9ce:	f7ff bb14 	b.w	800bffa <__ieee754_pow+0x3a>
 800c9d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9d6:	f7ff bb10 	b.w	800bffa <__ieee754_pow+0x3a>
 800c9da:	4630      	mov	r0, r6
 800c9dc:	4639      	mov	r1, r7
 800c9de:	f7ff bb0c 	b.w	800bffa <__ieee754_pow+0x3a>
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	f7ff bb69 	b.w	800c0ba <__ieee754_pow+0xfa>
 800c9e8:	2400      	movs	r4, #0
 800c9ea:	f7ff bb4b 	b.w	800c084 <__ieee754_pow+0xc4>
 800c9ee:	bf00      	nop
 800c9f0:	00000000 	.word	0x00000000
 800c9f4:	3fe62e43 	.word	0x3fe62e43
 800c9f8:	fefa39ef 	.word	0xfefa39ef
 800c9fc:	3fe62e42 	.word	0x3fe62e42
 800ca00:	0ca86c39 	.word	0x0ca86c39
 800ca04:	be205c61 	.word	0xbe205c61
 800ca08:	72bea4d0 	.word	0x72bea4d0
 800ca0c:	3e663769 	.word	0x3e663769
 800ca10:	c5d26bf1 	.word	0xc5d26bf1
 800ca14:	3ebbbd41 	.word	0x3ebbbd41
 800ca18:	af25de2c 	.word	0xaf25de2c
 800ca1c:	3f11566a 	.word	0x3f11566a
 800ca20:	16bebd93 	.word	0x16bebd93
 800ca24:	3f66c16c 	.word	0x3f66c16c
 800ca28:	5555553e 	.word	0x5555553e
 800ca2c:	3fc55555 	.word	0x3fc55555
 800ca30:	40900000 	.word	0x40900000
 800ca34:	4090cbff 	.word	0x4090cbff
 800ca38:	3f6f3400 	.word	0x3f6f3400
 800ca3c:	4090cc00 	.word	0x4090cc00
 800ca40:	3fe00000 	.word	0x3fe00000
 800ca44:	fff00000 	.word	0xfff00000
 800ca48:	3ff00000 	.word	0x3ff00000
 800ca4c:	652b82fe 	.word	0x652b82fe
 800ca50:	3c971547 	.word	0x3c971547

0800ca54 <__ieee754_fmodf>:
 800ca54:	b570      	push	{r4, r5, r6, lr}
 800ca56:	ee10 6a90 	vmov	r6, s1
 800ca5a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ca5e:	1e5a      	subs	r2, r3, #1
 800ca60:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ca64:	d206      	bcs.n	800ca74 <__ieee754_fmodf+0x20>
 800ca66:	ee10 4a10 	vmov	r4, s0
 800ca6a:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800ca6e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ca72:	d304      	bcc.n	800ca7e <__ieee754_fmodf+0x2a>
 800ca74:	ee60 0a20 	vmul.f32	s1, s0, s1
 800ca78:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800ca7c:	bd70      	pop	{r4, r5, r6, pc}
 800ca7e:	4299      	cmp	r1, r3
 800ca80:	dbfc      	blt.n	800ca7c <__ieee754_fmodf+0x28>
 800ca82:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800ca86:	d105      	bne.n	800ca94 <__ieee754_fmodf+0x40>
 800ca88:	4b32      	ldr	r3, [pc, #200]	@ (800cb54 <__ieee754_fmodf+0x100>)
 800ca8a:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800ca8e:	ed93 0a00 	vldr	s0, [r3]
 800ca92:	e7f3      	b.n	800ca7c <__ieee754_fmodf+0x28>
 800ca94:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800ca98:	d146      	bne.n	800cb28 <__ieee754_fmodf+0xd4>
 800ca9a:	020a      	lsls	r2, r1, #8
 800ca9c:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800caa0:	2a00      	cmp	r2, #0
 800caa2:	dc3e      	bgt.n	800cb22 <__ieee754_fmodf+0xce>
 800caa4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800caa8:	bf01      	itttt	eq
 800caaa:	021a      	lsleq	r2, r3, #8
 800caac:	fab2 f282 	clzeq	r2, r2
 800cab0:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800cab4:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800cab8:	bf16      	itet	ne
 800caba:	15da      	asrne	r2, r3, #23
 800cabc:	3282      	addeq	r2, #130	@ 0x82
 800cabe:	3a7f      	subne	r2, #127	@ 0x7f
 800cac0:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800cac4:	bfbb      	ittet	lt
 800cac6:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800caca:	1a24      	sublt	r4, r4, r0
 800cacc:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800cad0:	40a1      	lsllt	r1, r4
 800cad2:	bfa8      	it	ge
 800cad4:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800cad8:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800cadc:	bfb5      	itete	lt
 800cade:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800cae2:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800cae6:	1aa4      	sublt	r4, r4, r2
 800cae8:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800caec:	bfb8      	it	lt
 800caee:	fa03 f404 	lsllt.w	r4, r3, r4
 800caf2:	1a80      	subs	r0, r0, r2
 800caf4:	1b0b      	subs	r3, r1, r4
 800caf6:	b9d0      	cbnz	r0, 800cb2e <__ieee754_fmodf+0xda>
 800caf8:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800cafc:	bf28      	it	cs
 800cafe:	460b      	movcs	r3, r1
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d0c1      	beq.n	800ca88 <__ieee754_fmodf+0x34>
 800cb04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cb08:	db19      	blt.n	800cb3e <__ieee754_fmodf+0xea>
 800cb0a:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800cb0e:	db19      	blt.n	800cb44 <__ieee754_fmodf+0xf0>
 800cb10:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800cb14:	327f      	adds	r2, #127	@ 0x7f
 800cb16:	432b      	orrs	r3, r5
 800cb18:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800cb1c:	ee00 3a10 	vmov	s0, r3
 800cb20:	e7ac      	b.n	800ca7c <__ieee754_fmodf+0x28>
 800cb22:	3801      	subs	r0, #1
 800cb24:	0052      	lsls	r2, r2, #1
 800cb26:	e7bb      	b.n	800caa0 <__ieee754_fmodf+0x4c>
 800cb28:	15c8      	asrs	r0, r1, #23
 800cb2a:	387f      	subs	r0, #127	@ 0x7f
 800cb2c:	e7ba      	b.n	800caa4 <__ieee754_fmodf+0x50>
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	da02      	bge.n	800cb38 <__ieee754_fmodf+0xe4>
 800cb32:	0049      	lsls	r1, r1, #1
 800cb34:	3801      	subs	r0, #1
 800cb36:	e7dd      	b.n	800caf4 <__ieee754_fmodf+0xa0>
 800cb38:	d0a6      	beq.n	800ca88 <__ieee754_fmodf+0x34>
 800cb3a:	0059      	lsls	r1, r3, #1
 800cb3c:	e7fa      	b.n	800cb34 <__ieee754_fmodf+0xe0>
 800cb3e:	005b      	lsls	r3, r3, #1
 800cb40:	3a01      	subs	r2, #1
 800cb42:	e7df      	b.n	800cb04 <__ieee754_fmodf+0xb0>
 800cb44:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800cb48:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800cb4c:	3282      	adds	r2, #130	@ 0x82
 800cb4e:	4113      	asrs	r3, r2
 800cb50:	432b      	orrs	r3, r5
 800cb52:	e7e3      	b.n	800cb1c <__ieee754_fmodf+0xc8>
 800cb54:	0800d9f8 	.word	0x0800d9f8

0800cb58 <scalbn>:
 800cb58:	b570      	push	{r4, r5, r6, lr}
 800cb5a:	ec55 4b10 	vmov	r4, r5, d0
 800cb5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cb62:	4606      	mov	r6, r0
 800cb64:	462b      	mov	r3, r5
 800cb66:	b991      	cbnz	r1, 800cb8e <scalbn+0x36>
 800cb68:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cb6c:	4323      	orrs	r3, r4
 800cb6e:	d03b      	beq.n	800cbe8 <scalbn+0x90>
 800cb70:	4b33      	ldr	r3, [pc, #204]	@ (800cc40 <scalbn+0xe8>)
 800cb72:	4620      	mov	r0, r4
 800cb74:	4629      	mov	r1, r5
 800cb76:	2200      	movs	r2, #0
 800cb78:	f7f3 fd3e 	bl	80005f8 <__aeabi_dmul>
 800cb7c:	4b31      	ldr	r3, [pc, #196]	@ (800cc44 <scalbn+0xec>)
 800cb7e:	429e      	cmp	r6, r3
 800cb80:	4604      	mov	r4, r0
 800cb82:	460d      	mov	r5, r1
 800cb84:	da0f      	bge.n	800cba6 <scalbn+0x4e>
 800cb86:	a326      	add	r3, pc, #152	@ (adr r3, 800cc20 <scalbn+0xc8>)
 800cb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8c:	e01e      	b.n	800cbcc <scalbn+0x74>
 800cb8e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800cb92:	4291      	cmp	r1, r2
 800cb94:	d10b      	bne.n	800cbae <scalbn+0x56>
 800cb96:	4622      	mov	r2, r4
 800cb98:	4620      	mov	r0, r4
 800cb9a:	4629      	mov	r1, r5
 800cb9c:	f7f3 fb76 	bl	800028c <__adddf3>
 800cba0:	4604      	mov	r4, r0
 800cba2:	460d      	mov	r5, r1
 800cba4:	e020      	b.n	800cbe8 <scalbn+0x90>
 800cba6:	460b      	mov	r3, r1
 800cba8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cbac:	3936      	subs	r1, #54	@ 0x36
 800cbae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800cbb2:	4296      	cmp	r6, r2
 800cbb4:	dd0d      	ble.n	800cbd2 <scalbn+0x7a>
 800cbb6:	2d00      	cmp	r5, #0
 800cbb8:	a11b      	add	r1, pc, #108	@ (adr r1, 800cc28 <scalbn+0xd0>)
 800cbba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbbe:	da02      	bge.n	800cbc6 <scalbn+0x6e>
 800cbc0:	a11b      	add	r1, pc, #108	@ (adr r1, 800cc30 <scalbn+0xd8>)
 800cbc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbc6:	a318      	add	r3, pc, #96	@ (adr r3, 800cc28 <scalbn+0xd0>)
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	f7f3 fd14 	bl	80005f8 <__aeabi_dmul>
 800cbd0:	e7e6      	b.n	800cba0 <scalbn+0x48>
 800cbd2:	1872      	adds	r2, r6, r1
 800cbd4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800cbd8:	428a      	cmp	r2, r1
 800cbda:	dcec      	bgt.n	800cbb6 <scalbn+0x5e>
 800cbdc:	2a00      	cmp	r2, #0
 800cbde:	dd06      	ble.n	800cbee <scalbn+0x96>
 800cbe0:	f36f 531e 	bfc	r3, #20, #11
 800cbe4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbe8:	ec45 4b10 	vmov	d0, r4, r5
 800cbec:	bd70      	pop	{r4, r5, r6, pc}
 800cbee:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800cbf2:	da08      	bge.n	800cc06 <scalbn+0xae>
 800cbf4:	2d00      	cmp	r5, #0
 800cbf6:	a10a      	add	r1, pc, #40	@ (adr r1, 800cc20 <scalbn+0xc8>)
 800cbf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbfc:	dac3      	bge.n	800cb86 <scalbn+0x2e>
 800cbfe:	a10e      	add	r1, pc, #56	@ (adr r1, 800cc38 <scalbn+0xe0>)
 800cc00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc04:	e7bf      	b.n	800cb86 <scalbn+0x2e>
 800cc06:	3236      	adds	r2, #54	@ 0x36
 800cc08:	f36f 531e 	bfc	r3, #20, #11
 800cc0c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc10:	4620      	mov	r0, r4
 800cc12:	4b0d      	ldr	r3, [pc, #52]	@ (800cc48 <scalbn+0xf0>)
 800cc14:	4629      	mov	r1, r5
 800cc16:	2200      	movs	r2, #0
 800cc18:	e7d8      	b.n	800cbcc <scalbn+0x74>
 800cc1a:	bf00      	nop
 800cc1c:	f3af 8000 	nop.w
 800cc20:	c2f8f359 	.word	0xc2f8f359
 800cc24:	01a56e1f 	.word	0x01a56e1f
 800cc28:	8800759c 	.word	0x8800759c
 800cc2c:	7e37e43c 	.word	0x7e37e43c
 800cc30:	8800759c 	.word	0x8800759c
 800cc34:	fe37e43c 	.word	0xfe37e43c
 800cc38:	c2f8f359 	.word	0xc2f8f359
 800cc3c:	81a56e1f 	.word	0x81a56e1f
 800cc40:	43500000 	.word	0x43500000
 800cc44:	ffff3cb0 	.word	0xffff3cb0
 800cc48:	3c900000 	.word	0x3c900000

0800cc4c <with_errno>:
 800cc4c:	b510      	push	{r4, lr}
 800cc4e:	ed2d 8b02 	vpush	{d8}
 800cc52:	eeb0 8a40 	vmov.f32	s16, s0
 800cc56:	eef0 8a60 	vmov.f32	s17, s1
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	f7fc fe30 	bl	80098c0 <__errno>
 800cc60:	eeb0 0a48 	vmov.f32	s0, s16
 800cc64:	eef0 0a68 	vmov.f32	s1, s17
 800cc68:	ecbd 8b02 	vpop	{d8}
 800cc6c:	6004      	str	r4, [r0, #0]
 800cc6e:	bd10      	pop	{r4, pc}

0800cc70 <xflow>:
 800cc70:	4603      	mov	r3, r0
 800cc72:	b507      	push	{r0, r1, r2, lr}
 800cc74:	ec51 0b10 	vmov	r0, r1, d0
 800cc78:	b183      	cbz	r3, 800cc9c <xflow+0x2c>
 800cc7a:	4602      	mov	r2, r0
 800cc7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc80:	e9cd 2300 	strd	r2, r3, [sp]
 800cc84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc88:	f7f3 fcb6 	bl	80005f8 <__aeabi_dmul>
 800cc8c:	ec41 0b10 	vmov	d0, r0, r1
 800cc90:	2022      	movs	r0, #34	@ 0x22
 800cc92:	b003      	add	sp, #12
 800cc94:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc98:	f7ff bfd8 	b.w	800cc4c <with_errno>
 800cc9c:	4602      	mov	r2, r0
 800cc9e:	460b      	mov	r3, r1
 800cca0:	e7ee      	b.n	800cc80 <xflow+0x10>
 800cca2:	0000      	movs	r0, r0
 800cca4:	0000      	movs	r0, r0
	...

0800cca8 <__math_uflow>:
 800cca8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ccb0 <__math_uflow+0x8>
 800ccac:	f7ff bfe0 	b.w	800cc70 <xflow>
 800ccb0:	00000000 	.word	0x00000000
 800ccb4:	10000000 	.word	0x10000000

0800ccb8 <__math_oflow>:
 800ccb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ccc0 <__math_oflow+0x8>
 800ccbc:	f7ff bfd8 	b.w	800cc70 <xflow>
 800ccc0:	00000000 	.word	0x00000000
 800ccc4:	70000000 	.word	0x70000000

0800ccc8 <_init>:
 800ccc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccca:	bf00      	nop
 800cccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccce:	bc08      	pop	{r3}
 800ccd0:	469e      	mov	lr, r3
 800ccd2:	4770      	bx	lr

0800ccd4 <_fini>:
 800ccd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccd6:	bf00      	nop
 800ccd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccda:	bc08      	pop	{r3}
 800ccdc:	469e      	mov	lr, r3
 800ccde:	4770      	bx	lr
