-- generated by newgenasym Fri Apr 24 10:40:16 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xo14n_ybgtg is
    port (    
	GND:       INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	TRIS:      INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end xo14n_ybgtg;
