Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 12 17:18:01 2015
| Host         : crystal.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 156 register/latch pins with no clock driven by root clock pin: avgc/clkCount_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter3KHz_reg[14]/C (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: counter3MHz_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endXBank/Q_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/endYBank/Q_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/majorCounter/Q_reg[9]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rast/rasterControl/current_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rast/rasterControl/current_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startXBank/Q_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rast/startYBank/Q_reg[9]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vfsm/clk_25_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vfsm/clk_50_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.411    -1853.951                    577                 3991        0.116        0.000                      0                 3991        4.500        0.000                       0                  1766  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.411    -1853.951                    577                 3990        0.116        0.000                      0                 3990        4.500        0.000                       0                  1766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.571        0.000                      0                    1        2.346        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          577  Failing Endpoints,  Worst Slack       -7.411ns,  Total Violation    -1853.951ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.411ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.017ns  (logic 7.705ns (45.279%)  route 9.312ns (54.721%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           1.034    21.990    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X2Y13         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.621    14.806    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.252    15.058    
                         clock uncertainty           -0.035    15.023    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.580    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -21.990    
  -------------------------------------------------------------------
                         slack                                 -7.411    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 7.705ns (45.273%)  route 9.314ns (54.727%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           1.036    21.993    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ENA
    RAMB36_X3Y12         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.635    14.820    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.594    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -21.993    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.364ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.799ns  (logic 7.783ns (46.329%)  route 9.016ns (53.671%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.807 r  fbt/dp/bramDualPort_i_i_2/O[3]
                         net (fo=110, routed)         1.378    18.185    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[17]
    SLICE_X72Y86         LUT6 (Prop_lut6_I0_O)        0.306    18.491 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_50__2/O
                         net (fo=1, routed)           0.279    18.770    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_50__2_n_0
    SLICE_X72Y86         LUT5 (Prop_lut5_I3_O)        0.124    18.894 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_20__2/O
                         net (fo=1, routed)           0.573    19.467    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_20__2_n_0
    SLICE_X73Y88         LUT4 (Prop_lut4_I1_O)        0.124    19.591 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5__2/O
                         net (fo=1, routed)           0.994    20.585    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5__2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I2_O)        0.124    20.709 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.064    21.773    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ENA
    RAMB36_X1Y21         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.529    14.714    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.173    14.887    
                         clock uncertainty           -0.035    14.852    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.409    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -21.773    
  -------------------------------------------------------------------
                         slack                                 -7.364    

Slack (VIOLATED) :        -7.349ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 7.783ns (46.365%)  route 9.003ns (53.635%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.807 r  fbt/dp/bramDualPort_i_i_2/O[3]
                         net (fo=110, routed)         1.378    18.185    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[17]
    SLICE_X72Y86         LUT6 (Prop_lut6_I0_O)        0.306    18.491 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_50__2/O
                         net (fo=1, routed)           0.279    18.770    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_50__2_n_0
    SLICE_X72Y86         LUT5 (Prop_lut5_I3_O)        0.124    18.894 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_20__2/O
                         net (fo=1, routed)           0.573    19.467    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_20__2_n_0
    SLICE_X73Y88         LUT4 (Prop_lut4_I1_O)        0.124    19.591 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5__2/O
                         net (fo=1, routed)           0.994    20.585    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5__2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I2_O)        0.124    20.709 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.051    21.760    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ENA
    RAMB36_X1Y20         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.531    14.716    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.889    
                         clock uncertainty           -0.035    14.854    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.411    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -21.760    
  -------------------------------------------------------------------
                         slack                                 -7.349    

Slack (VIOLATED) :        -7.343ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 7.705ns (45.408%)  route 9.264ns (54.592%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           0.986    21.942    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X3Y19         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.641    14.826    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.252    15.078    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.600    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -7.343    

Slack (VIOLATED) :        -7.280ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.905ns  (logic 7.705ns (45.578%)  route 9.200ns (54.422%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           0.923    21.879    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X3Y18         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.640    14.825    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.252    15.077    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.599    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                 -7.280    

Slack (VIOLATED) :        -7.223ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.837ns  (logic 7.705ns (45.763%)  route 9.132ns (54.237%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           0.854    21.811    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ENA
    RAMB36_X3Y13         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.629    14.814    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.252    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.588    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 -7.223    

Slack (VIOLATED) :        -7.198ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 7.705ns (45.869%)  route 9.093ns (54.131%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.733 r  fbt/dp/bramDualPort_i_i_2/O[2]
                         net (fo=150, routed)         1.702    18.435    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[16]
    SLICE_X79Y83         LUT6 (Prop_lut6_I1_O)        0.302    18.737 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0/O
                         net (fo=1, routed)           0.433    19.170    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_62__0_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.124    19.294 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0/O
                         net (fo=1, routed)           0.444    19.738    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_30__0_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.862 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0/O
                         net (fo=1, routed)           0.970    20.832    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_8__0_n_0
    SLICE_X78Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.956 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=6, routed)           0.815    21.772    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X2Y14         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615    14.800    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.252    15.052    
                         clock uncertainty           -0.035    15.017    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.574    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -21.772    
  -------------------------------------------------------------------
                         slack                                 -7.198    

Slack (VIOLATED) :        -7.177ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.705ns  (logic 7.913ns (47.368%)  route 8.792ns (52.632%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 14.728 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.716 f  fbt/dp/bramDualPort_i_i_2/O[0]
                         net (fo=139, routed)         1.286    18.002    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X68Y80         LUT3 (Prop_lut3_I2_O)        0.325    18.327 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_53__2/O
                         net (fo=1, routed)           0.583    18.910    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_53__2_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I4_O)        0.326    19.236 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_21/O
                         net (fo=1, routed)           0.394    19.630    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_21_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I2_O)        0.124    19.754 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5/O
                         net (fo=1, routed)           0.633    20.388    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=6, routed)           1.167    21.679    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.543    14.728    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.252    14.980    
                         clock uncertainty           -0.035    14.945    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.502    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -21.679    
  -------------------------------------------------------------------
                         slack                                 -7.177    

Slack (VIOLATED) :        -7.168ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.699ns  (logic 7.913ns (47.387%)  route 8.786ns (52.613%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 14.731 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.615     4.974    rast/startXBank/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  rast/startXBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.419     5.393 f  rast/startXBank/Q_reg[1]/Q
                         net (fo=5, routed)           0.416     5.809    rast/startXBank/Q[1]
    SLICE_X67Y76         LUT1 (Prop_lut1_I0_O)        0.299     6.108 r  rast/startXBank/Q[7]_i_47/O
                         net (fo=1, routed)           0.000     6.108    rast/startXBank/Q[7]_i_47_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.640 r  rast/startXBank/Q_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.640    rast/startXBank/Q_reg[7]_i_37_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rast/startXBank/Q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.754    rast/startXBank/Q_reg[11]_i_43_n_0
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  rast/startXBank/Q_reg[11]_i_42/O[1]
                         net (fo=1, routed)           0.446     7.533    rast/xSub/subtraction/p_1_out[9]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.303     7.836 r  rast/xSub/subtraction/Q[11]_i_36/O
                         net (fo=1, routed)           0.000     7.836    rast/xSub/subtraction/Q[11]_i_36_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.234 r  rast/xSub/subtraction/Q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.234    rast/xSub/subtraction/Q_reg[11]_i_28_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.456 r  rast/xSub/subtraction/Q_reg[11]_i_29/O[0]
                         net (fo=12, routed)          0.770     9.226    p_0_in_2
    SLICE_X69Y76         LUT2 (Prop_lut2_I1_O)        0.293     9.519 r  Q[3]_i_23/O
                         net (fo=1, routed)           0.000     9.519    Q[3]_i_23_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    10.091 r  xSub/magnitude/Q_reg[3]_i_13/O[3]
                         net (fo=10, routed)          1.120    11.211    I0[3]
    SLICE_X71Y78         LUT6 (Prop_lut6_I4_O)        0.306    11.517 r  bramDualPort_i_i_114/O
                         net (fo=1, routed)           0.000    11.517    bramDualPort_i_i_114_n_0
    SLICE_X71Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.067 r  bramDualPort_i_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.067    bramDualPort_i_i_101_n_0
    SLICE_X71Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.338 r  bramDualPort_i_i_69/CO[0]
                         net (fo=14, routed)          0.795    13.132    rast/endXBank/Q_reg[11]_1[0]
    SLICE_X72Y79         LUT6 (Prop_lut6_I3_O)        0.373    13.505 r  rast/endXBank/bramDualPort_i_i_39/O
                         net (fo=1, routed)           0.479    13.985    rast/endXBank/leftX[1]
    SLICE_X74Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.505 r  rast/endXBank/bramDualPort_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.505    rast/endXBank/bramDualPort_i_i_6_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.820 r  rast/endXBank/bramDualPort_i_i_5/O[3]
                         net (fo=3, routed)           0.703    15.523    fbt/dp/pixelX[7]
    SLICE_X69Y81         LUT2 (Prop_lut2_I0_O)        0.307    15.830 r  fbt/dp/bramDualPort_i_i_27/O
                         net (fo=1, routed)           0.000    15.830    fbt/dp/bramDualPort_i_i_27_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.380 r  fbt/dp/bramDualPort_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.380    fbt/dp/bramDualPort_i_i_4_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.494 r  fbt/dp/bramDualPort_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.494    fbt/dp/bramDualPort_i_i_3_n_0
    SLICE_X69Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.716 f  fbt/dp/bramDualPort_i_i_2/O[0]
                         net (fo=139, routed)         1.286    18.002    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[14]
    SLICE_X68Y80         LUT3 (Prop_lut3_I2_O)        0.325    18.327 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_53__2/O
                         net (fo=1, routed)           0.583    18.910    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_53__2_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I4_O)        0.326    19.236 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_21/O
                         net (fo=1, routed)           0.394    19.630    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_21_n_0
    SLICE_X65Y80         LUT4 (Prop_lut4_I2_O)        0.124    19.754 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5/O
                         net (fo=1, routed)           0.633    20.388    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_5_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.512 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=6, routed)           1.161    21.672    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENA
    RAMB36_X1Y11         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.546    14.731    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.252    14.983    
                         clock uncertainty           -0.035    14.948    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.505    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -21.672    
  -------------------------------------------------------------------
                         slack                                 -7.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rast/colorBank/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.803%)  route 0.349ns (71.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.558     1.391    rast/colorBank/clk_IBUF_BUFG
    SLICE_X67Y71         FDRE                                         r  rast/colorBank/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.532 r  rast/colorBank/Q_reg[2]/Q
                         net (fo=11, routed)          0.349     1.881    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y15         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.869     1.938    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.469     1.469    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.765    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rast/colorBank/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.558     1.391    rast/colorBank/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  rast/colorBank/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  rast/colorBank/Q_reg[1]/Q
                         net (fo=11, routed)          0.318     1.873    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y17         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.879     1.948    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.458    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.754    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 counter3KHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter3KHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.635     1.469    clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  counter3KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter3KHz_reg[3]/Q
                         net (fo=1, routed)           0.108     1.718    counter3KHz_reg_n_0_[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.878 r  counter3KHz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.879    counter3KHz_reg[0]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.933 r  counter3KHz_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    counter3KHz_reg[4]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  counter3KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.841     1.910    clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  counter3KHz_reg[4]/C
                         clock pessimism             -0.240     1.669    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.774    counter3KHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter3KHz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter3KHz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.635     1.469    clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  counter3KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter3KHz_reg[3]/Q
                         net (fo=1, routed)           0.108     1.718    counter3KHz_reg_n_0_[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.878 r  counter3KHz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.879    counter3KHz_reg[0]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.944 r  counter3KHz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    counter3KHz_reg[4]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  counter3KHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.841     1.910    clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  counter3KHz_reg[6]/C
                         clock pessimism             -0.240     1.669    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.774    counter3KHz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.595     1.428    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118     1.687    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X73Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.867     1.936    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.494     1.441    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.070     1.511    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lrq/numFilled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrq/numFilled_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.561     1.394    lrq/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  lrq/numFilled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  lrq/numFilled_reg[0]/Q
                         net (fo=8, routed)           0.132     1.668    lrq/numFilled_reg[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I1_O)        0.048     1.716 r  lrq/numFilled[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.716    lrq/numFilled[3]_i_1__0_n_0
    SLICE_X60Y83         FDRE                                         r  lrq/numFilled_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.830     1.899    lrq/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  lrq/numFilled_reg[3]/C
                         clock pessimism             -0.491     1.407    
    SLICE_X60Y83         FDRE (Hold_fdre_C_D)         0.131     1.538    lrq/numFilled_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.595     1.428    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119     1.688    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X73Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.867     1.936    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y94         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.494     1.441    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.066     1.507    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 memQ/numFilled_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memQ/numFilled_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.568     1.401    memQ/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  memQ/numFilled_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  memQ/numFilled_reg[3]/Q
                         net (fo=6, routed)           0.103     1.645    memQ/numFilled_reg__0[3]
    SLICE_X32Y62         LUT4 (Prop_lut4_I1_O)        0.045     1.690 r  memQ/numFilled[5]_i_2/O
                         net (fo=1, routed)           0.000     1.690    memQ/numFilled[5]_i_2_n_0
    SLICE_X32Y62         FDRE                                         r  memQ/numFilled_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.838     1.907    memQ/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  memQ/numFilled_reg[5]/C
                         clock pessimism             -0.492     1.414    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.092     1.506    memQ/numFilled_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lrq/numFilled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrq/numFilled_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.561     1.394    lrq/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  lrq/numFilled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  lrq/numFilled_reg[0]/Q
                         net (fo=8, routed)           0.132     1.668    lrq/numFilled_reg[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.713 r  lrq/numFilled[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    lrq/numFilled[2]_i_1__0_n_0
    SLICE_X60Y83         FDRE                                         r  lrq/numFilled_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.830     1.899    lrq/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  lrq/numFilled_reg[2]/C
                         clock pessimism             -0.491     1.407    
    SLICE_X60Y83         FDRE (Hold_fdre_C_D)         0.120     1.527    lrq/numFilled_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.594     1.427    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y90         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116     1.684    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X73Y90         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.866     1.935    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y90         FDRE                                         r  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.507     1.427    
    SLICE_X73Y90         FDRE (Hold_fdre_C_D)         0.070     1.497    fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  vecRam/vector_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  vecRam/vector_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58  avgc/clkCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58  avgc/clkCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58  avgc/clkCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58  avgc/clkCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y56  avgc/rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y56  avgc/vggoCap_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y94  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y94  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y94  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y79  fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/fbt/dp/bramDualPort_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y80  lrq/genblk1[0].l1/QEndX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y80  lrq/genblk1[0].l1/QEndX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  lrq/genblk1[0].l1/QEndY_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71  lrq/genblk1[0].l1/QEndY_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y70  lrq/genblk1[0].l1/QEndY_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 syncRstRegB/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfsm/clk_50_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 0.642ns (10.849%)  route 5.276ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.636     4.995    syncRstRegB/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  syncRstRegB/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     5.513 r  syncRstRegB/Q_reg[0]/Q
                         net (fo=129, routed)         0.703     6.216    syncRstRegB/Q_reg[7]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.340 f  syncRstRegB/lastWrite_i_1__0/O
                         net (fo=1053, routed)        4.573    10.912    vfsm/SR[0]
    SLICE_X64Y93         FDPE                                         f  vfsm/clk_50_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        1.512    14.698    vfsm/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  vfsm/clk_50_reg/C
                         clock pessimism              0.180    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X64Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    14.483    vfsm/clk_50_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  3.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (arrival time - required time)
  Source:                 syncRstRegB/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfsm/clk_50_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.209ns (8.298%)  route 2.310ns (91.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.567     1.400    syncRstRegB/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  syncRstRegB/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.164     1.564 r  syncRstRegB/Q_reg[0]/Q
                         net (fo=129, routed)         0.283     1.847    syncRstRegB/Q_reg[7]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.892 f  syncRstRegB/lastWrite_i_1__0/O
                         net (fo=1053, routed)        2.027     3.919    vfsm/SR[0]
    SLICE_X64Y93         FDPE                                         f  vfsm/clk_50_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1765, routed)        0.840     1.909    vfsm/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  vfsm/clk_50_reg/C
                         clock pessimism             -0.240     1.668    
    SLICE_X64Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.573    vfsm/clk_50_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  2.346    





