Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 25 00:34:34 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file logicagenerale_timing_summary_routed.rpt -pb logicagenerale_timing_summary_routed.pb -rpx logicagenerale_timing_summary_routed.rpx -warn_on_violation
| Design       : logicagenerale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 392 register/latch pins with no clock driven by root clock pin: ck (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVIMENTO/FSM_onehot_ckpresent_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVIMENTO/FSM_onehot_ckpresent_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA/present_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA/present_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1047 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.636        0.000                      0                   72        0.201        0.000                      0                   72        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
VGA/vgaclock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/vgaclock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            35.636        0.000                      0                   72        0.201        0.000                      0                   72       19.500        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/vgaclock/inst/clk_in1
  To Clock:  VGA/vgaclock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/vgaclock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/vgaclock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.636ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.290ns (29.825%)  route 3.035ns (70.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[1]/Q
                         net (fo=6, routed)           1.237     3.405    VGA/vgacmd/hcount_reg_n_0_[1]
    SLICE_X3Y108         LUT4 (Prop_lut4_I1_O)        0.152     3.557 f  VGA/vgacmd/hcount[7]_i_2/O
                         net (fo=2, routed)           0.854     4.411    VGA/vgacmd/hcount[7]_i_2_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I1_O)        0.354     4.765 r  VGA/vgacmd/hcount[9]_i_2/O
                         net (fo=2, routed)           0.945     5.709    VGA/vgacmd/hcount[9]_i_2_n_0
    SLICE_X2Y108         LUT3 (Prop_lut3_I0_O)        0.328     6.037 r  VGA/vgacmd/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     6.037    VGA/vgacmd/hcount[8]
    SLICE_X2Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.591    41.594    VGA/vgacmd/clk_out1
    SLICE_X2Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[8]/C
                         clock pessimism              0.096    41.690    
                         clock uncertainty           -0.098    41.592    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.081    41.673    VGA/vgacmd/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.673    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 35.636    

Slack (MET) :             35.647ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.316ns (30.245%)  route 3.035ns (69.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[1]/Q
                         net (fo=6, routed)           1.237     3.405    VGA/vgacmd/hcount_reg_n_0_[1]
    SLICE_X3Y108         LUT4 (Prop_lut4_I1_O)        0.152     3.557 f  VGA/vgacmd/hcount[7]_i_2/O
                         net (fo=2, routed)           0.854     4.411    VGA/vgacmd/hcount[7]_i_2_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I1_O)        0.354     4.765 r  VGA/vgacmd/hcount[9]_i_2/O
                         net (fo=2, routed)           0.945     5.709    VGA/vgacmd/hcount[9]_i_2_n_0
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.354     6.063 r  VGA/vgacmd/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     6.063    VGA/vgacmd/hcount[9]
    SLICE_X2Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.591    41.594    VGA/vgacmd/clk_out1
    SLICE_X2Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[9]/C
                         clock pessimism              0.096    41.690    
                         clock uncertainty           -0.098    41.592    
    SLICE_X2Y108         FDCE (Setup_fdce_C_D)        0.118    41.710    VGA/vgacmd/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.710    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                 35.647    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 VGA/vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.130ns (28.860%)  route 2.785ns (71.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.706     1.708    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.478     2.186 f  VGA/vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           1.163     3.349    VGA/vgacmd/vcount_reg__0[7]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.325     3.674 r  VGA/vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.137     4.811    VGA/vgacmd/addressH[9]_i_3_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.327     5.138 r  VGA/vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.485     5.623    VGA/vgacmd/addressH[9]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589    41.592    VGA/vgacmd/clk_out1
    SLICE_X6Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[3]/C
                         clock pessimism              0.077    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    41.402    VGA/vgacmd/addressH_reg[3]
  -------------------------------------------------------------------
                         required time                         41.402    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 VGA/vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.130ns (28.860%)  route 2.785ns (71.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.706     1.708    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.478     2.186 f  VGA/vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           1.163     3.349    VGA/vgacmd/vcount_reg__0[7]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.325     3.674 r  VGA/vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.137     4.811    VGA/vgacmd/addressH[9]_i_3_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.327     5.138 r  VGA/vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.485     5.623    VGA/vgacmd/addressH[9]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589    41.592    VGA/vgacmd/clk_out1
    SLICE_X6Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[4]/C
                         clock pessimism              0.077    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X6Y107         FDCE (Setup_fdce_C_CE)      -0.169    41.402    VGA/vgacmd/addressH_reg[4]
  -------------------------------------------------------------------
                         required time                         41.402    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.061ns (27.843%)  route 2.750ns (72.157%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[0]/Q
                         net (fo=7, routed)           0.837     3.005    VGA/vgacmd/hcount_reg_n_0_[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.154     3.159 f  VGA/vgacmd/hcount[6]_i_2/O
                         net (fo=4, routed)           0.622     3.781    VGA/vgacmd/hcount[6]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.327     4.108 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          0.545     4.653    VGA/vgacmd/vcount
    SLICE_X4Y114         LUT3 (Prop_lut3_I2_O)        0.124     4.777 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.745     5.523    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.588    41.591    VGA/vgacmd/clk_out1
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[1]/C
                         clock pessimism              0.077    41.668    
                         clock uncertainty           -0.098    41.570    
    SLICE_X5Y109         FDCE (Setup_fdce_C_CE)      -0.205    41.365    VGA/vgacmd/addressV_reg[1]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 35.843    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.061ns (27.843%)  route 2.750ns (72.157%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[0]/Q
                         net (fo=7, routed)           0.837     3.005    VGA/vgacmd/hcount_reg_n_0_[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.154     3.159 f  VGA/vgacmd/hcount[6]_i_2/O
                         net (fo=4, routed)           0.622     3.781    VGA/vgacmd/hcount[6]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.327     4.108 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          0.545     4.653    VGA/vgacmd/vcount
    SLICE_X4Y114         LUT3 (Prop_lut3_I2_O)        0.124     4.777 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.745     5.523    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.588    41.591    VGA/vgacmd/clk_out1
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[4]/C
                         clock pessimism              0.077    41.668    
                         clock uncertainty           -0.098    41.570    
    SLICE_X5Y109         FDCE (Setup_fdce_C_CE)      -0.205    41.365    VGA/vgacmd/addressV_reg[4]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 35.843    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.061ns (27.843%)  route 2.750ns (72.157%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[0]/Q
                         net (fo=7, routed)           0.837     3.005    VGA/vgacmd/hcount_reg_n_0_[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.154     3.159 f  VGA/vgacmd/hcount[6]_i_2/O
                         net (fo=4, routed)           0.622     3.781    VGA/vgacmd/hcount[6]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.327     4.108 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          0.545     4.653    VGA/vgacmd/vcount
    SLICE_X4Y114         LUT3 (Prop_lut3_I2_O)        0.124     4.777 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.745     5.523    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.588    41.591    VGA/vgacmd/clk_out1
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[7]/C
                         clock pessimism              0.077    41.668    
                         clock uncertainty           -0.098    41.570    
    SLICE_X5Y109         FDCE (Setup_fdce_C_CE)      -0.205    41.365    VGA/vgacmd/addressV_reg[7]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 35.843    

Slack (MET) :             35.843ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.061ns (27.843%)  route 2.750ns (72.157%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.710     1.712    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.456     2.168 r  VGA/vgacmd/hcount_reg[0]/Q
                         net (fo=7, routed)           0.837     3.005    VGA/vgacmd/hcount_reg_n_0_[0]
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.154     3.159 f  VGA/vgacmd/hcount[6]_i_2/O
                         net (fo=4, routed)           0.622     3.781    VGA/vgacmd/hcount[6]_i_2_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I1_O)        0.327     4.108 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          0.545     4.653    VGA/vgacmd/vcount
    SLICE_X4Y114         LUT3 (Prop_lut3_I2_O)        0.124     4.777 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.745     5.523    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.588    41.591    VGA/vgacmd/clk_out1
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[8]/C
                         clock pessimism              0.077    41.668    
                         clock uncertainty           -0.098    41.570    
    SLICE_X5Y109         FDCE (Setup_fdce_C_CE)      -0.205    41.365    VGA/vgacmd/addressV_reg[8]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 35.843    

Slack (MET) :             35.875ns  (required time - arrival time)
  Source:                 VGA/vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.130ns (29.866%)  route 2.654ns (70.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.706     1.708    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.478     2.186 f  VGA/vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           1.163     3.349    VGA/vgacmd/vcount_reg__0[7]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.325     3.674 r  VGA/vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.137     4.811    VGA/vgacmd/addressH[9]_i_3_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.327     5.138 r  VGA/vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.353     5.492    VGA/vgacmd/addressH[9]_i_1_n_0
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589    41.592    VGA/vgacmd/clk_out1
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[0]/C
                         clock pessimism              0.077    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X5Y107         FDCE (Setup_fdce_C_CE)      -0.205    41.366    VGA/vgacmd/addressH_reg[0]
  -------------------------------------------------------------------
                         required time                         41.366    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                 35.875    

Slack (MET) :             35.875ns  (required time - arrival time)
  Source:                 VGA/vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.130ns (29.866%)  route 2.654ns (70.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.706     1.708    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.478     2.186 f  VGA/vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           1.163     3.349    VGA/vgacmd/vcount_reg__0[7]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.325     3.674 r  VGA/vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.137     4.811    VGA/vgacmd/addressH[9]_i_3_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I0_O)        0.327     5.138 r  VGA/vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.353     5.492    VGA/vgacmd/addressH[9]_i_1_n_0
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.589    41.592    VGA/vgacmd/clk_out1
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[1]/C
                         clock pessimism              0.077    41.669    
                         clock uncertainty           -0.098    41.571    
    SLICE_X5Y107         FDCE (Setup_fdce_C_CE)      -0.205    41.366    VGA/vgacmd/addressH_reg[1]
  -------------------------------------------------------------------
                         required time                         41.366    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                 35.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA/vgacmd/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/sincH_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.141%)  route 0.151ns (44.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.599     0.601    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     0.742 r  VGA/vgacmd/hcount_reg[4]/Q
                         net (fo=7, routed)           0.151     0.893    VGA/vgacmd/hcount_reg_n_0_[4]
    SLICE_X2Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.938 r  VGA/vgacmd/sincH_i_2/O
                         net (fo=1, routed)           0.000     0.938    VGA/vgacmd/sincH_i_2_n_0
    SLICE_X2Y107         FDPE                                         r  VGA/vgacmd/sincH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.871     0.873    VGA/vgacmd/clk_out1
    SLICE_X2Y107         FDPE                                         r  VGA/vgacmd/sincH_reg/C
                         clock pessimism             -0.257     0.617    
    SLICE_X2Y107         FDPE (Hold_fdpe_C_D)         0.120     0.737    VGA/vgacmd/sincH_reg
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598     0.600    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  VGA/vgacmd/addressH_reg[9]/Q
                         net (fo=2, routed)           0.122     0.862    VGA/vgacmd/addressH_reg[9]_0[2]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.045     0.907 r  VGA/vgacmd/addressH[9]_i_2/O
                         net (fo=1, routed)           0.000     0.907    VGA/vgacmd/addressH[9]_i_2_n_0
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.868     0.870    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[9]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.092     0.692    VGA/vgacmd/addressH_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA/vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.596     0.598    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.148     0.746 r  VGA/vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           0.101     0.847    VGA/vgacmd/vcount_reg__0[7]
    SLICE_X2Y114         LUT6 (Prop_lut6_I4_O)        0.098     0.945 r  VGA/vgacmd/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.945    VGA/vgacmd/vcount[8]_i_1_n_0
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.867     0.869    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[8]/C
                         clock pessimism             -0.272     0.598    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.121     0.719    VGA/vgacmd/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressV_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597     0.599    VGA/vgacmd/clk_out1
    SLICE_X5Y110         FDCE                                         r  VGA/vgacmd/addressV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  VGA/vgacmd/addressV_reg[2]/Q
                         net (fo=6, routed)           0.167     0.906    VGA/vgacmd/debug[5]
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  VGA/vgacmd/addressV[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    VGA/vgacmd/p_0_in__1[4]
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.868     0.870    VGA/vgacmd/clk_out1
    SLICE_X5Y109         FDCE                                         r  VGA/vgacmd/addressV_reg[4]/C
                         clock pessimism             -0.255     0.616    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.092     0.708    VGA/vgacmd/addressV_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/vgacmd/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.599     0.601    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     0.742 r  VGA/vgacmd/hcount_reg[1]/Q
                         net (fo=6, routed)           0.168     0.910    VGA/vgacmd/hcount_reg_n_0_[1]
    SLICE_X3Y108         LUT3 (Prop_lut3_I1_O)        0.042     0.952 r  VGA/vgacmd/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.952    VGA/vgacmd/hcount[2]
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.871     0.873    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
                         clock pessimism             -0.273     0.601    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.107     0.708    VGA/vgacmd/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/vgacmd/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.915%)  route 0.165ns (44.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.596     0.598    VGA/vgacmd/clk_out1
    SLICE_X2Y114         FDCE                                         r  VGA/vgacmd/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     0.762 r  VGA/vgacmd/vcount_reg[6]/Q
                         net (fo=8, routed)           0.165     0.926    VGA/vgacmd/vcount_reg__0[6]
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.045     0.971 r  VGA/vgacmd/addressV[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    VGA/vgacmd/p_0_in__1[0]
    SLICE_X4Y114         FDPE                                         r  VGA/vgacmd/addressV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.864     0.866    VGA/vgacmd/clk_out1
    SLICE_X4Y114         FDPE                                         r  VGA/vgacmd/addressV_reg[0]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X4Y114         FDPE (Hold_fdpe_C_D)         0.092     0.725    VGA/vgacmd/addressV_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598     0.600    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.128     0.728 r  VGA/vgacmd/addressH_reg[6]/Q
                         net (fo=5, routed)           0.112     0.840    VGA/vgacmd/D[3]
    SLICE_X5Y108         LUT5 (Prop_lut5_I2_O)        0.099     0.939 r  VGA/vgacmd/addressH[8]_i_1/O
                         net (fo=1, routed)           0.000     0.939    VGA/vgacmd/p_0_in[8]
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.868     0.870    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[8]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.092     0.692    VGA/vgacmd/addressH_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/vgacmd/hcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.599     0.601    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     0.742 r  VGA/vgacmd/hcount_reg[3]/Q
                         net (fo=4, routed)           0.154     0.896    VGA/vgacmd/hcount_reg_n_0_[3]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.045     0.941 r  VGA/vgacmd/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.941    VGA/vgacmd/hcount[3]
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.871     0.873    VGA/vgacmd/clk_out1
    SLICE_X3Y108         FDCE                                         r  VGA/vgacmd/hcount_reg[3]/C
                         clock pessimism             -0.273     0.601    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     0.693    VGA/vgacmd/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598     0.600    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.128     0.728 r  VGA/vgacmd/addressH_reg[6]/Q
                         net (fo=5, routed)           0.113     0.841    VGA/vgacmd/D[3]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.099     0.940 r  VGA/vgacmd/addressH[7]_i_1/O
                         net (fo=1, routed)           0.000     0.940    VGA/vgacmd/p_0_in[7]
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.868     0.870    VGA/vgacmd/clk_out1
    SLICE_X5Y108         FDCE                                         r  VGA/vgacmd/addressH_reg[7]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.091     0.691    VGA/vgacmd/addressH_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598     0.600    VGA/vgacmd/clk_out1
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     0.741 r  VGA/vgacmd/addressH_reg[0]/Q
                         net (fo=25, routed)          0.159     0.900    VGA/vgacmd/debug[0]
    SLICE_X5Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.945 r  VGA/vgacmd/addressH[2]_i_1/O
                         net (fo=1, routed)           0.000     0.945    VGA/vgacmd/p_0_in[2]
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.868     0.870    VGA/vgacmd/clk_out1
    SLICE_X5Y107         FDCE                                         r  VGA/vgacmd/addressH_reg[2]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.092     0.692    VGA/vgacmd/addressH_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA/vgaclock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X2Y107     VGA/vgacmd/sincH_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X0Y115     VGA/vgacmd/sincV_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y107     VGA/vgacmd/addressH_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y107     VGA/vgacmd/addressH_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y107     VGA/vgacmd/addressH_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y107     VGA/vgacmd/addressH_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y107     VGA/vgacmd/addressH_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y107     VGA/vgacmd/addressH_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y107     VGA/vgacmd/sincH_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X4Y114     VGA/vgacmd/addressV_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y110     VGA/vgacmd/addressV_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y110     VGA/vgacmd/addressV_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y110     VGA/vgacmd/addressV_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y110     VGA/vgacmd/addressV_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y108     VGA/vgacmd/hcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y108     VGA/vgacmd/hcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y108     VGA/vgacmd/hcount_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y108     VGA/vgacmd/hcount_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X2Y107     VGA/vgacmd/sincH_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y115     VGA/vgacmd/sincV_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y107     VGA/vgacmd/addressH_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y107     VGA/vgacmd/addressH_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y107     VGA/vgacmd/addressH_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y107     VGA/vgacmd/addressH_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y107     VGA/vgacmd/addressH_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y107     VGA/vgacmd/addressH_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y108     VGA/vgacmd/addressH_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y108     VGA/vgacmd/addressH_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA/vgaclock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT



