library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity xor_9 is
port(
		xor_in0, xor_in1: in std_logic_vector (8 downto 0);
		xor_out: out std_logic_vector (8 downto 0)
	);
end xor_9;

architecture arc_xor9 of xor_9 is
begin
	xor_out <= xor_in0 XOR xor_in1;
end arc_xor9;