Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
