// Seed: 1517008087
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wire id_2
    , id_5,
    input wand id_3
);
  tri1 id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1,
    output logic id_2,
    output wire id_3,
    output wor id_4,
    output supply1 id_5,
    output wor id_6,
    inout logic id_7
);
  always @(*)
    if ((id_0)) begin
      case ((id_1))
        1: id_4 = id_0;
        id_1: id_2 <= 1'b0;
        default: id_7 <= 1'b0 !== 1;
      endcase
    end
  module_0(
      id_0, id_5, id_5, id_0
  );
  assign id_7 = id_1;
endmodule
