/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [12:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [8:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_3z[10] & celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_17z & celloutsig_0_8z);
  assign celloutsig_0_0z = !(in_data[43] ? in_data[2] : in_data[93]);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_4z);
  assign celloutsig_0_16z = !(celloutsig_0_1z[3] ? celloutsig_0_7z : in_data[76]);
  assign celloutsig_0_21z = !(celloutsig_0_10z[1] ? celloutsig_0_4z : celloutsig_0_19z[4]);
  assign celloutsig_0_28z = !(celloutsig_0_20z ? celloutsig_0_21z : celloutsig_0_19z[10]);
  assign celloutsig_0_6z = ~celloutsig_0_4z;
  assign celloutsig_1_19z = ~((celloutsig_1_7z | celloutsig_1_2z[6]) & celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_2z[8] | celloutsig_1_5z;
  assign celloutsig_0_17z = celloutsig_0_9z | celloutsig_0_16z;
  assign celloutsig_1_2z = in_data[156:141] & in_data[146:131];
  assign celloutsig_0_12z = { in_data[17:15], celloutsig_0_10z, celloutsig_0_2z } & { celloutsig_0_1z[4:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2:1], celloutsig_0_5z } === { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[182:175] >= in_data[128:121];
  assign celloutsig_0_5z = in_data[87:84] <= { celloutsig_0_3z[7:6], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = in_data[59:32] <= { celloutsig_0_3z[12:4], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_3z && { celloutsig_0_3z[10:8], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_22z } && celloutsig_0_3z[11:9];
  assign celloutsig_1_5z = in_data[112] & ~(in_data[160]);
  assign celloutsig_1_7z = in_data[99] & ~(in_data[113]);
  assign celloutsig_0_9z = celloutsig_0_3z[9:4] != { in_data[63:61], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_12z[16:2], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z } != { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_10z = { in_data[48:47], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z } >> celloutsig_0_1z[5:1];
  assign celloutsig_0_3z = { celloutsig_0_1z[4:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <<< { celloutsig_0_2z[7:4], celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[58], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[76:72], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_2z[3:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_18z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_2z = { in_data[62:56], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
