Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 18645 ns : File "D:/Programs/lab-digital-logic/lab03/lab_ip/lab.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 111
