{:input (genetic.representation/genetic-representation "../mediumcorpus/59265.D9DD7598.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_25, wire1_31, wire2_37, wire3_26, wire4_32, wire5_38, wire6_23, wire7_29, wire8_35, wire9_24, wire10_30, wire11_36);\n  wire \\:missing_edge ;\n  input wire0_25;\n  wire wire0_25;\n  output wire10_30;\n  wire wire10_30;\n  output wire11_36;\n  wire wire11_36;\n  wire wire12;\n  wire wire13;\n  wire wire14;\n  wire wire15_16_25;\n  wire wire15_16_26;\n  wire wire15_21;\n  wire wire16_22;\n  wire wire17_18_31;\n  wire wire17_18_32;\n  wire wire17_27;\n  wire wire18_28;\n  wire wire19_20_37;\n  wire wire19_20_38;\n  wire wire19_33;\n  input wire1_31;\n  wire wire1_31;\n  wire wire20_34;\n  wire wire21_23;\n  wire wire22_24;\n  wire wire27_29;\n  wire wire28_30;\n  input wire2_37;\n  wire wire2_37;\n  wire wire33_35;\n  wire wire34_36;\n  input wire3_26;\n  wire wire3_26;\n  input wire4_32;\n  wire wire4_32;\n  input wire5_38;\n  wire wire5_38;\n  output wire6_23;\n  wire wire6_23;\n  output wire7_29;\n  wire wire7_29;\n  output wire8_35;\n  wire wire8_35;\n  output wire9_24;\n  wire wire9_24;\n  assign wire15_21 = 4'h8 >> { wire15_16_26, wire15_16_25 };\n  assign wire16_22 = 4'h6 >> { wire15_16_26, wire15_16_25 };\n  assign wire17_27 = 4'h8 >> { wire17_18_32, wire17_18_31 };\n  assign wire18_28 = 4'h6 >> { wire17_18_32, wire17_18_31 };\n  assign wire19_33 = 4'h8 >> { wire19_20_38, wire19_20_37 };\n  assign wire20_34 = 4'h6 >> { wire19_20_38, wire19_20_37 };\n  assign wire12 = 1'h0;\n  assign wire13 = 1'h1;\n  assign wire14 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19_20_38 = wire5_38;\n  assign wire19_20_37 = wire2_37;\n  assign wire11_36 = wire34_36;\n  assign wire8_35 = wire33_35;\n  assign wire34_36 = wire20_34;\n  assign wire33_35 = wire19_33;\n  assign wire17_18_32 = wire4_32;\n  assign wire17_18_31 = wire1_31;\n  assign wire10_30 = wire28_30;\n  assign wire7_29 = wire27_29;\n  assign wire28_30 = wire18_28;\n  assign wire27_29 = wire17_27;\n  assign wire15_16_26 = wire3_26;\n  assign wire15_16_25 = wire0_25;\n  assign wire9_24 = wire22_24;\n  assign wire6_23 = wire21_23;\n  assign wire22_24 = wire16_22;\n  assign wire21_23 = wire15_21;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:3.1-78.10\" *)\nmodule postsynth(wire0_25, wire1_31, wire2_37, wire3_26, wire4_32, wire5_38, wire6_23, wire7_29, wire8_35, wire9_24, wire10_30, wire11_36);\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:5.9-5.17\" *)\n  input wire0_25;\n  wire wire0_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:7.10-7.19\" *)\n  output wire10_30;\n  wire wire10_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:9.10-9.19\" *)\n  output wire11_36;\n  wire wire11_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:11.8-11.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:12.8-12.14\" *)\n  wire wire13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:13.8-13.14\" *)\n  wire wire14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:14.8-14.20\" *)\n  wire wire15_16_25;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:15.8-15.20\" *)\n  wire wire15_16_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:16.8-16.17\" *)\n  wire wire15_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:17.8-17.17\" *)\n  wire wire16_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:18.8-18.20\" *)\n  wire wire17_18_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:19.8-19.20\" *)\n  wire wire17_18_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:20.8-20.17\" *)\n  wire wire17_27;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:21.8-21.17\" *)\n  wire wire18_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:22.8-22.20\" *)\n  wire wire19_20_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:23.8-23.20\" *)\n  wire wire19_20_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:24.8-24.17\" *)\n  wire wire19_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:25.9-25.17\" *)\n  input wire1_31;\n  wire wire1_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:27.8-27.17\" *)\n  wire wire20_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:28.8-28.17\" *)\n  wire wire21_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:29.8-29.17\" *)\n  wire wire22_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:30.8-30.17\" *)\n  wire wire27_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:31.8-31.17\" *)\n  wire wire28_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:32.9-32.17\" *)\n  input wire2_37;\n  wire wire2_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:34.8-34.17\" *)\n  wire wire33_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:35.8-35.17\" *)\n  wire wire34_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:36.9-36.17\" *)\n  input wire3_26;\n  wire wire3_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:38.9-38.17\" *)\n  input wire4_32;\n  wire wire4_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:40.9-40.17\" *)\n  input wire5_38;\n  wire wire5_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:42.10-42.18\" *)\n  output wire6_23;\n  wire wire6_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:44.10-44.18\" *)\n  output wire7_29;\n  wire wire7_29;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:46.10-46.18\" *)\n  output wire8_35;\n  wire wire8_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/895FE4D6.v:48.10-48.18\" *)\n  output wire9_24;\n  wire wire9_24;\n  assign wire6_23 = wire3_26 & wire0_25;\n  assign wire9_24 = wire3_26 ^ wire0_25;\n  assign wire7_29 = wire4_32 & wire1_31;\n  assign wire10_30 = wire4_32 ^ wire1_31;\n  assign wire8_35 = wire5_38 & wire2_37;\n  assign wire11_36 = wire5_38 ^ wire2_37;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12 = 1'h0;\n  assign wire13 = 1'h1;\n  assign wire14 = 1'h0;\n  assign wire15_16_25 = wire0_25;\n  assign wire15_16_26 = wire3_26;\n  assign wire15_21 = wire6_23;\n  assign wire16_22 = wire9_24;\n  assign wire17_18_31 = wire1_31;\n  assign wire17_18_32 = wire4_32;\n  assign wire17_27 = wire7_29;\n  assign wire18_28 = wire10_30;\n  assign wire19_20_37 = wire2_37;\n  assign wire19_20_38 = wire5_38;\n  assign wire19_33 = wire8_35;\n  assign wire20_34 = wire11_36;\n  assign wire21_23 = wire6_23;\n  assign wire22_24 = wire9_24;\n  assign wire27_29 = wire7_29;\n  assign wire28_30 = wire10_30;\n  assign wire33_35 = wire8_35;\n  assign wire34_36 = wire11_36;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}