#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\AZprocessor\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\AZprocessor\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\AZprocessor\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\AZprocessor\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\AZprocessor\iverilog\lib\ivl\va_math.vpi";
S_000001b61c0286a0 .scope module, "regfile_test" "regfile_test" 2 4;
 .timescale -9 -12;
P_000001b61c0298e0 .param/real "STEP" 0 2 18, Cr<m6400000000000000gfc8>; value=100.000
v000001b61c090a30_0 .var "addr", 4 0;
v000001b61c090ad0_0 .var "clk", 0 0;
v000001b61c091a20_0 .var "d_in", 31 0;
v000001b61c091ac0_0 .net "d_out", 31 0, L_000001b61c025be0;  1 drivers
v000001b61c091980_0 .var/i "i", 31 0;
v000001b61c090bc0_0 .var "reset_", 0 0;
v000001b61c0917a0_0 .var "we_", 0 0;
S_000001b61c028830 .scope module, "regfile" "regfile" 2 26, 3 3 0, S_000001b61c0286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 5 "addr";
    .port_info 3 /INPUT 32 "d_in";
    .port_info 4 /INPUT 1 "we_";
    .port_info 5 /OUTPUT 32 "d_out";
L_000001b61c025be0 .functor BUFZ 32, L_000001b61c091160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b61c03ab70_0 .net *"_ivl_0", 31 0, L_000001b61c091160;  1 drivers
v000001b61be76cc0_0 .net *"_ivl_2", 6 0, L_000001b61c091520;  1 drivers
L_000001b61c091b88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b61c03ac10_0 .net *"_ivl_5", 1 0, L_000001b61c091b88;  1 drivers
v000001b61c03acb0_0 .net "addr", 4 0, v000001b61c090a30_0;  1 drivers
v000001b61c03ad50_0 .net "clk", 0 0, v000001b61c090ad0_0;  1 drivers
v000001b61c03adf0_0 .net "d_in", 31 0, v000001b61c091a20_0;  1 drivers
v000001b61c03ae90_0 .net "d_out", 31 0, L_000001b61c025be0;  alias, 1 drivers
v000001b61c03af30 .array "ff", 0 31, 31 0;
v000001b61c090850_0 .var/i "i", 31 0;
v000001b61c0908f0_0 .net "reset_", 0 0, v000001b61c090bc0_0;  1 drivers
v000001b61c090990_0 .net "we_", 0 0, v000001b61c0917a0_0;  1 drivers
E_000001b61c029d60/0 .event negedge, v000001b61c0908f0_0;
E_000001b61c029d60/1 .event posedge, v000001b61c03ad50_0;
E_000001b61c029d60 .event/or E_000001b61c029d60/0, E_000001b61c029d60/1;
L_000001b61c091160 .array/port v000001b61c03af30, L_000001b61c091520;
L_000001b61c091520 .concat [ 5 2 0 0], v000001b61c090a30_0, L_000001b61c091b88;
    .scope S_000001b61c028830;
T_0 ;
    %wait E_000001b61c029d60;
    %load/vec4 v000001b61c0908f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b61c090850_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001b61c090850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b61c090850_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001b61c03af30, 0, 4;
    %load/vec4 v000001b61c090850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b61c090850_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b61c090990_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001b61c03adf0_0;
    %load/vec4 v000001b61c03acb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001b61c03af30, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b61c0286a0;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v000001b61c090ad0_0;
    %inv;
    %assign/vec4 v000001b61c090ad0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b61c0286a0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b61c090ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b61c090bc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b61c090a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b61c091a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b61c0917a0_0, 0;
    %delay 75000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b61c090bc0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b61c091980_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b61c091980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 100000, 0;
    %load/vec4 v000001b61c091980_0;
    %pad/s 5;
    %assign/vec4 v000001b61c090a30_0, 0;
    %load/vec4 v000001b61c091980_0;
    %assign/vec4 v000001b61c091a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b61c0917a0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b61c090a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b61c091a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b61c0917a0_0, 0;
    %load/vec4 v000001b61c091ac0_0;
    %load/vec4 v000001b61c091980_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 65 "$display", $time, " ff[%d] Read/Write Check OK!", v000001b61c091980_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 67 "$display", $time, " ff[%d] Read/Write Check NG!", v000001b61c091980_0 {0 0 0};
T_2.3 ;
    %load/vec4 v000001b61c091980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b61c091980_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 100000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b61c0286a0;
T_3 ;
    %vpi_call 2 80 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b61c028830 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "regfile.v";
