m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/sim_master
T_opt
!s110 1751673837
VeO:AF4jnHFcc89OPi`c4Y2
04 13 4 work tb_spi_master fast 0
=1-ac675dfda9e9-68686bed-101-4264
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vspi_master
2D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v
Z3 !s110 1751673836
!i10b 1
!s100 f?i9W>C8[ab?UVI?;L2aS1
IaonD;1aJ]G:mmOH?dcU>U1
R1
w1751673732
8D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v
FD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v
!i122 0
L0 3 207
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1751673836.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_spi_master
2D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v
R3
!i10b 1
!s100 XOAdj@LN251M7VOPMM@GR2
IU1a9z>>b;PGIdIT=E0KaS3
R1
w1751673813
8D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v
!i122 1
L0 3 136
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_master_tf.v|
!i113 0
R7
R8
R2
