
;; Function LL_USART_DeInit (LL_USART_DeInit, funcdef_no=762, decl_uid=10953, cgraph_uid=766, symbol_order=766)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 14 (    1)


LL_USART_DeInit

Dataflow summary:
def_info->table_size = 68, use_info->table_size = 116
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={6d,2u} r134={1d,5u,5e} r135={1d,1u} r136={1d,4u} r140={1d,1u} r141={1d,4u} r145={1d,1u} r146={1d,4u} r150={1d,1u} r151={1d,4u} r155={1d,1u} r156={1d,4u} r161={1d,1u} 
;;    total ref usage 186{69d,112u,5e} in 125{125 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135 161
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 2 )->[3]->( 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 133 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 133 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 4 )->[5]->( 13 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 119 120 133 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 119 120 133 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 6 )->[7]->( 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 123 124 133 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121 122 123 124 133 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 8 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 133 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 127 128 133 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 130 131 132 133 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129 130 131 132 133 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133

( 9 3 5 7 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u112(0){ }u113(7){ }u114(13){ }u115(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 196 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 46 to worklist
  Adding insn 198 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 74 to worklist
  Adding insn 200 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 102 to worklist
  Adding insn 202 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 130 to worklist
  Adding insn 204 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
  Adding insn 165 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 164 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 4 to worklist
  Adding insn 36 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 5 to worklist
  Adding insn 64 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 6 to worklist
  Adding insn 92 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 7 to worklist
  Adding insn 120 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 8 to worklist
  Adding insn 148 to worklist
  Adding insn 138 to worklist
  Adding insn 136 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
  Adding insn 9 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 129 to worklist
  Adding insn 128 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 101 to worklist
  Adding insn 100 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 73 to worklist
  Adding insn 72 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 2 to worklist
  Adding insn 195 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 14 (    1)

Pass 0 for finding pseudo/allocno costs


  r161 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r156 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:5328 VFP_LO_REGS:5328 ALL_REGS:5328 MEM:3240
  r155 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:6960 VFP_LO_REGS:6960 ALL_REGS:6960 MEM:3600
  r151 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7548 VFP_LO_REGS:7548 ALL_REGS:7548 MEM:4590
  r150 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:9947 VFP_LO_REGS:9947 ALL_REGS:9947 MEM:5145
  r146 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:10878 VFP_LO_REGS:10878 ALL_REGS:10878 MEM:6615
  r145 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14210 VFP_LO_REGS:14210 ALL_REGS:14210 MEM:7350
  r141 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:15540 VFP_LO_REGS:15540 ALL_REGS:15540 MEM:9450
  r140 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20300 VFP_LO_REGS:20300 ALL_REGS:20300 MEM:10500
  r136 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22200 VFP_LO_REGS:22200 ALL_REGS:22200 MEM:13500
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51595 VFP_LO_REGS:51595 ALL_REGS:51595 MEM:28730
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28986 VFP_LO_REGS:28986 ALL_REGS:28986 MEM:14995
  r132 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r130 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r129 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r128 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r127 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r126 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r125 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r124 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r123 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r122 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r121 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r120 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r119 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r118 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r117 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r161 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r156 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:5400 VFP_LO_REGS:5400 ALL_REGS:5400 MEM:3600
  r155 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:7200 VFP_LO_REGS:7200 ALL_REGS:7200 MEM:4800
  r151 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r150 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:10290 VFP_LO_REGS:10290 ALL_REGS:10290 MEM:6860
  r146 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r145 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r141 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:15750 VFP_LO_REGS:15750 ALL_REGS:15750 MEM:10500
  r140 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r136 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:56595 VFP_LO_REGS:56595 ALL_REGS:56595 MEM:37730
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r132 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r130 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r129 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r128 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r127 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r126 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r125 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r124 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r123 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r122 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r121 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r120 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r119 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r118 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r117 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 195 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 195 r161=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 r135=0x40013800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r134=r161                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 cc=cmp(r134,r135)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 pc={(cc!=0)?L41:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 12
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 196 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 loc 0x4000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r136=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 r115=[r136+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  26 r116=r115|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 [r136+0x40]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  29 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 loc 0x4000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r113=[r136+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 r114=r113&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 [r136+0x40]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 196 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 20
;;   new tail = 196

;;   ======================================================
;;   -- basic block 4 from 43 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r140=0x40004400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 cc=cmp(r134,r140)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 pc={(cc!=0)?L69:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 43
;;   new tail = 46

;;   ======================================================
;;   -- basic block 5 from 48 to 198 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 loc 0x20000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r141=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 r119=[r141+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 r120=r119|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 [r141+0x38]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  57 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  59 loc 0x20000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  63 r117=[r141+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  64 r118=r117&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  66 [r141+0x38]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 198 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 48
;;   new tail = 198

;;   ======================================================
;;   -- basic block 6 from 71 to 74 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r145=0x40004800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  73 cc=cmp(r134,r145)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  74 pc={(cc!=0)?L97:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 71
;;   new tail = 74

;;   ======================================================
;;   -- basic block 7 from 76 to 200 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 loc 0x40000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 r146=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r123=[r146+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 r124=r123|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  84 [r146+0x38]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  85 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  87 loc 0x40000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  91 r121=[r146+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  92 r122=r121&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  94 [r146+0x38]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 200 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 76
;;   new tail = 200

;;   ======================================================
;;   -- basic block 8 from 99 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r150=0x40004c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 cc=cmp(r134,r150)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 102 pc={(cc!=0)?L125:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 99
;;   new tail = 102

;;   ======================================================
;;   -- basic block 9 from 104 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 loc 0x80000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 r151=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 109 r127=[r151+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 r128=r127|0x80000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 [r151+0x38]=r128                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 113 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 loc 0x80000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 119 r125=[r151+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 120 r126=r125&0xfffffffffff7ffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 122 [r151+0x38]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 202 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 104
;;   new tail = 202

;;   ======================================================
;;   -- basic block 10 from 127 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r155=0x40005000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 129 cc=cmp(r134,r155)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 130 pc={(cc!=0)?L170:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 127
;;   new tail = 130

;;   ======================================================
;;   -- basic block 11 from 132 to 204 -- before reload
;;   ======================================================

;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 loc 0x100000                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 r156=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 137 r131=[r156+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 138 r132=r131|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 140 [r156+0x38]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 141 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 loc 0x100000                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 147 r129=[r156+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 148 r130=r129&0xffffffffffefffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 150 [r156+0x38]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 204 pc=L151                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 132
;;   new tail = 204

;;   ======================================================
;;   -- basic block 12 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 13 from 153 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 loc r133#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 153
;;   new tail = 165


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={6d,2u} r134={1d,5u,5e} r135={1d,1u} r136={1d,4u} r140={1d,1u} r141={1d,4u} r145={1d,1u} r146={1d,4u} r150={1d,1u} r151={1d,4u} r155={1d,1u} r156={1d,4u} r161={1d,1u} 
;;    total ref usage 186{69d,112u,5e} in 125{125 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":133:3 -1
     (nil))
(debug_insn 15 14 195 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:3 -1
     (nil))
(insn 195 15 16 2 (set (reg:SI 161)
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(insn 16 195 2 2 (set (reg:SI 135)
        (const_int 1073821696 [0x40013800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 16 17 2 (set (reg/v/f:SI 134 [ USARTx ])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 17 2 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073821696 [0x40013800]))
            (nil))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 41)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 24 23 4 3 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 24 25 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 4 26 3 (set (reg:SI 115 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 3 (set (reg:SI 116 [ _8 ])
        (ior:SI (reg:SI 115 [ _7 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _7 ])
        (nil)))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 116 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _8 ])
        (nil)))
(debug_insn 29 28 30 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 35 33 36 3 (set (reg:SI 113 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 38 3 (set (reg:SI 114 [ _6 ])
        (and:SI (reg:SI 113 [ _5 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _5 ])
        (nil)))
(insn 38 36 196 3 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 114 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
            (nil))))
(jump_insn 196 38 197 3 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 197 196 41)
(code_label 41 197 42 4 2 (nil) [1 uses])
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:8 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 140)
        (const_int 1073759232 [0x40004400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 140))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 69)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 50 49 51 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 52 51 5 5 (set (reg/f:SI 141)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 52 53 5 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 5 54 5 (set (reg:SI 119 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 56 5 (set (reg:SI 120 [ _12 ])
        (ior:SI (reg:SI 119 [ _11 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _11 ])
        (nil)))
(insn 56 54 57 5 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 120 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _12 ])
        (nil)))
(debug_insn 57 56 58 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 60 59 61 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 61 60 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 63 61 64 5 (set (reg:SI 117 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 5 (set (reg:SI 118 [ _10 ])
        (and:SI (reg:SI 117 [ _9 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(insn 66 64 198 5 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 118 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 118 [ _10 ])
            (nil))))
(jump_insn 198 66 199 5 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 199 198 69)
(code_label 69 199 70 6 4 (nil) [1 uses])
(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:8 -1
     (nil))
(insn 72 71 73 6 (set (reg:SI 145)
        (const_int 1073760256 [0x40004800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))
(jump_insn 74 73 75 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 97)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 80 79 6 7 (set (reg/f:SI 146)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 80 81 7 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 6 82 7 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 84 7 (set (reg:SI 124 [ _16 ])
        (ior:SI (reg:SI 123 [ _15 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 84 82 85 7 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(debug_insn 85 84 86 7 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 89 88 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 91 89 92 7 (set (reg:SI 121 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 94 7 (set (reg:SI 122 [ _14 ])
        (and:SI (reg:SI 121 [ _13 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(insn 94 92 200 7 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(jump_insn 200 94 201 7 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 201 200 97)
(code_label 97 201 98 8 5 (nil) [1 uses])
(note 98 97 99 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:8 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 150)
        (const_int 1073761280 [0x40004c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))
(jump_insn 102 101 103 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 125)
(note 103 102 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 105 104 106 9 (var_location:SI Periphs (const_int 524288 [0x80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 106 105 107 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 108 107 7 9 (set (reg/f:SI 151)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 108 109 9 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 7 110 9 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 112 9 (set (reg:SI 128 [ _20 ])
        (ior:SI (reg:SI 127 [ _19 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(insn 112 110 113 9 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 128 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(debug_insn 113 112 114 9 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 115 114 116 9 (var_location:SI Periphs (const_int 524288 [0x80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 117 116 119 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 119 117 120 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 9 (set (reg:SI 126 [ _18 ])
        (and:SI (reg:SI 125 [ _17 ])
            (const_int -524289 [0xfffffffffff7ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
        (nil)))
(insn 122 120 202 9 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(jump_insn 202 122 203 9 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 203 202 125)
(code_label 125 203 126 10 6 (nil) [1 uses])
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:8 -1
     (nil))
(insn 128 127 129 10 (set (reg:SI 155)
        (const_int 1073762304 [0x40005000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USARTx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                    (const_int 1073762304 [0x40005000]))
                (nil)))))
(jump_insn 130 129 131 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 170)
(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 133 132 134 11 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 134 133 135 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 135 134 136 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 136 135 8 11 (set (reg/f:SI 156)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 136 137 11 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 8 138 11 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 140 11 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 140 138 141 11 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (nil)))
(debug_insn 141 140 142 11 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 142 141 143 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 143 142 144 11 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 144 143 145 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 145 144 147 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 147 145 148 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 150 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 150 148 204 11 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
            (nil))))
(jump_insn 204 150 205 11 (set (pc)
        (label_ref 151)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 205 204 170)
(code_label 170 205 169 12 7 (nil) [1 uses])
(note 169 170 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 169 151 12 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":181:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 151 9 152 13 3 (nil) [5 uses])
(note 152 151 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 154 153 155 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 155 154 156 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 156 155 157 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 157 156 158 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 158 157 159 13 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 159 158 164 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":184:3 -1
     (nil))
(insn 164 159 165 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":185:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 165 164 216 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":185:1 -1
     (nil))
(note 216 165 0 NOTE_INSN_DELETED)

;; Function LL_USART_Init (LL_USART_Init, funcdef_no=763, decl_uid=10956, cgraph_uid=767, symbol_order=767)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)


LL_USART_Init

Dataflow summary:
def_info->table_size = 513, use_info->table_size = 244
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={6d,2u} r2={6d} r3={6d} r7={1d,24u} r12={10d} r13={1d,29u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={15d,8u} r101={5d} r102={1d,24u} r103={1d,23u} r104={5d} r105={5d} r106={5d} r113={1d,1u} r122={1d,1u} r125={1d,6u} r127={5d,10u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r146={1d,3u,1e} r147={1d,2u} r150={1d,2u} r157={1d,1u} r158={3d,5u,2e} r159={6d,3u} r160={1d,21u,5e} r161={1d,11u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} 
;;    total ref usage 760{516d,236u,8e} in 209{204 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d11(0){ }d17(1){ }d23(2){ }d29(3){ }d30(7){ }d41(13){ }d47(14){ }d58(16){ }d64(17){ }d70(18){ }d76(19){ }d82(20){ }d88(21){ }d94(22){ }d100(23){ }d106(24){ }d112(25){ }d118(26){ }d124(27){ }d130(28){ }d136(29){ }d142(30){ }d148(31){ }d429(102){ }d430(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 23 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 160 161 205 206
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 160 161 205 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  def 	 100 [cc] 113 122 130 132 133 135 163 164 165 166 167 168 169 170 172 173 174 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 113 122 130 132 133 135 163 164 165 166 167 168 169 170 172 173 174 175 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 3 )->[4]->( 14 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127 207
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u62(7){ }u63(13){ }u64(102){ }u65(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 5 )->[6]->( 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127 208
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 7 )->[8]->( 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127 209
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 210
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127 210
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 9 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161

( 11 )->[12]->( 22 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127 211
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 13 4 6 8 10 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161

( 14 16 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160

( 14 )->[16]->( 17 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(7){ }u144(13){ }u145(102){ }u146(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  gen 	 125
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161

( 16 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; live  gen 	 100 [cc] 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; live  gen 	 100 [cc] 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160

( 18 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  def 	 146 147 150 159 182 184 185 187 188 189 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  gen 	 146 147 150 159 182 184 185 187 188 189 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160

( 18 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u195(7){ }u196(13){ }u197(102){ }u198(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  def 	 157 159 192 194 195 197 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  gen 	 157 159 192 194 195 197 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160

( 17 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u212(7){ }u213(13){ }u214(102){ }u215(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; live  gen 	 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160

( 19 12 21 15 20 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u216(7){ }u217(13){ }u218(102){ }u219(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; lr  def 	 136 139 201 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  gen 	 136 139 201 202
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 2 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 23 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u233(7){ }u234(13){ }u235(102){ }u236(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u240(0){ }u241(7){ }u242(13){ }u243(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 76 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 37 to worklist
  Adding insn 282 to worklist
  Adding insn 80 to worklist
  Adding insn 90 to worklist
  Adding insn 284 to worklist
  Adding insn 94 to worklist
  Adding insn 104 to worklist
  Adding insn 286 to worklist
  Adding insn 108 to worklist
  Adding insn 118 to worklist
  Adding insn 288 to worklist
  Adding insn 122 to worklist
  Adding insn 132 to worklist
  Adding insn 290 to worklist
  Adding insn 141 to worklist
  Adding insn 150 to worklist
  Adding insn 292 to worklist
  Adding insn 160 to worklist
  Adding insn 179 to worklist
  Adding insn 185 to worklist
  Adding insn 294 to worklist
  Adding insn 206 to worklist
  Adding insn 296 to worklist
  Adding insn 220 to worklist
  Adding insn 298 to worklist
  Adding insn 243 to worklist
  Adding insn 238 to worklist
  Adding insn 255 to worklist
Finished finding needed instructions:
processing block 24 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 254 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 242 to worklist
  Adding insn 300 to worklist
  Adding insn 239 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
  Adding insn 9 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
  Adding insn 8 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
  Adding insn 7 to worklist
  Adding insn 301 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
  Adding insn 178 to worklist
  Adding insn 165 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
  Adding insn 6 to worklist
  Adding insn 152 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
  Adding insn 157 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
  Adding insn 81 to worklist
  Adding insn 277 to worklist
  Adding insn 79 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
  Adding insn 95 to worklist
  Adding insn 278 to worklist
  Adding insn 93 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
  Adding insn 109 to worklist
  Adding insn 279 to worklist
  Adding insn 107 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
  Adding insn 123 to worklist
  Adding insn 280 to worklist
  Adding insn 121 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
  Adding insn 142 to worklist
  Adding insn 281 to worklist
  Adding insn 140 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
  Adding insn 5 to worklist
  Adding insn 134 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 131 to worklist
  Adding insn 130 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 117 to worklist
  Adding insn 116 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 103 to worklist
  Adding insn 102 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 89 to worklist
  Adding insn 88 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 47 to worklist
  Adding insn 308 to worklist
  Adding insn 307 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 10 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
  Adding insn 33 to worklist
  Adding insn 3 to worklist
  Adding insn 276 to worklist
  Adding insn 2 to worklist
  Adding insn 275 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)

Pass 0 for finding pseudo/allocno costs


  r211 costs: LO_REGS:80 HI_REGS:80 CALLER_SAVE_REGS:80 EVEN_REG:80 GENERAL_REGS:80 VFP_D0_D7_REGS:1000 VFP_LO_REGS:1000 ALL_REGS:1000 MEM:440
  r210 costs: LO_REGS:98 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1225 VFP_LO_REGS:1225 ALL_REGS:1225 MEM:539
  r209 costs: LO_REGS:118 HI_REGS:118 CALLER_SAVE_REGS:118 EVEN_REG:118 GENERAL_REGS:118 VFP_D0_D7_REGS:1475 VFP_LO_REGS:1475 ALL_REGS:1475 MEM:649
  r208 costs: LO_REGS:144 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:792
  r207 costs: LO_REGS:174 HI_REGS:174 CALLER_SAVE_REGS:174 EVEN_REG:174 GENERAL_REGS:174 VFP_D0_D7_REGS:2175 VFP_LO_REGS:2175 ALL_REGS:2175 MEM:957
  r206 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r205 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r202 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r201 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:200 VFP_LO_REGS:200 ALL_REGS:200 MEM:88
  r197 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r195 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r192 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:232 VFP_LO_REGS:232 ALL_REGS:232 MEM:120
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:116 VFP_LO_REGS:116 ALL_REGS:116 MEM:60
  r188 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r185 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r182 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:116 VFP_LO_REGS:116 ALL_REGS:116 MEM:60
  r181 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r180 costs: LO_REGS:0 HI_REGS:464 CALLER_SAVE_REGS:464 EVEN_REG:464 GENERAL_REGS:464 VFP_D0_D7_REGS:6728 VFP_LO_REGS:6728 ALL_REGS:6728 MEM:3480
  r179 costs: LO_REGS:0 HI_REGS:562 CALLER_SAVE_REGS:562 EVEN_REG:562 GENERAL_REGS:562 VFP_D0_D7_REGS:8149 VFP_LO_REGS:8149 ALL_REGS:8149 MEM:4215
  r178 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:9860 VFP_LO_REGS:9860 ALL_REGS:9860 MEM:5100
  r177 costs: LO_REGS:0 HI_REGS:824 CALLER_SAVE_REGS:824 EVEN_REG:824 GENERAL_REGS:824 VFP_D0_D7_REGS:11948 VFP_LO_REGS:11948 ALL_REGS:11948 MEM:6180
  r176 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r175 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r173 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r170 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:29500 VFP_LO_REGS:29500 ALL_REGS:29500 MEM:17500
  r169 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r167 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r165 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:64960 VFP_LO_REGS:64960 ALL_REGS:64960 MEM:37640
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:111655 VFP_LO_REGS:111655 ALL_REGS:111655 MEM:68770
  r159 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28790 VFP_LO_REGS:28790 ALL_REGS:28790 MEM:14925
  r158 costs: LO_REGS:0 HI_REGS:996 CALLER_SAVE_REGS:996 EVEN_REG:996 GENERAL_REGS:996 VFP_D0_D7_REGS:13400 VFP_LO_REGS:13400 ALL_REGS:13400 MEM:6100
  r157 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r150 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r136 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:616 CALLER_SAVE_REGS:616 EVEN_REG:616 GENERAL_REGS:616 VFP_D0_D7_REGS:7870 VFP_LO_REGS:7870 ALL_REGS:7870 MEM:3507
  r125 costs: LO_REGS:0 HI_REGS:616 CALLER_SAVE_REGS:616 EVEN_REG:616 GENERAL_REGS:616 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:4980 MEM:3320
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000


Pass 1 for finding pseudo/allocno costs

    r211: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r210: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r209: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r208: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r207: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r206: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r205: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r211 costs: GENERAL_REGS:80 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1200 MEM:1200
  r210 costs: GENERAL_REGS:98 VFP_D0_D7_REGS:2205 VFP_LO_REGS:2205 ALL_REGS:1470 MEM:1470
  r209 costs: GENERAL_REGS:118 VFP_D0_D7_REGS:2655 VFP_LO_REGS:2655 ALL_REGS:1770 MEM:1770
  r208 costs: GENERAL_REGS:144 VFP_D0_D7_REGS:3240 VFP_LO_REGS:3240 ALL_REGS:2160 MEM:2160
  r207 costs: GENERAL_REGS:174 VFP_D0_D7_REGS:3915 VFP_LO_REGS:3915 ALL_REGS:2610 MEM:2610
  r206 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r205 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r202 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r201 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r197 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r195 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r192 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r188 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r185 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r182 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r181 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r180 costs: LO_REGS:0 HI_REGS:464 CALLER_SAVE_REGS:464 EVEN_REG:464 GENERAL_REGS:464 VFP_D0_D7_REGS:6960 VFP_LO_REGS:6960 ALL_REGS:6960 MEM:4640
  r179 costs: LO_REGS:0 HI_REGS:562 CALLER_SAVE_REGS:562 EVEN_REG:562 GENERAL_REGS:562 VFP_D0_D7_REGS:8430 VFP_LO_REGS:8430 ALL_REGS:8430 MEM:5620
  r178 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r177 costs: LO_REGS:0 HI_REGS:824 CALLER_SAVE_REGS:824 EVEN_REG:824 GENERAL_REGS:824 VFP_D0_D7_REGS:12360 VFP_LO_REGS:12360 ALL_REGS:12360 MEM:8240
  r176 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r175 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r173 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r172 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r170 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r169 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r167 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r165 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:69960 VFP_LO_REGS:69960 ALL_REGS:69960 MEM:46640
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:116655 VFP_LO_REGS:116655 ALL_REGS:116655 MEM:77770
  r159 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44775 VFP_LO_REGS:44775 ALL_REGS:29775 MEM:29850
  r158 costs: LO_REGS:0 HI_REGS:996 CALLER_SAVE_REGS:996 EVEN_REG:996 GENERAL_REGS:996 VFP_D0_D7_REGS:15900 VFP_LO_REGS:15900 ALL_REGS:15900 MEM:10600
  r157 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r150 costs: LO_REGS:0 HI_REGS:8 CALLER_SAVE_REGS:8 EVEN_REG:8 GENERAL_REGS:8 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:120 VFP_LO_REGS:120 ALL_REGS:120 MEM:80
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180 VFP_LO_REGS:180 ALL_REGS:180 MEM:120
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r136 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:616 CALLER_SAVE_REGS:616 EVEN_REG:616 GENERAL_REGS:616 VFP_D0_D7_REGS:9405 VFP_LO_REGS:9405 ALL_REGS:9405 MEM:6270
  r125 costs: LO_REGS:0 HI_REGS:616 CALLER_SAVE_REGS:616 EVEN_REG:616 GENERAL_REGS:616 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:4980 MEM:3320
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000

;;   ======================================================
;;   -- basic block 2 from 275 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i 275 r205=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r160=r205                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 265 loc r1                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 276 r206=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 r128=[r160]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r161=r206                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 cc=cmp(zxt(r128,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 pc={(cc!=0)?L260:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 275
;;   new tail = 34

;;   ======================================================
;;   -- basic block 3 from 36 to 76 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r164=[r161+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 r165=[r161+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 r167=[r161+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  37 r113=[r160]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r163=r164|r165                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 r166=r163|r167                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 r169=[r161+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  44 r168=r166|r169                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 307 r170=0xffffffffefff69f3                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 308 r170=r113&r170                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  47 r122=r168|r170                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  48 [r160]=r122                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  50 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  51 loc [D#3+0xc]                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  54 r133=[r160+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  56 r173=[r161+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  55 r172=r133&0xffffffffffffcfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  57 r135=r172|r173                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  58 [r160+0x4]=r135                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  59 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  60 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  62 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  63 loc [D#3+0x18]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  66 r130=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  68 r175=[r161+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  67 r174=r130&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 22--> b  0: i  74 r176=0x40013800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  69 r132=r174|r175                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i  70 [r160+0x8]=r132                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  71 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  72 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  75 cc=cmp(r160,r176)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  76 pc={(cc!=0)?L85:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 26
;;   new head = 36
;;   new tail = 76

;;   ======================================================
;;   -- basic block 4 from 78 to 282 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r0=0x3                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 {r0=call [`LL_RCC_GetUSARTClockFreq'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 277 r207=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 r127=r207                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 282 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 78
;;   new tail = 282

;;   ======================================================
;;   -- basic block 5 from 87 to 90 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 r177=0x40004400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 cc=cmp(r160,r177)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  90 pc={(cc!=0)?L99:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 87
;;   new tail = 90

;;   ======================================================
;;   -- basic block 6 from 92 to 284 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r0=0xc                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 {r0=call [`LL_RCC_GetUSARTClockFreq'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 278 r208=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 r127=r208                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 284 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 92
;;   new tail = 284

;;   ======================================================
;;   -- basic block 7 from 101 to 104 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r178=0x40004800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 cc=cmp(r160,r178)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 104 pc={(cc!=0)?L113:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 101
;;   new tail = 104

;;   ======================================================
;;   -- basic block 8 from 106 to 286 -- before reload
;;   ======================================================

;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 r0=0x30                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 {r0=call [`LL_RCC_GetUSARTClockFreq'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 279 r209=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 109 r127=r209                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 110 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 286 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 106
;;   new tail = 286

;;   ======================================================
;;   -- basic block 9 from 115 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 r179=0x40004c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 117 cc=cmp(r160,r179)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 118 pc={(cc!=0)?L127:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 115
;;   new tail = 118

;;   ======================================================
;;   -- basic block 10 from 120 to 288 -- before reload
;;   ======================================================

;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r0=0xc0                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 {r0=call [`LL_RCC_GetUARTClockFreq'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 280 r210=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 123 r127=r210                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 124 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 288 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 120
;;   new tail = 288

;;   ======================================================
;;   -- basic block 11 from 129 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 r180=0x40005000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 131 cc=cmp(r160,r180)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 132 pc={(cc==0)?L137:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 132

;;   ======================================================
;;   -- basic block 12 from 134 to 290 -- before reload
;;   ======================================================

;;	  0--> b  0: i 134 r158=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r159=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 290 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 134
;;   new tail = 290

;;   ======================================================
;;   -- basic block 13 from 139 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r0=0x300                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 141 {r0=call [`LL_RCC_GetUARTClockFreq'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 281 r211=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 r127=r211                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 143 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 143

;;   ======================================================
;;   -- basic block 14 from 146 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 {pc={(r127!=0)?L155:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 146
;;   new tail = 150

;;   ======================================================
;;   -- basic block 15 from 152 to 292 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 r158=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r159=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 292 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 152
;;   new tail = 292

;;   ======================================================
;;   -- basic block 16 from 157 to 160 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 r125=[r161+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 160 {pc={(r125==0)?L158:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 157
;;   new tail = 160

;;   ======================================================
;;   -- basic block 17 from 162 to 179 -- before reload
;;   ======================================================

;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 r158=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 loc [D#3+0x1c]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 178 cc=cmp(r158,0xb)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 179 pc={(gtu(cc,0))?L264:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 162
;;   new tail = 179

;;   ======================================================
;;   -- basic block 18 from 181 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 r181=[r161+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 184 cc=cmp(r181,0x8000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 185 pc={(cc!=0)?L209:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 181
;;   new tail = 185

;;   ======================================================
;;   -- basic block 19 from 187 to 294 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 r182=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 189 r185=[r158*0x4+r182]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 190 r184=udiv(r127,r185)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 192 r187=r125 0>>0x1                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 193 r188=r184<<0x1+r187                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 197 r189=0xfff0                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 194 r146=udiv(r188,r125)                    :nothing:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 195 loc r146&0xffff                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 198 r147=r146&r189                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 199 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 202 r191=zxt(r146,0x3,0x1)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 203 r150=r191|r147                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 204 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 206 [r160+0xc]=r150                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i   8 r159=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 294 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 187
;;   new tail = 294

;;   ======================================================
;;   -- basic block 20 from 211 to 296 -- before reload
;;   ======================================================

;;	  0--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 r192=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 213 r195=[r158*0x4+r192]                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 r194=udiv(r127,r195)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 216 r197=r125 0>>0x1+r194                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 217 r199=udiv(r197,r125)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 301 r157=zxn(r199#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 220 [r160+0xc]=r157                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   7 r159=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 296 pc=L221                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 211
;;   new tail = 296

;;   ======================================================
;;   -- basic block 21 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r159=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 22 from 223 to 298 -- before reload
;;   ======================================================

;;	  0--> b  0: i 223 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 227 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 230 loc r159#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 loc [D#3]                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 235 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 r136=[r160+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 300 r202=zxn(r158#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 239 r201=r136&0xfffffffffffffff0            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 242 r139=r201|r202                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 243 [r160+0x2c]=r139                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 298 pc=L244                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 223
;;   new tail = 298

;;   ======================================================
;;   -- basic block 23 from 10 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r159=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 10
;;   new tail = 10

;;   ======================================================
;;   -- basic block 24 from 246 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i 246 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 248 loc r159#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 249 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 r0=r159                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 255 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 246
;;   new tail = 255


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={6d,2u} r2={6d} r3={6d} r7={1d,24u} r12={10d} r13={1d,29u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={15d,8u} r101={5d} r102={1d,24u} r103={1d,23u} r104={5d} r105={5d} r106={5d} r113={1d,1u} r122={1d,1u} r125={1d,6u} r127={5d,10u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r146={1d,3u,1e} r147={1d,2u} r150={1d,2u} r157={1d,1u} r158={3d,5u,2e} r159={6d,3u} r160={1d,21u,5e} r161={1d,11u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} 
;;    total ref usage 760{516d,236u,8e} in 209{204 regular + 5 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 11 32 2 NOTE_INSN_FUNCTION_BEG)
(note 32 4 275 2 NOTE_INSN_DELETED)
(insn 275 32 2 2 (set (reg:SI 205)
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(insn 2 275 265 2 (set (reg/v/f:SI 160 [ USARTx ])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(debug_insn 265 2 13 2 (var_location:SI D#3 (reg:SI 1 r1 [ USART_InitStruct ])) -1
     (nil))
(debug_insn 13 265 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":204:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI periphclk (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":204:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":207:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":208:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":209:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":210:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":211:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":212:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":213:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":214:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":215:3 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:3 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":653:26 -1
     (nil))
(debug_insn 29 28 276 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:3 -1
     (nil))
(insn 276 29 30 2 (set (reg:SI 206)
        (reg:SI 1 r1 [ USART_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_InitStruct ])
        (nil)))
(insn 30 276 31 2 (set (reg:SI 128 [ _38 ])
        (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 3 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:7 -1
     (nil))
(insn 3 31 33 2 (set (reg/v/f:SI 161 [ USART_InitStruct ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 33 3 34 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 128 [ _38 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 128 [ _38 ])
        (nil)))
(jump_insn 34 33 35 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 260)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 260)
(note 35 34 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 45 35 36 3 NOTE_INSN_DELETED)
(debug_insn 36 45 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 -1
     (nil))
(insn 38 36 39 3 (set (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 8 [0x8])) [1 USART_InitStruct_25(D)->DataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 41 3 (set (reg:SI 165 [ USART_InitStruct_25(D)->Parity ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 16 [0x10])) [1 USART_InitStruct_25(D)->Parity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 37 3 (set (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 20 [0x14])) [1 USART_InitStruct_25(D)->TransferDirection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 41 40 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 37 42 3 (set (reg:SI 163)
        (ior:SI (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
            (reg:SI 165 [ USART_InitStruct_25(D)->Parity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ USART_InitStruct_25(D)->Parity ])
        (expr_list:REG_DEAD (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
            (nil))))
(insn 42 40 43 3 (set (reg:SI 166)
        (ior:SI (reg:SI 163)
            (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ])
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 43 42 44 3 (set (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 307 3 (set (reg:SI 168)
        (ior:SI (reg:SI 166)
            (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ])
        (expr_list:REG_DEAD (reg:SI 166)
            (nil))))
(insn 307 44 308 3 (set (reg:SI 170)
        (const_int -268473869 [0xffffffffefff69f3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 47 3 (set (reg:SI 170)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 47 308 48 3 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 168)
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 168)
            (nil))))
(insn 48 47 49 3 (set (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 49 48 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 51 50 52 3 (var_location:SI StopBits (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 12 [0xc])) [1 USART_InitStruct_25(D)->StopBits+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1299:22 -1
     (nil))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 -1
     (nil))
(insn 54 53 56 3 (set (reg:SI 133 [ _43 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_24(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 55 3 (set (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 12 [0xc])) [1 USART_InitStruct_25(D)->StopBits+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 56 57 3 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ _43 ])
            (const_int -12289 [0xffffffffffffcfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _43 ])
        (nil)))
(insn 57 55 58 3 (set (reg:SI 135 [ _45 ])
        (ior:SI (reg:SI 172)
            (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ])
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 58 57 59 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_24(D)->CR2+0 S4 A32])
        (reg:SI 135 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _45 ])
        (nil)))
(debug_insn 59 58 60 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 60 59 61 3 (var_location:SI StopBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 62 61 63 3 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 63 62 64 3 (var_location:SI HardwareFlowControl (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 24 [0x18])) [1 USART_InitStruct_25(D)->HardwareFlowControl+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 64 63 65 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1724:22 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 -1
     (nil))
(insn 66 65 68 3 (set (reg:SI 130 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 8 [0x8])) [1 USARTx_24(D)->CR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 67 3 (set (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 24 [0x18])) [1 USART_InitStruct_25(D)->HardwareFlowControl+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 68 74 3 (set (reg:SI 174)
        (and:SI (reg:SI 130 [ _40 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _40 ])
        (nil)))
(insn 74 67 69 3 (set (reg:SI 176)
        (const_int 1073821696 [0x40013800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 74 70 3 (set (reg:SI 132 [ _42 ])
        (ior:SI (reg:SI 174)
            (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 70 69 71 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 8 [0x8])) [1 USARTx_24(D)->CR3+0 S4 A32])
        (reg:SI 132 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _42 ])
        (nil)))
(debug_insn 71 70 72 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 72 71 73 3 (var_location:SI HardwareFlowControl (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 73 72 75 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:5 -1
     (nil))
(insn 75 73 76 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073821696 [0x40013800]))
            (nil))))
(jump_insn 76 75 77 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 85)
(note 77 76 78 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:7 -1
     (nil))
(insn 79 78 80 4 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 80 79 277 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 277 80 81 4 (set (reg:SI 207)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 81 277 82 4 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 207)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(debug_insn 82 81 282 4 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 -1
     (nil))
(jump_insn 282 82 283 4 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 283 282 85)
(code_label 85 283 86 5 18 (nil) [1 uses])
(note 86 85 87 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:10 -1
     (nil))
(insn 88 87 89 5 (set (reg:SI 177)
        (const_int 1073759232 [0x40004400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 99)
(note 91 90 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:7 -1
     (nil))
(insn 93 92 94 6 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 94 93 278 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 278 94 95 6 (set (reg:SI 208)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 95 278 96 6 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(debug_insn 96 95 284 6 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 -1
     (nil))
(jump_insn 284 96 285 6 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 285 284 99)
(code_label 99 285 100 7 20 (nil) [1 uses])
(note 100 99 101 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:10 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 178)
        (const_int 1073760256 [0x40004800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))
(jump_insn 104 103 105 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 113)
(note 105 104 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:7 -1
     (nil))
(insn 107 106 108 8 (set (reg:SI 0 r0)
        (const_int 48 [0x30])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 108 107 279 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 279 108 109 8 (set (reg:SI 209)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 109 279 110 8 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 209)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(debug_insn 110 109 286 8 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 -1
     (nil))
(jump_insn 286 110 287 8 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 287 286 113)
(code_label 113 287 114 9 21 (nil) [1 uses])
(note 114 113 115 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:10 -1
     (nil))
(insn 116 115 117 9 (set (reg:SI 179)
        (const_int 1073761280 [0x40004c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 179))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))
(jump_insn 118 117 119 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 127)
(note 119 118 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:7 -1
     (nil))
(insn 121 120 122 10 (set (reg:SI 0 r0)
        (const_int 192 [0xc0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 122 121 280 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>) [0 LL_RCC_GetUARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 280 122 123 10 (set (reg:SI 210)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 123 280 124 10 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 124 123 288 10 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 -1
     (nil))
(jump_insn 288 124 289 10 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 289 288 127)
(code_label 127 289 128 11 22 (nil) [1 uses])
(note 128 127 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:10 -1
     (nil))
(insn 130 129 131 11 (set (reg:SI 180)
        (const_int 1073762304 [0x40005000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 180))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073762304 [0x40005000]))
            (nil))))
(jump_insn 132 131 133 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 137)
(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 134 133 5 12 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 5 134 290 12 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 290 5 291 12 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 291 290 137)
(code_label 137 291 138 13 23 (nil) [1 uses])
(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:7 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 0 r0)
        (const_int 768 [0x300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 141 140 281 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>) [0 LL_RCC_GetUARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 281 141 142 13 (set (reg:SI 211)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 142 281 143 13 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(debug_insn 143 142 144 13 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 -1
     (nil))
(code_label 144 143 145 14 19 (nil) [4 uses])
(note 145 144 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 149 145 146 14 NOTE_INSN_DELETED)
(debug_insn 146 149 147 14 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) -1
     (nil))
(debug_insn 147 146 148 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":278:5 -1
     (nil))
(debug_insn 148 147 150 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":285:5 -1
     (nil))
(jump_insn 150 148 158 14 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 127 [ periphclk ])
                        (const_int 0 [0]))
                    (label_ref 155)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":285:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 155)
(code_label 158 150 151 15 26 (nil) [1 uses])
(note 151 158 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 6 15 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 6 152 292 15 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 292 6 293 15 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 293 292 155)
(code_label 155 293 156 16 25 (nil) [1 uses])
(note 156 155 159 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 159 156 157 16 NOTE_INSN_DELETED)
(insn 157 159 160 16 (set (reg:SI 125 [ _13 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 4 [0x4])) [1 USART_InitStruct_25(D)->BaudRate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":286:29 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 160 157 161 16 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 125 [ _13 ])
                        (const_int 0 [0]))
                    (label_ref:SI 158)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":286:9 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 158)
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 162 161 163 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:7 -1
     (nil))
(debug_insn 163 162 164 17 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 -1
     (nil))
(debug_insn 164 163 165 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(insn 165 164 166 17 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 166 165 167 17 (var_location:SI D#2 (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 167 166 168 17 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 168 167 169 17 (var_location:SI PeriphClk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 169 168 170 17 (var_location:SI PrescalerValue (reg:SI 158 [ pretmp_93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 170 169 171 17 (var_location:SI OverSampling (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 171 170 172 17 (var_location:SI BaudRate (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 172 171 173 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1875:22 -1
     (nil))
(debug_insn 173 172 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1879:3 -1
     (nil))
(debug_insn 174 173 175 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1880:3 -1
     (nil))
(debug_insn 175 174 178 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:3 -1
     (nil))
(insn 178 175 179 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158 [ pretmp_93 ])
            (const_int 11 [0xb]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 179 178 180 17 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 264)
(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1886:8 -1
     (nil))
(debug_insn 182 181 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:8 -1
     (nil))
(insn 183 182 184 18 (set (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 184 183 185 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
        (nil)))
(jump_insn 185 184 186 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 209)
(note 186 185 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 191 186 201 19 NOTE_INSN_DELETED)
(note 201 191 187 19 NOTE_INSN_DELETED)
(debug_insn 187 201 188 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:5 -1
     (nil))
(insn 188 187 189 19 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 19 (set (reg:SI 185 [ USART_PRESCALER_TAB[_54] ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 182)) [1 USART_PRESCALER_TAB[_54]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [1 USART_PRESCALER_TAB[_54]+0 S4 A32])
            (nil))))
(insn 190 189 192 19 (set (reg:SI 184)
        (udiv:SI (reg/v:SI 127 [ periphclk ])
            (reg:SI 185 [ USART_PRESCALER_TAB[_54] ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 185 [ USART_PRESCALER_TAB[_54] ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ periphclk ])
            (nil))))
(insn 192 190 193 19 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 125 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 147 {*arm_shiftsi3}
     (nil))
(insn 193 192 197 19 (set (reg:SI 188)
        (plus:SI (ashift:SI (reg:SI 184)
                (const_int 1 [0x1]))
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg:SI 184)
            (nil))))
(insn 197 193 194 19 (set (reg:SI 189)
        (const_int 65520 [0xfff0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 197 195 19 (set (reg:SI 146 [ _60 ])
        (udiv:SI (reg:SI 188)
            (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 195 194 196 19 (var_location:SI usartdiv (and:SI (reg:SI 146 [ _60 ])
        (const_int 65535 [0xffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:14 -1
     (nil))
(debug_insn 196 195 198 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:5 -1
     (nil))
(insn 198 196 199 19 (set (reg/v:SI 147 [ brrtemp ])
        (and:SI (reg:SI 146 [ _60 ])
            (reg:SI 189))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_EQUAL (and:SI (reg:SI 146 [ _60 ])
                (const_int 65520 [0xfff0]))
            (nil))))
(debug_insn 199 198 200 19 (var_location:SI brrtemp (reg/v:SI 147 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 -1
     (nil))
(debug_insn 200 199 202 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:5 -1
     (nil))
(insn 202 200 203 19 (set (reg:SI 191)
        (zero_extract:SI (reg:SI 146 [ _60 ])
            (const_int 3 [0x3])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:16 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 146 [ _60 ])
        (nil)))
(insn 203 202 204 19 (set (reg/v:SI 150 [ brrtemp ])
        (ior:SI (reg:SI 191)
            (reg/v:SI 147 [ brrtemp ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 147 [ brrtemp ])
            (nil))))
(debug_insn 204 203 205 19 (var_location:SI brrtemp (reg/v:SI 150 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:13 -1
     (nil))
(debug_insn 205 204 206 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1895:5 -1
     (nil))
(insn 206 205 8 19 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [1 USARTx_24(D)->BRR+0 S4 A32])
        (reg/v:SI 150 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1895:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ brrtemp ])
        (nil)))
(insn 8 206 294 19 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 294 8 295 19 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 295 294 209)
(code_label 209 295 210 20 27 (nil) [1 uses])
(note 210 209 215 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 215 210 211 20 NOTE_INSN_DELETED)
(debug_insn 211 215 212 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:5 -1
     (nil))
(insn 212 211 213 20 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 20 (set (reg:SI 195 [ USART_PRESCALER_TAB[_67] ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 192)) [1 USART_PRESCALER_TAB[_67]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [1 USART_PRESCALER_TAB[_67]+0 S4 A32])
            (nil))))
(insn 214 213 216 20 (set (reg:SI 194)
        (udiv:SI (reg/v:SI 127 [ periphclk ])
            (reg:SI 195 [ USART_PRESCALER_TAB[_67] ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 195 [ USART_PRESCALER_TAB[_67] ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ periphclk ])
            (nil))))
(insn 216 214 217 20 (set (reg:SI 197)
        (plus:SI (lshiftrt:SI (reg:SI 125 [ _13 ])
                (const_int 1 [0x1]))
            (reg:SI 194))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 217 216 301 20 (set (reg:SI 199)
        (udiv:SI (reg:SI 197)
            (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(insn 301 217 220 20 (set (reg:SI 157 [ _73 ])
        (zero_extend:SI (subreg:HI (reg:SI 199) 0))) 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 220 301 7 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [1 USARTx_24(D)->BRR+0 S4 A32])
        (reg:SI 157 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _73 ])
        (nil)))
(insn 7 220 296 20 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 296 7 297 20 (set (pc)
        (label_ref 221)) 284 {*arm_jump}
     (nil)
 -> 221)
(barrier 297 296 264)
(code_label 264 297 263 21 29 (nil) [1 uses])
(note 263 264 9 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 9 263 221 21 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 221 9 222 22 24 (nil) [4 uses])
(note 222 221 223 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 22 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:SI PeriphClk (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 225 224 226 22 (var_location:SI PrescalerValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 226 225 227 22 (var_location:SI OverSampling (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 227 226 228 22 (var_location:SI BaudRate (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 228 227 229 22 (var_location:SI brrtemp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 229 228 230 22 (var_location:SI periphclk (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 22 (var_location:QI status (subreg:QI (reg/v:SI 159 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 231 230 232 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":296:7 -1
     (nil))
(debug_insn 232 231 233 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 233 232 234 22 (var_location:SI D#1 (mem:SI (debug_expr:SI D#3) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 234 233 235 22 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 235 234 236 22 (var_location:SI PrescalerValue (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 236 235 237 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1219:22 -1
     (nil))
(debug_insn 237 236 238 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 -1
     (nil))
(insn 238 237 300 22 (set (reg:SI 136 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 44 [0x2c])) [1 USARTx_24(D)->PRESC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 238 239 22 (set (reg:SI 202)
        (zero_extend:SI (subreg:HI (reg:SI 158 [ pretmp_93 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158 [ pretmp_93 ])
        (nil)))
(insn 239 300 242 22 (set (reg:SI 201)
        (and:SI (reg:SI 136 [ _46 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _46 ])
        (nil)))
(insn 242 239 243 22 (set (reg:SI 139 [ _49 ])
        (ior:SI (reg:SI 201)
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_DEAD (reg:SI 201)
            (nil))))
(insn 243 242 298 22 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 44 [0x2c])) [1 USARTx_24(D)->PRESC+0 S4 A32])
        (reg:SI 139 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 139 [ _49 ])
            (nil))))
(jump_insn 298 243 299 22 (set (pc)
        (label_ref 244)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1222:1 284 {*arm_jump}
     (nil)
 -> 244)
(barrier 299 298 260)
(code_label 260 299 259 23 28 (nil) [1 uses])
(note 259 260 10 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 244 23 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 244 10 245 24 17 (nil) [1 uses])
(note 245 244 246 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 24 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 247 246 248 24 (var_location:SI PrescalerValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 248 247 249 24 (var_location:QI status (subreg:QI (reg/v:SI 159 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 249 248 254 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":307:3 -1
     (nil))
(insn 254 249 255 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 159 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":308:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 159 [ <retval> ])
        (nil)))
(insn 255 254 311 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":308:1 -1
     (nil))
(note 311 255 0 NOTE_INSN_DELETED)

;; Function LL_USART_StructInit (LL_USART_StructInit, funcdef_no=764, decl_uid=10958, cgraph_uid=768, symbol_order=768)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r114 costs: LO_REGS:0 HI_REGS:12000 CALLER_SAVE_REGS:12000 EVEN_REG:12000 GENERAL_REGS:12000 VFP_D0_D7_REGS:104000 VFP_LO_REGS:104000 ALL_REGS:104000 MEM:65000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:130000 VFP_LO_REGS:130000 ALL_REGS:130000 MEM:81000


Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:12000 CALLER_SAVE_REGS:12000 EVEN_REG:12000 GENERAL_REGS:12000 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000

;;   ======================================================
;;   -- basic block 2 from 32 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r122                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r115=0x2580                             :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 r119=0xc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   8 [r113]=r114                             :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  20 [r113+0x10]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 [r113+0x14]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 [r113+0x18]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 [r113+0x1c]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 29


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,8u} r114={1d,6u} r115={1d,1u} r119={1d,1u} r122={1d,1u} 
;;    total ref usage 55{30d,25u,0e} in 21{21 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:3 -1
     (nil))
(insn 32 6 2 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ USART_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_InitStruct ])
        (nil)))
(insn 2 32 7 2 (set (reg/v/f:SI 113 [ USART_InitStruct ])
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 7 2 10 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 7 22 2 (set (reg:SI 115)
        (const_int 9600 [0x2580])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 10 8 2 (set (reg:SI 119)
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 22 9 2 (set (mem:SI (reg/v/f:SI 113 [ USART_InitStruct ]) [1 USART_InitStruct_2(D)->PrescalerValue+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 4 [0x4])) [1 USART_InitStruct_2(D)->BaudRate+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":322:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 8 [0x8])) [1 USART_InitStruct_2(D)->DataWidth+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":322:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":323:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 12 [0xc])) [1 USART_InitStruct_2(D)->StopBits+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":323:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":324:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 16 [0x10])) [1 USART_InitStruct_2(D)->Parity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":324:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:3 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 20 [0x14])) [1 USART_InitStruct_2(D)->TransferDirection+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":326:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 24 [0x18])) [1 USART_InitStruct_2(D)->HardwareFlowControl+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":326:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":327:3 -1
     (nil))
(insn 29 27 33 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_2(D)->OverSampling+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":327:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ USART_InitStruct ])
            (nil))))
(note 33 29 0 NOTE_INSN_DELETED)

;; Function LL_USART_ClockInit (LL_USART_ClockInit, funcdef_no=765, decl_uid=10961, cgraph_uid=769, symbol_order=769)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_USART_ClockInit

Dataflow summary:
def_info->table_size = 43, use_info->table_size = 47
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r122={1d,1u} r123={1d,2u} r125={2d,2u} r126={1d,4u} r127={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 94{45d,49u,0e} in 39{39 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 126 127 128 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 126 127 128 138 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  def 	 113 122 125 129 130 131 132 133 134 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 113 122 125 129 130 131 132 133 134 135 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(0){ }u44(7){ }u45(13){ }u46(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 56 to worklist
  Adding insn 38 to worklist
  Adding insn 28 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 47 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 5 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
  Adding insn 6 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
  Adding insn 20 to worklist
  Adding insn 3 to worklist
  Adding insn 55 to worklist
  Adding insn 2 to worklist
  Adding insn 54 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20000 VFP_LO_REGS:20000 ALL_REGS:20000 MEM:10500
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27000 VFP_LO_REGS:27000 ALL_REGS:27000 MEM:13000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r113 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000

;;   ======================================================
;;   -- basic block 2 from 54 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 r138=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r126=r138                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  55 r139=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 r123=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r127=r139                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 {cc=cmp(r123&0x1,0);r128=r123&0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 pc={(cc!=0)?L53:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r130=[r127]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 r131=[r127+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r113=[r126+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 r129=r130|r131                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  36 r136=r113&0xfffffffffffff0ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   5 r125=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  32 r133=[r127+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  33 r132=r129|r133                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  34 r135=[r127+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  35 r134=r132|r135                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  37 r122=r134|r136                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 [r126+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  56 pc=L39                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 23
;;   new tail = 56

;;   ======================================================
;;   -- basic block 4 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r125=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 5 from 41 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 loc r125#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r0=r125                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 41
;;   new tail = 48


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_ClockInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r122={1d,1u} r123={1d,2u} r125={2d,2u} r126={1d,4u} r127={1d,4u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 94{45d,49u,0e} in 39{39 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 19 2 NOTE_INSN_FUNCTION_BEG)
(note 19 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 19 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":349:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":350:3 -1
     (nil))
(debug_insn 13 12 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:3 -1
     (nil))
(insn 54 13 2 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(insn 2 54 14 2 (set (reg/v/f:SI 126 [ USARTx ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 14 2 15 2 (var_location:SI USARTx (reg/v/f:SI 126 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":653:26 -1
     (nil))
(debug_insn 16 15 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:3 -1
     (nil))
(insn 55 16 17 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ USART_ClockInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_ClockInitStruct ])
        (nil)))
(insn 17 55 18 2 (set (reg:SI 123 [ _17 ])
        (mem/v:SI (reg/v/f:SI 126 [ USARTx ]) [1 USARTx_14(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 3 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:7 -1
     (nil))
(insn 3 18 20 2 (set (reg/v/f:SI 127 [ USART_ClockInitStruct ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 20 3 21 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 123 [ _17 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 128)
                (and:SI (reg:SI 123 [ _17 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:6 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 123 [ _17 ])
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":357:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":360:5 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":361:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":362:5 -1
     (nil))
(debug_insn 27 26 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 -1
     (nil))
(insn 29 27 30 3 (set (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
        (mem:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ]) [1 USART_ClockInitStruct_15(D)->ClockOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 28 3 (set (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [1 USART_ClockInitStruct_15(D)->ClockPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 30 31 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_14(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 28 36 3 (set (reg:SI 129)
        (ior:SI (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
            (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ])
        (expr_list:REG_DEAD (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
            (nil))))
(insn 36 31 5 3 (set (reg:SI 136)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 5 36 32 3 (set (reg/v:SI 125 [ <retval> ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 32 5 33 3 (set (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 8 [0x8])) [1 USART_ClockInitStruct_15(D)->ClockPhase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 132)
        (ior:SI (reg:SI 129)
            (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ])
        (expr_list:REG_DEAD (reg:SI 129)
            (nil))))
(insn 34 33 35 3 (set (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 12 [0xc])) [1 USART_ClockInitStruct_15(D)->LastBitClockPulse+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ USART_ClockInitStruct ])
        (nil)))
(insn 35 34 37 3 (set (reg:SI 134)
        (ior:SI (reg:SI 132)
            (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 37 35 38 3 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 134)
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg:SI 134)
            (nil))))
(insn 38 37 56 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_14(D)->CR2+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(jump_insn 56 38 57 3 (set (pc)
        (label_ref 39)) 284 {*arm_jump}
     (nil)
 -> 39)
(barrier 57 56 53)
(code_label 53 57 52 4 44 (nil) [1 uses])
(note 52 53 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 52 39 4 (set (reg/v:SI 125 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":379:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 39 6 40 5 43 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (var_location:QI status (subreg:QI (reg/v:SI 125 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 42 41 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":382:3 -1
     (nil))
(insn 47 42 48 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 125 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":383:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ <retval> ])
        (nil)))
(insn 48 47 58 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":383:1 -1
     (nil))
(note 58 48 0 NOTE_INSN_DELETED)

;; Function LL_USART_ClockStructInit (LL_USART_ClockStructInit, funcdef_no=766, decl_uid=10963, cgraph_uid=770, symbol_order=770)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 20 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_ClockStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} r118={1d,1u} 
;;    total ref usage 45{28d,17u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ USART_ClockInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":392:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_ClockInitStruct ])
        (nil)))
(insn 2 20 7 2 (set (reg/v/f:SI 113 [ USART_ClockInitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":392:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ]) [1 USART_ClockInitStruct_2(D)->ClockOutput+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":395:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [1 USART_ClockInitStruct_2(D)->ClockPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":395:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":397:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 8 [0x8])) [1 USART_ClockInitStruct_2(D)->ClockPhase+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":397:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":399:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 12 [0xc])) [1 USART_ClockInitStruct_2(D)->LastBitClockPulse+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":399:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ USART_ClockInitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)
