$date
	Wed Feb 14 00:07:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_selector $end
$scope module selectorA $end
$var wire 4 ! in1 [3:0] $end
$var wire 4 " in2 [3:0] $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$scope function func_selector1 $end
$var reg 4 ' in1 [3:0] $end
$var reg 1 ( s0 $end
$var reg 1 ) s1 $end
$upscope $end
$scope function func_selector2 $end
$var reg 4 * in2 [3:0] $end
$var reg 1 + s0 $end
$var reg 1 , s1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
b1100 *
x)
x(
b1010 '
x&
x%
x$
x#
b1100 "
b1010 !
$end
#1
0&
0)
0(
0%
0,
0+
0$
0#
#2
1&
1(
1+
1#
#3
0&
1)
0(
1%
1,
0+
1$
0#
#4
1&
1(
1+
1#
#14
