verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/CounterSlow/work/planAhead/CounterSlow/CounterSlow.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/CounterSlow/work/planAhead/CounterSlow/CounterSlow.srcs/sources_1/imports/verilog/counter_3.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/CounterSlow/work/planAhead/CounterSlow/CounterSlow.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "C:/Users/TABLET0006/Box Sync/SUTD/ComputationStructures/Mojo/Mojo-Examples/CounterSlow/work/planAhead/CounterSlow/CounterSlow.srcs/sources_1/imports/verilog/mojo_top_0.v"
