

================================================================
== Vitis HLS Report for 'pu_comp'
================================================================
* Date:           Mon Sep  1 19:26:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44  |pu_comp_Pipeline_VITIS_LOOP_129_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      344|      227|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       31|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      366|      258|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44  |pu_comp_Pipeline_VITIS_LOOP_129_1  |        0|   3|  344|  227|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   3|  344|  227|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U57  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   5|   0|    5|          0|
    |grp_pu_comp_Pipeline_VITIS_LOOP_129_1_fu_44_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_87                                                |  16|   0|   16|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  22|   0|   22|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|res_address0   |  out|   16|   ap_memory|           res|         array|
|res_ce0        |  out|    1|   ap_memory|           res|         array|
|res_we0        |  out|    1|   ap_memory|           res|         array|
|res_d0         |  out|   32|   ap_memory|           res|         array|
|a_value        |   in|   32|     ap_none|       a_value|        scalar|
|a_y            |   in|   16|     ap_none|           a_y|        scalar|
|Dbuf_address0  |  out|   16|   ap_memory|          Dbuf|         array|
|Dbuf_ce0       |  out|    1|   ap_memory|          Dbuf|         array|
|Dbuf_q0        |   in|   32|   ap_memory|          Dbuf|         array|
|K              |   in|   30|     ap_none|             K|        scalar|
+---------------+-----+-----+------------+--------------+--------------+

