<?xml version="1.0" encoding="UTF-8"?>
<devdesc version="0.1"
         xsi:schemaLocation="http://www.section5.ch/dclib/schema/devdesc devdesc.xsd"
         xmlns="http://www.section5.ch/dclib/schema/devdesc"
         xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
         xmlns:xs="http://www.w3.org/2001/XMLSchema"
         xmlns:xi="http://www.w3.org/2001/XInclude"
         xmlns:ns22="http://www.w3.org/1999/xhtml"
         xmlns:ns2="http://www.xmlmind.com/xmleditor/schema/bugreport"
         xmlns:ns="http://www.section5.ch/dclib/schema/devdesc"
         xmlns:memmap="http://www.section5.ch/dclib/schema/memmap"
         xmlns:interfaces="http://www.section5.ch/dclib/schema/interfaces"
         xmlns:html="http://www.xmlmind.com/xmleditor/schema/xhtml"
         xmlns:hfp="http://www.w3.org/2001/XMLSchema-hasFacetAndProperty">
  <vendor>section5</vendor>

  <!--// (c) 2013-2015 Martin Strubel <strubel@section5.ch>
-->

  <revision>
    <major>0</major>

    <minor>0</minor>

    <extension>develop</extension>
  </revision>

  <header language="C">// #include &lt;stdlib.h&gt;
</header>

  <header language="VHDL">library work;
use work.busdef.all;
use work.global_config.all;</header>

  <device id="system_map" name="MaSoCist_beatrix" protocol="REGISTER">
    <!--Changes:
0.1: First HW freeze
0.2: SIC modifications
0.3: UART_CONTROL mapping, SPI 32 bit
0.4: LCD core upgraded. NOT FOR RELEASE!!-->

    <revision>
      <major>0</major>

      <minor>4</minor>

      <extension>[develop]</extension>
    </revision>

    <registermap endian="LITTLE" hidden="true" name="port_pseudo_registers"
                 nodecode="true">
      <!-- This register map is abused for pin definitions. It is not decoded, see flags 'hidden' and 'nodecode'-->

      <info>This pseudo register map contains port pin definitions for peripherals</info>

      <register access="RO" addr="0x02" id="scache">
        <info>System I/O for SCache</info>

        <bitfield access="RO" lsb="0" msb="0" name="reset">
          <info>Reset pin</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="1" name="sel">
          <info>Cache select pin</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="irq">
          <info>IRQ out pin</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="hold"/>

        <bitfield access="WO" lsb="2" msb="CONFIG_BRAM_ADDR_WIDTH-1"
                  name="da_phys"/>

        <bitfield access="RO" lsb="2" msb="CONFIG_ADDR_WIDTH-1" name="da_virt"/>

        <bitfield access="WO" lsb="2" msb="CONFIG_BRAM_ADDR_WIDTH-1"
                  name="ia_phys"/>

        <bitfield access="RO" lsb="2" msb="CONFIG_ADDR_WIDTH-1" name="ia_virt"/>
      </register>

      <register addr="0x00" id="sysio">
        <bitfield access="RO" lsb="0" msb="15" name="dbgcount"/>
      </register>

      <register addr="0x00" id="perio_i2c">
        <info>i2c peripheral pins</info>

        <bitfield access="RW" lsb="0" msb="0" name="sda">
          <info>i2c data</info>
        </bitfield>

        <bitfield access="RW" lsb="1" msb="1" name="scl">
          <info>i2c clock</info>
        </bitfield>
      </register>

      <register addr="0x02" id="uartio">
        <info>Pseudo register for UART I/Os</info>

        <bitfield access="WO" lsb="2" msb="2" name="tx">
          <info>UART TX line</info>
        </bitfield>

        <bitfield access="RO" lsb="3" msb="3" name="rx">
          <info>UART RX line</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="rxirq"/>
      </register>

      <register addr="0x02" id="spio">
        <info>Pseudo register for SPI I/Os</info>

        <bitfield access="WO" lsb="0" msb="0" name="cs">
          <info>Low active Chip Select</info>
        </bitfield>

        <bitfield access="WO" lsb="1" msb="1" name="sclk">
          <info>SPI clock</info>
        </bitfield>

        <bitfield access="WO" lsb="2" msb="2" name="mosi">
          <info>Master data out</info>
        </bitfield>

        <bitfield access="RO" lsb="3" msb="3" name="miso">
          <info>Master data in</info>
        </bitfield>
      </register>

      <register addr="0x00" id="tmrio">
        <bitfield access="WO" lsb="0" msb="CONFIG_NUM_TMR-1" name="pwm_enable"/>

        <bitfield access="WO" lsb="0" msb="0" name="pwm_clken"/>
      </register>

      <register addr="0x00" id="pwmio">
        <bitfield access="RO" lsb="0" msb="0" name="enable"/>

        <bitfield access="WO" lsb="0" msb="0" name="irq">
          <info>IRQ request pin. When the timer unit requests an interrupt, this pin is high.</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="output">
          <info>Timer output pin</info>
        </bitfield>

        <bitfield access="RO" lsb="0" msb="0" name="pwmclk">
          <info>PWM clock, when separate</info>
        </bitfield>

        <bitfield access="RO" lsb="0" msb="0" name="pwm_clken">
          <info>PWM clock, when separate</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x02" id="sicio">
        <info>System Interrupt Controller</info>

        <bitfield access="RO" lsb="0" msb="0" name="reset">
          <info>Reset pin</info>
        </bitfield>

        <bitfield access="RO" lsb="0" msb="0" name="nmi">
          <info>Non maskable interrupt (exceptions)</info>
        </bitfield>

        <bitfield access="RO" lsb="0" msb="3" name="irq_in">
          <info>IRQ input pins</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="irq_out">
          <info>IRQ output (masked) pins</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="0" name="irq_ovr">
          <info>IRQ override signal (priority)</info>
        </bitfield>

        <bitfield access="WO" lsb="0" msb="CONFIG_BRAM_ADDR_WIDTH-1"
                  name="ivaddr">
          <info>Interrupt vector address, 16 bit only</info>
        </bitfield>
      </register>

      <register addr="0x00" id="lcdio">
        <bitfield access="WO" lsb="0" msb="0" name="a0"/>

        <bitfield access="WO" lsb="0" msb="0" name="cs"/>

        <bitfield access="WO" lsb="0" msb="0" name="bgled"/>

        <bitfield access="WO" lsb="0" msb="0" name="rst"/>

        <bitfield access="WO" lsb="0" msb="0" name="wr"/>

        <bitfield access="WO" lsb="0" msb="0" name="rd"/>

        <bitfield access="RO" lsb="0" msb="7" name="idata"/>

        <bitfield access="WO" lsb="0" msb="7" name="odata"/>
      </register>

      <register addr="0x02" id="mio" size="2">
        <info>GPIO I/O out</info>

        <bitfield access="RO" lsb="0" msb="15" name="gpio_in"/>

        <bitfield access="WO" lsb="0" msb="15" name="gpio_out"/>

        <bitfield access="WO" lsb="0" msb="15" name="gpio_dir"/>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="pinmap_default" name="default_pin_map"
                 nodecode="true" offset="0x0000">
      <info>Pseudo register map for internal pin mapping definitions only</info>

      <register addr="0x00" id="IRQ_DEFAULT_MAP">
        <info>IRQ default pin map</info>

        <bitfield lsb="0" msb="0" name="PINMAP_IRQ_UART0">
          <info>UART0 IRQ</info>
        </bitfield>

        <bitfield lsb="1" msb="3" name="PINMAP_IRQ_TIMER">
          <info>TIMER IRQ</info>
        </bitfield>
      </register>

      <register addr="0x00" id="IRQ_PAPILIO">
        <info>IRQ pin map for Papilio style boards</info>

        <bitfield lsb="0" msb="0" name="PINMAP_IRQ_TIMER0">
          <info>Timer interrupt</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="PINMAP_IRQ_TIMER1">
          <info>Timer interrupt</info>
        </bitfield>
      </register>

      <register addr="0x00" id="IRQ_SCACHE">
        <info>IRQ pin map for Papilio Board with SCache option</info>

        <bitfield lsb="0" msb="0" name="PINMAP_IRQ_RESERVED">
          <info>Reserved (former SCache interrupt)</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="PINMAP_IRQ_TIMERA">
          <info>TIMER interrupt</info>
        </bitfield>
      </register>
    </registermap>

    <registermap endian="LITTLE" hidden="true" name="core_capabilities"
                 nodecode="true">
      <register addr="0x00" id="Zealot">
        <bitfield lsb="0" msb="2" name="TAP_INTERFACE"/>

        <bitfield lsb="3" msb="3" name="HAVE_EMULATION"/>

        <bitfield lsb="4" msb="4" name="HAVE_FLIX"/>

        <bitfield lsb="5" msb="5" name="HAVE_COTTONPICKEN"/>

        <bitfield lsb="6" msb="7" name="CODE_CUSTOM_CODEWINDOW"/>

        <bitfield lsb="8" msb="15" name="CODE_PLATFORM"/>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="soc_mmr" name="MMR" nodecode="true"
                 offset="0x78000">
      <info>This address map contains definitions for the address bit decoding only</info>

      <register addr="0x00" id="addrdecode_dummy" size="4">
        <!--Very important dummy register, specifying the address slicing-->

        <info>Generic address decode pseudo register</info>

        <bitfield lsb="0" msb="5" name="MMR_CFG_sys">
          <info>Address space reserved for the System Config module</info>
        </bitfield>

        <bitfield lsb="0" msb="4" name="MMR_CFG_spi">
          <info>Address space reserved for the SPI module</info>
        </bitfield>

        <bitfield lsb="0" msb="4" name="MMR_CFG_gpio">
          <info>GPIO configuration address space</info>
        </bitfield>

        <bitfield lsb="0" msb="4" name="MMR_CFG_tmr">
          <info>Timer module address decoder portion</info>
        </bitfield>

        <bitfield lsb="0" msb="4" name="MMR_CFG_pwm">
          <info>PWM address decoder portion</info>
        </bitfield>

        <bitfield lsb="0" msb="4" name="MMR_CFG_uart">
          <info>PWM address decoder portion</info>
        </bitfield>

        <bitfield lsb="0" msb="6" name="MMR_CFG_sic">
          <info>System interrupt controller address space</info>
        </bitfield>

        <bitfield lsb="0" msb="3" name="MMR_CFG_lcd">
          <info>LCD driver register space
</info>
        </bitfield>

        <bitfield lsb="0" msb="5" name="MMR_CFG_cache">
          <info>Cache config address space</info>
        </bitfield>

        <bitfield lsb="0" msb="12" name="MMR_CFG_spad"/>

        <!--Reserved bitfield names: Those are the fields specifying the unit number and bus number-->

        <bitfield lsb="8" msb="11" name="MMR_SELECT_perio">
          <info>The select bit for the perio unit (max. 16 units)</info>
        </bitfield>

        <bitfield lsb="13" msb="14" name="MMR_SELECT_bus">
          <info>The bit vector for the wb bus selection</info>
        </bitfield>

        <bitfield lsb="4" msb="5" name="MMR_SELECT_DEVINDEX_I2C"/>

        <bitfield lsb="5" msb="5" name="MMR_SELECT_DEVINDEX_GPIO">
          <info>The bit field to select the GPIO controller index</info>
        </bitfield>

        <bitfield lsb="5" msb="7" name="MMR_SELECT_DEVINDEX_PWM">
          <info>The bit field to select the PWM controller index</info>
        </bitfield>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="sys" name="SysCtrl">
      <register access="RW" addr="0x00" id="SysCtrl" size="1">
        <info>System control register</info>

        <bitfield lsb="0" msb="0" name="PERIO_RESET">
          <info>1: Reset peripheral I/O section</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="SYS_RESET">
          <info>System reset. Resets entire CPU (1 active)</info>
        </bitfield>

        <default>xxxxx000</default>
      </register>

      <register access="WO" addr="0x04" id="CRC16_ValueInit" size="2"
                volatile="true">
        <info>WriteOnly initialization CRC16 value</info>
      </register>

      <register access="RO" addr="0x04" id="CRC16_Value" size="2"
                volatile="false">
        <info>Current CRC16 value</info>
      </register>

      <register access="WO" addr="0x08" id="CRC16_Data" size="1"
                volatile="true">
        <info>Writing a 8 bit value to this register updates the CRC16 value</info>
      </register>

      <!--If you need to extend this map, MAKE SURE to move the following registers always to the end of the map (according to the width
of the CFG_sys bitfield) to preserve downwards compatibility such that newer embedded software is able to detect older hardware.
DO NOT move them to the bottom without checking CFG_sys!-->

      <register addr="0x10" id="DBG1" size="4"/>

      <register addr="0x14" id="DBG2" size="4"/>

      <register access="RO" addr="0x34" id="Magic" size="4">
        <info>Magic number (typically CPU ID). Used for detection.</info>
      </register>

      <register access="RO" addr="0x38" id="SocInfo" size="2">
        <info>System type identification field</info>

        <bitfield lsb="0" msb="3" name="SOCREV">
          <info>SoC Revision</info>
        </bitfield>

        <bitfield lsb="4" msb="7" name="CPUARCH">
          <info>CPU architecture field (undocumented)</info>
        </bitfield>

        <bitfield lsb="10" msb="15" name="CPUFLAGS">
          <info>Core specific CPU flags (undocumented)</info>
        </bitfield>

        <!--Important: Do not change the CPU flags. They are hardcoded in the HDL.-->

        <bitfield lsb="8" msb="8" name="HAVE_DCACHE">
          <info>1: SoC has DCACHE support</info>
        </bitfield>

        <bitfield lsb="9" msb="9" name="HAVE_ICACHE">
          <info>1: SoC has ICACHE support</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x3c" id="HWVersion" size="4">
        <info>Hardware revision word. Reserved for Simulation: 0xff01</info>

        <bitfield lsb="0" msb="7" name="REV_MINOR">
          <info>Minor hardware revision number</info>
        </bitfield>

        <bitfield lsb="8" msb="15" name="REV_MAJOR">
          <info>Major hardware revision number</info>
        </bitfield>

        <bitfield lsb="16" msb="31" name="CONFIG_ID">
          <info>Configuration ID</info>
        </bitfield>
      </register>

      <!--Note MMR address range, no register higher than HW_VERSION.-->
    </registermap>

    <registermap endian="BIG" id="cache" name="SCACHE">
      <register access="WO" addr="0x00" id="CacheControl" size="1"
                volatile="true">
        <info>Cache control register</info>

        <bitfield lsb="3" msb="3" name="IACK">
          <info>Cache interrupt acknowledge. Writing this bit as '1' clears the cache interrupt signal.</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="DACK">
          <info>Cache interrupt acknowledge. Writing this bit as '1' clears the cache interrupt signal.</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="ICACHE_ENABLE">
          <info>Set to enable cache</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="DCACHE_ENABLE">
          <info>Set to enable cache</info>
        </bitfield>

        <default>xxxxxx00</default>
      </register>

      <register access="RO" addr="0x00" id="CacheStatus" size="1"
                volatile="true">
        <info>Cache status register</info>

        <bitfield lsb="3" msb="3" name="IMISS">
          <info>Read access MISS to ICACHE page</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="DMISS">
          <info>Read access MISS to DCACHE page</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="ICACHE_EN">
          <info>ICACHE active</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="DCACHE_EN">
          <info>DCACHE active</info>
        </bitfield>

        <default>xxxxSS00</default>
      </register>

      <register addr="0x04" id="DCacheOffset" size="2">
        <info>Cache address offset for data cache page</info>
      </register>

      <register addr="0x08" id="ICacheOffset" size="2">
        <info>Cache address offset for instruction cache page</info>
      </register>

      <register addr="0x10" id="DCacheMask" size="3">
        <info>Mask for address evaluation (AND combination)</info>
      </register>

      <register addr="0x14" id="DCachePageMask" size="3">
        <info>Data cache page mask [DEVELOPMENT]. May disappear in future.</info>
      </register>

      <register addr="0x18" id="DCacheAddr" size="3">
        <info>Address to compare with after masking with CacheMask</info>
      </register>

      <register access="RO" addr="0x1c" id="DCacheHitAddr" size="3">
        <info>Stored address of addressing attempt causing a miss</info>
      </register>

      <register addr="0x20" id="ICacheMask" size="3">
        <info>Mask for address evaluation (AND combination)</info>
      </register>

      <register addr="0x24" id="ICachePageMask" size="3">
        <info>Instruction cache page mask [DEVELOPMENT]. May disappear in future.</info>
      </register>

      <register addr="0x28" id="ICacheAddr" size="3">
        <info>Address to compare with after masking with CacheMask</info>
      </register>

      <register access="RO" addr="0x2c" id="ICacheHitAddr" size="3">
        <info>Stored address of addressing attempt causing a miss</info>
      </register>
    </registermap>

    <registermap endian="BIG" id="sic" name="IRQ" size="16">
      <info>System interrupt controller register map</info>

      <register access="RW" addr="0x00" id="SIC_IMASK" size="1">
        <info>System interrupt mask. When '1', interrupt is enabled</info>

        <default>00</default>
      </register>

      <register access="RO" addr="0x04" id="SIC_ILAT" size="1">
        <info>IRQ latch register. When IRQ was just received, the corresponding bit is set</info>
      </register>

      <register access="RO" addr="0x08" id="SIC_IPEND" size="1">
        <info>IRQ pending register. When enabled in SIC_IMASK, a latched IRQ is marked '1' in this register when pending.</info>
      </register>

      <register access="WO" addr="0x08" id="SIC_IPEND_W1C" size="1"
                volatile="true">
        <info>When IRQ is pending, clear the corresponding IPEND flag by writing a '1' to this register</info>
      </register>

      <register access="WO" addr="0x04" id="SIC_ILAT_W1C" size="1"
                volatile="true">
        <info>When IRQ is latched, clear the corresponding ILAT flag by writing a '1' to this register</info>
      </register>

      <register access="RW" addr="0x0c" id="SIC_IAR" size="2">
        <info>Interrupt assignment register</info>

        <bitfield lsb="0" msb="12" name="IAR">
          <info>IRQ channel mapping</info>
        </bitfield>

        <default>XXXX101011100100</default>
      </register>

      <register access="RW" addr="0x10" id="SIC_IV0" size="2">
        <info>Interrupt vector 0</info>
      </register>

      <register access="RW" addr="0x14" id="SIC_IV1" size="2">
        <info>Interrupt vector 1</info>
      </register>

      <register access="RW" addr="0x18" id="SIC_IV2" size="2">
        <info>Interrupt vector 2</info>
      </register>

      <register access="RW" addr="0x1c" id="SIC_IV3" size="2">
        <info>Interrupt vector 3</info>
      </register>

      <register access="RW" addr="0x20" id="SIC_EV0" size="2">
        <info>Exception Vector 0</info>
      </register>

      <register access="RO" addr="0x24" id="SIC_MISS" size="2">
        <info>Interrupt MISS register</info>
      </register>

      <register access="WO" addr="0x24" id="SIC_MISS_W1C" size="2"
                volatile="true">
        <info>Interrupt MISS register writeonly write-one-to-clear</info>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="gpio" name="GPIO" size="16">
      <info>A simple GPIO controller</info>

      <register access="RW" addr="0x00" id="GPIO_DIR" size="2">
        <info>IO direction register. '1': Output, '0': input</info>

        <default>0000</default>
      </register>

      <register access="RO" addr="0x04" id="GPIO_IN" size="2">
        <info>GPIO input (read) value</info>
      </register>

      <register access="RW" addr="0x08" id="GPIO_OUT" size="2" volatile="true">
        <!--This is volatile, because this out value is applied externally, when written-->

        <info>GPIO output value</info>
      </register>

      <register access="WO" addr="0x0c" id="GPIO_SET" size="2" volatile="true">
        <info>Write 1 to set</info>
      </register>

      <register access="WO" addr="0x10" id="GPIO_CLR" size="2" volatile="true">
        <info>Write 1 to clear</info>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="spi" name="SPI">
      <info>SPI master core registers</info>

      <register access="RW" addr="0x00" id="SPI_CONTROL" size="2">
        <info>SPI control register</info>

        <bitfield lsb="15" msb="15" name="SPIRESET">
          <info>Set 1 to reset SPI, 0 to resume</info>
        </bitfield>

        <bitfield lsb="14" msb="14" name="SPICS">
          <info>Set '0' to select SPI</info>
        </bitfield>

        <bitfield lsb="4" msb="8" name="NBITS">
          <info>Number of bits to transfer (up to 32)</info>
        </bitfield>

        <bitfield lsb="3" msb="3" name="LSBFIRST">
          <info>1; Send LSB first, 0: MSB first</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="CPHA">
          <info>Capture phase bit</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="CPOL">
          <info>Invert clock polarity</info>
        </bitfield>

        <bitfield lsb="0" msb="0" name="PUMP">
          <info>When set, access (R or W) to the SPIData register pumps a new transfer</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x04" id="SPI_STATUS" size="1">
        <info>SPI status register</info>

        <bitfield lsb="0" msb="0" name="SPIBUSY">
          <info>When 1, SPI is busy transferring data</info>
        </bitfield>

        <bitfield lsb="6" msb="7" name="SPIWIDTH">
          <info>SPI data width: 0: 8 bit, 1: 16 bit: 2: 32 bit</info>
        </bitfield>
      </register>

      <register access="RW" addr="0x0c" id="SPI_CLKDIV" size="2">
        <info>SPI clock divider register</info>

        <bitfield lsb="15" msb="15" name="CLKDIV_BYPASS">
          <info>When set, bypass clock divider</info>
        </bitfield>

        <bitfield lsb="0" msb="7" name="CLKDIV">
          <info>Clock divider value</info>
        </bitfield>

        <default>0XXXXXXX00000011</default>
      </register>

      <register access="WO" addr="0x08" id="SPI_TX" size="4" volatile="true">
        <info>SPI transmit register</info>
      </register>

      <register access="RO" addr="0x08" id="SPI_RX" size="4" volatile="true">
        <info>SPI receive register</info>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="tmr" name="TIMER" size="16">
      <register access="WO" addr="0x00" id="TIMER_START" size="2"
                volatile="true">
        <info>Write a '1' for each timer unit to be started.</info>
      </register>

      <register access="WO" addr="0x04" id="TIMER_STOP" size="2"
                volatile="true">
        <info>Write a '1' for each timer unit to be stopped.</info>
      </register>

      <register access="RO" addr="0x08" id="TIMER_STATUS" size="2">
        <info>Timer status register (reserved)</info>
      </register>

      <register access="RW" addr="0x0c" id="TIMER_CONFIG" size="2">
        <info>Timer config register</info>

        <bitfield lsb="0" msb="14" name="PWMCLKDIV">
          <info>Clock divider for PWM</info>
        </bitfield>

        <bitfield lsb="15" msb="15" name="CRESET">
          <info>When set, a write to TIMER_START resets clock div counter</info>
        </bitfield>

        <default>0000000000000000</default>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="pwm" name="PWM" size="16">
      <register access="RW" addr="0x00" id="PWM_CONFIG" size="1">
        <info>PWM configuration register</info>

        <bitfield lsb="0" msb="0" name="TMR_IRQEN">
          <info>Enable system IRQ for timer unit if '1'</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="PWM_DEFAULT">
          <info>Default pin value at PWM output</info>
        </bitfield>

        <bitfield lsb="6" msb="7" name="TMODE">
          <info>Timer mode. Not used in simple PWM implementation.</info>
        </bitfield>

        <default>00xxxx00</default>
      </register>

      <register access="RO" addr="0x04" id="PWM_STATUS" size="1">
        <info>PWM status</info>

        <bitfield lsb="1" msb="1" name="TMR_RUN">
          <info>'1' when timer running</info>
        </bitfield>

        <default>xxxxxx0x</default>
      </register>

      <register access="RW" addr="0x08" id="PWM_WIDTH" size="2">
        <info>The PWM interval length minus one. When the counter reaches this value, it resets to zero.</info>

        <default>0000</default>
      </register>

      <register access="RW" addr="0x0c" id="PWM_PERIOD" size="2">
        <info>The PWM period value (&lt;= PWM_WIDTH) minus one</info>

        <default>0000</default>
      </register>

      <register access="RO" addr="0x10" id="PWM_COUNTER" size="2">
        <info>Current PWM counter value. Volatile.</info>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="uart" name="UART" size="16">
      <register access="RW" addr="0x00" id="UART_CONTROL" size="2">
        <info>UART Control register</info>

        <bitfield lsb="0" msb="9" name="UART_CLKDIV">
          <info>(16x) Clock divider</info>
        </bitfield>

        <bitfield lsb="14" msb="14" name="RX_IRQ_ENABLE">
          <info>Enable receive IRQ</info>
        </bitfield>

        <bitfield lsb="15" msb="15" name="UART_RESET">
          <info>'1': Reset UART. Clear to run.</info>
        </bitfield>

        <default>00xxxx0000010000</default>
      </register>

      <register access="RO" addr="0x04" id="UART_STATUS" size="2">
        <info>UART status register</info>

        <bitfield lsb="0" msb="0" name="RXREADY">
          <info>Set when data ready in RX FIFO</info>
        </bitfield>

        <bitfield lsb="1" msb="1" name="TXREADY">
          <info>Set when TX FIFO ready for data</info>
        </bitfield>

        <bitfield lsb="2" msb="2" name="TXBUSY">
          <info>'1' when TX in progress</info>
        </bitfield>

        <bitfield lsb="5" msb="5" name="FRERR">
          <info>Sticky framing error. Set when stop bit not null. Reset by UART_RESET.</info>
        </bitfield>

        <bitfield lsb="6" msb="6" name="TXOVR">
          <info>Transmitter FIFO overrun. Cleared by UART_RESET.</info>
        </bitfield>

        <bitfield lsb="7" msb="7" name="RXOVR">
          <info>Receiver FIFO overrun. Cleared by UART_RESET.</info>
        </bitfield>

        <bitfield lsb="8" msb="10" name="BITCOUNT">
          <info>RX bit counter</info>
        </bitfield>

        <default>xxxxx000000xx000</default>
      </register>

      <register access="RO" addr="0x08" id="UART_RXR" size="2" volatile="true">
        <info>UART receiver register</info>

        <bitfield lsb="0" msb="7" name="RXDATA">
          <info>UART receive data</info>
        </bitfield>

        <bitfield lsb="8" msb="8" name="DVALID">
          <info>1 when data valid (mirror of RXREADY bit)</info>
        </bitfield>
      </register>

      <register access="WO" addr="0x08" id="UART_TXR" size="1" volatile="true">
        <info>UART transmitter register</info>
      </register>

      <register access="RO" addr="0x0c" id="UART_DBG" size="2">
        <info>UART debug register</info>
      </register>
    </registermap>

    <registermap endian="LITTLE" id="lcd" name="LCDIO">
      <info>Asynchronous parallel interface for LCD controller</info>

      <register access="RW" addr="0x40" id="PORTCTRL" size="2">
        <info>I/O port control</info>

        <bitfield lsb="0" msb="0" name="LCD_RESET">
          <info>RESET pin to the TFT screen (1: pull LCD_RST pin low)</info>
        </bitfield>

        <bitfield lsb="2" msb="4" name="BUSSETUP">
          <info>Setup cycles before WR/RD cycle</info>
        </bitfield>

        <bitfield lsb="5" msb="7" name="BUSHOLD">
          <info>Hold time after WR/RD cycle</info>
        </bitfield>

        <bitfield lsb="8" msb="8" name="BGLED">
          <info>Background illumination enable</info>
        </bitfield>

        <bitfield lsb="10" msb="10" name="WORDSIZE">
          <info>1: write 16 bit word, 0: 8 bit</info>
        </bitfield>

        <bitfield lsb="11" msb="11" name="EXPAND_RGB8">
          <info>1: Expand 8 bit RGB into RGB565 (resulting in two LCD write accesses)</info>
        </bitfield>

        <default>XXXX00X011111111</default>
      </register>

      <register access="RO" addr="0x44" id="PORTSTAT" size="1">
        <info>I/O port state</info>

        <bitfield lsb="0" msb="0" name="IOBUSY">
          <info>1 when I/O port busy</info>
        </bitfield>
      </register>

      <register access="WO" addr="0x48" id="IODATA" size="4" volatile="true">
        <info>I/O data, 8/16 bit write</info>

        <bitfield lsb="0" msb="15" name="LCDDATA">
          <info>Data written to LCD interface</info>
        </bitfield>

        <bitfield lsb="16" msb="16" name="LCDCMD">
          <info>Set when LCD command</info>
        </bitfield>

        <bitfield lsb="17" msb="17" name="W16">
          <info>Volatile current word size bit (see also WORDSIZE)</info>
        </bitfield>

        <bitfield lsb="18" msb="18" name="IOREAD">
          <info>When set, run a read cycle after this command</info>
        </bitfield>

        <bitfield lsb="19" msb="19" name="TERM_SEQ">
          <info>When set, terminate I/O sequence (release CS)</info>
        </bitfield>
      </register>

      <register access="RO" addr="0x48" id="IODATA_R" size="2">
        <info>I/O data, 8/16 bit read register</info>
      </register>
    </registermap>

    <!-- FIXME: This should go to the memory map definitions file -->

    <registermap endian="LITTLE" id="mmap_dcache" name="DCacheMmap"
                 nodecode="true" offset="0x20000">
      <info>Memory map definitions</info>

      <register addr="0x00" id="DCacheBase" size="2"/>
    </registermap>

    <registermap endian="LITTLE" id="mmap_icache" name="ICacheMmap"
                 nodecode="true" offset="0x8000">
      <info>Memory map definitions</info>

      <register addr="0x00" id="ICacheBase" size="2"/>
    </registermap>

    <group hidden="true" name="UNIT_MAP">
      <info>This group contains the device unit mapping for the I/O address decoder of the gensoc SoC. It must contain the reserved properties SelectPerio, SelectDevice, SelectCfg.</info>

      <!--This special property defines the global bit field used for the peripheral unit selection:-->

      <property name="SelectPerio" type="MODE">
        <info>Peripheral unit selection values</info>

        <regref bits="MMR_SELECT_perio" ref="addrdecode_dummy"/>

        <choice>
          <item name="sys">
            <value>0</value>
          </item>

          <item name="sic">
            <value>1</value>
          </item>

          <item name="gpio">
            <info>Selection value for the GPIO bank</info>

            <value>2</value>
          </item>

          <item name="spi">
            <info>Selection value for the SPI controller
</info>

            <value>3</value>
          </item>

          <item name="pwm">
            <info>Selection value for the PWM bank</info>

            <value>4</value>
          </item>

          <item name="tmr">
            <info>Selection value for the TIMER module</info>

            <value>5</value>
          </item>

          <item name="uart">
            <info>Selection value for the UART module</info>

            <value>6</value>
          </item>

          <item name="lcd">
            <info>Selection value for the LCD driver module</info>

            <value>7</value>
          </item>

          <item name="spad">
            <info>Scratch PAD selection</info>

            <value>14</value>
          </item>

          <item name="cache">
            <info>Selection value for the SCACHE controller
</info>

            <value>15</value>
          </item>
        </choice>
      </property>

      <!--This special struct defines the bit field used per device for multi device decoder generation:-->

      <struct name="SelectDevice">
        <property name="gpio" type="REGISTER">
          <regref bits="MMR_SELECT_DEVINDEX_GPIO" ref="addrdecode_dummy"/>
        </property>

        <property name="pwm" type="REGISTER">
          <regref bits="MMR_SELECT_DEVINDEX_PWM" ref="addrdecode_dummy"/>
        </property>
      </struct>

      <!--This Field selects the configuration address space per IP module:-->

      <struct name="SelectCfg">
        <property name="gpio" type="REGISTER">
          <regref bits="MMR_CFG_gpio" ref="addrdecode_dummy"/>
        </property>

        <property name="pwm" type="REGISTER">
          <regref bits="MMR_CFG_pwm" ref="addrdecode_dummy"/>
        </property>

        <property name="tmr" type="REGISTER">
          <regref bits="MMR_CFG_tmr" ref="addrdecode_dummy"/>
        </property>

        <property name="sys" type="REGISTER">
          <regref bits="MMR_CFG_sys" ref="addrdecode_dummy"/>
        </property>

        <property name="sic" type="REGISTER">
          <regref bits="MMR_CFG_sic" ref="addrdecode_dummy"/>
        </property>

        <property name="cache" type="REGISTER">
          <regref bits="MMR_CFG_cache" ref="addrdecode_dummy"/>
        </property>

        <property name="spi" type="REGISTER">
          <regref bits="MMR_CFG_spi" ref="addrdecode_dummy"/>
        </property>

        <property name="uart" type="REGISTER">
          <regref bits="MMR_CFG_uart" ref="addrdecode_dummy"/>
        </property>

        <property name="lcd" type="REGISTER">
          <regref bits="MMR_CFG_lcd" ref="addrdecode_dummy"/>
        </property>
      </struct>
    </group>

    <group hidden="true" name="INSTANCES">
      <info>This group contains the auto generated perio unit instances</info>

      <!--All optional instances that can be configured using menuconfig must contain a processing instruction (<?config CONFIG_*?>) for conditional
generation of the target XML file.-->

      <property name="sys" type="REGISTER">
        <info>System controller</info>

        <value/>
      </property>

      <array name="gpio">
        <?config CONFIG_GPIO?>

        <!--Multiple instances of a GPIO controller (each 16 I/O):

Does not work with gensoc < v0.13
-->

        <info>GPIO bank controller</info>

        <size>
          <value>CONFIG_NUM_GPIO</value>
        </size>

        <property access="RW" name="export" type="REGISTER">
          <regref ref="mio"/>
        </property>
      </array>

      <property name="sic" type="REGISTER">
        <?config CONFIG_SIC?>

        <info>System interrupt controller</info>

        <regref ref="sicio"/>
      </property>

      <property name="spi" type="REGISTER">
        <info>Simple SPI controller</info>

        <?config CONFIG_SPI?>

        <regref ref="spio"/>

        <choice>
          <item name="NBITS_POWER">
            <info>Must correspond to width of SPI_CONTROL::NBITS</info>

            <value>CONFIG_SPI_BITS_POWER</value>
          </item>
        </choice>
      </property>

      <array name="pwm">
        <?config CONFIG_PWM_SIMPLE?>

        <info>PWM controller (Simple)</info>

        <size>
          <value>CONFIG_NUM_TMR</value>
        </size>

        <property name="pwmunit" type="REGISTER">
          <regref ref="pwmio"/>
        </property>
      </array>

      <property name="tmr" type="REGISTER">
        <?config CONFIG_TIMER?>

        <info>Global timer unit</info>

        <regref ref="tmrio"/>
      </property>

      <property name="uart" type="REGISTER">
        <info>Simple UART controller</info>

        <?config CONFIG_UART?>

        <regref ref="uartio"/>
      </property>

      <property name="lcd" type="REGISTER">
        <info>Simple async I/O LCD controller</info>

        <?config CONFIG_LCDIO?>

        <regref ref="lcdio"/>
      </property>

      <property name="cache" type="REGISTER">
        <info>Software cache</info>

        <?config CONFIG_SCACHE?>

        <regref ref="scache"/>
      </property>
    </group>
  </device>
</devdesc>
