

================================================================
== Vitis HLS Report for 'handle_read_requests'
================================================================
* Date:           Tue Aug 15 18:30:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.631 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.63>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %rx_remoteMemCmd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rx_readRequestFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hrr_fsmState_load = load i1 %hrr_fsmState"   --->   Operation 16 'load' 'hrr_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%request_vaddr_V_load = load i48 %request_vaddr_V"   --->   Operation 17 'load' 'request_vaddr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%request_dma_length_V_load = load i32 %request_dma_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:903]   --->   Operation 18 'load' 'request_dma_length_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln874 = br i1 %hrr_fsmState_load, void %sw.bb.i, void %sw.bb16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:874]   --->   Operation 19 'br' 'br_ln874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rx_readRequestFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:877]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (!hrr_fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 8> <FIFO>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%br_ln877 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:877]   --->   Operation 21 'br' 'br_ln877' <Predicate = (!hrr_fsmState_load)> <Delay = 0.85>
ST_1 : Operation 22 [1/1] (2.33ns)   --->   "%rx_readRequestFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rx_readRequestFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 22 'read' 'rx_readRequestFifo_read' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 8> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln879 = trunc i160 %rx_readRequestFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 23 'trunc' 'trunc_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%readLength = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 72, i32 103" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 24 'partselect' 'readLength' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln879_5 = partselect i24 @_ssdm_op_PartSelect.i24.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 104, i32 127" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 25 'partselect' 'trunc_ln879_5' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%readAddr_V = partselect i48 @_ssdm_op_PartSelect.i48.i160.i32.i32, i160 %rx_readRequestFifo_read, i32 24, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 26 'partselect' 'readAddr_V' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln879 = store i24 %trunc_ln879, i24 %request_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 27 'store' 'store_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln879 = store i24 %trunc_ln879_5, i24 %request_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 28 'store' 'store_ln879' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (1.26ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i32 %readLength, i32 1408"   --->   Operation 29 'icmp' 'icmp_ln1035_3' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%br_ln884 = br i1 %icmp_ln1035_3, void %if.end.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:884]   --->   Operation 30 'br' 'br_ln884' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (1.59ns)   --->   "%add_ln840_11 = add i48 %readAddr_V, i48 1408"   --->   Operation 31 'add' 'add_ln840_11' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.51ns)   --->   "%add_ln841_6 = add i32 %readLength, i32 4294965888"   --->   Operation 32 'add' 'add_ln841_6' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 1, i1 %hrr_fsmState"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%br_ln891 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:891]   --->   Operation 34 'br' 'br_ln891' <Predicate = (!hrr_fsmState_load & tmp_i & icmp_ln1035_3)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_0_i = phi i48 %add_ln840_11, void %if.then5.i, i48 %readAddr_V, void %if.then.i"   --->   Operation 35 'phi' 'request_vaddr_V_new_0_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_0_i = phi i32 %add_ln841_6, void %if.then5.i, i32 %readLength, void %if.then.i"   --->   Operation 36 'phi' 'request_dma_length_V_new_0_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i160 %rx_readRequestFifo_read"   --->   Operation 37 'trunc' 'trunc_ln186' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%br_ln899 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:899]   --->   Operation 38 'br' 'br_ln899' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.85>
ST_1 : Operation 39 [1/1] (1.26ns)   --->   "%icmp_ln1035 = icmp_ugt  i32 %request_dma_length_V_load, i32 1408"   --->   Operation 39 'icmp' 'icmp_ln1035' <Predicate = (hrr_fsmState_load)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln904 = br i1 %icmp_ln1035, void %if.else.i, void %if.then18.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:904]   --->   Operation 40 'br' 'br_ln904' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 0, i1 %hrr_fsmState"   --->   Operation 41 'store' 'store_ln0' <Predicate = (hrr_fsmState_load & !icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end22.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (hrr_fsmState_load & !icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 43 [1/1] (1.59ns)   --->   "%add_ln840 = add i48 %request_vaddr_V_load, i48 1408"   --->   Operation 43 'add' 'add_ln840' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 1.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.51ns)   --->   "%add_ln841 = add i32 %request_dma_length_V_load, i32 4294965888"   --->   Operation 44 'add' 'add_ln841' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%br_ln910 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:910]   --->   Operation 45 'br' 'br_ln910' <Predicate = (hrr_fsmState_load & icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_2_i = phi i1 1, void %if.then18.i, i1 0, void %if.else.i"   --->   Operation 46 'phi' 'request_vaddr_V_flag_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_2_i = phi i48 %add_ln840, void %if.then18.i, i48 0, void %if.else.i"   --->   Operation 47 'phi' 'request_vaddr_V_new_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_2_i = phi i32 %add_ln841, void %if.then18.i, i32 0, void %if.else.i"   --->   Operation 48 'phi' 'request_dma_length_V_new_2_i' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%br_ln919 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:919]   --->   Operation 49 'br' 'br_ln919' <Predicate = (hrr_fsmState_load)> <Delay = 0.85>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%request_vaddr_V_flag_3_i = phi i1 %request_vaddr_V_flag_2_i, void %if.end22.i, i1 1, void %if.end.i, i1 0, void %sw.bb.i"   --->   Operation 50 'phi' 'request_vaddr_V_flag_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%request_vaddr_V_new_3_i = phi i48 %request_vaddr_V_new_2_i, void %if.end22.i, i48 %request_vaddr_V_new_0_i, void %if.end.i, i48 0, void %sw.bb.i"   --->   Operation 51 'phi' 'request_vaddr_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%request_dma_length_V_new_3_i = phi i32 %request_dma_length_V_new_2_i, void %if.end22.i, i32 %request_dma_length_V_new_0_i, void %if.end.i, i32 0, void %sw.bb.i"   --->   Operation 52 'phi' 'request_dma_length_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %request_vaddr_V_flag_3_i, void %handle_read_requests.exit, void %mergeST1.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln879 = store i32 %request_dma_length_V_new_3_i, i32 %request_dma_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 54 'store' 'store_ln879' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln879 = store i48 %request_vaddr_V_new_3_i, i48 %request_vaddr_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879]   --->   Operation 55 'store' 'store_ln879' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %handle_read_requests.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (request_vaddr_V_flag_3_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%readLength_2 = phi i32 1408, void %if.then5.i, i32 %readLength, void %if.then.i"   --->   Operation 57 'phi' 'readLength_2' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%readOpcode_1 = phi i5 13, void %if.then5.i, i5 16, void %if.then.i"   --->   Operation 58 'phi' 'readOpcode_1' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln871_1 = zext i5 %readOpcode_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 59 'zext' 'zext_ln871_1' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_201_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i32.i16.i48.i16, i32 %readLength, i16 0, i48 %readAddr_V, i16 %trunc_ln186" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 60 'bitconcatenate' 'tmp_201_i' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln893 = zext i112 %tmp_201_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 61 'zext' 'zext_ln893' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.33ns)   --->   "%write_ln893 = write void @_ssdm_op_Write.ap_fifo.volatile.i144P0A, i144 %rx_remoteMemCmd, i144 %zext_ln893" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:893]   --->   Operation 62 'write' 'write_ln893' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 144> <Depth = 512> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln898_9_i_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i24.i32.i48.i24.i32, i1 1, i24 %trunc_ln879_5, i32 %readLength_2, i48 0, i24 %trunc_ln879, i32 %zext_ln871_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 63 'bitconcatenate' 'or_ln898_9_i_cast' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln898 = zext i161 %or_ln898_9_i_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 64 'zext' 'zext_ln898' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.33ns)   --->   "%write_ln898 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo, i162 %zext_ln898" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:898]   --->   Operation 65 'write' 'write_ln898' <Predicate = (!hrr_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%readLength_1 = phi i32 1408, void %if.then18.i, i32 %request_dma_length_V_load, void %if.else.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:903]   --->   Operation 66 'phi' 'readLength_1' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%readOpcode = phi i2 2, void %if.then18.i, i2 3, void %if.else.i"   --->   Operation 67 'phi' 'readOpcode' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln871 = sext i2 %readOpcode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 68 'sext' 'sext_ln871' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i4 %sext_ln871" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:871]   --->   Operation 69 'zext' 'zext_ln871' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%request_psn_V_load = load i24 %request_psn_V"   --->   Operation 70 'load' 'request_psn_V_load' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.41ns)   --->   "%add_ln840_10 = add i24 %request_psn_V_load, i24 1"   --->   Operation 71 'add' 'add_ln840_10' <Predicate = (hrr_fsmState_load)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.84ns)   --->   "%store_ln840 = store i24 %add_ln840_10, i24 %request_psn_V"   --->   Operation 72 'store' 'store_ln840' <Predicate = (hrr_fsmState_load)> <Delay = 0.84>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%request_qpn_V_load = load i24 %request_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 73 'load' 'request_qpn_V_load' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln918_9_i_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i24.i32.i48.i24.i32, i1 1, i24 %add_ln840_10, i32 %readLength_1, i48 0, i24 %request_qpn_V_load, i32 %zext_ln871" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 74 'bitconcatenate' 'or_ln918_9_i_cast' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i161 %or_ln918_9_i_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 75 'zext' 'zext_ln918' <Predicate = (hrr_fsmState_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.33ns)   --->   "%write_ln918 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo, i162 %zext_ln918" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:918]   --->   Operation 76 'write' 'write_ln918' <Predicate = (hrr_fsmState_load)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hrr_fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ request_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ request_dma_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_readRequestFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ request_qpn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ request_psn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_remoteMemCmd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_readEvenFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specpipeline_ln0             (specpipeline  ) [ 000]
hrr_fsmState_load            (load          ) [ 011]
request_vaddr_V_load         (load          ) [ 000]
request_dma_length_V_load    (load          ) [ 011]
br_ln874                     (br            ) [ 000]
tmp_i                        (nbreadreq     ) [ 011]
br_ln877                     (br            ) [ 000]
rx_readRequestFifo_read      (read          ) [ 000]
trunc_ln879                  (trunc         ) [ 011]
readLength                   (partselect    ) [ 011]
trunc_ln879_5                (partselect    ) [ 011]
readAddr_V                   (partselect    ) [ 011]
store_ln879                  (store         ) [ 000]
store_ln879                  (store         ) [ 000]
icmp_ln1035_3                (icmp          ) [ 010]
br_ln884                     (br            ) [ 011]
add_ln840_11                 (add           ) [ 000]
add_ln841_6                  (add           ) [ 000]
store_ln0                    (store         ) [ 000]
br_ln891                     (br            ) [ 011]
request_vaddr_V_new_0_i      (phi           ) [ 000]
request_dma_length_V_new_0_i (phi           ) [ 000]
trunc_ln186                  (trunc         ) [ 011]
br_ln899                     (br            ) [ 000]
icmp_ln1035                  (icmp          ) [ 010]
br_ln904                     (br            ) [ 000]
store_ln0                    (store         ) [ 000]
br_ln0                       (br            ) [ 011]
add_ln840                    (add           ) [ 000]
add_ln841                    (add           ) [ 000]
br_ln910                     (br            ) [ 011]
request_vaddr_V_flag_2_i     (phi           ) [ 000]
request_vaddr_V_new_2_i      (phi           ) [ 000]
request_dma_length_V_new_2_i (phi           ) [ 000]
br_ln919                     (br            ) [ 000]
request_vaddr_V_flag_3_i     (phi           ) [ 010]
request_vaddr_V_new_3_i      (phi           ) [ 000]
request_dma_length_V_new_3_i (phi           ) [ 000]
br_ln0                       (br            ) [ 000]
store_ln879                  (store         ) [ 000]
store_ln879                  (store         ) [ 000]
br_ln0                       (br            ) [ 000]
readLength_2                 (phi           ) [ 011]
readOpcode_1                 (phi           ) [ 011]
zext_ln871_1                 (zext          ) [ 000]
tmp_201_i                    (bitconcatenate) [ 000]
zext_ln893                   (zext          ) [ 000]
write_ln893                  (write         ) [ 000]
or_ln898_9_i_cast            (bitconcatenate) [ 000]
zext_ln898                   (zext          ) [ 000]
write_ln898                  (write         ) [ 000]
readLength_1                 (phi           ) [ 011]
readOpcode                   (phi           ) [ 011]
sext_ln871                   (sext          ) [ 000]
zext_ln871                   (zext          ) [ 000]
request_psn_V_load           (load          ) [ 000]
add_ln840_10                 (add           ) [ 000]
store_ln840                  (store         ) [ 000]
request_qpn_V_load           (load          ) [ 000]
or_ln918_9_i_cast            (bitconcatenate) [ 000]
zext_ln918                   (zext          ) [ 000]
write_ln918                  (write         ) [ 000]
ret_ln0                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hrr_fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hrr_fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="request_vaddr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="request_dma_length_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_dma_length_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_readRequestFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readRequestFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="request_qpn_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_qpn_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="request_psn_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="request_psn_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_remoteMemCmd">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_remoteMemCmd"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_readEvenFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readEvenFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i32.i16.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i144P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i161.i1.i24.i32.i48.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i162P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_i_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="160" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rx_readRequestFifo_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="160" slack="0"/>
<pin id="98" dir="0" index="1" bw="160" slack="0"/>
<pin id="99" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_readRequestFifo_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln893_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="144" slack="0"/>
<pin id="105" dir="0" index="2" bw="112" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln893/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="162" slack="0"/>
<pin id="112" dir="0" index="2" bw="161" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln898/2 write_ln918/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="request_vaddr_V_new_0_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="request_vaddr_V_new_0_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="48" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="48" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_0_i/1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="request_dma_length_V_new_0_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="request_dma_length_V_new_0_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_new_0_i/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="request_vaddr_V_flag_2_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_flag_2_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="request_vaddr_V_flag_2_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_flag_2_i/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="request_vaddr_V_new_2_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="request_vaddr_V_new_2_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="48" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_2_i/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="request_dma_length_V_new_2_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="request_dma_length_V_new_2_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_new_2_i/1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="request_vaddr_V_flag_3_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_flag_3_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="request_vaddr_V_flag_3_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="1" slack="0"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_flag_3_i/1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="request_vaddr_V_new_3_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_vaddr_V_new_3_i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="request_vaddr_V_new_3_i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="48" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="48" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="1" slack="0"/>
<pin id="188" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_vaddr_V_new_3_i/1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="request_dma_length_V_new_3_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="request_dma_length_V_new_3_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="request_dma_length_V_new_3_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="request_dma_length_V_new_3_i/1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="readLength_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLength_2 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="readLength_2_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readLength_2/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="readOpcode_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="readOpcode_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="readOpcode_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="5" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readOpcode_1/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="readLength_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLength_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="readLength_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readLength_1/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="readOpcode_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="readOpcode (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="readOpcode_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readOpcode/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="hrr_fsmState_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hrr_fsmState_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="request_vaddr_V_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="48" slack="0"/>
<pin id="261" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_vaddr_V_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="request_dma_length_V_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_dma_length_V_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln879_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="160" slack="0"/>
<pin id="269" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln879/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="readLength_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="160" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="8" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="readLength/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln879_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="0" index="1" bw="160" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln879_5/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="readAddr_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="48" slack="0"/>
<pin id="294" dir="0" index="1" bw="160" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="0" index="3" bw="8" slack="0"/>
<pin id="297" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="readAddr_V/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln879_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="0"/>
<pin id="305" dir="0" index="1" bw="24" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln879/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln879_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="0"/>
<pin id="311" dir="0" index="1" bw="24" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln879/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln1035_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_3/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln840_11_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="48" slack="0"/>
<pin id="323" dir="0" index="1" bw="12" slack="0"/>
<pin id="324" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_11/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln841_6_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841_6/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln0_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln186_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="160" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln1035_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln0_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln840_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="48" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln841_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln841/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln879_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln879/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln879_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="48" slack="0"/>
<pin id="379" dir="0" index="1" bw="48" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln879/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln871_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln871_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_201_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="112" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="0" index="3" bw="48" slack="1"/>
<pin id="392" dir="0" index="4" bw="16" slack="1"/>
<pin id="393" dir="1" index="5" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_201_i/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln893_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="112" slack="0"/>
<pin id="398" dir="1" index="1" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln893/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln898_9_i_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="161" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="24" slack="1"/>
<pin id="405" dir="0" index="3" bw="32" slack="0"/>
<pin id="406" dir="0" index="4" bw="1" slack="0"/>
<pin id="407" dir="0" index="5" bw="24" slack="1"/>
<pin id="408" dir="0" index="6" bw="5" slack="0"/>
<pin id="409" dir="1" index="7" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln898_9_i_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln898_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="161" slack="0"/>
<pin id="417" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln898/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln871_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln871/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln871_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln871/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="request_psn_V_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_psn_V_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln840_10_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_10/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln840_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="24" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="request_qpn_V_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="request_qpn_V_load/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln918_9_i_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="161" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="24" slack="0"/>
<pin id="452" dir="0" index="3" bw="32" slack="0"/>
<pin id="453" dir="0" index="4" bw="1" slack="0"/>
<pin id="454" dir="0" index="5" bw="24" slack="0"/>
<pin id="455" dir="0" index="6" bw="4" slack="0"/>
<pin id="456" dir="1" index="7" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln918_9_i_cast/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln918_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="161" slack="0"/>
<pin id="466" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln918/2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="hrr_fsmState_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hrr_fsmState_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="request_dma_length_V_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="request_dma_length_V_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="482" class="1005" name="trunc_ln879_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="24" slack="1"/>
<pin id="484" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln879 "/>
</bind>
</comp>

<comp id="487" class="1005" name="readLength_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readLength "/>
</bind>
</comp>

<comp id="493" class="1005" name="trunc_ln879_5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="24" slack="1"/>
<pin id="495" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln879_5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="readAddr_V_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="48" slack="1"/>
<pin id="500" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="readAddr_V "/>
</bind>
</comp>

<comp id="506" class="1005" name="trunc_ln186_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="176"><net_src comp="137" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="190"><net_src comp="148" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="119" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="204"><net_src comp="158" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="128" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="82" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="96" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="96" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="281"><net_src comp="271" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="96" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="96" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="302"><net_src comp="292" pin="4"/><net_sink comp="119" pin=2"/></net>

<net id="307"><net_src comp="267" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="282" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="271" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="292" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="332"><net_src comp="271" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="96" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="263" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="0" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="259" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="368"><net_src comp="263" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="375"><net_src comp="196" pin="6"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="4" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="182" pin="6"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="2" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="223" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="387" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="211" pin="4"/><net_sink comp="401" pin=3"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="414"><net_src comp="383" pin="1"/><net_sink comp="401" pin=6"/></net>

<net id="418"><net_src comp="401" pin="7"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="423"><net_src comp="247" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="10" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="86" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="432" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="235" pin="4"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="448" pin=4"/></net>

<net id="462"><net_src comp="444" pin="1"/><net_sink comp="448" pin=5"/></net>

<net id="463"><net_src comp="424" pin="1"/><net_sink comp="448" pin=6"/></net>

<net id="467"><net_src comp="448" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="472"><net_src comp="255" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="263" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="481"><net_src comp="88" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="267" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="401" pin=5"/></net>

<net id="490"><net_src comp="271" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="496"><net_src comp="282" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="501"><net_src comp="292" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="509"><net_src comp="341" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="387" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hrr_fsmState | {1 }
	Port: request_vaddr_V | {1 }
	Port: request_dma_length_V | {1 }
	Port: request_qpn_V | {1 }
	Port: request_psn_V | {1 2 }
	Port: rx_remoteMemCmd | {2 }
	Port: rx_readEvenFifo | {2 }
 - Input state : 
	Port: handle_read_requests : hrr_fsmState | {1 }
	Port: handle_read_requests : request_vaddr_V | {1 }
	Port: handle_read_requests : request_dma_length_V | {1 }
	Port: handle_read_requests : rx_readRequestFifo | {1 }
	Port: handle_read_requests : request_qpn_V | {2 }
	Port: handle_read_requests : request_psn_V | {2 }
  - Chain level:
	State 1
		br_ln874 : 1
		store_ln879 : 1
		store_ln879 : 1
		icmp_ln1035_3 : 1
		br_ln884 : 2
		add_ln840_11 : 1
		add_ln841_6 : 1
		request_vaddr_V_new_0_i : 3
		request_dma_length_V_new_0_i : 3
		icmp_ln1035 : 1
		br_ln904 : 2
		add_ln840 : 1
		add_ln841 : 1
		request_vaddr_V_flag_2_i : 1
		request_vaddr_V_new_2_i : 2
		request_dma_length_V_new_2_i : 2
		request_vaddr_V_flag_3_i : 2
		request_vaddr_V_new_3_i : 4
		request_dma_length_V_new_3_i : 4
		br_ln0 : 3
		store_ln879 : 5
		store_ln879 : 5
	State 2
		zext_ln871_1 : 1
		zext_ln893 : 1
		write_ln893 : 2
		or_ln898_9_i_cast : 2
		zext_ln898 : 3
		write_ln898 : 4
		sext_ln871 : 1
		zext_ln871 : 2
		add_ln840_10 : 1
		store_ln840 : 2
		or_ln918_9_i_cast : 3
		zext_ln918 : 4
		write_ln918 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |         add_ln840_11_fu_321        |    0    |    55   |
|          |         add_ln841_6_fu_328         |    0    |    39   |
|    add   |          add_ln840_fu_357          |    0    |    55   |
|          |          add_ln841_fu_364          |    0    |    39   |
|          |         add_ln840_10_fu_432        |    0    |    31   |
|----------|------------------------------------|---------|---------|
|   icmp   |        icmp_ln1035_3_fu_315        |    0    |    18   |
|          |         icmp_ln1035_fu_345         |    0    |    18   |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_88       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | rx_readRequestFifo_read_read_fu_96 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln893_write_fu_102      |    0    |    0    |
|          |          grp_write_fu_109          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln879_fu_267         |    0    |    0    |
|          |         trunc_ln186_fu_341         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          readLength_fu_271         |    0    |    0    |
|partselect|        trunc_ln879_5_fu_282        |    0    |    0    |
|          |          readAddr_V_fu_292         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         zext_ln871_1_fu_383        |    0    |    0    |
|          |          zext_ln893_fu_396         |    0    |    0    |
|   zext   |          zext_ln898_fu_415         |    0    |    0    |
|          |          zext_ln871_fu_424         |    0    |    0    |
|          |          zext_ln918_fu_464         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          tmp_201_i_fu_387          |    0    |    0    |
|bitconcatenate|      or_ln898_9_i_cast_fu_401      |    0    |    0    |
|          |      or_ln918_9_i_cast_fu_448      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln871_fu_420         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   255   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|      hrr_fsmState_load_reg_469     |    1   |
|         readAddr_V_reg_498         |   48   |
|        readLength_1_reg_231        |   32   |
|        readLength_2_reg_207        |   32   |
|         readLength_reg_487         |   32   |
|        readOpcode_1_reg_218        |    5   |
|         readOpcode_reg_242         |    2   |
|  request_dma_length_V_load_reg_473 |   32   |
|request_dma_length_V_new_0_i_reg_125|   32   |
|request_dma_length_V_new_2_i_reg_155|   32   |
|request_dma_length_V_new_3_i_reg_193|   32   |
|  request_vaddr_V_flag_2_i_reg_134  |    1   |
|  request_vaddr_V_flag_3_i_reg_165  |    1   |
|   request_vaddr_V_new_0_i_reg_116  |   48   |
|   request_vaddr_V_new_2_i_reg_145  |   48   |
|   request_vaddr_V_new_3_i_reg_179  |   48   |
|            tmp_i_reg_478           |    1   |
|         trunc_ln186_reg_506        |   16   |
|        trunc_ln879_5_reg_493       |   24   |
|         trunc_ln879_reg_482        |   24   |
+------------------------------------+--------+
|                Total               |   491  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_109   |  p2  |   2  |  161 |   322  ||    9    |
| readOpcode_1_reg_218 |  p0  |   2  |   5  |   10   |
|  readOpcode_reg_242  |  p0  |   2  |   2  |    4   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   336  ||  2.532  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   255  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    9   |
|  Register |    -   |   491  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   491  |   264  |
+-----------+--------+--------+--------+
