/*
 *  arch/arm/include/asm/hardware/gic.h
 *
 *  Copyright (C) 2002 ARM Limited, All Rights Reserved.
 *  Copyright (c) 2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#ifndef __ASM_ARM_HARDWARE_GIC_H
#define __ASM_ARM_HARDWARE_GIC_H

#include <linux/compiler.h>

#define GIC_CPU_CTRL			0x00
#define GIC_CPU_CTRL_EOI_MODE_NS	(1 << 10)
#define GIC_CPU_CTRL_EOI_MODE_S		(1 << 9)
#define GIC_CPU_CTRL_IRQ_BYP_DIS_GRP_1	(1 << 8)
#define GIC_CPU_CTRL_FIQ_BYP_DIS_GRP_1	(1 << 7)
#define GIC_CPU_CTRL_IRQ_BYP_DIS_GRP_0	(1 << 6)
#define GIC_CPU_CTRL_FIQ_BYP_DIS_GRP_0	(1 << 5)
#define GIC_CPU_CTRL_CBPR		(1 << 4)
#define GIC_CPU_CTRL_FIQ_EN		(1 << 3)
#define GIC_CPU_CTRL_ACK_CTL		(1 << 2)
#define GIC_CPU_CTRL_ENABLE_GRP1	(1 << 1)
#define GIC_CPU_CTRL_ENABLE_GRP0	(1 << 0)
#define GIC_CPU_PRIMASK			0x04
#define GIC_CPU_BINPOINT		0x08
#define GIC_CPU_INTACK			0x0c
#define GIC_CPU_EOI			0x10
#define GIC_CPU_RUNNINGPRI		0x14
#define GIC_CPU_HIGHPRI			0x18

#define GIC_DIST_CTRL			0x000
#define GIC_DIST_CTRL_EN_GRP1		(1 << 1)
#define GIC_DIST_CTRL_EN_GRP0		(1 << 0)
#define GIC_DIST_CTR			0x004
#define GIC_DIST_IGROUP			0x080
#define GIC_DIST_ENABLE_SET		0x100
#define GIC_DIST_ENABLE_CLEAR		0x180
#define GIC_DIST_PENDING_SET		0x200
#define GIC_DIST_PENDING_CLEAR		0x280
#define GIC_DIST_ACTIVE_BIT		0x300
#define GIC_DIST_PRI			0x400
#define GIC_DIST_TARGET			0x800
#define GIC_DIST_CONFIG			0xc00
#define GIC_DIST_SOFTINT		0xf00
#define GIC_DIST_SOFTINT_NSATT		(1 << 15)

#ifndef __ASSEMBLY__
#include <linux/irqdomain.h>
struct device_node;

extern struct irq_chip gic_arch_extn;

void gic_init_bases(unsigned int, int, void __iomem *, void __iomem *,
		    u32 offset, struct device_node *);
int gic_of_init(struct device_node *node, struct device_node *parent);
void gic_secondary_init(unsigned int);
void gic_handle_irq(struct pt_regs *regs);
void gic_cascade_irq(unsigned int gic_nr, unsigned int irq);
void gic_raise_softirq(const struct cpumask *mask, unsigned int irq);

static inline void gic_init(unsigned int nr, int start,
			    void __iomem *dist , void __iomem *cpu)
{
	gic_init_bases(nr, start, dist, cpu, 0, NULL);
}

static inline bool has_fiq_gic_war(void)
{
#if defined(CONFIG_TEGRA_WDT_FIQ_WAR)
	/*
	 * Tegra 11x device can only pass the FIQ using the GIC group 0 if
	 * non-secure OS is enabled.
	 */
	return true;
#else
	return false;
#endif
}

static inline unsigned int gic_get_cpu_ctrl_val(void)
{
	unsigned int reg;

	if (has_fiq_gic_war())
		/*
		 * We use Group 0 for the FIQ and Group 1 for IRQ. ACK_CTL bit
		 * is set so we can read back IRQ # correctly for group1 IRQ.
		 */
		reg = GIC_CPU_CTRL_ENABLE_GRP0 | GIC_CPU_CTRL_ENABLE_GRP1 |
		      GIC_CPU_CTRL_ACK_CTL | GIC_CPU_CTRL_FIQ_EN;
	else
		reg = GIC_CPU_CTRL_ENABLE_GRP0;
	return reg;
}
#endif

#endif
