
Panel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000505c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08005114  08005114  00006114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051f4  080051f4  00007014  2**0
                  CONTENTS
  4 .ARM          00000000  080051f4  080051f4  00007014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051f4  080051f4  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080051f4  080051f4  000061f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051fc  080051fc  000061fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08005200  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000014  08005214  00007014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  08005214  00007584  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134c3  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002634  00000000  00000000  0001a4ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0001cb38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b08  00000000  00000000  0001d920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017635  00000000  00000000  0001e428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001175e  00000000  00000000  00035a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d056  00000000  00000000  000471bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4211  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  000d4254  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000d7524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000014 	.word	0x20000014
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080050fc 	.word	0x080050fc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000018 	.word	0x20000018
 80000fc:	080050fc 	.word	0x080050fc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 f8ab 	bl	800037c <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 f82b 	bl	800028c <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 f89d 	bl	800037c <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			@ (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f893 	bl	800037c <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			@ (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f839 	bl	80002dc <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			@ (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f82f 	bl	80002dc <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			@ (mov r8, r8)

0800028c <__eqsf2>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	0042      	lsls	r2, r0, #1
 8000290:	024e      	lsls	r6, r1, #9
 8000292:	004c      	lsls	r4, r1, #1
 8000294:	0245      	lsls	r5, r0, #9
 8000296:	0a6d      	lsrs	r5, r5, #9
 8000298:	0e12      	lsrs	r2, r2, #24
 800029a:	0fc3      	lsrs	r3, r0, #31
 800029c:	0a76      	lsrs	r6, r6, #9
 800029e:	0e24      	lsrs	r4, r4, #24
 80002a0:	0fc9      	lsrs	r1, r1, #31
 80002a2:	2aff      	cmp	r2, #255	@ 0xff
 80002a4:	d010      	beq.n	80002c8 <__eqsf2+0x3c>
 80002a6:	2cff      	cmp	r4, #255	@ 0xff
 80002a8:	d00c      	beq.n	80002c4 <__eqsf2+0x38>
 80002aa:	2001      	movs	r0, #1
 80002ac:	42a2      	cmp	r2, r4
 80002ae:	d10a      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b0:	42b5      	cmp	r5, r6
 80002b2:	d108      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d00f      	beq.n	80002d8 <__eqsf2+0x4c>
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d104      	bne.n	80002c6 <__eqsf2+0x3a>
 80002bc:	0028      	movs	r0, r5
 80002be:	1e43      	subs	r3, r0, #1
 80002c0:	4198      	sbcs	r0, r3
 80002c2:	e000      	b.n	80002c6 <__eqsf2+0x3a>
 80002c4:	2001      	movs	r0, #1
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
 80002c8:	2001      	movs	r0, #1
 80002ca:	2cff      	cmp	r4, #255	@ 0xff
 80002cc:	d1fb      	bne.n	80002c6 <__eqsf2+0x3a>
 80002ce:	4335      	orrs	r5, r6
 80002d0:	d1f9      	bne.n	80002c6 <__eqsf2+0x3a>
 80002d2:	404b      	eors	r3, r1
 80002d4:	0018      	movs	r0, r3
 80002d6:	e7f6      	b.n	80002c6 <__eqsf2+0x3a>
 80002d8:	2000      	movs	r0, #0
 80002da:	e7f4      	b.n	80002c6 <__eqsf2+0x3a>

080002dc <__gesf2>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	0042      	lsls	r2, r0, #1
 80002e0:	0244      	lsls	r4, r0, #9
 80002e2:	024d      	lsls	r5, r1, #9
 80002e4:	0fc3      	lsrs	r3, r0, #31
 80002e6:	0048      	lsls	r0, r1, #1
 80002e8:	0a64      	lsrs	r4, r4, #9
 80002ea:	0e12      	lsrs	r2, r2, #24
 80002ec:	0a6d      	lsrs	r5, r5, #9
 80002ee:	0e00      	lsrs	r0, r0, #24
 80002f0:	0fc9      	lsrs	r1, r1, #31
 80002f2:	2aff      	cmp	r2, #255	@ 0xff
 80002f4:	d019      	beq.n	800032a <__gesf2+0x4e>
 80002f6:	28ff      	cmp	r0, #255	@ 0xff
 80002f8:	d00b      	beq.n	8000312 <__gesf2+0x36>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d11e      	bne.n	800033c <__gesf2+0x60>
 80002fe:	2800      	cmp	r0, #0
 8000300:	d10b      	bne.n	800031a <__gesf2+0x3e>
 8000302:	2d00      	cmp	r5, #0
 8000304:	d027      	beq.n	8000356 <__gesf2+0x7a>
 8000306:	2c00      	cmp	r4, #0
 8000308:	d134      	bne.n	8000374 <__gesf2+0x98>
 800030a:	2900      	cmp	r1, #0
 800030c:	d02f      	beq.n	800036e <__gesf2+0x92>
 800030e:	0008      	movs	r0, r1
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	2d00      	cmp	r5, #0
 8000314:	d128      	bne.n	8000368 <__gesf2+0x8c>
 8000316:	2a00      	cmp	r2, #0
 8000318:	d101      	bne.n	800031e <__gesf2+0x42>
 800031a:	2c00      	cmp	r4, #0
 800031c:	d0f5      	beq.n	800030a <__gesf2+0x2e>
 800031e:	428b      	cmp	r3, r1
 8000320:	d107      	bne.n	8000332 <__gesf2+0x56>
 8000322:	2b00      	cmp	r3, #0
 8000324:	d023      	beq.n	800036e <__gesf2+0x92>
 8000326:	0018      	movs	r0, r3
 8000328:	e7f2      	b.n	8000310 <__gesf2+0x34>
 800032a:	2c00      	cmp	r4, #0
 800032c:	d11c      	bne.n	8000368 <__gesf2+0x8c>
 800032e:	28ff      	cmp	r0, #255	@ 0xff
 8000330:	d014      	beq.n	800035c <__gesf2+0x80>
 8000332:	1e58      	subs	r0, r3, #1
 8000334:	2302      	movs	r3, #2
 8000336:	4018      	ands	r0, r3
 8000338:	3801      	subs	r0, #1
 800033a:	e7e9      	b.n	8000310 <__gesf2+0x34>
 800033c:	2800      	cmp	r0, #0
 800033e:	d0f8      	beq.n	8000332 <__gesf2+0x56>
 8000340:	428b      	cmp	r3, r1
 8000342:	d1f6      	bne.n	8000332 <__gesf2+0x56>
 8000344:	4282      	cmp	r2, r0
 8000346:	dcf4      	bgt.n	8000332 <__gesf2+0x56>
 8000348:	dbeb      	blt.n	8000322 <__gesf2+0x46>
 800034a:	42ac      	cmp	r4, r5
 800034c:	d8f1      	bhi.n	8000332 <__gesf2+0x56>
 800034e:	2000      	movs	r0, #0
 8000350:	42ac      	cmp	r4, r5
 8000352:	d2dd      	bcs.n	8000310 <__gesf2+0x34>
 8000354:	e7e5      	b.n	8000322 <__gesf2+0x46>
 8000356:	2c00      	cmp	r4, #0
 8000358:	d0da      	beq.n	8000310 <__gesf2+0x34>
 800035a:	e7ea      	b.n	8000332 <__gesf2+0x56>
 800035c:	2d00      	cmp	r5, #0
 800035e:	d103      	bne.n	8000368 <__gesf2+0x8c>
 8000360:	428b      	cmp	r3, r1
 8000362:	d1e6      	bne.n	8000332 <__gesf2+0x56>
 8000364:	2000      	movs	r0, #0
 8000366:	e7d3      	b.n	8000310 <__gesf2+0x34>
 8000368:	2002      	movs	r0, #2
 800036a:	4240      	negs	r0, r0
 800036c:	e7d0      	b.n	8000310 <__gesf2+0x34>
 800036e:	2001      	movs	r0, #1
 8000370:	4240      	negs	r0, r0
 8000372:	e7cd      	b.n	8000310 <__gesf2+0x34>
 8000374:	428b      	cmp	r3, r1
 8000376:	d0e8      	beq.n	800034a <__gesf2+0x6e>
 8000378:	e7db      	b.n	8000332 <__gesf2+0x56>
 800037a:	46c0      	nop			@ (mov r8, r8)

0800037c <__lesf2>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	0042      	lsls	r2, r0, #1
 8000380:	0244      	lsls	r4, r0, #9
 8000382:	024d      	lsls	r5, r1, #9
 8000384:	0fc3      	lsrs	r3, r0, #31
 8000386:	0048      	lsls	r0, r1, #1
 8000388:	0a64      	lsrs	r4, r4, #9
 800038a:	0e12      	lsrs	r2, r2, #24
 800038c:	0a6d      	lsrs	r5, r5, #9
 800038e:	0e00      	lsrs	r0, r0, #24
 8000390:	0fc9      	lsrs	r1, r1, #31
 8000392:	2aff      	cmp	r2, #255	@ 0xff
 8000394:	d01a      	beq.n	80003cc <__lesf2+0x50>
 8000396:	28ff      	cmp	r0, #255	@ 0xff
 8000398:	d00e      	beq.n	80003b8 <__lesf2+0x3c>
 800039a:	2a00      	cmp	r2, #0
 800039c:	d11e      	bne.n	80003dc <__lesf2+0x60>
 800039e:	2800      	cmp	r0, #0
 80003a0:	d10e      	bne.n	80003c0 <__lesf2+0x44>
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d02a      	beq.n	80003fc <__lesf2+0x80>
 80003a6:	2c00      	cmp	r4, #0
 80003a8:	d00c      	beq.n	80003c4 <__lesf2+0x48>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d01d      	beq.n	80003ea <__lesf2+0x6e>
 80003ae:	1e58      	subs	r0, r3, #1
 80003b0:	2302      	movs	r3, #2
 80003b2:	4018      	ands	r0, r3
 80003b4:	3801      	subs	r0, #1
 80003b6:	e010      	b.n	80003da <__lesf2+0x5e>
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d10d      	bne.n	80003d8 <__lesf2+0x5c>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	d120      	bne.n	8000402 <__lesf2+0x86>
 80003c0:	2c00      	cmp	r4, #0
 80003c2:	d11e      	bne.n	8000402 <__lesf2+0x86>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d023      	beq.n	8000410 <__lesf2+0x94>
 80003c8:	0008      	movs	r0, r1
 80003ca:	e006      	b.n	80003da <__lesf2+0x5e>
 80003cc:	2c00      	cmp	r4, #0
 80003ce:	d103      	bne.n	80003d8 <__lesf2+0x5c>
 80003d0:	28ff      	cmp	r0, #255	@ 0xff
 80003d2:	d1ec      	bne.n	80003ae <__lesf2+0x32>
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d017      	beq.n	8000408 <__lesf2+0x8c>
 80003d8:	2002      	movs	r0, #2
 80003da:	bd30      	pop	{r4, r5, pc}
 80003dc:	2800      	cmp	r0, #0
 80003de:	d0e6      	beq.n	80003ae <__lesf2+0x32>
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d1e4      	bne.n	80003ae <__lesf2+0x32>
 80003e4:	4282      	cmp	r2, r0
 80003e6:	dce2      	bgt.n	80003ae <__lesf2+0x32>
 80003e8:	db04      	blt.n	80003f4 <__lesf2+0x78>
 80003ea:	42ac      	cmp	r4, r5
 80003ec:	d8df      	bhi.n	80003ae <__lesf2+0x32>
 80003ee:	2000      	movs	r0, #0
 80003f0:	42ac      	cmp	r4, r5
 80003f2:	d2f2      	bcs.n	80003da <__lesf2+0x5e>
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00b      	beq.n	8000410 <__lesf2+0x94>
 80003f8:	0018      	movs	r0, r3
 80003fa:	e7ee      	b.n	80003da <__lesf2+0x5e>
 80003fc:	2c00      	cmp	r4, #0
 80003fe:	d0ec      	beq.n	80003da <__lesf2+0x5e>
 8000400:	e7d5      	b.n	80003ae <__lesf2+0x32>
 8000402:	428b      	cmp	r3, r1
 8000404:	d1d3      	bne.n	80003ae <__lesf2+0x32>
 8000406:	e7f5      	b.n	80003f4 <__lesf2+0x78>
 8000408:	2000      	movs	r0, #0
 800040a:	428b      	cmp	r3, r1
 800040c:	d0e5      	beq.n	80003da <__lesf2+0x5e>
 800040e:	e7ce      	b.n	80003ae <__lesf2+0x32>
 8000410:	2001      	movs	r0, #1
 8000412:	4240      	negs	r0, r0
 8000414:	e7e1      	b.n	80003da <__lesf2+0x5e>
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_i2f>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	2800      	cmp	r0, #0
 800041c:	d013      	beq.n	8000446 <__aeabi_i2f+0x2e>
 800041e:	17c3      	asrs	r3, r0, #31
 8000420:	18c5      	adds	r5, r0, r3
 8000422:	405d      	eors	r5, r3
 8000424:	0fc4      	lsrs	r4, r0, #31
 8000426:	0028      	movs	r0, r5
 8000428:	f000 f842 	bl	80004b0 <__clzsi2>
 800042c:	239e      	movs	r3, #158	@ 0x9e
 800042e:	0001      	movs	r1, r0
 8000430:	1a1b      	subs	r3, r3, r0
 8000432:	2b96      	cmp	r3, #150	@ 0x96
 8000434:	dc0f      	bgt.n	8000456 <__aeabi_i2f+0x3e>
 8000436:	2808      	cmp	r0, #8
 8000438:	d034      	beq.n	80004a4 <__aeabi_i2f+0x8c>
 800043a:	3908      	subs	r1, #8
 800043c:	408d      	lsls	r5, r1
 800043e:	026d      	lsls	r5, r5, #9
 8000440:	0a6d      	lsrs	r5, r5, #9
 8000442:	b2d8      	uxtb	r0, r3
 8000444:	e002      	b.n	800044c <__aeabi_i2f+0x34>
 8000446:	2400      	movs	r4, #0
 8000448:	2000      	movs	r0, #0
 800044a:	2500      	movs	r5, #0
 800044c:	05c0      	lsls	r0, r0, #23
 800044e:	4328      	orrs	r0, r5
 8000450:	07e4      	lsls	r4, r4, #31
 8000452:	4320      	orrs	r0, r4
 8000454:	bd70      	pop	{r4, r5, r6, pc}
 8000456:	2b99      	cmp	r3, #153	@ 0x99
 8000458:	dc16      	bgt.n	8000488 <__aeabi_i2f+0x70>
 800045a:	1f42      	subs	r2, r0, #5
 800045c:	2805      	cmp	r0, #5
 800045e:	d000      	beq.n	8000462 <__aeabi_i2f+0x4a>
 8000460:	4095      	lsls	r5, r2
 8000462:	002a      	movs	r2, r5
 8000464:	4811      	ldr	r0, [pc, #68]	@ (80004ac <__aeabi_i2f+0x94>)
 8000466:	4002      	ands	r2, r0
 8000468:	076e      	lsls	r6, r5, #29
 800046a:	d009      	beq.n	8000480 <__aeabi_i2f+0x68>
 800046c:	260f      	movs	r6, #15
 800046e:	4035      	ands	r5, r6
 8000470:	2d04      	cmp	r5, #4
 8000472:	d005      	beq.n	8000480 <__aeabi_i2f+0x68>
 8000474:	3204      	adds	r2, #4
 8000476:	0155      	lsls	r5, r2, #5
 8000478:	d502      	bpl.n	8000480 <__aeabi_i2f+0x68>
 800047a:	239f      	movs	r3, #159	@ 0x9f
 800047c:	4002      	ands	r2, r0
 800047e:	1a5b      	subs	r3, r3, r1
 8000480:	0192      	lsls	r2, r2, #6
 8000482:	0a55      	lsrs	r5, r2, #9
 8000484:	b2d8      	uxtb	r0, r3
 8000486:	e7e1      	b.n	800044c <__aeabi_i2f+0x34>
 8000488:	2205      	movs	r2, #5
 800048a:	1a12      	subs	r2, r2, r0
 800048c:	0028      	movs	r0, r5
 800048e:	40d0      	lsrs	r0, r2
 8000490:	0002      	movs	r2, r0
 8000492:	0008      	movs	r0, r1
 8000494:	301b      	adds	r0, #27
 8000496:	4085      	lsls	r5, r0
 8000498:	0028      	movs	r0, r5
 800049a:	1e45      	subs	r5, r0, #1
 800049c:	41a8      	sbcs	r0, r5
 800049e:	4302      	orrs	r2, r0
 80004a0:	0015      	movs	r5, r2
 80004a2:	e7de      	b.n	8000462 <__aeabi_i2f+0x4a>
 80004a4:	026d      	lsls	r5, r5, #9
 80004a6:	2096      	movs	r0, #150	@ 0x96
 80004a8:	0a6d      	lsrs	r5, r5, #9
 80004aa:	e7cf      	b.n	800044c <__aeabi_i2f+0x34>
 80004ac:	fbffffff 	.word	0xfbffffff

080004b0 <__clzsi2>:
 80004b0:	211c      	movs	r1, #28
 80004b2:	2301      	movs	r3, #1
 80004b4:	041b      	lsls	r3, r3, #16
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d301      	bcc.n	80004be <__clzsi2+0xe>
 80004ba:	0c00      	lsrs	r0, r0, #16
 80004bc:	3910      	subs	r1, #16
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4298      	cmp	r0, r3
 80004c2:	d301      	bcc.n	80004c8 <__clzsi2+0x18>
 80004c4:	0a00      	lsrs	r0, r0, #8
 80004c6:	3908      	subs	r1, #8
 80004c8:	091b      	lsrs	r3, r3, #4
 80004ca:	4298      	cmp	r0, r3
 80004cc:	d301      	bcc.n	80004d2 <__clzsi2+0x22>
 80004ce:	0900      	lsrs	r0, r0, #4
 80004d0:	3904      	subs	r1, #4
 80004d2:	a202      	add	r2, pc, #8	@ (adr r2, 80004dc <__clzsi2+0x2c>)
 80004d4:	5c10      	ldrb	r0, [r2, r0]
 80004d6:	1840      	adds	r0, r0, r1
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	02020304 	.word	0x02020304
 80004e0:	01010101 	.word	0x01010101
	...

080004ec <_ZN3LEDC1EP6WS2812>:
#include "led.h"

LED::LED(WS2812* neopixel){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
    NEOPIXEL = neopixel;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	683a      	ldr	r2, [r7, #0]
 80004fa:	601a      	str	r2, [r3, #0]
}
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	0018      	movs	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	b002      	add	sp, #8
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	Neopixel.do_forwardRewrite();
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8000512:	0018      	movs	r0, r3
 8000514:	f001 f888 	bl	8001628 <_ZN6WS281217do_forwardRewriteEv>
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200001c8 	.word	0x200001c8

08000524 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	Neopixel.do_backRewrite();
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800052e:	0018      	movs	r0, r3
 8000530:	f001 f924 	bl	800177c <_ZN6WS281214do_backRewriteEv>
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	200001c8 	.word	0x200001c8

08000540 <_Z6readIDv>:

uint8_t readID(){
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
	uint8_t ID = 0;
 8000546:	1dfb      	adds	r3, r7, #7
 8000548:	2200      	movs	r2, #0
 800054a:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin)==1){
 800054c:	2380      	movs	r3, #128	@ 0x80
 800054e:	015a      	lsls	r2, r3, #5
 8000550:	23a0      	movs	r3, #160	@ 0xa0
 8000552:	05db      	lsls	r3, r3, #23
 8000554:	0011      	movs	r1, r2
 8000556:	0018      	movs	r0, r3
 8000558:	f001 ff9c 	bl	8002494 <HAL_GPIO_ReadPin>
 800055c:	0003      	movs	r3, r0
 800055e:	3b01      	subs	r3, #1
 8000560:	425a      	negs	r2, r3
 8000562:	4153      	adcs	r3, r2
 8000564:	b2db      	uxtb	r3, r3
 8000566:	2b00      	cmp	r3, #0
 8000568:	d004      	beq.n	8000574 <_Z6readIDv+0x34>
		ID+=1;
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	1dfa      	adds	r2, r7, #7
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	3201      	adds	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)==1){
 8000574:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <_Z6readIDv+0xa8>)
 8000576:	2108      	movs	r1, #8
 8000578:	0018      	movs	r0, r3
 800057a:	f001 ff8b 	bl	8002494 <HAL_GPIO_ReadPin>
 800057e:	0003      	movs	r3, r0
 8000580:	3b01      	subs	r3, #1
 8000582:	425a      	negs	r2, r3
 8000584:	4153      	adcs	r3, r2
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d004      	beq.n	8000596 <_Z6readIDv+0x56>
		ID+=2;
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	1dfa      	adds	r2, r7, #7
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	3202      	adds	r2, #2
 8000594:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin)==1){
 8000596:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <_Z6readIDv+0xa8>)
 8000598:	2110      	movs	r1, #16
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ff7a 	bl	8002494 <HAL_GPIO_ReadPin>
 80005a0:	0003      	movs	r3, r0
 80005a2:	3b01      	subs	r3, #1
 80005a4:	425a      	negs	r2, r3
 80005a6:	4153      	adcs	r3, r2
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d004      	beq.n	80005b8 <_Z6readIDv+0x78>
		ID+=4;
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	1dfa      	adds	r2, r7, #7
 80005b2:	7812      	ldrb	r2, [r2, #0]
 80005b4:	3204      	adds	r2, #4
 80005b6:	701a      	strb	r2, [r3, #0]
	}
	//養生5番はここを消す。ハード故障。
//	if(HAL_GPIO_ReadPin(SW4_GPIO_Port, SW4_Pin)==1){
//		ID+=8;
//	}
	if(HAL_GPIO_ReadPin(SW5_GPIO_Port, SW5_Pin)==1){
 80005b8:	4b0b      	ldr	r3, [pc, #44]	@ (80005e8 <_Z6readIDv+0xa8>)
 80005ba:	2140      	movs	r1, #64	@ 0x40
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 ff69 	bl	8002494 <HAL_GPIO_ReadPin>
 80005c2:	0003      	movs	r3, r0
 80005c4:	3b01      	subs	r3, #1
 80005c6:	425a      	negs	r2, r3
 80005c8:	4153      	adcs	r3, r2
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d004      	beq.n	80005da <_Z6readIDv+0x9a>
		ID+=16;
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	1dfa      	adds	r2, r7, #7
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	3210      	adds	r2, #16
 80005d8:	701a      	strb	r2, [r3, #0]
	}
	return ID;
 80005da:	1dfb      	adds	r3, r7, #7
 80005dc:	781b      	ldrb	r3, [r3, #0]
}
 80005de:	0018      	movs	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b002      	add	sp, #8
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	50000400 	.word	0x50000400

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ee:	b097      	sub	sp, #92	@ 0x5c
 80005f0:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f001 f9a7 	bl	8001944 <HAL_Init>

  /* USER CODE BEGIN Init */
  for(uint8_t i=0; i<64; i++){
 80005f6:	2337      	movs	r3, #55	@ 0x37
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e00a      	b.n	8000616 <main+0x2a>
	  rxBuf[i] = 255;
 8000600:	2037      	movs	r0, #55	@ 0x37
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	4ae0      	ldr	r2, [pc, #896]	@ (8000988 <main+0x39c>)
 8000608:	21ff      	movs	r1, #255	@ 0xff
 800060a:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i=0; i<64; i++){
 800060c:	183b      	adds	r3, r7, r0
 800060e:	781a      	ldrb	r2, [r3, #0]
 8000610:	183b      	adds	r3, r7, r0
 8000612:	3201      	adds	r2, #1
 8000614:	701a      	strb	r2, [r3, #0]
 8000616:	2337      	movs	r3, #55	@ 0x37
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b3f      	cmp	r3, #63	@ 0x3f
 800061e:	d9ef      	bls.n	8000600 <main+0x14>
  }

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000620:	f000 f9dc 	bl	80009dc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000624:	f000 fb26 	bl	8000c74 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000628:	f000 fafe 	bl	8000c28 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800062c:	f000 fac4 	bl	8000bb8 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8000630:	f000 fa30 	bl	8000a94 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, rxBuf, 64);
 8000634:	49d4      	ldr	r1, [pc, #848]	@ (8000988 <main+0x39c>)
 8000636:	4bd5      	ldr	r3, [pc, #852]	@ (800098c <main+0x3a0>)
 8000638:	2240      	movs	r2, #64	@ 0x40
 800063a:	0018      	movs	r0, r3
 800063c:	f003 ff38 	bl	80044b0 <HAL_UART_Receive_DMA>
  HAL_Delay(1);
 8000640:	2001      	movs	r0, #1
 8000642:	f001 fa05 	bl	8001a50 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	readBuf(&huart2, rxBuf, 64, Data, 12, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 30);
 8000646:	4ad2      	ldr	r2, [pc, #840]	@ (8000990 <main+0x3a4>)
 8000648:	49cf      	ldr	r1, [pc, #828]	@ (8000988 <main+0x39c>)
 800064a:	48d0      	ldr	r0, [pc, #832]	@ (800098c <main+0x3a0>)
 800064c:	231e      	movs	r3, #30
 800064e:	9306      	str	r3, [sp, #24]
 8000650:	4bd0      	ldr	r3, [pc, #832]	@ (8000994 <main+0x3a8>)
 8000652:	9305      	str	r3, [sp, #20]
 8000654:	4bd0      	ldr	r3, [pc, #832]	@ (8000998 <main+0x3ac>)
 8000656:	9304      	str	r3, [sp, #16]
 8000658:	4bd0      	ldr	r3, [pc, #832]	@ (800099c <main+0x3b0>)
 800065a:	9303      	str	r3, [sp, #12]
 800065c:	4bd0      	ldr	r3, [pc, #832]	@ (80009a0 <main+0x3b4>)
 800065e:	9302      	str	r3, [sp, #8]
 8000660:	2300      	movs	r3, #0
 8000662:	9301      	str	r3, [sp, #4]
 8000664:	230c      	movs	r3, #12
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	0013      	movs	r3, r2
 800066a:	2240      	movs	r2, #64	@ 0x40
 800066c:	f000 fb72 	bl	8000d54 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>
	myid = readID();
 8000670:	f7ff ff66 	bl	8000540 <_Z6readIDv>
 8000674:	0003      	movs	r3, r0
 8000676:	b25a      	sxtb	r2, r3
 8000678:	4bca      	ldr	r3, [pc, #808]	@ (80009a4 <main+0x3b8>)
 800067a:	701a      	strb	r2, [r3, #0]

	circle_x = Data[0];
 800067c:	4bc4      	ldr	r3, [pc, #784]	@ (8000990 <main+0x3a4>)
 800067e:	781a      	ldrb	r2, [r3, #0]
 8000680:	4bc9      	ldr	r3, [pc, #804]	@ (80009a8 <main+0x3bc>)
 8000682:	701a      	strb	r2, [r3, #0]
	circle_z = Data[1];
 8000684:	4bc2      	ldr	r3, [pc, #776]	@ (8000990 <main+0x3a4>)
 8000686:	785a      	ldrb	r2, [r3, #1]
 8000688:	4bc8      	ldr	r3, [pc, #800]	@ (80009ac <main+0x3c0>)
 800068a:	701a      	strb	r2, [r3, #0]
	circle_r = Data[2];
 800068c:	4bc0      	ldr	r3, [pc, #768]	@ (8000990 <main+0x3a4>)
 800068e:	789a      	ldrb	r2, [r3, #2]
 8000690:	4bc7      	ldr	r3, [pc, #796]	@ (80009b0 <main+0x3c4>)
 8000692:	701a      	strb	r2, [r3, #0]
	circle_h = Data[3];
 8000694:	4bbe      	ldr	r3, [pc, #760]	@ (8000990 <main+0x3a4>)
 8000696:	78da      	ldrb	r2, [r3, #3]
 8000698:	4bc6      	ldr	r3, [pc, #792]	@ (80009b4 <main+0x3c8>)
 800069a:	701a      	strb	r2, [r3, #0]
	circle_s = Data[4];
 800069c:	4bbc      	ldr	r3, [pc, #752]	@ (8000990 <main+0x3a4>)
 800069e:	791a      	ldrb	r2, [r3, #4]
 80006a0:	4bc5      	ldr	r3, [pc, #788]	@ (80009b8 <main+0x3cc>)
 80006a2:	701a      	strb	r2, [r3, #0]
	circle_v = Data[5];
 80006a4:	4bba      	ldr	r3, [pc, #744]	@ (8000990 <main+0x3a4>)
 80006a6:	795a      	ldrb	r2, [r3, #5]
 80006a8:	4bc4      	ldr	r3, [pc, #784]	@ (80009bc <main+0x3d0>)
 80006aa:	701a      	strb	r2, [r3, #0]
	back_h = Data[6];
 80006ac:	4bb8      	ldr	r3, [pc, #736]	@ (8000990 <main+0x3a4>)
 80006ae:	799a      	ldrb	r2, [r3, #6]
 80006b0:	4bc3      	ldr	r3, [pc, #780]	@ (80009c0 <main+0x3d4>)
 80006b2:	701a      	strb	r2, [r3, #0]
	back_s = Data[7];
 80006b4:	4bb6      	ldr	r3, [pc, #728]	@ (8000990 <main+0x3a4>)
 80006b6:	79da      	ldrb	r2, [r3, #7]
 80006b8:	4bc2      	ldr	r3, [pc, #776]	@ (80009c4 <main+0x3d8>)
 80006ba:	701a      	strb	r2, [r3, #0]
	back_v = Data[8];
 80006bc:	4bb4      	ldr	r3, [pc, #720]	@ (8000990 <main+0x3a4>)
 80006be:	7a1a      	ldrb	r2, [r3, #8]
 80006c0:	4bc1      	ldr	r3, [pc, #772]	@ (80009c8 <main+0x3dc>)
 80006c2:	701a      	strb	r2, [r3, #0]
	square_h = Data[9];
 80006c4:	4bb2      	ldr	r3, [pc, #712]	@ (8000990 <main+0x3a4>)
 80006c6:	7a5a      	ldrb	r2, [r3, #9]
 80006c8:	4bc0      	ldr	r3, [pc, #768]	@ (80009cc <main+0x3e0>)
 80006ca:	701a      	strb	r2, [r3, #0]
	square_s = Data[10];
 80006cc:	4bb0      	ldr	r3, [pc, #704]	@ (8000990 <main+0x3a4>)
 80006ce:	7a9a      	ldrb	r2, [r3, #10]
 80006d0:	4bbf      	ldr	r3, [pc, #764]	@ (80009d0 <main+0x3e4>)
 80006d2:	701a      	strb	r2, [r3, #0]
	square_v = Data[11];
 80006d4:	4bae      	ldr	r3, [pc, #696]	@ (8000990 <main+0x3a4>)
 80006d6:	7ada      	ldrb	r2, [r3, #11]
 80006d8:	4bbe      	ldr	r3, [pc, #760]	@ (80009d4 <main+0x3e8>)
 80006da:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  Neopixel.clear();
 80006dc:	4bbe      	ldr	r3, [pc, #760]	@ (80009d8 <main+0x3ec>)
 80006de:	0018      	movs	r0, r3
 80006e0:	f000 fe94 	bl	800140c <_ZN6WS28125clearEv>


	  //----------------------------------------------
	  uint16_t PANEL_START_X = 0;
 80006e4:	2134      	movs	r1, #52	@ 0x34
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	801a      	strh	r2, [r3, #0]
	  uint16_t PANEL_START_Z = 0;
 80006ec:	2032      	movs	r0, #50	@ 0x32
 80006ee:	183b      	adds	r3, r7, r0
 80006f0:	2200      	movs	r2, #0
 80006f2:	801a      	strh	r2, [r3, #0]

	  if	 (myid==0){PANEL_START_X = 0; PANEL_START_Z = 0;}
 80006f4:	4bab      	ldr	r3, [pc, #684]	@ (80009a4 <main+0x3b8>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b25b      	sxtb	r3, r3
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d106      	bne.n	800070c <main+0x120>
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	801a      	strh	r2, [r3, #0]
 8000704:	183b      	adds	r3, r7, r0
 8000706:	2200      	movs	r2, #0
 8000708:	801a      	strh	r2, [r3, #0]
 800070a:	e06e      	b.n	80007ea <main+0x1fe>
	  else if(myid==1){PANEL_START_X = 0; PANEL_START_Z = 16;}
 800070c:	4ba5      	ldr	r3, [pc, #660]	@ (80009a4 <main+0x3b8>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	b25b      	sxtb	r3, r3
 8000712:	2b01      	cmp	r3, #1
 8000714:	d108      	bne.n	8000728 <main+0x13c>
 8000716:	2334      	movs	r3, #52	@ 0x34
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	2200      	movs	r2, #0
 800071c:	801a      	strh	r2, [r3, #0]
 800071e:	2332      	movs	r3, #50	@ 0x32
 8000720:	18fb      	adds	r3, r7, r3
 8000722:	2210      	movs	r2, #16
 8000724:	801a      	strh	r2, [r3, #0]
 8000726:	e060      	b.n	80007ea <main+0x1fe>
	  else if(myid==2){PANEL_START_X = 0; PANEL_START_Z = 32;}
 8000728:	4b9e      	ldr	r3, [pc, #632]	@ (80009a4 <main+0x3b8>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	b25b      	sxtb	r3, r3
 800072e:	2b02      	cmp	r3, #2
 8000730:	d108      	bne.n	8000744 <main+0x158>
 8000732:	2334      	movs	r3, #52	@ 0x34
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	2200      	movs	r2, #0
 8000738:	801a      	strh	r2, [r3, #0]
 800073a:	2332      	movs	r3, #50	@ 0x32
 800073c:	18fb      	adds	r3, r7, r3
 800073e:	2220      	movs	r2, #32
 8000740:	801a      	strh	r2, [r3, #0]
 8000742:	e052      	b.n	80007ea <main+0x1fe>

	  else if(myid==3){PANEL_START_X = 16; PANEL_START_Z = 0;}
 8000744:	4b97      	ldr	r3, [pc, #604]	@ (80009a4 <main+0x3b8>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b25b      	sxtb	r3, r3
 800074a:	2b03      	cmp	r3, #3
 800074c:	d108      	bne.n	8000760 <main+0x174>
 800074e:	2334      	movs	r3, #52	@ 0x34
 8000750:	18fb      	adds	r3, r7, r3
 8000752:	2210      	movs	r2, #16
 8000754:	801a      	strh	r2, [r3, #0]
 8000756:	2332      	movs	r3, #50	@ 0x32
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	2200      	movs	r2, #0
 800075c:	801a      	strh	r2, [r3, #0]
 800075e:	e044      	b.n	80007ea <main+0x1fe>
	  else if(myid==4){PANEL_START_X = 16; PANEL_START_Z = 16;}
 8000760:	4b90      	ldr	r3, [pc, #576]	@ (80009a4 <main+0x3b8>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b25b      	sxtb	r3, r3
 8000766:	2b04      	cmp	r3, #4
 8000768:	d108      	bne.n	800077c <main+0x190>
 800076a:	2334      	movs	r3, #52	@ 0x34
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	2210      	movs	r2, #16
 8000770:	801a      	strh	r2, [r3, #0]
 8000772:	2332      	movs	r3, #50	@ 0x32
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	2210      	movs	r2, #16
 8000778:	801a      	strh	r2, [r3, #0]
 800077a:	e036      	b.n	80007ea <main+0x1fe>
	  else if(myid==5){PANEL_START_X = 16; PANEL_START_Z = 32;}
 800077c:	4b89      	ldr	r3, [pc, #548]	@ (80009a4 <main+0x3b8>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b25b      	sxtb	r3, r3
 8000782:	2b05      	cmp	r3, #5
 8000784:	d108      	bne.n	8000798 <main+0x1ac>
 8000786:	2334      	movs	r3, #52	@ 0x34
 8000788:	18fb      	adds	r3, r7, r3
 800078a:	2210      	movs	r2, #16
 800078c:	801a      	strh	r2, [r3, #0]
 800078e:	2332      	movs	r3, #50	@ 0x32
 8000790:	18fb      	adds	r3, r7, r3
 8000792:	2220      	movs	r2, #32
 8000794:	801a      	strh	r2, [r3, #0]
 8000796:	e028      	b.n	80007ea <main+0x1fe>

	  else if(myid==6){PANEL_START_X = 32; PANEL_START_Z = 0;}
 8000798:	4b82      	ldr	r3, [pc, #520]	@ (80009a4 <main+0x3b8>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b25b      	sxtb	r3, r3
 800079e:	2b06      	cmp	r3, #6
 80007a0:	d108      	bne.n	80007b4 <main+0x1c8>
 80007a2:	2334      	movs	r3, #52	@ 0x34
 80007a4:	18fb      	adds	r3, r7, r3
 80007a6:	2220      	movs	r2, #32
 80007a8:	801a      	strh	r2, [r3, #0]
 80007aa:	2332      	movs	r3, #50	@ 0x32
 80007ac:	18fb      	adds	r3, r7, r3
 80007ae:	2200      	movs	r2, #0
 80007b0:	801a      	strh	r2, [r3, #0]
 80007b2:	e01a      	b.n	80007ea <main+0x1fe>
	  else if(myid==7){PANEL_START_X = 32; PANEL_START_Z = 16;}
 80007b4:	4b7b      	ldr	r3, [pc, #492]	@ (80009a4 <main+0x3b8>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	b25b      	sxtb	r3, r3
 80007ba:	2b07      	cmp	r3, #7
 80007bc:	d108      	bne.n	80007d0 <main+0x1e4>
 80007be:	2334      	movs	r3, #52	@ 0x34
 80007c0:	18fb      	adds	r3, r7, r3
 80007c2:	2220      	movs	r2, #32
 80007c4:	801a      	strh	r2, [r3, #0]
 80007c6:	2332      	movs	r3, #50	@ 0x32
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	2210      	movs	r2, #16
 80007cc:	801a      	strh	r2, [r3, #0]
 80007ce:	e00c      	b.n	80007ea <main+0x1fe>
	  else if(myid==8){PANEL_START_X = 32; PANEL_START_Z = 32;}
 80007d0:	4b74      	ldr	r3, [pc, #464]	@ (80009a4 <main+0x3b8>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	2b08      	cmp	r3, #8
 80007d8:	d107      	bne.n	80007ea <main+0x1fe>
 80007da:	2334      	movs	r3, #52	@ 0x34
 80007dc:	18fb      	adds	r3, r7, r3
 80007de:	2220      	movs	r2, #32
 80007e0:	801a      	strh	r2, [r3, #0]
 80007e2:	2332      	movs	r3, #50	@ 0x32
 80007e4:	18fb      	adds	r3, r7, r3
 80007e6:	2220      	movs	r2, #32
 80007e8:	801a      	strh	r2, [r3, #0]

//	  void LED::show(int travel_x, int circle_x, int circle_z, int circle_r, int hue, int hue_of_back){
//	      NEOPIXEL->clear();
	  for(int px=0; px<16; px++){
 80007ea:	2300      	movs	r3, #0
 80007ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007ee:	e0c2      	b.n	8000976 <main+0x38a>
		  for(int pz=0; pz<16; pz++){
 80007f0:	2300      	movs	r3, #0
 80007f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007f4:	e0b8      	b.n	8000968 <main+0x37c>
			  int x = px + PANEL_START_X;
 80007f6:	2334      	movs	r3, #52	@ 0x34
 80007f8:	18fb      	adds	r3, r7, r3
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80007fe:	18d3      	adds	r3, r2, r3
 8000800:	617b      	str	r3, [r7, #20]
			  int z = pz + PANEL_START_Z;
 8000802:	2332      	movs	r3, #50	@ 0x32
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	881b      	ldrh	r3, [r3, #0]
 8000808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800080a:	18d3      	adds	r3, r2, r3
 800080c:	613b      	str	r3, [r7, #16]

			  //BACK_GROUND
			  int hue=back_h;
 800080e:	4b6c      	ldr	r3, [pc, #432]	@ (80009c0 <main+0x3d4>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
			  int sat=back_s;
 8000814:	4b6b      	ldr	r3, [pc, #428]	@ (80009c4 <main+0x3d8>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	623b      	str	r3, [r7, #32]
			  int val=back_v;
 800081a:	4b6b      	ldr	r3, [pc, #428]	@ (80009c8 <main+0x3dc>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	61fb      	str	r3, [r7, #28]

			  //square
			  if((x==0 || x==1)||(x==46 || x==47)){
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d008      	beq.n	8000838 <main+0x24c>
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d005      	beq.n	8000838 <main+0x24c>
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000830:	d002      	beq.n	8000838 <main+0x24c>
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	2b2f      	cmp	r3, #47	@ 0x2f
 8000836:	d108      	bne.n	800084a <main+0x25e>
					hue = square_h; sat = square_s; val = square_v;
 8000838:	4b64      	ldr	r3, [pc, #400]	@ (80009cc <main+0x3e0>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
 800083e:	4b64      	ldr	r3, [pc, #400]	@ (80009d0 <main+0x3e4>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	623b      	str	r3, [r7, #32]
 8000844:	4b63      	ldr	r3, [pc, #396]	@ (80009d4 <main+0x3e8>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	61fb      	str	r3, [r7, #28]
			  }
			  if((z==0 || z==1)||(z==46 || z==47)){
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d008      	beq.n	8000862 <main+0x276>
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	2b01      	cmp	r3, #1
 8000854:	d005      	beq.n	8000862 <main+0x276>
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	2b2e      	cmp	r3, #46	@ 0x2e
 800085a:	d002      	beq.n	8000862 <main+0x276>
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000860:	d108      	bne.n	8000874 <main+0x288>
			  		hue = square_h; sat = square_s; val = square_v;
 8000862:	4b5a      	ldr	r3, [pc, #360]	@ (80009cc <main+0x3e0>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
 8000868:	4b59      	ldr	r3, [pc, #356]	@ (80009d0 <main+0x3e4>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	623b      	str	r3, [r7, #32]
 800086e:	4b59      	ldr	r3, [pc, #356]	@ (80009d4 <main+0x3e8>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	61fb      	str	r3, [r7, #28]
			  }

			  //CIRCLE
			  uint8_t cx = 47-circle_x;
 8000874:	4b4c      	ldr	r3, [pc, #304]	@ (80009a8 <main+0x3bc>)
 8000876:	781a      	ldrb	r2, [r3, #0]
 8000878:	200f      	movs	r0, #15
 800087a:	183b      	adds	r3, r7, r0
 800087c:	212f      	movs	r1, #47	@ 0x2f
 800087e:	1a8a      	subs	r2, r1, r2
 8000880:	701a      	strb	r2, [r3, #0]
			  uint8_t cz = circle_z;
 8000882:	240e      	movs	r4, #14
 8000884:	193b      	adds	r3, r7, r4
 8000886:	4a49      	ldr	r2, [pc, #292]	@ (80009ac <main+0x3c0>)
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	701a      	strb	r2, [r3, #0]
			  uint8_t cr = circle_r;
 800088c:	250d      	movs	r5, #13
 800088e:	197b      	adds	r3, r7, r5
 8000890:	4a47      	ldr	r2, [pc, #284]	@ (80009b0 <main+0x3c4>)
 8000892:	7812      	ldrb	r2, [r2, #0]
 8000894:	701a      	strb	r2, [r3, #0]
			  uint8_t myx = x;
 8000896:	210c      	movs	r1, #12
 8000898:	187b      	adds	r3, r7, r1
 800089a:	697a      	ldr	r2, [r7, #20]
 800089c:	701a      	strb	r2, [r3, #0]
			  uint8_t myz = z;
 800089e:	260b      	movs	r6, #11
 80008a0:	19bb      	adds	r3, r7, r6
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	701a      	strb	r2, [r3, #0]
			  float distance = (myx-cx)*(myx-cx)+(myz-cz)*(myz-cz);
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	781a      	ldrb	r2, [r3, #0]
 80008aa:	183b      	adds	r3, r7, r0
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	1ad3      	subs	r3, r2, r3
 80008b0:	187a      	adds	r2, r7, r1
 80008b2:	7811      	ldrb	r1, [r2, #0]
 80008b4:	183a      	adds	r2, r7, r0
 80008b6:	7812      	ldrb	r2, [r2, #0]
 80008b8:	1a8a      	subs	r2, r1, r2
 80008ba:	435a      	muls	r2, r3
 80008bc:	19bb      	adds	r3, r7, r6
 80008be:	7819      	ldrb	r1, [r3, #0]
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	1acb      	subs	r3, r1, r3
 80008c6:	19b9      	adds	r1, r7, r6
 80008c8:	7808      	ldrb	r0, [r1, #0]
 80008ca:	1939      	adds	r1, r7, r4
 80008cc:	7809      	ldrb	r1, [r1, #0]
 80008ce:	1a41      	subs	r1, r0, r1
 80008d0:	434b      	muls	r3, r1
 80008d2:	18d3      	adds	r3, r2, r3
 80008d4:	0018      	movs	r0, r3
 80008d6:	f7ff fd9f 	bl	8000418 <__aeabi_i2f>
 80008da:	1c03      	adds	r3, r0, #0
 80008dc:	607b      	str	r3, [r7, #4]
			  if(cr*cr>=distance){
 80008de:	197b      	adds	r3, r7, r5
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	197a      	adds	r2, r7, r5
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	4353      	muls	r3, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f7ff fd95 	bl	8000418 <__aeabi_i2f>
 80008ee:	1c03      	adds	r3, r0, #0
 80008f0:	1c19      	adds	r1, r3, #0
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f7ff fcac 	bl	8000250 <__aeabi_fcmple>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d008      	beq.n	800090e <main+0x322>
				hue = circle_h; sat = circle_s; val = circle_v;
 80008fc:	4b2d      	ldr	r3, [pc, #180]	@ (80009b4 <main+0x3c8>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
 8000902:	4b2d      	ldr	r3, [pc, #180]	@ (80009b8 <main+0x3cc>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	623b      	str	r3, [r7, #32]
 8000908:	4b2c      	ldr	r3, [pc, #176]	@ (80009bc <main+0x3d0>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	61fb      	str	r3, [r7, #28]
			  }

			  //SET
			  uint16_t pixel_num = 0;
 800090e:	201a      	movs	r0, #26
 8000910:	183b      	adds	r3, r7, r0
 8000912:	2200      	movs	r2, #0
 8000914:	801a      	strh	r2, [r3, #0]
			  if(pz%2 == 0){
 8000916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000918:	2201      	movs	r2, #1
 800091a:	4013      	ands	r3, r2
 800091c:	d109      	bne.n	8000932 <main+0x346>
				   pixel_num = pz*16 + px;
 800091e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000920:	b29b      	uxth	r3, r3
 8000922:	011b      	lsls	r3, r3, #4
 8000924:	b299      	uxth	r1, r3
 8000926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000928:	b29a      	uxth	r2, r3
 800092a:	183b      	adds	r3, r7, r0
 800092c:	188a      	adds	r2, r1, r2
 800092e:	801a      	strh	r2, [r3, #0]
 8000930:	e00b      	b.n	800094a <main+0x35e>
			  }else{
				  pixel_num = pz*16 + 15 - px;
 8000932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000934:	b29b      	uxth	r3, r3
 8000936:	011b      	lsls	r3, r3, #4
 8000938:	b29a      	uxth	r2, r3
 800093a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800093c:	b29b      	uxth	r3, r3
 800093e:	1ad3      	subs	r3, r2, r3
 8000940:	b29a      	uxth	r2, r3
 8000942:	231a      	movs	r3, #26
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	320f      	adds	r2, #15
 8000948:	801a      	strh	r2, [r3, #0]
			  }
			  Neopixel.set_hsv(pixel_num, hue, sat, val);
 800094a:	231a      	movs	r3, #26
 800094c:	18fb      	adds	r3, r7, r3
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	b2d9      	uxtb	r1, r3
 8000952:	6a3c      	ldr	r4, [r7, #32]
 8000954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000956:	4820      	ldr	r0, [pc, #128]	@ (80009d8 <main+0x3ec>)
 8000958:	69fb      	ldr	r3, [r7, #28]
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	0023      	movs	r3, r4
 800095e:	f000 fd85 	bl	800146c <_ZN6WS28127set_hsvEhiii>
		  for(int pz=0; pz<16; pz++){
 8000962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000964:	3301      	adds	r3, #1
 8000966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800096a:	2b0f      	cmp	r3, #15
 800096c:	dc00      	bgt.n	8000970 <main+0x384>
 800096e:	e742      	b.n	80007f6 <main+0x20a>
	  for(int px=0; px<16; px++){
 8000970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000972:	3301      	adds	r3, #1
 8000974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000978:	2b0f      	cmp	r3, #15
 800097a:	dc00      	bgt.n	800097e <main+0x392>
 800097c:	e738      	b.n	80007f0 <main+0x204>
		  }
	  }
	  Neopixel.show();
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <main+0x3ec>)
 8000980:	0018      	movs	r0, r3
 8000982:	f000 fcbb 	bl	80012fc <_ZN6WS28124showEv>





  }
 8000986:	e65e      	b.n	8000646 <main+0x5a>
 8000988:	2000052c 	.word	0x2000052c
 800098c:	200000d8 	.word	0x200000d8
 8000990:	2000056c 	.word	0x2000056c
 8000994:	20000528 	.word	0x20000528
 8000998:	20000526 	.word	0x20000526
 800099c:	20000525 	.word	0x20000525
 80009a0:	20000524 	.word	0x20000524
 80009a4:	20000578 	.word	0x20000578
 80009a8:	20000579 	.word	0x20000579
 80009ac:	2000057a 	.word	0x2000057a
 80009b0:	2000057b 	.word	0x2000057b
 80009b4:	2000057c 	.word	0x2000057c
 80009b8:	20000000 	.word	0x20000000
 80009bc:	20000001 	.word	0x20000001
 80009c0:	2000057d 	.word	0x2000057d
 80009c4:	20000002 	.word	0x20000002
 80009c8:	20000003 	.word	0x20000003
 80009cc:	2000057e 	.word	0x2000057e
 80009d0:	20000004 	.word	0x20000004
 80009d4:	20000005 	.word	0x20000005
 80009d8:	200001c8 	.word	0x200001c8

080009dc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b093      	sub	sp, #76	@ 0x4c
 80009e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e2:	2414      	movs	r4, #20
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	0018      	movs	r0, r3
 80009e8:	2334      	movs	r3, #52	@ 0x34
 80009ea:	001a      	movs	r2, r3
 80009ec:	2100      	movs	r1, #0
 80009ee:	f004 fb59 	bl	80050a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2310      	movs	r3, #16
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f004 fb52 	bl	80050a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a00:	2380      	movs	r3, #128	@ 0x80
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	0018      	movs	r0, r3
 8000a06:	f001 fd7f 	bl	8002508 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a0a:	193b      	adds	r3, r7, r4
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	22a0      	movs	r2, #160	@ 0xa0
 8000a14:	02d2      	lsls	r2, r2, #11
 8000a16:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a18:	0021      	movs	r1, r4
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2202      	movs	r2, #2
 8000a1e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2203      	movs	r2, #3
 8000a24:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2209      	movs	r2, #9
 8000a30:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2280      	movs	r2, #128	@ 0x80
 8000a36:	0292      	lsls	r2, r2, #10
 8000a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2280      	movs	r2, #128	@ 0x80
 8000a3e:	05d2      	lsls	r2, r2, #23
 8000a40:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a42:	187b      	adds	r3, r7, r1
 8000a44:	0018      	movs	r0, r3
 8000a46:	f001 fdab 	bl	80025a0 <HAL_RCC_OscConfig>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	1e5a      	subs	r2, r3, #1
 8000a4e:	4193      	sbcs	r3, r2
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8000a56:	f000 fa93 	bl	8000f80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2207      	movs	r2, #7
 8000a5e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2202      	movs	r2, #2
 8000a64:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	2101      	movs	r1, #1
 8000a76:	0018      	movs	r0, r3
 8000a78:	f002 f8a2 	bl	8002bc0 <HAL_RCC_ClockConfig>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	1e5a      	subs	r2, r3, #1
 8000a80:	4193      	sbcs	r3, r2
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8000a88:	f000 fa7a 	bl	8000f80 <Error_Handler>
  }
}
 8000a8c:	46c0      	nop			@ (mov r8, r8)
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b013      	add	sp, #76	@ 0x4c
 8000a92:	bd90      	pop	{r4, r7, pc}

08000a94 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	@ 0x38
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a9a:	2328      	movs	r3, #40	@ 0x28
 8000a9c:	18fb      	adds	r3, r7, r3
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	2310      	movs	r3, #16
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	f004 fafd 	bl	80050a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aaa:	231c      	movs	r3, #28
 8000aac:	18fb      	adds	r3, r7, r3
 8000aae:	0018      	movs	r0, r3
 8000ab0:	230c      	movs	r3, #12
 8000ab2:	001a      	movs	r2, r3
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	f004 faf5 	bl	80050a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aba:	003b      	movs	r3, r7
 8000abc:	0018      	movs	r0, r3
 8000abe:	231c      	movs	r3, #28
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	f004 faee 	bl	80050a4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ac8:	4b39      	ldr	r3, [pc, #228]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000aca:	4a3a      	ldr	r2, [pc, #232]	@ (8000bb4 <_ZL12MX_TIM3_Initv+0x120>)
 8000acc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8000ace:	4b38      	ldr	r3, [pc, #224]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad4:	4b36      	ldr	r3, [pc, #216]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8000ada:	4b35      	ldr	r3, [pc, #212]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000adc:	220e      	movs	r2, #14
 8000ade:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b33      	ldr	r3, [pc, #204]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae6:	4b32      	ldr	r3, [pc, #200]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000aec:	4b30      	ldr	r3, [pc, #192]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000aee:	0018      	movs	r0, r3
 8000af0:	f002 fa0e 	bl	8002f10 <HAL_TIM_Base_Init>
 8000af4:	0003      	movs	r3, r0
 8000af6:	1e5a      	subs	r2, r3, #1
 8000af8:	4193      	sbcs	r3, r2
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8000b00:	f000 fa3e 	bl	8000f80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b04:	2128      	movs	r1, #40	@ 0x28
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2280      	movs	r2, #128	@ 0x80
 8000b0a:	0152      	lsls	r2, r2, #5
 8000b0c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b0e:	187a      	adds	r2, r7, r1
 8000b10:	4b27      	ldr	r3, [pc, #156]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f002 fe8b 	bl	8003830 <HAL_TIM_ConfigClockSource>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	1e5a      	subs	r2, r3, #1
 8000b1e:	4193      	sbcs	r3, r2
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 8000b26:	f000 fa2b 	bl	8000f80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b2a:	4b21      	ldr	r3, [pc, #132]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f002 fa47 	bl	8002fc0 <HAL_TIM_PWM_Init>
 8000b32:	0003      	movs	r3, r0
 8000b34:	1e5a      	subs	r2, r3, #1
 8000b36:	4193      	sbcs	r3, r2
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8000b3e:	f000 fa1f 	bl	8000f80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b42:	211c      	movs	r1, #28
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b50:	187a      	adds	r2, r7, r1
 8000b52:	4b17      	ldr	r3, [pc, #92]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b54:	0011      	movs	r1, r2
 8000b56:	0018      	movs	r0, r3
 8000b58:	f003 fbf2 	bl	8004340 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5c:	0003      	movs	r3, r0
 8000b5e:	1e5a      	subs	r2, r3, #1
 8000b60:	4193      	sbcs	r3, r2
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8000b68:	f000 fa0a 	bl	8000f80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b6c:	003b      	movs	r3, r7
 8000b6e:	2260      	movs	r2, #96	@ 0x60
 8000b70:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b72:	003b      	movs	r3, r7
 8000b74:	2200      	movs	r2, #0
 8000b76:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b78:	003b      	movs	r3, r7
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000b7e:	003b      	movs	r3, r7
 8000b80:	2204      	movs	r2, #4
 8000b82:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b84:	0039      	movs	r1, r7
 8000b86:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b88:	2204      	movs	r2, #4
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f002 fd50 	bl	8003630 <HAL_TIM_PWM_ConfigChannel>
 8000b90:	0003      	movs	r3, r0
 8000b92:	1e5a      	subs	r2, r3, #1
 8000b94:	4193      	sbcs	r3, r2
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 8000b9c:	f000 f9f0 	bl	8000f80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ba0:	4b03      	ldr	r3, [pc, #12]	@ (8000bb0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 fa94 	bl	80010d0 <HAL_TIM_MspPostInit>

}
 8000ba8:	46c0      	nop			@ (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b00e      	add	sp, #56	@ 0x38
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000030 	.word	0x20000030
 8000bb4:	40000400 	.word	0x40000400

08000bb8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bbc:	4b18      	ldr	r3, [pc, #96]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bbe:	4a19      	ldr	r2, [pc, #100]	@ (8000c24 <_ZL19MX_USART2_UART_Initv+0x6c>)
 8000bc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bc2:	4b17      	ldr	r3, [pc, #92]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bc4:	22e1      	movs	r2, #225	@ 0xe1
 8000bc6:	0252      	lsls	r2, r2, #9
 8000bc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bca:	4b15      	ldr	r3, [pc, #84]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bd0:	4b13      	ldr	r3, [pc, #76]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bd6:	4b12      	ldr	r3, [pc, #72]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bdc:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bde:	220c      	movs	r2, #12
 8000be0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bee:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c00:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c02:	0018      	movs	r0, r3
 8000c04:	f003 fbfe 	bl	8004404 <HAL_UART_Init>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	1e5a      	subs	r2, r3, #1
 8000c0c:	4193      	sbcs	r3, r2
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <_ZL19MX_USART2_UART_Initv+0x60>
  {
    Error_Handler();
 8000c14:	f000 f9b4 	bl	8000f80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c18:	46c0      	nop			@ (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	200000d8 	.word	0x200000d8
 8000c24:	40004400 	.word	0x40004400

08000c28 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c2e:	4b10      	ldr	r3, [pc, #64]	@ (8000c70 <_ZL11MX_DMA_Initv+0x48>)
 8000c30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c32:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <_ZL11MX_DMA_Initv+0x48>)
 8000c34:	2101      	movs	r1, #1
 8000c36:	430a      	orrs	r2, r1
 8000c38:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <_ZL11MX_DMA_Initv+0x48>)
 8000c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4013      	ands	r3, r2
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2100      	movs	r1, #0
 8000c4a:	2009      	movs	r0, #9
 8000c4c:	f000 ffd0 	bl	8001bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c50:	2009      	movs	r0, #9
 8000c52:	f000 ffe2 	bl	8001c1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2100      	movs	r1, #0
 8000c5a:	200a      	movs	r0, #10
 8000c5c:	f000 ffc8 	bl	8001bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c60:	200a      	movs	r0, #10
 8000c62:	f000 ffda 	bl	8001c1a <HAL_NVIC_EnableIRQ>

}
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b002      	add	sp, #8
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	40021000 	.word	0x40021000

08000c74 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b089      	sub	sp, #36	@ 0x24
 8000c78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7a:	240c      	movs	r4, #12
 8000c7c:	193b      	adds	r3, r7, r4
 8000c7e:	0018      	movs	r0, r3
 8000c80:	2314      	movs	r3, #20
 8000c82:	001a      	movs	r2, r3
 8000c84:	2100      	movs	r1, #0
 8000c86:	f004 fa0d 	bl	80050a4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8a:	4b30      	ldr	r3, [pc, #192]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000c8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000c90:	2104      	movs	r1, #4
 8000c92:	430a      	orrs	r2, r1
 8000c94:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c96:	4b2d      	ldr	r3, [pc, #180]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c9a:	2204      	movs	r2, #4
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000ca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ca6:	4b29      	ldr	r3, [pc, #164]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000ca8:	2101      	movs	r1, #1
 8000caa:	430a      	orrs	r2, r1
 8000cac:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cae:	4b27      	ldr	r3, [pc, #156]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cba:	4b24      	ldr	r3, [pc, #144]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cbe:	4b23      	ldr	r3, [pc, #140]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4013      	ands	r3, r2
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d50 <_ZL12MX_GPIO_Initv+0xdc>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2104      	movs	r1, #4
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f001 fbf8 	bl	80024ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce4:	193b      	adds	r3, r7, r4
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	193b      	adds	r3, r7, r4
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	193b      	adds	r3, r7, r4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	4a15      	ldr	r2, [pc, #84]	@ (8000d50 <_ZL12MX_GPIO_Initv+0xdc>)
 8000cfa:	0019      	movs	r1, r3
 8000cfc:	0010      	movs	r0, r2
 8000cfe:	f001 fa65 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	2280      	movs	r2, #128	@ 0x80
 8000d06:	0152      	lsls	r2, r2, #5
 8000d08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	193b      	adds	r3, r7, r4
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	193b      	adds	r3, r7, r4
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000d16:	193a      	adds	r2, r7, r4
 8000d18:	23a0      	movs	r3, #160	@ 0xa0
 8000d1a:	05db      	lsls	r3, r3, #23
 8000d1c:	0011      	movs	r1, r2
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f001 fa54 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW3_Pin SW4_Pin SW5_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin;
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	2278      	movs	r2, #120	@ 0x78
 8000d28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	193b      	adds	r3, r7, r4
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d36:	193b      	adds	r3, r7, r4
 8000d38:	4a05      	ldr	r2, [pc, #20]	@ (8000d50 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d3a:	0019      	movs	r1, r3
 8000d3c:	0010      	movs	r0, r2
 8000d3e:	f001 fa45 	bl	80021cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b009      	add	sp, #36	@ 0x24
 8000d48:	bd90      	pop	{r4, r7, pc}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	50000400 	.word	0x50000400

08000d54 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

/* USER CODE BEGIN 4 */

void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08c      	sub	sp, #48	@ 0x30
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
 8000d60:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->CNDTR;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2280      	movs	r2, #128	@ 0x80
 8000d66:	589b      	ldr	r3, [r3, r2]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrtに追??��?��?付かれてな??��?��?
 8000d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	001a      	movs	r2, r3
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d032      	beq.n	8000de8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x94>
		if(buf[*p_rdpt] == 255){//p_rdptが書き換えられてな??��?��?=追??��?��?越されてな??��?��?
 8000d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	001a      	movs	r2, r3
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	189b      	adds	r3, r3, r2
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2bff      	cmp	r3, #255	@ 0xff
 8000d90:	d116      	bne.n	8000dc0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6c>
			if(wrt_pt != *p_wrtpt){//wrt_ptが�???��?��んだ=受信した
 8000d92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	001a      	movs	r2, r3
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d006      	beq.n	8000dac <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x58>
//正常
				*stop_counter = 0;
 8000d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000da0:	2200      	movs	r2, #0
 8000da2:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000daa:	e04b      	b.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}else{//wrt_ptが�???��?��んでな??��?��?=受信してな??��?��?
//受信してな??��?��?
				(*stop_counter)++;
 8000dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dae:	881b      	ldrh	r3, [r3, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db6:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dbe:	e041      	b.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}
		}else{//p_rdptが書き換えられた=追??��?��?越された
//追??��?��?越された
			(*error_counter)++;
 8000dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dc2:	881b      	ldrh	r3, [r3, #0]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dca:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000dcc:	2350      	movs	r3, #80	@ 0x50
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	69ba      	ldr	r2, [r7, #24]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	da32      	bge.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	18d3      	adds	r3, r2, r3
 8000de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000de6:	e02d      	b.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}
	}else{//wrtに追??��?��?付かれた,追??��?��?付い??��?��?
		int front_pt = wrt_pt + 1;
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	3301      	adds	r3, #1
 8000dec:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000df2:	429a      	cmp	r2, r3
 8000df4:	dc03      	bgt.n	8000dfe <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xaa>
 8000df6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 8000dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e00:	68ba      	ldr	r2, [r7, #8]
 8000e02:	18d3      	adds	r3, r2, r3
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2bff      	cmp	r3, #255	@ 0xff
 8000e08:	d109      	bne.n	8000e1e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xca>
//追??��?��?付い??��?��?
			(*stop_counter)++;
 8000e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e0c:	881b      	ldrh	r3, [r3, #0]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	b29a      	uxth	r2, r3
 8000e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e14:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 8000e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e1c:	e012      	b.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}else{
//追??��?��?付かれた
			(*error_counter)++;
 8000e1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	3301      	adds	r3, #1
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e28:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000e2a:	2350      	movs	r3, #80	@ 0x50
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	da03      	bge.n	8000e44 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	18d3      	adds	r3, r2, r3
 8000e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 8000e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	4a4c      	ldr	r2, [pc, #304]	@ (8000f7c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d903      	bls.n	8000e56 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x102>
 8000e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e50:	2224      	movs	r2, #36	@ 0x24
 8000e52:	4252      	negs	r2, r2
 8000e54:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 8000e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	4a48      	ldr	r2, [pc, #288]	@ (8000f7c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d903      	bls.n	8000e68 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
 8000e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e62:	2224      	movs	r2, #36	@ 0x24
 8000e64:	4252      	negs	r2, r2
 8000e66:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	da03      	bge.n	8000e7e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x12a>
 8000e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	18d3      	adds	r3, r2, r3
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 8000e7e:	2350      	movs	r3, #80	@ 0x50
 8000e80:	18fb      	adds	r3, r7, r3
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	085b      	lsrs	r3, r3, #1
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	001a      	movs	r2, r3
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	dd67      	ble.n	8000f60 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20c>

		rd_pt++;
 8000e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e92:	3301      	adds	r3, #1
 8000e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	dc03      	bgt.n	8000ea6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x152>
 8000e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 8000ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ea8:	68ba      	ldr	r2, [r7, #8]
 8000eaa:	18d3      	adds	r3, r2, r3
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	001a      	movs	r2, r3
 8000eb0:	233c      	movs	r3, #60	@ 0x3c
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	33fa      	adds	r3, #250	@ 0xfa
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d14b      	bne.n	8000f54 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x200>
			int goal_rdpt = rd_pt + data_size;//data_sizeに0はとれな??��?��?,25以上も??��?��???��?��?
 8000ebc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ec0:	18d3      	adds	r3, r2, r3
 8000ec2:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	dc03      	bgt.n	8000ed4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x180>
 8000ecc:	697a      	ldr	r2, [r7, #20]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 8000ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ed6:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 8000ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	18d3      	adds	r3, r2, r3
 8000ede:	22ff      	movs	r2, #255	@ 0xff
 8000ee0:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
 8000ee6:	e01a      	b.n	8000f1e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ca>
				temp_rdpt += 1;
 8000ee8:	6a3b      	ldr	r3, [r7, #32]
 8000eea:	3301      	adds	r3, #1
 8000eec:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	6a3b      	ldr	r3, [r7, #32]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	dc03      	bgt.n	8000efe <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1aa>
 8000ef6:	6a3a      	ldr	r2, [r7, #32]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 8000efe:	6a3b      	ldr	r3, [r7, #32]
 8000f00:	68ba      	ldr	r2, [r7, #8]
 8000f02:	18d2      	adds	r2, r2, r3
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	6839      	ldr	r1, [r7, #0]
 8000f08:	18cb      	adds	r3, r1, r3
 8000f0a:	7812      	ldrb	r2, [r2, #0]
 8000f0c:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 8000f0e:	6a3b      	ldr	r3, [r7, #32]
 8000f10:	68ba      	ldr	r2, [r7, #8]
 8000f12:	18d3      	adds	r3, r2, r3
 8000f14:	22ff      	movs	r2, #255	@ 0xff
 8000f16:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	61fb      	str	r3, [r7, #28]
 8000f1e:	69fa      	ldr	r2, [r7, #28]
 8000f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f22:	429a      	cmp	r2, r3
 8000f24:	dbe0      	blt.n	8000ee8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x194>
			}

			rd_pt = temp_rdpt;
 8000f26:	6a3b      	ldr	r3, [r7, #32]
 8000f28:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 8000f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	da03      	bge.n	8000f40 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ec>
 8000f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	18d3      	adds	r3, r2, r3
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	da00      	bge.n	8000f48 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f4>
 8000f46:	3301      	adds	r3, #1
 8000f48:	105b      	asrs	r3, r3, #1
 8000f4a:	001a      	movs	r2, r3
 8000f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	da8a      	bge.n	8000e68 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
			else{break;}
 8000f52:	e006      	b.n	8000f62 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20e>
		}else{buf[rd_pt] = 255;}
 8000f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	18d3      	adds	r3, r2, r3
 8000f5a:	22ff      	movs	r2, #255	@ 0xff
 8000f5c:	701a      	strb	r2, [r3, #0]
	}
 8000f5e:	e783      	b.n	8000e68 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
		if(dif_pt <= go_back/2){break;}
 8000f60:	46c0      	nop			@ (mov r8, r8)

	*p_rdpt = rd_pt;
 8000f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f68:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f70:	701a      	strb	r2, [r3, #0]
}
 8000f72:	46c0      	nop			@ (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b00c      	add	sp, #48	@ 0x30
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	0000ffdc 	.word	0x0000ffdc

08000f80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f84:	b672      	cpsid	i
}
 8000f86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f88:	46c0      	nop			@ (mov r8, r8)
 8000f8a:	e7fd      	b.n	8000f88 <Error_Handler+0x8>

08000f8c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d10f      	bne.n	8000fbc <_Z41__static_initialization_and_destruction_0ii+0x30>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	4a09      	ldr	r2, [pc, #36]	@ (8000fc4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d10b      	bne.n	8000fbc <_Z41__static_initialization_and_destruction_0ii+0x30>
WS2812 Neopixel(&htim3, TIM_CHANNEL_2, &hdma_tim3_ch2);
 8000fa4:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8000fa6:	4909      	ldr	r1, [pc, #36]	@ (8000fcc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000fa8:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000faa:	2204      	movs	r2, #4
 8000fac:	f000 f980 	bl	80012b0 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>
LED led(&Neopixel);
 8000fb0:	4a07      	ldr	r2, [pc, #28]	@ (8000fd0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000fb2:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8000fb4:	0011      	movs	r1, r2
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff fa98 	bl	80004ec <_ZN3LEDC1EP6WS2812>
}
 8000fbc:	46c0      	nop			@ (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b002      	add	sp, #8
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	0000ffff 	.word	0x0000ffff
 8000fc8:	2000007c 	.word	0x2000007c
 8000fcc:	20000030 	.word	0x20000030
 8000fd0:	200001c8 	.word	0x200001c8
 8000fd4:	2000050c 	.word	0x2000050c

08000fd8 <_GLOBAL__sub_I_htim3>:
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <_GLOBAL__sub_I_htim3+0x14>)
 8000fde:	0019      	movs	r1, r3
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff ffd3 	bl	8000f8c <_Z41__static_initialization_and_destruction_0ii>
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	0000ffff 	.word	0x0000ffff

08000ff0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <HAL_MspInit+0x44>)
 8000ff8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <HAL_MspInit+0x44>)
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	430a      	orrs	r2, r1
 8001000:	641a      	str	r2, [r3, #64]	@ 0x40
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <HAL_MspInit+0x44>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	2201      	movs	r2, #1
 8001008:	4013      	ands	r3, r2
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100e:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <HAL_MspInit+0x44>)
 8001010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001012:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <HAL_MspInit+0x44>)
 8001014:	2180      	movs	r1, #128	@ 0x80
 8001016:	0549      	lsls	r1, r1, #21
 8001018:	430a      	orrs	r2, r1
 800101a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800101c:	4b05      	ldr	r3, [pc, #20]	@ (8001034 <HAL_MspInit+0x44>)
 800101e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	055b      	lsls	r3, r3, #21
 8001024:	4013      	ands	r3, r2
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102a:	46c0      	nop			@ (mov r8, r8)
 800102c:	46bd      	mov	sp, r7
 800102e:	b002      	add	sp, #8
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			@ (mov r8, r8)
 8001034:	40021000 	.word	0x40021000

08001038 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a1e      	ldr	r2, [pc, #120]	@ (80010c0 <HAL_TIM_Base_MspInit+0x88>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d136      	bne.n	80010b8 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800104a:	4b1e      	ldr	r3, [pc, #120]	@ (80010c4 <HAL_TIM_Base_MspInit+0x8c>)
 800104c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800104e:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <HAL_TIM_Base_MspInit+0x8c>)
 8001050:	2102      	movs	r1, #2
 8001052:	430a      	orrs	r2, r1
 8001054:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001056:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <HAL_TIM_Base_MspInit+0x8c>)
 8001058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800105a:	2202      	movs	r2, #2
 800105c:	4013      	ands	r3, r2
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel2;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001064:	4a19      	ldr	r2, [pc, #100]	@ (80010cc <HAL_TIM_Base_MspInit+0x94>)
 8001066:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 800106a:	2221      	movs	r2, #33	@ 0x21
 800106c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001070:	2210      	movs	r2, #16
 8001072:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 800107c:	2280      	movs	r2, #128	@ 0x80
 800107e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001082:	2280      	movs	r2, #128	@ 0x80
 8001084:	0092      	lsls	r2, r2, #2
 8001086:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 800108a:	2200      	movs	r2, #0
 800108c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001090:	2220      	movs	r2, #32
 8001092:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 8001096:	22c0      	movs	r2, #192	@ 0xc0
 8001098:	0192      	lsls	r2, r2, #6
 800109a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800109c:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 800109e:	0018      	movs	r0, r3
 80010a0:	f000 fdd8 	bl	8001c54 <HAL_DMA_Init>
 80010a4:	1e03      	subs	r3, r0, #0
 80010a6:	d001      	beq.n	80010ac <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 80010a8:	f7ff ff6a 	bl	8000f80 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a06      	ldr	r2, [pc, #24]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 80010b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80010b2:	4b05      	ldr	r3, [pc, #20]	@ (80010c8 <HAL_TIM_Base_MspInit+0x90>)
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b004      	add	sp, #16
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40000400 	.word	0x40000400
 80010c4:	40021000 	.word	0x40021000
 80010c8:	2000007c 	.word	0x2000007c
 80010cc:	4002001c 	.word	0x4002001c

080010d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b089      	sub	sp, #36	@ 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	240c      	movs	r4, #12
 80010da:	193b      	adds	r3, r7, r4
 80010dc:	0018      	movs	r0, r3
 80010de:	2314      	movs	r3, #20
 80010e0:	001a      	movs	r2, r3
 80010e2:	2100      	movs	r1, #0
 80010e4:	f003 ffde 	bl	80050a4 <memset>
  if(htim->Instance==TIM3)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a14      	ldr	r2, [pc, #80]	@ (8001140 <HAL_TIM_MspPostInit+0x70>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d122      	bne.n	8001138 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <HAL_TIM_MspPostInit+0x74>)
 80010f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <HAL_TIM_MspPostInit+0x74>)
 80010f8:	2101      	movs	r1, #1
 80010fa:	430a      	orrs	r2, r1
 80010fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80010fe:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_TIM_MspPostInit+0x74>)
 8001100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001102:	2201      	movs	r2, #1
 8001104:	4013      	ands	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800110a:	0021      	movs	r1, r4
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2280      	movs	r2, #128	@ 0x80
 8001110:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2202      	movs	r2, #2
 8001116:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2200      	movs	r2, #0
 8001122:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2201      	movs	r2, #1
 8001128:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	187a      	adds	r2, r7, r1
 800112c:	23a0      	movs	r3, #160	@ 0xa0
 800112e:	05db      	lsls	r3, r3, #23
 8001130:	0011      	movs	r1, r2
 8001132:	0018      	movs	r0, r3
 8001134:	f001 f84a 	bl	80021cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001138:	46c0      	nop			@ (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b009      	add	sp, #36	@ 0x24
 800113e:	bd90      	pop	{r4, r7, pc}
 8001140:	40000400 	.word	0x40000400
 8001144:	40021000 	.word	0x40021000

08001148 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b08b      	sub	sp, #44	@ 0x2c
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	2414      	movs	r4, #20
 8001152:	193b      	adds	r3, r7, r4
 8001154:	0018      	movs	r0, r3
 8001156:	2314      	movs	r3, #20
 8001158:	001a      	movs	r2, r3
 800115a:	2100      	movs	r1, #0
 800115c:	f003 ffa2 	bl	80050a4 <memset>
  if(huart->Instance==USART2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a31      	ldr	r2, [pc, #196]	@ (800122c <HAL_UART_MspInit+0xe4>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d15b      	bne.n	8001222 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800116a:	4b31      	ldr	r3, [pc, #196]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 800116c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800116e:	4b30      	ldr	r3, [pc, #192]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 8001170:	2180      	movs	r1, #128	@ 0x80
 8001172:	0289      	lsls	r1, r1, #10
 8001174:	430a      	orrs	r2, r1
 8001176:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001178:	4b2d      	ldr	r3, [pc, #180]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 800117a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800117c:	2380      	movs	r3, #128	@ 0x80
 800117e:	029b      	lsls	r3, r3, #10
 8001180:	4013      	ands	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b2a      	ldr	r3, [pc, #168]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 8001188:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800118a:	4b29      	ldr	r3, [pc, #164]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 800118c:	2101      	movs	r1, #1
 800118e:	430a      	orrs	r2, r1
 8001190:	635a      	str	r2, [r3, #52]	@ 0x34
 8001192:	4b27      	ldr	r3, [pc, #156]	@ (8001230 <HAL_UART_MspInit+0xe8>)
 8001194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001196:	2201      	movs	r2, #1
 8001198:	4013      	ands	r3, r2
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 800119e:	0021      	movs	r1, r4
 80011a0:	187b      	adds	r3, r7, r1
 80011a2:	4a24      	ldr	r2, [pc, #144]	@ (8001234 <HAL_UART_MspInit+0xec>)
 80011a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	187b      	adds	r3, r7, r1
 80011a8:	2202      	movs	r2, #2
 80011aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	187b      	adds	r3, r7, r1
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	187b      	adds	r3, r7, r1
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80011b8:	187b      	adds	r3, r7, r1
 80011ba:	2201      	movs	r2, #1
 80011bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	187a      	adds	r2, r7, r1
 80011c0:	23a0      	movs	r3, #160	@ 0xa0
 80011c2:	05db      	lsls	r3, r3, #23
 80011c4:	0011      	movs	r1, r2
 80011c6:	0018      	movs	r0, r3
 80011c8:	f001 f800 	bl	80021cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011ce:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <HAL_UART_MspInit+0xf4>)
 80011d0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80011d2:	4b19      	ldr	r3, [pc, #100]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011d4:	2234      	movs	r2, #52	@ 0x34
 80011d6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011d8:	4b17      	ldr	r3, [pc, #92]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011de:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011e4:	4b14      	ldr	r3, [pc, #80]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011e6:	2280      	movs	r2, #128	@ 0x80
 80011e8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011ea:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80011f6:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011f8:	2220      	movs	r2, #32
 80011fa:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 80011fe:	2280      	movs	r2, #128	@ 0x80
 8001200:	0192      	lsls	r2, r2, #6
 8001202:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001204:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 8001206:	0018      	movs	r0, r3
 8001208:	f000 fd24 	bl	8001c54 <HAL_DMA_Init>
 800120c:	1e03      	subs	r3, r0, #0
 800120e:	d001      	beq.n	8001214 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001210:	f7ff feb6 	bl	8000f80 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2180      	movs	r1, #128	@ 0x80
 8001218:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 800121a:	505a      	str	r2, [r3, r1]
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_UART_MspInit+0xf0>)
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b00b      	add	sp, #44	@ 0x2c
 8001228:	bd90      	pop	{r4, r7, pc}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	40004400 	.word	0x40004400
 8001230:	40021000 	.word	0x40021000
 8001234:	00008004 	.word	0x00008004
 8001238:	2000016c 	.word	0x2000016c
 800123c:	40020008 	.word	0x40020008

08001240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	e7fd      	b.n	8001244 <NMI_Handler+0x4>

08001248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124c:	46c0      	nop			@ (mov r8, r8)
 800124e:	e7fd      	b.n	800124c <HardFault_Handler+0x4>

08001250 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001254:	46c0      	nop			@ (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001268:	f000 fbd6 	bl	8001a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800126c:	46c0      	nop			@ (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001278:	4b03      	ldr	r3, [pc, #12]	@ (8001288 <DMA1_Channel1_IRQHandler+0x14>)
 800127a:	0018      	movs	r0, r3
 800127c:	f000 fe64 	bl	8001f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001280:	46c0      	nop			@ (mov r8, r8)
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	2000016c 	.word	0x2000016c

0800128c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001292:	0018      	movs	r0, r3
 8001294:	f000 fe58 	bl	8001f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001298:	46c0      	nop			@ (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			@ (mov r8, r8)
 80012a0:	2000007c 	.word	0x2000007c

080012a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012a8:	46c0      	nop			@ (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>:
 *      Author: famil
 */

#include "ws2812.h"

WS2812::WS2812(TIM_HandleTypeDef* htim, uint32_t tim_channel_x, DMA_HandleTypeDef* hdma){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef+0x48>)
 80012c2:	189b      	adds	r3, r3, r2
 80012c4:	2230      	movs	r2, #48	@ 0x30
 80012c6:	2100      	movs	r1, #0
 80012c8:	0018      	movs	r0, r3
 80012ca:	f003 feeb 	bl	80050a4 <memset>
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	23d0      	movs	r3, #208	@ 0xd0
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	2100      	movs	r1, #0
 80012d6:	50d1      	str	r1, [r2, r3]
    HTIM = htim;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	605a      	str	r2, [r3, #4]
    TIM_CHANNEL_X = tim_channel_x;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	701a      	strb	r2, [r3, #0]
    HDMA =hdma;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	609a      	str	r2, [r3, #8]
}
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	0018      	movs	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	b004      	add	sp, #16
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	0000030f 	.word	0x0000030f

080012fc <_ZN6WS28124showEv>:


void WS2812::show(){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
    if(wr_buf_p != 0 || HDMA->State != HAL_DMA_STATE_READY){
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	23d0      	movs	r3, #208	@ 0xd0
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	58d3      	ldr	r3, [r2, r3]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d106      	bne.n	800131e <_ZN6WS28124showEv+0x22>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	2225      	movs	r2, #37	@ 0x25
 8001316:	5c9b      	ldrb	r3, [r3, r2]
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b01      	cmp	r3, #1
 800131c:	d001      	beq.n	8001322 <_ZN6WS28124showEv+0x26>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <_ZN6WS28124showEv+0x28>
 8001322:	2300      	movs	r3, #0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d025      	beq.n	8001374 <_ZN6WS28124showEv+0x78>
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	0019      	movs	r1, r3
 8001332:	0010      	movs	r0, r2
 8001334:	f002 f892 	bl	800345c <HAL_TIM_PWM_Stop_DMA>
        wr_buf_p = 0;
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	23d0      	movs	r3, #208	@ 0xd0
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	2100      	movs	r1, #0
 8001340:	50d1      	str	r1, [r2, r3]
        for(uint8_t i=0; i <48; i++){wr_buf[i] = 0;}
 8001342:	230f      	movs	r3, #15
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
 800134a:	e00d      	b.n	8001368 <_ZN6WS28124showEv+0x6c>
 800134c:	200f      	movs	r0, #15
 800134e:	183b      	adds	r3, r7, r0
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	492c      	ldr	r1, [pc, #176]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 8001356:	18d3      	adds	r3, r2, r3
 8001358:	185b      	adds	r3, r3, r1
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	183b      	adds	r3, r7, r0
 8001360:	781a      	ldrb	r2, [r3, #0]
 8001362:	183b      	adds	r3, r7, r0
 8001364:	3201      	adds	r2, #1
 8001366:	701a      	strb	r2, [r3, #0]
 8001368:	230f      	movs	r3, #15
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001370:	d9ec      	bls.n	800134c <_ZN6WS28124showEv+0x50>
        return;
 8001372:	e045      	b.n	8001400 <_ZN6WS28124showEv+0x104>
    }
    for(uint_fast8_t i = 0; i < 8; i++){
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	e031      	b.n	80013de <_ZN6WS28124showEv+0xe2>
        wr_buf[i   ] = 0;
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	4922      	ldr	r1, [pc, #136]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	18d3      	adds	r3, r2, r3
 8001382:	185b      	adds	r3, r3, r1
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
        wr_buf[i+ 8] = 0;
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	3308      	adds	r3, #8
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	491e      	ldr	r1, [pc, #120]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	185b      	adds	r3, r3, r1
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
        wr_buf[i+16] = 0;
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3310      	adds	r3, #16
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	491a      	ldr	r1, [pc, #104]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 80013a0:	18d3      	adds	r3, r2, r3
 80013a2:	185b      	adds	r3, r3, r1
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]

        wr_buf[i+24] = 0;
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	3318      	adds	r3, #24
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	4916      	ldr	r1, [pc, #88]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	185b      	adds	r3, r3, r1
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+32] = 0;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	3320      	adds	r3, #32
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	4912      	ldr	r1, [pc, #72]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 80013c0:	18d3      	adds	r3, r2, r3
 80013c2:	185b      	adds	r3, r3, r1
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+40] = 0;
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	3328      	adds	r3, #40	@ 0x28
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	490e      	ldr	r1, [pc, #56]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	185b      	adds	r3, r3, r1
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
    for(uint_fast8_t i = 0; i < 8; i++){
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	3301      	adds	r3, #1
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	2b07      	cmp	r3, #7
 80013e2:	d9ca      	bls.n	800137a <_ZN6WS28124showEv+0x7e>
    }
    HAL_TIM_PWM_Start_DMA(HTIM, TIM_CHANNEL_X, (uint32_t *)wr_buf, 48);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6858      	ldr	r0, [r3, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	0019      	movs	r1, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a05      	ldr	r2, [pc, #20]	@ (8001408 <_ZN6WS28124showEv+0x10c>)
 80013f2:	189a      	adds	r2, r3, r2
 80013f4:	2330      	movs	r3, #48	@ 0x30
 80013f6:	f001 fe43 	bl	8003080 <HAL_TIM_PWM_Start_DMA>
    HAL_Delay(8);
 80013fa:	2008      	movs	r0, #8
 80013fc:	f000 fb28 	bl	8001a50 <HAL_Delay>
}
 8001400:	46bd      	mov	sp, r7
 8001402:	b004      	add	sp, #16
 8001404:	bd80      	pop	{r7, pc}
 8001406:	46c0      	nop			@ (mov r8, r8)
 8001408:	0000030f 	.word	0x0000030f

0800140c <_ZN6WS28125clearEv>:

void WS2812::clear(){
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
    for(int i=0; i<NUM_PIXELS; i++){
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	e01d      	b.n	8001456 <_ZN6WS28125clearEv+0x4a>
        rgb_buf[i][0]=0;
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	0013      	movs	r3, r2
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	189b      	adds	r3, r3, r2
 8001424:	18cb      	adds	r3, r1, r3
 8001426:	330c      	adds	r3, #12
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][1]=0;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	0013      	movs	r3, r2
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	189b      	adds	r3, r3, r2
 8001436:	18cb      	adds	r3, r1, r3
 8001438:	330d      	adds	r3, #13
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][2]=0;
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	0013      	movs	r3, r2
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	189b      	adds	r3, r3, r2
 8001448:	18cb      	adds	r3, r1, r3
 800144a:	330e      	adds	r3, #14
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_PIXELS; i++){
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	3301      	adds	r3, #1
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	2380      	movs	r3, #128	@ 0x80
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	429a      	cmp	r2, r3
 800145e:	dddc      	ble.n	800141a <_ZN6WS28125clearEv+0xe>
    }
}
 8001460:	46c0      	nop			@ (mov r8, r8)
 8001462:	46c0      	nop			@ (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	b004      	add	sp, #16
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <_ZN6WS28127set_hsvEhiii>:

void WS2812::set_hsv(uint8_t id, int h, int s, int v){
 800146c:	b5b0      	push	{r4, r5, r7, lr}
 800146e:	b08e      	sub	sp, #56	@ 0x38
 8001470:	af02      	add	r7, sp, #8
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	230b      	movs	r3, #11
 800147a:	18fb      	adds	r3, r7, r3
 800147c:	1c0a      	adds	r2, r1, #0
 800147e:	701a      	strb	r2, [r3, #0]
	int r,g,b;
	if (s == 0) {
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d106      	bne.n	8001494 <_ZN6WS28127set_hsvEhiii+0x28>
	    r = g = b = v;
 8001486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800148e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001492:	e077      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	}else{
	    h = h * 6; // sector 0 to 5
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	0013      	movs	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	189b      	adds	r3, r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	607b      	str	r3, [r7, #4]
	    int i = h / 256;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	da00      	bge.n	80014a8 <_ZN6WS28127set_hsvEhiii+0x3c>
 80014a6:	33ff      	adds	r3, #255	@ 0xff
 80014a8:	121b      	asrs	r3, r3, #8
 80014aa:	623b      	str	r3, [r7, #32]
	    int f = h % 256;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4a3f      	ldr	r2, [pc, #252]	@ (80015ac <_ZN6WS28127set_hsvEhiii+0x140>)
 80014b0:	4013      	ands	r3, r2
 80014b2:	d503      	bpl.n	80014bc <_ZN6WS28127set_hsvEhiii+0x50>
 80014b4:	3b01      	subs	r3, #1
 80014b6:	4a3e      	ldr	r2, [pc, #248]	@ (80015b0 <_ZN6WS28127set_hsvEhiii+0x144>)
 80014b8:	4313      	orrs	r3, r2
 80014ba:	3301      	adds	r3, #1
 80014bc:	61fb      	str	r3, [r7, #28]
	    int p = (v * (256 - s)) / 256;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	2280      	movs	r2, #128	@ 0x80
 80014c2:	0052      	lsls	r2, r2, #1
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014c8:	4353      	muls	r3, r2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	da00      	bge.n	80014d0 <_ZN6WS28127set_hsvEhiii+0x64>
 80014ce:	33ff      	adds	r3, #255	@ 0xff
 80014d0:	121b      	asrs	r3, r3, #8
 80014d2:	61bb      	str	r3, [r7, #24]
	    int q = (v * (256 - (s * f) / 256)) / 256;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	69fa      	ldr	r2, [r7, #28]
 80014d8:	4353      	muls	r3, r2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	da00      	bge.n	80014e0 <_ZN6WS28127set_hsvEhiii+0x74>
 80014de:	33ff      	adds	r3, #255	@ 0xff
 80014e0:	121b      	asrs	r3, r3, #8
 80014e2:	425b      	negs	r3, r3
 80014e4:	3301      	adds	r3, #1
 80014e6:	33ff      	adds	r3, #255	@ 0xff
 80014e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014ea:	4353      	muls	r3, r2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	da00      	bge.n	80014f2 <_ZN6WS28127set_hsvEhiii+0x86>
 80014f0:	33ff      	adds	r3, #255	@ 0xff
 80014f2:	121b      	asrs	r3, r3, #8
 80014f4:	617b      	str	r3, [r7, #20]
	    int t = (v * (256 - (s * (256 - f)) / 256)) / 256;
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	2280      	movs	r2, #128	@ 0x80
 80014fa:	0052      	lsls	r2, r2, #1
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	4353      	muls	r3, r2
 8001502:	2b00      	cmp	r3, #0
 8001504:	da00      	bge.n	8001508 <_ZN6WS28127set_hsvEhiii+0x9c>
 8001506:	33ff      	adds	r3, #255	@ 0xff
 8001508:	121b      	asrs	r3, r3, #8
 800150a:	425b      	negs	r3, r3
 800150c:	3301      	adds	r3, #1
 800150e:	33ff      	adds	r3, #255	@ 0xff
 8001510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001512:	4353      	muls	r3, r2
 8001514:	2b00      	cmp	r3, #0
 8001516:	da00      	bge.n	800151a <_ZN6WS28127set_hsvEhiii+0xae>
 8001518:	33ff      	adds	r3, #255	@ 0xff
 800151a:	121b      	asrs	r3, r3, #8
 800151c:	613b      	str	r3, [r7, #16]

	    switch (i) {
 800151e:	6a3b      	ldr	r3, [r7, #32]
 8001520:	2b04      	cmp	r3, #4
 8001522:	d828      	bhi.n	8001576 <_ZN6WS28127set_hsvEhiii+0x10a>
 8001524:	6a3b      	ldr	r3, [r7, #32]
 8001526:	009a      	lsls	r2, r3, #2
 8001528:	4b22      	ldr	r3, [pc, #136]	@ (80015b4 <_ZN6WS28127set_hsvEhiii+0x148>)
 800152a:	18d3      	adds	r3, r2, r3
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	469f      	mov	pc, r3
	        case 0: r = v; g = t; b = p; break;
 8001530:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
 800153c:	e022      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 1: r = q; g = v; b = p; break;
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
 800154a:	e01b      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 2: r = p; g = v; b = t; break;
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
 8001558:	e014      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 3: r = p; g = q; b = v; break;
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
 8001566:	e00d      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 4: r = t; g = p; b = v; break;
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
 8001574:	e006      	b.n	8001584 <_ZN6WS28127set_hsvEhiii+0x118>
	        default: r = v; g = p;b = q; break;
 8001576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
 8001582:	46c0      	nop			@ (mov r8, r8)
	    }
	}
	set_rgb(id, r, g, b);
 8001584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001586:	b2dc      	uxtb	r4, r3
 8001588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800158a:	b2dd      	uxtb	r5, r3
 800158c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158e:	b2db      	uxtb	r3, r3
 8001590:	220b      	movs	r2, #11
 8001592:	18ba      	adds	r2, r7, r2
 8001594:	7811      	ldrb	r1, [r2, #0]
 8001596:	68f8      	ldr	r0, [r7, #12]
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	002b      	movs	r3, r5
 800159c:	0022      	movs	r2, r4
 800159e:	f000 f80b 	bl	80015b8 <_ZN6WS28127set_rgbEhhhh>

}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b00c      	add	sp, #48	@ 0x30
 80015a8:	bdb0      	pop	{r4, r5, r7, pc}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	800000ff 	.word	0x800000ff
 80015b0:	ffffff00 	.word	0xffffff00
 80015b4:	08005174 	.word	0x08005174

080015b8 <_ZN6WS28127set_rgbEhhhh>:

void WS2812::set_rgb(uint8_t id, uint8_t r, uint8_t g,uint8_t b){
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	000c      	movs	r4, r1
 80015c2:	0010      	movs	r0, r2
 80015c4:	0019      	movs	r1, r3
 80015c6:	1cfb      	adds	r3, r7, #3
 80015c8:	1c22      	adds	r2, r4, #0
 80015ca:	701a      	strb	r2, [r3, #0]
 80015cc:	1cbb      	adds	r3, r7, #2
 80015ce:	1c02      	adds	r2, r0, #0
 80015d0:	701a      	strb	r2, [r3, #0]
 80015d2:	1c7b      	adds	r3, r7, #1
 80015d4:	1c0a      	adds	r2, r1, #0
 80015d6:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][0]=r;
 80015d8:	1cfb      	adds	r3, r7, #3
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	0013      	movs	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	189b      	adds	r3, r3, r2
 80015e4:	18cb      	adds	r3, r1, r3
 80015e6:	330c      	adds	r3, #12
 80015e8:	1cba      	adds	r2, r7, #2
 80015ea:	7812      	ldrb	r2, [r2, #0]
 80015ec:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][1]=g;
 80015ee:	1cfb      	adds	r3, r7, #3
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	0013      	movs	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	189b      	adds	r3, r3, r2
 80015fa:	18cb      	adds	r3, r1, r3
 80015fc:	330d      	adds	r3, #13
 80015fe:	1c7a      	adds	r2, r7, #1
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][2]=b;
 8001604:	1cfb      	adds	r3, r7, #3
 8001606:	781a      	ldrb	r2, [r3, #0]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	0013      	movs	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	189b      	adds	r3, r3, r2
 8001610:	18cb      	adds	r3, r1, r3
 8001612:	330e      	adds	r3, #14
 8001614:	001a      	movs	r2, r3
 8001616:	2318      	movs	r3, #24
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	7013      	strb	r3, [r2, #0]
}
 800161e:	46c0      	nop			@ (mov r8, r8)
 8001620:	46bd      	mov	sp, r7
 8001622:	b003      	add	sp, #12
 8001624:	bd90      	pop	{r4, r7, pc}
	...

08001628 <_ZN6WS281217do_forwardRewriteEv>:

void WS2812::do_forwardRewrite(){
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	23d0      	movs	r3, #208	@ 0xd0
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	58d2      	ldr	r2, [r2, r3]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	429a      	cmp	r2, r3
 800163e:	d86e      	bhi.n	800171e <_ZN6WS281217do_forwardRewriteEv+0xf6>
        for(uint_fast8_t i = 0; i < 8; i++) {
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	e05e      	b.n	8001704 <_ZN6WS281217do_forwardRewriteEv+0xdc>
            wr_buf[i     ] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	23d0      	movs	r3, #208	@ 0xd0
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	58d2      	ldr	r2, [r2, r3]
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	0013      	movs	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	189b      	adds	r3, r3, r2
 8001656:	18cb      	adds	r3, r1, r3
 8001658:	330d      	adds	r3, #13
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	0019      	movs	r1, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	2207      	movs	r2, #7
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	4119      	asrs	r1, r3
 8001666:	000b      	movs	r3, r1
 8001668:	2201      	movs	r2, #1
 800166a:	4013      	ands	r3, r2
 800166c:	d001      	beq.n	8001672 <_ZN6WS281217do_forwardRewriteEv+0x4a>
 800166e:	200a      	movs	r0, #10
 8001670:	e000      	b.n	8001674 <_ZN6WS281217do_forwardRewriteEv+0x4c>
 8001672:	2005      	movs	r0, #5
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	4940      	ldr	r1, [pc, #256]	@ (8001778 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	18d3      	adds	r3, r2, r3
 800167c:	185b      	adds	r3, r3, r1
 800167e:	1c02      	adds	r2, r0, #0
 8001680:	701a      	strb	r2, [r3, #0]
            wr_buf[i +  8] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	23d0      	movs	r3, #208	@ 0xd0
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	58d2      	ldr	r2, [r2, r3]
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	0013      	movs	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	189b      	adds	r3, r3, r2
 8001692:	18cb      	adds	r3, r1, r3
 8001694:	330c      	adds	r3, #12
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	0019      	movs	r1, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	2207      	movs	r2, #7
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	4119      	asrs	r1, r3
 80016a2:	000b      	movs	r3, r1
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	d001      	beq.n	80016ae <_ZN6WS281217do_forwardRewriteEv+0x86>
 80016aa:	200a      	movs	r0, #10
 80016ac:	e000      	b.n	80016b0 <_ZN6WS281217do_forwardRewriteEv+0x88>
 80016ae:	2005      	movs	r0, #5
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	3308      	adds	r3, #8
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	4930      	ldr	r1, [pc, #192]	@ (8001778 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 80016b8:	18d3      	adds	r3, r2, r3
 80016ba:	185b      	adds	r3, r3, r1
 80016bc:	1c02      	adds	r2, r0, #0
 80016be:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 16] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	23d0      	movs	r3, #208	@ 0xd0
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	58d2      	ldr	r2, [r2, r3]
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	0013      	movs	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	189b      	adds	r3, r3, r2
 80016d0:	18cb      	adds	r3, r1, r3
 80016d2:	330e      	adds	r3, #14
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	0019      	movs	r1, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2207      	movs	r2, #7
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	4119      	asrs	r1, r3
 80016e0:	000b      	movs	r3, r1
 80016e2:	2201      	movs	r2, #1
 80016e4:	4013      	ands	r3, r2
 80016e6:	d001      	beq.n	80016ec <_ZN6WS281217do_forwardRewriteEv+0xc4>
 80016e8:	200a      	movs	r0, #10
 80016ea:	e000      	b.n	80016ee <_ZN6WS281217do_forwardRewriteEv+0xc6>
 80016ec:	2005      	movs	r0, #5
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	3310      	adds	r3, #16
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	4920      	ldr	r1, [pc, #128]	@ (8001778 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 80016f6:	18d3      	adds	r3, r2, r3
 80016f8:	185b      	adds	r3, r3, r1
 80016fa:	1c02      	adds	r2, r0, #0
 80016fc:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; i++) {
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	3301      	adds	r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b07      	cmp	r3, #7
 8001708:	d99d      	bls.n	8001646 <_ZN6WS281217do_forwardRewriteEv+0x1e>
        }
        wr_buf_p++;
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	23d0      	movs	r3, #208	@ 0xd0
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	58d3      	ldr	r3, [r2, r3]
 8001712:	1c59      	adds	r1, r3, #1
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	23d0      	movs	r3, #208	@ 0xd0
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	50d1      	str	r1, [r2, r3]
    } else if (wr_buf_p < NUM_PIXELS + 2) {
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
        wr_buf_p++;
    }
}
 800171c:	e028      	b.n	8001770 <_ZN6WS281217do_forwardRewriteEv+0x148>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	23d0      	movs	r3, #208	@ 0xd0
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	58d2      	ldr	r2, [r2, r3]
 8001726:	2381      	movs	r3, #129	@ 0x81
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	429a      	cmp	r2, r3
 800172c:	d820      	bhi.n	8001770 <_ZN6WS281217do_forwardRewriteEv+0x148>
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
 800172e:	230b      	movs	r3, #11
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
 8001736:	e00d      	b.n	8001754 <_ZN6WS281217do_forwardRewriteEv+0x12c>
 8001738:	200b      	movs	r0, #11
 800173a:	183b      	adds	r3, r7, r0
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	490d      	ldr	r1, [pc, #52]	@ (8001778 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001742:	18d3      	adds	r3, r2, r3
 8001744:	185b      	adds	r3, r3, r1
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
 800174a:	183b      	adds	r3, r7, r0
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	183b      	adds	r3, r7, r0
 8001750:	3201      	adds	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
 8001754:	230b      	movs	r3, #11
 8001756:	18fb      	adds	r3, r7, r3
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b17      	cmp	r3, #23
 800175c:	d9ec      	bls.n	8001738 <_ZN6WS281217do_forwardRewriteEv+0x110>
        wr_buf_p++;
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	23d0      	movs	r3, #208	@ 0xd0
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	58d3      	ldr	r3, [r2, r3]
 8001766:	1c59      	adds	r1, r3, #1
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	23d0      	movs	r3, #208	@ 0xd0
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	50d1      	str	r1, [r2, r3]
}
 8001770:	46c0      	nop			@ (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b004      	add	sp, #16
 8001776:	bd80      	pop	{r7, pc}
 8001778:	0000030f 	.word	0x0000030f

0800177c <_ZN6WS281214do_backRewriteEv>:

void WS2812::do_backRewrite(){
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	23d0      	movs	r3, #208	@ 0xd0
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	58d2      	ldr	r2, [r2, r3]
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	429a      	cmp	r2, r3
 8001792:	d86f      	bhi.n	8001874 <_ZN6WS281214do_backRewriteEv+0xf8>
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	e05f      	b.n	800185a <_ZN6WS281214do_backRewriteEv+0xde>
            wr_buf[i + 24] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	23d0      	movs	r3, #208	@ 0xd0
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	58d2      	ldr	r2, [r2, r3]
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	0013      	movs	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	189b      	adds	r3, r3, r2
 80017aa:	18cb      	adds	r3, r1, r3
 80017ac:	330d      	adds	r3, #13
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	0019      	movs	r1, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2207      	movs	r2, #7
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	4119      	asrs	r1, r3
 80017ba:	000b      	movs	r3, r1
 80017bc:	2201      	movs	r2, #1
 80017be:	4013      	ands	r3, r2
 80017c0:	d001      	beq.n	80017c6 <_ZN6WS281214do_backRewriteEv+0x4a>
 80017c2:	200a      	movs	r0, #10
 80017c4:	e000      	b.n	80017c8 <_ZN6WS281214do_backRewriteEv+0x4c>
 80017c6:	2005      	movs	r0, #5
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	3318      	adds	r3, #24
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4947      	ldr	r1, [pc, #284]	@ (80018ec <_ZN6WS281214do_backRewriteEv+0x170>)
 80017d0:	18d3      	adds	r3, r2, r3
 80017d2:	185b      	adds	r3, r3, r1
 80017d4:	1c02      	adds	r2, r0, #0
 80017d6:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 32] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	23d0      	movs	r3, #208	@ 0xd0
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	58d2      	ldr	r2, [r2, r3]
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	0013      	movs	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	189b      	adds	r3, r3, r2
 80017e8:	18cb      	adds	r3, r1, r3
 80017ea:	330c      	adds	r3, #12
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	0019      	movs	r1, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2207      	movs	r2, #7
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	4119      	asrs	r1, r3
 80017f8:	000b      	movs	r3, r1
 80017fa:	2201      	movs	r2, #1
 80017fc:	4013      	ands	r3, r2
 80017fe:	d001      	beq.n	8001804 <_ZN6WS281214do_backRewriteEv+0x88>
 8001800:	200a      	movs	r0, #10
 8001802:	e000      	b.n	8001806 <_ZN6WS281214do_backRewriteEv+0x8a>
 8001804:	2005      	movs	r0, #5
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3320      	adds	r3, #32
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	4937      	ldr	r1, [pc, #220]	@ (80018ec <_ZN6WS281214do_backRewriteEv+0x170>)
 800180e:	18d3      	adds	r3, r2, r3
 8001810:	185b      	adds	r3, r3, r1
 8001812:	1c02      	adds	r2, r0, #0
 8001814:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 40] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	23d0      	movs	r3, #208	@ 0xd0
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	58d2      	ldr	r2, [r2, r3]
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	0013      	movs	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	189b      	adds	r3, r3, r2
 8001826:	18cb      	adds	r3, r1, r3
 8001828:	330e      	adds	r3, #14
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	0019      	movs	r1, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2207      	movs	r2, #7
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	4119      	asrs	r1, r3
 8001836:	000b      	movs	r3, r1
 8001838:	2201      	movs	r2, #1
 800183a:	4013      	ands	r3, r2
 800183c:	d001      	beq.n	8001842 <_ZN6WS281214do_backRewriteEv+0xc6>
 800183e:	200a      	movs	r0, #10
 8001840:	e000      	b.n	8001844 <_ZN6WS281214do_backRewriteEv+0xc8>
 8001842:	2005      	movs	r0, #5
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3328      	adds	r3, #40	@ 0x28
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	4928      	ldr	r1, [pc, #160]	@ (80018ec <_ZN6WS281214do_backRewriteEv+0x170>)
 800184c:	18d3      	adds	r3, r2, r3
 800184e:	185b      	adds	r3, r3, r1
 8001850:	1c02      	adds	r2, r0, #0
 8001852:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	3301      	adds	r3, #1
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b07      	cmp	r3, #7
 800185e:	d99c      	bls.n	800179a <_ZN6WS281214do_backRewriteEv+0x1e>
        }
        wr_buf_p++;
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	23d0      	movs	r3, #208	@ 0xd0
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	58d3      	ldr	r3, [r2, r3]
 8001868:	1c59      	adds	r1, r3, #1
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	23d0      	movs	r3, #208	@ 0xd0
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	50d1      	str	r1, [r2, r3]
        wr_buf_p++;
    } else {
        wr_buf_p = 0;
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
    }
}
 8001872:	e036      	b.n	80018e2 <_ZN6WS281214do_backRewriteEv+0x166>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	23d0      	movs	r3, #208	@ 0xd0
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	58d2      	ldr	r2, [r2, r3]
 800187c:	2381      	movs	r3, #129	@ 0x81
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	429a      	cmp	r2, r3
 8001882:	d821      	bhi.n	80018c8 <_ZN6WS281214do_backRewriteEv+0x14c>
        for(uint8_t i = 24; i < 48; i++){ wr_buf[i] = 0;};
 8001884:	230b      	movs	r3, #11
 8001886:	18fb      	adds	r3, r7, r3
 8001888:	2218      	movs	r2, #24
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	e00d      	b.n	80018aa <_ZN6WS281214do_backRewriteEv+0x12e>
 800188e:	200b      	movs	r0, #11
 8001890:	183b      	adds	r3, r7, r0
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	4915      	ldr	r1, [pc, #84]	@ (80018ec <_ZN6WS281214do_backRewriteEv+0x170>)
 8001898:	18d3      	adds	r3, r2, r3
 800189a:	185b      	adds	r3, r3, r1
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	183b      	adds	r3, r7, r0
 80018a2:	781a      	ldrb	r2, [r3, #0]
 80018a4:	183b      	adds	r3, r7, r0
 80018a6:	3201      	adds	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	230b      	movs	r3, #11
 80018ac:	18fb      	adds	r3, r7, r3
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80018b2:	d9ec      	bls.n	800188e <_ZN6WS281214do_backRewriteEv+0x112>
        wr_buf_p++;
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	23d0      	movs	r3, #208	@ 0xd0
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	58d3      	ldr	r3, [r2, r3]
 80018bc:	1c59      	adds	r1, r3, #1
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	23d0      	movs	r3, #208	@ 0xd0
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	50d1      	str	r1, [r2, r3]
}
 80018c6:	e00c      	b.n	80018e2 <_ZN6WS281214do_backRewriteEv+0x166>
        wr_buf_p = 0;
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	23d0      	movs	r3, #208	@ 0xd0
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	2100      	movs	r1, #0
 80018d0:	50d1      	str	r1, [r2, r3]
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	0019      	movs	r1, r3
 80018dc:	0010      	movs	r0, r2
 80018de:	f001 fdbd 	bl	800345c <HAL_TIM_PWM_Stop_DMA>
}
 80018e2:	46c0      	nop			@ (mov r8, r8)
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b004      	add	sp, #16
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	0000030f 	.word	0x0000030f

080018f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018f0:	480d      	ldr	r0, [pc, #52]	@ (8001928 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80018f4:	f7ff fcd6 	bl	80012a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f8:	480c      	ldr	r0, [pc, #48]	@ (800192c <LoopForever+0x6>)
  ldr r1, =_edata
 80018fa:	490d      	ldr	r1, [pc, #52]	@ (8001930 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001934 <LoopForever+0xe>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001910:	4c0a      	ldr	r4, [pc, #40]	@ (800193c <LoopForever+0x16>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800191e:	f003 fbc9 	bl	80050b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001922:	f7fe fe63 	bl	80005ec <main>

08001926 <LoopForever>:

LoopForever:
  b LoopForever
 8001926:	e7fe      	b.n	8001926 <LoopForever>
  ldr   r0, =_estack
 8001928:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001934:	08005200 	.word	0x08005200
  ldr r2, =_sbss
 8001938:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800193c:	20000584 	.word	0x20000584

08001940 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC1_IRQHandler>
	...

08001944 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800194a:	1dfb      	adds	r3, r7, #7
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_Init+0x3c>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <HAL_Init+0x3c>)
 8001956:	2180      	movs	r1, #128	@ 0x80
 8001958:	0049      	lsls	r1, r1, #1
 800195a:	430a      	orrs	r2, r1
 800195c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800195e:	2003      	movs	r0, #3
 8001960:	f000 f810 	bl	8001984 <HAL_InitTick>
 8001964:	1e03      	subs	r3, r0, #0
 8001966:	d003      	beq.n	8001970 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001968:	1dfb      	adds	r3, r7, #7
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
 800196e:	e001      	b.n	8001974 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001970:	f7ff fb3e 	bl	8000ff0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001974:	1dfb      	adds	r3, r7, #7
 8001976:	781b      	ldrb	r3, [r3, #0]
}
 8001978:	0018      	movs	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	b002      	add	sp, #8
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40022000 	.word	0x40022000

08001984 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800198c:	230f      	movs	r3, #15
 800198e:	18fb      	adds	r3, r7, r3
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001994:	4b1d      	ldr	r3, [pc, #116]	@ (8001a0c <HAL_InitTick+0x88>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d02b      	beq.n	80019f4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800199c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a10 <HAL_InitTick+0x8c>)
 800199e:	681c      	ldr	r4, [r3, #0]
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <HAL_InitTick+0x88>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	0019      	movs	r1, r3
 80019a6:	23fa      	movs	r3, #250	@ 0xfa
 80019a8:	0098      	lsls	r0, r3, #2
 80019aa:	f7fe fba9 	bl	8000100 <__udivsi3>
 80019ae:	0003      	movs	r3, r0
 80019b0:	0019      	movs	r1, r3
 80019b2:	0020      	movs	r0, r4
 80019b4:	f7fe fba4 	bl	8000100 <__udivsi3>
 80019b8:	0003      	movs	r3, r0
 80019ba:	0018      	movs	r0, r3
 80019bc:	f000 f93d 	bl	8001c3a <HAL_SYSTICK_Config>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d112      	bne.n	80019ea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d80a      	bhi.n	80019e0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	2301      	movs	r3, #1
 80019ce:	425b      	negs	r3, r3
 80019d0:	2200      	movs	r2, #0
 80019d2:	0018      	movs	r0, r3
 80019d4:	f000 f90c 	bl	8001bf0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <HAL_InitTick+0x90>)
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	e00d      	b.n	80019fc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80019e0:	230f      	movs	r3, #15
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
 80019e8:	e008      	b.n	80019fc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019ea:	230f      	movs	r3, #15
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2201      	movs	r2, #1
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e003      	b.n	80019fc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019f4:	230f      	movs	r3, #15
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	2201      	movs	r2, #1
 80019fa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80019fc:	230f      	movs	r3, #15
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	781b      	ldrb	r3, [r3, #0]
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b005      	add	sp, #20
 8001a08:	bd90      	pop	{r4, r7, pc}
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	20000010 	.word	0x20000010
 8001a10:	20000008 	.word	0x20000008
 8001a14:	2000000c 	.word	0x2000000c

08001a18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <HAL_IncTick+0x1c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	001a      	movs	r2, r3
 8001a22:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <HAL_IncTick+0x20>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	18d2      	adds	r2, r2, r3
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <HAL_IncTick+0x20>)
 8001a2a:	601a      	str	r2, [r3, #0]
}
 8001a2c:	46c0      	nop			@ (mov r8, r8)
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	46c0      	nop			@ (mov r8, r8)
 8001a34:	20000010 	.word	0x20000010
 8001a38:	20000580 	.word	0x20000580

08001a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a40:	4b02      	ldr	r3, [pc, #8]	@ (8001a4c <HAL_GetTick+0x10>)
 8001a42:	681b      	ldr	r3, [r3, #0]
}
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	20000580 	.word	0x20000580

08001a50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a58:	f7ff fff0 	bl	8001a3c <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	3301      	adds	r3, #1
 8001a68:	d005      	beq.n	8001a76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <HAL_Delay+0x44>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	001a      	movs	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	189b      	adds	r3, r3, r2
 8001a74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	f7ff ffe0 	bl	8001a3c <HAL_GetTick>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d8f7      	bhi.n	8001a78 <HAL_Delay+0x28>
  {
  }
}
 8001a88:	46c0      	nop			@ (mov r8, r8)
 8001a8a:	46c0      	nop			@ (mov r8, r8)
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b004      	add	sp, #16
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	46c0      	nop			@ (mov r8, r8)
 8001a94:	20000010 	.word	0x20000010

08001a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	1dfb      	adds	r3, r7, #7
 8001aa2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001aa4:	1dfb      	adds	r3, r7, #7
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001aaa:	d809      	bhi.n	8001ac0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aac:	1dfb      	adds	r3, r7, #7
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	001a      	movs	r2, r3
 8001ab2:	231f      	movs	r3, #31
 8001ab4:	401a      	ands	r2, r3
 8001ab6:	4b04      	ldr	r3, [pc, #16]	@ (8001ac8 <__NVIC_EnableIRQ+0x30>)
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4091      	lsls	r1, r2
 8001abc:	000a      	movs	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001ac0:	46c0      	nop			@ (mov r8, r8)
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b002      	add	sp, #8
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	e000e100 	.word	0xe000e100

08001acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	0002      	movs	r2, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	1dfb      	adds	r3, r7, #7
 8001ad8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ada:	1dfb      	adds	r3, r7, #7
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ae0:	d828      	bhi.n	8001b34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8001ba0 <__NVIC_SetPriority+0xd4>)
 8001ae4:	1dfb      	adds	r3, r7, #7
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	b25b      	sxtb	r3, r3
 8001aea:	089b      	lsrs	r3, r3, #2
 8001aec:	33c0      	adds	r3, #192	@ 0xc0
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	589b      	ldr	r3, [r3, r2]
 8001af2:	1dfa      	adds	r2, r7, #7
 8001af4:	7812      	ldrb	r2, [r2, #0]
 8001af6:	0011      	movs	r1, r2
 8001af8:	2203      	movs	r2, #3
 8001afa:	400a      	ands	r2, r1
 8001afc:	00d2      	lsls	r2, r2, #3
 8001afe:	21ff      	movs	r1, #255	@ 0xff
 8001b00:	4091      	lsls	r1, r2
 8001b02:	000a      	movs	r2, r1
 8001b04:	43d2      	mvns	r2, r2
 8001b06:	401a      	ands	r2, r3
 8001b08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	019b      	lsls	r3, r3, #6
 8001b0e:	22ff      	movs	r2, #255	@ 0xff
 8001b10:	401a      	ands	r2, r3
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	0018      	movs	r0, r3
 8001b18:	2303      	movs	r3, #3
 8001b1a:	4003      	ands	r3, r0
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b20:	481f      	ldr	r0, [pc, #124]	@ (8001ba0 <__NVIC_SetPriority+0xd4>)
 8001b22:	1dfb      	adds	r3, r7, #7
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	b25b      	sxtb	r3, r3
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	33c0      	adds	r3, #192	@ 0xc0
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b32:	e031      	b.n	8001b98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba4 <__NVIC_SetPriority+0xd8>)
 8001b36:	1dfb      	adds	r3, r7, #7
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	400b      	ands	r3, r1
 8001b40:	3b08      	subs	r3, #8
 8001b42:	089b      	lsrs	r3, r3, #2
 8001b44:	3306      	adds	r3, #6
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	18d3      	adds	r3, r2, r3
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	1dfa      	adds	r2, r7, #7
 8001b50:	7812      	ldrb	r2, [r2, #0]
 8001b52:	0011      	movs	r1, r2
 8001b54:	2203      	movs	r2, #3
 8001b56:	400a      	ands	r2, r1
 8001b58:	00d2      	lsls	r2, r2, #3
 8001b5a:	21ff      	movs	r1, #255	@ 0xff
 8001b5c:	4091      	lsls	r1, r2
 8001b5e:	000a      	movs	r2, r1
 8001b60:	43d2      	mvns	r2, r2
 8001b62:	401a      	ands	r2, r3
 8001b64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	019b      	lsls	r3, r3, #6
 8001b6a:	22ff      	movs	r2, #255	@ 0xff
 8001b6c:	401a      	ands	r2, r3
 8001b6e:	1dfb      	adds	r3, r7, #7
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	0018      	movs	r0, r3
 8001b74:	2303      	movs	r3, #3
 8001b76:	4003      	ands	r3, r0
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b7c:	4809      	ldr	r0, [pc, #36]	@ (8001ba4 <__NVIC_SetPriority+0xd8>)
 8001b7e:	1dfb      	adds	r3, r7, #7
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	001c      	movs	r4, r3
 8001b84:	230f      	movs	r3, #15
 8001b86:	4023      	ands	r3, r4
 8001b88:	3b08      	subs	r3, #8
 8001b8a:	089b      	lsrs	r3, r3, #2
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	3306      	adds	r3, #6
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	18c3      	adds	r3, r0, r3
 8001b94:	3304      	adds	r3, #4
 8001b96:	601a      	str	r2, [r3, #0]
}
 8001b98:	46c0      	nop			@ (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	b003      	add	sp, #12
 8001b9e:	bd90      	pop	{r4, r7, pc}
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	1e5a      	subs	r2, r3, #1
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	045b      	lsls	r3, r3, #17
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d301      	bcc.n	8001bc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e010      	b.n	8001be2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <SysTick_Config+0x44>)
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	3a01      	subs	r2, #1
 8001bc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bc8:	2301      	movs	r3, #1
 8001bca:	425b      	negs	r3, r3
 8001bcc:	2103      	movs	r1, #3
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7ff ff7c 	bl	8001acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <SysTick_Config+0x44>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bda:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <SysTick_Config+0x44>)
 8001bdc:	2207      	movs	r2, #7
 8001bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	0018      	movs	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b002      	add	sp, #8
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	e000e010 	.word	0xe000e010

08001bf0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	210f      	movs	r1, #15
 8001bfc:	187b      	adds	r3, r7, r1
 8001bfe:	1c02      	adds	r2, r0, #0
 8001c00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	187b      	adds	r3, r7, r1
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	b25b      	sxtb	r3, r3
 8001c0a:	0011      	movs	r1, r2
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f7ff ff5d 	bl	8001acc <__NVIC_SetPriority>
}
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	46bd      	mov	sp, r7
 8001c16:	b004      	add	sp, #16
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	0002      	movs	r2, r0
 8001c22:	1dfb      	adds	r3, r7, #7
 8001c24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c26:	1dfb      	adds	r3, r7, #7
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f7ff ff33 	bl	8001a98 <__NVIC_EnableIRQ>
}
 8001c32:	46c0      	nop			@ (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b002      	add	sp, #8
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ffaf 	bl	8001ba8 <SysTick_Config>
 8001c4a:	0003      	movs	r3, r0
}
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b002      	add	sp, #8
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e077      	b.n	8001d56 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d60 <HAL_DMA_Init+0x10c>)
 8001c6c:	4694      	mov	ip, r2
 8001c6e:	4463      	add	r3, ip
 8001c70:	2114      	movs	r1, #20
 8001c72:	0018      	movs	r0, r3
 8001c74:	f7fe fa44 	bl	8000100 <__udivsi3>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	009a      	lsls	r2, r3, #2
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2225      	movs	r2, #37	@ 0x25
 8001c84:	2102      	movs	r1, #2
 8001c86:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4934      	ldr	r1, [pc, #208]	@ (8001d64 <HAL_DMA_Init+0x110>)
 8001c94:	400a      	ands	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6819      	ldr	r1, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	f000 fa2b 	bl	800212c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	01db      	lsls	r3, r3, #7
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d102      	bne.n	8001ce8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf0:	213f      	movs	r1, #63	@ 0x3f
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cfe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d011      	beq.n	8001d2c <HAL_DMA_Init+0xd8>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d80d      	bhi.n	8001d2c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	0018      	movs	r0, r3
 8001d14:	f000 fa36 	bl	8002184 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	e008      	b.n	8001d3e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2225      	movs	r2, #37	@ 0x25
 8001d48:	2101      	movs	r1, #1
 8001d4a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2224      	movs	r2, #36	@ 0x24
 8001d50:	2100      	movs	r1, #0
 8001d52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	0018      	movs	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b002      	add	sp, #8
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	bffdfff8 	.word	0xbffdfff8
 8001d64:	ffff800f 	.word	0xffff800f

08001d68 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d76:	2317      	movs	r3, #23
 8001d78:	18fb      	adds	r3, r7, r3
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2224      	movs	r2, #36	@ 0x24
 8001d82:	5c9b      	ldrb	r3, [r3, r2]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_DMA_Start_IT+0x24>
 8001d88:	2302      	movs	r3, #2
 8001d8a:	e06f      	b.n	8001e6c <HAL_DMA_Start_IT+0x104>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2224      	movs	r2, #36	@ 0x24
 8001d90:	2101      	movs	r1, #1
 8001d92:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2225      	movs	r2, #37	@ 0x25
 8001d98:	5c9b      	ldrb	r3, [r3, r2]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d157      	bne.n	8001e50 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2225      	movs	r2, #37	@ 0x25
 8001da4:	2102      	movs	r1, #2
 8001da6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2200      	movs	r2, #0
 8001dac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2101      	movs	r1, #1
 8001dba:	438a      	bics	r2, r1
 8001dbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	68b9      	ldr	r1, [r7, #8]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f000 f971 	bl	80020ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d008      	beq.n	8001de4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	210e      	movs	r1, #14
 8001dde:	430a      	orrs	r2, r1
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	e00f      	b.n	8001e04 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2104      	movs	r1, #4
 8001df0:	438a      	bics	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	210a      	movs	r1, #10
 8001e00:	430a      	orrs	r2, r1
 8001e02:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	025b      	lsls	r3, r3, #9
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d008      	beq.n	8001e24 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	0049      	lsls	r1, r1, #1
 8001e20:	430a      	orrs	r2, r1
 8001e22:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e36:	2180      	movs	r1, #128	@ 0x80
 8001e38:	0049      	lsls	r1, r1, #1
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2101      	movs	r1, #1
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	e00a      	b.n	8001e66 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2280      	movs	r2, #128	@ 0x80
 8001e54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2224      	movs	r2, #36	@ 0x24
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001e5e:	2317      	movs	r3, #23
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001e66:	2317      	movs	r3, #23
 8001e68:	18fb      	adds	r3, r7, r3
 8001e6a:	781b      	ldrb	r3, [r3, #0]
}
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	b006      	add	sp, #24
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e7c:	210f      	movs	r1, #15
 8001e7e:	187b      	adds	r3, r7, r1
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2225      	movs	r2, #37	@ 0x25
 8001e88:	5c9b      	ldrb	r3, [r3, r2]
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d006      	beq.n	8001e9e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2204      	movs	r2, #4
 8001e94:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e96:	187b      	adds	r3, r7, r1
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	e049      	b.n	8001f32 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	210e      	movs	r1, #14
 8001eaa:	438a      	bics	r2, r1
 8001eac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2101      	movs	r1, #1
 8001eba:	438a      	bics	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec8:	491d      	ldr	r1, [pc, #116]	@ (8001f40 <HAL_DMA_Abort_IT+0xcc>)
 8001eca:	400a      	ands	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001ece:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <HAL_DMA_Abort_IT+0xd0>)
 8001ed0:	6859      	ldr	r1, [r3, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	221c      	movs	r2, #28
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2201      	movs	r2, #1
 8001edc:	409a      	lsls	r2, r3
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_DMA_Abort_IT+0xd0>)
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001eec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00c      	beq.n	8001f10 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f00:	490f      	ldr	r1, [pc, #60]	@ (8001f40 <HAL_DMA_Abort_IT+0xcc>)
 8001f02:	400a      	ands	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001f0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2225      	movs	r2, #37	@ 0x25
 8001f14:	2101      	movs	r1, #1
 8001f16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2224      	movs	r2, #36	@ 0x24
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d004      	beq.n	8001f32 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	0010      	movs	r0, r2
 8001f30:	4798      	blx	r3
    }
  }
  return status;
 8001f32:	230f      	movs	r3, #15
 8001f34:	18fb      	adds	r3, r7, r3
 8001f36:	781b      	ldrb	r3, [r3, #0]
}
 8001f38:	0018      	movs	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	b004      	add	sp, #16
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	fffffeff 	.word	0xfffffeff
 8001f44:	40020000 	.word	0x40020000

08001f48 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001f50:	4b55      	ldr	r3, [pc, #340]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	221c      	movs	r2, #28
 8001f64:	4013      	ands	r3, r2
 8001f66:	2204      	movs	r2, #4
 8001f68:	409a      	lsls	r2, r3
 8001f6a:	0013      	movs	r3, r2
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d027      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x7a>
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	2204      	movs	r2, #4
 8001f76:	4013      	ands	r3, r2
 8001f78:	d023      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2220      	movs	r2, #32
 8001f82:	4013      	ands	r3, r2
 8001f84:	d107      	bne.n	8001f96 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2104      	movs	r1, #4
 8001f92:	438a      	bics	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001f96:	4b44      	ldr	r3, [pc, #272]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8001f98:	6859      	ldr	r1, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	221c      	movs	r2, #28
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2204      	movs	r2, #4
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	4b40      	ldr	r3, [pc, #256]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d100      	bne.n	8001fb6 <HAL_DMA_IRQHandler+0x6e>
 8001fb4:	e073      	b.n	800209e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	0010      	movs	r0, r2
 8001fbe:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001fc0:	e06d      	b.n	800209e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	221c      	movs	r2, #28
 8001fc8:	4013      	ands	r3, r2
 8001fca:	2202      	movs	r2, #2
 8001fcc:	409a      	lsls	r2, r3
 8001fce:	0013      	movs	r3, r2
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d02e      	beq.n	8002034 <HAL_DMA_IRQHandler+0xec>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	2202      	movs	r2, #2
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d02a      	beq.n	8002034 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d10b      	bne.n	8002002 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	210a      	movs	r1, #10
 8001ff6:	438a      	bics	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2225      	movs	r2, #37	@ 0x25
 8001ffe:	2101      	movs	r1, #1
 8002000:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002002:	4b29      	ldr	r3, [pc, #164]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8002004:	6859      	ldr	r1, [r3, #4]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	221c      	movs	r2, #28
 800200c:	4013      	ands	r3, r2
 800200e:	2202      	movs	r2, #2
 8002010:	409a      	lsls	r2, r3
 8002012:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8002014:	430a      	orrs	r2, r1
 8002016:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2224      	movs	r2, #36	@ 0x24
 800201c:	2100      	movs	r1, #0
 800201e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002024:	2b00      	cmp	r3, #0
 8002026:	d03a      	beq.n	800209e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	0010      	movs	r0, r2
 8002030:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002032:	e034      	b.n	800209e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002038:	221c      	movs	r2, #28
 800203a:	4013      	ands	r3, r2
 800203c:	2208      	movs	r2, #8
 800203e:	409a      	lsls	r2, r3
 8002040:	0013      	movs	r3, r2
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	4013      	ands	r3, r2
 8002046:	d02b      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x158>
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2208      	movs	r2, #8
 800204c:	4013      	ands	r3, r2
 800204e:	d027      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	210e      	movs	r1, #14
 800205c:	438a      	bics	r2, r1
 800205e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002060:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8002062:	6859      	ldr	r1, [r3, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	221c      	movs	r2, #28
 800206a:	4013      	ands	r3, r2
 800206c:	2201      	movs	r2, #1
 800206e:	409a      	lsls	r2, r3
 8002070:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <HAL_DMA_IRQHandler+0x160>)
 8002072:	430a      	orrs	r2, r1
 8002074:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2225      	movs	r2, #37	@ 0x25
 8002080:	2101      	movs	r1, #1
 8002082:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2224      	movs	r2, #36	@ 0x24
 8002088:	2100      	movs	r1, #0
 800208a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	0010      	movs	r0, r2
 800209c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	46c0      	nop			@ (mov r8, r8)
}
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b004      	add	sp, #16
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40020000 	.word	0x40020000

080020ac <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 80020b8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80020c2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d004      	beq.n	80020d6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80020d4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80020d6:	4b14      	ldr	r3, [pc, #80]	@ (8002128 <DMA_SetConfig+0x7c>)
 80020d8:	6859      	ldr	r1, [r3, #4]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	221c      	movs	r2, #28
 80020e0:	4013      	ands	r3, r2
 80020e2:	2201      	movs	r2, #1
 80020e4:	409a      	lsls	r2, r3
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <DMA_SetConfig+0x7c>)
 80020e8:	430a      	orrs	r2, r1
 80020ea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b10      	cmp	r3, #16
 80020fa:	d108      	bne.n	800210e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68ba      	ldr	r2, [r7, #8]
 800210a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800210c:	e007      	b.n	800211e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	60da      	str	r2, [r3, #12]
}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	46bd      	mov	sp, r7
 8002122:	b004      	add	sp, #16
 8002124:	bd80      	pop	{r7, pc}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	40020000 	.word	0x40020000

0800212c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002138:	089b      	lsrs	r3, r3, #2
 800213a:	4a10      	ldr	r2, [pc, #64]	@ (800217c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800213c:	4694      	mov	ip, r2
 800213e:	4463      	add	r3, ip
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	001a      	movs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	001a      	movs	r2, r3
 800214e:	23ff      	movs	r3, #255	@ 0xff
 8002150:	4013      	ands	r3, r2
 8002152:	3b08      	subs	r3, #8
 8002154:	2114      	movs	r1, #20
 8002156:	0018      	movs	r0, r3
 8002158:	f7fd ffd2 	bl	8000100 <__udivsi3>
 800215c:	0003      	movs	r3, r0
 800215e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a07      	ldr	r2, [pc, #28]	@ (8002180 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002164:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	221f      	movs	r2, #31
 800216a:	4013      	ands	r3, r2
 800216c:	2201      	movs	r2, #1
 800216e:	409a      	lsls	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002174:	46c0      	nop			@ (mov r8, r8)
 8002176:	46bd      	mov	sp, r7
 8002178:	b004      	add	sp, #16
 800217a:	bd80      	pop	{r7, pc}
 800217c:	10008200 	.word	0x10008200
 8002180:	40020880 	.word	0x40020880

08002184 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	223f      	movs	r2, #63	@ 0x3f
 8002192:	4013      	ands	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4a0a      	ldr	r2, [pc, #40]	@ (80021c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800219a:	4694      	mov	ip, r2
 800219c:	4463      	add	r3, ip
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	001a      	movs	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a07      	ldr	r2, [pc, #28]	@ (80021c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80021aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	2203      	movs	r2, #3
 80021b2:	4013      	ands	r3, r2
 80021b4:	2201      	movs	r2, #1
 80021b6:	409a      	lsls	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80021bc:	46c0      	nop			@ (mov r8, r8)
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	1000823f 	.word	0x1000823f
 80021c8:	40020940 	.word	0x40020940

080021cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021da:	e147      	b.n	800246c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2101      	movs	r1, #1
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	4091      	lsls	r1, r2
 80021e6:	000a      	movs	r2, r1
 80021e8:	4013      	ands	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d100      	bne.n	80021f4 <HAL_GPIO_Init+0x28>
 80021f2:	e138      	b.n	8002466 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2203      	movs	r2, #3
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d005      	beq.n	800220c <HAL_GPIO_Init+0x40>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2203      	movs	r2, #3
 8002206:	4013      	ands	r3, r2
 8002208:	2b02      	cmp	r3, #2
 800220a:	d130      	bne.n	800226e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	2203      	movs	r2, #3
 8002218:	409a      	lsls	r2, r3
 800221a:	0013      	movs	r3, r2
 800221c:	43da      	mvns	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	409a      	lsls	r2, r3
 800222e:	0013      	movs	r3, r2
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002242:	2201      	movs	r2, #1
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	43da      	mvns	r2, r3
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	2201      	movs	r2, #1
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
 8002260:	0013      	movs	r3, r2
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2203      	movs	r2, #3
 8002274:	4013      	ands	r3, r2
 8002276:	2b03      	cmp	r3, #3
 8002278:	d017      	beq.n	80022aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	2203      	movs	r2, #3
 8002286:	409a      	lsls	r2, r3
 8002288:	0013      	movs	r3, r2
 800228a:	43da      	mvns	r2, r3
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2203      	movs	r2, #3
 80022b0:	4013      	ands	r3, r2
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d123      	bne.n	80022fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	58d3      	ldr	r3, [r2, r3]
 80022c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	2207      	movs	r2, #7
 80022c8:	4013      	ands	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	220f      	movs	r2, #15
 80022ce:	409a      	lsls	r2, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	43da      	mvns	r2, r3
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	691a      	ldr	r2, [r3, #16]
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2107      	movs	r1, #7
 80022e2:	400b      	ands	r3, r1
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	409a      	lsls	r2, r3
 80022e8:	0013      	movs	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	08da      	lsrs	r2, r3, #3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3208      	adds	r2, #8
 80022f8:	0092      	lsls	r2, r2, #2
 80022fa:	6939      	ldr	r1, [r7, #16]
 80022fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	2203      	movs	r2, #3
 800230a:	409a      	lsls	r2, r3
 800230c:	0013      	movs	r3, r2
 800230e:	43da      	mvns	r2, r3
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4013      	ands	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	2203      	movs	r2, #3
 800231c:	401a      	ands	r2, r3
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	409a      	lsls	r2, r3
 8002324:	0013      	movs	r3, r2
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	23c0      	movs	r3, #192	@ 0xc0
 8002338:	029b      	lsls	r3, r3, #10
 800233a:	4013      	ands	r3, r2
 800233c:	d100      	bne.n	8002340 <HAL_GPIO_Init+0x174>
 800233e:	e092      	b.n	8002466 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002340:	4a50      	ldr	r2, [pc, #320]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	089b      	lsrs	r3, r3, #2
 8002346:	3318      	adds	r3, #24
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	589b      	ldr	r3, [r3, r2]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2203      	movs	r2, #3
 8002352:	4013      	ands	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	220f      	movs	r2, #15
 8002358:	409a      	lsls	r2, r3
 800235a:	0013      	movs	r3, r2
 800235c:	43da      	mvns	r2, r3
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	23a0      	movs	r3, #160	@ 0xa0
 8002368:	05db      	lsls	r3, r3, #23
 800236a:	429a      	cmp	r2, r3
 800236c:	d013      	beq.n	8002396 <HAL_GPIO_Init+0x1ca>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a45      	ldr	r2, [pc, #276]	@ (8002488 <HAL_GPIO_Init+0x2bc>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00d      	beq.n	8002392 <HAL_GPIO_Init+0x1c6>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a44      	ldr	r2, [pc, #272]	@ (800248c <HAL_GPIO_Init+0x2c0>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d007      	beq.n	800238e <HAL_GPIO_Init+0x1c2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a43      	ldr	r2, [pc, #268]	@ (8002490 <HAL_GPIO_Init+0x2c4>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d101      	bne.n	800238a <HAL_GPIO_Init+0x1be>
 8002386:	2303      	movs	r3, #3
 8002388:	e006      	b.n	8002398 <HAL_GPIO_Init+0x1cc>
 800238a:	2305      	movs	r3, #5
 800238c:	e004      	b.n	8002398 <HAL_GPIO_Init+0x1cc>
 800238e:	2302      	movs	r3, #2
 8002390:	e002      	b.n	8002398 <HAL_GPIO_Init+0x1cc>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_GPIO_Init+0x1cc>
 8002396:	2300      	movs	r3, #0
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	2103      	movs	r1, #3
 800239c:	400a      	ands	r2, r1
 800239e:	00d2      	lsls	r2, r2, #3
 80023a0:	4093      	lsls	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80023a8:	4936      	ldr	r1, [pc, #216]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	089b      	lsrs	r3, r3, #2
 80023ae:	3318      	adds	r3, #24
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b6:	4b33      	ldr	r3, [pc, #204]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	43da      	mvns	r2, r3
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4013      	ands	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	035b      	lsls	r3, r3, #13
 80023ce:	4013      	ands	r3, r2
 80023d0:	d003      	beq.n	80023da <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023da:	4b2a      	ldr	r3, [pc, #168]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80023e0:	4b28      	ldr	r3, [pc, #160]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	43da      	mvns	r2, r3
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	2380      	movs	r3, #128	@ 0x80
 80023f6:	039b      	lsls	r3, r3, #14
 80023f8:	4013      	ands	r3, r2
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002404:	4b1f      	ldr	r3, [pc, #124]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800240a:	4a1e      	ldr	r2, [pc, #120]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 800240c:	2384      	movs	r3, #132	@ 0x84
 800240e:	58d3      	ldr	r3, [r2, r3]
 8002410:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	43da      	mvns	r2, r3
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4013      	ands	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	2380      	movs	r3, #128	@ 0x80
 8002422:	029b      	lsls	r3, r3, #10
 8002424:	4013      	ands	r3, r2
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4313      	orrs	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002430:	4914      	ldr	r1, [pc, #80]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 8002432:	2284      	movs	r2, #132	@ 0x84
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002438:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	58d3      	ldr	r3, [r2, r3]
 800243e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	43da      	mvns	r2, r3
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4013      	ands	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	025b      	lsls	r3, r3, #9
 8002452:	4013      	ands	r3, r2
 8002454:	d003      	beq.n	800245e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800245e:	4909      	ldr	r1, [pc, #36]	@ (8002484 <HAL_GPIO_Init+0x2b8>)
 8002460:	2280      	movs	r2, #128	@ 0x80
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	3301      	adds	r3, #1
 800246a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	40da      	lsrs	r2, r3
 8002474:	1e13      	subs	r3, r2, #0
 8002476:	d000      	beq.n	800247a <HAL_GPIO_Init+0x2ae>
 8002478:	e6b0      	b.n	80021dc <HAL_GPIO_Init+0x10>
  }
}
 800247a:	46c0      	nop			@ (mov r8, r8)
 800247c:	46c0      	nop			@ (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	b006      	add	sp, #24
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40021800 	.word	0x40021800
 8002488:	50000400 	.word	0x50000400
 800248c:	50000800 	.word	0x50000800
 8002490:	50000c00 	.word	0x50000c00

08002494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	000a      	movs	r2, r1
 800249e:	1cbb      	adds	r3, r7, #2
 80024a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	1cba      	adds	r2, r7, #2
 80024a8:	8812      	ldrh	r2, [r2, #0]
 80024aa:	4013      	ands	r3, r2
 80024ac:	d004      	beq.n	80024b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80024ae:	230f      	movs	r3, #15
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e003      	b.n	80024c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024b8:	230f      	movs	r3, #15
 80024ba:	18fb      	adds	r3, r7, r3
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80024c0:	230f      	movs	r3, #15
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	781b      	ldrb	r3, [r3, #0]
}
 80024c6:	0018      	movs	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b004      	add	sp, #16
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	0008      	movs	r0, r1
 80024d8:	0011      	movs	r1, r2
 80024da:	1cbb      	adds	r3, r7, #2
 80024dc:	1c02      	adds	r2, r0, #0
 80024de:	801a      	strh	r2, [r3, #0]
 80024e0:	1c7b      	adds	r3, r7, #1
 80024e2:	1c0a      	adds	r2, r1, #0
 80024e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024e6:	1c7b      	adds	r3, r7, #1
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d004      	beq.n	80024f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ee:	1cbb      	adds	r3, r7, #2
 80024f0:	881a      	ldrh	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024f6:	e003      	b.n	8002500 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024f8:	1cbb      	adds	r3, r7, #2
 80024fa:	881a      	ldrh	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002500:	46c0      	nop			@ (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b002      	add	sp, #8
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002510:	4b19      	ldr	r3, [pc, #100]	@ (8002578 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a19      	ldr	r2, [pc, #100]	@ (800257c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002516:	4013      	ands	r3, r2
 8002518:	0019      	movs	r1, r3
 800251a:	4b17      	ldr	r3, [pc, #92]	@ (8002578 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	430a      	orrs	r2, r1
 8002520:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	2380      	movs	r3, #128	@ 0x80
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	429a      	cmp	r2, r3
 800252a:	d11f      	bne.n	800256c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800252c:	4b14      	ldr	r3, [pc, #80]	@ (8002580 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	0013      	movs	r3, r2
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	189b      	adds	r3, r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4912      	ldr	r1, [pc, #72]	@ (8002584 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800253a:	0018      	movs	r0, r3
 800253c:	f7fd fde0 	bl	8000100 <__udivsi3>
 8002540:	0003      	movs	r3, r0
 8002542:	3301      	adds	r3, #1
 8002544:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002546:	e008      	b.n	800255a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3b01      	subs	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e001      	b.n	800255a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e009      	b.n	800256e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800255a:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800255c:	695a      	ldr	r2, [r3, #20]
 800255e:	2380      	movs	r3, #128	@ 0x80
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	401a      	ands	r2, r3
 8002564:	2380      	movs	r3, #128	@ 0x80
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	429a      	cmp	r2, r3
 800256a:	d0ed      	beq.n	8002548 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	40007000 	.word	0x40007000
 800257c:	fffff9ff 	.word	0xfffff9ff
 8002580:	20000008 	.word	0x20000008
 8002584:	000f4240 	.word	0x000f4240

08002588 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800258c:	4b03      	ldr	r3, [pc, #12]	@ (800259c <LL_RCC_GetAPB1Prescaler+0x14>)
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	23e0      	movs	r3, #224	@ 0xe0
 8002592:	01db      	lsls	r3, r3, #7
 8002594:	4013      	ands	r3, r2
}
 8002596:	0018      	movs	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40021000 	.word	0x40021000

080025a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e2f3      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2201      	movs	r2, #1
 80025b8:	4013      	ands	r3, r2
 80025ba:	d100      	bne.n	80025be <HAL_RCC_OscConfig+0x1e>
 80025bc:	e07c      	b.n	80026b8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025be:	4bc3      	ldr	r3, [pc, #780]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2238      	movs	r2, #56	@ 0x38
 80025c4:	4013      	ands	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025c8:	4bc0      	ldr	r3, [pc, #768]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	2203      	movs	r2, #3
 80025ce:	4013      	ands	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	2b10      	cmp	r3, #16
 80025d6:	d102      	bne.n	80025de <HAL_RCC_OscConfig+0x3e>
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b03      	cmp	r3, #3
 80025dc:	d002      	beq.n	80025e4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d10b      	bne.n	80025fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e4:	4bb9      	ldr	r3, [pc, #740]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	2380      	movs	r3, #128	@ 0x80
 80025ea:	029b      	lsls	r3, r3, #10
 80025ec:	4013      	ands	r3, r2
 80025ee:	d062      	beq.n	80026b6 <HAL_RCC_OscConfig+0x116>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d15e      	bne.n	80026b6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e2ce      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	2380      	movs	r3, #128	@ 0x80
 8002602:	025b      	lsls	r3, r3, #9
 8002604:	429a      	cmp	r2, r3
 8002606:	d107      	bne.n	8002618 <HAL_RCC_OscConfig+0x78>
 8002608:	4bb0      	ldr	r3, [pc, #704]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4baf      	ldr	r3, [pc, #700]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800260e:	2180      	movs	r1, #128	@ 0x80
 8002610:	0249      	lsls	r1, r1, #9
 8002612:	430a      	orrs	r2, r1
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	e020      	b.n	800265a <HAL_RCC_OscConfig+0xba>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	23a0      	movs	r3, #160	@ 0xa0
 800261e:	02db      	lsls	r3, r3, #11
 8002620:	429a      	cmp	r2, r3
 8002622:	d10e      	bne.n	8002642 <HAL_RCC_OscConfig+0xa2>
 8002624:	4ba9      	ldr	r3, [pc, #676]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4ba8      	ldr	r3, [pc, #672]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800262a:	2180      	movs	r1, #128	@ 0x80
 800262c:	02c9      	lsls	r1, r1, #11
 800262e:	430a      	orrs	r2, r1
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	4ba6      	ldr	r3, [pc, #664]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4ba5      	ldr	r3, [pc, #660]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002638:	2180      	movs	r1, #128	@ 0x80
 800263a:	0249      	lsls	r1, r1, #9
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	e00b      	b.n	800265a <HAL_RCC_OscConfig+0xba>
 8002642:	4ba2      	ldr	r3, [pc, #648]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	4ba1      	ldr	r3, [pc, #644]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002648:	49a1      	ldr	r1, [pc, #644]	@ (80028d0 <HAL_RCC_OscConfig+0x330>)
 800264a:	400a      	ands	r2, r1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	4b9f      	ldr	r3, [pc, #636]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	4b9e      	ldr	r3, [pc, #632]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002654:	499f      	ldr	r1, [pc, #636]	@ (80028d4 <HAL_RCC_OscConfig+0x334>)
 8002656:	400a      	ands	r2, r1
 8002658:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d014      	beq.n	800268c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002662:	f7ff f9eb 	bl	8001a3c <HAL_GetTick>
 8002666:	0003      	movs	r3, r0
 8002668:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266c:	f7ff f9e6 	bl	8001a3c <HAL_GetTick>
 8002670:	0002      	movs	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	@ 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e28d      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800267e:	4b93      	ldr	r3, [pc, #588]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	2380      	movs	r3, #128	@ 0x80
 8002684:	029b      	lsls	r3, r3, #10
 8002686:	4013      	ands	r3, r2
 8002688:	d0f0      	beq.n	800266c <HAL_RCC_OscConfig+0xcc>
 800268a:	e015      	b.n	80026b8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f9d6 	bl	8001a3c <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002696:	f7ff f9d1 	bl	8001a3c <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b64      	cmp	r3, #100	@ 0x64
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e278      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a8:	4b88      	ldr	r3, [pc, #544]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	029b      	lsls	r3, r3, #10
 80026b0:	4013      	ands	r3, r2
 80026b2:	d1f0      	bne.n	8002696 <HAL_RCC_OscConfig+0xf6>
 80026b4:	e000      	b.n	80026b8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2202      	movs	r2, #2
 80026be:	4013      	ands	r3, r2
 80026c0:	d100      	bne.n	80026c4 <HAL_RCC_OscConfig+0x124>
 80026c2:	e099      	b.n	80027f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c4:	4b81      	ldr	r3, [pc, #516]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2238      	movs	r2, #56	@ 0x38
 80026ca:	4013      	ands	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ce:	4b7f      	ldr	r3, [pc, #508]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	2203      	movs	r2, #3
 80026d4:	4013      	ands	r3, r2
 80026d6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2b10      	cmp	r3, #16
 80026dc:	d102      	bne.n	80026e4 <HAL_RCC_OscConfig+0x144>
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d002      	beq.n	80026ea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d135      	bne.n	8002756 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026ea:	4b78      	ldr	r3, [pc, #480]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	4013      	ands	r3, r2
 80026f4:	d005      	beq.n	8002702 <HAL_RCC_OscConfig+0x162>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e24b      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002702:	4b72      	ldr	r3, [pc, #456]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	4a74      	ldr	r2, [pc, #464]	@ (80028d8 <HAL_RCC_OscConfig+0x338>)
 8002708:	4013      	ands	r3, r2
 800270a:	0019      	movs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	021a      	lsls	r2, r3, #8
 8002712:	4b6e      	ldr	r3, [pc, #440]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002714:	430a      	orrs	r2, r1
 8002716:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d112      	bne.n	8002744 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800271e:	4b6b      	ldr	r3, [pc, #428]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a6e      	ldr	r2, [pc, #440]	@ (80028dc <HAL_RCC_OscConfig+0x33c>)
 8002724:	4013      	ands	r3, r2
 8002726:	0019      	movs	r1, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	4b67      	ldr	r3, [pc, #412]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800272e:	430a      	orrs	r2, r1
 8002730:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002732:	4b66      	ldr	r3, [pc, #408]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	0adb      	lsrs	r3, r3, #11
 8002738:	2207      	movs	r2, #7
 800273a:	4013      	ands	r3, r2
 800273c:	4a68      	ldr	r2, [pc, #416]	@ (80028e0 <HAL_RCC_OscConfig+0x340>)
 800273e:	40da      	lsrs	r2, r3
 8002740:	4b68      	ldr	r3, [pc, #416]	@ (80028e4 <HAL_RCC_OscConfig+0x344>)
 8002742:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002744:	4b68      	ldr	r3, [pc, #416]	@ (80028e8 <HAL_RCC_OscConfig+0x348>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	0018      	movs	r0, r3
 800274a:	f7ff f91b 	bl	8001984 <HAL_InitTick>
 800274e:	1e03      	subs	r3, r0, #0
 8002750:	d051      	beq.n	80027f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e221      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d030      	beq.n	80027c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800275e:	4b5b      	ldr	r3, [pc, #364]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a5e      	ldr	r2, [pc, #376]	@ (80028dc <HAL_RCC_OscConfig+0x33c>)
 8002764:	4013      	ands	r3, r2
 8002766:	0019      	movs	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	4b57      	ldr	r3, [pc, #348]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800276e:	430a      	orrs	r2, r1
 8002770:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002772:	4b56      	ldr	r3, [pc, #344]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	4b55      	ldr	r3, [pc, #340]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002778:	2180      	movs	r1, #128	@ 0x80
 800277a:	0049      	lsls	r1, r1, #1
 800277c:	430a      	orrs	r2, r1
 800277e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002780:	f7ff f95c 	bl	8001a3c <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278a:	f7ff f957 	bl	8001a3c <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e1fe      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800279c:	4b4b      	ldr	r3, [pc, #300]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	@ 0x80
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	4013      	ands	r3, r2
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a8:	4b48      	ldr	r3, [pc, #288]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	4a4a      	ldr	r2, [pc, #296]	@ (80028d8 <HAL_RCC_OscConfig+0x338>)
 80027ae:	4013      	ands	r3, r2
 80027b0:	0019      	movs	r1, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	695b      	ldr	r3, [r3, #20]
 80027b6:	021a      	lsls	r2, r3, #8
 80027b8:	4b44      	ldr	r3, [pc, #272]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80027ba:	430a      	orrs	r2, r1
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	e01b      	b.n	80027f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80027c0:	4b42      	ldr	r3, [pc, #264]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b41      	ldr	r3, [pc, #260]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80027c6:	4949      	ldr	r1, [pc, #292]	@ (80028ec <HAL_RCC_OscConfig+0x34c>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027cc:	f7ff f936 	bl	8001a3c <HAL_GetTick>
 80027d0:	0003      	movs	r3, r0
 80027d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d6:	f7ff f931 	bl	8001a3c <HAL_GetTick>
 80027da:	0002      	movs	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e1d8      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027e8:	4b38      	ldr	r3, [pc, #224]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2380      	movs	r3, #128	@ 0x80
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	4013      	ands	r3, r2
 80027f2:	d1f0      	bne.n	80027d6 <HAL_RCC_OscConfig+0x236>
 80027f4:	e000      	b.n	80027f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2208      	movs	r2, #8
 80027fe:	4013      	ands	r3, r2
 8002800:	d047      	beq.n	8002892 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002802:	4b32      	ldr	r3, [pc, #200]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2238      	movs	r2, #56	@ 0x38
 8002808:	4013      	ands	r3, r2
 800280a:	2b18      	cmp	r3, #24
 800280c:	d10a      	bne.n	8002824 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800280e:	4b2f      	ldr	r3, [pc, #188]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002812:	2202      	movs	r2, #2
 8002814:	4013      	ands	r3, r2
 8002816:	d03c      	beq.n	8002892 <HAL_RCC_OscConfig+0x2f2>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d138      	bne.n	8002892 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e1ba      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d019      	beq.n	8002860 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800282c:	4b27      	ldr	r3, [pc, #156]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800282e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002830:	4b26      	ldr	r3, [pc, #152]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002832:	2101      	movs	r1, #1
 8002834:	430a      	orrs	r2, r1
 8002836:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7ff f900 	bl	8001a3c <HAL_GetTick>
 800283c:	0003      	movs	r3, r0
 800283e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002842:	f7ff f8fb 	bl	8001a3c <HAL_GetTick>
 8002846:	0002      	movs	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e1a2      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002854:	4b1d      	ldr	r3, [pc, #116]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002858:	2202      	movs	r2, #2
 800285a:	4013      	ands	r3, r2
 800285c:	d0f1      	beq.n	8002842 <HAL_RCC_OscConfig+0x2a2>
 800285e:	e018      	b.n	8002892 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002860:	4b1a      	ldr	r3, [pc, #104]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002862:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002864:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 8002866:	2101      	movs	r1, #1
 8002868:	438a      	bics	r2, r1
 800286a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7ff f8e6 	bl	8001a3c <HAL_GetTick>
 8002870:	0003      	movs	r3, r0
 8002872:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002876:	f7ff f8e1 	bl	8001a3c <HAL_GetTick>
 800287a:	0002      	movs	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e188      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002888:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 800288a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800288c:	2202      	movs	r2, #2
 800288e:	4013      	ands	r3, r2
 8002890:	d1f1      	bne.n	8002876 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2204      	movs	r2, #4
 8002898:	4013      	ands	r3, r2
 800289a:	d100      	bne.n	800289e <HAL_RCC_OscConfig+0x2fe>
 800289c:	e0c6      	b.n	8002a2c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289e:	231f      	movs	r3, #31
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80028a6:	4b09      	ldr	r3, [pc, #36]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2238      	movs	r2, #56	@ 0x38
 80028ac:	4013      	ands	r3, r2
 80028ae:	2b20      	cmp	r3, #32
 80028b0:	d11e      	bne.n	80028f0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <HAL_RCC_OscConfig+0x32c>)
 80028b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b6:	2202      	movs	r2, #2
 80028b8:	4013      	ands	r3, r2
 80028ba:	d100      	bne.n	80028be <HAL_RCC_OscConfig+0x31e>
 80028bc:	e0b6      	b.n	8002a2c <HAL_RCC_OscConfig+0x48c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d000      	beq.n	80028c8 <HAL_RCC_OscConfig+0x328>
 80028c6:	e0b1      	b.n	8002a2c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e166      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
 80028cc:	40021000 	.word	0x40021000
 80028d0:	fffeffff 	.word	0xfffeffff
 80028d4:	fffbffff 	.word	0xfffbffff
 80028d8:	ffff80ff 	.word	0xffff80ff
 80028dc:	ffffc7ff 	.word	0xffffc7ff
 80028e0:	00f42400 	.word	0x00f42400
 80028e4:	20000008 	.word	0x20000008
 80028e8:	2000000c 	.word	0x2000000c
 80028ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028f0:	4bac      	ldr	r3, [pc, #688]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80028f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028f4:	2380      	movs	r3, #128	@ 0x80
 80028f6:	055b      	lsls	r3, r3, #21
 80028f8:	4013      	ands	r3, r2
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_OscConfig+0x360>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <HAL_RCC_OscConfig+0x362>
 8002900:	2300      	movs	r3, #0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d011      	beq.n	800292a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002906:	4ba7      	ldr	r3, [pc, #668]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002908:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800290a:	4ba6      	ldr	r3, [pc, #664]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 800290c:	2180      	movs	r1, #128	@ 0x80
 800290e:	0549      	lsls	r1, r1, #21
 8002910:	430a      	orrs	r2, r1
 8002912:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002914:	4ba3      	ldr	r3, [pc, #652]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002916:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002918:	2380      	movs	r3, #128	@ 0x80
 800291a:	055b      	lsls	r3, r3, #21
 800291c:	4013      	ands	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002922:	231f      	movs	r3, #31
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800292a:	4b9f      	ldr	r3, [pc, #636]	@ (8002ba8 <HAL_RCC_OscConfig+0x608>)
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	2380      	movs	r3, #128	@ 0x80
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	4013      	ands	r3, r2
 8002934:	d11a      	bne.n	800296c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002936:	4b9c      	ldr	r3, [pc, #624]	@ (8002ba8 <HAL_RCC_OscConfig+0x608>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4b9b      	ldr	r3, [pc, #620]	@ (8002ba8 <HAL_RCC_OscConfig+0x608>)
 800293c:	2180      	movs	r1, #128	@ 0x80
 800293e:	0049      	lsls	r1, r1, #1
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002944:	f7ff f87a 	bl	8001a3c <HAL_GetTick>
 8002948:	0003      	movs	r3, r0
 800294a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800294e:	f7ff f875 	bl	8001a3c <HAL_GetTick>
 8002952:	0002      	movs	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e11c      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002960:	4b91      	ldr	r3, [pc, #580]	@ (8002ba8 <HAL_RCC_OscConfig+0x608>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	@ 0x80
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	4013      	ands	r3, r2
 800296a:	d0f0      	beq.n	800294e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d106      	bne.n	8002982 <HAL_RCC_OscConfig+0x3e2>
 8002974:	4b8b      	ldr	r3, [pc, #556]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002976:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002978:	4b8a      	ldr	r3, [pc, #552]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 800297a:	2101      	movs	r1, #1
 800297c:	430a      	orrs	r2, r1
 800297e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002980:	e01c      	b.n	80029bc <HAL_RCC_OscConfig+0x41c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b05      	cmp	r3, #5
 8002988:	d10c      	bne.n	80029a4 <HAL_RCC_OscConfig+0x404>
 800298a:	4b86      	ldr	r3, [pc, #536]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 800298c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800298e:	4b85      	ldr	r3, [pc, #532]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002990:	2104      	movs	r1, #4
 8002992:	430a      	orrs	r2, r1
 8002994:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002996:	4b83      	ldr	r3, [pc, #524]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002998:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800299a:	4b82      	ldr	r3, [pc, #520]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 800299c:	2101      	movs	r1, #1
 800299e:	430a      	orrs	r2, r1
 80029a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029a2:	e00b      	b.n	80029bc <HAL_RCC_OscConfig+0x41c>
 80029a4:	4b7f      	ldr	r3, [pc, #508]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80029a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029a8:	4b7e      	ldr	r3, [pc, #504]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80029aa:	2101      	movs	r1, #1
 80029ac:	438a      	bics	r2, r1
 80029ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029b0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80029b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029b4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80029b6:	2104      	movs	r1, #4
 80029b8:	438a      	bics	r2, r1
 80029ba:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d014      	beq.n	80029ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7ff f83a 	bl	8001a3c <HAL_GetTick>
 80029c8:	0003      	movs	r3, r0
 80029ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029cc:	e009      	b.n	80029e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ce:	f7ff f835 	bl	8001a3c <HAL_GetTick>
 80029d2:	0002      	movs	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	4a74      	ldr	r2, [pc, #464]	@ (8002bac <HAL_RCC_OscConfig+0x60c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e0db      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029e2:	4b70      	ldr	r3, [pc, #448]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 80029e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e6:	2202      	movs	r2, #2
 80029e8:	4013      	ands	r3, r2
 80029ea:	d0f0      	beq.n	80029ce <HAL_RCC_OscConfig+0x42e>
 80029ec:	e013      	b.n	8002a16 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ee:	f7ff f825 	bl	8001a3c <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029f6:	e009      	b.n	8002a0c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f8:	f7ff f820 	bl	8001a3c <HAL_GetTick>
 80029fc:	0002      	movs	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	4a6a      	ldr	r2, [pc, #424]	@ (8002bac <HAL_RCC_OscConfig+0x60c>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e0c6      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a0c:	4b65      	ldr	r3, [pc, #404]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a10:	2202      	movs	r2, #2
 8002a12:	4013      	ands	r3, r2
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002a16:	231f      	movs	r3, #31
 8002a18:	18fb      	adds	r3, r7, r3
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d105      	bne.n	8002a2c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002a20:	4b60      	ldr	r3, [pc, #384]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a24:	4b5f      	ldr	r3, [pc, #380]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a26:	4962      	ldr	r1, [pc, #392]	@ (8002bb0 <HAL_RCC_OscConfig+0x610>)
 8002a28:	400a      	ands	r2, r1
 8002a2a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d100      	bne.n	8002a36 <HAL_RCC_OscConfig+0x496>
 8002a34:	e0b0      	b.n	8002b98 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a36:	4b5b      	ldr	r3, [pc, #364]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2238      	movs	r2, #56	@ 0x38
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d100      	bne.n	8002a44 <HAL_RCC_OscConfig+0x4a4>
 8002a42:	e078      	b.n	8002b36 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d153      	bne.n	8002af4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4c:	4b55      	ldr	r3, [pc, #340]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4b54      	ldr	r3, [pc, #336]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a52:	4958      	ldr	r1, [pc, #352]	@ (8002bb4 <HAL_RCC_OscConfig+0x614>)
 8002a54:	400a      	ands	r2, r1
 8002a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a58:	f7fe fff0 	bl	8001a3c <HAL_GetTick>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a62:	f7fe ffeb 	bl	8001a3c <HAL_GetTick>
 8002a66:	0002      	movs	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e092      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a74:	4b4b      	ldr	r3, [pc, #300]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	2380      	movs	r3, #128	@ 0x80
 8002a7a:	049b      	lsls	r3, r3, #18
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d1f0      	bne.n	8002a62 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a80:	4b48      	ldr	r3, [pc, #288]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	4a4c      	ldr	r2, [pc, #304]	@ (8002bb8 <HAL_RCC_OscConfig+0x618>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	0019      	movs	r1, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1a      	ldr	r2, [r3, #32]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a98:	021b      	lsls	r3, r3, #8
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aae:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002ab4:	2180      	movs	r1, #128	@ 0x80
 8002ab6:	0449      	lsls	r1, r1, #17
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002abc:	4b39      	ldr	r3, [pc, #228]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	4b38      	ldr	r3, [pc, #224]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002ac2:	2180      	movs	r1, #128	@ 0x80
 8002ac4:	0549      	lsls	r1, r1, #21
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aca:	f7fe ffb7 	bl	8001a3c <HAL_GetTick>
 8002ace:	0003      	movs	r3, r0
 8002ad0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad4:	f7fe ffb2 	bl	8001a3c <HAL_GetTick>
 8002ad8:	0002      	movs	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e059      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	2380      	movs	r3, #128	@ 0x80
 8002aec:	049b      	lsls	r3, r3, #18
 8002aee:	4013      	ands	r3, r2
 8002af0:	d0f0      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x534>
 8002af2:	e051      	b.n	8002b98 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b2a      	ldr	r3, [pc, #168]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002afa:	492e      	ldr	r1, [pc, #184]	@ (8002bb4 <HAL_RCC_OscConfig+0x614>)
 8002afc:	400a      	ands	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fe ff9c 	bl	8001a3c <HAL_GetTick>
 8002b04:	0003      	movs	r3, r0
 8002b06:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0a:	f7fe ff97 	bl	8001a3c <HAL_GetTick>
 8002b0e:	0002      	movs	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e03e      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1c:	4b21      	ldr	r3, [pc, #132]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	2380      	movs	r3, #128	@ 0x80
 8002b22:	049b      	lsls	r3, r3, #18
 8002b24:	4013      	ands	r3, r2
 8002b26:	d1f0      	bne.n	8002b0a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002b28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002b2e:	4923      	ldr	r1, [pc, #140]	@ (8002bbc <HAL_RCC_OscConfig+0x61c>)
 8002b30:	400a      	ands	r2, r1
 8002b32:	60da      	str	r2, [r3, #12]
 8002b34:	e030      	b.n	8002b98 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e02b      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002b42:	4b18      	ldr	r3, [pc, #96]	@ (8002ba4 <HAL_RCC_OscConfig+0x604>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a1b      	ldr	r3, [r3, #32]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d11e      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2270      	movs	r2, #112	@ 0x70
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d117      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	23fe      	movs	r3, #254	@ 0xfe
 8002b68:	01db      	lsls	r3, r3, #7
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b70:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d10e      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	23f8      	movs	r3, #248	@ 0xf8
 8002b7a:	039b      	lsls	r3, r3, #14
 8002b7c:	401a      	ands	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d106      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	0f5b      	lsrs	r3, r3, #29
 8002b8a:	075a      	lsls	r2, r3, #29
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d001      	beq.n	8002b98 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e000      	b.n	8002b9a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	0018      	movs	r0, r3
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	b008      	add	sp, #32
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40007000 	.word	0x40007000
 8002bac:	00001388 	.word	0x00001388
 8002bb0:	efffffff 	.word	0xefffffff
 8002bb4:	feffffff 	.word	0xfeffffff
 8002bb8:	1fc1808c 	.word	0x1fc1808c
 8002bbc:	effefffc 	.word	0xeffefffc

08002bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0e9      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd4:	4b76      	ldr	r3, [pc, #472]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2207      	movs	r2, #7
 8002bda:	4013      	ands	r3, r2
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d91e      	bls.n	8002c20 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be2:	4b73      	ldr	r3, [pc, #460]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2207      	movs	r2, #7
 8002be8:	4393      	bics	r3, r2
 8002bea:	0019      	movs	r1, r3
 8002bec:	4b70      	ldr	r3, [pc, #448]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bf4:	f7fe ff22 	bl	8001a3c <HAL_GetTick>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bfc:	e009      	b.n	8002c12 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfe:	f7fe ff1d 	bl	8001a3c <HAL_GetTick>
 8002c02:	0002      	movs	r2, r0
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	4a6a      	ldr	r2, [pc, #424]	@ (8002db4 <HAL_RCC_ClockConfig+0x1f4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0ca      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c12:	4b67      	ldr	r3, [pc, #412]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2207      	movs	r2, #7
 8002c18:	4013      	ands	r3, r2
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1ee      	bne.n	8002bfe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2202      	movs	r2, #2
 8002c26:	4013      	ands	r3, r2
 8002c28:	d015      	beq.n	8002c56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	4013      	ands	r3, r2
 8002c32:	d006      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c34:	4b60      	ldr	r3, [pc, #384]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	4b5f      	ldr	r3, [pc, #380]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c3a:	21e0      	movs	r1, #224	@ 0xe0
 8002c3c:	01c9      	lsls	r1, r1, #7
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c42:	4b5d      	ldr	r3, [pc, #372]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	4a5d      	ldr	r2, [pc, #372]	@ (8002dbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	4b59      	ldr	r3, [pc, #356]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c52:	430a      	orrs	r2, r1
 8002c54:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d057      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d107      	bne.n	8002c78 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c68:	4b53      	ldr	r3, [pc, #332]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	029b      	lsls	r3, r3, #10
 8002c70:	4013      	ands	r3, r2
 8002c72:	d12b      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e097      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d107      	bne.n	8002c90 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c80:	4b4d      	ldr	r3, [pc, #308]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	2380      	movs	r3, #128	@ 0x80
 8002c86:	049b      	lsls	r3, r3, #18
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d11f      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e08b      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d107      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c98:	4b47      	ldr	r3, [pc, #284]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	2380      	movs	r3, #128	@ 0x80
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d113      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e07f      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d106      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cb0:	4b41      	ldr	r3, [pc, #260]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	d108      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e074      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e06d      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ccc:	4b3a      	ldr	r3, [pc, #232]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	2207      	movs	r2, #7
 8002cd2:	4393      	bics	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	4b37      	ldr	r3, [pc, #220]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ce0:	f7fe feac 	bl	8001a3c <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce8:	e009      	b.n	8002cfe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cea:	f7fe fea7 	bl	8001a3c <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	4a2f      	ldr	r2, [pc, #188]	@ (8002db4 <HAL_RCC_ClockConfig+0x1f4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e054      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	2238      	movs	r2, #56	@ 0x38
 8002d04:	401a      	ands	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d1ec      	bne.n	8002cea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d10:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2207      	movs	r2, #7
 8002d16:	4013      	ands	r3, r2
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d21e      	bcs.n	8002d5c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b24      	ldr	r3, [pc, #144]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2207      	movs	r2, #7
 8002d24:	4393      	bics	r3, r2
 8002d26:	0019      	movs	r1, r3
 8002d28:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d30:	f7fe fe84 	bl	8001a3c <HAL_GetTick>
 8002d34:	0003      	movs	r3, r0
 8002d36:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d38:	e009      	b.n	8002d4e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d3a:	f7fe fe7f 	bl	8001a3c <HAL_GetTick>
 8002d3e:	0002      	movs	r2, r0
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	4a1b      	ldr	r2, [pc, #108]	@ (8002db4 <HAL_RCC_ClockConfig+0x1f4>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e02c      	b.n	8002da8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d4e:	4b18      	ldr	r3, [pc, #96]	@ (8002db0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2207      	movs	r2, #7
 8002d54:	4013      	ands	r3, r2
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d1ee      	bne.n	8002d3a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2204      	movs	r2, #4
 8002d62:	4013      	ands	r3, r2
 8002d64:	d009      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d66:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	4a15      	ldr	r2, [pc, #84]	@ (8002dc0 <HAL_RCC_ClockConfig+0x200>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	0019      	movs	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d76:	430a      	orrs	r2, r1
 8002d78:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d7a:	f000 f829 	bl	8002dd0 <HAL_RCC_GetSysClockFreq>
 8002d7e:	0001      	movs	r1, r0
 8002d80:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	220f      	movs	r2, #15
 8002d88:	401a      	ands	r2, r3
 8002d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc4 <HAL_RCC_ClockConfig+0x204>)
 8002d8c:	0092      	lsls	r2, r2, #2
 8002d8e:	58d3      	ldr	r3, [r2, r3]
 8002d90:	221f      	movs	r2, #31
 8002d92:	4013      	ands	r3, r2
 8002d94:	000a      	movs	r2, r1
 8002d96:	40da      	lsrs	r2, r3
 8002d98:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <HAL_RCC_ClockConfig+0x208>)
 8002d9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <HAL_RCC_ClockConfig+0x20c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0018      	movs	r0, r3
 8002da2:	f7fe fdef 	bl	8001984 <HAL_InitTick>
 8002da6:	0003      	movs	r3, r0
}
 8002da8:	0018      	movs	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b004      	add	sp, #16
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40022000 	.word	0x40022000
 8002db4:	00001388 	.word	0x00001388
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	fffff0ff 	.word	0xfffff0ff
 8002dc0:	ffff8fff 	.word	0xffff8fff
 8002dc4:	08005114 	.word	0x08005114
 8002dc8:	20000008 	.word	0x20000008
 8002dcc:	2000000c 	.word	0x2000000c

08002dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2238      	movs	r2, #56	@ 0x38
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d10f      	bne.n	8002e00 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002de0:	4b39      	ldr	r3, [pc, #228]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0adb      	lsrs	r3, r3, #11
 8002de6:	2207      	movs	r2, #7
 8002de8:	4013      	ands	r3, r2
 8002dea:	2201      	movs	r2, #1
 8002dec:	409a      	lsls	r2, r3
 8002dee:	0013      	movs	r3, r2
 8002df0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002df2:	6839      	ldr	r1, [r7, #0]
 8002df4:	4835      	ldr	r0, [pc, #212]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002df6:	f7fd f983 	bl	8000100 <__udivsi3>
 8002dfa:	0003      	movs	r3, r0
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	e05d      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e00:	4b31      	ldr	r3, [pc, #196]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2238      	movs	r2, #56	@ 0x38
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d102      	bne.n	8002e12 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	e054      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e12:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2238      	movs	r2, #56	@ 0x38
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b10      	cmp	r3, #16
 8002e1c:	d138      	bne.n	8002e90 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002e1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	2203      	movs	r2, #3
 8002e24:	4013      	ands	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e28:	4b27      	ldr	r3, [pc, #156]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	091b      	lsrs	r3, r3, #4
 8002e2e:	2207      	movs	r2, #7
 8002e30:	4013      	ands	r3, r2
 8002e32:	3301      	adds	r3, #1
 8002e34:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2b03      	cmp	r3, #3
 8002e3a:	d10d      	bne.n	8002e58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	4823      	ldr	r0, [pc, #140]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e40:	f7fd f95e 	bl	8000100 <__udivsi3>
 8002e44:	0003      	movs	r3, r0
 8002e46:	0019      	movs	r1, r3
 8002e48:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	227f      	movs	r2, #127	@ 0x7f
 8002e50:	4013      	ands	r3, r2
 8002e52:	434b      	muls	r3, r1
 8002e54:	617b      	str	r3, [r7, #20]
        break;
 8002e56:	e00d      	b.n	8002e74 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	481c      	ldr	r0, [pc, #112]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e5c:	f7fd f950 	bl	8000100 <__udivsi3>
 8002e60:	0003      	movs	r3, r0
 8002e62:	0019      	movs	r1, r3
 8002e64:	4b18      	ldr	r3, [pc, #96]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	227f      	movs	r2, #127	@ 0x7f
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	434b      	muls	r3, r1
 8002e70:	617b      	str	r3, [r7, #20]
        break;
 8002e72:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e74:	4b14      	ldr	r3, [pc, #80]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	0f5b      	lsrs	r3, r3, #29
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	3301      	adds	r3, #1
 8002e80:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	6978      	ldr	r0, [r7, #20]
 8002e86:	f7fd f93b 	bl	8000100 <__udivsi3>
 8002e8a:	0003      	movs	r3, r0
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	e015      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2238      	movs	r2, #56	@ 0x38
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b20      	cmp	r3, #32
 8002e9a:	d103      	bne.n	8002ea4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002e9c:	2380      	movs	r3, #128	@ 0x80
 8002e9e:	021b      	lsls	r3, r3, #8
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	e00b      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002ea4:	4b08      	ldr	r3, [pc, #32]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	2238      	movs	r2, #56	@ 0x38
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b18      	cmp	r3, #24
 8002eae:	d103      	bne.n	8002eb8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002eb0:	23fa      	movs	r3, #250	@ 0xfa
 8002eb2:	01db      	lsls	r3, r3, #7
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e001      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ebc:	693b      	ldr	r3, [r7, #16]
}
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	b006      	add	sp, #24
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	00f42400 	.word	0x00f42400

08002ed0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed4:	4b02      	ldr	r3, [pc, #8]	@ (8002ee0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
}
 8002ed8:	0018      	movs	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			@ (mov r8, r8)
 8002ee0:	20000008 	.word	0x20000008

08002ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee4:	b5b0      	push	{r4, r5, r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002ee8:	f7ff fff2 	bl	8002ed0 <HAL_RCC_GetHCLKFreq>
 8002eec:	0004      	movs	r4, r0
 8002eee:	f7ff fb4b 	bl	8002588 <LL_RCC_GetAPB1Prescaler>
 8002ef2:	0003      	movs	r3, r0
 8002ef4:	0b1a      	lsrs	r2, r3, #12
 8002ef6:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ef8:	0092      	lsls	r2, r2, #2
 8002efa:	58d3      	ldr	r3, [r2, r3]
 8002efc:	221f      	movs	r2, #31
 8002efe:	4013      	ands	r3, r2
 8002f00:	40dc      	lsrs	r4, r3
 8002f02:	0023      	movs	r3, r4
}
 8002f04:	0018      	movs	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bdb0      	pop	{r4, r5, r7, pc}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
 8002f0c:	08005154 	.word	0x08005154

08002f10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e04a      	b.n	8002fb8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	223d      	movs	r2, #61	@ 0x3d
 8002f26:	5c9b      	ldrb	r3, [r3, r2]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d107      	bne.n	8002f3e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	223c      	movs	r2, #60	@ 0x3c
 8002f32:	2100      	movs	r1, #0
 8002f34:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7fe f87d 	bl	8001038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	223d      	movs	r2, #61	@ 0x3d
 8002f42:	2102      	movs	r1, #2
 8002f44:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	0019      	movs	r1, r3
 8002f50:	0010      	movs	r0, r2
 8002f52:	f000 fe1f 	bl	8003b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2248      	movs	r2, #72	@ 0x48
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	223e      	movs	r2, #62	@ 0x3e
 8002f62:	2101      	movs	r1, #1
 8002f64:	5499      	strb	r1, [r3, r2]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	223f      	movs	r2, #63	@ 0x3f
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	5499      	strb	r1, [r3, r2]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2240      	movs	r2, #64	@ 0x40
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2241      	movs	r2, #65	@ 0x41
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	5499      	strb	r1, [r3, r2]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2242      	movs	r2, #66	@ 0x42
 8002f82:	2101      	movs	r1, #1
 8002f84:	5499      	strb	r1, [r3, r2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2243      	movs	r2, #67	@ 0x43
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2244      	movs	r2, #68	@ 0x44
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2245      	movs	r2, #69	@ 0x45
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2246      	movs	r2, #70	@ 0x46
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	5499      	strb	r1, [r3, r2]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2247      	movs	r2, #71	@ 0x47
 8002faa:	2101      	movs	r1, #1
 8002fac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	223d      	movs	r2, #61	@ 0x3d
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e04a      	b.n	8003068 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	223d      	movs	r2, #61	@ 0x3d
 8002fd6:	5c9b      	ldrb	r3, [r3, r2]
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d107      	bne.n	8002fee <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	223c      	movs	r2, #60	@ 0x3c
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 f841 	bl	8003070 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223d      	movs	r2, #61	@ 0x3d
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	0019      	movs	r1, r3
 8003000:	0010      	movs	r0, r2
 8003002:	f000 fdc7 	bl	8003b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2248      	movs	r2, #72	@ 0x48
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	223e      	movs	r2, #62	@ 0x3e
 8003012:	2101      	movs	r1, #1
 8003014:	5499      	strb	r1, [r3, r2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	223f      	movs	r2, #63	@ 0x3f
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2240      	movs	r2, #64	@ 0x40
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2241      	movs	r2, #65	@ 0x41
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2242      	movs	r2, #66	@ 0x42
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2243      	movs	r2, #67	@ 0x43
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2244      	movs	r2, #68	@ 0x44
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2245      	movs	r2, #69	@ 0x45
 800304a:	2101      	movs	r1, #1
 800304c:	5499      	strb	r1, [r3, r2]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2246      	movs	r2, #70	@ 0x46
 8003052:	2101      	movs	r1, #1
 8003054:	5499      	strb	r1, [r3, r2]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2247      	movs	r2, #71	@ 0x47
 800305a:	2101      	movs	r1, #1
 800305c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	223d      	movs	r2, #61	@ 0x3d
 8003062:	2101      	movs	r1, #1
 8003064:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	b002      	add	sp, #8
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003078:	46c0      	nop			@ (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
 800308c:	001a      	movs	r2, r3
 800308e:	1cbb      	adds	r3, r7, #2
 8003090:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003092:	2317      	movs	r3, #23
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d108      	bne.n	80030b2 <HAL_TIM_PWM_Start_DMA+0x32>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	223e      	movs	r2, #62	@ 0x3e
 80030a4:	5c9b      	ldrb	r3, [r3, r2]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	3b02      	subs	r3, #2
 80030aa:	425a      	negs	r2, r3
 80030ac:	4153      	adcs	r3, r2
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	e037      	b.n	8003122 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d108      	bne.n	80030ca <HAL_TIM_PWM_Start_DMA+0x4a>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	223f      	movs	r2, #63	@ 0x3f
 80030bc:	5c9b      	ldrb	r3, [r3, r2]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	3b02      	subs	r3, #2
 80030c2:	425a      	negs	r2, r3
 80030c4:	4153      	adcs	r3, r2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	e02b      	b.n	8003122 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d108      	bne.n	80030e2 <HAL_TIM_PWM_Start_DMA+0x62>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2240      	movs	r2, #64	@ 0x40
 80030d4:	5c9b      	ldrb	r3, [r3, r2]
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	3b02      	subs	r3, #2
 80030da:	425a      	negs	r2, r3
 80030dc:	4153      	adcs	r3, r2
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	e01f      	b.n	8003122 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2b0c      	cmp	r3, #12
 80030e6:	d108      	bne.n	80030fa <HAL_TIM_PWM_Start_DMA+0x7a>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2241      	movs	r2, #65	@ 0x41
 80030ec:	5c9b      	ldrb	r3, [r3, r2]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	3b02      	subs	r3, #2
 80030f2:	425a      	negs	r2, r3
 80030f4:	4153      	adcs	r3, r2
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	e013      	b.n	8003122 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d108      	bne.n	8003112 <HAL_TIM_PWM_Start_DMA+0x92>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2242      	movs	r2, #66	@ 0x42
 8003104:	5c9b      	ldrb	r3, [r3, r2]
 8003106:	b2db      	uxtb	r3, r3
 8003108:	3b02      	subs	r3, #2
 800310a:	425a      	negs	r2, r3
 800310c:	4153      	adcs	r3, r2
 800310e:	b2db      	uxtb	r3, r3
 8003110:	e007      	b.n	8003122 <HAL_TIM_PWM_Start_DMA+0xa2>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2243      	movs	r2, #67	@ 0x43
 8003116:	5c9b      	ldrb	r3, [r3, r2]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	3b02      	subs	r3, #2
 800311c:	425a      	negs	r2, r3
 800311e:	4153      	adcs	r3, r2
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8003126:	2302      	movs	r3, #2
 8003128:	e183      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d108      	bne.n	8003142 <HAL_TIM_PWM_Start_DMA+0xc2>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	223e      	movs	r2, #62	@ 0x3e
 8003134:	5c9b      	ldrb	r3, [r3, r2]
 8003136:	b2db      	uxtb	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	425a      	negs	r2, r3
 800313c:	4153      	adcs	r3, r2
 800313e:	b2db      	uxtb	r3, r3
 8003140:	e037      	b.n	80031b2 <HAL_TIM_PWM_Start_DMA+0x132>
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b04      	cmp	r3, #4
 8003146:	d108      	bne.n	800315a <HAL_TIM_PWM_Start_DMA+0xda>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	223f      	movs	r2, #63	@ 0x3f
 800314c:	5c9b      	ldrb	r3, [r3, r2]
 800314e:	b2db      	uxtb	r3, r3
 8003150:	3b01      	subs	r3, #1
 8003152:	425a      	negs	r2, r3
 8003154:	4153      	adcs	r3, r2
 8003156:	b2db      	uxtb	r3, r3
 8003158:	e02b      	b.n	80031b2 <HAL_TIM_PWM_Start_DMA+0x132>
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	2b08      	cmp	r3, #8
 800315e:	d108      	bne.n	8003172 <HAL_TIM_PWM_Start_DMA+0xf2>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2240      	movs	r2, #64	@ 0x40
 8003164:	5c9b      	ldrb	r3, [r3, r2]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	425a      	negs	r2, r3
 800316c:	4153      	adcs	r3, r2
 800316e:	b2db      	uxtb	r3, r3
 8003170:	e01f      	b.n	80031b2 <HAL_TIM_PWM_Start_DMA+0x132>
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b0c      	cmp	r3, #12
 8003176:	d108      	bne.n	800318a <HAL_TIM_PWM_Start_DMA+0x10a>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2241      	movs	r2, #65	@ 0x41
 800317c:	5c9b      	ldrb	r3, [r3, r2]
 800317e:	b2db      	uxtb	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	425a      	negs	r2, r3
 8003184:	4153      	adcs	r3, r2
 8003186:	b2db      	uxtb	r3, r3
 8003188:	e013      	b.n	80031b2 <HAL_TIM_PWM_Start_DMA+0x132>
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	2b10      	cmp	r3, #16
 800318e:	d108      	bne.n	80031a2 <HAL_TIM_PWM_Start_DMA+0x122>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2242      	movs	r2, #66	@ 0x42
 8003194:	5c9b      	ldrb	r3, [r3, r2]
 8003196:	b2db      	uxtb	r3, r3
 8003198:	3b01      	subs	r3, #1
 800319a:	425a      	negs	r2, r3
 800319c:	4153      	adcs	r3, r2
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	e007      	b.n	80031b2 <HAL_TIM_PWM_Start_DMA+0x132>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2243      	movs	r2, #67	@ 0x43
 80031a6:	5c9b      	ldrb	r3, [r3, r2]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	425a      	negs	r2, r3
 80031ae:	4153      	adcs	r3, r2
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d035      	beq.n	8003222 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <HAL_TIM_PWM_Start_DMA+0x144>
 80031bc:	1cbb      	adds	r3, r7, #2
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e134      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d104      	bne.n	80031d8 <HAL_TIM_PWM_Start_DMA+0x158>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	223e      	movs	r2, #62	@ 0x3e
 80031d2:	2102      	movs	r1, #2
 80031d4:	5499      	strb	r1, [r3, r2]
 80031d6:	e026      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d104      	bne.n	80031e8 <HAL_TIM_PWM_Start_DMA+0x168>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	223f      	movs	r2, #63	@ 0x3f
 80031e2:	2102      	movs	r1, #2
 80031e4:	5499      	strb	r1, [r3, r2]
 80031e6:	e01e      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d104      	bne.n	80031f8 <HAL_TIM_PWM_Start_DMA+0x178>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2240      	movs	r2, #64	@ 0x40
 80031f2:	2102      	movs	r1, #2
 80031f4:	5499      	strb	r1, [r3, r2]
 80031f6:	e016      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b0c      	cmp	r3, #12
 80031fc:	d104      	bne.n	8003208 <HAL_TIM_PWM_Start_DMA+0x188>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2241      	movs	r2, #65	@ 0x41
 8003202:	2102      	movs	r1, #2
 8003204:	5499      	strb	r1, [r3, r2]
 8003206:	e00e      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2b10      	cmp	r3, #16
 800320c:	d104      	bne.n	8003218 <HAL_TIM_PWM_Start_DMA+0x198>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2242      	movs	r2, #66	@ 0x42
 8003212:	2102      	movs	r1, #2
 8003214:	5499      	strb	r1, [r3, r2]
 8003216:	e006      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2243      	movs	r2, #67	@ 0x43
 800321c:	2102      	movs	r1, #2
 800321e:	5499      	strb	r1, [r3, r2]
 8003220:	e001      	b.n	8003226 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e105      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b0c      	cmp	r3, #12
 800322a:	d100      	bne.n	800322e <HAL_TIM_PWM_Start_DMA+0x1ae>
 800322c:	e080      	b.n	8003330 <HAL_TIM_PWM_Start_DMA+0x2b0>
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b0c      	cmp	r3, #12
 8003232:	d900      	bls.n	8003236 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8003234:	e0a1      	b.n	800337a <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d054      	beq.n	80032e6 <HAL_TIM_PWM_Start_DMA+0x266>
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b08      	cmp	r3, #8
 8003240:	d900      	bls.n	8003244 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8003242:	e09a      	b.n	800337a <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_PWM_Start_DMA+0x1d2>
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2b04      	cmp	r3, #4
 800324e:	d025      	beq.n	800329c <HAL_TIM_PWM_Start_DMA+0x21c>
 8003250:	e093      	b.n	800337a <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003256:	4a79      	ldr	r2, [pc, #484]	@ (800343c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003258:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325e:	4a78      	ldr	r2, [pc, #480]	@ (8003440 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003260:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003266:	4a77      	ldr	r2, [pc, #476]	@ (8003444 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003268:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	3334      	adds	r3, #52	@ 0x34
 8003276:	001a      	movs	r2, r3
 8003278:	1cbb      	adds	r3, r7, #2
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	f7fe fd74 	bl	8001d68 <HAL_DMA_Start_IT>
 8003280:	1e03      	subs	r3, r0, #0
 8003282:	d001      	beq.n	8003288 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e0d4      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2180      	movs	r1, #128	@ 0x80
 8003294:	0089      	lsls	r1, r1, #2
 8003296:	430a      	orrs	r2, r1
 8003298:	60da      	str	r2, [r3, #12]
      break;
 800329a:	e073      	b.n	8003384 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	4a66      	ldr	r2, [pc, #408]	@ (800343c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80032a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a8:	4a65      	ldr	r2, [pc, #404]	@ (8003440 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80032aa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b0:	4a64      	ldr	r2, [pc, #400]	@ (8003444 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80032b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3338      	adds	r3, #56	@ 0x38
 80032c0:	001a      	movs	r2, r3
 80032c2:	1cbb      	adds	r3, r7, #2
 80032c4:	881b      	ldrh	r3, [r3, #0]
 80032c6:	f7fe fd4f 	bl	8001d68 <HAL_DMA_Start_IT>
 80032ca:	1e03      	subs	r3, r0, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0af      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2180      	movs	r1, #128	@ 0x80
 80032de:	00c9      	lsls	r1, r1, #3
 80032e0:	430a      	orrs	r2, r1
 80032e2:	60da      	str	r2, [r3, #12]
      break;
 80032e4:	e04e      	b.n	8003384 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ea:	4a54      	ldr	r2, [pc, #336]	@ (800343c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80032ec:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	4a53      	ldr	r2, [pc, #332]	@ (8003440 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80032f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fa:	4a52      	ldr	r2, [pc, #328]	@ (8003444 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80032fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	333c      	adds	r3, #60	@ 0x3c
 800330a:	001a      	movs	r2, r3
 800330c:	1cbb      	adds	r3, r7, #2
 800330e:	881b      	ldrh	r3, [r3, #0]
 8003310:	f7fe fd2a 	bl	8001d68 <HAL_DMA_Start_IT>
 8003314:	1e03      	subs	r3, r0, #0
 8003316:	d001      	beq.n	800331c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e08a      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2180      	movs	r1, #128	@ 0x80
 8003328:	0109      	lsls	r1, r1, #4
 800332a:	430a      	orrs	r2, r1
 800332c:	60da      	str	r2, [r3, #12]
      break;
 800332e:	e029      	b.n	8003384 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003334:	4a41      	ldr	r2, [pc, #260]	@ (800343c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003336:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	4a40      	ldr	r2, [pc, #256]	@ (8003440 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003344:	4a3f      	ldr	r2, [pc, #252]	@ (8003444 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003346:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	3340      	adds	r3, #64	@ 0x40
 8003354:	001a      	movs	r2, r3
 8003356:	1cbb      	adds	r3, r7, #2
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	f7fe fd05 	bl	8001d68 <HAL_DMA_Start_IT>
 800335e:	1e03      	subs	r3, r0, #0
 8003360:	d001      	beq.n	8003366 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e065      	b.n	8003432 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68da      	ldr	r2, [r3, #12]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	0149      	lsls	r1, r1, #5
 8003374:	430a      	orrs	r2, r1
 8003376:	60da      	str	r2, [r3, #12]
      break;
 8003378:	e004      	b.n	8003384 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 800337a:	2317      	movs	r3, #23
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	2201      	movs	r2, #1
 8003380:	701a      	strb	r2, [r3, #0]
      break;
 8003382:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8003384:	2317      	movs	r3, #23
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d14e      	bne.n	800342c <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68b9      	ldr	r1, [r7, #8]
 8003394:	2201      	movs	r2, #1
 8003396:	0018      	movs	r0, r3
 8003398:	f000 ffae 	bl	80042f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a29      	ldr	r2, [pc, #164]	@ (8003448 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d009      	beq.n	80033ba <HAL_TIM_PWM_Start_DMA+0x33a>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a28      	ldr	r2, [pc, #160]	@ (800344c <HAL_TIM_PWM_Start_DMA+0x3cc>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d004      	beq.n	80033ba <HAL_TIM_PWM_Start_DMA+0x33a>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a26      	ldr	r2, [pc, #152]	@ (8003450 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d101      	bne.n	80033be <HAL_TIM_PWM_Start_DMA+0x33e>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e000      	b.n	80033c0 <HAL_TIM_PWM_Start_DMA+0x340>
 80033be:	2300      	movs	r3, #0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d008      	beq.n	80033d6 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2180      	movs	r1, #128	@ 0x80
 80033d0:	0209      	lsls	r1, r1, #8
 80033d2:	430a      	orrs	r2, r1
 80033d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1b      	ldr	r2, [pc, #108]	@ (8003448 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d004      	beq.n	80033ea <HAL_TIM_PWM_Start_DMA+0x36a>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003454 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d116      	bne.n	8003418 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a19      	ldr	r2, [pc, #100]	@ (8003458 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	2b06      	cmp	r3, #6
 80033fa:	d016      	beq.n	800342a <HAL_TIM_PWM_Start_DMA+0x3aa>
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	2380      	movs	r3, #128	@ 0x80
 8003400:	025b      	lsls	r3, r3, #9
 8003402:	429a      	cmp	r2, r3
 8003404:	d011      	beq.n	800342a <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2101      	movs	r1, #1
 8003412:	430a      	orrs	r2, r1
 8003414:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	e008      	b.n	800342a <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2101      	movs	r1, #1
 8003424:	430a      	orrs	r2, r1
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	e000      	b.n	800342c <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800342a:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800342c:	2317      	movs	r3, #23
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	781b      	ldrb	r3, [r3, #0]
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b006      	add	sp, #24
 8003438:	bd80      	pop	{r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	08003a81 	.word	0x08003a81
 8003440:	08003b2b 	.word	0x08003b2b
 8003444:	080039ed 	.word	0x080039ed
 8003448:	40012c00 	.word	0x40012c00
 800344c:	40014400 	.word	0x40014400
 8003450:	40014800 	.word	0x40014800
 8003454:	40000400 	.word	0x40000400
 8003458:	00010007 	.word	0x00010007

0800345c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003466:	230f      	movs	r3, #15
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2b0c      	cmp	r3, #12
 8003472:	d039      	beq.n	80034e8 <HAL_TIM_PWM_Stop_DMA+0x8c>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2b0c      	cmp	r3, #12
 8003478:	d844      	bhi.n	8003504 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b08      	cmp	r3, #8
 800347e:	d025      	beq.n	80034cc <HAL_TIM_PWM_Stop_DMA+0x70>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b08      	cmp	r3, #8
 8003484:	d83e      	bhi.n	8003504 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_TIM_PWM_Stop_DMA+0x38>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b04      	cmp	r3, #4
 8003490:	d00e      	beq.n	80034b0 <HAL_TIM_PWM_Stop_DMA+0x54>
 8003492:	e037      	b.n	8003504 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	495a      	ldr	r1, [pc, #360]	@ (8003608 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80034a0:	400a      	ands	r2, r1
 80034a2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	0018      	movs	r0, r3
 80034aa:	f7fe fce3 	bl	8001e74 <HAL_DMA_Abort_IT>
      break;
 80034ae:	e02e      	b.n	800350e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4954      	ldr	r1, [pc, #336]	@ (800360c <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 80034bc:	400a      	ands	r2, r1
 80034be:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	0018      	movs	r0, r3
 80034c6:	f7fe fcd5 	bl	8001e74 <HAL_DMA_Abort_IT>
      break;
 80034ca:	e020      	b.n	800350e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	494e      	ldr	r1, [pc, #312]	@ (8003610 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 80034d8:	400a      	ands	r2, r1
 80034da:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fe fcc7 	bl	8001e74 <HAL_DMA_Abort_IT>
      break;
 80034e6:	e012      	b.n	800350e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4948      	ldr	r1, [pc, #288]	@ (8003614 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 80034f4:	400a      	ands	r2, r1
 80034f6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fc:	0018      	movs	r0, r3
 80034fe:	f7fe fcb9 	bl	8001e74 <HAL_DMA_Abort_IT>
      break;
 8003502:	e004      	b.n	800350e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8003504:	230f      	movs	r3, #15
 8003506:	18fb      	adds	r3, r7, r3
 8003508:	2201      	movs	r2, #1
 800350a:	701a      	strb	r2, [r3, #0]
      break;
 800350c:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800350e:	230f      	movs	r3, #15
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d000      	beq.n	800351a <HAL_TIM_PWM_Stop_DMA+0xbe>
 8003518:	e06e      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6839      	ldr	r1, [r7, #0]
 8003520:	2200      	movs	r2, #0
 8003522:	0018      	movs	r0, r3
 8003524:	f000 fee8 	bl	80042f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a3a      	ldr	r2, [pc, #232]	@ (8003618 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d009      	beq.n	8003546 <HAL_TIM_PWM_Stop_DMA+0xea>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a39      	ldr	r2, [pc, #228]	@ (800361c <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d004      	beq.n	8003546 <HAL_TIM_PWM_Stop_DMA+0xea>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a37      	ldr	r2, [pc, #220]	@ (8003620 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d101      	bne.n	800354a <HAL_TIM_PWM_Stop_DMA+0xee>
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <HAL_TIM_PWM_Stop_DMA+0xf0>
 800354a:	2300      	movs	r3, #0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d013      	beq.n	8003578 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	4a33      	ldr	r2, [pc, #204]	@ (8003624 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003558:	4013      	ands	r3, r2
 800355a:	d10d      	bne.n	8003578 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	4a31      	ldr	r2, [pc, #196]	@ (8003628 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003564:	4013      	ands	r3, r2
 8003566:	d107      	bne.n	8003578 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	492e      	ldr	r1, [pc, #184]	@ (800362c <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003574:	400a      	ands	r2, r1
 8003576:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	4a29      	ldr	r2, [pc, #164]	@ (8003624 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003580:	4013      	ands	r3, r2
 8003582:	d10d      	bne.n	80035a0 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	4a27      	ldr	r2, [pc, #156]	@ (8003628 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 800358c:	4013      	ands	r3, r2
 800358e:	d107      	bne.n	80035a0 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2101      	movs	r1, #1
 800359c:	438a      	bics	r2, r1
 800359e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d104      	bne.n	80035b0 <HAL_TIM_PWM_Stop_DMA+0x154>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	223e      	movs	r2, #62	@ 0x3e
 80035aa:	2101      	movs	r1, #1
 80035ac:	5499      	strb	r1, [r3, r2]
 80035ae:	e023      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d104      	bne.n	80035c0 <HAL_TIM_PWM_Stop_DMA+0x164>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	223f      	movs	r2, #63	@ 0x3f
 80035ba:	2101      	movs	r1, #1
 80035bc:	5499      	strb	r1, [r3, r2]
 80035be:	e01b      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d104      	bne.n	80035d0 <HAL_TIM_PWM_Stop_DMA+0x174>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2240      	movs	r2, #64	@ 0x40
 80035ca:	2101      	movs	r1, #1
 80035cc:	5499      	strb	r1, [r3, r2]
 80035ce:	e013      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	2b0c      	cmp	r3, #12
 80035d4:	d104      	bne.n	80035e0 <HAL_TIM_PWM_Stop_DMA+0x184>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2241      	movs	r2, #65	@ 0x41
 80035da:	2101      	movs	r1, #1
 80035dc:	5499      	strb	r1, [r3, r2]
 80035de:	e00b      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	2b10      	cmp	r3, #16
 80035e4:	d104      	bne.n	80035f0 <HAL_TIM_PWM_Stop_DMA+0x194>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2242      	movs	r2, #66	@ 0x42
 80035ea:	2101      	movs	r1, #1
 80035ec:	5499      	strb	r1, [r3, r2]
 80035ee:	e003      	b.n	80035f8 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2243      	movs	r2, #67	@ 0x43
 80035f4:	2101      	movs	r1, #1
 80035f6:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80035f8:	230f      	movs	r3, #15
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	781b      	ldrb	r3, [r3, #0]
}
 80035fe:	0018      	movs	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	b004      	add	sp, #16
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	fffffdff 	.word	0xfffffdff
 800360c:	fffffbff 	.word	0xfffffbff
 8003610:	fffff7ff 	.word	0xfffff7ff
 8003614:	ffffefff 	.word	0xffffefff
 8003618:	40012c00 	.word	0x40012c00
 800361c:	40014400 	.word	0x40014400
 8003620:	40014800 	.word	0x40014800
 8003624:	00001111 	.word	0x00001111
 8003628:	00000444 	.word	0x00000444
 800362c:	ffff7fff 	.word	0xffff7fff

08003630 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800363c:	2317      	movs	r3, #23
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	2200      	movs	r2, #0
 8003642:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	223c      	movs	r2, #60	@ 0x3c
 8003648:	5c9b      	ldrb	r3, [r3, r2]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_TIM_PWM_ConfigChannel+0x22>
 800364e:	2302      	movs	r3, #2
 8003650:	e0e5      	b.n	800381e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	223c      	movs	r2, #60	@ 0x3c
 8003656:	2101      	movs	r1, #1
 8003658:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b14      	cmp	r3, #20
 800365e:	d900      	bls.n	8003662 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003660:	e0d1      	b.n	8003806 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	009a      	lsls	r2, r3, #2
 8003666:	4b70      	ldr	r3, [pc, #448]	@ (8003828 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003668:	18d3      	adds	r3, r2, r3
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	0011      	movs	r1, r2
 8003676:	0018      	movs	r0, r3
 8003678:	f000 fb06 	bl	8003c88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699a      	ldr	r2, [r3, #24]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2108      	movs	r1, #8
 8003688:	430a      	orrs	r2, r1
 800368a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	699a      	ldr	r2, [r3, #24]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2104      	movs	r1, #4
 8003698:	438a      	bics	r2, r1
 800369a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6999      	ldr	r1, [r3, #24]
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	691a      	ldr	r2, [r3, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	619a      	str	r2, [r3, #24]
      break;
 80036ae:	e0af      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	0011      	movs	r1, r2
 80036b8:	0018      	movs	r0, r3
 80036ba:	f000 fb65 	bl	8003d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699a      	ldr	r2, [r3, #24]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2180      	movs	r1, #128	@ 0x80
 80036ca:	0109      	lsls	r1, r1, #4
 80036cc:	430a      	orrs	r2, r1
 80036ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699a      	ldr	r2, [r3, #24]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4954      	ldr	r1, [pc, #336]	@ (800382c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80036dc:	400a      	ands	r2, r1
 80036de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6999      	ldr	r1, [r3, #24]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	021a      	lsls	r2, r3, #8
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	619a      	str	r2, [r3, #24]
      break;
 80036f4:	e08c      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	0011      	movs	r1, r2
 80036fe:	0018      	movs	r0, r3
 8003700:	f000 fbc0 	bl	8003e84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	69da      	ldr	r2, [r3, #28]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2108      	movs	r1, #8
 8003710:	430a      	orrs	r2, r1
 8003712:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	69da      	ldr	r2, [r3, #28]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2104      	movs	r1, #4
 8003720:	438a      	bics	r2, r1
 8003722:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	69d9      	ldr	r1, [r3, #28]
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	61da      	str	r2, [r3, #28]
      break;
 8003736:	e06b      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	0011      	movs	r1, r2
 8003740:	0018      	movs	r0, r3
 8003742:	f000 fc21 	bl	8003f88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69da      	ldr	r2, [r3, #28]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2180      	movs	r1, #128	@ 0x80
 8003752:	0109      	lsls	r1, r1, #4
 8003754:	430a      	orrs	r2, r1
 8003756:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	69da      	ldr	r2, [r3, #28]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4932      	ldr	r1, [pc, #200]	@ (800382c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003764:	400a      	ands	r2, r1
 8003766:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	69d9      	ldr	r1, [r3, #28]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	021a      	lsls	r2, r3, #8
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	61da      	str	r2, [r3, #28]
      break;
 800377c:	e048      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	0011      	movs	r1, r2
 8003786:	0018      	movs	r0, r3
 8003788:	f000 fc62 	bl	8004050 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2108      	movs	r1, #8
 8003798:	430a      	orrs	r2, r1
 800379a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2104      	movs	r1, #4
 80037a8:	438a      	bics	r2, r1
 80037aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80037be:	e027      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	0011      	movs	r1, r2
 80037c8:	0018      	movs	r0, r3
 80037ca:	f000 fc9b 	bl	8004104 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2180      	movs	r1, #128	@ 0x80
 80037da:	0109      	lsls	r1, r1, #4
 80037dc:	430a      	orrs	r2, r1
 80037de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4910      	ldr	r1, [pc, #64]	@ (800382c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80037ec:	400a      	ands	r2, r1
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	021a      	lsls	r2, r3, #8
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003804:	e004      	b.n	8003810 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003806:	2317      	movs	r3, #23
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	2201      	movs	r2, #1
 800380c:	701a      	strb	r2, [r3, #0]
      break;
 800380e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	223c      	movs	r2, #60	@ 0x3c
 8003814:	2100      	movs	r1, #0
 8003816:	5499      	strb	r1, [r3, r2]

  return status;
 8003818:	2317      	movs	r3, #23
 800381a:	18fb      	adds	r3, r7, r3
 800381c:	781b      	ldrb	r3, [r3, #0]
}
 800381e:	0018      	movs	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	b006      	add	sp, #24
 8003824:	bd80      	pop	{r7, pc}
 8003826:	46c0      	nop			@ (mov r8, r8)
 8003828:	08005188 	.word	0x08005188
 800382c:	fffffbff 	.word	0xfffffbff

08003830 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800383a:	230f      	movs	r3, #15
 800383c:	18fb      	adds	r3, r7, r3
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	223c      	movs	r2, #60	@ 0x3c
 8003846:	5c9b      	ldrb	r3, [r3, r2]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_TIM_ConfigClockSource+0x20>
 800384c:	2302      	movs	r3, #2
 800384e:	e0bc      	b.n	80039ca <HAL_TIM_ConfigClockSource+0x19a>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	223c      	movs	r2, #60	@ 0x3c
 8003854:	2101      	movs	r1, #1
 8003856:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	223d      	movs	r2, #61	@ 0x3d
 800385c:	2102      	movs	r1, #2
 800385e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	4a5a      	ldr	r2, [pc, #360]	@ (80039d4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800386c:	4013      	ands	r3, r2
 800386e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4a59      	ldr	r2, [pc, #356]	@ (80039d8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003874:	4013      	ands	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2280      	movs	r2, #128	@ 0x80
 8003886:	0192      	lsls	r2, r2, #6
 8003888:	4293      	cmp	r3, r2
 800388a:	d040      	beq.n	800390e <HAL_TIM_ConfigClockSource+0xde>
 800388c:	2280      	movs	r2, #128	@ 0x80
 800388e:	0192      	lsls	r2, r2, #6
 8003890:	4293      	cmp	r3, r2
 8003892:	d900      	bls.n	8003896 <HAL_TIM_ConfigClockSource+0x66>
 8003894:	e088      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 8003896:	2280      	movs	r2, #128	@ 0x80
 8003898:	0152      	lsls	r2, r2, #5
 800389a:	4293      	cmp	r3, r2
 800389c:	d100      	bne.n	80038a0 <HAL_TIM_ConfigClockSource+0x70>
 800389e:	e088      	b.n	80039b2 <HAL_TIM_ConfigClockSource+0x182>
 80038a0:	2280      	movs	r2, #128	@ 0x80
 80038a2:	0152      	lsls	r2, r2, #5
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d900      	bls.n	80038aa <HAL_TIM_ConfigClockSource+0x7a>
 80038a8:	e07e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038aa:	2b70      	cmp	r3, #112	@ 0x70
 80038ac:	d018      	beq.n	80038e0 <HAL_TIM_ConfigClockSource+0xb0>
 80038ae:	d900      	bls.n	80038b2 <HAL_TIM_ConfigClockSource+0x82>
 80038b0:	e07a      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038b2:	2b60      	cmp	r3, #96	@ 0x60
 80038b4:	d04f      	beq.n	8003956 <HAL_TIM_ConfigClockSource+0x126>
 80038b6:	d900      	bls.n	80038ba <HAL_TIM_ConfigClockSource+0x8a>
 80038b8:	e076      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038ba:	2b50      	cmp	r3, #80	@ 0x50
 80038bc:	d03b      	beq.n	8003936 <HAL_TIM_ConfigClockSource+0x106>
 80038be:	d900      	bls.n	80038c2 <HAL_TIM_ConfigClockSource+0x92>
 80038c0:	e072      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d057      	beq.n	8003976 <HAL_TIM_ConfigClockSource+0x146>
 80038c6:	d900      	bls.n	80038ca <HAL_TIM_ConfigClockSource+0x9a>
 80038c8:	e06e      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038ca:	2b30      	cmp	r3, #48	@ 0x30
 80038cc:	d063      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x166>
 80038ce:	d86b      	bhi.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	d060      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x166>
 80038d4:	d868      	bhi.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d05d      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x166>
 80038da:	2b10      	cmp	r3, #16
 80038dc:	d05b      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x166>
 80038de:	e063      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038f0:	f000 fce2 	bl	80042b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2277      	movs	r2, #119	@ 0x77
 8003900:	4313      	orrs	r3, r2
 8003902:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	609a      	str	r2, [r3, #8]
      break;
 800390c:	e052      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800391e:	f000 fccb 	bl	80042b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2180      	movs	r1, #128	@ 0x80
 800392e:	01c9      	lsls	r1, r1, #7
 8003930:	430a      	orrs	r2, r1
 8003932:	609a      	str	r2, [r3, #8]
      break;
 8003934:	e03e      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003942:	001a      	movs	r2, r3
 8003944:	f000 fc3c 	bl	80041c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2150      	movs	r1, #80	@ 0x50
 800394e:	0018      	movs	r0, r3
 8003950:	f000 fc96 	bl	8004280 <TIM_ITRx_SetConfig>
      break;
 8003954:	e02e      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003962:	001a      	movs	r2, r3
 8003964:	f000 fc5a 	bl	800421c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2160      	movs	r1, #96	@ 0x60
 800396e:	0018      	movs	r0, r3
 8003970:	f000 fc86 	bl	8004280 <TIM_ITRx_SetConfig>
      break;
 8003974:	e01e      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003982:	001a      	movs	r2, r3
 8003984:	f000 fc1c 	bl	80041c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2140      	movs	r1, #64	@ 0x40
 800398e:	0018      	movs	r0, r3
 8003990:	f000 fc76 	bl	8004280 <TIM_ITRx_SetConfig>
      break;
 8003994:	e00e      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	0019      	movs	r1, r3
 80039a0:	0010      	movs	r0, r2
 80039a2:	f000 fc6d 	bl	8004280 <TIM_ITRx_SetConfig>
      break;
 80039a6:	e005      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80039a8:	230f      	movs	r3, #15
 80039aa:	18fb      	adds	r3, r7, r3
 80039ac:	2201      	movs	r2, #1
 80039ae:	701a      	strb	r2, [r3, #0]
      break;
 80039b0:	e000      	b.n	80039b4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80039b2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	223d      	movs	r2, #61	@ 0x3d
 80039b8:	2101      	movs	r1, #1
 80039ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	223c      	movs	r2, #60	@ 0x3c
 80039c0:	2100      	movs	r1, #0
 80039c2:	5499      	strb	r1, [r3, r2]

  return status;
 80039c4:	230f      	movs	r3, #15
 80039c6:	18fb      	adds	r3, r7, r3
 80039c8:	781b      	ldrb	r3, [r3, #0]
}
 80039ca:	0018      	movs	r0, r3
 80039cc:	46bd      	mov	sp, r7
 80039ce:	b004      	add	sp, #16
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	ffceff88 	.word	0xffceff88
 80039d8:	ffff00ff 	.word	0xffff00ff

080039dc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80039e4:	46c0      	nop			@ (mov r8, r8)
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b002      	add	sp, #8
 80039ea:	bd80      	pop	{r7, pc}

080039ec <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d107      	bne.n	8003a14 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2201      	movs	r2, #1
 8003a08:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	223e      	movs	r2, #62	@ 0x3e
 8003a0e:	2101      	movs	r1, #1
 8003a10:	5499      	strb	r1, [r3, r2]
 8003a12:	e02a      	b.n	8003a6a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d107      	bne.n	8003a2e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2202      	movs	r2, #2
 8003a22:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	223f      	movs	r2, #63	@ 0x3f
 8003a28:	2101      	movs	r1, #1
 8003a2a:	5499      	strb	r1, [r3, r2]
 8003a2c:	e01d      	b.n	8003a6a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d107      	bne.n	8003a48 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2204      	movs	r2, #4
 8003a3c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2240      	movs	r2, #64	@ 0x40
 8003a42:	2101      	movs	r1, #1
 8003a44:	5499      	strb	r1, [r3, r2]
 8003a46:	e010      	b.n	8003a6a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d107      	bne.n	8003a62 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2208      	movs	r2, #8
 8003a56:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2241      	movs	r2, #65	@ 0x41
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	5499      	strb	r1, [r3, r2]
 8003a60:	e003      	b.n	8003a6a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	223d      	movs	r2, #61	@ 0x3d
 8003a66:	2101      	movs	r1, #1
 8003a68:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f7ff ffb5 	bl	80039dc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
}
 8003a78:	46c0      	nop			@ (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b004      	add	sp, #16
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d10b      	bne.n	8003ab0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d136      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	223e      	movs	r2, #62	@ 0x3e
 8003aaa:	2101      	movs	r1, #1
 8003aac:	5499      	strb	r1, [r3, r2]
 8003aae:	e031      	b.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d10b      	bne.n	8003ad2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2202      	movs	r2, #2
 8003abe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d125      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	223f      	movs	r2, #63	@ 0x3f
 8003acc:	2101      	movs	r1, #1
 8003ace:	5499      	strb	r1, [r3, r2]
 8003ad0:	e020      	b.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d10b      	bne.n	8003af4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2204      	movs	r2, #4
 8003ae0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d114      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2240      	movs	r2, #64	@ 0x40
 8003aee:	2101      	movs	r1, #1
 8003af0:	5499      	strb	r1, [r3, r2]
 8003af2:	e00f      	b.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d10a      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2208      	movs	r2, #8
 8003b02:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d103      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2241      	movs	r2, #65	@ 0x41
 8003b10:	2101      	movs	r1, #1
 8003b12:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	0018      	movs	r0, r3
 8003b18:	f7fc fd04 	bl	8000524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	771a      	strb	r2, [r3, #28]
}
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	46bd      	mov	sp, r7
 8003b26:	b004      	add	sp, #16
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b36:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d103      	bne.n	8003b4a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	771a      	strb	r2, [r3, #28]
 8003b48:	e019      	b.n	8003b7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d103      	bne.n	8003b5c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2202      	movs	r2, #2
 8003b58:	771a      	strb	r2, [r3, #28]
 8003b5a:	e010      	b.n	8003b7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d103      	bne.n	8003b6e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2204      	movs	r2, #4
 8003b6a:	771a      	strb	r2, [r3, #28]
 8003b6c:	e007      	b.n	8003b7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d102      	bne.n	8003b7e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7fc fcc1 	bl	8000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b004      	add	sp, #16
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a32      	ldr	r2, [pc, #200]	@ (8003c70 <TIM_Base_SetConfig+0xdc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d003      	beq.n	8003bb4 <TIM_Base_SetConfig+0x20>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a31      	ldr	r2, [pc, #196]	@ (8003c74 <TIM_Base_SetConfig+0xe0>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d108      	bne.n	8003bc6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2270      	movs	r2, #112	@ 0x70
 8003bb8:	4393      	bics	r3, r2
 8003bba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a29      	ldr	r2, [pc, #164]	@ (8003c70 <TIM_Base_SetConfig+0xdc>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00f      	beq.n	8003bee <TIM_Base_SetConfig+0x5a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a28      	ldr	r2, [pc, #160]	@ (8003c74 <TIM_Base_SetConfig+0xe0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00b      	beq.n	8003bee <TIM_Base_SetConfig+0x5a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a27      	ldr	r2, [pc, #156]	@ (8003c78 <TIM_Base_SetConfig+0xe4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d007      	beq.n	8003bee <TIM_Base_SetConfig+0x5a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a26      	ldr	r2, [pc, #152]	@ (8003c7c <TIM_Base_SetConfig+0xe8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d003      	beq.n	8003bee <TIM_Base_SetConfig+0x5a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a25      	ldr	r2, [pc, #148]	@ (8003c80 <TIM_Base_SetConfig+0xec>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d108      	bne.n	8003c00 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4a24      	ldr	r2, [pc, #144]	@ (8003c84 <TIM_Base_SetConfig+0xf0>)
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2280      	movs	r2, #128	@ 0x80
 8003c04:	4393      	bics	r3, r2
 8003c06:	001a      	movs	r2, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a11      	ldr	r2, [pc, #68]	@ (8003c70 <TIM_Base_SetConfig+0xdc>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d007      	beq.n	8003c3e <TIM_Base_SetConfig+0xaa>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a12      	ldr	r2, [pc, #72]	@ (8003c7c <TIM_Base_SetConfig+0xe8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d003      	beq.n	8003c3e <TIM_Base_SetConfig+0xaa>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a11      	ldr	r2, [pc, #68]	@ (8003c80 <TIM_Base_SetConfig+0xec>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d103      	bne.n	8003c46 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	2201      	movs	r2, #1
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d106      	bne.n	8003c66 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	4393      	bics	r3, r2
 8003c60:	001a      	movs	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	611a      	str	r2, [r3, #16]
  }
}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	b004      	add	sp, #16
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	46c0      	nop			@ (mov r8, r8)
 8003c70:	40012c00 	.word	0x40012c00
 8003c74:	40000400 	.word	0x40000400
 8003c78:	40002000 	.word	0x40002000
 8003c7c:	40014400 	.word	0x40014400
 8003c80:	40014800 	.word	0x40014800
 8003c84:	fffffcff 	.word	0xfffffcff

08003c88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	4393      	bics	r3, r2
 8003ca0:	001a      	movs	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4a2e      	ldr	r2, [pc, #184]	@ (8003d70 <TIM_OC1_SetConfig+0xe8>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	4393      	bics	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a24      	ldr	r2, [pc, #144]	@ (8003d74 <TIM_OC1_SetConfig+0xec>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d007      	beq.n	8003cf6 <TIM_OC1_SetConfig+0x6e>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a23      	ldr	r2, [pc, #140]	@ (8003d78 <TIM_OC1_SetConfig+0xf0>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d003      	beq.n	8003cf6 <TIM_OC1_SetConfig+0x6e>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a22      	ldr	r2, [pc, #136]	@ (8003d7c <TIM_OC1_SetConfig+0xf4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d10c      	bne.n	8003d10 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	2208      	movs	r2, #8
 8003cfa:	4393      	bics	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	2204      	movs	r2, #4
 8003d0c:	4393      	bics	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a18      	ldr	r2, [pc, #96]	@ (8003d74 <TIM_OC1_SetConfig+0xec>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d007      	beq.n	8003d28 <TIM_OC1_SetConfig+0xa0>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a17      	ldr	r2, [pc, #92]	@ (8003d78 <TIM_OC1_SetConfig+0xf0>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_OC1_SetConfig+0xa0>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a16      	ldr	r2, [pc, #88]	@ (8003d7c <TIM_OC1_SetConfig+0xf4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d111      	bne.n	8003d4c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4a15      	ldr	r2, [pc, #84]	@ (8003d80 <TIM_OC1_SetConfig+0xf8>)
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4a14      	ldr	r2, [pc, #80]	@ (8003d84 <TIM_OC1_SetConfig+0xfc>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	621a      	str	r2, [r3, #32]
}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b006      	add	sp, #24
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	46c0      	nop			@ (mov r8, r8)
 8003d70:	fffeff8f 	.word	0xfffeff8f
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40014400 	.word	0x40014400
 8003d7c:	40014800 	.word	0x40014800
 8003d80:	fffffeff 	.word	0xfffffeff
 8003d84:	fffffdff 	.word	0xfffffdff

08003d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	2210      	movs	r2, #16
 8003d9e:	4393      	bics	r3, r2
 8003da0:	001a      	movs	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e68 <TIM_OC2_SetConfig+0xe0>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	4a2b      	ldr	r2, [pc, #172]	@ (8003e6c <TIM_OC2_SetConfig+0xe4>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	021b      	lsls	r3, r3, #8
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	4393      	bics	r3, r2
 8003dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a22      	ldr	r2, [pc, #136]	@ (8003e70 <TIM_OC2_SetConfig+0xe8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10d      	bne.n	8003e06 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2280      	movs	r2, #128	@ 0x80
 8003dee:	4393      	bics	r3, r2
 8003df0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2240      	movs	r2, #64	@ 0x40
 8003e02:	4393      	bics	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a19      	ldr	r2, [pc, #100]	@ (8003e70 <TIM_OC2_SetConfig+0xe8>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d007      	beq.n	8003e1e <TIM_OC2_SetConfig+0x96>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a18      	ldr	r2, [pc, #96]	@ (8003e74 <TIM_OC2_SetConfig+0xec>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <TIM_OC2_SetConfig+0x96>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a17      	ldr	r2, [pc, #92]	@ (8003e78 <TIM_OC2_SetConfig+0xf0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d113      	bne.n	8003e46 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4a16      	ldr	r2, [pc, #88]	@ (8003e7c <TIM_OC2_SetConfig+0xf4>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	4a15      	ldr	r2, [pc, #84]	@ (8003e80 <TIM_OC2_SetConfig+0xf8>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	621a      	str	r2, [r3, #32]
}
 8003e60:	46c0      	nop			@ (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b006      	add	sp, #24
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	feff8fff 	.word	0xfeff8fff
 8003e6c:	fffffcff 	.word	0xfffffcff
 8003e70:	40012c00 	.word	0x40012c00
 8003e74:	40014400 	.word	0x40014400
 8003e78:	40014800 	.word	0x40014800
 8003e7c:	fffffbff 	.word	0xfffffbff
 8003e80:	fffff7ff 	.word	0xfffff7ff

08003e84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	4a31      	ldr	r2, [pc, #196]	@ (8003f60 <TIM_OC3_SetConfig+0xdc>)
 8003e9a:	401a      	ands	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4a2d      	ldr	r2, [pc, #180]	@ (8003f64 <TIM_OC3_SetConfig+0xe0>)
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	4393      	bics	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	4a27      	ldr	r2, [pc, #156]	@ (8003f68 <TIM_OC3_SetConfig+0xe4>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	021b      	lsls	r3, r3, #8
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a23      	ldr	r2, [pc, #140]	@ (8003f6c <TIM_OC3_SetConfig+0xe8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10d      	bne.n	8003efe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	4a22      	ldr	r2, [pc, #136]	@ (8003f70 <TIM_OC3_SetConfig+0xec>)
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8003f74 <TIM_OC3_SetConfig+0xf0>)
 8003efa:	4013      	ands	r3, r2
 8003efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a1a      	ldr	r2, [pc, #104]	@ (8003f6c <TIM_OC3_SetConfig+0xe8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d007      	beq.n	8003f16 <TIM_OC3_SetConfig+0x92>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a1b      	ldr	r2, [pc, #108]	@ (8003f78 <TIM_OC3_SetConfig+0xf4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d003      	beq.n	8003f16 <TIM_OC3_SetConfig+0x92>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a1a      	ldr	r2, [pc, #104]	@ (8003f7c <TIM_OC3_SetConfig+0xf8>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d113      	bne.n	8003f3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	4a19      	ldr	r2, [pc, #100]	@ (8003f80 <TIM_OC3_SetConfig+0xfc>)
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	4a18      	ldr	r2, [pc, #96]	@ (8003f84 <TIM_OC3_SetConfig+0x100>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	011b      	lsls	r3, r3, #4
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	621a      	str	r2, [r3, #32]
}
 8003f58:	46c0      	nop			@ (mov r8, r8)
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b006      	add	sp, #24
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	fffffeff 	.word	0xfffffeff
 8003f64:	fffeff8f 	.word	0xfffeff8f
 8003f68:	fffffdff 	.word	0xfffffdff
 8003f6c:	40012c00 	.word	0x40012c00
 8003f70:	fffff7ff 	.word	0xfffff7ff
 8003f74:	fffffbff 	.word	0xfffffbff
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800
 8003f80:	ffffefff 	.word	0xffffefff
 8003f84:	ffffdfff 	.word	0xffffdfff

08003f88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	4a24      	ldr	r2, [pc, #144]	@ (8004030 <TIM_OC4_SetConfig+0xa8>)
 8003f9e:	401a      	ands	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4a20      	ldr	r2, [pc, #128]	@ (8004034 <TIM_OC4_SetConfig+0xac>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a1f      	ldr	r2, [pc, #124]	@ (8004038 <TIM_OC4_SetConfig+0xb0>)
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	4a1b      	ldr	r2, [pc, #108]	@ (800403c <TIM_OC4_SetConfig+0xb4>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	031b      	lsls	r3, r3, #12
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <TIM_OC4_SetConfig+0xb8>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d007      	beq.n	8003ff8 <TIM_OC4_SetConfig+0x70>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <TIM_OC4_SetConfig+0xbc>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d003      	beq.n	8003ff8 <TIM_OC4_SetConfig+0x70>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a15      	ldr	r2, [pc, #84]	@ (8004048 <TIM_OC4_SetConfig+0xc0>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d109      	bne.n	800400c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	4a14      	ldr	r2, [pc, #80]	@ (800404c <TIM_OC4_SetConfig+0xc4>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	019b      	lsls	r3, r3, #6
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	621a      	str	r2, [r3, #32]
}
 8004026:	46c0      	nop			@ (mov r8, r8)
 8004028:	46bd      	mov	sp, r7
 800402a:	b006      	add	sp, #24
 800402c:	bd80      	pop	{r7, pc}
 800402e:	46c0      	nop			@ (mov r8, r8)
 8004030:	ffffefff 	.word	0xffffefff
 8004034:	feff8fff 	.word	0xfeff8fff
 8004038:	fffffcff 	.word	0xfffffcff
 800403c:	ffffdfff 	.word	0xffffdfff
 8004040:	40012c00 	.word	0x40012c00
 8004044:	40014400 	.word	0x40014400
 8004048:	40014800 	.word	0x40014800
 800404c:	ffffbfff 	.word	0xffffbfff

08004050 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	4a21      	ldr	r2, [pc, #132]	@ (80040ec <TIM_OC5_SetConfig+0x9c>)
 8004066:	401a      	ands	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4a1d      	ldr	r2, [pc, #116]	@ (80040f0 <TIM_OC5_SetConfig+0xa0>)
 800407c:	4013      	ands	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4a19      	ldr	r2, [pc, #100]	@ (80040f4 <TIM_OC5_SetConfig+0xa4>)
 800408e:	4013      	ands	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	041b      	lsls	r3, r3, #16
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a15      	ldr	r2, [pc, #84]	@ (80040f8 <TIM_OC5_SetConfig+0xa8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d007      	beq.n	80040b6 <TIM_OC5_SetConfig+0x66>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a14      	ldr	r2, [pc, #80]	@ (80040fc <TIM_OC5_SetConfig+0xac>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d003      	beq.n	80040b6 <TIM_OC5_SetConfig+0x66>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a13      	ldr	r2, [pc, #76]	@ (8004100 <TIM_OC5_SetConfig+0xb0>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d109      	bne.n	80040ca <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	4a0c      	ldr	r2, [pc, #48]	@ (80040ec <TIM_OC5_SetConfig+0x9c>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	021b      	lsls	r3, r3, #8
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	621a      	str	r2, [r3, #32]
}
 80040e4:	46c0      	nop			@ (mov r8, r8)
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b006      	add	sp, #24
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	fffeffff 	.word	0xfffeffff
 80040f0:	fffeff8f 	.word	0xfffeff8f
 80040f4:	fffdffff 	.word	0xfffdffff
 80040f8:	40012c00 	.word	0x40012c00
 80040fc:	40014400 	.word	0x40014400
 8004100:	40014800 	.word	0x40014800

08004104 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	4a22      	ldr	r2, [pc, #136]	@ (80041a4 <TIM_OC6_SetConfig+0xa0>)
 800411a:	401a      	ands	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4a1e      	ldr	r2, [pc, #120]	@ (80041a8 <TIM_OC6_SetConfig+0xa4>)
 8004130:	4013      	ands	r3, r2
 8004132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	021b      	lsls	r3, r3, #8
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	4a1a      	ldr	r2, [pc, #104]	@ (80041ac <TIM_OC6_SetConfig+0xa8>)
 8004144:	4013      	ands	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	051b      	lsls	r3, r3, #20
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a16      	ldr	r2, [pc, #88]	@ (80041b0 <TIM_OC6_SetConfig+0xac>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d007      	beq.n	800416c <TIM_OC6_SetConfig+0x68>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <TIM_OC6_SetConfig+0xb0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <TIM_OC6_SetConfig+0x68>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a14      	ldr	r2, [pc, #80]	@ (80041b8 <TIM_OC6_SetConfig+0xb4>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d109      	bne.n	8004180 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	4a13      	ldr	r2, [pc, #76]	@ (80041bc <TIM_OC6_SetConfig+0xb8>)
 8004170:	4013      	ands	r3, r2
 8004172:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	029b      	lsls	r3, r3, #10
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	621a      	str	r2, [r3, #32]
}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	46bd      	mov	sp, r7
 800419e:	b006      	add	sp, #24
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	46c0      	nop			@ (mov r8, r8)
 80041a4:	ffefffff 	.word	0xffefffff
 80041a8:	feff8fff 	.word	0xfeff8fff
 80041ac:	ffdfffff 	.word	0xffdfffff
 80041b0:	40012c00 	.word	0x40012c00
 80041b4:	40014400 	.word	0x40014400
 80041b8:	40014800 	.word	0x40014800
 80041bc:	fffbffff 	.word	0xfffbffff

080041c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	2201      	movs	r2, #1
 80041d8:	4393      	bics	r3, r2
 80041da:	001a      	movs	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	22f0      	movs	r2, #240	@ 0xf0
 80041ea:	4393      	bics	r3, r2
 80041ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	220a      	movs	r2, #10
 80041fc:	4393      	bics	r3, r2
 80041fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	4313      	orrs	r3, r2
 8004206:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	621a      	str	r2, [r3, #32]
}
 8004214:	46c0      	nop			@ (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b006      	add	sp, #24
 800421a:	bd80      	pop	{r7, pc}

0800421c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	2210      	movs	r2, #16
 8004234:	4393      	bics	r3, r2
 8004236:	001a      	movs	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4a0d      	ldr	r2, [pc, #52]	@ (800427c <TIM_TI2_ConfigInputStage+0x60>)
 8004246:	4013      	ands	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	031b      	lsls	r3, r3, #12
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	22a0      	movs	r2, #160	@ 0xa0
 8004258:	4393      	bics	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	4313      	orrs	r3, r2
 8004264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	621a      	str	r2, [r3, #32]
}
 8004272:	46c0      	nop			@ (mov r8, r8)
 8004274:	46bd      	mov	sp, r7
 8004276:	b006      	add	sp, #24
 8004278:	bd80      	pop	{r7, pc}
 800427a:	46c0      	nop			@ (mov r8, r8)
 800427c:	ffff0fff 	.word	0xffff0fff

08004280 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4a08      	ldr	r2, [pc, #32]	@ (80042b4 <TIM_ITRx_SetConfig+0x34>)
 8004294:	4013      	ands	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	2207      	movs	r2, #7
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	609a      	str	r2, [r3, #8]
}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	46bd      	mov	sp, r7
 80042ae:	b004      	add	sp, #16
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	46c0      	nop			@ (mov r8, r8)
 80042b4:	ffcfff8f 	.word	0xffcfff8f

080042b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <TIM_ETR_SetConfig+0x3c>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	021a      	lsls	r2, r3, #8
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	431a      	orrs	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4313      	orrs	r3, r2
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	609a      	str	r2, [r3, #8]
}
 80042ec:	46c0      	nop			@ (mov r8, r8)
 80042ee:	46bd      	mov	sp, r7
 80042f0:	b006      	add	sp, #24
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	ffff00ff 	.word	0xffff00ff

080042f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	221f      	movs	r2, #31
 8004308:	4013      	ands	r3, r2
 800430a:	2201      	movs	r2, #1
 800430c:	409a      	lsls	r2, r3
 800430e:	0013      	movs	r3, r2
 8004310:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	43d2      	mvns	r2, r2
 800431a:	401a      	ands	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a1a      	ldr	r2, [r3, #32]
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	211f      	movs	r1, #31
 8004328:	400b      	ands	r3, r1
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4099      	lsls	r1, r3
 800432e:	000b      	movs	r3, r1
 8004330:	431a      	orrs	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	621a      	str	r2, [r3, #32]
}
 8004336:	46c0      	nop			@ (mov r8, r8)
 8004338:	46bd      	mov	sp, r7
 800433a:	b006      	add	sp, #24
 800433c:	bd80      	pop	{r7, pc}
	...

08004340 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	223c      	movs	r2, #60	@ 0x3c
 800434e:	5c9b      	ldrb	r3, [r3, r2]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004354:	2302      	movs	r3, #2
 8004356:	e04a      	b.n	80043ee <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	223c      	movs	r2, #60	@ 0x3c
 800435c:	2101      	movs	r1, #1
 800435e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	223d      	movs	r2, #61	@ 0x3d
 8004364:	2102      	movs	r1, #2
 8004366:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a1e      	ldr	r2, [pc, #120]	@ (80043f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d108      	bne.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4a1d      	ldr	r2, [pc, #116]	@ (80043fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004386:	4013      	ands	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	4313      	orrs	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2270      	movs	r2, #112	@ 0x70
 8004398:	4393      	bics	r3, r2
 800439a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a11      	ldr	r2, [pc, #68]	@ (80043f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a10      	ldr	r2, [pc, #64]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d10c      	bne.n	80043dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	2280      	movs	r2, #128	@ 0x80
 80043c6:	4393      	bics	r3, r2
 80043c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	223d      	movs	r2, #61	@ 0x3d
 80043e0:	2101      	movs	r1, #1
 80043e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	223c      	movs	r2, #60	@ 0x3c
 80043e8:	2100      	movs	r1, #0
 80043ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	0018      	movs	r0, r3
 80043f0:	46bd      	mov	sp, r7
 80043f2:	b004      	add	sp, #16
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	46c0      	nop			@ (mov r8, r8)
 80043f8:	40012c00 	.word	0x40012c00
 80043fc:	ff0fffff 	.word	0xff0fffff
 8004400:	40000400 	.word	0x40000400

08004404 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e046      	b.n	80044a4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2288      	movs	r2, #136	@ 0x88
 800441a:	589b      	ldr	r3, [r3, r2]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d107      	bne.n	8004430 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2284      	movs	r2, #132	@ 0x84
 8004424:	2100      	movs	r1, #0
 8004426:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	0018      	movs	r0, r3
 800442c:	f7fc fe8c 	bl	8001148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2288      	movs	r2, #136	@ 0x88
 8004434:	2124      	movs	r1, #36	@ 0x24
 8004436:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2101      	movs	r1, #1
 8004444:	438a      	bics	r2, r1
 8004446:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	2b00      	cmp	r3, #0
 800444e:	d003      	beq.n	8004458 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	0018      	movs	r0, r3
 8004454:	f000 fa10 	bl	8004878 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	0018      	movs	r0, r3
 800445c:	f000 f8a2 	bl	80045a4 <UART_SetConfig>
 8004460:	0003      	movs	r3, r0
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e01c      	b.n	80044a4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	490d      	ldr	r1, [pc, #52]	@ (80044ac <HAL_UART_Init+0xa8>)
 8004476:	400a      	ands	r2, r1
 8004478:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689a      	ldr	r2, [r3, #8]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	212a      	movs	r1, #42	@ 0x2a
 8004486:	438a      	bics	r2, r1
 8004488:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	430a      	orrs	r2, r1
 8004498:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	0018      	movs	r0, r3
 800449e:	f000 fa9f 	bl	80049e0 <UART_CheckIdleState>
 80044a2:	0003      	movs	r3, r0
}
 80044a4:	0018      	movs	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	b002      	add	sp, #8
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	ffffb7ff 	.word	0xffffb7ff

080044b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b088      	sub	sp, #32
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	1dbb      	adds	r3, r7, #6
 80044bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	228c      	movs	r2, #140	@ 0x8c
 80044c2:	589b      	ldr	r3, [r3, r2]
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d145      	bne.n	8004554 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <HAL_UART_Receive_DMA+0x26>
 80044ce:	1dbb      	adds	r3, r7, #6
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e03d      	b.n	8004556 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	015b      	lsls	r3, r3, #5
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d109      	bne.n	80044fa <HAL_UART_Receive_DMA+0x4a>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d105      	bne.n	80044fa <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2201      	movs	r2, #1
 80044f2:	4013      	ands	r3, r2
 80044f4:	d001      	beq.n	80044fa <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e02d      	b.n	8004556 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	2380      	movs	r3, #128	@ 0x80
 8004508:	041b      	lsls	r3, r3, #16
 800450a:	4013      	ands	r3, r2
 800450c:	d019      	beq.n	8004542 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800450e:	f3ef 8310 	mrs	r3, PRIMASK
 8004512:	613b      	str	r3, [r7, #16]
  return(result);
 8004514:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004516:	61fb      	str	r3, [r7, #28]
 8004518:	2301      	movs	r3, #1
 800451a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	f383 8810 	msr	PRIMASK, r3
}
 8004522:	46c0      	nop			@ (mov r8, r8)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2180      	movs	r1, #128	@ 0x80
 8004530:	04c9      	lsls	r1, r1, #19
 8004532:	430a      	orrs	r2, r1
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f383 8810 	msr	PRIMASK, r3
}
 8004540:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004542:	1dbb      	adds	r3, r7, #6
 8004544:	881a      	ldrh	r2, [r3, #0]
 8004546:	68b9      	ldr	r1, [r7, #8]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	0018      	movs	r0, r3
 800454c:	f000 fb62 	bl	8004c14 <UART_Start_Receive_DMA>
 8004550:	0003      	movs	r3, r0
 8004552:	e000      	b.n	8004556 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004554:	2302      	movs	r3, #2
  }
}
 8004556:	0018      	movs	r0, r3
 8004558:	46bd      	mov	sp, r7
 800455a:	b008      	add	sp, #32
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b082      	sub	sp, #8
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004566:	46c0      	nop			@ (mov r8, r8)
 8004568:	46bd      	mov	sp, r7
 800456a:	b002      	add	sp, #8
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004576:	46c0      	nop			@ (mov r8, r8)
 8004578:	46bd      	mov	sp, r7
 800457a:	b002      	add	sp, #8
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	46bd      	mov	sp, r7
 800458a:	b002      	add	sp, #8
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b082      	sub	sp, #8
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
 8004596:	000a      	movs	r2, r1
 8004598:	1cbb      	adds	r3, r7, #2
 800459a:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800459c:	46c0      	nop			@ (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b002      	add	sp, #8
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045ac:	231a      	movs	r3, #26
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	2200      	movs	r2, #0
 80045b2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4aa1      	ldr	r2, [pc, #644]	@ (8004858 <UART_SetConfig+0x2b4>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	0019      	movs	r1, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69fa      	ldr	r2, [r7, #28]
 80045de:	430a      	orrs	r2, r1
 80045e0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	4a9c      	ldr	r2, [pc, #624]	@ (800485c <UART_SetConfig+0x2b8>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	0019      	movs	r1, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	4313      	orrs	r3, r2
 8004608:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	4a93      	ldr	r2, [pc, #588]	@ (8004860 <UART_SetConfig+0x2bc>)
 8004612:	4013      	ands	r3, r2
 8004614:	0019      	movs	r1, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69fa      	ldr	r2, [r7, #28]
 800461c:	430a      	orrs	r2, r1
 800461e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004626:	220f      	movs	r2, #15
 8004628:	4393      	bics	r3, r2
 800462a:	0019      	movs	r1, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a89      	ldr	r2, [pc, #548]	@ (8004864 <UART_SetConfig+0x2c0>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d127      	bne.n	8004692 <UART_SetConfig+0xee>
 8004642:	4b89      	ldr	r3, [pc, #548]	@ (8004868 <UART_SetConfig+0x2c4>)
 8004644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004646:	2203      	movs	r2, #3
 8004648:	4013      	ands	r3, r2
 800464a:	2b03      	cmp	r3, #3
 800464c:	d017      	beq.n	800467e <UART_SetConfig+0xda>
 800464e:	d81b      	bhi.n	8004688 <UART_SetConfig+0xe4>
 8004650:	2b02      	cmp	r3, #2
 8004652:	d00a      	beq.n	800466a <UART_SetConfig+0xc6>
 8004654:	d818      	bhi.n	8004688 <UART_SetConfig+0xe4>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d002      	beq.n	8004660 <UART_SetConfig+0xbc>
 800465a:	2b01      	cmp	r3, #1
 800465c:	d00a      	beq.n	8004674 <UART_SetConfig+0xd0>
 800465e:	e013      	b.n	8004688 <UART_SetConfig+0xe4>
 8004660:	231b      	movs	r3, #27
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	2200      	movs	r2, #0
 8004666:	701a      	strb	r2, [r3, #0]
 8004668:	e021      	b.n	80046ae <UART_SetConfig+0x10a>
 800466a:	231b      	movs	r3, #27
 800466c:	18fb      	adds	r3, r7, r3
 800466e:	2202      	movs	r2, #2
 8004670:	701a      	strb	r2, [r3, #0]
 8004672:	e01c      	b.n	80046ae <UART_SetConfig+0x10a>
 8004674:	231b      	movs	r3, #27
 8004676:	18fb      	adds	r3, r7, r3
 8004678:	2204      	movs	r2, #4
 800467a:	701a      	strb	r2, [r3, #0]
 800467c:	e017      	b.n	80046ae <UART_SetConfig+0x10a>
 800467e:	231b      	movs	r3, #27
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	2208      	movs	r2, #8
 8004684:	701a      	strb	r2, [r3, #0]
 8004686:	e012      	b.n	80046ae <UART_SetConfig+0x10a>
 8004688:	231b      	movs	r3, #27
 800468a:	18fb      	adds	r3, r7, r3
 800468c:	2210      	movs	r2, #16
 800468e:	701a      	strb	r2, [r3, #0]
 8004690:	e00d      	b.n	80046ae <UART_SetConfig+0x10a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a75      	ldr	r2, [pc, #468]	@ (800486c <UART_SetConfig+0x2c8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d104      	bne.n	80046a6 <UART_SetConfig+0x102>
 800469c:	231b      	movs	r3, #27
 800469e:	18fb      	adds	r3, r7, r3
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	e003      	b.n	80046ae <UART_SetConfig+0x10a>
 80046a6:	231b      	movs	r3, #27
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	2210      	movs	r2, #16
 80046ac:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	021b      	lsls	r3, r3, #8
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d000      	beq.n	80046bc <UART_SetConfig+0x118>
 80046ba:	e065      	b.n	8004788 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80046bc:	231b      	movs	r3, #27
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d015      	beq.n	80046f2 <UART_SetConfig+0x14e>
 80046c6:	dc18      	bgt.n	80046fa <UART_SetConfig+0x156>
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	d00d      	beq.n	80046e8 <UART_SetConfig+0x144>
 80046cc:	dc15      	bgt.n	80046fa <UART_SetConfig+0x156>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <UART_SetConfig+0x134>
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d005      	beq.n	80046e2 <UART_SetConfig+0x13e>
 80046d6:	e010      	b.n	80046fa <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d8:	f7fe fc04 	bl	8002ee4 <HAL_RCC_GetPCLK1Freq>
 80046dc:	0003      	movs	r3, r0
 80046de:	617b      	str	r3, [r7, #20]
        break;
 80046e0:	e012      	b.n	8004708 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e2:	4b63      	ldr	r3, [pc, #396]	@ (8004870 <UART_SetConfig+0x2cc>)
 80046e4:	617b      	str	r3, [r7, #20]
        break;
 80046e6:	e00f      	b.n	8004708 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046e8:	f7fe fb72 	bl	8002dd0 <HAL_RCC_GetSysClockFreq>
 80046ec:	0003      	movs	r3, r0
 80046ee:	617b      	str	r3, [r7, #20]
        break;
 80046f0:	e00a      	b.n	8004708 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	2380      	movs	r3, #128	@ 0x80
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	617b      	str	r3, [r7, #20]
        break;
 80046f8:	e006      	b.n	8004708 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046fe:	231a      	movs	r3, #26
 8004700:	18fb      	adds	r3, r7, r3
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
        break;
 8004706:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d100      	bne.n	8004710 <UART_SetConfig+0x16c>
 800470e:	e08d      	b.n	800482c <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004714:	4b57      	ldr	r3, [pc, #348]	@ (8004874 <UART_SetConfig+0x2d0>)
 8004716:	0052      	lsls	r2, r2, #1
 8004718:	5ad3      	ldrh	r3, [r2, r3]
 800471a:	0019      	movs	r1, r3
 800471c:	6978      	ldr	r0, [r7, #20]
 800471e:	f7fb fcef 	bl	8000100 <__udivsi3>
 8004722:	0003      	movs	r3, r0
 8004724:	005a      	lsls	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	085b      	lsrs	r3, r3, #1
 800472c:	18d2      	adds	r2, r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	0019      	movs	r1, r3
 8004734:	0010      	movs	r0, r2
 8004736:	f7fb fce3 	bl	8000100 <__udivsi3>
 800473a:	0003      	movs	r3, r0
 800473c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	2b0f      	cmp	r3, #15
 8004742:	d91c      	bls.n	800477e <UART_SetConfig+0x1da>
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	2380      	movs	r3, #128	@ 0x80
 8004748:	025b      	lsls	r3, r3, #9
 800474a:	429a      	cmp	r2, r3
 800474c:	d217      	bcs.n	800477e <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	b29a      	uxth	r2, r3
 8004752:	200e      	movs	r0, #14
 8004754:	183b      	adds	r3, r7, r0
 8004756:	210f      	movs	r1, #15
 8004758:	438a      	bics	r2, r1
 800475a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	085b      	lsrs	r3, r3, #1
 8004760:	b29b      	uxth	r3, r3
 8004762:	2207      	movs	r2, #7
 8004764:	4013      	ands	r3, r2
 8004766:	b299      	uxth	r1, r3
 8004768:	183b      	adds	r3, r7, r0
 800476a:	183a      	adds	r2, r7, r0
 800476c:	8812      	ldrh	r2, [r2, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	183a      	adds	r2, r7, r0
 8004778:	8812      	ldrh	r2, [r2, #0]
 800477a:	60da      	str	r2, [r3, #12]
 800477c:	e056      	b.n	800482c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800477e:	231a      	movs	r3, #26
 8004780:	18fb      	adds	r3, r7, r3
 8004782:	2201      	movs	r2, #1
 8004784:	701a      	strb	r2, [r3, #0]
 8004786:	e051      	b.n	800482c <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004788:	231b      	movs	r3, #27
 800478a:	18fb      	adds	r3, r7, r3
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	2b08      	cmp	r3, #8
 8004790:	d015      	beq.n	80047be <UART_SetConfig+0x21a>
 8004792:	dc18      	bgt.n	80047c6 <UART_SetConfig+0x222>
 8004794:	2b04      	cmp	r3, #4
 8004796:	d00d      	beq.n	80047b4 <UART_SetConfig+0x210>
 8004798:	dc15      	bgt.n	80047c6 <UART_SetConfig+0x222>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <UART_SetConfig+0x200>
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d005      	beq.n	80047ae <UART_SetConfig+0x20a>
 80047a2:	e010      	b.n	80047c6 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047a4:	f7fe fb9e 	bl	8002ee4 <HAL_RCC_GetPCLK1Freq>
 80047a8:	0003      	movs	r3, r0
 80047aa:	617b      	str	r3, [r7, #20]
        break;
 80047ac:	e012      	b.n	80047d4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ae:	4b30      	ldr	r3, [pc, #192]	@ (8004870 <UART_SetConfig+0x2cc>)
 80047b0:	617b      	str	r3, [r7, #20]
        break;
 80047b2:	e00f      	b.n	80047d4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047b4:	f7fe fb0c 	bl	8002dd0 <HAL_RCC_GetSysClockFreq>
 80047b8:	0003      	movs	r3, r0
 80047ba:	617b      	str	r3, [r7, #20]
        break;
 80047bc:	e00a      	b.n	80047d4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047be:	2380      	movs	r3, #128	@ 0x80
 80047c0:	021b      	lsls	r3, r3, #8
 80047c2:	617b      	str	r3, [r7, #20]
        break;
 80047c4:	e006      	b.n	80047d4 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047ca:	231a      	movs	r3, #26
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	2201      	movs	r2, #1
 80047d0:	701a      	strb	r2, [r3, #0]
        break;
 80047d2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d028      	beq.n	800482c <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047de:	4b25      	ldr	r3, [pc, #148]	@ (8004874 <UART_SetConfig+0x2d0>)
 80047e0:	0052      	lsls	r2, r2, #1
 80047e2:	5ad3      	ldrh	r3, [r2, r3]
 80047e4:	0019      	movs	r1, r3
 80047e6:	6978      	ldr	r0, [r7, #20]
 80047e8:	f7fb fc8a 	bl	8000100 <__udivsi3>
 80047ec:	0003      	movs	r3, r0
 80047ee:	001a      	movs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	085b      	lsrs	r3, r3, #1
 80047f6:	18d2      	adds	r2, r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	0019      	movs	r1, r3
 80047fe:	0010      	movs	r0, r2
 8004800:	f7fb fc7e 	bl	8000100 <__udivsi3>
 8004804:	0003      	movs	r3, r0
 8004806:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	2b0f      	cmp	r3, #15
 800480c:	d90a      	bls.n	8004824 <UART_SetConfig+0x280>
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	2380      	movs	r3, #128	@ 0x80
 8004812:	025b      	lsls	r3, r3, #9
 8004814:	429a      	cmp	r2, r3
 8004816:	d205      	bcs.n	8004824 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	b29a      	uxth	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60da      	str	r2, [r3, #12]
 8004822:	e003      	b.n	800482c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004824:	231a      	movs	r3, #26
 8004826:	18fb      	adds	r3, r7, r3
 8004828:	2201      	movs	r2, #1
 800482a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	226a      	movs	r2, #106	@ 0x6a
 8004830:	2101      	movs	r1, #1
 8004832:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2268      	movs	r2, #104	@ 0x68
 8004838:	2101      	movs	r1, #1
 800483a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004848:	231a      	movs	r3, #26
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	781b      	ldrb	r3, [r3, #0]
}
 800484e:	0018      	movs	r0, r3
 8004850:	46bd      	mov	sp, r7
 8004852:	b008      	add	sp, #32
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	cfff69f3 	.word	0xcfff69f3
 800485c:	ffffcfff 	.word	0xffffcfff
 8004860:	11fff4ff 	.word	0x11fff4ff
 8004864:	40013800 	.word	0x40013800
 8004868:	40021000 	.word	0x40021000
 800486c:	40004400 	.word	0x40004400
 8004870:	00f42400 	.word	0x00f42400
 8004874:	080051dc 	.word	0x080051dc

08004878 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004884:	2208      	movs	r2, #8
 8004886:	4013      	ands	r3, r2
 8004888:	d00b      	beq.n	80048a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	4a4a      	ldr	r2, [pc, #296]	@ (80049bc <UART_AdvFeatureConfig+0x144>)
 8004892:	4013      	ands	r3, r2
 8004894:	0019      	movs	r1, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a6:	2201      	movs	r2, #1
 80048a8:	4013      	ands	r3, r2
 80048aa:	d00b      	beq.n	80048c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	4a43      	ldr	r2, [pc, #268]	@ (80049c0 <UART_AdvFeatureConfig+0x148>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	0019      	movs	r1, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c8:	2202      	movs	r2, #2
 80048ca:	4013      	ands	r3, r2
 80048cc:	d00b      	beq.n	80048e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a3b      	ldr	r2, [pc, #236]	@ (80049c4 <UART_AdvFeatureConfig+0x14c>)
 80048d6:	4013      	ands	r3, r2
 80048d8:	0019      	movs	r1, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ea:	2204      	movs	r2, #4
 80048ec:	4013      	ands	r3, r2
 80048ee:	d00b      	beq.n	8004908 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	4a34      	ldr	r2, [pc, #208]	@ (80049c8 <UART_AdvFeatureConfig+0x150>)
 80048f8:	4013      	ands	r3, r2
 80048fa:	0019      	movs	r1, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	430a      	orrs	r2, r1
 8004906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490c:	2210      	movs	r2, #16
 800490e:	4013      	ands	r3, r2
 8004910:	d00b      	beq.n	800492a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	4a2c      	ldr	r2, [pc, #176]	@ (80049cc <UART_AdvFeatureConfig+0x154>)
 800491a:	4013      	ands	r3, r2
 800491c:	0019      	movs	r1, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	430a      	orrs	r2, r1
 8004928:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492e:	2220      	movs	r2, #32
 8004930:	4013      	ands	r3, r2
 8004932:	d00b      	beq.n	800494c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	4a25      	ldr	r2, [pc, #148]	@ (80049d0 <UART_AdvFeatureConfig+0x158>)
 800493c:	4013      	ands	r3, r2
 800493e:	0019      	movs	r1, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	2240      	movs	r2, #64	@ 0x40
 8004952:	4013      	ands	r3, r2
 8004954:	d01d      	beq.n	8004992 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	4a1d      	ldr	r2, [pc, #116]	@ (80049d4 <UART_AdvFeatureConfig+0x15c>)
 800495e:	4013      	ands	r3, r2
 8004960:	0019      	movs	r1, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004972:	2380      	movs	r3, #128	@ 0x80
 8004974:	035b      	lsls	r3, r3, #13
 8004976:	429a      	cmp	r2, r3
 8004978:	d10b      	bne.n	8004992 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	4a15      	ldr	r2, [pc, #84]	@ (80049d8 <UART_AdvFeatureConfig+0x160>)
 8004982:	4013      	ands	r3, r2
 8004984:	0019      	movs	r1, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004996:	2280      	movs	r2, #128	@ 0x80
 8004998:	4013      	ands	r3, r2
 800499a:	d00b      	beq.n	80049b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4a0e      	ldr	r2, [pc, #56]	@ (80049dc <UART_AdvFeatureConfig+0x164>)
 80049a4:	4013      	ands	r3, r2
 80049a6:	0019      	movs	r1, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	605a      	str	r2, [r3, #4]
  }
}
 80049b4:	46c0      	nop			@ (mov r8, r8)
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b002      	add	sp, #8
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	ffff7fff 	.word	0xffff7fff
 80049c0:	fffdffff 	.word	0xfffdffff
 80049c4:	fffeffff 	.word	0xfffeffff
 80049c8:	fffbffff 	.word	0xfffbffff
 80049cc:	ffffefff 	.word	0xffffefff
 80049d0:	ffffdfff 	.word	0xffffdfff
 80049d4:	ffefffff 	.word	0xffefffff
 80049d8:	ff9fffff 	.word	0xff9fffff
 80049dc:	fff7ffff 	.word	0xfff7ffff

080049e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b092      	sub	sp, #72	@ 0x48
 80049e4:	af02      	add	r7, sp, #8
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2290      	movs	r2, #144	@ 0x90
 80049ec:	2100      	movs	r1, #0
 80049ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049f0:	f7fd f824 	bl	8001a3c <HAL_GetTick>
 80049f4:	0003      	movs	r3, r0
 80049f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2208      	movs	r2, #8
 8004a00:	4013      	ands	r3, r2
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d12d      	bne.n	8004a62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a08:	2280      	movs	r2, #128	@ 0x80
 8004a0a:	0391      	lsls	r1, r2, #14
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	4a47      	ldr	r2, [pc, #284]	@ (8004b2c <UART_CheckIdleState+0x14c>)
 8004a10:	9200      	str	r2, [sp, #0]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f000 f88e 	bl	8004b34 <UART_WaitOnFlagUntilTimeout>
 8004a18:	1e03      	subs	r3, r0, #0
 8004a1a:	d022      	beq.n	8004a62 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a26:	2301      	movs	r3, #1
 8004a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2c:	f383 8810 	msr	PRIMASK, r3
}
 8004a30:	46c0      	nop			@ (mov r8, r8)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2180      	movs	r1, #128	@ 0x80
 8004a3e:	438a      	bics	r2, r1
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a48:	f383 8810 	msr	PRIMASK, r3
}
 8004a4c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2288      	movs	r2, #136	@ 0x88
 8004a52:	2120      	movs	r1, #32
 8004a54:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2284      	movs	r2, #132	@ 0x84
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e060      	b.n	8004b24 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2204      	movs	r2, #4
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b04      	cmp	r3, #4
 8004a6e:	d146      	bne.n	8004afe <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a72:	2280      	movs	r2, #128	@ 0x80
 8004a74:	03d1      	lsls	r1, r2, #15
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	4a2c      	ldr	r2, [pc, #176]	@ (8004b2c <UART_CheckIdleState+0x14c>)
 8004a7a:	9200      	str	r2, [sp, #0]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f000 f859 	bl	8004b34 <UART_WaitOnFlagUntilTimeout>
 8004a82:	1e03      	subs	r3, r0, #0
 8004a84:	d03b      	beq.n	8004afe <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a86:	f3ef 8310 	mrs	r3, PRIMASK
 8004a8a:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a90:	2301      	movs	r3, #1
 8004a92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	f383 8810 	msr	PRIMASK, r3
}
 8004a9a:	46c0      	nop			@ (mov r8, r8)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4922      	ldr	r1, [pc, #136]	@ (8004b30 <UART_CheckIdleState+0x150>)
 8004aa8:	400a      	ands	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f383 8810 	msr	PRIMASK, r3
}
 8004ab6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8004abc:	61bb      	str	r3, [r7, #24]
  return(result);
 8004abe:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f383 8810 	msr	PRIMASK, r3
}
 8004acc:	46c0      	nop			@ (mov r8, r8)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689a      	ldr	r2, [r3, #8]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2101      	movs	r1, #1
 8004ada:	438a      	bics	r2, r1
 8004adc:	609a      	str	r2, [r3, #8]
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	f383 8810 	msr	PRIMASK, r3
}
 8004ae8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	228c      	movs	r2, #140	@ 0x8c
 8004aee:	2120      	movs	r1, #32
 8004af0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2284      	movs	r2, #132	@ 0x84
 8004af6:	2100      	movs	r1, #0
 8004af8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e012      	b.n	8004b24 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2288      	movs	r2, #136	@ 0x88
 8004b02:	2120      	movs	r1, #32
 8004b04:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	228c      	movs	r2, #140	@ 0x8c
 8004b0a:	2120      	movs	r1, #32
 8004b0c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2284      	movs	r2, #132	@ 0x84
 8004b1e:	2100      	movs	r1, #0
 8004b20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	0018      	movs	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	b010      	add	sp, #64	@ 0x40
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	01ffffff 	.word	0x01ffffff
 8004b30:	fffffedf 	.word	0xfffffedf

08004b34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	1dfb      	adds	r3, r7, #7
 8004b42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b44:	e051      	b.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	d04e      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4c:	f7fc ff76 	bl	8001a3c <HAL_GetTick>
 8004b50:	0002      	movs	r2, r0
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d302      	bcc.n	8004b62 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e051      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2204      	movs	r2, #4
 8004b6e:	4013      	ands	r3, r2
 8004b70:	d03b      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b80      	cmp	r3, #128	@ 0x80
 8004b76:	d038      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b40      	cmp	r3, #64	@ 0x40
 8004b7c:	d035      	beq.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69db      	ldr	r3, [r3, #28]
 8004b84:	2208      	movs	r2, #8
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d111      	bne.n	8004bb0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2208      	movs	r2, #8
 8004b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	0018      	movs	r0, r3
 8004b98:	f000 f922 	bl	8004de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2290      	movs	r2, #144	@ 0x90
 8004ba0:	2108      	movs	r1, #8
 8004ba2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2284      	movs	r2, #132	@ 0x84
 8004ba8:	2100      	movs	r1, #0
 8004baa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e02c      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	69da      	ldr	r2, [r3, #28]
 8004bb6:	2380      	movs	r3, #128	@ 0x80
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	401a      	ands	r2, r3
 8004bbc:	2380      	movs	r3, #128	@ 0x80
 8004bbe:	011b      	lsls	r3, r3, #4
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d112      	bne.n	8004bea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2280      	movs	r2, #128	@ 0x80
 8004bca:	0112      	lsls	r2, r2, #4
 8004bcc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	f000 f905 	bl	8004de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2290      	movs	r2, #144	@ 0x90
 8004bda:	2120      	movs	r1, #32
 8004bdc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2284      	movs	r2, #132	@ 0x84
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e00f      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	425a      	negs	r2, r3
 8004bfa:	4153      	adcs	r3, r2
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	001a      	movs	r2, r3
 8004c00:	1dfb      	adds	r3, r7, #7
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d09e      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	b004      	add	sp, #16
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b090      	sub	sp, #64	@ 0x40
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	1dbb      	adds	r3, r7, #6
 8004c20:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	1dba      	adds	r2, r7, #6
 8004c2c:	215c      	movs	r1, #92	@ 0x5c
 8004c2e:	8812      	ldrh	r2, [r2, #0]
 8004c30:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2290      	movs	r2, #144	@ 0x90
 8004c36:	2100      	movs	r1, #0
 8004c38:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	228c      	movs	r2, #140	@ 0x8c
 8004c3e:	2122      	movs	r1, #34	@ 0x22
 8004c40:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2280      	movs	r2, #128	@ 0x80
 8004c46:	589b      	ldr	r3, [r3, r2]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d02d      	beq.n	8004ca8 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2280      	movs	r2, #128	@ 0x80
 8004c50:	589b      	ldr	r3, [r3, r2]
 8004c52:	4a40      	ldr	r2, [pc, #256]	@ (8004d54 <UART_Start_Receive_DMA+0x140>)
 8004c54:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2280      	movs	r2, #128	@ 0x80
 8004c5a:	589b      	ldr	r3, [r3, r2]
 8004c5c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d58 <UART_Start_Receive_DMA+0x144>)
 8004c5e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2280      	movs	r2, #128	@ 0x80
 8004c64:	589b      	ldr	r3, [r3, r2]
 8004c66:	4a3d      	ldr	r2, [pc, #244]	@ (8004d5c <UART_Start_Receive_DMA+0x148>)
 8004c68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2280      	movs	r2, #128	@ 0x80
 8004c6e:	589b      	ldr	r3, [r3, r2]
 8004c70:	2200      	movs	r2, #0
 8004c72:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2280      	movs	r2, #128	@ 0x80
 8004c78:	5898      	ldr	r0, [r3, r2]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3324      	adds	r3, #36	@ 0x24
 8004c80:	0019      	movs	r1, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c86:	001a      	movs	r2, r3
 8004c88:	1dbb      	adds	r3, r7, #6
 8004c8a:	881b      	ldrh	r3, [r3, #0]
 8004c8c:	f7fd f86c 	bl	8001d68 <HAL_DMA_Start_IT>
 8004c90:	1e03      	subs	r3, r0, #0
 8004c92:	d009      	beq.n	8004ca8 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2290      	movs	r2, #144	@ 0x90
 8004c98:	2110      	movs	r1, #16
 8004c9a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	228c      	movs	r2, #140	@ 0x8c
 8004ca0:	2120      	movs	r1, #32
 8004ca2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e050      	b.n	8004d4a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d019      	beq.n	8004ce4 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cba:	2301      	movs	r3, #1
 8004cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc0:	f383 8810 	msr	PRIMASK, r3
}
 8004cc4:	46c0      	nop			@ (mov r8, r8)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2180      	movs	r1, #128	@ 0x80
 8004cd2:	0049      	lsls	r1, r1, #1
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cda:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	f383 8810 	msr	PRIMASK, r3
}
 8004ce2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ce8:	613b      	str	r3, [r7, #16]
  return(result);
 8004cea:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cee:	2301      	movs	r3, #1
 8004cf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f383 8810 	msr	PRIMASK, r3
}
 8004cf8:	46c0      	nop			@ (mov r8, r8)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	689a      	ldr	r2, [r3, #8]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2101      	movs	r1, #1
 8004d06:	430a      	orrs	r2, r1
 8004d08:	609a      	str	r2, [r3, #8]
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	f383 8810 	msr	PRIMASK, r3
}
 8004d14:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d16:	f3ef 8310 	mrs	r3, PRIMASK
 8004d1a:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d1c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d20:	2301      	movs	r3, #1
 8004d22:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	f383 8810 	msr	PRIMASK, r3
}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2140      	movs	r1, #64	@ 0x40
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	609a      	str	r2, [r3, #8]
 8004d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d42:	f383 8810 	msr	PRIMASK, r3
}
 8004d46:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b010      	add	sp, #64	@ 0x40
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	08004ead 	.word	0x08004ead
 8004d58:	08004fdd 	.word	0x08004fdd
 8004d5c:	0800501f 	.word	0x0800501f

08004d60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	@ 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d68:	f3ef 8310 	mrs	r3, PRIMASK
 8004d6c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d6e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d72:	2301      	movs	r3, #1
 8004d74:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f383 8810 	msr	PRIMASK, r3
}
 8004d7c:	46c0      	nop			@ (mov r8, r8)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	21c0      	movs	r1, #192	@ 0xc0
 8004d8a:	438a      	bics	r2, r1
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f383 8810 	msr	PRIMASK, r3
}
 8004d98:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d9a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d9e:	617b      	str	r3, [r7, #20]
  return(result);
 8004da0:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004da2:	623b      	str	r3, [r7, #32]
 8004da4:	2301      	movs	r3, #1
 8004da6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	f383 8810 	msr	PRIMASK, r3
}
 8004dae:	46c0      	nop			@ (mov r8, r8)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4908      	ldr	r1, [pc, #32]	@ (8004ddc <UART_EndTxTransfer+0x7c>)
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	609a      	str	r2, [r3, #8]
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f383 8810 	msr	PRIMASK, r3
}
 8004dca:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2288      	movs	r2, #136	@ 0x88
 8004dd0:	2120      	movs	r1, #32
 8004dd2:	5099      	str	r1, [r3, r2]
}
 8004dd4:	46c0      	nop			@ (mov r8, r8)
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b00a      	add	sp, #40	@ 0x28
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	ff7fffff 	.word	0xff7fffff

08004de0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b08e      	sub	sp, #56	@ 0x38
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004de8:	f3ef 8310 	mrs	r3, PRIMASK
 8004dec:	617b      	str	r3, [r7, #20]
  return(result);
 8004dee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004df0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004df2:	2301      	movs	r3, #1
 8004df4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	f383 8810 	msr	PRIMASK, r3
}
 8004dfc:	46c0      	nop			@ (mov r8, r8)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4926      	ldr	r1, [pc, #152]	@ (8004ea4 <UART_EndRxTransfer+0xc4>)
 8004e0a:	400a      	ands	r2, r1
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	f383 8810 	msr	PRIMASK, r3
}
 8004e18:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1e:	623b      	str	r3, [r7, #32]
  return(result);
 8004e20:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e22:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e24:	2301      	movs	r3, #1
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2a:	f383 8810 	msr	PRIMASK, r3
}
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	491b      	ldr	r1, [pc, #108]	@ (8004ea8 <UART_EndRxTransfer+0xc8>)
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	609a      	str	r2, [r3, #8]
 8004e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e46:	f383 8810 	msr	PRIMASK, r3
}
 8004e4a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d118      	bne.n	8004e86 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e54:	f3ef 8310 	mrs	r3, PRIMASK
 8004e58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e5a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e5e:	2301      	movs	r3, #1
 8004e60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f383 8810 	msr	PRIMASK, r3
}
 8004e68:	46c0      	nop			@ (mov r8, r8)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2110      	movs	r1, #16
 8004e76:	438a      	bics	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f383 8810 	msr	PRIMASK, r3
}
 8004e84:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	228c      	movs	r2, #140	@ 0x8c
 8004e8a:	2120      	movs	r1, #32
 8004e8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b00e      	add	sp, #56	@ 0x38
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			@ (mov r8, r8)
 8004ea4:	fffffedf 	.word	0xfffffedf
 8004ea8:	effffffe 	.word	0xeffffffe

08004eac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b094      	sub	sp, #80	@ 0x50
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d16f      	bne.n	8004fa6 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ec8:	225e      	movs	r2, #94	@ 0x5e
 8004eca:	2100      	movs	r1, #0
 8004ecc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ece:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed2:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ed4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ed8:	2301      	movs	r3, #1
 8004eda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f383 8810 	msr	PRIMASK, r3
}
 8004ee2:	46c0      	nop			@ (mov r8, r8)
 8004ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	493a      	ldr	r1, [pc, #232]	@ (8004fd8 <UART_DMAReceiveCplt+0x12c>)
 8004ef0:	400a      	ands	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef8:	6a3b      	ldr	r3, [r7, #32]
 8004efa:	f383 8810 	msr	PRIMASK, r3
}
 8004efe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f00:	f3ef 8310 	mrs	r3, PRIMASK
 8004f04:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f10:	f383 8810 	msr	PRIMASK, r3
}
 8004f14:	46c0      	nop			@ (mov r8, r8)
 8004f16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2101      	movs	r1, #1
 8004f22:	438a      	bics	r2, r1
 8004f24:	609a      	str	r2, [r3, #8]
 8004f26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f2c:	f383 8810 	msr	PRIMASK, r3
}
 8004f30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f32:	f3ef 8310 	mrs	r3, PRIMASK
 8004f36:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f42:	f383 8810 	msr	PRIMASK, r3
}
 8004f46:	46c0      	nop			@ (mov r8, r8)
 8004f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689a      	ldr	r2, [r3, #8]
 8004f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2140      	movs	r1, #64	@ 0x40
 8004f54:	438a      	bics	r2, r1
 8004f56:	609a      	str	r2, [r3, #8]
 8004f58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5e:	f383 8810 	msr	PRIMASK, r3
}
 8004f62:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f66:	228c      	movs	r2, #140	@ 0x8c
 8004f68:	2120      	movs	r1, #32
 8004f6a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d118      	bne.n	8004fa6 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f74:	f3ef 8310 	mrs	r3, PRIMASK
 8004f78:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f7e:	2301      	movs	r3, #1
 8004f80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f383 8810 	msr	PRIMASK, r3
}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2110      	movs	r1, #16
 8004f96:	438a      	bics	r2, r1
 8004f98:	601a      	str	r2, [r3, #0]
 8004f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f383 8810 	msr	PRIMASK, r3
}
 8004fa4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fa8:	2200      	movs	r2, #0
 8004faa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d108      	bne.n	8004fc6 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb6:	225c      	movs	r2, #92	@ 0x5c
 8004fb8:	5a9a      	ldrh	r2, [r3, r2]
 8004fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fbc:	0011      	movs	r1, r2
 8004fbe:	0018      	movs	r0, r3
 8004fc0:	f7ff fae5 	bl	800458e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fc4:	e003      	b.n	8004fce <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8004fc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f7ff fac8 	bl	800455e <HAL_UART_RxCpltCallback>
}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b014      	add	sp, #80	@ 0x50
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	fffffeff 	.word	0xfffffeff

08004fdc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2201      	movs	r2, #1
 8004fee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d10a      	bne.n	800500e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	225c      	movs	r2, #92	@ 0x5c
 8004ffc:	5a9b      	ldrh	r3, [r3, r2]
 8004ffe:	085b      	lsrs	r3, r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	0011      	movs	r1, r2
 8005006:	0018      	movs	r0, r3
 8005008:	f7ff fac1 	bl	800458e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800500c:	e003      	b.n	8005016 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	0018      	movs	r0, r3
 8005012:	f7ff faac 	bl	800456e <HAL_UART_RxHalfCpltCallback>
}
 8005016:	46c0      	nop			@ (mov r8, r8)
 8005018:	46bd      	mov	sp, r7
 800501a:	b004      	add	sp, #16
 800501c:	bd80      	pop	{r7, pc}

0800501e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b086      	sub	sp, #24
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2288      	movs	r2, #136	@ 0x88
 8005030:	589b      	ldr	r3, [r3, r2]
 8005032:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	228c      	movs	r2, #140	@ 0x8c
 8005038:	589b      	ldr	r3, [r3, r2]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2280      	movs	r2, #128	@ 0x80
 8005044:	4013      	ands	r3, r2
 8005046:	2b80      	cmp	r3, #128	@ 0x80
 8005048:	d10a      	bne.n	8005060 <UART_DMAError+0x42>
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	2b21      	cmp	r3, #33	@ 0x21
 800504e:	d107      	bne.n	8005060 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2256      	movs	r2, #86	@ 0x56
 8005054:	2100      	movs	r1, #0
 8005056:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	0018      	movs	r0, r3
 800505c:	f7ff fe80 	bl	8004d60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	2240      	movs	r2, #64	@ 0x40
 8005068:	4013      	ands	r3, r2
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	d10a      	bne.n	8005084 <UART_DMAError+0x66>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b22      	cmp	r3, #34	@ 0x22
 8005072:	d107      	bne.n	8005084 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	225e      	movs	r2, #94	@ 0x5e
 8005078:	2100      	movs	r1, #0
 800507a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	0018      	movs	r0, r3
 8005080:	f7ff feae 	bl	8004de0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	2290      	movs	r2, #144	@ 0x90
 8005088:	589b      	ldr	r3, [r3, r2]
 800508a:	2210      	movs	r2, #16
 800508c:	431a      	orrs	r2, r3
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2190      	movs	r1, #144	@ 0x90
 8005092:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	0018      	movs	r0, r3
 8005098:	f7ff fa71 	bl	800457e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800509c:	46c0      	nop			@ (mov r8, r8)
 800509e:	46bd      	mov	sp, r7
 80050a0:	b006      	add	sp, #24
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <memset>:
 80050a4:	0003      	movs	r3, r0
 80050a6:	1882      	adds	r2, r0, r2
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d100      	bne.n	80050ae <memset+0xa>
 80050ac:	4770      	bx	lr
 80050ae:	7019      	strb	r1, [r3, #0]
 80050b0:	3301      	adds	r3, #1
 80050b2:	e7f9      	b.n	80050a8 <memset+0x4>

080050b4 <__libc_init_array>:
 80050b4:	b570      	push	{r4, r5, r6, lr}
 80050b6:	2600      	movs	r6, #0
 80050b8:	4c0c      	ldr	r4, [pc, #48]	@ (80050ec <__libc_init_array+0x38>)
 80050ba:	4d0d      	ldr	r5, [pc, #52]	@ (80050f0 <__libc_init_array+0x3c>)
 80050bc:	1b64      	subs	r4, r4, r5
 80050be:	10a4      	asrs	r4, r4, #2
 80050c0:	42a6      	cmp	r6, r4
 80050c2:	d109      	bne.n	80050d8 <__libc_init_array+0x24>
 80050c4:	2600      	movs	r6, #0
 80050c6:	f000 f819 	bl	80050fc <_init>
 80050ca:	4c0a      	ldr	r4, [pc, #40]	@ (80050f4 <__libc_init_array+0x40>)
 80050cc:	4d0a      	ldr	r5, [pc, #40]	@ (80050f8 <__libc_init_array+0x44>)
 80050ce:	1b64      	subs	r4, r4, r5
 80050d0:	10a4      	asrs	r4, r4, #2
 80050d2:	42a6      	cmp	r6, r4
 80050d4:	d105      	bne.n	80050e2 <__libc_init_array+0x2e>
 80050d6:	bd70      	pop	{r4, r5, r6, pc}
 80050d8:	00b3      	lsls	r3, r6, #2
 80050da:	58eb      	ldr	r3, [r5, r3]
 80050dc:	4798      	blx	r3
 80050de:	3601      	adds	r6, #1
 80050e0:	e7ee      	b.n	80050c0 <__libc_init_array+0xc>
 80050e2:	00b3      	lsls	r3, r6, #2
 80050e4:	58eb      	ldr	r3, [r5, r3]
 80050e6:	4798      	blx	r3
 80050e8:	3601      	adds	r6, #1
 80050ea:	e7f2      	b.n	80050d2 <__libc_init_array+0x1e>
 80050ec:	080051f4 	.word	0x080051f4
 80050f0:	080051f4 	.word	0x080051f4
 80050f4:	080051fc 	.word	0x080051fc
 80050f8:	080051f4 	.word	0x080051f4

080050fc <_init>:
 80050fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fe:	46c0      	nop			@ (mov r8, r8)
 8005100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005102:	bc08      	pop	{r3}
 8005104:	469e      	mov	lr, r3
 8005106:	4770      	bx	lr

08005108 <_fini>:
 8005108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800510a:	46c0      	nop			@ (mov r8, r8)
 800510c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800510e:	bc08      	pop	{r3}
 8005110:	469e      	mov	lr, r3
 8005112:	4770      	bx	lr
