<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p320" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_320{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_320{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_320{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_320{left:95px;bottom:1088px;}
#t5_320{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_320{left:593px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t7_320{left:696px;bottom:1088px;letter-spacing:-0.11px;}
#t8_320{left:95px;bottom:1063px;}
#t9_320{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_320{left:121px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_320{left:356px;bottom:1046px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tc_320{left:491px;bottom:1046px;letter-spacing:-0.11px;}
#td_320{left:95px;bottom:1022px;}
#te_320{left:121px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_320{left:618px;bottom:1022px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_320{left:743px;bottom:1022px;letter-spacing:-0.11px;}
#th_320{left:69px;bottom:996px;}
#ti_320{left:95px;bottom:999px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_320{left:667px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_320{left:729px;bottom:999px;letter-spacing:-0.11px;}
#tl_320{left:69px;bottom:973px;}
#tm_320{left:95px;bottom:976px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tn_320{left:746px;bottom:976px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_320{left:831px;bottom:976px;letter-spacing:-0.11px;}
#tp_320{left:69px;bottom:950px;}
#tq_320{left:95px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tr_320{left:95px;bottom:936px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ts_320{left:345px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tt_320{left:437px;bottom:936px;letter-spacing:-0.11px;}
#tu_320{left:69px;bottom:910px;}
#tv_320{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tw_320{left:95px;bottom:897px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tx_320{left:274px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_320{left:346px;bottom:897px;letter-spacing:-0.12px;}
#tz_320{left:95px;bottom:872px;}
#t10_320{left:121px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_320{left:728px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t12_320{left:820px;bottom:872px;letter-spacing:-0.11px;}
#t13_320{left:95px;bottom:848px;}
#t14_320{left:121px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_320{left:121px;bottom:831px;}
#t16_320{left:127px;bottom:831px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_320{left:218px;bottom:831px;letter-spacing:-0.11px;}
#t18_320{left:69px;bottom:805px;}
#t19_320{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_320{left:778px;bottom:808px;letter-spacing:-0.2px;}
#t1b_320{left:95px;bottom:791px;letter-spacing:-0.14px;}
#t1c_320{left:134px;bottom:791px;letter-spacing:-0.11px;}
#t1d_320{left:69px;bottom:765px;}
#t1e_320{left:95px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1f_320{left:565px;bottom:768px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1g_320{left:659px;bottom:768px;letter-spacing:-0.11px;}
#t1h_320{left:69px;bottom:742px;}
#t1i_320{left:95px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_320{left:684px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1k_320{left:757px;bottom:745px;letter-spacing:-0.11px;}
#t1l_320{left:69px;bottom:719px;}
#t1m_320{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1n_320{left:752px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1o_320{left:832px;bottom:723px;letter-spacing:-0.11px;}
#t1p_320{left:69px;bottom:696px;}
#t1q_320{left:95px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_320{left:797px;bottom:706px;}
#t1s_320{left:95px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1t_320{left:298px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1u_320{left:375px;bottom:683px;letter-spacing:-0.12px;}
#t1v_320{left:95px;bottom:658px;}
#t1w_320{left:121px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1x_320{left:552px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1y_320{left:660px;bottom:658px;letter-spacing:-0.11px;}
#t1z_320{left:95px;bottom:634px;}
#t20_320{left:121px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t21_320{left:532px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t22_320{left:653px;bottom:634px;letter-spacing:-0.11px;}
#t23_320{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t24_320{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t25_320{left:69px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t26_320{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t27_320{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t28_320{left:361px;bottom:535px;}
#t29_320{left:369px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t2a_320{left:627px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2b_320{left:760px;bottom:535px;}
#t2c_320{left:765px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t2d_320{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t2e_320{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#t2f_320{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2g_320{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2h_320{left:69px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2i_320{left:69px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2j_320{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t2k_320{left:299px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t2l_320{left:427px;bottom:409px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#t2m_320{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2n_320{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t2o_320{left:265px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t2p_320{left:439px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t2q_320{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t2r_320{left:266px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t2s_320{left:489px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t2t_320{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2u_320{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t2v_320{left:69px;bottom:301px;letter-spacing:-0.16px;}
#t2w_320{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2x_320{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2y_320{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t2z_320{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t30_320{left:69px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t31_320{left:69px;bottom:185px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t32_320{left:69px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t33_320{left:69px;bottom:151px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t34_320{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_320{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_320{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_320{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_320{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_320{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_320{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_320{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_320{font-size:14px;font-family:Verdana-BoldItalic_b63;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts320" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_b63;
	src: url("fonts/Verdana-BoldItalic_b63.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg320Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg320" style="-webkit-user-select: none;"><object width="935" height="1210" data="320/320.svg" type="image/svg+xml" id="pdf320" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_320" class="t s1_320">13-2 </span><span id="t2_320" class="t s1_320">Vol. 1 </span>
<span id="t3_320" class="t s2_320">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_320" class="t s3_320">— </span><span id="t5_320" class="t s3_320">State component 5 is used for the 8 64-bit opmask registers k0–k7 (</span><span id="t6_320" class="t s4_320">opmask state</span><span id="t7_320" class="t s3_320">). </span>
<span id="t8_320" class="t s3_320">— </span><span id="t9_320" class="t s3_320">State component 6 is used for the upper 256 bits of the registers ZMM0–ZMM15. These 16 256-bit values </span>
<span id="ta_320" class="t s3_320">are denoted ZMM0_H–ZMM15_H (</span><span id="tb_320" class="t s4_320">ZMM_Hi256 state</span><span id="tc_320" class="t s3_320">). </span>
<span id="td_320" class="t s3_320">— </span><span id="te_320" class="t s3_320">State component 7 is used for the 16 512-bit registers ZMM16–ZMM31 (</span><span id="tf_320" class="t s4_320">Hi16_ZMM state</span><span id="tg_320" class="t s3_320">). </span>
<span id="th_320" class="t s5_320">• </span><span id="ti_320" class="t s3_320">Bit 8 corresponds to the state component used for the Intel Processor Trace MSRs (</span><span id="tj_320" class="t s4_320">PT state</span><span id="tk_320" class="t s3_320">). </span>
<span id="tl_320" class="t s5_320">• </span><span id="tm_320" class="t s3_320">Bit 9 corresponds to the state component used for the protection-key feature’s register PKRU (</span><span id="tn_320" class="t s4_320">PKRU state</span><span id="to_320" class="t s3_320">). </span>
<span id="tp_320" class="t s5_320">• </span><span id="tq_320" class="t s3_320">Bit 10 corresponds to the state component used for the IA32_PASID MSR used by the ENQCMD instruction for </span>
<span id="tr_320" class="t s3_320">a process address space identifiers (</span><span id="ts_320" class="t s4_320">PASID state</span><span id="tt_320" class="t s3_320">). </span>
<span id="tu_320" class="t s5_320">• </span><span id="tv_320" class="t s3_320">Bits 12:11 correspond to the two state components used for the additional register state used by Control-Flow </span>
<span id="tw_320" class="t s3_320">Enforcement Technology (</span><span id="tx_320" class="t s4_320">CET state</span><span id="ty_320" class="t s3_320">): </span>
<span id="tz_320" class="t s3_320">— </span><span id="t10_320" class="t s3_320">State component 11 is used for the 2 MSRs controlling user-mode functionality for CET (</span><span id="t11_320" class="t s4_320">CET_U state</span><span id="t12_320" class="t s3_320">). </span>
<span id="t13_320" class="t s3_320">— </span><span id="t14_320" class="t s3_320">State component 12 is used for the 3 MSRs containing shadow-stack pointers for privilege levels 0–2 </span>
<span id="t15_320" class="t s3_320">(</span><span id="t16_320" class="t s4_320">CET_S state</span><span id="t17_320" class="t s3_320">). </span>
<span id="t18_320" class="t s5_320">• </span><span id="t19_320" class="t s3_320">Bit 13 corresponds to the state component used for an MSR used to control hardware duty cycling (</span><span id="t1a_320" class="t s4_320">HDC </span>
<span id="t1b_320" class="t s4_320">state</span><span id="t1c_320" class="t s3_320">). </span>
<span id="t1d_320" class="t s5_320">• </span><span id="t1e_320" class="t s3_320">Bit 14 corresponds to the state component used for user interrupts (</span><span id="t1f_320" class="t s4_320">UINTR state</span><span id="t1g_320" class="t s3_320">). </span>
<span id="t1h_320" class="t s5_320">• </span><span id="t1i_320" class="t s3_320">Bit 15 corresponds to the state component used for last-branch record configuration (</span><span id="t1j_320" class="t s4_320">LBR state</span><span id="t1k_320" class="t s3_320">). </span>
<span id="t1l_320" class="t s5_320">• </span><span id="t1m_320" class="t s3_320">Bit 16 corresponds to the state component used for an MSR used to control hardware P-states (</span><span id="t1n_320" class="t s4_320">HWP state</span><span id="t1o_320" class="t s3_320">). </span>
<span id="t1p_320" class="t s5_320">• </span><span id="t1q_320" class="t s3_320">Bits 18:17 correspond to the two state components used for the additional register state used by Intel </span>
<span id="t1r_320" class="t s6_320">® </span>
<span id="t1s_320" class="t s3_320">Advanced Matrix Extensions (</span><span id="t1t_320" class="t s4_320">AMX state</span><span id="t1u_320" class="t s3_320">): </span>
<span id="t1v_320" class="t s3_320">— </span><span id="t1w_320" class="t s3_320">State component 17 is used for the 64-byte TILECFG register (</span><span id="t1x_320" class="t s4_320">TILECFG state</span><span id="t1y_320" class="t s3_320">). </span>
<span id="t1z_320" class="t s3_320">— </span><span id="t20_320" class="t s3_320">State component 18 is used for the 8192 bytes of tile data (</span><span id="t21_320" class="t s4_320">TILEDATA state</span><span id="t22_320" class="t s3_320">). </span>
<span id="t23_320" class="t s3_320">Bits in the range 62:19 are not currently defined in state-component bitmaps and are reserved for future expan- </span>
<span id="t24_320" class="t s3_320">sion. As individual state components are defined using those bits, additional sub-sections will be updated within </span>
<span id="t25_320" class="t s3_320">Section 13.5 over time. Bit 63 is used for special functionality in some bitmaps and does not correspond to any </span>
<span id="t26_320" class="t s3_320">state component. </span>
<span id="t27_320" class="t s3_320">The state component corresponding to bit </span><span id="t28_320" class="t s7_320">i </span><span id="t29_320" class="t s3_320">of state-component bitmaps is called </span><span id="t2a_320" class="t s4_320">state component </span><span id="t2b_320" class="t s8_320">i</span><span id="t2c_320" class="t s3_320">. Thus, x87 </span>
<span id="t2d_320" class="t s3_320">state is state component 0; SSE state is state component 1; AVX state is state component 2; MPX state comprises </span>
<span id="t2e_320" class="t s3_320">state components 3–4; AVX-512 state comprises state components 5–7; PT state is state component 8; PKRU state </span>
<span id="t2f_320" class="t s3_320">is state component 9; PASID state is state component 10; CET state comprises state components 11–12; HDC </span>
<span id="t2g_320" class="t s3_320">state is state component 13; UINTR state is state component 14; LBR state is state component 15; HWP state is </span>
<span id="t2h_320" class="t s3_320">state component 16; AMX state comprises state components 17–18. </span>
<span id="t2i_320" class="t s3_320">The XSAVE feature set uses state-component bitmaps in multiple ways. Most of the instructions use an implicit </span>
<span id="t2j_320" class="t s3_320">operand (in EDX:EAX), called the </span><span id="t2k_320" class="t s4_320">instruction mask</span><span id="t2l_320" class="t s3_320">, which is the state-component bitmap that specifies the state </span>
<span id="t2m_320" class="t s3_320">components on which the instruction operates. </span>
<span id="t2n_320" class="t s3_320">Some state components are </span><span id="t2o_320" class="t s4_320">user state components</span><span id="t2p_320" class="t s3_320">, and they can be managed by the entire XSAVE feature set. </span>
<span id="t2q_320" class="t s3_320">Other state components are </span><span id="t2r_320" class="t s4_320">supervisor state components</span><span id="t2s_320" class="t s3_320">, and they can be managed only by XSAVES and </span>
<span id="t2t_320" class="t s3_320">XRSTORS. The state components corresponding to bit 9, to bits 18:17, and to bits in the range 7:0 are user state </span>
<span id="t2u_320" class="t s3_320">components; those corresponding to bit 8, to bits in the range 13:10, and to bits 16:14 are supervisor state </span>
<span id="t2v_320" class="t s3_320">components. </span>
<span id="t2w_320" class="t s3_320">Extended control register XCR0 contains a state-component bitmap that specifies the user state components that </span>
<span id="t2x_320" class="t s3_320">software has enabled the XSAVE feature set to manage. If the bit corresponding to a state component is clear in </span>
<span id="t2y_320" class="t s3_320">XCR0, instructions in the XSAVE feature set will not operate on that state component, regardless of the value of the </span>
<span id="t2z_320" class="t s3_320">instruction mask. </span>
<span id="t30_320" class="t s3_320">The IA32_XSS MSR (index DA0H) contains a state-component bitmap that specifies the supervisor state compo- </span>
<span id="t31_320" class="t s3_320">nents that software has enabled XSAVES and XRSTORS to manage (XSAVE, XSAVEC, XSAVEOPT, and XRSTOR </span>
<span id="t32_320" class="t s3_320">cannot manage supervisor state components). If the bit corresponding to a state component is clear in the </span>
<span id="t33_320" class="t s3_320">IA32_XSS MSR, XSAVES and XRSTORS will not operate on that state component, regardless of the value of the </span>
<span id="t34_320" class="t s3_320">instruction mask. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
