// Seed: 325106812
module module_0;
  logic id_1;
  logic id_2;
  initial begin : LABEL_0
    if (-1) id_1 <= 1;
    else begin : LABEL_1
      id_1 <= id_1;
    end
  end
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wand id_10
);
  wire id_12;
  module_0 modCall_1 ();
  assign id_5 = id_12;
endmodule
