GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\gowin\clk_100.v'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\gowin\clk_125.v'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\gowin\dvi_tx.v'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\serializer.sv":6)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v'
Undeclared symbol 'reset_n_w', assumed default net type 'wire'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":161)
Undeclared symbol 'tmdsClk', assumed default net type 'wire'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":299)
Analyzing Verilog file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\ram16k.v'
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_color.vhd'
Analyzing entity 'f18a_color'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_color.vhd":56)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_color.vhd":75)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd'
Analyzing entity 'f18a_vram'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd":56)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd":74)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_div32x16.vhd'
Analyzing entity 'f18a_div32x16'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_div32x16.vhd":57)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_div32x16.vhd":72)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd'
Analyzing entity 'f18a_gpu'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":86)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":125)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_cpu.vhd'
Analyzing entity 'f18a_cpu'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_cpu.vhd":56)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_cpu.vhd":146)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vga_cont_640_60.vhd'
Analyzing entity 'f18a_vga_cont_640_60'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vga_cont_640_60.vhd":53)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vga_cont_640_60.vhd":67)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_counters.vhd'
Analyzing entity 'f18a_counters'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_counters.vhd":57)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_counters.vhd":85)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd'
Analyzing entity 'f18a_tiles'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":55)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":112)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd'
Analyzing entity 'f18a_sprites'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":58)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":94)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_version.vhd'
Analyzing entity 'f18a_version'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_version.vhd":51)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_version.vhd":68)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_core.vhd'
Analyzing entity 'f18a_core'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_core.vhd":63)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_core.vhd":97)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_single_port_ram.vhd'
Analyzing entity 'f18a_single_port_ram'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_single_port_ram.vhd":55)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_single_port_ram.vhd":67)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd'
Analyzing entity 'f18a_tile_linebuf'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd":84)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd":102)
Analyzing VHDL file 'D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_top.vhd'
Analyzing entity 'f18a_top'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_top.vhd":54)
Analyzing architecture 'rtl'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_top.vhd":92)
WARN  (EX3073) : Port 'screen_width' remains unconnected for this instance("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":303)
Compiling module 'top'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":44)
Compiling module 'CLK_100'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\gowin\clk_100.v":10)
Compiling module 'CLK_125'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\gowin\clk_125.v":10)
Switching to VHDL mode to elaborate design unit 'f18a_core'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":224)
Processing 'f18a_core(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_core.vhd":63)
Processing 'f18a_vram(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd":56)
Switching to Verilog mode to elaborate module 'ram16k'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd":90)
Compiling module 'ram16k'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\ram16k.v":1)
Extracting RAM for identifier 'mem_r'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\ram16k.v":11)
Returning to VHDL mode to continue with elaboration("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vram.vhd":90)
Processing 'f18a_cpu(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_cpu.vhd":56)
Processing 'f18a_gpu(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":86)
Extracting RAM for identifier 'gpuram'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":135)
Extracting RAM for identifier 'regfile'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":171)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":518)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":1040)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":1057)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":1152)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":1210)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_gpu.vhd":1325)
Processing 'f18a_div32x16(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_div32x16.vhd":57)
Processing 'f18a_vga_cont_640_60(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_vga_cont_640_60.vhd":53)
Processing 'f18a_counters(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_counters.vhd":57)
Processing 'f18a_tiles(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":55)
Extracting RAM for identifier 'fifo'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":323)
Processing 'f18a_tile_linebuf(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd":84)
Extracting RAM for identifier 'linebuf1'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd":105)
Extracting RAM for identifier 'linebuf2'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tile_linebuf.vhd":106)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":643)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_tiles.vhd":736)
Processing 'f18a_sprites(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":58)
Extracting RAM for identifier 'linebuf1'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":102)
Extracting RAM for identifier 'linebuf2'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":103)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":368)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":394)
'others' clause is never selected("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_sprites.vhd":808)
Processing 'f18a_color(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_color.vhd":56)
Extracting RAM for identifier 'colram'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_color.vhd":81)
Processing 'f18a_version(rtl)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_version.vhd":51)
WARN  (EX4206) : Using initial value for 'verrom' since it is never assigned("D:\src\tn_vdp\fpga\tn_vdp_v1\src\f18a\f18a_version.vhd":111)
Returning to Verilog mode to proceed with elaboration("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":224)
Compiling module 'hdmi(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25174825.1748252,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=44100,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=25174825.1748252,AUDIO_RATE=44100)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(WORD_LENGTH=4'b0010)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000001)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=25174825.1748252)'("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\serializer.sv":3)
WARN  (EX1998) : Net 'sample[15]' does not have a driver("D:\src\tn_vdp\fpga\tn_vdp_v1\src\top.v":269)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("D:\src\tn_vdp\fpga\tn_vdp_v1\src\hdmi\packet_picker.sv":140)
[95%] Generate netlist file "D:\src\tn_vdp\fpga\tn_vdp_v1\impl\gwsynthesis\tn_vdp.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_audio_w" and "clk_25_inst/CLKOUT.default_gen_clk"
[100%] Generate report file "D:\src\tn_vdp\fpga\tn_vdp_v1\impl\gwsynthesis\tn_vdp_syn.rpt.html" completed
GowinSynthesis finish
