<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bubble Level: DMA flag definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Bubble Level
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DMA flag definitions<div class="ingroups"><a class="el" href="group___s_t_m32_l4xx___h_a_l___driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group___d_m_a.html">DMA</a> &raquo; <a class="el" href="group___d_m_a___exported___constants.html">DMA Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">DMA_FLAG_GL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td></tr>
<tr class="separator:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">DMA_FLAG_TC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td></tr>
<tr class="separator:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">DMA_FLAG_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td></tr>
<tr class="separator:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198c0b4984a79514964d3dd5ae546008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">DMA_FLAG_TE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td></tr>
<tr class="separator:ga198c0b4984a79514964d3dd5ae546008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">DMA_FLAG_GL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td></tr>
<tr class="separator:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf2954f3faf8314811ed39272825ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">DMA_FLAG_TC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td></tr>
<tr class="separator:gacdf2954f3faf8314811ed39272825ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21f437ec8a55a600e5ca2af9416baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">DMA_FLAG_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td></tr>
<tr class="separator:gab21f437ec8a55a600e5ca2af9416baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">DMA_FLAG_TE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td></tr>
<tr class="separator:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">DMA_FLAG_GL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td></tr>
<tr class="separator:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17463fb2609ad37aebe6955a044e83c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">DMA_FLAG_TC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td></tr>
<tr class="separator:ga17463fb2609ad37aebe6955a044e83c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">DMA_FLAG_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td></tr>
<tr class="separator:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">DMA_FLAG_TE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td></tr>
<tr class="separator:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">DMA_FLAG_GL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td></tr>
<tr class="separator:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3f8a8c7048d344865c47e72a598074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">DMA_FLAG_TC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td></tr>
<tr class="separator:gafb3f8a8c7048d344865c47e72a598074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">DMA_FLAG_HT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td></tr>
<tr class="separator:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bb20d71697de115b87319347216a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab1bb20d71697de115b87319347216a26">DMA_FLAG_TE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td></tr>
<tr class="separator:gab1bb20d71697de115b87319347216a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">DMA_FLAG_GL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td></tr>
<tr class="separator:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">DMA_FLAG_TC5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td></tr>
<tr class="separator:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">DMA_FLAG_HT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td></tr>
<tr class="separator:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">DMA_FLAG_TE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td></tr>
<tr class="separator:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">DMA_FLAG_GL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td></tr>
<tr class="separator:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3da05635b4165ce2a0075646cc9131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">DMA_FLAG_TC6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td></tr>
<tr class="separator:ga1e3da05635b4165ce2a0075646cc9131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">DMA_FLAG_HT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td></tr>
<tr class="separator:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">DMA_FLAG_TE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td></tr>
<tr class="separator:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">DMA_FLAG_GL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td></tr>
<tr class="separator:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">DMA_FLAG_TC7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td></tr>
<tr class="separator:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8216565e4c640761fa93891006d43655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8216565e4c640761fa93891006d43655">DMA_FLAG_HT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td></tr>
<tr class="separator:ga8216565e4c640761fa93891006d43655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312e060067bffdf46136be4f7b0b614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">DMA_FLAG_TE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td></tr>
<tr class="separator:ga312e060067bffdf46136be4f7b0b614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">DMA_FLAG_GL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td></tr>
<tr class="separator:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">DMA_FLAG_TC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td></tr>
<tr class="separator:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">DMA_FLAG_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td></tr>
<tr class="separator:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198c0b4984a79514964d3dd5ae546008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">DMA_FLAG_TE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td></tr>
<tr class="separator:ga198c0b4984a79514964d3dd5ae546008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">DMA_FLAG_GL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td></tr>
<tr class="separator:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf2954f3faf8314811ed39272825ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">DMA_FLAG_TC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td></tr>
<tr class="separator:gacdf2954f3faf8314811ed39272825ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21f437ec8a55a600e5ca2af9416baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">DMA_FLAG_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td></tr>
<tr class="separator:gab21f437ec8a55a600e5ca2af9416baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">DMA_FLAG_TE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td></tr>
<tr class="separator:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">DMA_FLAG_GL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td></tr>
<tr class="separator:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17463fb2609ad37aebe6955a044e83c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">DMA_FLAG_TC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td></tr>
<tr class="separator:ga17463fb2609ad37aebe6955a044e83c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">DMA_FLAG_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td></tr>
<tr class="separator:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">DMA_FLAG_TE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td></tr>
<tr class="separator:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">DMA_FLAG_GL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td></tr>
<tr class="separator:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3f8a8c7048d344865c47e72a598074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">DMA_FLAG_TC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td></tr>
<tr class="separator:gafb3f8a8c7048d344865c47e72a598074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">DMA_FLAG_HT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td></tr>
<tr class="separator:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bb20d71697de115b87319347216a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab1bb20d71697de115b87319347216a26">DMA_FLAG_TE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td></tr>
<tr class="separator:gab1bb20d71697de115b87319347216a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">DMA_FLAG_GL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td></tr>
<tr class="separator:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">DMA_FLAG_TC5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td></tr>
<tr class="separator:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">DMA_FLAG_HT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td></tr>
<tr class="separator:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">DMA_FLAG_TE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td></tr>
<tr class="separator:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">DMA_FLAG_GL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td></tr>
<tr class="separator:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3da05635b4165ce2a0075646cc9131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">DMA_FLAG_TC6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td></tr>
<tr class="separator:ga1e3da05635b4165ce2a0075646cc9131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">DMA_FLAG_HT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td></tr>
<tr class="separator:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">DMA_FLAG_TE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td></tr>
<tr class="separator:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">DMA_FLAG_GL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td></tr>
<tr class="separator:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">DMA_FLAG_TC7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td></tr>
<tr class="separator:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8216565e4c640761fa93891006d43655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8216565e4c640761fa93891006d43655">DMA_FLAG_HT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td></tr>
<tr class="separator:ga8216565e4c640761fa93891006d43655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312e060067bffdf46136be4f7b0b614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">DMA_FLAG_TE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td></tr>
<tr class="separator:ga312e060067bffdf46136be4f7b0b614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">DMA_FLAG_GL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td></tr>
<tr class="separator:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">DMA_FLAG_TC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td></tr>
<tr class="separator:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">DMA_FLAG_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td></tr>
<tr class="separator:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198c0b4984a79514964d3dd5ae546008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">DMA_FLAG_TE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td></tr>
<tr class="separator:ga198c0b4984a79514964d3dd5ae546008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">DMA_FLAG_GL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td></tr>
<tr class="separator:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf2954f3faf8314811ed39272825ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">DMA_FLAG_TC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td></tr>
<tr class="separator:gacdf2954f3faf8314811ed39272825ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21f437ec8a55a600e5ca2af9416baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">DMA_FLAG_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td></tr>
<tr class="separator:gab21f437ec8a55a600e5ca2af9416baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">DMA_FLAG_TE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td></tr>
<tr class="separator:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">DMA_FLAG_GL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td></tr>
<tr class="separator:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17463fb2609ad37aebe6955a044e83c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">DMA_FLAG_TC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td></tr>
<tr class="separator:ga17463fb2609ad37aebe6955a044e83c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">DMA_FLAG_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td></tr>
<tr class="separator:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">DMA_FLAG_TE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td></tr>
<tr class="separator:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">DMA_FLAG_GL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td></tr>
<tr class="separator:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3f8a8c7048d344865c47e72a598074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">DMA_FLAG_TC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td></tr>
<tr class="separator:gafb3f8a8c7048d344865c47e72a598074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">DMA_FLAG_HT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td></tr>
<tr class="separator:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bb20d71697de115b87319347216a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab1bb20d71697de115b87319347216a26">DMA_FLAG_TE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td></tr>
<tr class="separator:gab1bb20d71697de115b87319347216a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">DMA_FLAG_GL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td></tr>
<tr class="separator:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">DMA_FLAG_TC5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td></tr>
<tr class="separator:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">DMA_FLAG_HT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td></tr>
<tr class="separator:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">DMA_FLAG_TE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td></tr>
<tr class="separator:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">DMA_FLAG_GL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td></tr>
<tr class="separator:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3da05635b4165ce2a0075646cc9131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">DMA_FLAG_TC6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td></tr>
<tr class="separator:ga1e3da05635b4165ce2a0075646cc9131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">DMA_FLAG_HT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td></tr>
<tr class="separator:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">DMA_FLAG_TE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td></tr>
<tr class="separator:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">DMA_FLAG_GL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td></tr>
<tr class="separator:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">DMA_FLAG_TC7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td></tr>
<tr class="separator:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8216565e4c640761fa93891006d43655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8216565e4c640761fa93891006d43655">DMA_FLAG_HT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td></tr>
<tr class="separator:ga8216565e4c640761fa93891006d43655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312e060067bffdf46136be4f7b0b614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">DMA_FLAG_TE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td></tr>
<tr class="separator:ga312e060067bffdf46136be4f7b0b614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">DMA_FLAG_GL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td></tr>
<tr class="separator:ga56f71da03db3e0a5dfad8cdfe46eac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">DMA_FLAG_TC1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td></tr>
<tr class="separator:ga02b6c752c28b35dba79fa1d2bb55ec06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">DMA_FLAG_HT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td></tr>
<tr class="separator:ga4317f6260e1aecc4f5fe882fc043f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198c0b4984a79514964d3dd5ae546008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">DMA_FLAG_TE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td></tr>
<tr class="separator:ga198c0b4984a79514964d3dd5ae546008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">DMA_FLAG_GL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td></tr>
<tr class="separator:ga1c8da546d95df14be19e9b82d0a49ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf2954f3faf8314811ed39272825ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">DMA_FLAG_TC2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td></tr>
<tr class="separator:gacdf2954f3faf8314811ed39272825ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21f437ec8a55a600e5ca2af9416baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">DMA_FLAG_HT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td></tr>
<tr class="separator:gab21f437ec8a55a600e5ca2af9416baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">DMA_FLAG_TE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td></tr>
<tr class="separator:ga6d81cc881182d35ba7a34c2759cd97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">DMA_FLAG_GL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td></tr>
<tr class="separator:ga245f18e8c146baf3596e7340f7ecae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17463fb2609ad37aebe6955a044e83c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">DMA_FLAG_TC3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td></tr>
<tr class="separator:ga17463fb2609ad37aebe6955a044e83c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">DMA_FLAG_HT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td></tr>
<tr class="separator:gad28ea63fda2c87dd5e2ec08e0ab407d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">DMA_FLAG_TE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td></tr>
<tr class="separator:ga3e3d70e09d144c82ffc17d2ece186339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">DMA_FLAG_GL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td></tr>
<tr class="separator:ga4dc75a03066b5e3700cb650daf4731e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3f8a8c7048d344865c47e72a598074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">DMA_FLAG_TC4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td></tr>
<tr class="separator:gafb3f8a8c7048d344865c47e72a598074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">DMA_FLAG_HT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td></tr>
<tr class="separator:ga1a766ffe9b0138d6ab42819c1a9206f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bb20d71697de115b87319347216a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gab1bb20d71697de115b87319347216a26">DMA_FLAG_TE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td></tr>
<tr class="separator:gab1bb20d71697de115b87319347216a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">DMA_FLAG_GL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td></tr>
<tr class="separator:ga78246e9a0d30e63e4fe5a54207c41a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">DMA_FLAG_TC5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td></tr>
<tr class="separator:ga2e3a81f03ed107dbb60cfa7560c32e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">DMA_FLAG_HT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td></tr>
<tr class="separator:ga3f7bd37a3c6a833a5e8dd011f7ef9acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">DMA_FLAG_TE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td></tr>
<tr class="separator:ga04a05f5cc8f193757d8658d97a857b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">DMA_FLAG_GL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td></tr>
<tr class="separator:ga2ea0eb984d33f6788a59f49dcd2acee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3da05635b4165ce2a0075646cc9131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">DMA_FLAG_TC6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td></tr>
<tr class="separator:ga1e3da05635b4165ce2a0075646cc9131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">DMA_FLAG_HT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td></tr>
<tr class="separator:ga37e18ea9dab110bafc8de3b6aedabb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">DMA_FLAG_TE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td></tr>
<tr class="separator:ga50e2f489b50cbe42d03a80ca7cd42dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">DMA_FLAG_GL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td></tr>
<tr class="separator:gaf4619624c5d2cde7fc58bc4cd400bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">DMA_FLAG_TC7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td></tr>
<tr class="separator:gaacfd9fe9de9727dd862aa475b3d5aee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8216565e4c640761fa93891006d43655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga8216565e4c640761fa93891006d43655">DMA_FLAG_HT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td></tr>
<tr class="separator:ga8216565e4c640761fa93891006d43655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312e060067bffdf46136be4f7b0b614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">DMA_FLAG_TE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td></tr>
<tr class="separator:ga312e060067bffdf46136be4f7b0b614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga56f71da03db3e0a5dfad8cdfe46eac5c" name="ga56f71da03db3e0a5dfad8cdfe46eac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f71da03db3e0a5dfad8cdfe46eac5c">&#9670;&#160;</a></span>DMA_FLAG_GL1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56f71da03db3e0a5dfad8cdfe46eac5c" name="ga56f71da03db3e0a5dfad8cdfe46eac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f71da03db3e0a5dfad8cdfe46eac5c">&#9670;&#160;</a></span>DMA_FLAG_GL1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56f71da03db3e0a5dfad8cdfe46eac5c" name="ga56f71da03db3e0a5dfad8cdfe46eac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f71da03db3e0a5dfad8cdfe46eac5c">&#9670;&#160;</a></span>DMA_FLAG_GL1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56f71da03db3e0a5dfad8cdfe46eac5c" name="ga56f71da03db3e0a5dfad8cdfe46eac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f71da03db3e0a5dfad8cdfe46eac5c">&#9670;&#160;</a></span>DMA_FLAG_GL1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c8da546d95df14be19e9b82d0a49ecc" name="ga1c8da546d95df14be19e9b82d0a49ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8da546d95df14be19e9b82d0a49ecc">&#9670;&#160;</a></span>DMA_FLAG_GL2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c8da546d95df14be19e9b82d0a49ecc" name="ga1c8da546d95df14be19e9b82d0a49ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8da546d95df14be19e9b82d0a49ecc">&#9670;&#160;</a></span>DMA_FLAG_GL2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c8da546d95df14be19e9b82d0a49ecc" name="ga1c8da546d95df14be19e9b82d0a49ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8da546d95df14be19e9b82d0a49ecc">&#9670;&#160;</a></span>DMA_FLAG_GL2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c8da546d95df14be19e9b82d0a49ecc" name="ga1c8da546d95df14be19e9b82d0a49ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8da546d95df14be19e9b82d0a49ecc">&#9670;&#160;</a></span>DMA_FLAG_GL2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245f18e8c146baf3596e7340f7ecae3b" name="ga245f18e8c146baf3596e7340f7ecae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245f18e8c146baf3596e7340f7ecae3b">&#9670;&#160;</a></span>DMA_FLAG_GL3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245f18e8c146baf3596e7340f7ecae3b" name="ga245f18e8c146baf3596e7340f7ecae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245f18e8c146baf3596e7340f7ecae3b">&#9670;&#160;</a></span>DMA_FLAG_GL3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245f18e8c146baf3596e7340f7ecae3b" name="ga245f18e8c146baf3596e7340f7ecae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245f18e8c146baf3596e7340f7ecae3b">&#9670;&#160;</a></span>DMA_FLAG_GL3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245f18e8c146baf3596e7340f7ecae3b" name="ga245f18e8c146baf3596e7340f7ecae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245f18e8c146baf3596e7340f7ecae3b">&#9670;&#160;</a></span>DMA_FLAG_GL3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4dc75a03066b5e3700cb650daf4731e2" name="ga4dc75a03066b5e3700cb650daf4731e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc75a03066b5e3700cb650daf4731e2">&#9670;&#160;</a></span>DMA_FLAG_GL4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4dc75a03066b5e3700cb650daf4731e2" name="ga4dc75a03066b5e3700cb650daf4731e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc75a03066b5e3700cb650daf4731e2">&#9670;&#160;</a></span>DMA_FLAG_GL4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4dc75a03066b5e3700cb650daf4731e2" name="ga4dc75a03066b5e3700cb650daf4731e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc75a03066b5e3700cb650daf4731e2">&#9670;&#160;</a></span>DMA_FLAG_GL4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4dc75a03066b5e3700cb650daf4731e2" name="ga4dc75a03066b5e3700cb650daf4731e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc75a03066b5e3700cb650daf4731e2">&#9670;&#160;</a></span>DMA_FLAG_GL4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78246e9a0d30e63e4fe5a54207c41a3e" name="ga78246e9a0d30e63e4fe5a54207c41a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78246e9a0d30e63e4fe5a54207c41a3e">&#9670;&#160;</a></span>DMA_FLAG_GL5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78246e9a0d30e63e4fe5a54207c41a3e" name="ga78246e9a0d30e63e4fe5a54207c41a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78246e9a0d30e63e4fe5a54207c41a3e">&#9670;&#160;</a></span>DMA_FLAG_GL5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78246e9a0d30e63e4fe5a54207c41a3e" name="ga78246e9a0d30e63e4fe5a54207c41a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78246e9a0d30e63e4fe5a54207c41a3e">&#9670;&#160;</a></span>DMA_FLAG_GL5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78246e9a0d30e63e4fe5a54207c41a3e" name="ga78246e9a0d30e63e4fe5a54207c41a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78246e9a0d30e63e4fe5a54207c41a3e">&#9670;&#160;</a></span>DMA_FLAG_GL5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea0eb984d33f6788a59f49dcd2acee0" name="ga2ea0eb984d33f6788a59f49dcd2acee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea0eb984d33f6788a59f49dcd2acee0">&#9670;&#160;</a></span>DMA_FLAG_GL6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea0eb984d33f6788a59f49dcd2acee0" name="ga2ea0eb984d33f6788a59f49dcd2acee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea0eb984d33f6788a59f49dcd2acee0">&#9670;&#160;</a></span>DMA_FLAG_GL6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea0eb984d33f6788a59f49dcd2acee0" name="ga2ea0eb984d33f6788a59f49dcd2acee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea0eb984d33f6788a59f49dcd2acee0">&#9670;&#160;</a></span>DMA_FLAG_GL6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea0eb984d33f6788a59f49dcd2acee0" name="ga2ea0eb984d33f6788a59f49dcd2acee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea0eb984d33f6788a59f49dcd2acee0">&#9670;&#160;</a></span>DMA_FLAG_GL6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4619624c5d2cde7fc58bc4cd400bfc3" name="gaf4619624c5d2cde7fc58bc4cd400bfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4619624c5d2cde7fc58bc4cd400bfc3">&#9670;&#160;</a></span>DMA_FLAG_GL7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4619624c5d2cde7fc58bc4cd400bfc3" name="gaf4619624c5d2cde7fc58bc4cd400bfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4619624c5d2cde7fc58bc4cd400bfc3">&#9670;&#160;</a></span>DMA_FLAG_GL7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4619624c5d2cde7fc58bc4cd400bfc3" name="gaf4619624c5d2cde7fc58bc4cd400bfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4619624c5d2cde7fc58bc4cd400bfc3">&#9670;&#160;</a></span>DMA_FLAG_GL7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4619624c5d2cde7fc58bc4cd400bfc3" name="gaf4619624c5d2cde7fc58bc4cd400bfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4619624c5d2cde7fc58bc4cd400bfc3">&#9670;&#160;</a></span>DMA_FLAG_GL7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_GL7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4317f6260e1aecc4f5fe882fc043f606" name="ga4317f6260e1aecc4f5fe882fc043f606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4317f6260e1aecc4f5fe882fc043f606">&#9670;&#160;</a></span>DMA_FLAG_HT1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4317f6260e1aecc4f5fe882fc043f606" name="ga4317f6260e1aecc4f5fe882fc043f606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4317f6260e1aecc4f5fe882fc043f606">&#9670;&#160;</a></span>DMA_FLAG_HT1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4317f6260e1aecc4f5fe882fc043f606" name="ga4317f6260e1aecc4f5fe882fc043f606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4317f6260e1aecc4f5fe882fc043f606">&#9670;&#160;</a></span>DMA_FLAG_HT1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4317f6260e1aecc4f5fe882fc043f606" name="ga4317f6260e1aecc4f5fe882fc043f606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4317f6260e1aecc4f5fe882fc043f606">&#9670;&#160;</a></span>DMA_FLAG_HT1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab21f437ec8a55a600e5ca2af9416baba" name="gab21f437ec8a55a600e5ca2af9416baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21f437ec8a55a600e5ca2af9416baba">&#9670;&#160;</a></span>DMA_FLAG_HT2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab21f437ec8a55a600e5ca2af9416baba" name="gab21f437ec8a55a600e5ca2af9416baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21f437ec8a55a600e5ca2af9416baba">&#9670;&#160;</a></span>DMA_FLAG_HT2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab21f437ec8a55a600e5ca2af9416baba" name="gab21f437ec8a55a600e5ca2af9416baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21f437ec8a55a600e5ca2af9416baba">&#9670;&#160;</a></span>DMA_FLAG_HT2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab21f437ec8a55a600e5ca2af9416baba" name="gab21f437ec8a55a600e5ca2af9416baba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21f437ec8a55a600e5ca2af9416baba">&#9670;&#160;</a></span>DMA_FLAG_HT2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28ea63fda2c87dd5e2ec08e0ab407d4" name="gad28ea63fda2c87dd5e2ec08e0ab407d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28ea63fda2c87dd5e2ec08e0ab407d4">&#9670;&#160;</a></span>DMA_FLAG_HT3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28ea63fda2c87dd5e2ec08e0ab407d4" name="gad28ea63fda2c87dd5e2ec08e0ab407d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28ea63fda2c87dd5e2ec08e0ab407d4">&#9670;&#160;</a></span>DMA_FLAG_HT3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28ea63fda2c87dd5e2ec08e0ab407d4" name="gad28ea63fda2c87dd5e2ec08e0ab407d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28ea63fda2c87dd5e2ec08e0ab407d4">&#9670;&#160;</a></span>DMA_FLAG_HT3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28ea63fda2c87dd5e2ec08e0ab407d4" name="gad28ea63fda2c87dd5e2ec08e0ab407d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28ea63fda2c87dd5e2ec08e0ab407d4">&#9670;&#160;</a></span>DMA_FLAG_HT3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a766ffe9b0138d6ab42819c1a9206f1" name="ga1a766ffe9b0138d6ab42819c1a9206f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a766ffe9b0138d6ab42819c1a9206f1">&#9670;&#160;</a></span>DMA_FLAG_HT4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a766ffe9b0138d6ab42819c1a9206f1" name="ga1a766ffe9b0138d6ab42819c1a9206f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a766ffe9b0138d6ab42819c1a9206f1">&#9670;&#160;</a></span>DMA_FLAG_HT4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a766ffe9b0138d6ab42819c1a9206f1" name="ga1a766ffe9b0138d6ab42819c1a9206f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a766ffe9b0138d6ab42819c1a9206f1">&#9670;&#160;</a></span>DMA_FLAG_HT4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a766ffe9b0138d6ab42819c1a9206f1" name="ga1a766ffe9b0138d6ab42819c1a9206f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a766ffe9b0138d6ab42819c1a9206f1">&#9670;&#160;</a></span>DMA_FLAG_HT4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f7bd37a3c6a833a5e8dd011f7ef9acd" name="ga3f7bd37a3c6a833a5e8dd011f7ef9acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">&#9670;&#160;</a></span>DMA_FLAG_HT5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f7bd37a3c6a833a5e8dd011f7ef9acd" name="ga3f7bd37a3c6a833a5e8dd011f7ef9acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">&#9670;&#160;</a></span>DMA_FLAG_HT5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f7bd37a3c6a833a5e8dd011f7ef9acd" name="ga3f7bd37a3c6a833a5e8dd011f7ef9acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">&#9670;&#160;</a></span>DMA_FLAG_HT5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f7bd37a3c6a833a5e8dd011f7ef9acd" name="ga3f7bd37a3c6a833a5e8dd011f7ef9acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">&#9670;&#160;</a></span>DMA_FLAG_HT5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37e18ea9dab110bafc8de3b6aedabb02" name="ga37e18ea9dab110bafc8de3b6aedabb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e18ea9dab110bafc8de3b6aedabb02">&#9670;&#160;</a></span>DMA_FLAG_HT6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37e18ea9dab110bafc8de3b6aedabb02" name="ga37e18ea9dab110bafc8de3b6aedabb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e18ea9dab110bafc8de3b6aedabb02">&#9670;&#160;</a></span>DMA_FLAG_HT6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37e18ea9dab110bafc8de3b6aedabb02" name="ga37e18ea9dab110bafc8de3b6aedabb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e18ea9dab110bafc8de3b6aedabb02">&#9670;&#160;</a></span>DMA_FLAG_HT6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37e18ea9dab110bafc8de3b6aedabb02" name="ga37e18ea9dab110bafc8de3b6aedabb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e18ea9dab110bafc8de3b6aedabb02">&#9670;&#160;</a></span>DMA_FLAG_HT6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8216565e4c640761fa93891006d43655" name="ga8216565e4c640761fa93891006d43655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8216565e4c640761fa93891006d43655">&#9670;&#160;</a></span>DMA_FLAG_HT7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8216565e4c640761fa93891006d43655" name="ga8216565e4c640761fa93891006d43655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8216565e4c640761fa93891006d43655">&#9670;&#160;</a></span>DMA_FLAG_HT7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8216565e4c640761fa93891006d43655" name="ga8216565e4c640761fa93891006d43655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8216565e4c640761fa93891006d43655">&#9670;&#160;</a></span>DMA_FLAG_HT7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8216565e4c640761fa93891006d43655" name="ga8216565e4c640761fa93891006d43655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8216565e4c640761fa93891006d43655">&#9670;&#160;</a></span>DMA_FLAG_HT7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_HT7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02b6c752c28b35dba79fa1d2bb55ec06" name="ga02b6c752c28b35dba79fa1d2bb55ec06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6c752c28b35dba79fa1d2bb55ec06">&#9670;&#160;</a></span>DMA_FLAG_TC1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02b6c752c28b35dba79fa1d2bb55ec06" name="ga02b6c752c28b35dba79fa1d2bb55ec06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6c752c28b35dba79fa1d2bb55ec06">&#9670;&#160;</a></span>DMA_FLAG_TC1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02b6c752c28b35dba79fa1d2bb55ec06" name="ga02b6c752c28b35dba79fa1d2bb55ec06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6c752c28b35dba79fa1d2bb55ec06">&#9670;&#160;</a></span>DMA_FLAG_TC1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02b6c752c28b35dba79fa1d2bb55ec06" name="ga02b6c752c28b35dba79fa1d2bb55ec06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6c752c28b35dba79fa1d2bb55ec06">&#9670;&#160;</a></span>DMA_FLAG_TC1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdf2954f3faf8314811ed39272825ab0" name="gacdf2954f3faf8314811ed39272825ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf2954f3faf8314811ed39272825ab0">&#9670;&#160;</a></span>DMA_FLAG_TC2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdf2954f3faf8314811ed39272825ab0" name="gacdf2954f3faf8314811ed39272825ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf2954f3faf8314811ed39272825ab0">&#9670;&#160;</a></span>DMA_FLAG_TC2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdf2954f3faf8314811ed39272825ab0" name="gacdf2954f3faf8314811ed39272825ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf2954f3faf8314811ed39272825ab0">&#9670;&#160;</a></span>DMA_FLAG_TC2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdf2954f3faf8314811ed39272825ab0" name="gacdf2954f3faf8314811ed39272825ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf2954f3faf8314811ed39272825ab0">&#9670;&#160;</a></span>DMA_FLAG_TC2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17463fb2609ad37aebe6955a044e83c7" name="ga17463fb2609ad37aebe6955a044e83c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17463fb2609ad37aebe6955a044e83c7">&#9670;&#160;</a></span>DMA_FLAG_TC3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17463fb2609ad37aebe6955a044e83c7" name="ga17463fb2609ad37aebe6955a044e83c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17463fb2609ad37aebe6955a044e83c7">&#9670;&#160;</a></span>DMA_FLAG_TC3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17463fb2609ad37aebe6955a044e83c7" name="ga17463fb2609ad37aebe6955a044e83c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17463fb2609ad37aebe6955a044e83c7">&#9670;&#160;</a></span>DMA_FLAG_TC3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17463fb2609ad37aebe6955a044e83c7" name="ga17463fb2609ad37aebe6955a044e83c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17463fb2609ad37aebe6955a044e83c7">&#9670;&#160;</a></span>DMA_FLAG_TC3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb3f8a8c7048d344865c47e72a598074" name="gafb3f8a8c7048d344865c47e72a598074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3f8a8c7048d344865c47e72a598074">&#9670;&#160;</a></span>DMA_FLAG_TC4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb3f8a8c7048d344865c47e72a598074" name="gafb3f8a8c7048d344865c47e72a598074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3f8a8c7048d344865c47e72a598074">&#9670;&#160;</a></span>DMA_FLAG_TC4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb3f8a8c7048d344865c47e72a598074" name="gafb3f8a8c7048d344865c47e72a598074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3f8a8c7048d344865c47e72a598074">&#9670;&#160;</a></span>DMA_FLAG_TC4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb3f8a8c7048d344865c47e72a598074" name="gafb3f8a8c7048d344865c47e72a598074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3f8a8c7048d344865c47e72a598074">&#9670;&#160;</a></span>DMA_FLAG_TC4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e3a81f03ed107dbb60cfa7560c32e97" name="ga2e3a81f03ed107dbb60cfa7560c32e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3a81f03ed107dbb60cfa7560c32e97">&#9670;&#160;</a></span>DMA_FLAG_TC5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e3a81f03ed107dbb60cfa7560c32e97" name="ga2e3a81f03ed107dbb60cfa7560c32e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3a81f03ed107dbb60cfa7560c32e97">&#9670;&#160;</a></span>DMA_FLAG_TC5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e3a81f03ed107dbb60cfa7560c32e97" name="ga2e3a81f03ed107dbb60cfa7560c32e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3a81f03ed107dbb60cfa7560c32e97">&#9670;&#160;</a></span>DMA_FLAG_TC5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e3a81f03ed107dbb60cfa7560c32e97" name="ga2e3a81f03ed107dbb60cfa7560c32e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3a81f03ed107dbb60cfa7560c32e97">&#9670;&#160;</a></span>DMA_FLAG_TC5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e3da05635b4165ce2a0075646cc9131" name="ga1e3da05635b4165ce2a0075646cc9131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3da05635b4165ce2a0075646cc9131">&#9670;&#160;</a></span>DMA_FLAG_TC6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e3da05635b4165ce2a0075646cc9131" name="ga1e3da05635b4165ce2a0075646cc9131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3da05635b4165ce2a0075646cc9131">&#9670;&#160;</a></span>DMA_FLAG_TC6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e3da05635b4165ce2a0075646cc9131" name="ga1e3da05635b4165ce2a0075646cc9131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3da05635b4165ce2a0075646cc9131">&#9670;&#160;</a></span>DMA_FLAG_TC6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e3da05635b4165ce2a0075646cc9131" name="ga1e3da05635b4165ce2a0075646cc9131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3da05635b4165ce2a0075646cc9131">&#9670;&#160;</a></span>DMA_FLAG_TC6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacfd9fe9de9727dd862aa475b3d5aee8" name="gaacfd9fe9de9727dd862aa475b3d5aee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfd9fe9de9727dd862aa475b3d5aee8">&#9670;&#160;</a></span>DMA_FLAG_TC7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacfd9fe9de9727dd862aa475b3d5aee8" name="gaacfd9fe9de9727dd862aa475b3d5aee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfd9fe9de9727dd862aa475b3d5aee8">&#9670;&#160;</a></span>DMA_FLAG_TC7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacfd9fe9de9727dd862aa475b3d5aee8" name="gaacfd9fe9de9727dd862aa475b3d5aee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfd9fe9de9727dd862aa475b3d5aee8">&#9670;&#160;</a></span>DMA_FLAG_TC7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacfd9fe9de9727dd862aa475b3d5aee8" name="gaacfd9fe9de9727dd862aa475b3d5aee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfd9fe9de9727dd862aa475b3d5aee8">&#9670;&#160;</a></span>DMA_FLAG_TC7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TC7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga198c0b4984a79514964d3dd5ae546008" name="ga198c0b4984a79514964d3dd5ae546008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198c0b4984a79514964d3dd5ae546008">&#9670;&#160;</a></span>DMA_FLAG_TE1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga198c0b4984a79514964d3dd5ae546008" name="ga198c0b4984a79514964d3dd5ae546008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198c0b4984a79514964d3dd5ae546008">&#9670;&#160;</a></span>DMA_FLAG_TE1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga198c0b4984a79514964d3dd5ae546008" name="ga198c0b4984a79514964d3dd5ae546008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198c0b4984a79514964d3dd5ae546008">&#9670;&#160;</a></span>DMA_FLAG_TE1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga198c0b4984a79514964d3dd5ae546008" name="ga198c0b4984a79514964d3dd5ae546008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga198c0b4984a79514964d3dd5ae546008">&#9670;&#160;</a></span>DMA_FLAG_TE1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d81cc881182d35ba7a34c2759cd97f3" name="ga6d81cc881182d35ba7a34c2759cd97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d81cc881182d35ba7a34c2759cd97f3">&#9670;&#160;</a></span>DMA_FLAG_TE2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d81cc881182d35ba7a34c2759cd97f3" name="ga6d81cc881182d35ba7a34c2759cd97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d81cc881182d35ba7a34c2759cd97f3">&#9670;&#160;</a></span>DMA_FLAG_TE2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d81cc881182d35ba7a34c2759cd97f3" name="ga6d81cc881182d35ba7a34c2759cd97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d81cc881182d35ba7a34c2759cd97f3">&#9670;&#160;</a></span>DMA_FLAG_TE2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d81cc881182d35ba7a34c2759cd97f3" name="ga6d81cc881182d35ba7a34c2759cd97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d81cc881182d35ba7a34c2759cd97f3">&#9670;&#160;</a></span>DMA_FLAG_TE2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e3d70e09d144c82ffc17d2ece186339" name="ga3e3d70e09d144c82ffc17d2ece186339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3d70e09d144c82ffc17d2ece186339">&#9670;&#160;</a></span>DMA_FLAG_TE3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e3d70e09d144c82ffc17d2ece186339" name="ga3e3d70e09d144c82ffc17d2ece186339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3d70e09d144c82ffc17d2ece186339">&#9670;&#160;</a></span>DMA_FLAG_TE3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e3d70e09d144c82ffc17d2ece186339" name="ga3e3d70e09d144c82ffc17d2ece186339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3d70e09d144c82ffc17d2ece186339">&#9670;&#160;</a></span>DMA_FLAG_TE3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e3d70e09d144c82ffc17d2ece186339" name="ga3e3d70e09d144c82ffc17d2ece186339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3d70e09d144c82ffc17d2ece186339">&#9670;&#160;</a></span>DMA_FLAG_TE3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1bb20d71697de115b87319347216a26" name="gab1bb20d71697de115b87319347216a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bb20d71697de115b87319347216a26">&#9670;&#160;</a></span>DMA_FLAG_TE4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1bb20d71697de115b87319347216a26" name="gab1bb20d71697de115b87319347216a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bb20d71697de115b87319347216a26">&#9670;&#160;</a></span>DMA_FLAG_TE4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1bb20d71697de115b87319347216a26" name="gab1bb20d71697de115b87319347216a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bb20d71697de115b87319347216a26">&#9670;&#160;</a></span>DMA_FLAG_TE4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1bb20d71697de115b87319347216a26" name="gab1bb20d71697de115b87319347216a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bb20d71697de115b87319347216a26">&#9670;&#160;</a></span>DMA_FLAG_TE4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04a05f5cc8f193757d8658d97a857b3a" name="ga04a05f5cc8f193757d8658d97a857b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a05f5cc8f193757d8658d97a857b3a">&#9670;&#160;</a></span>DMA_FLAG_TE5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04a05f5cc8f193757d8658d97a857b3a" name="ga04a05f5cc8f193757d8658d97a857b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a05f5cc8f193757d8658d97a857b3a">&#9670;&#160;</a></span>DMA_FLAG_TE5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04a05f5cc8f193757d8658d97a857b3a" name="ga04a05f5cc8f193757d8658d97a857b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a05f5cc8f193757d8658d97a857b3a">&#9670;&#160;</a></span>DMA_FLAG_TE5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04a05f5cc8f193757d8658d97a857b3a" name="ga04a05f5cc8f193757d8658d97a857b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a05f5cc8f193757d8658d97a857b3a">&#9670;&#160;</a></span>DMA_FLAG_TE5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50e2f489b50cbe42d03a80ca7cd42dad" name="ga50e2f489b50cbe42d03a80ca7cd42dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e2f489b50cbe42d03a80ca7cd42dad">&#9670;&#160;</a></span>DMA_FLAG_TE6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50e2f489b50cbe42d03a80ca7cd42dad" name="ga50e2f489b50cbe42d03a80ca7cd42dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e2f489b50cbe42d03a80ca7cd42dad">&#9670;&#160;</a></span>DMA_FLAG_TE6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50e2f489b50cbe42d03a80ca7cd42dad" name="ga50e2f489b50cbe42d03a80ca7cd42dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e2f489b50cbe42d03a80ca7cd42dad">&#9670;&#160;</a></span>DMA_FLAG_TE6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50e2f489b50cbe42d03a80ca7cd42dad" name="ga50e2f489b50cbe42d03a80ca7cd42dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e2f489b50cbe42d03a80ca7cd42dad">&#9670;&#160;</a></span>DMA_FLAG_TE6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga312e060067bffdf46136be4f7b0b614c" name="ga312e060067bffdf46136be4f7b0b614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312e060067bffdf46136be4f7b0b614c">&#9670;&#160;</a></span>DMA_FLAG_TE7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga312e060067bffdf46136be4f7b0b614c" name="ga312e060067bffdf46136be4f7b0b614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312e060067bffdf46136be4f7b0b614c">&#9670;&#160;</a></span>DMA_FLAG_TE7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga312e060067bffdf46136be4f7b0b614c" name="ga312e060067bffdf46136be4f7b0b614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312e060067bffdf46136be4f7b0b614c">&#9670;&#160;</a></span>DMA_FLAG_TE7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga312e060067bffdf46136be4f7b0b614c" name="ga312e060067bffdf46136be4f7b0b614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312e060067bffdf46136be4f7b0b614c">&#9670;&#160;</a></span>DMA_FLAG_TE7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_FLAG_TE7&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
