0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.srcs/sim_1/imports/RAM/tb_RAM.v,1702801042,verilog,,,,tb_RAM,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.srcs/sources_1/imports/RAM/RAM.v,1702789803,verilog,,C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/ram/ram.srcs/sim_1/imports/RAM/tb_RAM.v,,RAM,,,,,,,,
