<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\fpga_led_tm1637\impl\synthesize\rev_1\synlog\fpga_led_tm1637_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>demo|clk_50M</data>
<data>136.7 MHz</data>
<data>121.2 MHz</data>
<data>-0.940</data>
</row>
<row>
<data>demo|clk_led_derived_clock</data>
<data>136.7 MHz</data>
<data>107.5 MHz</data>
<data>-3.977</data>
</row>
<row>
<data>demo|wr_spi_derived_clock[0]</data>
<data>136.7 MHz</data>
<data>117.6 MHz</data>
<data>-1.193</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>260.4 MHz</data>
<data>6.160</data>
</row>
</report_table>
