---
title: "project RRC" 
date: "2025-07-16"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

# ê³¼ì œ ê¸°ë³¸ ê°œë… ì •ë¦¬
![text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 161918.png>) 
![text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 162201.png>) 
![text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 162632.png>) 
![text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 163210.png>)
- ê³ ì •ì†Œìˆ«ì  ë°©ì‹ -> ë¹„íŠ¸ìˆ˜ê°€ ì‘ìœ¼ë©´ ë…¸ì´ì¦ˆê°€ ì¦ê°€, ê·¸ëŸ¬ë‚˜ areaëŠ” ì‘ìŒ
 
- ì´ê²ƒì„ fixed point simulation

![alt text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 163719.png>)
- RRC Filter -> ì£¼íŒŒìˆ˜ ë„ë©”ì¸ í™•ì¸

- ì—¬ê¸°ì„œ fixed = 1.8ì¸ ì´ìœ ê°€ ì •ìˆ˜ë¶€ê°€ ì‘ì•„ì„œ

- ì¦‰ ì •ìˆ˜ë¶€ 1, ì†Œìˆ˜ë¶€ 8 = 9bit

# í”„ë¡œì íŠ¸ 
> data = <1.6>, coeff = <1.8>
> 
> ì¦‰, 7 x 9 = 16bitê°€ í•„ìš”í•˜ë‹¤. / <2.14>

>**2Tap ê¸°ì¤€ ì˜ˆì‹œ**
> <2.14> + <2.14> = <3.14> 
>
>**16Tap ì´ë©´??**
> <2.14> + <2.14> + ... = <6.14>
>
>**64Tap ì´ë©´??** 
> <2.14> + <2.14> + ... = <8.14>

ë§Œì•½ <1.6>ì„ <2.5> formatìœ¼ë¡œ í•˜ë©´ Gainì´ ì‘ì•„ì§

ë§ˆì§€ë§‰ì— <8.14> => <1.6>ìœ¼ë¡œ í•´ì•¼í•¨

ìƒìœ„ 7bit -> saturation

í•˜ìœ„ 7bit -> Truncation

## ğŸš« Saturation (ìƒìœ„ ë¹„íŠ¸ í¬í™” ì²˜ë¦¬)

- ì •ìˆ˜ë¶€ 8ë¹„íŠ¸ë¥¼ 1ë¹„íŠ¸ë¡œ ì¤„ì´ë©´ ë²”ìœ„ ì´ˆê³¼ê°€ ë°œìƒí•  ìˆ˜ ìˆìŒ
- **ë²”ìœ„ ì´ˆê³¼ ì‹œ**, ìµœëŒ€/ìµœì†Œê°’ìœ¼ë¡œ ê³ ì •

| ì›ë˜ ê°’ (8.14 ê¸°ì¤€)         | ë³€í™˜ ê²°ê³¼ (1.6 ê¸°ì¤€)       | ì„¤ëª…                |
|-----------------------------|-----------------------------|---------------------|
| 00000001.xxxxxxxxxxxxxx     | ê·¸ëŒ€ë¡œ ìœ ì§€                | í‘œí˜„ ê°€ëŠ¥           |
| 01111111.xxxxxxxxxxxxxx     | 1.111111                    | ì–‘ì˜ ìµœëŒ€ê°’ìœ¼ë¡œ í¬í™” |
| 10000000.xxxxxxxxxxxxxx     | -1.000000                   | ìŒì˜ ìµœì†Œê°’ìœ¼ë¡œ í¬í™” |


## âœ‚ï¸ Truncation (ì ˆì‚­)

- **ì •ì˜**: ê³ ì •ì†Œìˆ˜ì  ìˆ˜ì—ì„œ í‘œí˜„ ë¹„íŠ¸ ìˆ˜ë¥¼ ì¤„ì¼ ë•Œ, í•˜ìœ„ ë¹„íŠ¸(ëœ ì¤‘ìš”í•œ ë¹„íŠ¸)ë¥¼ ë‹¨ìˆœíˆ ì˜ë¼ë‚´ëŠ” ë°©ë²•.
- **ëª©ì **: ì†Œìˆ˜ì  ìë¦¬ìˆ˜ë¥¼ ì¤„ì—¬ì„œ ë¹„íŠ¸ ìˆ˜ë¥¼ ë§ì¶”ê¸° ìœ„í•´ ì‚¬ìš©.
- **íŠ¹ì§•**: ë²„ë¦¼ ë°©ì‹ì´ê¸° ë•Œë¬¸ì— ì•½ê°„ì˜ ê°’ ì†ì‹¤(precision loss)ì´ ë°œìƒí•  ìˆ˜ ìˆìŒ.

---


# ì½”ë“œ

## rrc._filter.sv
```verilog
`timescale 1ns / 1ps

module rrc_filter #(
    parameter WIDTH = 7
)(
    input         clk,
    input         rstn,

    input  [WIDTH-1:0]        data_in,   // format : <1.6>
    output logic signed [WIDTH-1:0] data_out
);


// format <8.14> -> 16bit í‘œí˜„í•˜ê¸° ìœ„í•œ ë²”ìœ„ ì„¤ì •
logic signed [WIDTH+9-1:0] mul_00, mul_01, mul_02, mul_03;
logic signed [WIDTH+9-1:0] mul_04, mul_05, mul_06, mul_07;
logic signed [WIDTH+9-1:0] mul_08, mul_09, mul_10, mul_11;
logic signed [WIDTH+9-1:0] mul_12, mul_13, mul_14, mul_15;
logic signed [WIDTH+9-1:0] mul_16, mul_17, mul_18, mul_19;
logic signed [WIDTH+9-1:0] mul_20, mul_21, mul_22, mul_23;
logic signed [WIDTH+9-1:0] mul_24, mul_25, mul_26, mul_27;
logic signed [WIDTH+9-1:0] mul_28, mul_29, mul_30, mul_31;
logic signed [WIDTH+9-1:0] mul_32;

logic signed [WIDTH-1:0] shift_din [32:0];
integer i;
always@(posedge clk or negedge rstn) begin
    if (~rstn) begin
        for(i = 32; i >= 0; i=i-1) begin
            shift_din[i] <= 0;
        end
    end
    else begin
        for(i = 32; i > 0; i=i-1) begin
            shift_din[i] <= shift_din[i-1];
        end
        shift_din[0] <= data_in;
    end
end

// format : <1.8> ì— í•´ë‹¹ë˜ëŠ” coeff ê³±í•˜ì—¬ ê°€ì¤‘ì¹˜ ê³„ì‚°
// <1.6> din * <1.8> coeff -> <2.14> format
always @(*) begin
    mul_00 = shift_din[00]*0;
    mul_01 = shift_din[01]*-1;
    mul_02 = shift_din[02]*1;
    mul_03 = shift_din[03]*0;
    mul_04 = shift_din[04]*-1;
    mul_05 = shift_din[05]*2;
    mul_06 = shift_din[06]*0;
    mul_07 = shift_din[07]*-2;
    mul_08 = shift_din[08]*2;
    mul_09 = shift_din[09]*0;
    mul_10 = shift_din[10]*-6;
    mul_11 = shift_din[11]*8;
    mul_12 = shift_din[12]*10;
    mul_13 = shift_din[13]*-28;
    mul_14 = shift_din[14]*-14;
    mul_15 = shift_din[15]*111;
    mul_16 = shift_din[16]*196;
    mul_17 = shift_din[17]*111;
    mul_18 = shift_din[18]*-14;
    mul_19 = shift_din[19]*-28;
    mul_20 = shift_din[20]*10;
    mul_21 = shift_din[21]*8;
    mul_22 = shift_din[22]*-6;
    mul_23 = shift_din[23]*0;
    mul_24 = shift_din[24]*2;
    mul_25 = shift_din[25]*-2;
    mul_26 = shift_din[26]*0;
    mul_27 = shift_din[27]*2;
    mul_28 = shift_din[28]*-1;
    mul_29 = shift_din[29]*0;
    mul_30 = shift_din[30]*1;
    mul_31 = shift_din[31]*-1;
    mul_32 = shift_din[32]*0;
end

logic signed [WIDTH+16-1:0] filter_sum;

//always_comb begin
// <2.14> format -> 33ê°œ ê·¸ëŸ¼ ì—¬ìœ ë¡­ê²Œ 32<33<64 
// <2.14> ë¥¼ 64ê°œ ë”í•˜ë©´ -> <8.14> 2+ 2^6 -> 2+8 = 8
always @(*) begin
    filter_sum = mul_00 + mul_01 + mul_02 + mul_03 +
                 mul_04 + mul_05 + mul_06 + mul_07 +
                 mul_08 + mul_09 + mul_10 + mul_11 +
                 mul_12 + mul_13 + mul_14 + mul_15 +
                 mul_16 + mul_17 + mul_18 + mul_19 +
                 mul_20 + mul_21 + mul_22 + mul_23 +
                 mul_24 + mul_25 + mul_26 + mul_27 +
                 mul_28 + mul_29 + mul_30 + mul_31 +
                 mul_32;
end

// Truncation  <8.14> 22bitë¥¼ ë’·ìë¦¬ 8ë§Œí¼ ì§¤ë¼ì„œ (<1.6>ìœ¼ë¡œ ë§Œë“¤ê¸° ìœ„í•´ ì†Œìˆ˜ë³´ë©´ 14 - 6 = 8)
logic signed [WIDTH+8-1:0] trunc_filter_sum;
assign trunc_filter_sum = filter_sum[WIDTH+16-1:8];

// Saturation <1.6> ìµœì¢… ì¶œë ¥ì„ ìœ„í•´ (7bit) ë²”ìœ„ -64~
always_ff @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        data_out <= 'h0;
    end 
    else if (trunc_filter_sum >= 63)begin
        data_out <= 63;
    end
    else if (trunc_filter_sum < -64)begin
        data_out <= -64;
    end
    else begin
        data_out <= trunc_filter_sum[WIDTH-1:0];
    end
end

endmodule
```

## tb_rrc_filter.sv
```verilog
`timescale 1ns/10ps

module tb_rrc_filter();

logic clk, rstn;
logic signed [6:0] data_in;
logic signed [6:0] data_out;
logic signed [6:0] adc_data_in [0:93695];

initial begin
    clk <= 1'b1;
    rstn <= 1'b0;
    #55 rstn <= 1'b1;
    // #500000 $finish;
end

always #5 clk <= ~clk;

integer fd_adc_di;
integer fd_rrc_do;
integer i;
int data;
initial begin
    //always @(posedge clk) begin
    fd_adc_di = $fopen("./ofdm_i_adc_serial_out_fixed_30dB.txt", "r");
    //fd_adc_di = $fopen("./ofdm_adc_serial_out_fixed_30dB.txt", "r");
    fd_rrc_do = $fopen("./rrc_do.txt", "w");
    i = 0;
    while (!$feof(fd_adc_di)) begin
        void'($fscanf(fd_adc_di,"%d\n",data));
        adc_data_in[i] = data;
        i = i + 1;
    end
    #800000 $finish;
    $fclose(fd_rrc_do);
end

logic [23:0] adc_dcnt;
always_ff @(posedge clk or negedge rstn) begin
    if (~rstn)
        adc_dcnt <= 'h0;
    else
        adc_dcnt <= adc_dcnt + 1'b1;
end

logic [6:0] tmp_data_in;
assign tmp_data_in = adc_data_in[adc_dcnt];
always_ff @(posedge clk or negedge rstn) begin
    if (~rstn)
        data_in <= 'h0;
    else
        data_in <= tmp_data_in;
end

always_ff @(negedge clk) begin
    //$fd_rrc_do = $fopen("./rrc_do.txt", "w");
    $fwrite(fd_rrc_do, "%0d\n", data_out);
end

rrc_filter #(.WIDTH(7)) i_rrc_filter (
    .clk(clk),
    .rstn(rstn),
    .data_in(data_in),
    .data_out(data_out)
);

endmodule
```

## rrc_filelist
```
./rrc_filter.sv
./tb_rrc_filter.sv
```

## run_rrc_filter2 -> verdi ì‹¤í–‰ìš©
```
vcs -full64 -sverilog -kdb -debug_access+all+reverse -f rrc_filelist
./simv -verdi &
```

## ê²°ê³¼
![alt text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-16 105522.png>)

> Truncationì—ì„œ í•˜ìœ„ 8bitë¥¼ ìë¥¸ í›„, 
>
> Saturationì´ ë˜ë©° ìƒìœ„ ë¹„íŠ¸ë¥¼ ì²˜ë¦¬í•˜ëŠ” ê²ƒì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤.

## run_rrc_filter -> txt íŒŒì¼ ìƒì„±
```
vcs -sverilog -full64 -debug_all \
	rrc_filter.sv tb_rrc_filter.sv \
	-o simv && ./simv
```

í•´ë‹¹ ì½”ë“œë¥¼ í†µí•´ rrc_do.txtë¥¼ ì¶œë ¥í•˜ì—¬ MATLABì„ í†µí•´ íŒŒí˜• í™•ì¸

## MATLAB ê²°ê³¼
```matlab
>> % ë°ì´í„° ë¶ˆëŸ¬ì˜¤ê¸°
y1 = load('rrc_do_pro.txt');
y2 = load('my_rrc_do.txt');

% ì„œë¸Œí”Œë¡¯: ì¢Œìš° 1í–‰ 2ì—´
subplot(1, 2, 1);            % ì™¼ìª½ ê·¸ë˜í”„
plot(y1);
xlabel('Sample');
ylabel('Amplitude');
title('rrc\_do\_pro.txt');
grid on;

subplot(1, 2, 2);            % ì˜¤ë¥¸ìª½ ê·¸ë˜í”„
plot(y2);
xlabel('Sample');
ylabel('Amplitude');
title('my\_rrc\_do.txt');
grid on;
```
![alt text](<../../../assets/img/SystemVerilog/rrc/ìŠ¤í¬ë¦°ìƒ· 2025-07-16 110058.png>)

ì œì‹œëœ ê²°ê³¼ì™€ ë¹„ìŠ·í•œ íŒŒí˜•ì„ í™•ì¸ ê°€ëŠ¥