
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libuuid.so.1.3.0_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000001590 <.init>:
    1590:	stp	x29, x30, [sp, #-16]!
    1594:	mov	x29, sp
    1598:	bl	18d0 <*ABS*+0x28@plt>
    159c:	ldp	x29, x30, [sp], #16
    15a0:	ret

Disassembly of section .plt:

00000000000015b0 <memcpy@plt-0x20>:
    15b0:	stp	x16, x30, [sp, #-16]!
    15b4:	adrp	x16, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    15b8:	ldr	x17, [x16, #4088]
    15bc:	add	x16, x16, #0xff8
    15c0:	br	x17
    15c4:	nop
    15c8:	nop
    15cc:	nop

00000000000015d0 <memcpy@plt>:
    15d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15d4:	ldr	x17, [x16]
    15d8:	add	x16, x16, #0x0
    15dc:	br	x17

00000000000015e0 <strtoul@plt>:
    15e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15e4:	ldr	x17, [x16, #8]
    15e8:	add	x16, x16, #0x8
    15ec:	br	x17

00000000000015f0 <strlen@plt>:
    15f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15f4:	ldr	x17, [x16, #16]
    15f8:	add	x16, x16, #0x10
    15fc:	br	x17

0000000000001600 <__cxa_finalize@plt>:
    1600:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1604:	ldr	x17, [x16, #24]
    1608:	add	x16, x16, #0x18
    160c:	br	x17

0000000000001610 <sprintf@plt>:
    1610:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1614:	ldr	x17, [x16, #32]
    1618:	add	x16, x16, #0x20
    161c:	br	x17

0000000000001620 <getuid@plt>:
    1620:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1624:	ldr	x17, [x16, #40]
    1628:	add	x16, x16, #0x28
    162c:	br	x17

0000000000001630 <fclose@plt>:
    1630:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1634:	ldr	x17, [x16, #48]
    1638:	add	x16, x16, #0x30
    163c:	br	x17

0000000000001640 <uuid_generate_time@plt>:
    1640:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1644:	ldr	x17, [x16, #56]
    1648:	add	x16, x16, #0x38
    164c:	br	x17

0000000000001650 <getpid@plt>:
    1650:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1654:	ldr	x17, [x16, #64]
    1658:	add	x16, x16, #0x40
    165c:	br	x17

0000000000001660 <time@plt>:
    1660:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1664:	ldr	x17, [x16, #72]
    1668:	add	x16, x16, #0x48
    166c:	br	x17

0000000000001670 <open@plt>:
    1670:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1674:	ldr	x17, [x16, #80]
    1678:	add	x16, x16, #0x50
    167c:	br	x17

0000000000001680 <__isoc99_fscanf@plt>:
    1680:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1684:	ldr	x17, [x16, #88]
    1688:	add	x16, x16, #0x58
    168c:	br	x17

0000000000001690 <getppid@plt>:
    1690:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1694:	ldr	x17, [x16, #96]
    1698:	add	x16, x16, #0x60
    169c:	br	x17

00000000000016a0 <flock@plt>:
    16a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16a4:	ldr	x17, [x16, #104]
    16a8:	add	x16, x16, #0x68
    16ac:	br	x17

00000000000016b0 <memset@plt>:
    16b0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16b4:	ldr	x17, [x16, #112]
    16b8:	add	x16, x16, #0x70
    16bc:	br	x17

00000000000016c0 <fdopen@plt>:
    16c0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16c4:	ldr	x17, [x16, #120]
    16c8:	add	x16, x16, #0x78
    16cc:	br	x17

00000000000016d0 <gettimeofday@plt>:
    16d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16d4:	ldr	x17, [x16, #128]
    16d8:	add	x16, x16, #0x80
    16dc:	br	x17

00000000000016e0 <random@plt>:
    16e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16e4:	ldr	x17, [x16, #136]
    16e8:	add	x16, x16, #0x88
    16ec:	br	x17

00000000000016f0 <rewind@plt>:
    16f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16f4:	ldr	x17, [x16, #144]
    16f8:	add	x16, x16, #0x90
    16fc:	br	x17

0000000000001700 <__uuid_generate_time@plt>:
    1700:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1704:	ldr	x17, [x16, #152]
    1708:	add	x16, x16, #0x98
    170c:	br	x17

0000000000001710 <close@plt>:
    1710:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1714:	ldr	x17, [x16, #160]
    1718:	add	x16, x16, #0xa0
    171c:	br	x17

0000000000001720 <__gmon_start__@plt>:
    1720:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1724:	ldr	x17, [x16, #168]
    1728:	add	x16, x16, #0xa8
    172c:	br	x17

0000000000001730 <write@plt>:
    1730:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1734:	ldr	x17, [x16, #176]
    1738:	add	x16, x16, #0xb0
    173c:	br	x17

0000000000001740 <access@plt>:
    1740:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1744:	ldr	x17, [x16, #184]
    1748:	add	x16, x16, #0xb8
    174c:	br	x17

0000000000001750 <strcmp@plt>:
    1750:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1754:	ldr	x17, [x16, #192]
    1758:	add	x16, x16, #0xc0
    175c:	br	x17

0000000000001760 <__ctype_b_loc@plt>:
    1760:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1764:	ldr	x17, [x16, #200]
    1768:	add	x16, x16, #0xc8
    176c:	br	x17

0000000000001770 <uuid_generate_random@plt>:
    1770:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1774:	ldr	x17, [x16, #208]
    1778:	add	x16, x16, #0xd0
    177c:	br	x17

0000000000001780 <nanosleep@plt>:
    1780:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1784:	ldr	x17, [x16, #216]
    1788:	add	x16, x16, #0xd8
    178c:	br	x17

0000000000001790 <connect@plt>:
    1790:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1794:	ldr	x17, [x16, #224]
    1798:	add	x16, x16, #0xe0
    179c:	br	x17

00000000000017a0 <fwrite@plt>:
    17a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17a4:	ldr	x17, [x16, #232]
    17a8:	add	x16, x16, #0xe8
    17ac:	br	x17

00000000000017b0 <fcntl@plt>:
    17b0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17b4:	ldr	x17, [x16, #240]
    17b8:	add	x16, x16, #0xf0
    17bc:	br	x17

00000000000017c0 <socket@plt>:
    17c0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17c4:	ldr	x17, [x16, #248]
    17c8:	add	x16, x16, #0xf8
    17cc:	br	x17

00000000000017d0 <fflush@plt>:
    17d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17d4:	ldr	x17, [x16, #256]
    17d8:	add	x16, x16, #0x100
    17dc:	br	x17

00000000000017e0 <__uuid_generate_random@plt>:
    17e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17e4:	ldr	x17, [x16, #264]
    17e8:	add	x16, x16, #0x108
    17ec:	br	x17

00000000000017f0 <read@plt>:
    17f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17f4:	ldr	x17, [x16, #272]
    17f8:	add	x16, x16, #0x110
    17fc:	br	x17

0000000000001800 <jrand48@plt>:
    1800:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1804:	ldr	x17, [x16, #280]
    1808:	add	x16, x16, #0x118
    180c:	br	x17

0000000000001810 <dcgettext@plt>:
    1810:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1814:	ldr	x17, [x16, #288]
    1818:	add	x16, x16, #0x120
    181c:	br	x17

0000000000001820 <srandom@plt>:
    1820:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1824:	ldr	x17, [x16, #296]
    1828:	add	x16, x16, #0x128
    182c:	br	x17

0000000000001830 <ftruncate@plt>:
    1830:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1834:	ldr	x17, [x16, #304]
    1838:	add	x16, x16, #0x130
    183c:	br	x17

0000000000001840 <strncpy@plt>:
    1840:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1844:	ldr	x17, [x16, #312]
    1848:	add	x16, x16, #0x138
    184c:	br	x17

0000000000001850 <getrandom@plt>:
    1850:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1854:	ldr	x17, [x16, #320]
    1858:	add	x16, x16, #0x140
    185c:	br	x17

0000000000001860 <umask@plt>:
    1860:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1864:	ldr	x17, [x16, #328]
    1868:	add	x16, x16, #0x148
    186c:	br	x17

0000000000001870 <__errno_location@plt>:
    1870:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1874:	ldr	x17, [x16, #336]
    1878:	add	x16, x16, #0x150
    187c:	br	x17

0000000000001880 <syscall@plt>:
    1880:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1884:	ldr	x17, [x16, #344]
    1888:	add	x16, x16, #0x158
    188c:	br	x17

0000000000001890 <fprintf@plt>:
    1890:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1894:	ldr	x17, [x16, #352]
    1898:	add	x16, x16, #0x160
    189c:	br	x17

00000000000018a0 <ioctl@plt>:
    18a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    18a4:	ldr	x17, [x16, #360]
    18a8:	add	x16, x16, #0x168
    18ac:	br	x17

00000000000018b0 <*ABS*@plt>:
    18b0:	stp	x2, x3, [sp, #-16]!
    18b4:	adrp	x2, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    18b8:	adrp	x3, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    18bc:	ldr	x2, [x2, #4064]

00000000000018c0 <*ABS*+0x20@plt>:
    18c0:	add	x3, x3, #0xfe8
    18c4:	br	x2
    18c8:	nop
    18cc:	nop

Disassembly of section .text:

00000000000018d0 <uuid_clear@@UUID_1.0-0x108>:
    18d0:	adrp	x0, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    18d4:	ldr	x0, [x0, #4048]
    18d8:	cbz	x0, 18e0 <*ABS*+0x10@plt>
    18dc:	b	1720 <__gmon_start__@plt>
    18e0:	ret
    18e4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    18e8:	add	x0, x0, #0x208
    18ec:	adrp	x1, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    18f0:	add	x1, x1, #0x208
    18f4:	cmp	x0, x1
    18f8:	b.eq	1924 <*ABS*+0x30@plt+0x4>  // b.none
    18fc:	adrp	x1, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    1900:	ldr	x1, [x1, #4032]
    1904:	cbz	x1, 1924 <*ABS*+0x30@plt+0x4>
    1908:	stp	x29, x30, [sp, #-16]!
    190c:	mov	x29, sp
    1910:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1914:	add	x0, x0, #0x208
    1918:	blr	x1
    191c:	ldp	x29, x30, [sp], #16
    1920:	ret
    1924:	ret
    1928:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    192c:	add	x0, x0, #0x208
    1930:	adrp	x1, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1934:	add	x1, x1, #0x208
    1938:	sub	x0, x0, x1
    193c:	lsr	x1, x0, #63
    1940:	add	x0, x1, x0, asr #3
    1944:	cmp	xzr, x0, asr #1
    1948:	b.eq	1978 <*ABS*+0x48@plt+0x48>  // b.none
    194c:	asr	x1, x0, #1
    1950:	adrp	x2, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    1954:	ldr	x2, [x2, #4056]
    1958:	cbz	x2, 1978 <*ABS*+0x48@plt+0x48>
    195c:	stp	x29, x30, [sp, #-16]!
    1960:	mov	x29, sp
    1964:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1968:	add	x0, x0, #0x208
    196c:	blr	x2
    1970:	ldp	x29, x30, [sp], #16
    1974:	ret
    1978:	ret
    197c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1980:	ldrb	w0, [x0, #520]
    1984:	cbnz	w0, 19c0 <*ABS*+0x48@plt+0x90>
    1988:	stp	x29, x30, [sp, #-16]!
    198c:	mov	x29, sp
    1990:	adrp	x0, 15000 <uuid_get_template@@UUID_2.31+0x1222c>
    1994:	ldr	x0, [x0, #4040]
    1998:	cbz	x0, 19a8 <*ABS*+0x48@plt+0x78>
    199c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    19a0:	ldr	x0, [x0, #512]
    19a4:	bl	1600 <__cxa_finalize@plt>
    19a8:	bl	18e4 <*ABS*+0x10@plt+0x4>
    19ac:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    19b0:	mov	w1, #0x1                   	// #1
    19b4:	strb	w1, [x0, #520]
    19b8:	ldp	x29, x30, [sp], #16
    19bc:	ret
    19c0:	ret
    19c4:	stp	x29, x30, [sp, #-16]!
    19c8:	mov	x29, sp
    19cc:	bl	1928 <*ABS*+0x30@plt+0x8>
    19d0:	ldp	x29, x30, [sp], #16
    19d4:	ret

00000000000019d8 <uuid_clear@@UUID_1.0>:
    19d8:	stp	xzr, xzr, [x0]
    19dc:	ret

00000000000019e0 <uuid_compare@@UUID_1.0>:
    19e0:	sub	sp, sp, #0x40
    19e4:	str	x19, [sp, #48]
    19e8:	mov	x19, x1
    19ec:	add	x1, sp, #0x10
    19f0:	stp	x29, x30, [sp, #32]
    19f4:	add	x29, sp, #0x20
    19f8:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    19fc:	mov	x1, sp
    1a00:	mov	x0, x19
    1a04:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    1a08:	ldr	w8, [sp, #16]
    1a0c:	ldr	w9, [sp]
    1a10:	cmp	w8, w9
    1a14:	b.ne	1a8c <uuid_compare@@UUID_1.0+0xac>  // b.any
    1a18:	ldrh	w8, [sp, #20]
    1a1c:	ldrh	w9, [sp, #4]
    1a20:	cmp	w8, w9
    1a24:	b.ne	1a8c <uuid_compare@@UUID_1.0+0xac>  // b.any
    1a28:	ldrh	w8, [sp, #22]
    1a2c:	ldrh	w9, [sp, #6]
    1a30:	cmp	w8, w9
    1a34:	b.ne	1a8c <uuid_compare@@UUID_1.0+0xac>  // b.any
    1a38:	ldrh	w8, [sp, #24]
    1a3c:	ldrh	w9, [sp, #8]
    1a40:	cmp	w8, w9
    1a44:	b.ne	1a8c <uuid_compare@@UUID_1.0+0xac>  // b.any
    1a48:	ldur	w8, [sp, #26]
    1a4c:	ldur	w9, [sp, #10]
    1a50:	rev	w8, w8
    1a54:	rev	w9, w9
    1a58:	cmp	w8, w9
    1a5c:	b.ne	1a88 <uuid_compare@@UUID_1.0+0xa8>  // b.any
    1a60:	ldrh	w8, [sp, #30]
    1a64:	ldrh	w9, [sp, #14]
    1a68:	rev	w8, w8
    1a6c:	rev	w9, w9
    1a70:	lsr	w8, w8, #16
    1a74:	lsr	w9, w9, #16
    1a78:	cmp	w8, w9
    1a7c:	b.ne	1a88 <uuid_compare@@UUID_1.0+0xa8>  // b.any
    1a80:	mov	w0, wzr
    1a84:	b	1a94 <uuid_compare@@UUID_1.0+0xb4>
    1a88:	cmp	w8, w9
    1a8c:	mov	w8, #0xffffffff            	// #-1
    1a90:	cneg	w0, w8, cs  // cs = hs, nlast
    1a94:	ldr	x19, [sp, #48]
    1a98:	ldp	x29, x30, [sp, #32]
    1a9c:	add	sp, sp, #0x40
    1aa0:	ret

0000000000001aa4 <uuid_copy@@UUID_1.0>:
    1aa4:	mov	x8, xzr
    1aa8:	ldrb	w9, [x1, x8]
    1aac:	strb	w9, [x0, x8]
    1ab0:	add	x8, x8, #0x1
    1ab4:	cmp	w8, #0x10
    1ab8:	b.ne	1aa8 <uuid_copy@@UUID_1.0+0x4>  // b.any
    1abc:	ret

0000000000001ac0 <__uuid_generate_time@@UUIDD_PRIVATE>:
    1ac0:	sub	sp, sp, #0x50
    1ac4:	stp	x22, x21, [sp, #48]
    1ac8:	adrp	x22, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1acc:	ldrb	w8, [x22, #532]
    1ad0:	stp	x20, x19, [sp, #64]
    1ad4:	adrp	x20, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1ad8:	mov	x21, x1
    1adc:	mov	x19, x0
    1ae0:	add	x20, x20, #0x20c
    1ae4:	stp	x29, x30, [sp, #32]
    1ae8:	add	x29, sp, #0x20
    1aec:	tbnz	w8, #0, 1b1c <__uuid_generate_time@@UUIDD_PRIVATE+0x5c>
    1af0:	bl	1b8c <__uuid_generate_time@@UUIDD_PRIVATE+0xcc>
    1af4:	cmp	w0, #0x0
    1af8:	b.gt	1b14 <__uuid_generate_time@@UUIDD_PRIVATE+0x54>
    1afc:	mov	w1, #0x6                   	// #6
    1b00:	mov	x0, x20
    1b04:	bl	3018 <uuid_get_template@@UUID_2.31+0x244>
    1b08:	ldrb	w8, [x20]
    1b0c:	orr	w8, w8, #0x1
    1b10:	strb	w8, [x20]
    1b14:	mov	w8, #0x1                   	// #1
    1b18:	strb	w8, [x22, #532]
    1b1c:	add	x8, sp, #0x10
    1b20:	add	x2, x8, #0x8
    1b24:	add	x0, sp, #0xc
    1b28:	add	x1, sp, #0x10
    1b2c:	mov	x3, x21
    1b30:	bl	1cc8 <__uuid_generate_time@@UUIDD_PRIVATE+0x208>
    1b34:	ldrh	w8, [sp, #24]
    1b38:	ldr	w9, [sp, #12]
    1b3c:	ldr	w11, [x20]
    1b40:	ldrh	w12, [x20, #4]
    1b44:	mov	w10, #0x1000                	// #4096
    1b48:	mov	w21, w0
    1b4c:	orr	w8, w8, #0x8000
    1b50:	bfxil	w10, w9, #16, #12
    1b54:	add	x0, sp, #0x10
    1b58:	mov	x1, x19
    1b5c:	strh	w9, [sp, #20]
    1b60:	stur	w11, [sp, #26]
    1b64:	strh	w8, [sp, #24]
    1b68:	strh	w10, [sp, #22]
    1b6c:	strh	w12, [sp, #30]
    1b70:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    1b74:	mov	w0, w21
    1b78:	ldp	x20, x19, [sp, #64]
    1b7c:	ldp	x22, x21, [sp, #48]
    1b80:	ldp	x29, x30, [sp, #32]
    1b84:	add	sp, sp, #0x50
    1b88:	ret
    1b8c:	stp	x29, x30, [sp, #-64]!
    1b90:	str	x28, [sp, #16]
    1b94:	stp	x22, x21, [sp, #32]
    1b98:	stp	x20, x19, [sp, #48]
    1b9c:	mov	x29, sp
    1ba0:	sub	sp, sp, #0x440
    1ba4:	mov	w0, #0x2                   	// #2
    1ba8:	mov	w1, #0x2                   	// #2
    1bac:	mov	w2, wzr
    1bb0:	bl	17c0 <socket@plt>
    1bb4:	tbnz	w0, #31, 1c90 <__uuid_generate_time@@UUIDD_PRIVATE+0x1d0>
    1bb8:	mov	w19, w0
    1bbc:	add	x0, sp, #0x8
    1bc0:	mov	w2, #0x400                 	// #1024
    1bc4:	mov	w1, wzr
    1bc8:	mov	w20, #0x400                 	// #1024
    1bcc:	add	x21, sp, #0x8
    1bd0:	bl	16b0 <memset@plt>
    1bd4:	sub	x2, x29, #0x38
    1bd8:	mov	w1, #0x8912                	// #35090
    1bdc:	mov	w0, w19
    1be0:	stur	w20, [x29, #-56]
    1be4:	stur	x21, [x29, #-48]
    1be8:	bl	18a0 <ioctl@plt>
    1bec:	tbnz	w0, #31, 1ca0 <__uuid_generate_time@@UUIDD_PRIVATE+0x1e0>
    1bf0:	ldur	w20, [x29, #-56]
    1bf4:	cmp	w20, #0x1
    1bf8:	b.lt	1c98 <__uuid_generate_time@@UUIDD_PRIVATE+0x1d8>  // b.tstop
    1bfc:	sub	x8, x29, #0x28
    1c00:	mov	w22, wzr
    1c04:	add	x21, x8, #0x10
    1c08:	b	1c18 <__uuid_generate_time@@UUIDD_PRIVATE+0x158>
    1c0c:	add	w22, w22, #0x28
    1c10:	cmp	w22, w20
    1c14:	b.ge	1c98 <__uuid_generate_time@@UUIDD_PRIVATE+0x1d8>  // b.tcont
    1c18:	ldur	x8, [x29, #-48]
    1c1c:	sub	x0, x29, #0x28
    1c20:	mov	w2, #0x10                  	// #16
    1c24:	add	x1, x8, w22, sxtw
    1c28:	bl	1840 <strncpy@plt>
    1c2c:	sub	x2, x29, #0x28
    1c30:	mov	w1, #0x8927                	// #35111
    1c34:	mov	w0, w19
    1c38:	bl	18a0 <ioctl@plt>
    1c3c:	tbnz	w0, #31, 1c0c <__uuid_generate_time@@UUIDD_PRIVATE+0x14c>
    1c40:	ldurb	w8, [x29, #-22]
    1c44:	ldurb	w9, [x29, #-21]
    1c48:	ldurb	w10, [x29, #-20]
    1c4c:	ldurb	w11, [x29, #-19]
    1c50:	ldurb	w12, [x29, #-18]
    1c54:	orr	w8, w8, w9
    1c58:	ldurb	w9, [x29, #-17]
    1c5c:	orr	w8, w8, w10
    1c60:	orr	w8, w8, w11
    1c64:	orr	w8, w8, w12
    1c68:	orr	w8, w8, w9
    1c6c:	cbz	w8, 1c0c <__uuid_generate_time@@UUIDD_PRIVATE+0x14c>
    1c70:	ldrh	w8, [x21, #6]
    1c74:	ldur	w9, [x21, #2]
    1c78:	adrp	x10, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1c7c:	add	x10, x10, #0x20c
    1c80:	strh	w8, [x10, #4]
    1c84:	str	w9, [x10]
    1c88:	mov	w20, #0x1                   	// #1
    1c8c:	b	1ca4 <__uuid_generate_time@@UUIDD_PRIVATE+0x1e4>
    1c90:	mov	w20, #0xffffffff            	// #-1
    1c94:	b	1cac <__uuid_generate_time@@UUIDD_PRIVATE+0x1ec>
    1c98:	mov	w20, wzr
    1c9c:	b	1ca4 <__uuid_generate_time@@UUIDD_PRIVATE+0x1e4>
    1ca0:	mov	w20, #0xffffffff            	// #-1
    1ca4:	mov	w0, w19
    1ca8:	bl	1710 <close@plt>
    1cac:	mov	w0, w20
    1cb0:	add	sp, sp, #0x440
    1cb4:	ldp	x20, x19, [sp, #48]
    1cb8:	ldp	x22, x21, [sp, #32]
    1cbc:	ldr	x28, [sp, #16]
    1cc0:	ldp	x29, x30, [sp], #64
    1cc4:	ret
    1cc8:	sub	sp, sp, #0x80
    1ccc:	stp	x29, x30, [sp, #48]
    1cd0:	stp	x26, x25, [sp, #64]
    1cd4:	stp	x24, x23, [sp, #80]
    1cd8:	stp	x22, x21, [sp, #96]
    1cdc:	stp	x20, x19, [sp, #112]
    1ce0:	add	x29, sp, #0x30
    1ce4:	mov	x23, x3
    1ce8:	mov	x19, x2
    1cec:	mov	x20, x1
    1cf0:	mov	x21, x0
    1cf4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1cf8:	ldr	x1, [x0, #432]
    1cfc:	add	x0, x0, #0x1b0
    1d00:	blr	x1
    1d04:	mrs	x26, tpidr_el0
    1d08:	ldr	w8, [x26, x0]
    1d0c:	cmn	w8, #0x1
    1d10:	csetm	w22, eq  // eq = none
    1d14:	cmn	w8, #0x2
    1d18:	b.ne	1dc4 <__uuid_generate_time@@UUIDD_PRIVATE+0x304>  // b.any
    1d1c:	mov	w0, wzr
    1d20:	bl	1860 <umask@plt>
    1d24:	mov	w24, w0
    1d28:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    1d2c:	mov	w1, #0x42                  	// #66
    1d30:	add	x0, x0, #0x1cc
    1d34:	movk	w1, #0x8, lsl #16
    1d38:	mov	w2, #0x1b0                 	// #432
    1d3c:	bl	1670 <open@plt>
    1d40:	mov	w8, w0
    1d44:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1d48:	ldr	x1, [x0, #432]
    1d4c:	add	x0, x0, #0x1b0
    1d50:	blr	x1
    1d54:	mov	x25, x0
    1d58:	str	w8, [x26, x0]
    1d5c:	mov	w0, w24
    1d60:	bl	1860 <umask@plt>
    1d64:	ldr	w0, [x26, x25]
    1d68:	cmn	w0, #0x1
    1d6c:	b.eq	1dc0 <__uuid_generate_time@@UUIDD_PRIVATE+0x300>  // b.none
    1d70:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    1d74:	add	x1, x1, #0x1e7
    1d78:	bl	16c0 <fdopen@plt>
    1d7c:	mov	x8, x0
    1d80:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1d84:	ldr	x1, [x0, #416]
    1d88:	add	x0, x0, #0x1a0
    1d8c:	blr	x1
    1d90:	str	x8, [x26, x0]
    1d94:	cbnz	x8, 1dc4 <__uuid_generate_time@@UUIDD_PRIVATE+0x304>
    1d98:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1d9c:	ldr	x1, [x0, #432]
    1da0:	add	x0, x0, #0x1b0
    1da4:	blr	x1
    1da8:	mov	x24, x0
    1dac:	ldr	w0, [x26, x0]
    1db0:	bl	1710 <close@plt>
    1db4:	mov	w22, #0xffffffff            	// #-1
    1db8:	str	w22, [x26, x24]
    1dbc:	b	1dc4 <__uuid_generate_time@@UUIDD_PRIVATE+0x304>
    1dc0:	mov	w22, #0xffffffff            	// #-1
    1dc4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1dc8:	ldr	x1, [x0, #432]
    1dcc:	add	x0, x0, #0x1b0
    1dd0:	blr	x1
    1dd4:	ldr	w8, [x26, x0]
    1dd8:	tbnz	w8, #31, 1e90 <__uuid_generate_time@@UUIDD_PRIVATE+0x3d0>
    1ddc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1de0:	ldr	x1, [x0, #416]
    1de4:	add	x0, x0, #0x1a0
    1de8:	blr	x1
    1dec:	ldr	x0, [x26, x0]
    1df0:	bl	16f0 <rewind@plt>
    1df4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1df8:	ldr	x1, [x0, #432]
    1dfc:	add	x0, x0, #0x1b0
    1e00:	blr	x1
    1e04:	ldr	w0, [x26, x0]
    1e08:	mov	w1, #0x2                   	// #2
    1e0c:	bl	16a0 <flock@plt>
    1e10:	tbz	w0, #31, 1e90 <__uuid_generate_time@@UUIDD_PRIVATE+0x3d0>
    1e14:	bl	1870 <__errno_location@plt>
    1e18:	mov	x24, x0
    1e1c:	b	1e40 <__uuid_generate_time@@UUIDD_PRIVATE+0x380>
    1e20:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1e24:	ldr	x1, [x0, #432]
    1e28:	add	x0, x0, #0x1b0
    1e2c:	blr	x1
    1e30:	ldr	w0, [x26, x0]
    1e34:	mov	w1, #0x2                   	// #2
    1e38:	bl	16a0 <flock@plt>
    1e3c:	tbz	w0, #31, 1e90 <__uuid_generate_time@@UUIDD_PRIVATE+0x3d0>
    1e40:	ldr	w8, [x24]
    1e44:	cmp	w8, #0xb
    1e48:	b.eq	1e20 <__uuid_generate_time@@UUIDD_PRIVATE+0x360>  // b.none
    1e4c:	cmp	w8, #0x4
    1e50:	b.eq	1e20 <__uuid_generate_time@@UUIDD_PRIVATE+0x360>  // b.none
    1e54:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1e58:	ldr	x1, [x0, #416]
    1e5c:	add	x0, x0, #0x1a0
    1e60:	blr	x1
    1e64:	ldr	x0, [x26, x0]
    1e68:	bl	1630 <fclose@plt>
    1e6c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1e70:	ldr	x1, [x0, #432]
    1e74:	add	x0, x0, #0x1b0
    1e78:	blr	x1
    1e7c:	mov	x24, x0
    1e80:	ldr	w0, [x26, x0]
    1e84:	bl	1710 <close@plt>
    1e88:	mov	w22, #0xffffffff            	// #-1
    1e8c:	str	w22, [x26, x24]
    1e90:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1e94:	ldr	x1, [x0, #432]
    1e98:	add	x0, x0, #0x1b0
    1e9c:	blr	x1
    1ea0:	ldr	w8, [x26, x0]
    1ea4:	tbnz	w8, #31, 1f34 <__uuid_generate_time@@UUIDD_PRIVATE+0x474>
    1ea8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1eac:	ldr	x1, [x0, #416]
    1eb0:	add	x0, x0, #0x1a0
    1eb4:	blr	x1
    1eb8:	ldr	x0, [x26, x0]
    1ebc:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    1ec0:	add	x1, x1, #0x1eb
    1ec4:	sub	x2, x29, #0x14
    1ec8:	sub	x3, x29, #0x10
    1ecc:	add	x4, sp, #0x10
    1ed0:	add	x5, sp, #0xc
    1ed4:	bl	1680 <__isoc99_fscanf@plt>
    1ed8:	cmp	w0, #0x4
    1edc:	b.ne	1f34 <__uuid_generate_time@@UUIDD_PRIVATE+0x474>  // b.any
    1ee0:	ldurh	w8, [x29, #-20]
    1ee4:	and	w8, w8, #0x3fff
    1ee8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1eec:	ldr	x1, [x0, #384]
    1ef0:	add	x0, x0, #0x180
    1ef4:	blr	x1
    1ef8:	ldur	x9, [x29, #-16]
    1efc:	strh	w8, [x26, x0]
    1f00:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1f04:	ldr	x1, [x0, #400]
    1f08:	add	x0, x0, #0x190
    1f0c:	blr	x1
    1f10:	ldr	x8, [sp, #16]
    1f14:	ldr	w10, [sp, #12]
    1f18:	add	x11, x26, x0
    1f1c:	stp	x9, x8, [x11]
    1f20:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1f24:	ldr	x1, [x0, #368]
    1f28:	add	x0, x0, #0x170
    1f2c:	blr	x1
    1f30:	str	w10, [x26, x0]
    1f34:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1f38:	ldr	x1, [x0, #400]
    1f3c:	add	x0, x0, #0x190
    1f40:	blr	x1
    1f44:	add	x8, x26, x0
    1f48:	ldp	x9, x8, [x8]
    1f4c:	orr	x8, x8, x9
    1f50:	cbnz	x8, 1fac <__uuid_generate_time@@UUIDD_PRIVATE+0x4ec>
    1f54:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1f58:	ldr	x1, [x0, #384]
    1f5c:	add	x0, x0, #0x180
    1f60:	blr	x1
    1f64:	add	x24, x26, x0
    1f68:	mov	w1, #0x2                   	// #2
    1f6c:	mov	x0, x24
    1f70:	bl	3018 <uuid_get_template@@UUID_2.31+0x244>
    1f74:	ldrh	w8, [x24]
    1f78:	and	w8, w8, #0x3fff
    1f7c:	strh	w8, [x24]
    1f80:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1f84:	ldr	x1, [x0, #400]
    1f88:	add	x0, x0, #0x190
    1f8c:	blr	x1
    1f90:	add	x24, x26, x0
    1f94:	mov	x0, x24
    1f98:	mov	x1, xzr
    1f9c:	bl	16d0 <gettimeofday@plt>
    1fa0:	ldr	x8, [x24]
    1fa4:	sub	x8, x8, #0x1
    1fa8:	str	x8, [x24]
    1fac:	sub	x0, x29, #0x10
    1fb0:	mov	x1, xzr
    1fb4:	bl	16d0 <gettimeofday@plt>
    1fb8:	ldur	x8, [x29, #-16]
    1fbc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1fc0:	ldr	x1, [x0, #400]
    1fc4:	add	x0, x0, #0x190
    1fc8:	blr	x1
    1fcc:	ldr	x9, [x26, x0]
    1fd0:	cmp	x8, x9
    1fd4:	b.lt	2064 <__uuid_generate_time@@UUIDD_PRIVATE+0x5a4>  // b.tstop
    1fd8:	b.ne	2084 <__uuid_generate_time@@UUIDD_PRIVATE+0x5c4>  // b.any
    1fdc:	ldur	x10, [x29, #-8]
    1fe0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    1fe4:	ldr	x1, [x0, #400]
    1fe8:	add	x0, x0, #0x190
    1fec:	blr	x1
    1ff0:	add	x11, x26, x0
    1ff4:	ldr	x11, [x11, #8]
    1ff8:	cmp	x10, x11
    1ffc:	b.lt	2064 <__uuid_generate_time@@UUIDD_PRIVATE+0x5a4>  // b.tstop
    2000:	cmp	x8, x9
    2004:	b.ne	2084 <__uuid_generate_time@@UUIDD_PRIVATE+0x5c4>  // b.any
    2008:	ldur	x9, [x29, #-8]
    200c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2010:	ldr	x1, [x0, #400]
    2014:	add	x0, x0, #0x190
    2018:	blr	x1
    201c:	add	x10, x26, x0
    2020:	ldr	x10, [x10, #8]
    2024:	cmp	x9, x10
    2028:	b.ne	2084 <__uuid_generate_time@@UUIDD_PRIVATE+0x5c4>  // b.any
    202c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2030:	ldr	x1, [x0, #368]
    2034:	add	x0, x0, #0x170
    2038:	blr	x1
    203c:	ldr	w9, [x26, x0]
    2040:	cmp	w9, #0x9
    2044:	b.gt	1fac <__uuid_generate_time@@UUIDD_PRIVATE+0x4ec>
    2048:	add	w9, w9, #0x1
    204c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2050:	ldr	x1, [x0, #368]
    2054:	add	x0, x0, #0x170
    2058:	blr	x1
    205c:	str	w9, [x26, x0]
    2060:	b	20b0 <__uuid_generate_time@@UUIDD_PRIVATE+0x5f0>
    2064:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2068:	ldr	x1, [x0, #384]
    206c:	add	x0, x0, #0x180
    2070:	blr	x1
    2074:	ldrh	w9, [x26, x0]
    2078:	add	w9, w9, #0x1
    207c:	and	w9, w9, #0x3fff
    2080:	strh	w9, [x26, x0]
    2084:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2088:	ldr	x1, [x0, #368]
    208c:	add	x0, x0, #0x170
    2090:	blr	x1
    2094:	str	wzr, [x26, x0]
    2098:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    209c:	ldr	x1, [x0, #400]
    20a0:	add	x0, x0, #0x190
    20a4:	blr	x1
    20a8:	ldur	q0, [x29, #-16]
    20ac:	str	q0, [x26, x0]
    20b0:	ldur	x9, [x29, #-8]
    20b4:	mov	w10, #0xa                   	// #10
    20b8:	mul	x10, x9, x10
    20bc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    20c0:	ldr	x1, [x0, #368]
    20c4:	add	x0, x0, #0x170
    20c8:	blr	x1
    20cc:	mov	w11, #0x9680                	// #38528
    20d0:	ldrsw	x9, [x26, x0]
    20d4:	movk	w11, #0x98, lsl #16
    20d8:	madd	x8, x8, x11, x10
    20dc:	mov	x10, #0x4000                	// #16384
    20e0:	movk	x10, #0x1381, lsl #16
    20e4:	movk	x10, #0x1dd2, lsl #32
    20e8:	add	x8, x8, x9
    20ec:	movk	x10, #0x1b2, lsl #48
    20f0:	add	x24, x8, x10
    20f4:	cbz	x23, 2190 <__uuid_generate_time@@UUIDD_PRIVATE+0x6d0>
    20f8:	ldr	w8, [x23]
    20fc:	cmp	w8, #0x2
    2100:	b.lt	2190 <__uuid_generate_time@@UUIDD_PRIVATE+0x6d0>  // b.tstop
    2104:	add	w8, w9, w8
    2108:	sub	w9, w8, #0x1
    210c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2110:	ldr	x1, [x0, #368]
    2114:	add	x0, x0, #0x170
    2118:	blr	x1
    211c:	mov	w10, #0x6667                	// #26215
    2120:	movk	w10, #0x6666, lsl #16
    2124:	smull	x10, w9, w10
    2128:	lsr	x11, x10, #63
    212c:	asr	x10, x10, #34
    2130:	mov	x8, x0
    2134:	add	w10, w10, w11
    2138:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    213c:	ldr	x1, [x0, #400]
    2140:	add	x0, x0, #0x190
    2144:	blr	x1
    2148:	mov	w12, #0xa                   	// #10
    214c:	add	x11, x26, x0
    2150:	msub	w9, w10, w12, w9
    2154:	str	w9, [x26, x8]
    2158:	ldp	x9, x12, [x11]
    215c:	mov	x13, #0x34db                	// #13531
    2160:	movk	x13, #0xd7b6, lsl #16
    2164:	movk	x13, #0xde82, lsl #32
    2168:	movk	x13, #0x431b, lsl #48
    216c:	add	x10, x12, w10, sxtw
    2170:	smulh	x12, x10, x13
    2174:	mov	w8, #0x4240                	// #16960
    2178:	asr	x13, x12, #18
    217c:	movk	w8, #0xf, lsl #16
    2180:	add	x12, x13, x12, lsr #63
    2184:	add	x9, x9, x12
    2188:	msub	x8, x12, x8, x10
    218c:	stp	x9, x8, [x11]
    2190:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2194:	ldr	x1, [x0, #432]
    2198:	add	x0, x0, #0x1b0
    219c:	blr	x1
    21a0:	ldr	w8, [x26, x0]
    21a4:	tbnz	w8, #31, 22b0 <__uuid_generate_time@@UUIDD_PRIVATE+0x7f0>
    21a8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    21ac:	ldr	x1, [x0, #416]
    21b0:	add	x0, x0, #0x1a0
    21b4:	blr	x1
    21b8:	mov	x23, x0
    21bc:	ldr	x0, [x26, x0]
    21c0:	bl	16f0 <rewind@plt>
    21c4:	ldr	x8, [x26, x23]
    21c8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    21cc:	ldr	x1, [x0, #384]
    21d0:	add	x0, x0, #0x180
    21d4:	blr	x1
    21d8:	ldrh	w2, [x26, x0]
    21dc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    21e0:	ldr	x1, [x0, #400]
    21e4:	add	x0, x0, #0x190
    21e8:	blr	x1
    21ec:	add	x9, x26, x0
    21f0:	ldp	x3, x4, [x9]
    21f4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    21f8:	ldr	x1, [x0, #368]
    21fc:	add	x0, x0, #0x170
    2200:	blr	x1
    2204:	ldr	w5, [x26, x0]
    2208:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    220c:	add	x1, x1, #0x20c
    2210:	mov	x0, x8
    2214:	bl	1890 <fprintf@plt>
    2218:	ldr	x8, [x26, x23]
    221c:	mov	w23, w0
    2220:	mov	x0, x8
    2224:	bl	17d0 <fflush@plt>
    2228:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    222c:	ldr	x1, [x0, #432]
    2230:	add	x0, x0, #0x1b0
    2234:	blr	x1
    2238:	ldr	w0, [x26, x0]
    223c:	sxtw	x1, w23
    2240:	bl	1830 <ftruncate@plt>
    2244:	tbz	w0, #31, 227c <__uuid_generate_time@@UUIDD_PRIVATE+0x7bc>
    2248:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    224c:	ldr	x1, [x0, #416]
    2250:	add	x0, x0, #0x1a0
    2254:	blr	x1
    2258:	ldr	x3, [x26, x0]
    225c:	mov	x23, x0
    2260:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2264:	add	x0, x0, #0x234
    2268:	mov	w1, #0x14                  	// #20
    226c:	mov	w2, #0x1                   	// #1
    2270:	bl	17a0 <fwrite@plt>
    2274:	ldr	x0, [x26, x23]
    2278:	bl	17d0 <fflush@plt>
    227c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2280:	ldr	x1, [x0, #416]
    2284:	add	x0, x0, #0x1a0
    2288:	blr	x1
    228c:	ldr	x0, [x26, x0]
    2290:	bl	16f0 <rewind@plt>
    2294:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2298:	ldr	x1, [x0, #432]
    229c:	add	x0, x0, #0x1b0
    22a0:	blr	x1
    22a4:	ldr	w0, [x26, x0]
    22a8:	mov	w1, #0x8                   	// #8
    22ac:	bl	16a0 <flock@plt>
    22b0:	lsr	x8, x24, #32
    22b4:	str	w8, [x21]
    22b8:	str	w24, [x20]
    22bc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    22c0:	ldr	x1, [x0, #384]
    22c4:	add	x0, x0, #0x180
    22c8:	blr	x1
    22cc:	ldrh	w8, [x26, x0]
    22d0:	mov	w0, w22
    22d4:	strh	w8, [x19]
    22d8:	ldp	x20, x19, [sp, #112]
    22dc:	ldp	x22, x21, [sp, #96]
    22e0:	ldp	x24, x23, [sp, #80]
    22e4:	ldp	x26, x25, [sp, #64]
    22e8:	ldp	x29, x30, [sp, #48]
    22ec:	add	sp, sp, #0x80
    22f0:	ret

00000000000022f4 <uuid_generate_time@@UUID_1.0>:
    22f4:	stp	x29, x30, [sp, #-16]!
    22f8:	mov	x29, sp
    22fc:	bl	2308 <uuid_generate_time@@UUID_1.0+0x14>
    2300:	ldp	x29, x30, [sp], #16
    2304:	ret
    2308:	stp	x29, x30, [sp, #-32]!
    230c:	stp	x20, x19, [sp, #16]
    2310:	mov	x29, sp
    2314:	mov	x19, x0
    2318:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    231c:	ldr	x1, [x0, #464]
    2320:	add	x0, x0, #0x1d0
    2324:	blr	x1
    2328:	mrs	x20, tpidr_el0
    232c:	ldr	w8, [x20, x0]
    2330:	cmp	w8, #0x1
    2334:	b.lt	2378 <uuid_generate_time@@UUID_1.0+0x84>  // b.tstop
    2338:	mov	x0, xzr
    233c:	bl	1660 <time@plt>
    2340:	mov	x8, x0
    2344:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2348:	ldr	x1, [x0, #448]
    234c:	add	x0, x0, #0x1c0
    2350:	blr	x1
    2354:	ldr	x9, [x20, x0]
    2358:	add	x9, x9, #0x1
    235c:	cmp	x8, x9
    2360:	b.le	2378 <uuid_generate_time@@UUID_1.0+0x84>
    2364:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2368:	ldr	x1, [x0, #464]
    236c:	add	x0, x0, #0x1d0
    2370:	blr	x1
    2374:	str	wzr, [x20, x0]
    2378:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    237c:	ldr	x1, [x0, #464]
    2380:	add	x0, x0, #0x1d0
    2384:	blr	x1
    2388:	ldr	w8, [x20, x0]
    238c:	cmp	w8, #0x0
    2390:	b.gt	23cc <uuid_generate_time@@UUID_1.0+0xd8>
    2394:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2398:	ldr	x1, [x0, #464]
    239c:	add	x0, x0, #0x1d0
    23a0:	blr	x1
    23a4:	mov	w8, #0x3e8                 	// #1000
    23a8:	str	w8, [x20, x0]
    23ac:	mov	x0, x19
    23b0:	bl	27a8 <uuid_generate_sha1@@UUID_2.31+0xac>
    23b4:	cbz	w0, 2494 <uuid_generate_time@@UUID_1.0+0x1a0>
    23b8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    23bc:	ldr	x1, [x0, #464]
    23c0:	add	x0, x0, #0x1d0
    23c4:	blr	x1
    23c8:	str	wzr, [x20, x0]
    23cc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    23d0:	ldr	x1, [x0, #464]
    23d4:	add	x0, x0, #0x1d0
    23d8:	blr	x1
    23dc:	ldr	w8, [x20, x0]
    23e0:	subs	w8, w8, #0x1
    23e4:	b.lt	2484 <uuid_generate_time@@UUID_1.0+0x190>  // b.tstop
    23e8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    23ec:	ldr	x1, [x0, #480]
    23f0:	add	x0, x0, #0x1e0
    23f4:	blr	x1
    23f8:	ldr	w9, [x20, x0]
    23fc:	adds	w9, w9, #0x1
    2400:	str	w9, [x20, x0]
    2404:	b.cc	244c <uuid_generate_time@@UUID_1.0+0x158>  // b.lo, b.ul, b.last
    2408:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    240c:	ldr	x1, [x0, #480]
    2410:	add	x0, x0, #0x1e0
    2414:	blr	x1
    2418:	add	x9, x20, x0
    241c:	ldrh	w10, [x9, #4]
    2420:	add	w10, w10, #0x1
    2424:	strh	w10, [x9, #4]
    2428:	tbz	w10, #16, 244c <uuid_generate_time@@UUID_1.0+0x158>
    242c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2430:	ldr	x1, [x0, #480]
    2434:	add	x0, x0, #0x1e0
    2438:	blr	x1
    243c:	add	x9, x20, x0
    2440:	ldrh	w10, [x9, #6]
    2444:	add	w10, w10, #0x1
    2448:	strh	w10, [x9, #6]
    244c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2450:	ldr	x1, [x0, #464]
    2454:	add	x0, x0, #0x1d0
    2458:	blr	x1
    245c:	str	w8, [x20, x0]
    2460:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2464:	ldr	x1, [x0, #480]
    2468:	add	x0, x0, #0x1e0
    246c:	blr	x1
    2470:	add	x0, x20, x0
    2474:	mov	x1, x19
    2478:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    247c:	mov	w0, wzr
    2480:	b	24f4 <uuid_generate_time@@UUID_1.0+0x200>
    2484:	mov	x0, x19
    2488:	mov	x1, xzr
    248c:	bl	1700 <__uuid_generate_time@plt>
    2490:	b	24f4 <uuid_generate_time@@UUID_1.0+0x200>
    2494:	mov	x0, xzr
    2498:	bl	1660 <time@plt>
    249c:	mov	x8, x0
    24a0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    24a4:	ldr	x1, [x0, #448]
    24a8:	add	x0, x0, #0x1c0
    24ac:	blr	x1
    24b0:	str	x8, [x20, x0]
    24b4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    24b8:	ldr	x1, [x0, #480]
    24bc:	add	x0, x0, #0x1e0
    24c0:	blr	x1
    24c4:	add	x1, x20, x0
    24c8:	mov	x0, x19
    24cc:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    24d0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    24d4:	ldr	x1, [x0, #464]
    24d8:	add	x0, x0, #0x1d0
    24dc:	blr	x1
    24e0:	mov	x8, x0
    24e4:	ldr	w9, [x20, x8]
    24e8:	mov	w0, wzr
    24ec:	sub	w9, w9, #0x1
    24f0:	str	w9, [x20, x8]
    24f4:	ldp	x20, x19, [sp, #16]
    24f8:	ldp	x29, x30, [sp], #32
    24fc:	ret

0000000000002500 <uuid_generate_time_safe@@UUID_2.20>:
    2500:	stp	x29, x30, [sp, #-16]!
    2504:	mov	x29, sp
    2508:	bl	2308 <uuid_generate_time@@UUID_1.0+0x14>
    250c:	ldp	x29, x30, [sp], #16
    2510:	ret

0000000000002514 <__uuid_generate_random@@UUIDD_PRIVATE>:
    2514:	sub	sp, sp, #0x40
    2518:	stp	x20, x19, [sp, #48]
    251c:	mov	x19, x0
    2520:	stp	x29, x30, [sp, #32]
    2524:	add	x29, sp, #0x20
    2528:	cbz	x1, 25a0 <__uuid_generate_random@@UUIDD_PRIVATE+0x8c>
    252c:	ldr	w8, [x1]
    2530:	cmp	w8, #0x0
    2534:	csinc	w20, w8, wzr, ne  // ne = any
    2538:	cmp	w20, #0x1
    253c:	b.lt	2590 <__uuid_generate_random@@UUIDD_PRIVATE+0x7c>  // b.tstop
    2540:	add	x0, sp, #0x10
    2544:	mov	w1, #0x10                  	// #16
    2548:	bl	3018 <uuid_get_template@@UUID_2.31+0x244>
    254c:	add	x0, sp, #0x10
    2550:	mov	x1, sp
    2554:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2558:	ldrh	w8, [sp, #8]
    255c:	ldrh	w9, [sp, #6]
    2560:	mov	w10, #0x8000                	// #32768
    2564:	mov	w11, #0x4000                	// #16384
    2568:	bfxil	w10, w8, #0, #14
    256c:	bfxil	w11, w9, #0, #12
    2570:	mov	x0, sp
    2574:	mov	x1, x19
    2578:	strh	w10, [sp, #8]
    257c:	strh	w11, [sp, #6]
    2580:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    2584:	subs	w20, w20, #0x1
    2588:	add	x19, x19, #0x10
    258c:	b.ne	2540 <__uuid_generate_random@@UUIDD_PRIVATE+0x2c>  // b.any
    2590:	ldp	x20, x19, [sp, #48]
    2594:	ldp	x29, x30, [sp, #32]
    2598:	add	sp, sp, #0x40
    259c:	ret
    25a0:	mov	w20, #0x1                   	// #1
    25a4:	cmp	w20, #0x1
    25a8:	b.ge	2540 <__uuid_generate_random@@UUIDD_PRIVATE+0x2c>  // b.tcont
    25ac:	b	2590 <__uuid_generate_random@@UUIDD_PRIVATE+0x7c>

00000000000025b0 <uuid_generate_random@@UUID_1.0>:
    25b0:	sub	sp, sp, #0x20
    25b4:	stp	x29, x30, [sp, #16]
    25b8:	add	x29, sp, #0x10
    25bc:	mov	w8, #0x1                   	// #1
    25c0:	sub	x1, x29, #0x4
    25c4:	stur	w8, [x29, #-4]
    25c8:	bl	17e0 <__uuid_generate_random@plt>
    25cc:	ldp	x29, x30, [sp, #16]
    25d0:	add	sp, sp, #0x20
    25d4:	ret

00000000000025d8 <uuid_generate@@UUID_1.0>:
    25d8:	stp	x29, x30, [sp, #-32]!
    25dc:	str	x19, [sp, #16]
    25e0:	mov	x29, sp
    25e4:	mov	x19, x0
    25e8:	bl	2610 <uuid_generate@@UUID_1.0+0x38>
    25ec:	cbz	w0, 25fc <uuid_generate@@UUID_1.0+0x24>
    25f0:	mov	x0, x19
    25f4:	bl	1770 <uuid_generate_random@plt>
    25f8:	b	2604 <uuid_generate@@UUID_1.0+0x2c>
    25fc:	mov	x0, x19
    2600:	bl	1640 <uuid_generate_time@plt>
    2604:	ldr	x19, [sp, #16]
    2608:	ldp	x29, x30, [sp], #32
    260c:	ret
    2610:	stp	x29, x30, [sp, #-16]!
    2614:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2618:	add	x0, x0, #0x264
    261c:	mov	w1, #0x4                   	// #4
    2620:	mov	x29, sp
    2624:	bl	1740 <access@plt>
    2628:	cbz	w0, 264c <uuid_generate@@UUID_1.0+0x74>
    262c:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2630:	add	x0, x0, #0x270
    2634:	mov	w1, #0x4                   	// #4
    2638:	bl	1740 <access@plt>
    263c:	cmp	w0, #0x0
    2640:	cset	w0, eq  // eq = none
    2644:	ldp	x29, x30, [sp], #16
    2648:	ret
    264c:	mov	w0, #0x1                   	// #1
    2650:	ldp	x29, x30, [sp], #16
    2654:	ret

0000000000002658 <uuid_generate_md5@@UUID_2.31>:
    2658:	sub	sp, sp, #0xb0
    265c:	stp	x22, x21, [sp, #144]
    2660:	mov	x22, x0
    2664:	add	x0, sp, #0x28
    2668:	stp	x29, x30, [sp, #128]
    266c:	stp	x20, x19, [sp, #160]
    2670:	add	x29, sp, #0x80
    2674:	mov	x19, x3
    2678:	mov	x20, x2
    267c:	mov	x21, x1
    2680:	bl	323c <uuid_get_template@@UUID_2.31+0x468>
    2684:	add	x0, sp, #0x28
    2688:	mov	w2, #0x10                  	// #16
    268c:	mov	x1, x21
    2690:	bl	3268 <uuid_get_template@@UUID_2.31+0x494>
    2694:	add	x0, sp, #0x28
    2698:	mov	x1, x20
    269c:	mov	w2, w19
    26a0:	bl	3268 <uuid_get_template@@UUID_2.31+0x494>
    26a4:	add	x0, sp, #0x18
    26a8:	add	x1, sp, #0x28
    26ac:	bl	3d58 <uuid_get_template@@UUID_2.31+0xf84>
    26b0:	add	x0, sp, #0x18
    26b4:	add	x1, sp, #0x8
    26b8:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    26bc:	ldrh	w8, [sp, #16]
    26c0:	ldrh	w9, [sp, #14]
    26c4:	mov	w10, #0x8000                	// #32768
    26c8:	mov	w11, #0x3000                	// #12288
    26cc:	bfxil	w10, w8, #0, #14
    26d0:	bfxil	w11, w9, #0, #12
    26d4:	add	x0, sp, #0x8
    26d8:	mov	x1, x22
    26dc:	strh	w10, [sp, #16]
    26e0:	strh	w11, [sp, #14]
    26e4:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    26e8:	ldp	x20, x19, [sp, #160]
    26ec:	ldp	x22, x21, [sp, #144]
    26f0:	ldp	x29, x30, [sp, #128]
    26f4:	add	sp, sp, #0xb0
    26f8:	ret

00000000000026fc <uuid_generate_sha1@@UUID_2.31>:
    26fc:	sub	sp, sp, #0xd0
    2700:	stp	x22, x21, [sp, #176]
    2704:	mov	x22, x0
    2708:	add	x0, sp, #0x40
    270c:	stp	x29, x30, [sp, #160]
    2710:	stp	x20, x19, [sp, #192]
    2714:	add	x29, sp, #0xa0
    2718:	mov	x19, x3
    271c:	mov	x20, x2
    2720:	mov	x21, x1
    2724:	bl	4f3c <uuid_get_template@@UUID_2.31+0x2168>
    2728:	add	x0, sp, #0x40
    272c:	mov	w2, #0x10                  	// #16
    2730:	mov	x1, x21
    2734:	bl	4f74 <uuid_get_template@@UUID_2.31+0x21a0>
    2738:	add	x0, sp, #0x40
    273c:	mov	x1, x20
    2740:	mov	w2, w19
    2744:	bl	4f74 <uuid_get_template@@UUID_2.31+0x21a0>
    2748:	add	x0, sp, #0x2c
    274c:	add	x1, sp, #0x40
    2750:	bl	5064 <uuid_get_template@@UUID_2.31+0x2290>
    2754:	ldur	q0, [sp, #44]
    2758:	add	x0, sp, #0x10
    275c:	mov	x1, sp
    2760:	str	q0, [sp, #16]
    2764:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2768:	ldrh	w8, [sp, #8]
    276c:	ldrh	w9, [sp, #6]
    2770:	mov	w10, #0x8000                	// #32768
    2774:	mov	w11, #0x5000                	// #20480
    2778:	bfxil	w10, w8, #0, #14
    277c:	bfxil	w11, w9, #0, #12
    2780:	mov	x0, sp
    2784:	mov	x1, x22
    2788:	strh	w10, [sp, #8]
    278c:	strh	w11, [sp, #6]
    2790:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    2794:	ldp	x20, x19, [sp, #192]
    2798:	ldp	x22, x21, [sp, #176]
    279c:	ldp	x29, x30, [sp, #160]
    27a0:	add	sp, sp, #0xd0
    27a4:	ret
    27a8:	sub	sp, sp, #0xf0
    27ac:	stp	x29, x30, [sp, #192]
    27b0:	stp	x20, x19, [sp, #224]
    27b4:	add	x29, sp, #0xc0
    27b8:	mov	x19, x0
    27bc:	mov	w0, #0x1                   	// #1
    27c0:	mov	w1, #0x1                   	// #1
    27c4:	mov	w2, wzr
    27c8:	stp	x22, x21, [sp, #208]
    27cc:	stur	wzr, [x29, #-68]
    27d0:	mov	w21, #0x1                   	// #1
    27d4:	bl	17c0 <socket@plt>
    27d8:	tbnz	w0, #31, 28b0 <uuid_generate_sha1@@UUID_2.31+0x1b4>
    27dc:	add	x8, sp, #0x8
    27e0:	mov	w20, w0
    27e4:	orr	x0, x8, #0x2
    27e8:	strh	w21, [sp, #8]
    27ec:	bl	28c8 <uuid_generate_sha1@@UUID_2.31+0x1cc>
    27f0:	add	x1, sp, #0x8
    27f4:	mov	w2, #0x6e                  	// #110
    27f8:	mov	w0, w20
    27fc:	bl	1790 <connect@plt>
    2800:	tbnz	w0, #31, 28a8 <uuid_generate_sha1@@UUID_2.31+0x1ac>
    2804:	mov	w8, #0x4                   	// #4
    2808:	sturb	w8, [x29, #-64]
    280c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2810:	ldr	x1, [x0, #464]
    2814:	add	x0, x0, #0x1d0
    2818:	blr	x1
    281c:	mrs	x22, tpidr_el0
    2820:	ldr	w8, [x22, x0]
    2824:	sub	x1, x29, #0x40
    2828:	mov	w2, #0x5                   	// #5
    282c:	mov	w0, w20
    2830:	stur	w8, [x29, #-63]
    2834:	bl	1730 <write@plt>
    2838:	cmp	x0, #0x1
    283c:	b.lt	28a8 <uuid_generate_sha1@@UUID_2.31+0x1ac>  // b.tstop
    2840:	sub	x1, x29, #0x44
    2844:	mov	w2, #0x4                   	// #4
    2848:	mov	w0, w20
    284c:	bl	28ec <uuid_generate_sha1@@UUID_2.31+0x1f0>
    2850:	tbnz	x0, #63, 28a8 <uuid_generate_sha1@@UUID_2.31+0x1ac>
    2854:	ldur	w8, [x29, #-68]
    2858:	cmp	w8, #0x14
    285c:	b.ne	28a8 <uuid_generate_sha1@@UUID_2.31+0x1ac>  // b.any
    2860:	sub	x1, x29, #0x40
    2864:	mov	w2, #0x14                  	// #20
    2868:	mov	w0, w20
    286c:	bl	28ec <uuid_generate_sha1@@UUID_2.31+0x1f0>
    2870:	mov	x21, x0
    2874:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2878:	ldr	x1, [x0, #464]
    287c:	add	x0, x0, #0x1d0
    2880:	blr	x1
    2884:	ldr	w8, [x22, x0]
    2888:	ldur	q0, [x29, #-64]
    288c:	mov	w0, w20
    2890:	stur	w8, [x29, #-48]
    2894:	str	q0, [x19]
    2898:	bl	1710 <close@plt>
    289c:	cmp	x21, #0x14
    28a0:	csetm	w0, ne  // ne = any
    28a4:	b	28b4 <uuid_generate_sha1@@UUID_2.31+0x1b8>
    28a8:	mov	w0, w20
    28ac:	bl	1710 <close@plt>
    28b0:	mov	w0, #0xffffffff            	// #-1
    28b4:	ldp	x20, x19, [sp, #224]
    28b8:	ldp	x22, x21, [sp, #208]
    28bc:	ldp	x29, x30, [sp, #192]
    28c0:	add	sp, sp, #0xf0
    28c4:	ret
    28c8:	stp	x29, x30, [sp, #-16]!
    28cc:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    28d0:	add	x1, x1, #0x249
    28d4:	mov	w2, #0x6b                  	// #107
    28d8:	mov	x29, sp
    28dc:	bl	1840 <strncpy@plt>
    28e0:	strb	wzr, [x0, #107]
    28e4:	ldp	x29, x30, [sp], #16
    28e8:	ret
    28ec:	stp	x29, x30, [sp, #-64]!
    28f0:	stp	x22, x21, [sp, #32]
    28f4:	stp	x20, x19, [sp, #48]
    28f8:	mov	x20, x1
    28fc:	mov	w21, w0
    2900:	mov	x0, x1
    2904:	mov	w1, wzr
    2908:	stp	x24, x23, [sp, #16]
    290c:	mov	x29, sp
    2910:	mov	x19, x2
    2914:	bl	16b0 <memset@plt>
    2918:	cmp	x19, #0x0
    291c:	cset	w23, eq  // eq = none
    2920:	mov	x22, xzr
    2924:	cbz	x19, 2994 <uuid_generate_sha1@@UUID_2.31+0x298>
    2928:	mov	w24, #0x6                   	// #6
    292c:	mov	w0, w21
    2930:	mov	x1, x20
    2934:	mov	x2, x19
    2938:	bl	17f0 <read@plt>
    293c:	cmp	x0, #0x0
    2940:	b.gt	2974 <uuid_generate_sha1@@UUID_2.31+0x278>
    2944:	tbz	x0, #63, 298c <uuid_generate_sha1@@UUID_2.31+0x290>
    2948:	bl	1870 <__errno_location@plt>
    294c:	ldr	w8, [x0]
    2950:	cmp	w8, #0xb
    2954:	b.eq	2960 <uuid_generate_sha1@@UUID_2.31+0x264>  // b.none
    2958:	cmp	w8, #0x4
    295c:	b.ne	298c <uuid_generate_sha1@@UUID_2.31+0x290>  // b.any
    2960:	subs	w24, w24, #0x1
    2964:	b.eq	298c <uuid_generate_sha1@@UUID_2.31+0x290>  // b.none
    2968:	bl	29ac <uuid_generate_sha1@@UUID_2.31+0x2b0>
    296c:	tbz	w23, #0, 292c <uuid_generate_sha1@@UUID_2.31+0x230>
    2970:	b	2994 <uuid_generate_sha1@@UUID_2.31+0x298>
    2974:	subs	x19, x19, x0
    2978:	add	x20, x20, x0
    297c:	add	x22, x0, x22
    2980:	cset	w23, eq  // eq = none
    2984:	cbnz	x19, 2928 <uuid_generate_sha1@@UUID_2.31+0x22c>
    2988:	b	2994 <uuid_generate_sha1@@UUID_2.31+0x298>
    298c:	cmp	x22, #0x0
    2990:	csinv	x22, x22, xzr, ne  // ne = any
    2994:	mov	x0, x22
    2998:	ldp	x20, x19, [sp, #48]
    299c:	ldp	x22, x21, [sp, #32]
    29a0:	ldp	x24, x23, [sp, #16]
    29a4:	ldp	x29, x30, [sp], #64
    29a8:	ret
    29ac:	sub	sp, sp, #0x20
    29b0:	mov	w8, #0xb280                	// #45696
    29b4:	movk	w8, #0xee6, lsl #16
    29b8:	mov	x0, sp
    29bc:	mov	x1, xzr
    29c0:	stp	x29, x30, [sp, #16]
    29c4:	add	x29, sp, #0x10
    29c8:	stp	xzr, x8, [sp]
    29cc:	bl	1780 <nanosleep@plt>
    29d0:	ldp	x29, x30, [sp, #16]
    29d4:	add	sp, sp, #0x20
    29d8:	ret

00000000000029dc <uuid_is_null@@UUID_1.0>:
    29dc:	mov	x8, xzr
    29e0:	ldrb	w9, [x0, x8]
    29e4:	cbnz	w9, 29fc <uuid_is_null@@UUID_1.0+0x20>
    29e8:	add	x8, x8, #0x1
    29ec:	cmp	w8, #0x10
    29f0:	b.ne	29e0 <uuid_is_null@@UUID_1.0+0x4>  // b.any
    29f4:	mov	w0, #0x1                   	// #1
    29f8:	ret
    29fc:	mov	w0, wzr
    2a00:	ret
    2a04:	ldr	w8, [x0]
    2a08:	rev	w8, w8
    2a0c:	str	w8, [x1]
    2a10:	ldrh	w8, [x0, #4]
    2a14:	rev	w8, w8
    2a18:	lsr	w8, w8, #16
    2a1c:	strh	w8, [x1, #4]
    2a20:	ldrh	w8, [x0, #6]
    2a24:	rev	w8, w8
    2a28:	lsr	w8, w8, #16
    2a2c:	strh	w8, [x1, #6]
    2a30:	ldrh	w8, [x0, #8]
    2a34:	rev	w8, w8
    2a38:	lsr	w8, w8, #16
    2a3c:	strh	w8, [x1, #8]
    2a40:	ldrh	w8, [x0, #14]
    2a44:	ldur	w9, [x0, #10]
    2a48:	strh	w8, [x1, #14]
    2a4c:	stur	w9, [x1, #10]
    2a50:	ret

0000000000002a54 <uuid_parse@@UUID_1.0>:
    2a54:	sub	sp, sp, #0x50
    2a58:	stp	x29, x30, [sp, #16]
    2a5c:	str	x23, [sp, #32]
    2a60:	stp	x22, x21, [sp, #48]
    2a64:	stp	x20, x19, [sp, #64]
    2a68:	add	x29, sp, #0x10
    2a6c:	mov	x19, x1
    2a70:	mov	x20, x0
    2a74:	bl	15f0 <strlen@plt>
    2a78:	cmp	x0, #0x24
    2a7c:	b.ne	2ae8 <uuid_parse@@UUID_1.0+0x94>  // b.any
    2a80:	mov	w23, #0x2100                	// #8448
    2a84:	mov	x21, xzr
    2a88:	mov	w22, #0x1                   	// #1
    2a8c:	movk	w23, #0x84, lsl #16
    2a90:	b	2aac <uuid_parse@@UUID_1.0+0x58>
    2a94:	ldrb	w8, [x20, x21]
    2a98:	cmp	w8, #0x2d
    2a9c:	b.ne	2ae8 <uuid_parse@@UUID_1.0+0x94>  // b.any
    2aa0:	add	x21, x21, #0x1
    2aa4:	cmp	w21, #0x25
    2aa8:	b.eq	2af0 <uuid_parse@@UUID_1.0+0x9c>  // b.none
    2aac:	cmp	w21, #0x24
    2ab0:	b.hi	2ad4 <uuid_parse@@UUID_1.0+0x80>  // b.pmore
    2ab4:	and	x8, x21, #0xffffffff
    2ab8:	lsl	x9, x22, x8
    2abc:	tst	x9, x23
    2ac0:	b.ne	2a94 <uuid_parse@@UUID_1.0+0x40>  // b.any
    2ac4:	cmp	x8, #0x24
    2ac8:	b.ne	2ad4 <uuid_parse@@UUID_1.0+0x80>  // b.any
    2acc:	ldrb	w8, [x20, x21]
    2ad0:	cbz	w8, 2aa0 <uuid_parse@@UUID_1.0+0x4c>
    2ad4:	bl	1760 <__ctype_b_loc@plt>
    2ad8:	ldr	x8, [x0]
    2adc:	ldrsb	x9, [x20, x21]
    2ae0:	ldrh	w8, [x8, x9, lsl #1]
    2ae4:	tbnz	w8, #12, 2aa0 <uuid_parse@@UUID_1.0+0x4c>
    2ae8:	mov	w0, #0xffffffff            	// #-1
    2aec:	b	2b94 <uuid_parse@@UUID_1.0+0x140>
    2af0:	mov	w2, #0x10                  	// #16
    2af4:	mov	x0, x20
    2af8:	mov	x1, xzr
    2afc:	bl	15e0 <strtoul@plt>
    2b00:	str	w0, [sp]
    2b04:	add	x0, x20, #0x9
    2b08:	mov	w2, #0x10                  	// #16
    2b0c:	mov	x1, xzr
    2b10:	bl	15e0 <strtoul@plt>
    2b14:	strh	w0, [sp, #4]
    2b18:	add	x0, x20, #0xe
    2b1c:	mov	w2, #0x10                  	// #16
    2b20:	mov	x1, xzr
    2b24:	bl	15e0 <strtoul@plt>
    2b28:	strh	w0, [sp, #6]
    2b2c:	add	x0, x20, #0x13
    2b30:	mov	w2, #0x10                  	// #16
    2b34:	mov	x1, xzr
    2b38:	bl	15e0 <strtoul@plt>
    2b3c:	add	x20, x20, #0x18
    2b40:	mov	w21, #0xa                   	// #10
    2b44:	mov	x22, sp
    2b48:	strh	w0, [sp, #8]
    2b4c:	strb	wzr, [x29, #30]
    2b50:	ldrb	w8, [x20]
    2b54:	add	x0, x29, #0x1c
    2b58:	mov	w2, #0x10                  	// #16
    2b5c:	mov	x1, xzr
    2b60:	strb	w8, [x29, #28]
    2b64:	ldrb	w8, [x20, #1]
    2b68:	strb	w8, [x29, #29]
    2b6c:	bl	15e0 <strtoul@plt>
    2b70:	strb	w0, [x22, x21]
    2b74:	add	x21, x21, #0x1
    2b78:	cmp	x21, #0x10
    2b7c:	add	x20, x20, #0x2
    2b80:	b.ne	2b50 <uuid_parse@@UUID_1.0+0xfc>  // b.any
    2b84:	mov	x0, sp
    2b88:	mov	x1, x19
    2b8c:	bl	2a04 <uuid_is_null@@UUID_1.0+0x28>
    2b90:	mov	w0, wzr
    2b94:	ldp	x20, x19, [sp, #64]
    2b98:	ldp	x22, x21, [sp, #48]
    2b9c:	ldr	x23, [sp, #32]
    2ba0:	ldp	x29, x30, [sp, #16]
    2ba4:	add	sp, sp, #0x50
    2ba8:	ret
    2bac:	ldr	w8, [x0]
    2bb0:	rev	w8, w8
    2bb4:	str	w8, [x1]
    2bb8:	ldrh	w8, [x0, #4]
    2bbc:	rev	w8, w8
    2bc0:	lsr	w8, w8, #16
    2bc4:	strh	w8, [x1, #4]
    2bc8:	ldrh	w8, [x0, #6]
    2bcc:	rev	w8, w8
    2bd0:	lsr	w8, w8, #16
    2bd4:	strh	w8, [x1, #6]
    2bd8:	ldrh	w8, [x0, #8]
    2bdc:	rev	w8, w8
    2be0:	lsr	w8, w8, #16
    2be4:	strh	w8, [x1, #8]
    2be8:	ldrh	w8, [x0, #14]
    2bec:	ldur	w9, [x0, #10]
    2bf0:	strh	w8, [x1, #14]
    2bf4:	stur	w9, [x1, #10]
    2bf8:	ret

0000000000002bfc <uuid_unparse_lower@@UUID_1.0>:
    2bfc:	stp	x29, x30, [sp, #-16]!
    2c00:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2c04:	add	x2, x2, #0x27d
    2c08:	mov	x29, sp
    2c0c:	bl	2c18 <uuid_unparse_lower@@UUID_1.0+0x1c>
    2c10:	ldp	x29, x30, [sp], #16
    2c14:	ret
    2c18:	sub	sp, sp, #0x60
    2c1c:	stp	x29, x30, [sp, #64]
    2c20:	add	x29, sp, #0x40
    2c24:	stp	x20, x19, [sp, #80]
    2c28:	mov	x20, x1
    2c2c:	sub	x1, x29, #0x10
    2c30:	mov	x19, x2
    2c34:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2c38:	ldurh	w8, [x29, #-8]
    2c3c:	ldur	w2, [x29, #-16]
    2c40:	ldurh	w3, [x29, #-12]
    2c44:	ldurh	w4, [x29, #-10]
    2c48:	ldurb	w7, [x29, #-6]
    2c4c:	ldurb	w9, [x29, #-5]
    2c50:	ldurb	w10, [x29, #-4]
    2c54:	ldurb	w11, [x29, #-3]
    2c58:	ldurb	w12, [x29, #-2]
    2c5c:	ldurb	w13, [x29, #-1]
    2c60:	lsr	w5, w8, #8
    2c64:	and	w6, w8, #0xff
    2c68:	mov	x0, x20
    2c6c:	mov	x1, x19
    2c70:	str	w13, [sp, #32]
    2c74:	str	w12, [sp, #24]
    2c78:	str	w11, [sp, #16]
    2c7c:	str	w10, [sp, #8]
    2c80:	str	w9, [sp]
    2c84:	bl	1610 <sprintf@plt>
    2c88:	ldp	x20, x19, [sp, #80]
    2c8c:	ldp	x29, x30, [sp, #64]
    2c90:	add	sp, sp, #0x60
    2c94:	ret

0000000000002c98 <uuid_unparse_upper@@UUID_1.0>:
    2c98:	stp	x29, x30, [sp, #-16]!
    2c9c:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2ca0:	add	x2, x2, #0x2ae
    2ca4:	mov	x29, sp
    2ca8:	bl	2c18 <uuid_unparse_lower@@UUID_1.0+0x1c>
    2cac:	ldp	x29, x30, [sp], #16
    2cb0:	ret

0000000000002cb4 <uuid_unparse@@UUID_1.0>:
    2cb4:	stp	x29, x30, [sp, #-16]!
    2cb8:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2cbc:	add	x2, x2, #0x27d
    2cc0:	mov	x29, sp
    2cc4:	bl	2c18 <uuid_unparse_lower@@UUID_1.0+0x1c>
    2cc8:	ldp	x29, x30, [sp], #16
    2ccc:	ret

0000000000002cd0 <uuid_time@@UUID_1.0>:
    2cd0:	sub	sp, sp, #0x30
    2cd4:	str	x19, [sp, #32]
    2cd8:	mov	x19, x1
    2cdc:	mov	x1, sp
    2ce0:	stp	x29, x30, [sp, #16]
    2ce4:	add	x29, sp, #0x10
    2ce8:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2cec:	ldrh	w8, [sp, #4]
    2cf0:	ldrh	w9, [sp, #6]
    2cf4:	ldr	w10, [sp]
    2cf8:	mov	x11, #0xc000                	// #49152
    2cfc:	movk	x11, #0xec7e, lsl #16
    2d00:	and	w9, w9, #0xfff
    2d04:	bfi	x10, x8, #32, #16
    2d08:	bfi	x10, x9, #48, #12
    2d0c:	mov	x9, #0x42bd                	// #17085
    2d10:	movk	x11, #0xe22d, lsl #32
    2d14:	movk	x9, #0xe57a, lsl #16
    2d18:	movk	x11, #0xfe4d, lsl #48
    2d1c:	movk	x9, #0x94d5, lsl #32
    2d20:	add	x8, x10, x11
    2d24:	movk	x9, #0xd6bf, lsl #48
    2d28:	umulh	x9, x8, x9
    2d2c:	lsr	x0, x9, #23
    2d30:	cbz	x19, 2d54 <uuid_time@@UUID_1.0+0x84>
    2d34:	mov	w9, #0x9680                	// #38528
    2d38:	movk	w9, #0x98, lsl #16
    2d3c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
    2d40:	movk	x10, #0xcccd
    2d44:	msub	x8, x0, x9, x8
    2d48:	umulh	x8, x8, x10
    2d4c:	lsr	x8, x8, #3
    2d50:	stp	x0, x8, [x19]
    2d54:	ldr	x19, [sp, #32]
    2d58:	ldp	x29, x30, [sp, #16]
    2d5c:	add	sp, sp, #0x30
    2d60:	ret

0000000000002d64 <uuid_type@@UUID_1.0>:
    2d64:	sub	sp, sp, #0x20
    2d68:	mov	x1, sp
    2d6c:	stp	x29, x30, [sp, #16]
    2d70:	add	x29, sp, #0x10
    2d74:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2d78:	ldrh	w8, [sp, #6]
    2d7c:	ldp	x29, x30, [sp, #16]
    2d80:	lsr	w0, w8, #12
    2d84:	add	sp, sp, #0x20
    2d88:	ret

0000000000002d8c <uuid_variant@@UUID_1.0>:
    2d8c:	sub	sp, sp, #0x20
    2d90:	mov	x1, sp
    2d94:	stp	x29, x30, [sp, #16]
    2d98:	add	x29, sp, #0x10
    2d9c:	bl	2bac <uuid_parse@@UUID_1.0+0x158>
    2da0:	ldrh	w8, [sp, #8]
    2da4:	tbnz	w8, #15, 2db0 <uuid_variant@@UUID_1.0+0x24>
    2da8:	mov	w0, wzr
    2dac:	b	2dc8 <uuid_variant@@UUID_1.0+0x3c>
    2db0:	tbnz	w8, #14, 2dbc <uuid_variant@@UUID_1.0+0x30>
    2db4:	mov	w0, #0x1                   	// #1
    2db8:	b	2dc8 <uuid_variant@@UUID_1.0+0x3c>
    2dbc:	tst	w8, #0x2000
    2dc0:	mov	w8, #0x2                   	// #2
    2dc4:	cinc	w0, w8, ne  // ne = any
    2dc8:	ldp	x29, x30, [sp, #16]
    2dcc:	add	sp, sp, #0x20
    2dd0:	ret

0000000000002dd4 <uuid_get_template@@UUID_2.31>:
    2dd4:	stp	x29, x30, [sp, #-32]!
    2dd8:	stp	x20, x19, [sp, #16]
    2ddc:	mov	x29, sp
    2de0:	cbz	x0, 2e64 <uuid_get_template@@UUID_2.31+0x90>
    2de4:	ldrb	w8, [x0]
    2de8:	mov	x19, x0
    2dec:	cbz	w8, 2e64 <uuid_get_template@@UUID_2.31+0x90>
    2df0:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2df4:	add	x1, x1, #0x2df
    2df8:	mov	x0, x19
    2dfc:	bl	1750 <strcmp@plt>
    2e00:	cbz	w0, 2e78 <uuid_get_template@@UUID_2.31+0xa4>
    2e04:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e08:	add	x1, x1, #0x2e3
    2e0c:	mov	x0, x19
    2e10:	bl	1750 <strcmp@plt>
    2e14:	cbz	w0, 2e84 <uuid_get_template@@UUID_2.31+0xb0>
    2e18:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e1c:	add	x1, x1, #0x2e7
    2e20:	mov	x0, x19
    2e24:	bl	1750 <strcmp@plt>
    2e28:	cbz	w0, 2e90 <uuid_get_template@@UUID_2.31+0xbc>
    2e2c:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e30:	add	x1, x1, #0x2eb
    2e34:	mov	x0, x19
    2e38:	bl	1750 <strcmp@plt>
    2e3c:	adrp	x20, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e40:	add	x20, x20, #0x326
    2e44:	cbz	w0, 2e68 <uuid_get_template@@UUID_2.31+0x94>
    2e48:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e4c:	add	x1, x1, #0x2f0
    2e50:	mov	x0, x19
    2e54:	bl	1750 <strcmp@plt>
    2e58:	cmp	w0, #0x0
    2e5c:	csel	x0, x20, xzr, eq  // eq = none
    2e60:	b	2e6c <uuid_get_template@@UUID_2.31+0x98>
    2e64:	mov	x20, xzr
    2e68:	mov	x0, x20
    2e6c:	ldp	x20, x19, [sp, #16]
    2e70:	ldp	x29, x30, [sp], #32
    2e74:	ret
    2e78:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e7c:	add	x0, x0, #0x2f6
    2e80:	b	2e6c <uuid_get_template@@UUID_2.31+0x98>
    2e84:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e88:	add	x0, x0, #0x306
    2e8c:	b	2e6c <uuid_get_template@@UUID_2.31+0x98>
    2e90:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2e94:	add	x0, x0, #0x316
    2e98:	b	2e6c <uuid_get_template@@UUID_2.31+0x98>
    2e9c:	stp	x29, x30, [sp, #-32]!
    2ea0:	stp	x20, x19, [sp, #16]
    2ea4:	mov	x29, sp
    2ea8:	mov	w19, w1
    2eac:	mov	w20, w0
    2eb0:	bl	16e0 <random@plt>
    2eb4:	sub	w8, w19, w20
    2eb8:	add	w8, w8, #0x1
    2ebc:	sxtw	x9, w8
    2ec0:	sdiv	x9, x0, x9
    2ec4:	msub	w8, w9, w8, w0
    2ec8:	add	w0, w8, w20
    2ecc:	ldp	x20, x19, [sp, #16]
    2ed0:	ldp	x29, x30, [sp], #32
    2ed4:	ret
    2ed8:	stp	x29, x30, [sp, #-32]!
    2edc:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2ee0:	add	x0, x0, #0x270
    2ee4:	mov	w1, #0x80000               	// #524288
    2ee8:	str	x19, [sp, #16]
    2eec:	mov	x29, sp
    2ef0:	bl	1670 <open@plt>
    2ef4:	mov	w19, w0
    2ef8:	cmn	w0, #0x1
    2efc:	b.eq	2f08 <uuid_get_template@@UUID_2.31+0x134>  // b.none
    2f00:	tbz	w19, #31, 2f24 <uuid_get_template@@UUID_2.31+0x150>
    2f04:	b	2f44 <uuid_get_template@@UUID_2.31+0x170>
    2f08:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    2f0c:	mov	w1, #0x800                 	// #2048
    2f10:	add	x0, x0, #0x264
    2f14:	movk	w1, #0x8, lsl #16
    2f18:	bl	1670 <open@plt>
    2f1c:	mov	w19, w0
    2f20:	tbnz	w19, #31, 2f44 <uuid_get_template@@UUID_2.31+0x170>
    2f24:	mov	w1, #0x1                   	// #1
    2f28:	mov	w0, w19
    2f2c:	bl	17b0 <fcntl@plt>
    2f30:	tbnz	w0, #31, 2f44 <uuid_get_template@@UUID_2.31+0x170>
    2f34:	orr	w2, w0, #0x1
    2f38:	mov	w1, #0x2                   	// #2
    2f3c:	mov	w0, w19
    2f40:	bl	17b0 <fcntl@plt>
    2f44:	bl	2f58 <uuid_get_template@@UUID_2.31+0x184>
    2f48:	mov	w0, w19
    2f4c:	ldr	x19, [sp, #16]
    2f50:	ldp	x29, x30, [sp], #32
    2f54:	ret
    2f58:	sub	sp, sp, #0x40
    2f5c:	mov	x0, sp
    2f60:	mov	x1, xzr
    2f64:	stp	x29, x30, [sp, #16]
    2f68:	str	x21, [sp, #32]
    2f6c:	stp	x20, x19, [sp, #48]
    2f70:	add	x29, sp, #0x10
    2f74:	bl	16d0 <gettimeofday@plt>
    2f78:	bl	1650 <getpid@plt>
    2f7c:	mov	w19, w0
    2f80:	bl	1620 <getuid@plt>
    2f84:	ldp	x20, x21, [sp]
    2f88:	eor	w8, w0, w19, lsl #16
    2f8c:	eor	x19, x21, x20
    2f90:	eor	w0, w8, w19
    2f94:	bl	1820 <srandom@plt>
    2f98:	bl	1650 <getpid@plt>
    2f9c:	eor	w8, w20, w0
    2fa0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    2fa4:	ldr	x1, [x0, #496]
    2fa8:	add	x0, x0, #0x1f0
    2fac:	blr	x1
    2fb0:	mrs	x9, tpidr_el0
    2fb4:	add	x20, x9, x0
    2fb8:	strh	w8, [x20]
    2fbc:	bl	1690 <getppid@plt>
    2fc0:	eor	w8, w21, w0
    2fc4:	lsr	x9, x19, #16
    2fc8:	mov	x0, sp
    2fcc:	mov	x1, xzr
    2fd0:	strh	w8, [x20, #2]
    2fd4:	strh	w9, [x20, #4]
    2fd8:	bl	16d0 <gettimeofday@plt>
    2fdc:	ldr	w8, [sp]
    2fe0:	ldr	w9, [sp, #8]
    2fe4:	eor	w8, w9, w8
    2fe8:	ands	w8, w8, #0x1f
    2fec:	b.eq	3004 <uuid_get_template@@UUID_2.31+0x230>  // b.none
    2ff0:	add	w19, w8, #0x1
    2ff4:	bl	16e0 <random@plt>
    2ff8:	sub	w19, w19, #0x1
    2ffc:	cmp	w19, #0x1
    3000:	b.gt	2ff4 <uuid_get_template@@UUID_2.31+0x220>
    3004:	ldp	x20, x19, [sp, #48]
    3008:	ldr	x21, [sp, #32]
    300c:	ldp	x29, x30, [sp, #16]
    3010:	add	sp, sp, #0x40
    3014:	ret
    3018:	sub	sp, sp, #0x50
    301c:	stp	x24, x23, [sp, #32]
    3020:	stp	x22, x21, [sp, #48]
    3024:	stp	x20, x19, [sp, #64]
    3028:	mov	x19, x1
    302c:	mov	x20, x0
    3030:	mov	w24, wzr
    3034:	mov	x21, x1
    3038:	mov	x22, x0
    303c:	stp	x29, x30, [sp, #16]
    3040:	add	x29, sp, #0x10
    3044:	b	3050 <uuid_get_template@@UUID_2.31+0x27c>
    3048:	mov	w8, wzr
    304c:	tbz	w8, #0, 30bc <uuid_get_template@@UUID_2.31+0x2e8>
    3050:	cbz	x21, 30bc <uuid_get_template@@UUID_2.31+0x2e8>
    3054:	bl	1870 <__errno_location@plt>
    3058:	mov	x23, x0
    305c:	str	wzr, [x0]
    3060:	mov	w2, #0x1                   	// #1
    3064:	mov	x0, x22
    3068:	mov	x1, x21
    306c:	bl	1850 <getrandom@plt>
    3070:	cmp	w0, #0x1
    3074:	b.lt	3090 <uuid_get_template@@UUID_2.31+0x2bc>  // b.tstop
    3078:	sxtw	x8, w0
    307c:	mov	w24, wzr
    3080:	sub	x21, x21, x8
    3084:	add	x22, x22, x8
    3088:	mov	w8, #0x1                   	// #1
    308c:	b	304c <uuid_get_template@@UUID_2.31+0x278>
    3090:	ldr	w9, [x23]
    3094:	cmp	w9, #0x26
    3098:	b.eq	3048 <uuid_get_template@@UUID_2.31+0x274>  // b.none
    309c:	cmp	w24, #0x7
    30a0:	mov	w8, wzr
    30a4:	b.gt	304c <uuid_get_template@@UUID_2.31+0x278>
    30a8:	cmp	w9, #0xb
    30ac:	b.ne	304c <uuid_get_template@@UUID_2.31+0x278>  // b.any
    30b0:	bl	31e8 <uuid_get_template@@UUID_2.31+0x414>
    30b4:	add	w24, w24, #0x1
    30b8:	b	3088 <uuid_get_template@@UUID_2.31+0x2b4>
    30bc:	bl	1870 <__errno_location@plt>
    30c0:	ldr	w8, [x0]
    30c4:	cmp	w8, #0x26
    30c8:	b.ne	3138 <uuid_get_template@@UUID_2.31+0x364>  // b.any
    30cc:	bl	2ed8 <uuid_get_template@@UUID_2.31+0x104>
    30d0:	tbnz	w0, #31, 3138 <uuid_get_template@@UUID_2.31+0x364>
    30d4:	mov	w23, w0
    30d8:	mov	w24, wzr
    30dc:	b	30f4 <uuid_get_template@@UUID_2.31+0x320>
    30e0:	mov	w24, wzr
    30e4:	mov	w8, wzr
    30e8:	sub	x21, x21, x0
    30ec:	add	x22, x22, x0
    30f0:	cbnz	w8, 3130 <uuid_get_template@@UUID_2.31+0x35c>
    30f4:	cbz	x21, 3130 <uuid_get_template@@UUID_2.31+0x35c>
    30f8:	mov	w0, w23
    30fc:	mov	x1, x22
    3100:	mov	x2, x21
    3104:	bl	17f0 <read@plt>
    3108:	cmp	x0, #0x0
    310c:	b.gt	30e0 <uuid_get_template@@UUID_2.31+0x30c>
    3110:	cmp	w24, #0x8
    3114:	add	w24, w24, #0x1
    3118:	b.le	3124 <uuid_get_template@@UUID_2.31+0x350>
    311c:	mov	w8, #0x1                   	// #1
    3120:	b	30f0 <uuid_get_template@@UUID_2.31+0x31c>
    3124:	bl	31e8 <uuid_get_template@@UUID_2.31+0x414>
    3128:	mov	w8, wzr
    312c:	b	30f0 <uuid_get_template@@UUID_2.31+0x31c>
    3130:	mov	w0, w23
    3134:	bl	1710 <close@plt>
    3138:	bl	2f58 <uuid_get_template@@UUID_2.31+0x184>
    313c:	cbz	x19, 3160 <uuid_get_template@@UUID_2.31+0x38c>
    3140:	mov	x21, x19
    3144:	mov	x22, x20
    3148:	bl	16e0 <random@plt>
    314c:	ldrb	w8, [x22]
    3150:	subs	x21, x21, #0x1
    3154:	eor	w8, w8, w0, lsr #7
    3158:	strb	w8, [x22], #1
    315c:	b.ne	3148 <uuid_get_template@@UUID_2.31+0x374>  // b.any
    3160:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    3164:	ldr	x1, [x0, #496]
    3168:	add	x0, x0, #0x1f0
    316c:	blr	x1
    3170:	mrs	x21, tpidr_el0
    3174:	add	x22, x21, x0
    3178:	ldr	w8, [x22]
    317c:	ldrh	w23, [x22, #4]
    3180:	mov	w0, #0xb2                  	// #178
    3184:	str	w8, [sp, #8]
    3188:	strh	w23, [sp, #12]
    318c:	bl	1880 <syscall@plt>
    3190:	eor	w8, w23, w0
    3194:	strh	w8, [x22, #4]
    3198:	cbz	x19, 31b8 <uuid_get_template@@UUID_2.31+0x3e4>
    319c:	add	x0, sp, #0x8
    31a0:	bl	1800 <jrand48@plt>
    31a4:	ldrb	w8, [x20]
    31a8:	subs	x19, x19, #0x1
    31ac:	eor	w8, w8, w0, lsr #7
    31b0:	strb	w8, [x20], #1
    31b4:	b.ne	319c <uuid_get_template@@UUID_2.31+0x3c8>  // b.any
    31b8:	ldr	w8, [sp, #8]
    31bc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x1322c>
    31c0:	ldr	x1, [x0, #496]
    31c4:	add	x0, x0, #0x1f0
    31c8:	blr	x1
    31cc:	str	w8, [x21, x0]
    31d0:	ldp	x20, x19, [sp, #64]
    31d4:	ldp	x22, x21, [sp, #48]
    31d8:	ldp	x24, x23, [sp, #32]
    31dc:	ldp	x29, x30, [sp, #16]
    31e0:	add	sp, sp, #0x50
    31e4:	ret
    31e8:	sub	sp, sp, #0x20
    31ec:	mov	w8, #0x5940                	// #22848
    31f0:	movk	w8, #0x773, lsl #16
    31f4:	mov	x0, sp
    31f8:	mov	x1, xzr
    31fc:	stp	x29, x30, [sp, #16]
    3200:	add	x29, sp, #0x10
    3204:	stp	xzr, x8, [sp]
    3208:	bl	1780 <nanosleep@plt>
    320c:	ldp	x29, x30, [sp, #16]
    3210:	add	sp, sp, #0x20
    3214:	ret
    3218:	stp	x29, x30, [sp, #-16]!
    321c:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x222c>
    3220:	add	x1, x1, #0x336
    3224:	mov	w2, #0x5                   	// #5
    3228:	mov	x0, xzr
    322c:	mov	x29, sp
    3230:	bl	1810 <dcgettext@plt>
    3234:	ldp	x29, x30, [sp], #16
    3238:	ret
    323c:	mov	x8, #0x2301                	// #8961
    3240:	mov	x9, #0xdcfe                	// #56574
    3244:	movk	x8, #0x6745, lsl #16
    3248:	movk	x9, #0x98ba, lsl #16
    324c:	movk	x8, #0xab89, lsl #32
    3250:	movk	x9, #0x5476, lsl #32
    3254:	movk	x8, #0xefcd, lsl #48
    3258:	movk	x9, #0x1032, lsl #48
    325c:	stp	x8, x9, [x0]
    3260:	str	xzr, [x0, #16]
    3264:	ret
    3268:	stp	x29, x30, [sp, #-64]!
    326c:	stp	x22, x21, [sp, #32]
    3270:	stp	x20, x19, [sp, #48]
    3274:	ldr	w8, [x0, #16]
    3278:	mov	w20, w2
    327c:	mov	x19, x1
    3280:	mov	x21, x0
    3284:	adds	w9, w8, w2, lsl #3
    3288:	str	x23, [sp, #16]
    328c:	mov	x29, sp
    3290:	str	w9, [x0, #16]
    3294:	b.cc	32a4 <uuid_get_template@@UUID_2.31+0x4d0>  // b.lo, b.ul, b.last
    3298:	ldr	w9, [x21, #20]
    329c:	add	w9, w9, #0x1
    32a0:	str	w9, [x21, #20]
    32a4:	ldr	w9, [x21, #20]
    32a8:	ubfx	x8, x8, #3, #6
    32ac:	add	w9, w9, w20, lsr #29
    32b0:	str	w9, [x21, #20]
    32b4:	cbz	w8, 3314 <uuid_get_template@@UUID_2.31+0x540>
    32b8:	mov	w10, #0x40                  	// #64
    32bc:	add	x9, x21, x8
    32c0:	sub	w22, w10, w8
    32c4:	cmp	w22, w20
    32c8:	add	x0, x9, #0x18
    32cc:	b.ls	32e8 <uuid_get_template@@UUID_2.31+0x514>  // b.plast
    32d0:	mov	w2, w20
    32d4:	mov	x1, x19
    32d8:	bl	15d0 <memcpy@plt>
    32dc:	mov	w8, wzr
    32e0:	cbnz	w8, 3314 <uuid_get_template@@UUID_2.31+0x540>
    32e4:	b	3360 <uuid_get_template@@UUID_2.31+0x58c>
    32e8:	mov	x1, x19
    32ec:	mov	x2, x22
    32f0:	add	x23, x21, #0x18
    32f4:	bl	15d0 <memcpy@plt>
    32f8:	mov	x0, x21
    32fc:	mov	x1, x23
    3300:	bl	3374 <uuid_get_template@@UUID_2.31+0x5a0>
    3304:	add	x19, x19, x22
    3308:	sub	w20, w20, w22
    330c:	mov	w8, #0x1                   	// #1
    3310:	cbz	w8, 3360 <uuid_get_template@@UUID_2.31+0x58c>
    3314:	cmp	w20, #0x40
    3318:	add	x22, x21, #0x18
    331c:	b.cc	3350 <uuid_get_template@@UUID_2.31+0x57c>  // b.lo, b.ul, b.last
    3320:	mov	w23, w20
    3324:	ldp	q1, q0, [x19, #32]
    3328:	ldp	q3, q2, [x19], #64
    332c:	mov	x0, x21
    3330:	mov	x1, x22
    3334:	stp	q1, q0, [x22, #32]
    3338:	stp	q3, q2, [x22]
    333c:	bl	3374 <uuid_get_template@@UUID_2.31+0x5a0>
    3340:	sub	w23, w23, #0x40
    3344:	cmp	w23, #0x3f
    3348:	b.hi	3324 <uuid_get_template@@UUID_2.31+0x550>  // b.pmore
    334c:	and	w20, w20, #0x3f
    3350:	mov	w2, w20
    3354:	mov	x0, x22
    3358:	mov	x1, x19
    335c:	bl	15d0 <memcpy@plt>
    3360:	ldp	x20, x19, [sp, #48]
    3364:	ldp	x22, x21, [sp, #32]
    3368:	ldr	x23, [sp, #16]
    336c:	ldp	x29, x30, [sp], #64
    3370:	ret
    3374:	str	x27, [sp, #-80]!
    3378:	stp	x26, x25, [sp, #16]
    337c:	stp	x24, x23, [sp, #32]
    3380:	stp	x22, x21, [sp, #48]
    3384:	stp	x20, x19, [sp, #64]
    3388:	ldp	w11, w8, [x0]
    338c:	ldp	w9, w10, [x0, #8]
    3390:	ldp	w4, w13, [x1]
    3394:	mov	w2, #0xa478                	// #42104
    3398:	movk	w2, #0xd76a, lsl #16
    339c:	bic	w25, w10, w8
    33a0:	and	w26, w9, w8
    33a4:	orr	w25, w26, w25
    33a8:	add	w26, w11, w4
    33ac:	add	w25, w26, w25
    33b0:	add	w2, w25, w2
    33b4:	ror	w2, w2, #25
    33b8:	add	w2, w2, w8
    33bc:	bic	w25, w9, w2
    33c0:	and	w26, w8, w2
    33c4:	mov	w5, #0xb756                	// #46934
    33c8:	orr	w25, w26, w25
    33cc:	add	w26, w10, w13
    33d0:	movk	w5, #0xe8c7, lsl #16
    33d4:	add	w25, w26, w25
    33d8:	ldp	w12, w17, [x1, #8]
    33dc:	add	w5, w25, w5
    33e0:	ror	w5, w5, #20
    33e4:	add	w5, w5, w2
    33e8:	bic	w25, w8, w5
    33ec:	and	w26, w2, w5
    33f0:	mov	w6, #0x70db                	// #28891
    33f4:	orr	w25, w26, w25
    33f8:	add	w26, w9, w12
    33fc:	movk	w6, #0x2420, lsl #16
    3400:	add	w25, w26, w25
    3404:	add	w6, w25, w6
    3408:	ror	w6, w6, #15
    340c:	add	w6, w6, w5
    3410:	bic	w25, w2, w6
    3414:	and	w26, w5, w6
    3418:	mov	w19, #0xceee                	// #52974
    341c:	orr	w25, w26, w25
    3420:	add	w26, w8, w17
    3424:	movk	w19, #0xc1bd, lsl #16
    3428:	add	w25, w26, w25
    342c:	ldp	w14, w3, [x1, #16]
    3430:	add	w19, w25, w19
    3434:	ror	w19, w19, #10
    3438:	add	w19, w19, w6
    343c:	bic	w25, w5, w19
    3440:	and	w26, w6, w19
    3444:	mov	w20, #0xfaf                 	// #4015
    3448:	orr	w25, w26, w25
    344c:	add	w2, w14, w2
    3450:	movk	w20, #0xf57c, lsl #16
    3454:	add	w2, w2, w25
    3458:	add	w2, w2, w20
    345c:	ror	w2, w2, #25
    3460:	add	w20, w2, w19
    3464:	bic	w2, w6, w20
    3468:	and	w25, w19, w20
    346c:	mov	w21, #0xc62a                	// #50730
    3470:	orr	w2, w25, w2
    3474:	add	w5, w3, w5
    3478:	movk	w21, #0x4787, lsl #16
    347c:	add	w2, w5, w2
    3480:	ldp	w15, w7, [x1, #24]
    3484:	add	w2, w2, w21
    3488:	ror	w2, w2, #20
    348c:	add	w5, w2, w20
    3490:	bic	w2, w19, w5
    3494:	and	w21, w20, w5
    3498:	mov	w22, #0x4613                	// #17939
    349c:	add	w6, w15, w6
    34a0:	orr	w2, w21, w2
    34a4:	movk	w22, #0xa830, lsl #16
    34a8:	add	w2, w6, w2
    34ac:	add	w2, w2, w22
    34b0:	ror	w2, w2, #15
    34b4:	add	w21, w2, w5
    34b8:	bic	w2, w20, w21
    34bc:	and	w6, w5, w21
    34c0:	mov	w23, #0x9501                	// #38145
    34c4:	orr	w22, w6, w2
    34c8:	add	w19, w7, w19
    34cc:	movk	w23, #0xfd46, lsl #16
    34d0:	add	w19, w19, w22
    34d4:	ldp	w18, w16, [x1, #32]
    34d8:	add	w19, w19, w23
    34dc:	ror	w19, w19, #10
    34e0:	add	w22, w19, w21
    34e4:	bic	w19, w5, w22
    34e8:	and	w23, w21, w22
    34ec:	mov	w24, #0x98d8                	// #39128
    34f0:	orr	w19, w23, w19
    34f4:	add	w20, w18, w20
    34f8:	movk	w24, #0x6980, lsl #16
    34fc:	add	w19, w20, w19
    3500:	add	w19, w19, w24
    3504:	ror	w19, w19, #25
    3508:	add	w20, w19, w22
    350c:	bic	w19, w21, w20
    3510:	and	w24, w22, w20
    3514:	mov	w26, #0xf7af                	// #63407
    3518:	orr	w19, w24, w19
    351c:	add	w5, w16, w5
    3520:	movk	w26, #0x8b44, lsl #16
    3524:	add	w5, w5, w19
    3528:	ldp	w6, w2, [x1, #40]
    352c:	add	w5, w5, w26
    3530:	ror	w5, w5, #20
    3534:	add	w26, w5, w20
    3538:	bic	w5, w22, w26
    353c:	and	w19, w20, w26
    3540:	add	w21, w6, w21
    3544:	orr	w5, w19, w5
    3548:	mov	w25, #0xffff5bb1            	// #-42063
    354c:	add	w5, w21, w5
    3550:	add	w5, w5, w25
    3554:	ror	w5, w5, #15
    3558:	add	w21, w5, w26
    355c:	bic	w5, w20, w21
    3560:	and	w19, w26, w21
    3564:	mov	w23, #0xd7be                	// #55230
    3568:	orr	w25, w19, w5
    356c:	add	w22, w2, w22
    3570:	movk	w23, #0x895c, lsl #16
    3574:	add	w22, w22, w25
    3578:	ldp	w19, w5, [x1, #48]
    357c:	add	w22, w22, w23
    3580:	ror	w22, w22, #10
    3584:	add	w22, w22, w21
    3588:	bic	w23, w26, w22
    358c:	and	w25, w21, w22
    3590:	mov	w24, #0x1122                	// #4386
    3594:	orr	w23, w25, w23
    3598:	add	w20, w19, w20
    359c:	movk	w24, #0x6b90, lsl #16
    35a0:	add	w20, w20, w23
    35a4:	add	w20, w20, w24
    35a8:	ror	w20, w20, #25
    35ac:	add	w23, w20, w22
    35b0:	bic	w20, w21, w23
    35b4:	and	w24, w22, w23
    35b8:	mov	w25, #0x7193                	// #29075
    35bc:	add	w26, w5, w26
    35c0:	orr	w20, w24, w20
    35c4:	movk	w25, #0xfd98, lsl #16
    35c8:	add	w20, w26, w20
    35cc:	add	w20, w20, w25
    35d0:	ror	w20, w20, #20
    35d4:	add	w24, w20, w23
    35d8:	ldp	w20, w1, [x1, #56]
    35dc:	bic	w25, w22, w24
    35e0:	and	w26, w23, w24
    35e4:	orr	w25, w26, w25
    35e8:	mov	w26, #0x438e                	// #17294
    35ec:	add	w21, w20, w21
    35f0:	movk	w26, #0xa679, lsl #16
    35f4:	add	w21, w21, w25
    35f8:	add	w21, w21, w26
    35fc:	ror	w21, w21, #15
    3600:	add	w21, w21, w24
    3604:	bic	w25, w23, w21
    3608:	and	w26, w24, w21
    360c:	orr	w25, w26, w25
    3610:	mov	w26, #0x821                 	// #2081
    3614:	add	w22, w1, w22
    3618:	movk	w26, #0x49b4, lsl #16
    361c:	add	w22, w22, w25
    3620:	add	w22, w22, w26
    3624:	ror	w22, w22, #10
    3628:	add	w22, w22, w21
    362c:	bic	w25, w21, w24
    3630:	and	w26, w22, w24
    3634:	orr	w25, w26, w25
    3638:	mov	w26, #0x2562                	// #9570
    363c:	add	w23, w13, w23
    3640:	movk	w26, #0xf61e, lsl #16
    3644:	add	w23, w23, w25
    3648:	add	w23, w23, w26
    364c:	ror	w23, w23, #27
    3650:	add	w23, w23, w22
    3654:	bic	w25, w22, w21
    3658:	and	w26, w23, w21
    365c:	orr	w25, w26, w25
    3660:	mov	w26, #0xb340                	// #45888
    3664:	add	w24, w15, w24
    3668:	movk	w26, #0xc040, lsl #16
    366c:	add	w24, w24, w25
    3670:	add	w24, w24, w26
    3674:	ror	w24, w24, #23
    3678:	add	w24, w24, w23
    367c:	bic	w25, w23, w22
    3680:	and	w26, w24, w22
    3684:	orr	w25, w26, w25
    3688:	mov	w26, #0x5a51                	// #23121
    368c:	add	w21, w2, w21
    3690:	movk	w26, #0x265e, lsl #16
    3694:	add	w21, w21, w25
    3698:	add	w21, w21, w26
    369c:	ror	w21, w21, #18
    36a0:	add	w21, w21, w24
    36a4:	bic	w25, w24, w23
    36a8:	and	w26, w21, w23
    36ac:	orr	w25, w26, w25
    36b0:	mov	w26, #0xc7aa                	// #51114
    36b4:	add	w22, w4, w22
    36b8:	movk	w26, #0xe9b6, lsl #16
    36bc:	add	w22, w22, w25
    36c0:	add	w22, w22, w26
    36c4:	ror	w22, w22, #12
    36c8:	add	w22, w22, w21
    36cc:	bic	w25, w21, w24
    36d0:	and	w26, w22, w24
    36d4:	orr	w25, w26, w25
    36d8:	mov	w26, #0x105d                	// #4189
    36dc:	add	w23, w3, w23
    36e0:	movk	w26, #0xd62f, lsl #16
    36e4:	add	w23, w23, w25
    36e8:	add	w23, w23, w26
    36ec:	ror	w23, w23, #27
    36f0:	add	w23, w23, w22
    36f4:	bic	w25, w22, w21
    36f8:	and	w26, w23, w21
    36fc:	orr	w25, w26, w25
    3700:	mov	w26, #0x1453                	// #5203
    3704:	add	w24, w6, w24
    3708:	movk	w26, #0x244, lsl #16
    370c:	add	w24, w24, w25
    3710:	add	w24, w24, w26
    3714:	ror	w24, w24, #23
    3718:	add	w24, w24, w23
    371c:	bic	w25, w23, w22
    3720:	and	w26, w24, w22
    3724:	orr	w25, w26, w25
    3728:	mov	w26, #0xe681                	// #59009
    372c:	add	w21, w1, w21
    3730:	movk	w26, #0xd8a1, lsl #16
    3734:	add	w21, w21, w25
    3738:	add	w21, w21, w26
    373c:	ror	w21, w21, #18
    3740:	add	w21, w21, w24
    3744:	bic	w25, w24, w23
    3748:	and	w26, w21, w23
    374c:	orr	w25, w26, w25
    3750:	mov	w26, #0xfbc8                	// #64456
    3754:	add	w22, w14, w22
    3758:	movk	w26, #0xe7d3, lsl #16
    375c:	add	w22, w22, w25
    3760:	add	w22, w22, w26
    3764:	ror	w22, w22, #12
    3768:	add	w22, w22, w21
    376c:	bic	w25, w21, w24
    3770:	and	w26, w22, w24
    3774:	orr	w25, w26, w25
    3778:	mov	w26, #0xcde6                	// #52710
    377c:	add	w23, w16, w23
    3780:	movk	w26, #0x21e1, lsl #16
    3784:	add	w23, w23, w25
    3788:	add	w23, w23, w26
    378c:	ror	w23, w23, #27
    3790:	add	w23, w23, w22
    3794:	bic	w25, w22, w21
    3798:	and	w26, w23, w21
    379c:	orr	w25, w26, w25
    37a0:	mov	w26, #0x7d6                 	// #2006
    37a4:	add	w24, w20, w24
    37a8:	movk	w26, #0xc337, lsl #16
    37ac:	add	w24, w24, w25
    37b0:	add	w24, w24, w26
    37b4:	ror	w24, w24, #23
    37b8:	add	w24, w24, w23
    37bc:	bic	w25, w23, w22
    37c0:	and	w26, w24, w22
    37c4:	orr	w25, w26, w25
    37c8:	mov	w26, #0xd87                 	// #3463
    37cc:	add	w21, w17, w21
    37d0:	movk	w26, #0xf4d5, lsl #16
    37d4:	add	w21, w21, w25
    37d8:	add	w21, w21, w26
    37dc:	ror	w21, w21, #18
    37e0:	add	w21, w21, w24
    37e4:	bic	w25, w24, w23
    37e8:	and	w26, w21, w23
    37ec:	orr	w25, w26, w25
    37f0:	mov	w26, #0x14ed                	// #5357
    37f4:	add	w22, w18, w22
    37f8:	movk	w26, #0x455a, lsl #16
    37fc:	add	w22, w22, w25
    3800:	add	w22, w22, w26
    3804:	ror	w22, w22, #12
    3808:	add	w22, w22, w21
    380c:	bic	w25, w21, w24
    3810:	and	w26, w22, w24
    3814:	orr	w25, w26, w25
    3818:	mov	w26, #0xe905                	// #59653
    381c:	add	w23, w5, w23
    3820:	movk	w26, #0xa9e3, lsl #16
    3824:	add	w23, w23, w25
    3828:	add	w23, w23, w26
    382c:	ror	w23, w23, #27
    3830:	add	w23, w23, w22
    3834:	bic	w25, w22, w21
    3838:	and	w26, w23, w21
    383c:	orr	w25, w26, w25
    3840:	mov	w26, #0xa3f8                	// #41976
    3844:	add	w24, w12, w24
    3848:	movk	w26, #0xfcef, lsl #16
    384c:	add	w24, w24, w25
    3850:	add	w24, w24, w26
    3854:	ror	w24, w24, #23
    3858:	add	w24, w24, w23
    385c:	bic	w25, w23, w22
    3860:	and	w26, w24, w22
    3864:	orr	w25, w26, w25
    3868:	mov	w26, #0x2d9                 	// #729
    386c:	add	w21, w7, w21
    3870:	movk	w26, #0x676f, lsl #16
    3874:	add	w21, w21, w25
    3878:	add	w21, w21, w26
    387c:	ror	w21, w21, #18
    3880:	add	w21, w21, w24
    3884:	eor	w25, w21, w24
    3888:	and	w26, w25, w23
    388c:	add	w22, w19, w22
    3890:	eor	w26, w26, w24
    3894:	add	w22, w22, w26
    3898:	mov	w26, #0x4c8a                	// #19594
    389c:	movk	w26, #0x8d2a, lsl #16
    38a0:	add	w22, w22, w26
    38a4:	ror	w22, w22, #12
    38a8:	add	w22, w22, w21
    38ac:	mov	w26, #0x3942                	// #14658
    38b0:	add	w23, w3, w23
    38b4:	eor	w25, w25, w22
    38b8:	movk	w26, #0xfffa, lsl #16
    38bc:	add	w23, w23, w25
    38c0:	add	w23, w23, w26
    38c4:	ror	w23, w23, #28
    38c8:	eor	w26, w22, w21
    38cc:	add	w23, w23, w22
    38d0:	mov	w25, #0xf681                	// #63105
    38d4:	add	w24, w18, w24
    38d8:	eor	w26, w26, w23
    38dc:	movk	w25, #0x8771, lsl #16
    38e0:	add	w24, w24, w26
    38e4:	add	w24, w24, w25
    38e8:	ror	w24, w24, #21
    38ec:	eor	w25, w23, w22
    38f0:	add	w24, w24, w23
    38f4:	mov	w26, #0x6122                	// #24866
    38f8:	add	w21, w2, w21
    38fc:	eor	w25, w25, w24
    3900:	movk	w26, #0x6d9d, lsl #16
    3904:	add	w21, w21, w25
    3908:	add	w21, w21, w26
    390c:	ror	w21, w21, #16
    3910:	eor	w26, w24, w23
    3914:	add	w21, w21, w24
    3918:	mov	w25, #0x380c                	// #14348
    391c:	add	w22, w20, w22
    3920:	eor	w26, w26, w21
    3924:	movk	w25, #0xfde5, lsl #16
    3928:	add	w22, w22, w26
    392c:	add	w22, w22, w25
    3930:	ror	w22, w22, #9
    3934:	eor	w25, w21, w24
    3938:	add	w22, w22, w21
    393c:	mov	w26, #0xea44                	// #59972
    3940:	add	w23, w13, w23
    3944:	eor	w25, w25, w22
    3948:	movk	w26, #0xa4be, lsl #16
    394c:	add	w23, w23, w25
    3950:	add	w23, w23, w26
    3954:	ror	w23, w23, #28
    3958:	eor	w26, w22, w21
    395c:	add	w23, w23, w22
    3960:	mov	w25, #0xcfa9                	// #53161
    3964:	add	w24, w14, w24
    3968:	eor	w26, w26, w23
    396c:	movk	w25, #0x4bde, lsl #16
    3970:	add	w24, w24, w26
    3974:	add	w24, w24, w25
    3978:	ror	w24, w24, #21
    397c:	eor	w25, w23, w22
    3980:	add	w24, w24, w23
    3984:	mov	w26, #0x4b60                	// #19296
    3988:	add	w21, w7, w21
    398c:	eor	w25, w25, w24
    3990:	movk	w26, #0xf6bb, lsl #16
    3994:	add	w21, w21, w25
    3998:	add	w21, w21, w26
    399c:	ror	w21, w21, #16
    39a0:	eor	w26, w24, w23
    39a4:	add	w21, w21, w24
    39a8:	mov	w25, #0xbc70                	// #48240
    39ac:	add	w22, w6, w22
    39b0:	eor	w26, w26, w21
    39b4:	movk	w25, #0xbebf, lsl #16
    39b8:	add	w22, w22, w26
    39bc:	add	w22, w22, w25
    39c0:	ror	w22, w22, #9
    39c4:	eor	w25, w21, w24
    39c8:	add	w22, w22, w21
    39cc:	mov	w26, #0x7ec6                	// #32454
    39d0:	add	w23, w5, w23
    39d4:	eor	w25, w25, w22
    39d8:	movk	w26, #0x289b, lsl #16
    39dc:	add	w23, w23, w25
    39e0:	add	w23, w23, w26
    39e4:	ror	w23, w23, #28
    39e8:	eor	w26, w22, w21
    39ec:	add	w23, w23, w22
    39f0:	mov	w25, #0x27fa                	// #10234
    39f4:	add	w24, w4, w24
    39f8:	eor	w26, w26, w23
    39fc:	movk	w25, #0xeaa1, lsl #16
    3a00:	add	w24, w24, w26
    3a04:	add	w24, w24, w25
    3a08:	ror	w24, w24, #21
    3a0c:	eor	w25, w23, w22
    3a10:	add	w24, w24, w23
    3a14:	mov	w26, #0x3085                	// #12421
    3a18:	add	w21, w17, w21
    3a1c:	eor	w25, w25, w24
    3a20:	movk	w26, #0xd4ef, lsl #16
    3a24:	add	w21, w21, w25
    3a28:	add	w21, w21, w26
    3a2c:	ror	w21, w21, #16
    3a30:	eor	w26, w24, w23
    3a34:	add	w21, w21, w24
    3a38:	mov	w25, #0x1d05                	// #7429
    3a3c:	add	w22, w15, w22
    3a40:	eor	w26, w26, w21
    3a44:	movk	w25, #0x488, lsl #16
    3a48:	add	w22, w22, w26
    3a4c:	add	w22, w22, w25
    3a50:	ror	w22, w22, #9
    3a54:	eor	w25, w21, w24
    3a58:	add	w22, w22, w21
    3a5c:	mov	w26, #0xd039                	// #53305
    3a60:	add	w23, w16, w23
    3a64:	eor	w25, w25, w22
    3a68:	movk	w26, #0xd9d4, lsl #16
    3a6c:	add	w23, w23, w25
    3a70:	add	w23, w23, w26
    3a74:	ror	w23, w23, #28
    3a78:	eor	w26, w22, w21
    3a7c:	add	w23, w23, w22
    3a80:	mov	w25, #0x99e5                	// #39397
    3a84:	add	w24, w19, w24
    3a88:	eor	w26, w26, w23
    3a8c:	movk	w25, #0xe6db, lsl #16
    3a90:	add	w24, w24, w26
    3a94:	add	w24, w24, w25
    3a98:	ror	w24, w24, #21
    3a9c:	eor	w25, w23, w22
    3aa0:	add	w24, w24, w23
    3aa4:	mov	w26, #0x7cf8                	// #31992
    3aa8:	add	w21, w1, w21
    3aac:	eor	w25, w25, w24
    3ab0:	movk	w26, #0x1fa2, lsl #16
    3ab4:	add	w21, w21, w25
    3ab8:	add	w21, w21, w26
    3abc:	ror	w21, w21, #16
    3ac0:	add	w4, w4, w23
    3ac4:	eor	w23, w24, w23
    3ac8:	add	w21, w21, w24
    3acc:	mov	w25, #0x5665                	// #22117
    3ad0:	add	w22, w12, w22
    3ad4:	eor	w23, w23, w21
    3ad8:	movk	w25, #0xc4ac, lsl #16
    3adc:	add	w22, w22, w23
    3ae0:	add	w22, w22, w25
    3ae4:	ror	w22, w22, #9
    3ae8:	add	w22, w22, w21
    3aec:	add	w7, w7, w24
    3af0:	orn	w24, w22, w24
    3af4:	mov	w26, #0x2244                	// #8772
    3af8:	eor	w24, w24, w21
    3afc:	movk	w26, #0xf429, lsl #16
    3b00:	add	w4, w4, w24
    3b04:	add	w4, w4, w26
    3b08:	ror	w4, w4, #26
    3b0c:	add	w27, w4, w22
    3b10:	orn	w4, w27, w21
    3b14:	mov	w23, #0xff97                	// #65431
    3b18:	eor	w4, w4, w22
    3b1c:	movk	w23, #0x432a, lsl #16
    3b20:	add	w4, w7, w4
    3b24:	add	w20, w20, w21
    3b28:	add	w21, w4, w23
    3b2c:	add	w23, w3, w22
    3b30:	ror	w3, w21, #22
    3b34:	add	w21, w3, w27
    3b38:	orn	w3, w21, w22
    3b3c:	mov	w25, #0x23a7                	// #9127
    3b40:	eor	w3, w3, w27
    3b44:	movk	w25, #0xab94, lsl #16
    3b48:	add	w20, w20, w3
    3b4c:	add	w20, w20, w25
    3b50:	ror	w20, w20, #17
    3b54:	add	w20, w20, w21
    3b58:	orn	w25, w20, w27
    3b5c:	mov	w24, #0xa039                	// #41017
    3b60:	eor	w25, w25, w21
    3b64:	movk	w24, #0xfc93, lsl #16
    3b68:	add	w23, w23, w25
    3b6c:	add	w23, w23, w24
    3b70:	ror	w23, w23, #11
    3b74:	add	w23, w23, w20
    3b78:	add	w17, w17, w21
    3b7c:	orn	w21, w23, w21
    3b80:	mov	w26, #0x59c3                	// #22979
    3b84:	add	w19, w19, w27
    3b88:	eor	w21, w21, w20
    3b8c:	movk	w26, #0x655b, lsl #16
    3b90:	add	w19, w19, w21
    3b94:	add	w19, w19, w26
    3b98:	ror	w19, w19, #26
    3b9c:	add	w19, w19, w23
    3ba0:	add	w6, w6, w20
    3ba4:	orn	w20, w19, w20
    3ba8:	mov	w7, #0xcc92                	// #52370
    3bac:	eor	w20, w20, w23
    3bb0:	movk	w7, #0x8f0c, lsl #16
    3bb4:	add	w17, w17, w20
    3bb8:	add	w17, w17, w7
    3bbc:	ror	w17, w17, #22
    3bc0:	add	w17, w17, w19
    3bc4:	add	w13, w13, w23
    3bc8:	orn	w23, w17, w23
    3bcc:	mov	w4, #0xf47d                	// #62589
    3bd0:	eor	w23, w23, w19
    3bd4:	movk	w4, #0xffef, lsl #16
    3bd8:	add	w6, w6, w23
    3bdc:	add	w4, w6, w4
    3be0:	ror	w4, w4, #17
    3be4:	add	w4, w4, w17
    3be8:	orn	w6, w4, w19
    3bec:	mov	w3, #0x5dd1                	// #24017
    3bf0:	eor	w6, w6, w17
    3bf4:	movk	w3, #0x8584, lsl #16
    3bf8:	add	w13, w13, w6
    3bfc:	add	w13, w13, w3
    3c00:	ror	w13, w13, #11
    3c04:	add	w13, w13, w4
    3c08:	add	w1, w1, w17
    3c0c:	orn	w17, w13, w17
    3c10:	mov	w22, #0x7e4f                	// #32335
    3c14:	add	w18, w18, w19
    3c18:	eor	w17, w17, w4
    3c1c:	movk	w22, #0x6fa8, lsl #16
    3c20:	add	w17, w18, w17
    3c24:	add	w17, w17, w22
    3c28:	ror	w17, w17, #26
    3c2c:	add	w17, w17, w13
    3c30:	orn	w18, w17, w4
    3c34:	mov	w25, #0xe6e0                	// #59104
    3c38:	eor	w18, w18, w13
    3c3c:	movk	w25, #0xfe2c, lsl #16
    3c40:	add	w18, w1, w18
    3c44:	add	w18, w18, w25
    3c48:	ror	w18, w18, #22
    3c4c:	add	w18, w18, w17
    3c50:	add	w3, w5, w13
    3c54:	orn	w13, w18, w13
    3c58:	mov	w24, #0x4314                	// #17172
    3c5c:	add	w15, w15, w4
    3c60:	eor	w13, w13, w17
    3c64:	movk	w24, #0xa301, lsl #16
    3c68:	add	w13, w15, w13
    3c6c:	add	w13, w13, w24
    3c70:	ror	w13, w13, #17
    3c74:	add	w13, w13, w18
    3c78:	orn	w15, w13, w17
    3c7c:	mov	w21, #0x11a1                	// #4513
    3c80:	eor	w15, w15, w18
    3c84:	movk	w21, #0x4e08, lsl #16
    3c88:	add	w15, w3, w15
    3c8c:	add	w15, w15, w21
    3c90:	ror	w15, w15, #11
    3c94:	add	w15, w15, w13
    3c98:	add	w14, w14, w17
    3c9c:	orn	w17, w15, w18
    3ca0:	mov	w26, #0x7e82                	// #32386
    3ca4:	eor	w17, w17, w13
    3ca8:	movk	w26, #0xf753, lsl #16
    3cac:	add	w14, w14, w17
    3cb0:	add	w14, w14, w26
    3cb4:	ror	w14, w14, #26
    3cb8:	add	w14, w14, w15
    3cbc:	add	w12, w12, w13
    3cc0:	orn	w13, w14, w13
    3cc4:	mov	w20, #0xf235                	// #62005
    3cc8:	add	w1, w2, w18
    3ccc:	eor	w13, w13, w15
    3cd0:	movk	w20, #0xbd3a, lsl #16
    3cd4:	add	w13, w1, w13
    3cd8:	add	w13, w13, w20
    3cdc:	ror	w13, w13, #22
    3ce0:	add	w13, w13, w14
    3ce4:	add	w16, w16, w15
    3ce8:	orn	w15, w13, w15
    3cec:	mov	w7, #0xd2bb                	// #53947
    3cf0:	eor	w15, w15, w14
    3cf4:	movk	w7, #0x2ad7, lsl #16
    3cf8:	add	w12, w12, w15
    3cfc:	add	w12, w12, w7
    3d00:	ror	w12, w12, #17
    3d04:	add	w12, w12, w13
    3d08:	add	w11, w14, w11
    3d0c:	orn	w14, w12, w14
    3d10:	mov	w23, #0xd391                	// #54161
    3d14:	add	w8, w12, w8
    3d18:	add	w9, w12, w9
    3d1c:	eor	w12, w14, w13
    3d20:	movk	w23, #0xeb86, lsl #16
    3d24:	add	w12, w16, w12
    3d28:	add	w12, w12, w23
    3d2c:	ror	w12, w12, #11
    3d30:	add	w10, w13, w10
    3d34:	add	w8, w8, w12
    3d38:	stp	w11, w8, [x0]
    3d3c:	stp	w9, w10, [x0, #8]
    3d40:	ldp	x20, x19, [sp, #64]
    3d44:	ldp	x22, x21, [sp, #48]
    3d48:	ldp	x24, x23, [sp, #32]
    3d4c:	ldp	x26, x25, [sp, #16]
    3d50:	ldr	x27, [sp], #80
    3d54:	ret
    3d58:	stp	x29, x30, [sp, #-48]!
    3d5c:	stp	x20, x19, [sp, #32]
    3d60:	ldr	w8, [x1, #16]
    3d64:	str	x21, [sp, #16]
    3d68:	add	x21, x1, #0x18
    3d6c:	mov	x20, x0
    3d70:	ubfx	x8, x8, #3, #6
    3d74:	mov	w9, #0x80                  	// #128
    3d78:	add	x0, x21, x8
    3d7c:	eor	w2, w8, #0x3f
    3d80:	mov	x19, x1
    3d84:	cmp	w2, #0x7
    3d88:	strb	w9, [x0], #1
    3d8c:	mov	x29, sp
    3d90:	b.hi	3dbc <uuid_get_template@@UUID_2.31+0xfe8>  // b.pmore
    3d94:	mov	w1, wzr
    3d98:	bl	16b0 <memset@plt>
    3d9c:	mov	x0, x19
    3da0:	mov	x1, x21
    3da4:	bl	3374 <uuid_get_template@@UUID_2.31+0x5a0>
    3da8:	movi	v0.2d, #0x0
    3dac:	str	xzr, [x21, #48]
    3db0:	stp	q0, q0, [x21, #16]
    3db4:	str	q0, [x21]
    3db8:	b	3dc8 <uuid_get_template@@UUID_2.31+0xff4>
    3dbc:	sub	w2, w2, #0x8
    3dc0:	mov	w1, wzr
    3dc4:	bl	16b0 <memset@plt>
    3dc8:	ldp	w8, w9, [x19, #16]
    3dcc:	mov	x0, x19
    3dd0:	mov	x1, x21
    3dd4:	stp	w8, w9, [x19, #80]
    3dd8:	bl	3374 <uuid_get_template@@UUID_2.31+0x5a0>
    3ddc:	ldr	q0, [x19]
    3de0:	movi	v1.2d, #0x0
    3de4:	str	q0, [x20]
    3de8:	stp	q1, q1, [x19, #32]
    3dec:	str	q1, [x19, #64]
    3df0:	str	xzr, [x19, #80]
    3df4:	stp	q1, q1, [x19]
    3df8:	ldp	x20, x19, [sp, #32]
    3dfc:	ldr	x21, [sp, #16]
    3e00:	ldp	x29, x30, [sp], #48
    3e04:	ret
    3e08:	sub	sp, sp, #0x120
    3e0c:	stp	x29, x30, [sp, #192]
    3e10:	stp	x28, x27, [sp, #208]
    3e14:	stp	x26, x25, [sp, #224]
    3e18:	stp	x24, x23, [sp, #240]
    3e1c:	stp	x22, x21, [sp, #256]
    3e20:	stp	x20, x19, [sp, #272]
    3e24:	str	x0, [sp, #184]
    3e28:	ldp	w9, w2, [x1]
    3e2c:	ldp	w20, w13, [x0]
    3e30:	ldp	w24, w22, [x1, #16]
    3e34:	ldp	w4, w5, [x0, #8]
    3e38:	ldr	w26, [x0, #16]
    3e3c:	ldp	w3, w23, [x1, #8]
    3e40:	rev	w6, w9
    3e44:	ror	w21, w20, #27
    3e48:	ldp	w25, w18, [x1, #24]
    3e4c:	ldp	w17, w16, [x1, #32]
    3e50:	ldp	w15, w14, [x1, #40]
    3e54:	ldp	w12, w11, [x1, #48]
    3e58:	ldp	w10, w8, [x1, #56]
    3e5c:	bic	w7, w5, w13
    3e60:	and	w19, w4, w13
    3e64:	mov	w0, w20
    3e68:	rev	w1, w22
    3e6c:	add	w22, w6, w21
    3e70:	mov	w30, #0x7999                	// #31129
    3e74:	stp	w4, w13, [sp, #176]
    3e78:	ror	w13, w13, #2
    3e7c:	mov	w29, w0
    3e80:	orr	w7, w19, w7
    3e84:	add	w22, w22, w26
    3e88:	stp	w26, w5, [sp, #168]
    3e8c:	movk	w30, #0x5a82, lsl #16
    3e90:	mov	w28, w5
    3e94:	bic	w20, w4, w20
    3e98:	rev	w5, w2
    3e9c:	and	w19, w13, w29
    3ea0:	add	w22, w22, w7
    3ea4:	mov	w27, w4
    3ea8:	rev	w4, w3
    3eac:	rev	w3, w23
    3eb0:	add	w23, w5, w28
    3eb4:	orr	w20, w19, w20
    3eb8:	add	w22, w22, w30
    3ebc:	ror	w9, w0, #2
    3ec0:	add	w20, w23, w20
    3ec4:	ror	w23, w22, #27
    3ec8:	add	w19, w3, w13
    3ecc:	bic	w13, w13, w22
    3ed0:	add	w20, w20, w23
    3ed4:	and	w23, w9, w22
    3ed8:	add	w21, w4, w27
    3edc:	orr	w23, w23, w13
    3ee0:	add	w20, w20, w30
    3ee4:	rev	w2, w24
    3ee8:	ror	w22, w22, #2
    3eec:	add	w21, w21, w23
    3ef0:	ror	w23, w20, #27
    3ef4:	add	w7, w2, w9
    3ef8:	bic	w9, w9, w20
    3efc:	add	w21, w21, w23
    3f00:	and	w23, w22, w20
    3f04:	rev	w18, w18
    3f08:	orr	w23, w23, w9
    3f0c:	add	w21, w21, w30
    3f10:	eor	w5, w3, w5
    3f14:	eor	w3, w1, w3
    3f18:	eor	w13, w18, w1
    3f1c:	add	w24, w1, w22
    3f20:	ror	w20, w20, #2
    3f24:	add	w1, w19, w23
    3f28:	ror	w19, w21, #27
    3f2c:	bic	w22, w22, w21
    3f30:	add	w19, w1, w19
    3f34:	and	w1, w20, w21
    3f38:	str	w0, [sp, #164]
    3f3c:	rev	w0, w25
    3f40:	rev	w17, w17
    3f44:	orr	w22, w1, w22
    3f48:	add	w19, w19, w30
    3f4c:	eor	w6, w4, w6
    3f50:	eor	w4, w2, w4
    3f54:	eor	w2, w0, w2
    3f58:	eor	w9, w17, w0
    3f5c:	add	w23, w0, w20
    3f60:	ror	w21, w21, #2
    3f64:	add	w0, w7, w22
    3f68:	ror	w7, w19, #27
    3f6c:	bic	w20, w20, w19
    3f70:	add	w7, w0, w7
    3f74:	and	w0, w21, w19
    3f78:	orr	w20, w0, w20
    3f7c:	add	w7, w7, w30
    3f80:	rev	w16, w16
    3f84:	ror	w19, w19, #2
    3f88:	add	w20, w24, w20
    3f8c:	ror	w22, w7, #27
    3f90:	eor	w1, w16, w18
    3f94:	add	w18, w18, w21
    3f98:	bic	w21, w21, w7
    3f9c:	add	w20, w20, w22
    3fa0:	and	w22, w19, w7
    3fa4:	orr	w21, w22, w21
    3fa8:	add	w20, w20, w30
    3fac:	rev	w15, w15
    3fb0:	ror	w7, w7, #2
    3fb4:	add	w21, w23, w21
    3fb8:	ror	w23, w20, #27
    3fbc:	eor	w0, w15, w17
    3fc0:	eor	w6, w6, w17
    3fc4:	add	w17, w17, w19
    3fc8:	bic	w19, w19, w20
    3fcc:	add	w21, w21, w23
    3fd0:	and	w23, w7, w20
    3fd4:	rev	w14, w14
    3fd8:	orr	w19, w23, w19
    3fdc:	add	w21, w21, w30
    3fe0:	eor	w22, w14, w16
    3fe4:	eor	w5, w5, w16
    3fe8:	add	w24, w16, w7
    3fec:	ror	w20, w20, #2
    3ff0:	add	w16, w18, w19
    3ff4:	ror	w18, w21, #27
    3ff8:	bic	w7, w7, w21
    3ffc:	add	w18, w16, w18
    4000:	and	w16, w20, w21
    4004:	orr	w7, w16, w7
    4008:	add	w18, w18, w30
    400c:	rev	w12, w12
    4010:	ror	w19, w21, #2
    4014:	add	w17, w17, w7
    4018:	ror	w7, w18, #27
    401c:	eor	w23, w12, w15
    4020:	eor	w4, w4, w15
    4024:	add	w15, w15, w20
    4028:	bic	w20, w20, w18
    402c:	add	w17, w17, w7
    4030:	and	w7, w19, w18
    4034:	rev	w10, w10
    4038:	rev	w8, w8
    403c:	orr	w7, w7, w20
    4040:	add	w17, w17, w30
    4044:	rev	w11, w11
    4048:	ror	w18, w18, #2
    404c:	add	w7, w24, w7
    4050:	ror	w21, w17, #27
    4054:	eor	w5, w5, w10
    4058:	eor	w4, w4, w8
    405c:	eor	w16, w11, w14
    4060:	eor	w3, w3, w14
    4064:	add	w14, w14, w19
    4068:	bic	w19, w19, w17
    406c:	add	w7, w7, w21
    4070:	and	w21, w18, w17
    4074:	eor	w13, w13, w11
    4078:	eor	w24, w9, w10
    407c:	eor	w9, w6, w11
    4080:	ror	w27, w5, #31
    4084:	ror	w5, w4, #31
    4088:	orr	w19, w21, w19
    408c:	ror	w6, w9, #31
    4090:	eor	w4, w13, w5
    4094:	eor	w9, w22, w27
    4098:	eor	w13, w23, w5
    409c:	mov	w22, w5
    40a0:	add	w5, w7, w30
    40a4:	ror	w17, w17, #2
    40a8:	add	w15, w15, w19
    40ac:	ror	w7, w5, #27
    40b0:	eor	w20, w10, w12
    40b4:	eor	w2, w2, w12
    40b8:	add	w12, w12, w18
    40bc:	bic	w18, w18, w5
    40c0:	add	w15, w15, w7
    40c4:	and	w7, w17, w5
    40c8:	orr	w18, w7, w18
    40cc:	add	w15, w15, w30
    40d0:	ror	w5, w5, #2
    40d4:	add	w14, w14, w18
    40d8:	ror	w18, w15, #27
    40dc:	eor	w21, w8, w11
    40e0:	add	w11, w11, w17
    40e4:	bic	w17, w17, w15
    40e8:	add	w14, w14, w18
    40ec:	and	w18, w5, w15
    40f0:	orr	w17, w18, w17
    40f4:	add	w14, w14, w30
    40f8:	ror	w15, w15, #2
    40fc:	add	w12, w12, w17
    4100:	ror	w17, w14, #27
    4104:	eor	w7, w6, w10
    4108:	add	w10, w10, w5
    410c:	bic	w5, w5, w14
    4110:	add	w12, w12, w17
    4114:	and	w17, w15, w14
    4118:	orr	w17, w17, w5
    411c:	add	w12, w12, w30
    4120:	ror	w14, w14, #2
    4124:	add	w11, w11, w17
    4128:	ror	w17, w12, #27
    412c:	eor	w1, w1, w8
    4130:	eor	w3, w3, w6
    4134:	eor	w0, w0, w6
    4138:	eor	w18, w27, w8
    413c:	eor	w5, w22, w6
    4140:	add	w8, w8, w15
    4144:	bic	w15, w15, w12
    4148:	add	w11, w11, w17
    414c:	and	w17, w14, w12
    4150:	add	w6, w6, w14
    4154:	eor	w2, w2, w27
    4158:	orr	w15, w17, w15
    415c:	str	w6, [sp, #160]
    4160:	add	w6, w11, w30
    4164:	mov	w25, w22
    4168:	str	w22, [sp, #144]
    416c:	ror	w3, w3, #31
    4170:	ror	w22, w2, #31
    4174:	add	w10, w10, w15
    4178:	ror	w11, w6, #27
    417c:	ror	w19, w4, #31
    4180:	eor	w2, w24, w3
    4184:	eor	w16, w16, w3
    4188:	mov	w23, w3
    418c:	eor	w3, w20, w22
    4190:	ror	w20, w12, #2
    4194:	add	w10, w10, w11
    4198:	eor	w1, w1, w22
    419c:	eor	w0, w0, w19
    41a0:	bic	w12, w14, w6
    41a4:	stp	w20, w10, [sp, #148]
    41a8:	and	w10, w20, w6
    41ac:	orr	w10, w10, w12
    41b0:	ror	w14, w2, #31
    41b4:	ror	w15, w1, #31
    41b8:	ror	w0, w0, #31
    41bc:	add	w8, w8, w10
    41c0:	eor	w9, w9, w14
    41c4:	eor	w10, w13, w15
    41c8:	eor	w12, w16, w0
    41cc:	eor	w4, w21, w19
    41d0:	str	w6, [sp, #156]
    41d4:	eor	w13, w7, w14
    41d8:	mov	w7, w14
    41dc:	eor	w14, w18, w15
    41e0:	mov	w6, w15
    41e4:	eor	w15, w5, w0
    41e8:	mov	w5, w0
    41ec:	ror	w0, w9, #31
    41f0:	ror	w18, w10, #31
    41f4:	ror	w16, w12, #31
    41f8:	eor	w17, w23, w27
    41fc:	eor	w11, w22, w25
    4200:	stp	w8, w23, [sp, #136]
    4204:	eor	w8, w19, w23
    4208:	eor	w9, w3, w0
    420c:	eor	w10, w4, w18
    4210:	eor	w12, w13, w16
    4214:	eor	w13, w17, w0
    4218:	mov	w2, w0
    421c:	eor	w11, w11, w18
    4220:	mov	w1, w18
    4224:	eor	w8, w8, w16
    4228:	mov	w0, w16
    422c:	ror	w18, w9, #31
    4230:	ror	w17, w10, #31
    4234:	ror	w16, w12, #31
    4238:	eor	w9, w14, w18
    423c:	eor	w10, w15, w17
    4240:	eor	w12, w13, w16
    4244:	eor	w13, w7, w22
    4248:	eor	w13, w13, w18
    424c:	ror	w4, w9, #31
    4250:	ror	w10, w10, #31
    4254:	ror	w12, w12, #31
    4258:	eor	w14, w6, w19
    425c:	eor	w15, w5, w7
    4260:	eor	w9, w11, w4
    4264:	eor	w8, w8, w10
    4268:	mov	w3, w10
    426c:	eor	w10, w13, w12
    4270:	eor	w11, w2, w6
    4274:	stp	w6, w7, [sp, #120]
    4278:	eor	w14, w14, w17
    427c:	stp	w2, w5, [sp, #112]
    4280:	eor	w15, w15, w16
    4284:	mov	w7, w16
    4288:	mov	w16, w12
    428c:	eor	w11, w11, w4
    4290:	eor	w12, w1, w5
    4294:	eor	w13, w0, w2
    4298:	ror	w9, w9, #31
    429c:	ror	w5, w8, #31
    42a0:	ror	w2, w10, #31
    42a4:	eor	w8, w14, w9
    42a8:	mov	w14, w9
    42ac:	eor	w9, w15, w5
    42b0:	eor	w10, w11, w2
    42b4:	eor	w11, w18, w1
    42b8:	stp	w0, w1, [sp, #104]
    42bc:	eor	w12, w12, w3
    42c0:	eor	w13, w13, w16
    42c4:	eor	w11, w11, w14
    42c8:	mov	w1, w14
    42cc:	eor	w14, w17, w0
    42d0:	ror	w6, w8, #31
    42d4:	ror	w0, w9, #31
    42d8:	stp	w17, w18, [sp, #96]
    42dc:	eor	w15, w7, w18
    42e0:	ror	w18, w10, #31
    42e4:	eor	w8, w12, w6
    42e8:	eor	w9, w13, w0
    42ec:	eor	w14, w14, w5
    42f0:	stp	w4, w7, [sp, #88]
    42f4:	eor	w15, w15, w2
    42f8:	eor	w10, w11, w18
    42fc:	eor	w11, w4, w17
    4300:	eor	w12, w3, w7
    4304:	eor	w13, w16, w4
    4308:	ror	w7, w8, #31
    430c:	ror	w4, w9, #31
    4310:	eor	w11, w11, w6
    4314:	ror	w17, w10, #31
    4318:	eor	w8, w14, w7
    431c:	eor	w9, w15, w4
    4320:	stp	w16, w3, [sp, #80]
    4324:	eor	w12, w12, w0
    4328:	eor	w13, w13, w18
    432c:	eor	w10, w11, w17
    4330:	stp	w5, w1, [sp, #72]
    4334:	eor	w11, w1, w3
    4338:	eor	w15, w2, w1
    433c:	ror	w3, w8, #31
    4340:	ror	w1, w9, #31
    4344:	eor	w11, w11, w7
    4348:	eor	w14, w5, w16
    434c:	ror	w16, w10, #31
    4350:	eor	w8, w12, w3
    4354:	eor	w9, w13, w1
    4358:	eor	w14, w14, w4
    435c:	eor	w15, w15, w17
    4360:	eor	w10, w11, w16
    4364:	eor	w11, w6, w5
    4368:	ror	w26, w8, #31
    436c:	ror	w28, w9, #31
    4370:	eor	w11, w11, w3
    4374:	eor	w12, w0, w2
    4378:	eor	w13, w18, w6
    437c:	ror	w29, w10, #31
    4380:	eor	w8, w14, w26
    4384:	eor	w9, w15, w28
    4388:	eor	w12, w12, w1
    438c:	eor	w13, w13, w16
    4390:	eor	w10, w11, w29
    4394:	eor	w11, w7, w0
    4398:	ror	w21, w8, #31
    439c:	ror	w24, w9, #31
    43a0:	stp	w19, w22, [sp, #128]
    43a4:	eor	w11, w11, w26
    43a8:	eor	w14, w4, w18
    43ac:	eor	w15, w17, w7
    43b0:	ror	w22, w10, #31
    43b4:	eor	w8, w12, w21
    43b8:	eor	w9, w13, w24
    43bc:	stp	w4, w7, [sp, #48]
    43c0:	eor	w14, w14, w28
    43c4:	eor	w15, w15, w29
    43c8:	eor	w10, w11, w22
    43cc:	eor	w11, w3, w4
    43d0:	ror	w4, w8, #31
    43d4:	ror	w20, w9, #31
    43d8:	stp	w6, w2, [sp, #64]
    43dc:	eor	w11, w11, w21
    43e0:	eor	w12, w1, w17
    43e4:	eor	w13, w16, w3
    43e8:	ror	w6, w10, #31
    43ec:	eor	w8, w14, w4
    43f0:	eor	w9, w15, w20
    43f4:	eor	w12, w12, w24
    43f8:	eor	w13, w13, w22
    43fc:	eor	w10, w11, w6
    4400:	eor	w11, w26, w1
    4404:	eor	w14, w28, w16
    4408:	ror	w2, w8, #31
    440c:	ror	w5, w9, #31
    4410:	stp	w3, w17, [sp, #40]
    4414:	eor	w11, w11, w4
    4418:	eor	w17, w14, w20
    441c:	eor	w14, w29, w26
    4420:	ror	w3, w10, #31
    4424:	eor	w8, w12, w2
    4428:	eor	w9, w13, w5
    442c:	stp	w18, w0, [sp, #56]
    4430:	stp	w16, w1, [sp, #32]
    4434:	eor	w18, w14, w6
    4438:	eor	w10, w11, w3
    443c:	eor	w11, w21, w28
    4440:	ror	w0, w8, #31
    4444:	ror	w1, w9, #31
    4448:	eor	w12, w11, w2
    444c:	eor	w11, w24, w29
    4450:	ror	w16, w10, #31
    4454:	eor	w8, w17, w0
    4458:	eor	w10, w18, w1
    445c:	eor	w7, w11, w5
    4460:	eor	w11, w22, w21
    4464:	eor	w12, w12, w16
    4468:	ror	w13, w8, #31
    446c:	ror	w14, w10, #31
    4470:	eor	w17, w5, w6
    4474:	eor	w19, w11, w3
    4478:	eor	w9, w20, w22
    447c:	ror	w15, w12, #31
    4480:	eor	w8, w7, w13
    4484:	eor	w7, w17, w14
    4488:	eor	w17, w3, w2
    448c:	eor	w23, w9, w1
    4490:	eor	w9, w6, w4
    4494:	eor	w18, w19, w14
    4498:	eor	w19, w17, w15
    449c:	ror	w17, w8, #31
    44a0:	eor	w25, w9, w16
    44a4:	ror	w18, w18, #31
    44a8:	eor	w8, w23, w17
    44ac:	eor	w23, w1, w3
    44b0:	eor	w25, w25, w18
    44b4:	eor	w10, w23, w18
    44b8:	ror	w23, w8, #31
    44bc:	ror	w9, w25, #31
    44c0:	eor	w8, w7, w23
    44c4:	eor	w7, w14, w16
    44c8:	eor	w19, w19, w9
    44cc:	str	w9, [sp, #28]
    44d0:	eor	w9, w7, w9
    44d4:	ror	w7, w8, #31
    44d8:	eor	w8, w10, w7
    44dc:	ror	w8, w8, #31
    44e0:	ror	w19, w19, #31
    44e4:	eor	w10, w18, w15
    44e8:	str	w8, [sp, #20]
    44ec:	eor	w8, w9, w8
    44f0:	ldp	w25, w9, [sp, #160]
    44f4:	eor	w10, w10, w19
    44f8:	ror	w8, w8, #31
    44fc:	str	w8, [sp, #24]
    4500:	eor	w8, w10, w8
    4504:	ror	w8, w8, #31
    4508:	add	w8, w9, w8
    450c:	str	w8, [sp, #164]
    4510:	ldr	w8, [sp, #152]
    4514:	ldr	w10, [sp, #136]
    4518:	add	w8, w8, w30
    451c:	ror	w9, w8, #27
    4520:	add	w11, w10, w9
    4524:	ldr	w9, [sp, #156]
    4528:	ldr	w10, [sp, #148]
    452c:	add	w11, w11, w30
    4530:	ror	w9, w9, #2
    4534:	add	w12, w27, w10
    4538:	bic	w10, w10, w8
    453c:	and	w27, w9, w8
    4540:	orr	w10, w27, w10
    4544:	add	w10, w25, w10
    4548:	ldr	w25, [sp, #144]
    454c:	ror	w27, w11, #27
    4550:	ror	w8, w8, #2
    4554:	add	w10, w10, w27
    4558:	add	w27, w25, w9
    455c:	bic	w9, w9, w11
    4560:	and	w25, w8, w11
    4564:	orr	w9, w25, w9
    4568:	add	w10, w10, w30
    456c:	add	w9, w12, w9
    4570:	ror	w12, w10, #27
    4574:	add	w9, w9, w12
    4578:	ldr	w12, [sp, #140]
    457c:	ror	w11, w11, #2
    4580:	and	w25, w11, w10
    4584:	add	w9, w9, w30
    4588:	add	w12, w12, w8
    458c:	bic	w8, w8, w10
    4590:	orr	w8, w25, w8
    4594:	add	w8, w27, w8
    4598:	ror	w25, w9, #27
    459c:	add	w8, w8, w25
    45a0:	ldr	w25, [sp, #132]
    45a4:	ror	w10, w10, #2
    45a8:	and	w27, w10, w9
    45ac:	add	w8, w8, w30
    45b0:	add	w25, w25, w11
    45b4:	bic	w11, w11, w9
    45b8:	orr	w11, w27, w11
    45bc:	add	w11, w12, w11
    45c0:	ror	w12, w8, #27
    45c4:	add	w11, w11, w12
    45c8:	ldr	w12, [sp, #128]
    45cc:	ror	w9, w9, #2
    45d0:	add	w11, w11, w30
    45d4:	ror	w27, w8, #2
    45d8:	add	w12, w12, w10
    45dc:	eor	w10, w9, w10
    45e0:	eor	w10, w10, w8
    45e4:	add	w10, w25, w10
    45e8:	ror	w25, w11, #27
    45ec:	add	w10, w10, w25
    45f0:	ldr	w25, [sp, #124]
    45f4:	eor	w8, w27, w9
    45f8:	eor	w8, w8, w11
    45fc:	ror	w11, w11, #2
    4600:	add	w25, w25, w9
    4604:	add	w9, w12, w8
    4608:	mov	w8, #0xeba1                	// #60321
    460c:	movk	w8, #0x6ed9, lsl #16
    4610:	add	w10, w10, w8
    4614:	ror	w12, w10, #27
    4618:	add	w9, w9, w12
    461c:	ldr	w12, [sp, #120]
    4620:	add	w9, w9, w8
    4624:	add	w12, w12, w27
    4628:	eor	w27, w11, w27
    462c:	eor	w27, w27, w10
    4630:	add	w25, w25, w27
    4634:	ror	w27, w9, #27
    4638:	add	w25, w25, w27
    463c:	ldr	w27, [sp, #116]
    4640:	ror	w10, w10, #2
    4644:	add	w27, w27, w11
    4648:	eor	w11, w10, w11
    464c:	eor	w11, w11, w9
    4650:	add	w11, w12, w11
    4654:	add	w12, w25, w8
    4658:	ror	w25, w12, #27
    465c:	add	w11, w11, w25
    4660:	ldr	w25, [sp, #112]
    4664:	ror	w9, w9, #2
    4668:	add	w11, w11, w8
    466c:	add	w25, w25, w10
    4670:	eor	w10, w9, w10
    4674:	eor	w10, w10, w12
    4678:	add	w10, w27, w10
    467c:	ror	w27, w11, #27
    4680:	add	w10, w10, w27
    4684:	ldr	w27, [sp, #108]
    4688:	ror	w12, w12, #2
    468c:	add	w10, w10, w8
    4690:	add	w27, w27, w9
    4694:	eor	w9, w12, w9
    4698:	eor	w9, w9, w11
    469c:	add	w9, w25, w9
    46a0:	ror	w25, w10, #27
    46a4:	add	w9, w9, w25
    46a8:	ldr	w25, [sp, #104]
    46ac:	ror	w11, w11, #2
    46b0:	add	w9, w9, w8
    46b4:	add	w25, w25, w12
    46b8:	eor	w12, w11, w12
    46bc:	eor	w12, w12, w10
    46c0:	add	w12, w27, w12
    46c4:	ror	w27, w9, #27
    46c8:	add	w12, w12, w27
    46cc:	ldr	w27, [sp, #100]
    46d0:	ror	w10, w10, #2
    46d4:	add	w12, w12, w8
    46d8:	add	w27, w27, w11
    46dc:	eor	w11, w10, w11
    46e0:	eor	w11, w11, w9
    46e4:	add	w11, w25, w11
    46e8:	ror	w25, w12, #27
    46ec:	add	w11, w11, w25
    46f0:	ldr	w25, [sp, #96]
    46f4:	ror	w9, w9, #2
    46f8:	add	w11, w11, w8
    46fc:	add	w25, w25, w10
    4700:	eor	w10, w9, w10
    4704:	eor	w10, w10, w12
    4708:	add	w10, w27, w10
    470c:	ror	w27, w11, #27
    4710:	add	w10, w10, w27
    4714:	ldr	w27, [sp, #92]
    4718:	ror	w12, w12, #2
    471c:	add	w10, w10, w8
    4720:	add	w27, w27, w9
    4724:	eor	w9, w12, w9
    4728:	eor	w9, w9, w11
    472c:	add	w9, w25, w9
    4730:	ror	w25, w10, #27
    4734:	add	w9, w9, w25
    4738:	ldr	w25, [sp, #88]
    473c:	ror	w11, w11, #2
    4740:	add	w9, w9, w8
    4744:	add	w25, w25, w12
    4748:	eor	w12, w11, w12
    474c:	eor	w12, w12, w10
    4750:	add	w12, w27, w12
    4754:	ror	w27, w9, #27
    4758:	add	w12, w12, w27
    475c:	ldr	w27, [sp, #84]
    4760:	ror	w10, w10, #2
    4764:	add	w12, w12, w8
    4768:	add	w27, w27, w11
    476c:	eor	w11, w10, w11
    4770:	eor	w11, w11, w9
    4774:	add	w11, w25, w11
    4778:	ror	w25, w12, #27
    477c:	add	w11, w11, w25
    4780:	ldr	w25, [sp, #80]
    4784:	ror	w9, w9, #2
    4788:	add	w11, w11, w8
    478c:	add	w25, w25, w10
    4790:	eor	w10, w9, w10
    4794:	eor	w10, w10, w12
    4798:	add	w10, w27, w10
    479c:	ror	w27, w11, #27
    47a0:	add	w10, w10, w27
    47a4:	ldr	w27, [sp, #76]
    47a8:	ror	w12, w12, #2
    47ac:	add	w10, w10, w8
    47b0:	add	w27, w27, w9
    47b4:	eor	w9, w12, w9
    47b8:	eor	w9, w9, w11
    47bc:	add	w9, w25, w9
    47c0:	ror	w25, w10, #27
    47c4:	add	w9, w9, w25
    47c8:	ldr	w25, [sp, #72]
    47cc:	ror	w11, w11, #2
    47d0:	add	w9, w9, w8
    47d4:	add	w25, w25, w12
    47d8:	eor	w12, w11, w12
    47dc:	eor	w12, w12, w10
    47e0:	add	w12, w27, w12
    47e4:	ror	w27, w9, #27
    47e8:	add	w12, w12, w27
    47ec:	ldr	w27, [sp, #68]
    47f0:	ror	w10, w10, #2
    47f4:	add	w12, w12, w8
    47f8:	add	w27, w27, w11
    47fc:	eor	w11, w10, w11
    4800:	eor	w11, w11, w9
    4804:	add	w11, w25, w11
    4808:	ror	w25, w12, #27
    480c:	add	w11, w11, w25
    4810:	ldr	w25, [sp, #64]
    4814:	ror	w9, w9, #2
    4818:	add	w11, w11, w8
    481c:	add	w25, w25, w10
    4820:	eor	w10, w9, w10
    4824:	eor	w10, w10, w12
    4828:	add	w10, w27, w10
    482c:	ror	w27, w11, #27
    4830:	add	w10, w10, w27
    4834:	ldr	w27, [sp, #60]
    4838:	ror	w12, w12, #2
    483c:	add	w10, w10, w8
    4840:	add	w27, w27, w9
    4844:	eor	w9, w12, w9
    4848:	eor	w9, w9, w11
    484c:	add	w9, w25, w9
    4850:	ror	w25, w10, #27
    4854:	add	w9, w9, w25
    4858:	ldr	w25, [sp, #56]
    485c:	ror	w11, w11, #2
    4860:	add	w9, w9, w8
    4864:	add	w25, w25, w12
    4868:	eor	w12, w11, w12
    486c:	eor	w12, w12, w10
    4870:	add	w12, w27, w12
    4874:	ror	w27, w9, #27
    4878:	add	w12, w12, w27
    487c:	ldr	w27, [sp, #52]
    4880:	ror	w10, w10, #2
    4884:	add	w12, w12, w8
    4888:	add	w27, w27, w11
    488c:	eor	w11, w10, w11
    4890:	eor	w11, w11, w9
    4894:	add	w11, w25, w11
    4898:	ror	w25, w12, #27
    489c:	add	w11, w11, w25
    48a0:	ldr	w25, [sp, #48]
    48a4:	ror	w9, w9, #2
    48a8:	orr	w30, w12, w9
    48ac:	add	w8, w11, w8
    48b0:	add	w25, w25, w10
    48b4:	and	w10, w30, w10
    48b8:	and	w11, w12, w9
    48bc:	orr	w10, w10, w11
    48c0:	add	w10, w27, w10
    48c4:	ror	w11, w8, #27
    48c8:	add	w10, w10, w11
    48cc:	ldr	w11, [sp, #44]
    48d0:	ror	w12, w12, #2
    48d4:	orr	w27, w8, w12
    48d8:	add	w11, w11, w9
    48dc:	and	w9, w27, w9
    48e0:	and	w27, w8, w12
    48e4:	orr	w9, w9, w27
    48e8:	mov	w27, #0xbcdc                	// #48348
    48ec:	movk	w27, #0x8f1b, lsl #16
    48f0:	add	w10, w10, w27
    48f4:	add	w9, w25, w9
    48f8:	ror	w25, w10, #27
    48fc:	add	w9, w9, w25
    4900:	ldr	w25, [sp, #40]
    4904:	ror	w8, w8, #2
    4908:	orr	w30, w10, w8
    490c:	add	w9, w9, w27
    4910:	add	w25, w25, w12
    4914:	and	w12, w30, w12
    4918:	and	w30, w10, w8
    491c:	orr	w12, w12, w30
    4920:	add	w11, w11, w12
    4924:	ror	w12, w9, #27
    4928:	add	w11, w11, w12
    492c:	ldr	w12, [sp, #36]
    4930:	ror	w10, w10, #2
    4934:	orr	w30, w9, w10
    4938:	add	w11, w11, w27
    493c:	add	w12, w12, w8
    4940:	and	w8, w30, w8
    4944:	and	w30, w9, w10
    4948:	orr	w8, w8, w30
    494c:	add	w8, w25, w8
    4950:	ror	w25, w11, #27
    4954:	add	w8, w8, w25
    4958:	ldr	w25, [sp, #32]
    495c:	ror	w9, w9, #2
    4960:	orr	w30, w11, w9
    4964:	add	w8, w8, w27
    4968:	add	w25, w25, w10
    496c:	and	w10, w30, w10
    4970:	and	w30, w11, w9
    4974:	orr	w10, w10, w30
    4978:	add	w10, w12, w10
    497c:	ror	w12, w8, #27
    4980:	ror	w11, w11, #2
    4984:	add	w10, w10, w12
    4988:	add	w12, w26, w9
    498c:	orr	w26, w8, w11
    4990:	and	w9, w26, w9
    4994:	and	w26, w8, w11
    4998:	orr	w9, w9, w26
    499c:	add	w10, w10, w27
    49a0:	ror	w8, w8, #2
    49a4:	add	w9, w25, w9
    49a8:	ror	w25, w10, #27
    49ac:	orr	w26, w10, w8
    49b0:	add	w9, w9, w25
    49b4:	add	w25, w28, w11
    49b8:	and	w11, w26, w11
    49bc:	and	w26, w10, w8
    49c0:	orr	w11, w11, w26
    49c4:	add	w9, w9, w27
    49c8:	ror	w10, w10, #2
    49cc:	add	w11, w12, w11
    49d0:	ror	w12, w9, #27
    49d4:	orr	w26, w9, w10
    49d8:	add	w11, w11, w12
    49dc:	add	w12, w29, w8
    49e0:	and	w8, w26, w8
    49e4:	and	w26, w9, w10
    49e8:	orr	w8, w8, w26
    49ec:	add	w11, w11, w27
    49f0:	add	w8, w25, w8
    49f4:	ror	w25, w11, #27
    49f8:	ror	w9, w9, #2
    49fc:	add	w8, w8, w25
    4a00:	orr	w25, w11, w9
    4a04:	add	w21, w21, w10
    4a08:	and	w10, w25, w10
    4a0c:	and	w25, w11, w9
    4a10:	orr	w10, w10, w25
    4a14:	add	w8, w8, w27
    4a18:	add	w10, w12, w10
    4a1c:	ror	w12, w8, #27
    4a20:	ror	w11, w11, #2
    4a24:	add	w10, w10, w12
    4a28:	orr	w12, w8, w11
    4a2c:	and	w12, w12, w9
    4a30:	and	w25, w8, w11
    4a34:	orr	w12, w12, w25
    4a38:	add	w10, w10, w27
    4a3c:	add	w12, w21, w12
    4a40:	ror	w21, w10, #27
    4a44:	ror	w8, w8, #2
    4a48:	add	w12, w12, w21
    4a4c:	add	w21, w22, w11
    4a50:	orr	w22, w10, w8
    4a54:	and	w11, w22, w11
    4a58:	and	w22, w10, w8
    4a5c:	orr	w11, w11, w22
    4a60:	add	w9, w24, w9
    4a64:	add	w9, w9, w11
    4a68:	add	w11, w12, w27
    4a6c:	ror	w10, w10, #2
    4a70:	ror	w12, w11, #27
    4a74:	orr	w22, w11, w10
    4a78:	add	w9, w9, w12
    4a7c:	eor	w12, w4, w24
    4a80:	add	w4, w4, w8
    4a84:	and	w8, w22, w8
    4a88:	and	w22, w11, w10
    4a8c:	orr	w8, w8, w22
    4a90:	add	w9, w9, w27
    4a94:	add	w8, w21, w8
    4a98:	ror	w21, w9, #27
    4a9c:	ror	w11, w11, #2
    4aa0:	add	w8, w8, w21
    4aa4:	orr	w21, w9, w11
    4aa8:	and	w21, w21, w10
    4aac:	and	w22, w9, w11
    4ab0:	orr	w21, w21, w22
    4ab4:	add	w8, w8, w27
    4ab8:	add	w4, w4, w21
    4abc:	ror	w21, w8, #27
    4ac0:	ror	w9, w9, #2
    4ac4:	add	w4, w4, w21
    4ac8:	orr	w21, w8, w9
    4acc:	add	w6, w6, w11
    4ad0:	and	w11, w21, w11
    4ad4:	and	w21, w8, w9
    4ad8:	orr	w11, w11, w21
    4adc:	add	w10, w20, w10
    4ae0:	add	w10, w10, w11
    4ae4:	add	w11, w4, w27
    4ae8:	ror	w4, w11, #27
    4aec:	ror	w8, w8, #2
    4af0:	add	w10, w10, w4
    4af4:	eor	w4, w2, w20
    4af8:	orr	w20, w11, w8
    4afc:	add	w2, w2, w9
    4b00:	and	w9, w20, w9
    4b04:	and	w20, w11, w8
    4b08:	orr	w9, w9, w20
    4b0c:	add	w10, w10, w27
    4b10:	ror	w11, w11, #2
    4b14:	add	w9, w6, w9
    4b18:	ror	w6, w10, #27
    4b1c:	add	w9, w9, w6
    4b20:	orr	w6, w10, w11
    4b24:	and	w6, w6, w8
    4b28:	and	w20, w10, w11
    4b2c:	orr	w6, w6, w20
    4b30:	add	w9, w9, w27
    4b34:	ror	w10, w10, #2
    4b38:	add	w2, w2, w6
    4b3c:	ror	w6, w9, #27
    4b40:	add	w2, w2, w6
    4b44:	orr	w6, w9, w10
    4b48:	add	w3, w3, w11
    4b4c:	and	w11, w6, w11
    4b50:	and	w6, w9, w10
    4b54:	add	w8, w5, w8
    4b58:	ror	w9, w9, #2
    4b5c:	add	w2, w2, w27
    4b60:	orr	w11, w11, w6
    4b64:	ror	w6, w2, #27
    4b68:	add	w8, w8, w11
    4b6c:	orr	w11, w2, w9
    4b70:	add	w8, w8, w6
    4b74:	and	w6, w2, w9
    4b78:	and	w11, w11, w10
    4b7c:	ror	w2, w2, #2
    4b80:	add	w8, w8, w27
    4b84:	orr	w11, w11, w6
    4b88:	ror	w6, w8, #27
    4b8c:	add	w11, w3, w11
    4b90:	orr	w3, w8, w2
    4b94:	add	w11, w11, w6
    4b98:	and	w6, w8, w2
    4b9c:	and	w3, w3, w9
    4ba0:	orr	w3, w3, w6
    4ba4:	add	w10, w0, w10
    4ba8:	add	w6, w11, w27
    4bac:	ror	w8, w8, #2
    4bb0:	add	w10, w10, w3
    4bb4:	ror	w11, w6, #27
    4bb8:	add	w10, w10, w11
    4bbc:	orr	w11, w6, w8
    4bc0:	eor	w12, w12, w0
    4bc4:	eor	w5, w0, w5
    4bc8:	eor	w0, w16, w0
    4bcc:	add	w16, w16, w2
    4bd0:	and	w11, w11, w2
    4bd4:	and	w2, w6, w8
    4bd8:	orr	w2, w11, w2
    4bdc:	add	w9, w1, w9
    4be0:	add	w10, w10, w27
    4be4:	eor	w3, w4, w13
    4be8:	add	w9, w9, w2
    4bec:	ror	w2, w10, #27
    4bf0:	eor	w4, w5, w17
    4bf4:	ror	w5, w6, #2
    4bf8:	eor	w1, w13, w1
    4bfc:	add	w9, w9, w2
    4c00:	eor	w2, w15, w13
    4c04:	add	w13, w13, w8
    4c08:	eor	w8, w5, w8
    4c0c:	eor	w8, w8, w10
    4c10:	add	w9, w9, w27
    4c14:	mov	w11, #0xc1d6                	// #49622
    4c18:	add	w8, w16, w8
    4c1c:	ror	w10, w10, #2
    4c20:	ror	w6, w9, #27
    4c24:	movk	w11, #0xca62, lsl #16
    4c28:	eor	w16, w17, w14
    4c2c:	add	w14, w14, w5
    4c30:	eor	w5, w10, w5
    4c34:	add	w8, w8, w6
    4c38:	eor	w5, w5, w9
    4c3c:	add	w8, w8, w11
    4c40:	ror	w9, w9, #2
    4c44:	add	w13, w13, w5
    4c48:	ror	w5, w8, #27
    4c4c:	eor	w12, w12, w15
    4c50:	add	w15, w15, w10
    4c54:	eor	w10, w9, w10
    4c58:	add	w13, w13, w5
    4c5c:	eor	w10, w10, w8
    4c60:	ror	w8, w8, #2
    4c64:	add	w13, w13, w11
    4c68:	add	w10, w14, w10
    4c6c:	add	w14, w18, w8
    4c70:	ror	w18, w13, #27
    4c74:	add	w17, w17, w9
    4c78:	eor	w9, w8, w9
    4c7c:	add	w10, w10, w18
    4c80:	eor	w9, w9, w13
    4c84:	add	w10, w10, w11
    4c88:	ror	w13, w13, #2
    4c8c:	add	w9, w15, w9
    4c90:	ror	w15, w10, #27
    4c94:	eor	w8, w13, w8
    4c98:	add	w9, w9, w15
    4c9c:	eor	w8, w8, w10
    4ca0:	add	w9, w9, w11
    4ca4:	ror	w12, w12, #31
    4ca8:	ror	w10, w10, #2
    4cac:	add	w8, w17, w8
    4cb0:	ror	w17, w9, #27
    4cb4:	eor	w3, w3, w12
    4cb8:	eor	w0, w0, w12
    4cbc:	add	w12, w12, w13
    4cc0:	eor	w13, w10, w13
    4cc4:	add	w8, w8, w17
    4cc8:	eor	w13, w13, w9
    4ccc:	add	w8, w8, w11
    4cd0:	ror	w9, w9, #2
    4cd4:	add	w13, w14, w13
    4cd8:	ldr	w14, [sp, #28]
    4cdc:	ror	w17, w8, #27
    4ce0:	add	w15, w23, w10
    4ce4:	eor	w10, w9, w10
    4ce8:	add	w13, w13, w17
    4cec:	eor	w10, w10, w8
    4cf0:	add	w13, w13, w11
    4cf4:	ror	w8, w8, #2
    4cf8:	add	w10, w12, w10
    4cfc:	ror	w17, w13, #27
    4d00:	add	w14, w14, w9
    4d04:	eor	w9, w8, w9
    4d08:	add	w10, w10, w17
    4d0c:	eor	w9, w9, w13
    4d10:	add	w10, w10, w11
    4d14:	ror	w3, w3, #31
    4d18:	ror	w13, w13, #2
    4d1c:	add	w9, w15, w9
    4d20:	ror	w17, w10, #27
    4d24:	add	w12, w3, w8
    4d28:	eor	w8, w13, w8
    4d2c:	add	w9, w9, w17
    4d30:	eor	w8, w8, w10
    4d34:	add	w9, w9, w11
    4d38:	ror	w10, w10, #2
    4d3c:	add	w8, w14, w8
    4d40:	ror	w17, w9, #27
    4d44:	add	w15, w7, w13
    4d48:	eor	w13, w10, w13
    4d4c:	add	w8, w8, w17
    4d50:	eor	w13, w13, w9
    4d54:	add	w8, w8, w11
    4d58:	ror	w9, w9, #2
    4d5c:	add	w12, w12, w13
    4d60:	ror	w17, w8, #27
    4d64:	add	w14, w19, w10
    4d68:	eor	w10, w9, w10
    4d6c:	add	w12, w12, w17
    4d70:	eor	w4, w4, w3
    4d74:	eor	w10, w10, w8
    4d78:	add	w12, w12, w11
    4d7c:	ror	w4, w4, #31
    4d80:	ror	w8, w8, #2
    4d84:	add	w10, w15, w10
    4d88:	ldr	w15, [sp, #20]
    4d8c:	ror	w17, w12, #27
    4d90:	add	w13, w4, w9
    4d94:	eor	w9, w8, w9
    4d98:	add	w10, w10, w17
    4d9c:	eor	w9, w9, w12
    4da0:	add	w10, w10, w11
    4da4:	ror	w12, w12, #2
    4da8:	add	w9, w14, w9
    4dac:	ror	w17, w10, #27
    4db0:	eor	w0, w0, w19
    4db4:	add	w15, w15, w8
    4db8:	eor	w8, w12, w8
    4dbc:	add	w9, w9, w17
    4dc0:	ror	w0, w0, #31
    4dc4:	eor	w8, w8, w10
    4dc8:	ror	w10, w10, #2
    4dcc:	add	w9, w9, w11
    4dd0:	add	w14, w0, w12
    4dd4:	add	w8, w13, w8
    4dd8:	eor	w12, w10, w12
    4ddc:	ror	w17, w9, #27
    4de0:	eor	w1, w1, w23
    4de4:	eor	w12, w12, w9
    4de8:	add	w8, w8, w17
    4dec:	eor	w1, w1, w4
    4df0:	add	w12, w15, w12
    4df4:	ldr	w15, [sp, #24]
    4df8:	add	w8, w8, w11
    4dfc:	ror	w1, w1, #31
    4e00:	ror	w9, w9, #2
    4e04:	ror	w17, w8, #27
    4e08:	add	w13, w1, w10
    4e0c:	eor	w10, w9, w10
    4e10:	add	w12, w12, w17
    4e14:	eor	w2, w2, w3
    4e18:	eor	w10, w10, w8
    4e1c:	ror	w8, w8, #2
    4e20:	add	w12, w12, w11
    4e24:	eor	w16, w16, w7
    4e28:	eor	w2, w2, w0
    4e2c:	add	w15, w15, w9
    4e30:	add	w10, w14, w10
    4e34:	eor	w9, w8, w9
    4e38:	ror	w17, w12, #27
    4e3c:	eor	w16, w16, w1
    4e40:	ror	w2, w2, #31
    4e44:	eor	w9, w9, w12
    4e48:	ror	w12, w12, #2
    4e4c:	add	w10, w10, w17
    4e50:	ror	w16, w16, #31
    4e54:	add	w14, w2, w8
    4e58:	eor	w8, w12, w8
    4e5c:	add	w10, w10, w11
    4e60:	add	w9, w13, w9
    4e64:	add	w13, w16, w12
    4e68:	ror	w16, w10, #27
    4e6c:	eor	w8, w8, w10
    4e70:	add	w9, w9, w16
    4e74:	add	w8, w15, w8
    4e78:	ldr	w15, [sp, #164]
    4e7c:	ror	w10, w10, #2
    4e80:	add	w9, w9, w11
    4e84:	eor	w12, w10, w12
    4e88:	ror	w16, w9, #27
    4e8c:	eor	w12, w12, w9
    4e90:	ror	w9, w9, #2
    4e94:	add	w8, w8, w16
    4e98:	add	w15, w15, w10
    4e9c:	eor	w10, w9, w10
    4ea0:	add	w8, w8, w11
    4ea4:	eor	w10, w10, w8
    4ea8:	add	w12, w14, w12
    4eac:	ldr	w14, [sp, #168]
    4eb0:	add	w10, w13, w10
    4eb4:	ldr	w13, [sp, #172]
    4eb8:	ror	w16, w8, #27
    4ebc:	ror	w8, w8, #2
    4ec0:	add	w14, w9, w14
    4ec4:	eor	w9, w8, w9
    4ec8:	add	w8, w8, w13
    4ecc:	ldr	x13, [sp, #184]
    4ed0:	add	w12, w12, w16
    4ed4:	add	w12, w12, w11
    4ed8:	eor	w9, w9, w12
    4edc:	stp	w8, w14, [x13, #12]
    4ee0:	ror	w8, w12, #27
    4ee4:	add	w8, w10, w8
    4ee8:	ldr	w10, [sp, #176]
    4eec:	ror	w12, w12, #2
    4ef0:	add	w8, w8, w11
    4ef4:	add	w9, w15, w9
    4ef8:	add	w10, w12, w10
    4efc:	ldr	w12, [sp, #180]
    4f00:	str	w10, [x13, #8]
    4f04:	ror	w10, w8, #27
    4f08:	add	w9, w9, w10
    4f0c:	add	w8, w8, w12
    4f10:	str	w8, [x13, #4]
    4f14:	add	w8, w9, w11
    4f18:	str	w8, [x13]
    4f1c:	ldp	x20, x19, [sp, #272]
    4f20:	ldp	x22, x21, [sp, #256]
    4f24:	ldp	x24, x23, [sp, #240]
    4f28:	ldp	x26, x25, [sp, #224]
    4f2c:	ldp	x28, x27, [sp, #208]
    4f30:	ldp	x29, x30, [sp, #192]
    4f34:	add	sp, sp, #0x120
    4f38:	ret
    4f3c:	mov	x8, #0x2301                	// #8961
    4f40:	mov	x9, #0xdcfe                	// #56574
    4f44:	movk	x8, #0x6745, lsl #16
    4f48:	movk	x9, #0x98ba, lsl #16
    4f4c:	movk	x8, #0xab89, lsl #32
    4f50:	movk	x9, #0x5476, lsl #32
    4f54:	mov	w10, #0xe1f0                	// #57840
    4f58:	movk	x8, #0xefcd, lsl #48
    4f5c:	movk	x9, #0x1032, lsl #48
    4f60:	movk	w10, #0xc3d2, lsl #16
    4f64:	stp	x8, x9, [x0]
    4f68:	str	x10, [x0, #16]
    4f6c:	str	wzr, [x0, #24]
    4f70:	ret
    4f74:	stp	x29, x30, [sp, #-64]!
    4f78:	stp	x24, x23, [sp, #16]
    4f7c:	stp	x22, x21, [sp, #32]
    4f80:	stp	x20, x19, [sp, #48]
    4f84:	ldr	w8, [x0, #20]
    4f88:	mov	w19, w2
    4f8c:	mov	x20, x1
    4f90:	mov	x21, x0
    4f94:	adds	w9, w8, w2, lsl #3
    4f98:	mov	x29, sp
    4f9c:	str	w9, [x0, #20]
    4fa0:	b.cc	4fb0 <uuid_get_template@@UUID_2.31+0x21dc>  // b.lo, b.ul, b.last
    4fa4:	ldr	w9, [x21, #24]
    4fa8:	add	w9, w9, #0x1
    4fac:	str	w9, [x21, #24]
    4fb0:	ldr	w9, [x21, #24]
    4fb4:	ubfx	x24, x8, #3, #6
    4fb8:	add	w8, w24, w19
    4fbc:	cmp	w8, #0x40
    4fc0:	add	w9, w9, w19, lsr #29
    4fc4:	str	w9, [x21, #24]
    4fc8:	b.cc	5030 <uuid_get_template@@UUID_2.31+0x225c>  // b.lo, b.ul, b.last
    4fcc:	mov	w8, #0x40                  	// #64
    4fd0:	add	x23, x21, #0x1c
    4fd4:	sub	w22, w8, w24
    4fd8:	add	x0, x23, x24
    4fdc:	mov	x1, x20
    4fe0:	mov	x2, x22
    4fe4:	bl	15d0 <memcpy@plt>
    4fe8:	mov	x0, x21
    4fec:	mov	x1, x23
    4ff0:	bl	3e08 <uuid_get_template@@UUID_2.31+0x1034>
    4ff4:	eor	w8, w24, #0x7f
    4ff8:	cmp	w8, w19
    4ffc:	b.cs	5038 <uuid_get_template@@UUID_2.31+0x2264>  // b.hs, b.nlast
    5000:	mov	w8, #0x7f                  	// #127
    5004:	sub	w22, w8, w24
    5008:	sub	w8, w22, #0x3f
    500c:	add	x1, x20, x8
    5010:	mov	x0, x21
    5014:	bl	3e08 <uuid_get_template@@UUID_2.31+0x1034>
    5018:	add	w22, w22, #0x40
    501c:	cmp	w22, w19
    5020:	b.cc	5008 <uuid_get_template@@UUID_2.31+0x2234>  // b.lo, b.ul, b.last
    5024:	mov	x24, xzr
    5028:	sub	w22, w22, #0x3f
    502c:	b	503c <uuid_get_template@@UUID_2.31+0x2268>
    5030:	mov	w22, wzr
    5034:	b	503c <uuid_get_template@@UUID_2.31+0x2268>
    5038:	mov	x24, xzr
    503c:	add	x8, x21, x24
    5040:	add	x1, x20, w22, uxtw
    5044:	add	x0, x8, #0x1c
    5048:	sub	w2, w19, w22
    504c:	bl	15d0 <memcpy@plt>
    5050:	ldp	x20, x19, [sp, #48]
    5054:	ldp	x22, x21, [sp, #32]
    5058:	ldp	x24, x23, [sp, #16]
    505c:	ldp	x29, x30, [sp], #64
    5060:	ret
    5064:	sub	sp, sp, #0x30
    5068:	stp	x20, x19, [sp, #32]
    506c:	mov	x19, x1
    5070:	mov	x20, x0
    5074:	mov	w8, wzr
    5078:	mov	x9, xzr
    507c:	add	x10, sp, #0x8
    5080:	stp	x29, x30, [sp, #16]
    5084:	add	x29, sp, #0x10
    5088:	cmp	x9, #0x4
    508c:	cset	w11, cc  // cc = lo, ul, last
    5090:	add	x11, x19, w11, uxtw #2
    5094:	ldr	w11, [x11, #20]
    5098:	mvn	w12, w8
    509c:	and	w12, w12, #0x18
    50a0:	add	w8, w8, #0x8
    50a4:	lsr	w11, w11, w12
    50a8:	strb	w11, [x10, x9]
    50ac:	add	x9, x9, #0x1
    50b0:	cmp	x9, #0x8
    50b4:	b.ne	5088 <uuid_get_template@@UUID_2.31+0x22b4>  // b.any
    50b8:	mov	w8, #0x80                  	// #128
    50bc:	strb	w8, [sp, #4]
    50c0:	add	x1, sp, #0x4
    50c4:	mov	w2, #0x1                   	// #1
    50c8:	mov	x0, x19
    50cc:	bl	4f74 <uuid_get_template@@UUID_2.31+0x21a0>
    50d0:	ldr	w8, [x19, #20]
    50d4:	and	w8, w8, #0x1f8
    50d8:	cmp	w8, #0x1c0
    50dc:	b.eq	50e8 <uuid_get_template@@UUID_2.31+0x2314>  // b.none
    50e0:	strb	wzr, [sp, #4]
    50e4:	b	50c0 <uuid_get_template@@UUID_2.31+0x22ec>
    50e8:	add	x1, sp, #0x8
    50ec:	mov	w2, #0x8                   	// #8
    50f0:	mov	x0, x19
    50f4:	bl	4f74 <uuid_get_template@@UUID_2.31+0x21a0>
    50f8:	mov	w8, wzr
    50fc:	mov	x9, xzr
    5100:	ubfx	x10, x9, #2, #30
    5104:	ldr	w10, [x19, x10, lsl #2]
    5108:	mvn	w11, w8
    510c:	and	w11, w11, #0x18
    5110:	add	w8, w8, #0x8
    5114:	lsr	w10, w10, w11
    5118:	strb	w10, [x20, x9]
    511c:	add	x9, x9, #0x1
    5120:	cmp	x9, #0x14
    5124:	b.ne	5100 <uuid_get_template@@UUID_2.31+0x232c>  // b.any
    5128:	movi	v0.2d, #0x0
    512c:	stur	q0, [x19, #76]
    5130:	stp	q0, q0, [x19, #48]
    5134:	stp	q0, q0, [x19, #16]
    5138:	str	q0, [x19]
    513c:	ldp	x20, x19, [sp, #32]
    5140:	ldp	x29, x30, [sp, #16]
    5144:	add	sp, sp, #0x30
    5148:	ret
    514c:	sub	sp, sp, #0x90
    5150:	stp	x20, x19, [sp, #128]
    5154:	mov	x19, x0
    5158:	mov	x0, sp
    515c:	stp	x29, x30, [sp, #96]
    5160:	str	x21, [sp, #112]
    5164:	add	x29, sp, #0x60
    5168:	mov	w21, w2
    516c:	mov	x20, x1
    5170:	bl	4f3c <uuid_get_template@@UUID_2.31+0x2168>
    5174:	cbz	w21, 5198 <uuid_get_template@@UUID_2.31+0x23c4>
    5178:	mov	w21, w21
    517c:	mov	x0, sp
    5180:	mov	w2, #0x1                   	// #1
    5184:	mov	x1, x20
    5188:	bl	4f74 <uuid_get_template@@UUID_2.31+0x21a0>
    518c:	subs	x21, x21, #0x1
    5190:	add	x20, x20, #0x1
    5194:	b.ne	517c <uuid_get_template@@UUID_2.31+0x23a8>  // b.any
    5198:	mov	x1, sp
    519c:	mov	x0, x19
    51a0:	bl	5064 <uuid_get_template@@UUID_2.31+0x2290>
    51a4:	strb	wzr, [x19, #20]
    51a8:	ldp	x20, x19, [sp, #128]
    51ac:	ldr	x21, [sp, #112]
    51b0:	ldp	x29, x30, [sp, #96]
    51b4:	add	sp, sp, #0x90
    51b8:	ret

Disassembly of section .fini:

00000000000051bc <.fini>:
    51bc:	stp	x29, x30, [sp, #-16]!
    51c0:	mov	x29, sp
    51c4:	ldp	x29, x30, [sp], #16
    51c8:	ret
