<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],s=[],r=!0,a=function(e,i,n,o,s,r,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,c=this;this.name=e,this.funcName=i,this.parameters=null===n?null:p(n)?n:[n],this.isBlock=o,this.blockedBy=s,this.deleteWhenComplete=r,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){f("... func = "+e),c.isInitialized=!0,c.isComplete=!0,f("... func.apply: "+e);var i=c.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[c.funcName]),null!=n&&n.apply(null,this.parameters),!0===c.deleteWhenComplete&&delete t[e],!0===c.isBlock&&(f("----- F'D: "+c.name),u())}},l=function(e,i,t,n,o,s,r){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=s,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=r,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,f("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===s&&(t.defer=!0),t.onerror=function(){f("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&u()},t.onreadystatechange=t.onload=function(){var e=t.readyState;f("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&u())},i.getElementsByTagName("head")[0].appendChild(t)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=r&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return f(e.name+" blocked = TIME DELAY!"),!0;if(p(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return f(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return f(e.name+" blocked = "+o),!0}return!1}function f(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function u(){++e>200||(f("let's go"),m(o),m(s))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?f(t.name+": error"):!0===t.isComplete?f(t.name+": complete already"):!0===t.isInitialized&&f(t.name+": initialized already"):t.process()}}function p(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,f("TDELAY -----"),u()}),5e3)}),!1),{addFile:function(e,i,n,r,a,c,h,f,u){var m=new l(e,i,n,r,a,c,h,u);!0===f?o[e]=m:s[e]=m,t[e]=m,d(m)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,f(e+" ...  FILE! TDELAY"),s[e]=n,t[e]=n,d(n)},addFunc:function(e,n,r,l,c,h,f,u,m,p){!0===h&&(e=e+"_"+i++);var y=new a(e,n,r,l,c,f,u,p);!0===m?o[e]=y:s[e]=y,t[e]=y,d(y)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,f(e+" ...  FUNCTION! TDELAY"),s[e]=o,t[e]=o,d(o)},items:t,processAll:u,setallowLoad:function(e){r=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?f(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);f("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=23', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Polaris - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/polaris","wgTitle":"intel/microarchitectures/polaris","wgCurRevisionId":90894,"wgRevisionId":90894,"wgArticleId":29241,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/polaris","wgRelevantArticleId":29241,"wgRequestId":"c5580e4bf97b951759afae99","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/polaris","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/microarchitectures/polaris"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","mediawiki.page.gallery.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.gallery.slideshow","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.page.gallery.styles%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/polaris" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/polaris&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/intel/microarchitectures/polaris"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/images/thumb/e/e6/intel_polaris_die_2.png/700px-intel_polaris_die_2.png"/>
<meta property="og:image" content="/w/images/thumb/e/e6/intel_polaris_die_2.png/700px-intel_polaris_die_2.png"/>
<meta property="og:title" content="Polaris - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Polaris was a research microarchitecture designed by Intel Labs demonstarting the theoretical capabilities of a many-core chip performing 1 trillion floating point operations. Polaris built the foundation that eventually resulted in Intel&#39;s Many Integrated Cores (MIC) Architecture."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="/wiki/intel/polaris"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ab_test_id":"mod183","ad_cache_level":1,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"d4677bae-7a4f-4860-732c-bb9f74b15112","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":85829,"response_time_orig":671,"serverid":"i-021c518fbe56bc4db","state":"VA","t_epoch":1686382073,"template_id":126,"time_on_site_visit":0,"url":"/wiki/intel/polaris","user_id":0,"word_count":2807,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["d4677bae-7a4f-4860-732c-bb9f74b15112", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_polaris rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/polaris">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/polaris"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Fpolaris"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/polaris"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/polaris"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;oldid=90894"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fpolaris"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Polaris - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a>‎ | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/polaris&amp;redirect=no" class="mw-redirect" title="intel/polaris">intel/polaris</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/polaris" title="Special:FormEdit/microarchitecture/intel/microarchitectures/polaris"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Polaris µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">February 2007</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/w/index.php?title=80_cores&amp;action=edit&amp;redlink=1" class="new" title="80 cores (page does not exist)">80</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">VLIW</td></tr><tr><td class="label">Stages</td><td class="value">9</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">3 KiB/core</td></tr><tr><td class="label">L1D Cache</td><td class="value">2 KiB/core</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/rock_creek" title="intel/microarchitectures/rock creek">Rock Creek</a><br/><a href="/wiki/intel/microarchitectures/larrabee" title="intel/microarchitectures/larrabee">Larrabee</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Polaris</b> was a research <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> designed by <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> <a href="/w/index.php?title=Intel_Labs&amp;action=edit&amp;redlink=1" class="new" title="Intel Labs (page does not exist)">Labs</a> demonstarting the theoretical capabilities of a <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> chip performing 1 <a href="/w/index.php?title=trillion_floating_point_operations&amp;action=edit&amp;redlink=1" class="new" title="trillion floating point operations (page does not exist)">trillion floating point operations</a>. Polaris built the foundation that eventually resulted in Intel&#39;s <a href="/wiki/intel/mic_architecture" title="intel/mic architecture">Many Integrated Cores (MIC) Architecture</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Architecture"><span class="tocnumber">2</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Block_Diagram"><span class="tocnumber">2.1</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#Entire_Chip"><span class="tocnumber">2.1.1</span> <span class="toctext">Entire Chip</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Individual_Tile"><span class="tocnumber">2.1.2</span> <span class="toctext">Individual Tile</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#System_Overview"><span class="tocnumber">3</span> <span class="toctext">System Overview</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Tile"><span class="tocnumber">4</span> <span class="toctext">Tile</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Core"><span class="tocnumber">4.1</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-3 tocsection-9"><a href="#FMA_Unit"><span class="tocnumber">4.1.1</span> <span class="toctext">FMA Unit</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Network-on-chip_.28NoC.29"><span class="tocnumber">5</span> <span class="toctext">Network-on-chip (NoC)</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Router"><span class="tocnumber">5.1</span> <span class="toctext">Router</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Packet"><span class="tocnumber">5.2</span> <span class="toctext">Packet</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Router_Interface_Block_.28RIB.29"><span class="tocnumber">5.3</span> <span class="toctext">Router Interface Block (RIB)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Freya_.28SRAM.29"><span class="tocnumber">6</span> <span class="toctext">Freya (SRAM)</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#ISA"><span class="tocnumber">7</span> <span class="toctext">ISA</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#Clocking_.26_Power"><span class="tocnumber">8</span> <span class="toctext">Clocking &amp; Power</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Performance"><span class="tocnumber">9</span> <span class="toctext">Performance</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Die"><span class="tocnumber">10</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Variant_1"><span class="tocnumber">10.1</span> <span class="toctext">Variant 1</span></a>
<ul>
<li class="toclevel-3 tocsection-20"><a href="#Chip"><span class="tocnumber">10.1.1</span> <span class="toctext">Chip</span></a></li>
<li class="toclevel-3 tocsection-21"><a href="#Tile_2"><span class="tocnumber">10.1.2</span> <span class="toctext">Tile</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-22"><a href="#Variant_2"><span class="tocnumber">10.2</span> <span class="toctext">Variant 2</span></a>
<ul>
<li class="toclevel-3 tocsection-23"><a href="#Chip_2"><span class="tocnumber">10.2.1</span> <span class="toctext">Chip</span></a></li>
<li class="toclevel-3 tocsection-24"><a href="#Tile_3"><span class="tocnumber">10.2.2</span> <span class="toctext">Tile</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-25"><a href="#Additional_Shots"><span class="tocnumber">10.3</span> <span class="toctext">Additional Shots</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-26"><a href="#Documents"><span class="tocnumber">11</span> <span class="toctext">Documents</span></a></li>
<li class="toclevel-1 tocsection-27"><a href="#References"><span class="tocnumber">12</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel originally announced and presented a Polaris wafer at the September 2006 <a href="/w/index.php?title=Intel_Developer_Forum&amp;action=edit&amp;redlink=1" class="new" title="Intel Developer Forum (page does not exist)">Intel Developer Forum</a>. Technical details were finally presented at <a href="/w/index.php?title=IEEE_ISSCC&amp;action=edit&amp;redlink=1" class="new" title="IEEE ISSCC (page does not exist)">IEEE ISSCC</a> 2007. It was a concept project designed to demonstrate the potential of integrating many processing elements on a single <a href="/w/index.php?title=silicon_chip&amp;action=edit&amp;redlink=1" class="new" title="silicon chip (page does not exist)">silicon chip</a> enabled by <a href="/wiki/Moore%27s_Law" class="mw-redirect" title="Moore&#39;s Law">Moore&#39;s Law</a> in order to achieve a high <a href="/w/index.php?title=trillion_floating_point_operations&amp;action=edit&amp;redlink=1" class="new" title="trillion floating point operations (page does not exist)">trillion floating point operations</a> throughput. Polaris was Intel&#39;s first public chip as a direct consequence of their <a href="/w/index.php?title=intel/tera-scale_computing_research_program&amp;action=edit&amp;redlink=1" class="new" title="intel/tera-scale computing research program (page does not exist)">Tera-scale Computing Research Program</a> and is the basis of Intel&#39;s later research projects which paved the way for Intel&#39;s <a href="/wiki/intel/many_integrated_cores" class="mw-redirect" title="intel/many integrated cores">Many Integrated Cores</a> (MIC) architecture and the <a href="/wiki/intel/xeon_phi" title="intel/xeon phi">Xeon Phi</a> <a href="/wiki/many-core" class="mw-redirect" title="many-core">many-core</a> processor family.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:intel_many-core_timeline.png" class="image"><img alt="intel many-core timeline.png" src="/w/images/thumb/c/c7/intel_many-core_timeline.png/700px-intel_many-core_timeline.png" width="700" height="362" srcset="/w/images/thumb/c/c7/intel_many-core_timeline.png/1050px-intel_many-core_timeline.png 1.5x, /w/images/thumb/c/c7/intel_many-core_timeline.png/1400px-intel_many-core_timeline.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=2" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:intel_polaris.png" class="image"><img alt="intel polaris.png" src="/w/images/thumb/d/d8/intel_polaris.png/200px-intel_polaris.png" width="200" height="300" srcset="/w/images/thumb/d/d8/intel_polaris.png/300px-intel_polaris.png 1.5x, /w/images/thumb/d/d8/intel_polaris.png/400px-intel_polaris.png 2x"/></a></div>
<ul><li> ≥ 1 <a href="/w/index.php?title=teraFLOPS&amp;action=edit&amp;redlink=1" class="new" title="teraFLOPS (page does not exist)">teraFLOPS</a> (<a href="/w/index.php?title=single-precision&amp;action=edit&amp;redlink=1" class="new" title="single-precision (page does not exist)">single-precision</a>)</li>
<li> ≥ 5 GHz clock</li>
<li> <a href="/w/index.php?title=3D_IC&amp;action=edit&amp;redlink=1" class="new" title="3D IC (page does not exist)">3D</a> <a href="/w/index.php?title=die_stacking&amp;action=edit&amp;redlink=1" class="new" title="die stacking (page does not exist)">die stacking</a>
<ul><li> ≥ 1 TB/s bandwidth</li>
<li> stacked <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a>
<ul><li> 20 MiB, 256 KiB/core</li></ul></li></ul></li>
<li> High efficiency
<ul><li> Up to 27 GFLOPS/W with 310 <a href="/w/index.php?title=GFLOPS&amp;action=edit&amp;redlink=1" class="new" title="GFLOPS (page does not exist)">GFLOPS</a></li></ul></li>
<li> <a href="/w/index.php?title=network_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="network on a chip (page does not exist)">network on a chip</a> (NoC)
<ul><li> mesh architecture</li></ul></li>
<li> 80 tiles
<ul><li> Core + Router
<ul><li> operating at 4 GHz</li>
<li> arranged as 10x8 2D <a href="/wiki/intel/mesh" class="mw-redirect" title="intel/mesh">mesh</a></li>
<li> 2 <a href="/w/index.php?title=FMA&amp;action=edit&amp;redlink=1" class="new" title="FMA (page does not exist)">FMAs</a>
<ul><li> 2 FLOPS/cycle/FMA</li></ul></li></ul></li></ul></li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=3" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Entire_Chip">Entire Chip</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=4" title="Edit section: Entire Chip">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:polaris_(chip)_block_diagram.svg" class="image"><img alt="polaris (chip) block diagram.svg" src="/w/images/thumb/e/e7/polaris_%28chip%29_block_diagram.svg/700px-polaris_%28chip%29_block_diagram.svg.png" width="700" height="867" srcset="/w/images/thumb/e/e7/polaris_%28chip%29_block_diagram.svg/1050px-polaris_%28chip%29_block_diagram.svg.png 1.5x, /w/images/thumb/e/e7/polaris_%28chip%29_block_diagram.svg/1400px-polaris_%28chip%29_block_diagram.svg.png 2x"/></a></dd></dl>
<h4><span class="mw-headline" id="Individual_Tile">Individual Tile</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=5" title="Edit section: Individual Tile">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:polaris_block_diagram.svg" class="image"><img alt="polaris block diagram.svg" src="/w/images/thumb/d/d6/polaris_block_diagram.svg/700px-polaris_block_diagram.svg.png" width="700" height="652" srcset="/w/images/thumb/d/d6/polaris_block_diagram.svg/1050px-polaris_block_diagram.svg.png 1.5x, /w/images/thumb/d/d6/polaris_block_diagram.svg/1400px-polaris_block_diagram.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="System_Overview">System Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=6" title="Edit section: System Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:polaris_stacked.svg" class="image"><img alt="polaris stacked.svg" src="/w/images/thumb/4/48/polaris_stacked.svg/500px-polaris_stacked.svg.png" width="500" height="222" srcset="/w/images/thumb/4/48/polaris_stacked.svg/750px-polaris_stacked.svg.png 1.5x, /w/images/thumb/4/48/polaris_stacked.svg/1000px-polaris_stacked.svg.png 2x"/></a></div>
<p>Polaris is a monolithic silicon consisting of 80 tiles arranged in a two-dimensional array of ten rows by eight columns. Each tile is effectively a core (Intel terms a processing engine (PE)) hooked to a router with <a href="/w/index.php?title=mesochronous&amp;action=edit&amp;redlink=1" class="new" title="mesochronous (page does not exist)">mesochronous</a> interfaces which is used to forward the <a href="/w/index.php?title=packets&amp;action=edit&amp;redlink=1" class="new" title="packets (page does not exist)">packets</a> between the tiles, allowing for clock-phase-insensitive tile-to-tile communication and synchronous operations within each tile. Tiles are linked to all four of their nearest neighbors as well as directly to the <a href="/w/index.php?title=stacked&amp;action=edit&amp;redlink=1" class="new" title="stacked (page does not exist)">stacked</a> <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a> memory. 
</p>
<h2><span class="mw-headline" id="Tile">Tile</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=7" title="Edit section: Tile">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Each tile contains the core and the crossbar router.
</p>
<h3><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=8" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The core, also called a processing engine (PE), executes 96-bit <a href="/w/index.php?title=VLIW&amp;action=edit&amp;redlink=1" class="new" title="VLIW (page does not exist)">VLIWs</a> encoding up to eight operations per cycle. The core contains two independent <a href="/w/index.php?title=fused_multiply-accumulate&amp;action=edit&amp;redlink=1" class="new" title="fused multiply-accumulate (page does not exist)">fused multiply-accumulates</a>. Each FMA can sustain a multiply-add result (2 FLOPs) every cycle. Operating at 4 GHz, each core is capable of 16 GFLOPS, for a total chip peak performance of 1.28 TFLOPS.
</p><p>There is a 3 KiB <a href="/w/index.php?title=single-cycle&amp;action=edit&amp;redlink=1" class="new" title="single-cycle (page does not exist)">single-cycle</a> <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a> and a 2 KiB <a href="/w/index.php?title=data_cache&amp;action=edit&amp;redlink=1" class="new" title="data cache (page does not exist)">data cache</a>. Each core has a single 32-entry <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a> with 10 ports (6 reads and 4 writes). A large number of ports allows for the simultaneous execution of a large set of operations such as scheduling to both FMAs, performing a load and store from the L1D$, program control, dynamic sleep instruction, and perform package sending/receiving from the network. Two 32-bit data words can be transferred each cycle between the register file and the data cache. Additionally, up to four 32-bit data words can be issued to the two FMA units each cycle while retaining two 32-bit results on each cycle.
</p><p>The two FMAs are implemented as fully-pipelined nine stages. This is implemented in nine stages using a single-cycle accumulate with base 32 and internal carry-save arithmetic and delay addition. To perform the single-cycle accumulate, the multiplier output carry-save format is kept and a <a href="/w/index.php?title=Wallace_tree&amp;action=edit&amp;redlink=1" class="new" title="Wallace tree (page does not exist)">Wallace tree</a> of 4-2 carry-save adder accumulates the result in a temporary format. Intel claims this eliminated the need for a carry-propagate adder in the <a href="/w/index.php?title=critical_path&amp;action=edit&amp;redlink=1" class="new" title="critical path (page does not exist)">critical path</a>. Additionally, since the accumulation is performed in base 32, the variable shifters were replaced by cheap constant shifters.
</p>
<h4><span class="mw-headline" id="FMA_Unit">FMA Unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=9" title="Edit section: FMA Unit">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The FMA unit, called single-precision floating-point multiply-accumulators (FPMAC), is a nine-stage base-32 single-cycle accumulate algorithm using an intermediary carry-save with delayed addition. Three cycles are dedicated to the multiplier unit (S<sub>1</sub> - S<sub>3</sub> for four Wallace steps), a single cycle is for the sign inversion (S<sub>4</sub>) followed by a single cycle for the accumulation loop (S<sub>5</sub>). Finally, three stages are dedicated to the addition, normalization, and conversion back to base-2 steps (S<sub>6</sub>-S<sub>8</sub>).
</p><p>The unit takes in two <a href="/wiki/32-bit_architecture" title="32-bit architecture">32-bit</a> <a href="/w/index.php?title=IEEE-754&amp;action=edit&amp;redlink=1" class="new" title="IEEE-754 (page does not exist)">IEEE-754</a> <a href="/w/index.php?title=single-precision&amp;action=edit&amp;redlink=1" class="new" title="single-precision (page does not exist)">single-precision</a> operands and is designed to sustain a single FMA instruction every 250ps (4 GHz). The multiplier itself is a <a href="/w/index.php?title=Wallace_tree&amp;action=edit&amp;redlink=1" class="new" title="Wallace tree (page does not exist)">Wallace tree</a> of 4-2 carry-save adders. In total, four Wallace tree stages are dedicated to the compression of partial product bits to a sum and carry and pair. Instead of the traditional carry propagate adder on the final stage, Intel retains the output in carry-save format and then converts the result to a base 32 at stage S<sub>3</sub> just before the accumulation.
</p>
<h2><span class="mw-headline" id="Network-on-chip_.28NoC.29">Network-on-chip (NoC)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=10" title="Edit section: Network-on-chip (NoC)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Router">Router</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=11" title="Edit section: Router">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:intel_polaris_tiling.png" class="image"><img alt="intel polaris tiling.png" src="/w/images/thumb/0/0e/intel_polaris_tiling.png/400px-intel_polaris_tiling.png" width="400" height="245" srcset="/w/images/thumb/0/0e/intel_polaris_tiling.png/600px-intel_polaris_tiling.png 1.5x, /w/images/thumb/0/0e/intel_polaris_tiling.png/800px-intel_polaris_tiling.png 2x"/></a></div>
<p>The underlying concept was to create a highly modular design which could scale from a low number of tiles to a large number of tiles without necessitating a large set of changes. Each tile is connected to a 5-port <a href="/w/index.php?title=wormhole-switched_router&amp;action=edit&amp;redlink=1" class="new" title="wormhole-switched router (page does not exist)">wormhole-switched router</a> with <a href="/w/index.php?title=mesochronous&amp;action=edit&amp;redlink=1" class="new" title="mesochronous (page does not exist)">mesochronous</a> interfaces using two lanes (lane 0/1) for dead-lock free routing and a fully non-blocking crossbar switch with a total bandwidth of 80 GB/s at 4 GHz (32-bit * 4 GHz * 5 ports) with a 1.25ns latency. Taking up a total area of just 0.34 mm², the router is connected to its four nearing neighbors - on the east, west, north, and south. The fifth port is designed to interface with the stacked SRAM which was located directly below the core itself. Links were designed with FIFO-based synchronization using a 4-deep circular FIFO which captures data using a delayed link strobe at the receiving end. Each lane has a 16 <a href="/wiki/FLIT" class="mw-redirect" title="FLIT">FLIT</a> queue, arbiter, and flow control logic. The router is implemented using a 5-stage pipeline with a two-stage round robin arbitration. On the first stage, an input port is bound to an output port in each lane and on the second stage, a spending FLIT is then selected from one of the two lanes. This means the same lanes are reused per-FLIT basis each time. The crossbar data bus is 36 bits wide and is <a href="/w/index.php?title=double-pumped&amp;action=edit&amp;redlink=1" class="new" title="double-pumped (page does not exist)">double-pumped</a> at the 4th pipe stage using a <a href="/w/index.php?title=dual_edge-trigged&amp;action=edit&amp;redlink=1" class="new" title="dual edge-trigged (page does not exist)">dual edge-trigged</a> <a href="/w/index.php?title=flip-flop&amp;action=edit&amp;redlink=1" class="new" title="flip-flop (page does not exist)">flip-flop</a>, interleaving alternate data bits. This reduced the crossbar area by roughly 50%.
</p><p>The entire on-chip network features a bisectional bandwidth of 256 GB/s. The router interface block (RIB) interfaces between the core and the router and performs the packet encapsulations. The architecture allows any core to send or receive instructions and data packets from and to any other core.
</p>
<h3><span class="mw-headline" id="Packet">Packet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=12" title="Edit section: Packet">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Packets consist of two or more <a href="/wiki/Flow_control_unITs" class="mw-redirect" title="Flow control unITs">Flow control unITs</a> (FLITs). A FLIT is 38 bits of information made up of a 6 control and 32 data bits. The header FLIT (FLIT0) is always sent. The header has a 3-bit destination ID field (DID) which indicates the router exit port. There are 30 bits for a total of 10 maximum hops in the header FLIT. This field is updated at each hop. Flow control management between routers is debit-based using almost-full bits - queue signals are sent by the receiver via the two flow control bits (FC<sub>0</sub> and FC<sub>1</sub>) when its buffers reach a specified threshold. For packets that need to exceed the 10 maximum hops in the header FLIT, the chained header (CH) bit is asserted to extend support for a second FLIT.
</p><p>The second FLIT (FLIT1) includes various control information such as sleep and wakeup control. While a minimum of two FLITs are always sent, there is no limit as to maximum number.
</p><p><br/>
</p>
<dl><dd> <b>FLIT0</b> <div><div style="text-align: center; width: 125px; float: left;">Control <sub>6 bit</sub><div style="border: 1px solid black;">FC<sub>0</sub> FC<sub>1</sub> L V T H</div></div><div style="float: left;">  </div><div style="text-align: center; width: 325px; float: left;">Data <sub>32 bit</sub><div style="border: 1px solid black;">CH DID DID DID DID DID DID DID DID DID DID</div></div></div></dd></dl>
<div style="clear:both;"></div>
<dl><dd> <b>FLIT1</b> <div><div style="text-align: center; width: 125px; float: left;">Control <sub>6 bit</sub><div style="border: 1px solid black;">FC<sub>0</sub> FC<sub>1</sub> L V T H</div></div><div style="float: left;">  </div><div style="text-align: center; width: 325px; float: left;">Data <sub>32 bit</sub><div style="border: 1px solid black;">NPC PCA SLP REN 0 0 ADDR</div></div></div></dd></dl>
<div style="clear:both;"></div>
<dl><dd> <b>FLIT2</b> <div><div style="text-align: center; width: 125px; float: left;">Control <sub>6 bit</sub><div style="border: 1px solid black;">FC<sub>0</sub> FC<sub>1</sub> L V T H</div></div><div style="float: left;">  </div><div style="text-align: center; width: 325px; float: left;">Data <sub>32 bit</sub><div style="border: 1px solid black;">d<sub>31</sub> ... d<sub>23</sub> ... d<sub>15</sub> ... d<sub>7</sub> ... d<sub>0</sub></div></div></div></dd></dl>
<div style="clear:both;"></div>
<dl><dd><table class="wikitable">

<tbody><tr>
<td> L </td>
<td> Lane ID </td>
<td>   </td>
<td> T </td>
<td> Packet tail
</td></tr>
<tr>
<td> V </td>
<td> Valid FLIT </td>
<td> </td>
<td> H  </td>
<td> Packet Header
</td></tr>
<tr>
<td> FC </td>
<td> Flow control (Lane 1:0) </td>
<td> </td>
<td> CH </td>
<td> Chained Header
</td></tr>
<tr>
<td> NPC </td>
<td> New PC address enable </td>
<td> </td>
<td> PCA </td>
<td> PC address
</td></tr>
<tr>
<td> SLP </td>
<td> PE sleep/wake </td>
<td> </td>
<td> REN </td>
<td> PE execution enable
</td></tr>
<tr>
<td> ADDR </td>
<td> I$/D$ write address
</td></tr></tbody></table></dd></dl>
<h3><span class="mw-headline" id="Router_Interface_Block_.28RIB.29">Router Interface Block (RIB)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=13" title="Edit section: Router Interface Block (RIB)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The RIB serves as the interface between the core and the router and performances the necessary synchronizations of data transfers and the power management (e.g., since the core may be stalling on data). 38-bit FLITs get buffered in a 16-entry queue where they get multiplexed and routed to either the D$ (64-bit packets) or I$ (96-bit packet) based on the lane ID field of the FLIT. Note that buffering is done because register file stores to the data cache have priority over the RIB. FLIT1 gets decoded and several control signals are generated, allowing the program execution (REN) to start at the specific address (PCA) through the new program counter bit (NPC).
</p><p>Note that the RIB is also in charge of the power management during WAKE and SLEEP instructions and can put the entire core into sleep or wake it up depending on the incoming or outgoing packets.
</p>
<h2><span class="mw-headline" id="Freya_.28SRAM.29">Freya (SRAM)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=14" title="Edit section: Freya (SRAM)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:polaris_stacked_diagram.png" class="image"><img alt="polaris stacked diagram.png" src="/w/images/thumb/0/0d/polaris_stacked_diagram.png/500px-polaris_stacked_diagram.png" width="500" height="299" srcset="/w/images/thumb/0/0d/polaris_stacked_diagram.png/750px-polaris_stacked_diagram.png 1.5x, /w/images/thumb/0/0d/polaris_stacked_diagram.png/1000px-polaris_stacked_diagram.png 2x"/></a></div>
<p>In order to provide a very high amount of bandwidth Intel had to move the memory very close to the CPU. Even placed next to the CPU die in the same package was not sufficient enough to provide the necessary bandwidth they were seeing. Stacked under the Polaris chip is a large SRAM (codename Freya) consisting of 256 KiB of memory per core for a total of 20 MiB. The connection between the dies uses a highly dense bumps. Intel reported the density to be roughly 4x that of the their 4C. It&#39;s worth noting that the reason the SRAM is placed under the CPU die is to allow proper heat dissipation for the CPU die through an active cooling solution on top.
</p>
<dl><dd><a href="/wiki/File:polaris_high_density_bumps.png" class="image"><img alt="polaris high density bumps.png" src="/w/images/thumb/b/b0/polaris_high_density_bumps.png/400px-polaris_high_density_bumps.png" width="400" height="373" srcset="/w/images/thumb/b/b0/polaris_high_density_bumps.png/600px-polaris_high_density_bumps.png 1.5x, /w/images/thumb/b/b0/polaris_high_density_bumps.png/800px-polaris_high_density_bumps.png 2x"/></a></dd></dl>
<p>The full chip uses 3,200 <a href="/wiki/through-silicon_vias" class="mw-redirect" title="through-silicon vias">through-silicon vias</a>. Using wafer-level stacking high-density interconnect could be realized, albeit at reduced flexibility and increased complexity. Overall a bandwidth of greater than 1 TB/s was demonstrated.
</p>
<h2><span class="mw-headline" id="ISA">ISA</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=15" title="Edit section: ISA">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Each core operation on a 96-bit <a href="/w/index.php?title=very_long_instruction_word&amp;action=edit&amp;redlink=1" class="new" title="very long instruction word (page does not exist)">very long instruction word</a> which can pack up to eight operations to be issued in a single cycle. There are six classes of instructions with a large set of them possible to be performed simultaneously. For the most parts, instructions are 1-2 cycles in latency with the exception of the 9-cycle FMA. Instructions can issue to both FMA units and perform simultaneous data load and store from memory. There are also instructions for sending and receiving packets from the mesh network as well as program control jumps and branch instructions. There are a number of synchronization primitives for data transfer between cores and a number of sleep and wake instructions for stalling on data. Stalling can be done when the core is waiting for data to arrive from another tile in order to reduce the power consumption. 
</p>
<table class="wikitable">

<tbody><tr>
<th> Instruction Class </th>
<th> Latency (cycles)
</th></tr>
<tr>
<td> FPU </td>
<td> 9 (See <a href="#FMA_Unit">see § FMA Unit</a>)
</td></tr>
<tr>
<td> Load/Store </td>
<td> 2
</td></tr>
<tr>
<td> Send/Receive </td>
<td> 2
</td></tr>
<tr>
<td> Jump/Branch </td>
<td> 1
</td></tr>
<tr>
<td> Stall/WaitForData (WFD) </td>
<td> N/A
</td></tr>
<tr>
<td> Sleep/Wake </td>
<td> 1-6
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Clocking_.26_Power">Clocking &amp; Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=16" title="Edit section: Clocking &amp; Power">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The on-die <a href="/w/index.php?title=PLL&amp;action=edit&amp;redlink=1" class="new" title="PLL (page does not exist)">PLL</a> uses horizontal M8 and vertical M7 layers for clock distribution. Each layer consists of differential clocks for ow due-cycle variations along the worst-case clock route which is 26 mm. The <a href="/w/index.php?title=differential_clocks&amp;action=edit&amp;redlink=1" class="new" title="differential clocks (page does not exist)">differential clocks</a> are converted to a single-ended clock at 50% due cycle using the <a href="/w/index.php?title=opamp&amp;action=edit&amp;redlink=1" class="new" title="opamp (page does not exist)">opamp</a> located at each of the tiles. At 4 GHz, 1.2 V supply is 2.2 W, helped by the simultaneous distribution of clock switching across the entire die.
</p><p>Polaris features a large number of power regions with 21 sleep regions per tile. The ISA offers the ability to sleep and wake any core on demand as desired. Additionally, it&#39;s possible to finely control the regions. For example, instructions can independently sleep and wake up each of the FMA units as needed. For example, the core or an FMA can be put to sleep until it recieves more work to operate on from another tile, allowing for an efficient producer-consumer type of workload. 
</p>
<h2><span class="mw-headline" id="Performance">Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=17" title="Edit section: Performance">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel implemented key numerical algorithms from LAPACK on Polaris. Polaris, 110 °C, can achieve a <a href="/w/index.php?title=maximum_frequency&amp;action=edit&amp;redlink=1" class="new" title="maximum frequency (page does not exist)">maximum frequency</a> of 3.125 GHz at 1 V for a peak performance of 1 teraFLOPS with a power consumption of 98 W. Alternatively, the chip can also do 4 GHz at 1.2 V for a performance of 1.28 TFLOPS and a power consumption of 181 W.
</p><p>From a purely power-efficiency perspective, up to 27 GFLOPS/W can be achieved at 968.75 MHz at 0.6 V for a total performance of 310 GFLOPS. At that rating the chip power consumption is a mere 11 Watts.
</p>
<table class="wikitable">

<tbody><tr>
<th> Power </th>
<th> Voltage </th>
<th> Frequency </th>
<th> Bisectional Bandwidth </th>
<th> Performance </th>
<th> Efficiency
</th></tr>
<tr>
<td> 11 W </td>
<td> 0.6 V </td>
<td> 968.75 MHz  </td>
<td> 496.64 Gb/s </td>
<td> 310 GFLOPS </td>
<td> 28.18 GFLOPS/W
</td></tr>
<tr>
<td> 62 W </td>
<td> 0.95 V </td>
<td> 3.16 GHz </td>
<td> 1.62 Tb/s </td>
<td> 1.01 TFLOPS </td>
<td> 16.31 GFLOPS/W
</td></tr>
<tr>
<td> 175 W </td>
<td> 1.2 V </td>
<td> 5.1 GHz </td>
<td> 2.61 Tb/s </td>
<td> 1.632 TFLOPS </td>
<td> 9.33 GFLOPS/W
</td></tr>
<tr>
<td> 265 W </td>
<td> 1.35 V </td>
<td> 5.7 GHz </td>
<td> 2.92 Tb/s </td>
<td> 1,824 TFLOPS </td>
<td> 6.88 GFLOPS/W
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=18" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Two different versions of the die were presented at a few different events. The exact difference is not known.
</p>
<h3><span class="mw-headline" id="Variant_1">Variant 1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=19" title="Edit section: Variant 1">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Chip">Chip</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=20" title="Edit section: Chip">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> Package LGA-1248
<ul><li> 66mm x 66mm</li>
<li> 8,390 <a href="/w/index.php?title=C4_solder_bumps&amp;action=edit&amp;redlink=1" class="new" title="C4 solder bumps (page does not exist)">C4 solder bumps</a></li>
<li> 14 layers organic substrate</li>
<li> 343 signal pins</li></ul></li>
<li> <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a>
<ul><li> 1 poly, 8 metal (Cu) layers</li></ul></li>
<li> 21.72 mm x 12.64 mm
<ul><li> 274.54 mm² die size</li></ul></li>
<li> 100,000,000 transistors
<ul><li> 96,000,000 tiles
<ul><li> 1,200,000 transistors/tile</li></ul></li>
<li> 4,000,000 other</li></ul></li></ul>
<dl><dd><a href="/wiki/File:intel_polaris_die.png" class="image"><img alt="intel polaris die.png" src="/w/images/thumb/8/83/intel_polaris_die.png/400px-intel_polaris_die.png" width="400" height="670" srcset="/w/images/8/83/intel_polaris_die.png 1.5x"/></a></dd></dl>
<h4><span class="mw-headline" id="Tile_2">Tile</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=21" title="Edit section: Tile">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> 1.5 mm x 2.0 mm</li>
<li> 3 mm² die size</li></ul>
<dl><dd><a href="/wiki/File:intel_polaris_core.png" class="image"><img alt="intel polaris core.png" src="/w/images/thumb/6/6b/intel_polaris_core.png/400px-intel_polaris_core.png" width="400" height="439" srcset="/w/images/6/6b/intel_polaris_core.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:intel_polaris_core_3.png" class="image"><img alt="intel polaris core 3.png" src="/w/images/thumb/3/30/intel_polaris_core_3.png/600px-intel_polaris_core_3.png" width="600" height="683" srcset="/w/images/3/30/intel_polaris_core_3.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Variant_2">Variant 2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=22" title="Edit section: Variant 2">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Chip_2">Chip</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=23" title="Edit section: Chip">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a>
<ul><li> 1 poly, 8 metal (Cu) layers</li></ul></li>
<li> 22 mm x 13.75</li>
<li> 302.5 mm² die size</li></ul>
<dl><dd><a href="/wiki/File:intel_polaris_die_2.png" class="image"><img alt="intel polaris die 2.png" src="/w/images/thumb/e/e6/intel_polaris_die_2.png/700px-intel_polaris_die_2.png" width="700" height="416" class="wikichip_ogimage" srcset="/w/images/e/e6/intel_polaris_die_2.png 1.5x"/></a></dd></dl>
<h4><span class="mw-headline" id="Tile_3">Tile</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=24" title="Edit section: Tile">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd> <a href="/wiki/File:intel_polaris_core_2.png" class="image"><img alt="intel polaris core 2.png" src="/w/images/6/69/intel_polaris_core_2.png" width="400" height="494"/></a></dd></dl>
<h3><span class="mw-headline" id="Additional_Shots">Additional Shots</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=25" title="Edit section: Additional Shots">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Additional die and wafer shots provided by Intel:
</p>
<ul class="gallery mw-gallery-slideshow">
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:intel_polaris_on_board.jpg" class="image"><img alt="" src="/w/images/thumb/0/03/intel_polaris_on_board.jpg/120px-intel_polaris_on_board.jpg" width="120" height="80" srcset="/w/images/thumb/0/03/intel_polaris_on_board.jpg/180px-intel_polaris_on_board.jpg 1.5x, /w/images/thumb/0/03/intel_polaris_on_board.jpg/240px-intel_polaris_on_board.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Board containing a working Polaris silicon
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:15px auto;"><a href="/wiki/File:intel_polaris.png" class="image"><img alt="intel polaris.png" src="/w/images/thumb/d/d8/intel_polaris.png/80px-intel_polaris.png" width="80" height="120" srcset="/w/images/thumb/d/d8/intel_polaris.png/120px-intel_polaris.png 1.5x, /w/images/thumb/d/d8/intel_polaris.png/160px-intel_polaris.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:15px auto;"><a href="/wiki/File:intel_polaris_wafers.png" class="image"><img alt="intel polaris wafers.png" src="/w/images/thumb/6/68/intel_polaris_wafers.png/80px-intel_polaris_wafers.png" width="80" height="120" srcset="/w/images/thumb/6/68/intel_polaris_wafers.png/120px-intel_polaris_wafers.png 1.5x, /w/images/thumb/6/68/intel_polaris_wafers.png/160px-intel_polaris_wafers.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:intel_polaris_wafer_1.png" class="image"><img alt="intel polaris wafer 1.png" src="/w/images/thumb/9/90/intel_polaris_wafer_1.png/120px-intel_polaris_wafer_1.png" width="120" height="80" srcset="/w/images/thumb/9/90/intel_polaris_wafer_1.png/180px-intel_polaris_wafer_1.png 1.5x, /w/images/thumb/9/90/intel_polaris_wafer_1.png/240px-intel_polaris_wafer_1.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:intel_polaris_wafer_2.png" class="image"><img alt="intel polaris wafer 2.png" src="/w/images/thumb/2/2b/intel_polaris_wafer_2.png/120px-intel_polaris_wafer_2.png" width="120" height="80" srcset="/w/images/thumb/2/2b/intel_polaris_wafer_2.png/180px-intel_polaris_wafer_2.png 1.5x, /w/images/thumb/2/2b/intel_polaris_wafer_2.png/240px-intel_polaris_wafer_2.png 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
</ul>
<h2><span class="mw-headline" id="Documents">Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=26" title="Edit section: Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/File:trc_project.pdf" title="File:trc project.pdf">Teraflops Research Chip</a></li>
<li> <a href="/wiki/File:Tera_Tera_Tera_2006_davis.pdf" title="File:Tera Tera Tera 2006 davis.pdf">Tera Tera Tera</a>, 2006</li>
<li> <a href="/wiki/File:intel_mpsoc_2007.pdf" title="File:intel mpsoc 2007.pdf">Polaris</a>, MPSoC 2007</li>
<li> <a href="/wiki/File:teratec_07_intel.pdf" title="File:teratec 07 intel.pdf">Aim High, Intel Technical Update</a>, Teratec ’07 Symposium, June 20, 2007</li>
<li> <a href="/wiki/File:Teraflops_Research_Chip_Overview.pdf" title="File:Teraflops Research Chip Overview.pdf">Teraflops Research Chip Overview</a>, Feb 2007</li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/polaris&amp;action=edit&amp;section=27" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Intel Developer Forum, September 2006</li>
<li> IEEE ISSCC 2007</li>
<li> IEEE Hot Chips 20 Symposium (HCS) 2008.</li>
<li> Vangal, Sriram R., et al. &#34;An 80-tile sub-100-w teraflops processor in 65-nm cmos.&#34; IEEE Journal of Solid-State Circuits 43.1 (2008): 29-41.</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:29241-0!*!0!!en!5!* and timestamp 20230610072753 and revision id 90894
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/microarchitectures/polaris&amp;oldid=90894">/w/index.php?title=intel/microarchitectures/polaris&amp;oldid=90894</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fpolaris" title="Special:Browse/:intel-2Fmicroarchitectures-2Fpolaris">Polaris - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/polaris" title="Special:ExportRDF/intel/microarchitectures/polaris">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Polaris  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Polaris" title="Special:SearchByProperty/:codename/Polaris">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">80  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/80" title="Special:SearchByProperty/:core-20count/80">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">February 2007  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/February-202007" title="Special:SearchByProperty/:first-20launched/February-202007">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/microarchitectures/polaris  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fpolaris" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fpolaris">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Polaris  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Polaris" title="Special:SearchByProperty/:name/Polaris">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">9  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/9" title="Special:SearchByProperty/:pipeline-20stages/9">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">65 nm (0.065 μm, 6.5e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/65-20nm" title="Special:SearchByProperty/:process/65-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 17 May 2019, at 23:22.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":621});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>