

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_79_23'
================================================================
* Date:           Sat Dec  7 11:06:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342|  3.420 us|  3.420 us|  342|  342|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2  |      340|      340|        13|          8|          1|    42|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|     243|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     243|     218|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_166_p2                |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_144_p2               |      icmp|   0|  0|  14|           7|           7|
    |or_ln79_fu_155_p2                 |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          24|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    7|         14|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |grp_fu_109_p0                |  14|          3|   32|         96|
    |grp_fu_109_p1                |  14|          3|   32|         96|
    |grp_fu_113_p0                |  14|          3|   32|         96|
    |grp_fu_113_p1                |  14|          3|   32|         96|
    |j_fu_62                      |   9|          2|    7|         14|
    |sum_fu_58                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 177|         37|  180|        495|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fc2_output_load_1_reg_239    |  32|   0|   32|          0|
    |fc2_output_load_reg_234      |  32|   0|   32|          0|
    |icmp_ln79_reg_220            |   1|   0|    1|          0|
    |j_fu_62                      |   7|   0|    7|          0|
    |mul7_i2_reg_254              |  32|   0|   32|          0|
    |mul7_i59_1_reg_264           |  32|   0|   32|          0|
    |reg_117                      |  32|   0|   32|          0|
    |sum_1_reg_269                |  32|   0|   32|          0|
    |sum_fu_58                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 243|   0|  243|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_909_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_909_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_909_p_opcode  |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_909_p_dout0   |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_909_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_913_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_913_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_913_p_dout0   |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|grp_fu_913_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_23|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|sext_ln76_2          |   in|   62|     ap_none|                              sext_ln76_2|        scalar|
|fc2_output_address0  |  out|    7|   ap_memory|                               fc2_output|         array|
|fc2_output_ce0       |  out|    1|   ap_memory|                               fc2_output|         array|
|fc2_output_q0        |   in|   32|   ap_memory|                               fc2_output|         array|
|fc2_output_address1  |  out|    7|   ap_memory|                               fc2_output|         array|
|fc2_output_ce1       |  out|    1|   ap_memory|                               fc2_output|         array|
|fc2_output_q1        |   in|   32|   ap_memory|                               fc2_output|         array|
|sum_6_out            |  out|   32|      ap_vld|                                sum_6_out|       pointer|
|sum_6_out_ap_vld     |  out|    1|      ap_vld|                                sum_6_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

