#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX */
#define RX__0__INTTYPE CYREG_PICU1_INTTYPE6
#define RX__0__MASK 0x40u
#define RX__0__PC CYREG_PRT1_PC6
#define RX__0__PORT 1u
#define RX__0__SHIFT 6
#define RX__AG CYREG_PRT1_AG
#define RX__AMUX CYREG_PRT1_AMUX
#define RX__BIE CYREG_PRT1_BIE
#define RX__BIT_MASK CYREG_PRT1_BIT_MASK
#define RX__BYP CYREG_PRT1_BYP
#define RX__CTL CYREG_PRT1_CTL
#define RX__DM0 CYREG_PRT1_DM0
#define RX__DM1 CYREG_PRT1_DM1
#define RX__DM2 CYREG_PRT1_DM2
#define RX__DR CYREG_PRT1_DR
#define RX__INP_DIS CYREG_PRT1_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RX__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT1_LCD_EN
#define RX__MASK 0x40u
#define RX__PORT 1u
#define RX__PRT CYREG_PRT1_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RX__PS CYREG_PRT1_PS
#define RX__SHIFT 6
#define RX__SLW CYREG_PRT1_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU15_INTTYPE3
#define TX__0__MASK 0x08u
#define TX__0__PC CYREG_IO_PC_PRT15_PC3
#define TX__0__PORT 15u
#define TX__0__SHIFT 3
#define TX__AG CYREG_PRT15_AG
#define TX__AMUX CYREG_PRT15_AMUX
#define TX__BIE CYREG_PRT15_BIE
#define TX__BIT_MASK CYREG_PRT15_BIT_MASK
#define TX__BYP CYREG_PRT15_BYP
#define TX__CTL CYREG_PRT15_CTL
#define TX__DM0 CYREG_PRT15_DM0
#define TX__DM1 CYREG_PRT15_DM1
#define TX__DM2 CYREG_PRT15_DM2
#define TX__DR CYREG_PRT15_DR
#define TX__INP_DIS CYREG_PRT15_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define TX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT15_LCD_EN
#define TX__MASK 0x08u
#define TX__PORT 15u
#define TX__PRT CYREG_PRT15_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define TX__PS CYREG_PRT15_PS
#define TX__SHIFT 3
#define TX__SLW CYREG_PRT15_SLW

/* XK */
#define XK__0__INTTYPE CYREG_PICU12_INTTYPE0
#define XK__0__MASK 0x01u
#define XK__0__PC CYREG_PRT12_PC0
#define XK__0__PORT 12u
#define XK__0__SHIFT 0
#define XK__AG CYREG_PRT12_AG
#define XK__BIE CYREG_PRT12_BIE
#define XK__BIT_MASK CYREG_PRT12_BIT_MASK
#define XK__BYP CYREG_PRT12_BYP
#define XK__DM0 CYREG_PRT12_DM0
#define XK__DM1 CYREG_PRT12_DM1
#define XK__DM2 CYREG_PRT12_DM2
#define XK__DR CYREG_PRT12_DR
#define XK__INP_DIS CYREG_PRT12_INP_DIS
#define XK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define XK__MASK 0x01u
#define XK__PORT 12u
#define XK__PRT CYREG_PRT12_PRT
#define XK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define XK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define XK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define XK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define XK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define XK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define XK__PS CYREG_PRT12_PS
#define XK__SHIFT 0
#define XK__SIO_CFG CYREG_PRT12_SIO_CFG
#define XK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define XK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define XK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define XK__SLW CYREG_PRT12_SLW

/* AMP */
#define AMP__0__INTTYPE CYREG_PICU2_INTTYPE7
#define AMP__0__MASK 0x80u
#define AMP__0__PC CYREG_PRT2_PC7
#define AMP__0__PORT 2u
#define AMP__0__SHIFT 7
#define AMP__AG CYREG_PRT2_AG
#define AMP__AMUX CYREG_PRT2_AMUX
#define AMP__BIE CYREG_PRT2_BIE
#define AMP__BIT_MASK CYREG_PRT2_BIT_MASK
#define AMP__BYP CYREG_PRT2_BYP
#define AMP__CTL CYREG_PRT2_CTL
#define AMP__DM0 CYREG_PRT2_DM0
#define AMP__DM1 CYREG_PRT2_DM1
#define AMP__DM2 CYREG_PRT2_DM2
#define AMP__DR CYREG_PRT2_DR
#define AMP__INP_DIS CYREG_PRT2_INP_DIS
#define AMP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define AMP__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define AMP__LCD_EN CYREG_PRT2_LCD_EN
#define AMP__MASK 0x80u
#define AMP__PORT 2u
#define AMP__PRT CYREG_PRT2_PRT
#define AMP__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define AMP__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define AMP__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define AMP__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define AMP__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define AMP__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define AMP__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define AMP__PS CYREG_PRT2_PS
#define AMP__SHIFT 7
#define AMP__SLW CYREG_PRT2_SLW

/* DIN */
#define DIN__0__INTTYPE CYREG_PICU0_INTTYPE3
#define DIN__0__MASK 0x08u
#define DIN__0__PC CYREG_PRT0_PC3
#define DIN__0__PORT 0u
#define DIN__0__SHIFT 3
#define DIN__AG CYREG_PRT0_AG
#define DIN__AMUX CYREG_PRT0_AMUX
#define DIN__BIE CYREG_PRT0_BIE
#define DIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define DIN__BYP CYREG_PRT0_BYP
#define DIN__CTL CYREG_PRT0_CTL
#define DIN__DM0 CYREG_PRT0_DM0
#define DIN__DM1 CYREG_PRT0_DM1
#define DIN__DM2 CYREG_PRT0_DM2
#define DIN__DR CYREG_PRT0_DR
#define DIN__INP_DIS CYREG_PRT0_INP_DIS
#define DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DIN__LCD_EN CYREG_PRT0_LCD_EN
#define DIN__MASK 0x08u
#define DIN__PORT 0u
#define DIN__PRT CYREG_PRT0_PRT
#define DIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DIN__PS CYREG_PRT0_PS
#define DIN__SHIFT 3
#define DIN__SLW CYREG_PRT0_SLW

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__ES2_PATCH 0u
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define I2C_I2C_IRQ__INTC_MASK 0x80u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define I2C_I2C_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Eu)

/* I2S_bI2S */
#define I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2S_bI2S_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define I2S_bI2S_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define I2S_bI2S_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define I2S_bI2S_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define I2S_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define I2S_bI2S_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define I2S_bI2S_CtlReg__0__MASK 0x01u
#define I2S_bI2S_CtlReg__0__POS 0
#define I2S_bI2S_CtlReg__1__MASK 0x02u
#define I2S_bI2S_CtlReg__1__POS 1
#define I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define I2S_bI2S_CtlReg__2__MASK 0x04u
#define I2S_bI2S_CtlReg__2__POS 2
#define I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2S_bI2S_CtlReg__CONTROL_REG CYREG_B0_UDB01_CTL
#define I2S_bI2S_CtlReg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_CtlReg__COUNT_REG CYREG_B0_UDB01_CTL
#define I2S_bI2S_CtlReg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_CtlReg__MASK 0x07u
#define I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_CtlReg__PERIOD_REG CYREG_B0_UDB01_MSK
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B0_UDB03_A0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B0_UDB03_A1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B0_UDB03_D0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B0_UDB03_D1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B0_UDB03_F0
#define I2S_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B0_UDB03_F1
#define I2S_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define I2S_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B0_UDB01_MSK
#define I2S_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define I2S_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B0_UDB01_ST
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B0_UDB07_A0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B0_UDB07_A1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B0_UDB07_D0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B0_UDB07_D1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B0_UDB07_F0
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B0_UDB07_F1
#define I2S_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define I2S_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B0_UDB07_MSK
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B0_UDB07_ST

/* I2S_CLK */
#define I2S_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define I2S_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define I2S_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define I2S_CLK__CFG2_SRC_SEL_MASK 0x07u
#define I2S_CLK__INDEX 0x01u
#define I2S_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2S_CLK__PM_ACT_MSK 0x02u
#define I2S_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2S_CLK__PM_STBY_MSK 0x02u

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SCL__0__MASK 0x80u
#define SCL__0__PC CYREG_PRT0_PC7
#define SCL__0__PORT 0u
#define SCL__0__SHIFT 7
#define SCL__AG CYREG_PRT0_AG
#define SCL__AMUX CYREG_PRT0_AMUX
#define SCL__BIE CYREG_PRT0_BIE
#define SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCL__BYP CYREG_PRT0_BYP
#define SCL__CTL CYREG_PRT0_CTL
#define SCL__DM0 CYREG_PRT0_DM0
#define SCL__DM1 CYREG_PRT0_DM1
#define SCL__DM2 CYREG_PRT0_DM2
#define SCL__DR CYREG_PRT0_DR
#define SCL__INP_DIS CYREG_PRT0_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCL__LCD_EN CYREG_PRT0_LCD_EN
#define SCL__MASK 0x80u
#define SCL__PORT 0u
#define SCL__PRT CYREG_PRT0_PRT
#define SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCL__PS CYREG_PRT0_PS
#define SCL__SHIFT 7
#define SCL__SLW CYREG_PRT0_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SDA__0__MASK 0x40u
#define SDA__0__PC CYREG_PRT0_PC6
#define SDA__0__PORT 0u
#define SDA__0__SHIFT 6
#define SDA__AG CYREG_PRT0_AG
#define SDA__AMUX CYREG_PRT0_AMUX
#define SDA__BIE CYREG_PRT0_BIE
#define SDA__BIT_MASK CYREG_PRT0_BIT_MASK
#define SDA__BYP CYREG_PRT0_BYP
#define SDA__CTL CYREG_PRT0_CTL
#define SDA__DM0 CYREG_PRT0_DM0
#define SDA__DM1 CYREG_PRT0_DM1
#define SDA__DM2 CYREG_PRT0_DM2
#define SDA__DR CYREG_PRT0_DR
#define SDA__INP_DIS CYREG_PRT0_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SDA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT0_LCD_EN
#define SDA__MASK 0x40u
#define SDA__PORT 0u
#define SDA__PRT CYREG_PRT0_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SDA__PS CYREG_PRT0_PS
#define SDA__SHIFT 6
#define SDA__SLW CYREG_PRT0_SLW

/* BCK1 */
#define BCK1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define BCK1__0__MASK 0x04u
#define BCK1__0__PC CYREG_PRT12_PC2
#define BCK1__0__PORT 12u
#define BCK1__0__SHIFT 2
#define BCK1__AG CYREG_PRT12_AG
#define BCK1__BIE CYREG_PRT12_BIE
#define BCK1__BIT_MASK CYREG_PRT12_BIT_MASK
#define BCK1__BYP CYREG_PRT12_BYP
#define BCK1__DM0 CYREG_PRT12_DM0
#define BCK1__DM1 CYREG_PRT12_DM1
#define BCK1__DM2 CYREG_PRT12_DM2
#define BCK1__DR CYREG_PRT12_DR
#define BCK1__INP_DIS CYREG_PRT12_INP_DIS
#define BCK1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BCK1__MASK 0x04u
#define BCK1__PORT 12u
#define BCK1__PRT CYREG_PRT12_PRT
#define BCK1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BCK1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BCK1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BCK1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BCK1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BCK1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BCK1__PS CYREG_PRT12_PS
#define BCK1__SHIFT 2
#define BCK1__SIO_CFG CYREG_PRT12_SIO_CFG
#define BCK1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BCK1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BCK1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BCK1__SLW CYREG_PRT12_SLW

/* BCK2 */
#define BCK2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define BCK2__0__MASK 0x02u
#define BCK2__0__PC CYREG_PRT0_PC1
#define BCK2__0__PORT 0u
#define BCK2__0__SHIFT 1
#define BCK2__AG CYREG_PRT0_AG
#define BCK2__AMUX CYREG_PRT0_AMUX
#define BCK2__BIE CYREG_PRT0_BIE
#define BCK2__BIT_MASK CYREG_PRT0_BIT_MASK
#define BCK2__BYP CYREG_PRT0_BYP
#define BCK2__CTL CYREG_PRT0_CTL
#define BCK2__DM0 CYREG_PRT0_DM0
#define BCK2__DM1 CYREG_PRT0_DM1
#define BCK2__DM2 CYREG_PRT0_DM2
#define BCK2__DR CYREG_PRT0_DR
#define BCK2__INP_DIS CYREG_PRT0_INP_DIS
#define BCK2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define BCK2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define BCK2__LCD_EN CYREG_PRT0_LCD_EN
#define BCK2__MASK 0x02u
#define BCK2__PORT 0u
#define BCK2__PRT CYREG_PRT0_PRT
#define BCK2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define BCK2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define BCK2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define BCK2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define BCK2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define BCK2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define BCK2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define BCK2__PS CYREG_PRT0_PS
#define BCK2__SHIFT 1
#define BCK2__SLW CYREG_PRT0_SLW

/* BOOT */
#define BOOT__0__INTTYPE CYREG_PICU1_INTTYPE5
#define BOOT__0__MASK 0x20u
#define BOOT__0__PC CYREG_PRT1_PC5
#define BOOT__0__PORT 1u
#define BOOT__0__SHIFT 5
#define BOOT__AG CYREG_PRT1_AG
#define BOOT__AMUX CYREG_PRT1_AMUX
#define BOOT__BIE CYREG_PRT1_BIE
#define BOOT__BIT_MASK CYREG_PRT1_BIT_MASK
#define BOOT__BYP CYREG_PRT1_BYP
#define BOOT__CTL CYREG_PRT1_CTL
#define BOOT__DM0 CYREG_PRT1_DM0
#define BOOT__DM1 CYREG_PRT1_DM1
#define BOOT__DM2 CYREG_PRT1_DM2
#define BOOT__DR CYREG_PRT1_DR
#define BOOT__INP_DIS CYREG_PRT1_INP_DIS
#define BOOT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BOOT__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BOOT__LCD_EN CYREG_PRT1_LCD_EN
#define BOOT__MASK 0x20u
#define BOOT__PORT 1u
#define BOOT__PRT CYREG_PRT1_PRT
#define BOOT__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BOOT__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BOOT__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BOOT__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BOOT__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BOOT__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BOOT__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BOOT__PS CYREG_PRT1_PS
#define BOOT__SHIFT 5
#define BOOT__SLW CYREG_PRT1_SLW

/* DOUT */
#define DOUT__0__INTTYPE CYREG_PICU0_INTTYPE5
#define DOUT__0__MASK 0x20u
#define DOUT__0__PC CYREG_PRT0_PC5
#define DOUT__0__PORT 0u
#define DOUT__0__SHIFT 5
#define DOUT__AG CYREG_PRT0_AG
#define DOUT__AMUX CYREG_PRT0_AMUX
#define DOUT__BIE CYREG_PRT0_BIE
#define DOUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define DOUT__BYP CYREG_PRT0_BYP
#define DOUT__CTL CYREG_PRT0_CTL
#define DOUT__DM0 CYREG_PRT0_DM0
#define DOUT__DM1 CYREG_PRT0_DM1
#define DOUT__DM2 CYREG_PRT0_DM2
#define DOUT__DR CYREG_PRT0_DR
#define DOUT__INP_DIS CYREG_PRT0_INP_DIS
#define DOUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DOUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DOUT__LCD_EN CYREG_PRT0_LCD_EN
#define DOUT__MASK 0x20u
#define DOUT__PORT 0u
#define DOUT__PRT CYREG_PRT0_PRT
#define DOUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DOUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DOUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DOUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DOUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DOUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DOUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DOUT__PS CYREG_PRT0_PS
#define DOUT__SHIFT 5
#define DOUT__SLW CYREG_PRT0_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define LED1__0__MASK 0x20u
#define LED1__0__PC CYREG_PRT2_PC5
#define LED1__0__PORT 2u
#define LED1__0__SHIFT 5
#define LED1__AG CYREG_PRT2_AG
#define LED1__AMUX CYREG_PRT2_AMUX
#define LED1__BIE CYREG_PRT2_BIE
#define LED1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED1__BYP CYREG_PRT2_BYP
#define LED1__CTL CYREG_PRT2_CTL
#define LED1__DM0 CYREG_PRT2_DM0
#define LED1__DM1 CYREG_PRT2_DM1
#define LED1__DM2 CYREG_PRT2_DM2
#define LED1__DR CYREG_PRT2_DR
#define LED1__INP_DIS CYREG_PRT2_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT2_LCD_EN
#define LED1__MASK 0x20u
#define LED1__PORT 2u
#define LED1__PRT CYREG_PRT2_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED1__PS CYREG_PRT2_PS
#define LED1__SHIFT 5
#define LED1__SLW CYREG_PRT2_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define LED2__0__MASK 0x40u
#define LED2__0__PC CYREG_PRT2_PC6
#define LED2__0__PORT 2u
#define LED2__0__SHIFT 6
#define LED2__AG CYREG_PRT2_AG
#define LED2__AMUX CYREG_PRT2_AMUX
#define LED2__BIE CYREG_PRT2_BIE
#define LED2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED2__BYP CYREG_PRT2_BYP
#define LED2__CTL CYREG_PRT2_CTL
#define LED2__DM0 CYREG_PRT2_DM0
#define LED2__DM1 CYREG_PRT2_DM1
#define LED2__DM2 CYREG_PRT2_DM2
#define LED2__DR CYREG_PRT2_DR
#define LED2__INP_DIS CYREG_PRT2_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT2_LCD_EN
#define LED2__MASK 0x40u
#define LED2__PORT 2u
#define LED2__PRT CYREG_PRT2_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED2__PS CYREG_PRT2_PS
#define LED2__SHIFT 6
#define LED2__SLW CYREG_PRT2_SLW

/* SCK1 */
#define SCK1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SCK1__0__MASK 0x08u
#define SCK1__0__PC CYREG_PRT12_PC3
#define SCK1__0__PORT 12u
#define SCK1__0__SHIFT 3
#define SCK1__AG CYREG_PRT12_AG
#define SCK1__BIE CYREG_PRT12_BIE
#define SCK1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCK1__BYP CYREG_PRT12_BYP
#define SCK1__DM0 CYREG_PRT12_DM0
#define SCK1__DM1 CYREG_PRT12_DM1
#define SCK1__DM2 CYREG_PRT12_DM2
#define SCK1__DR CYREG_PRT12_DR
#define SCK1__INP_DIS CYREG_PRT12_INP_DIS
#define SCK1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCK1__MASK 0x08u
#define SCK1__PORT 12u
#define SCK1__PRT CYREG_PRT12_PRT
#define SCK1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCK1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCK1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCK1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCK1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCK1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCK1__PS CYREG_PRT12_PS
#define SCK1__SHIFT 3
#define SCK1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCK1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCK1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCK1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCK1__SLW CYREG_PRT12_SLW

/* SCK2 */
#define SCK2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SCK2__0__MASK 0x01u
#define SCK2__0__PC CYREG_PRT0_PC0
#define SCK2__0__PORT 0u
#define SCK2__0__SHIFT 0
#define SCK2__AG CYREG_PRT0_AG
#define SCK2__AMUX CYREG_PRT0_AMUX
#define SCK2__BIE CYREG_PRT0_BIE
#define SCK2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCK2__BYP CYREG_PRT0_BYP
#define SCK2__CTL CYREG_PRT0_CTL
#define SCK2__DM0 CYREG_PRT0_DM0
#define SCK2__DM1 CYREG_PRT0_DM1
#define SCK2__DM2 CYREG_PRT0_DM2
#define SCK2__DR CYREG_PRT0_DR
#define SCK2__INP_DIS CYREG_PRT0_INP_DIS
#define SCK2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCK2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCK2__LCD_EN CYREG_PRT0_LCD_EN
#define SCK2__MASK 0x01u
#define SCK2__PORT 0u
#define SCK2__PRT CYREG_PRT0_PRT
#define SCK2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCK2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCK2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCK2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCK2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCK2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCK2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCK2__PS CYREG_PRT0_PS
#define SCK2__SHIFT 0
#define SCK2__SLW CYREG_PRT0_SLW

/* ATU_0 */
#define ATU_0__0__INTTYPE CYREG_PICU12_INTTYPE1
#define ATU_0__0__MASK 0x02u
#define ATU_0__0__PC CYREG_PRT12_PC1
#define ATU_0__0__PORT 12u
#define ATU_0__0__SHIFT 1
#define ATU_0__AG CYREG_PRT12_AG
#define ATU_0__BIE CYREG_PRT12_BIE
#define ATU_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define ATU_0__BYP CYREG_PRT12_BYP
#define ATU_0__DM0 CYREG_PRT12_DM0
#define ATU_0__DM1 CYREG_PRT12_DM1
#define ATU_0__DM2 CYREG_PRT12_DM2
#define ATU_0__DR CYREG_PRT12_DR
#define ATU_0__INP_DIS CYREG_PRT12_INP_DIS
#define ATU_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ATU_0__MASK 0x02u
#define ATU_0__PORT 12u
#define ATU_0__PRT CYREG_PRT12_PRT
#define ATU_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ATU_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ATU_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ATU_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ATU_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ATU_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ATU_0__PS CYREG_PRT12_PS
#define ATU_0__SHIFT 1
#define ATU_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define ATU_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ATU_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ATU_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ATU_0__SLW CYREG_PRT12_SLW

/* ATU_1 */
#define ATU_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define ATU_1__0__MASK 0x04u
#define ATU_1__0__PC CYREG_IO_PC_PRT15_PC2
#define ATU_1__0__PORT 15u
#define ATU_1__0__SHIFT 2
#define ATU_1__AG CYREG_PRT15_AG
#define ATU_1__AMUX CYREG_PRT15_AMUX
#define ATU_1__BIE CYREG_PRT15_BIE
#define ATU_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define ATU_1__BYP CYREG_PRT15_BYP
#define ATU_1__CTL CYREG_PRT15_CTL
#define ATU_1__DM0 CYREG_PRT15_DM0
#define ATU_1__DM1 CYREG_PRT15_DM1
#define ATU_1__DM2 CYREG_PRT15_DM2
#define ATU_1__DR CYREG_PRT15_DR
#define ATU_1__INP_DIS CYREG_PRT15_INP_DIS
#define ATU_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ATU_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ATU_1__LCD_EN CYREG_PRT15_LCD_EN
#define ATU_1__MASK 0x04u
#define ATU_1__PORT 15u
#define ATU_1__PRT CYREG_PRT15_PRT
#define ATU_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ATU_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ATU_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ATU_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ATU_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ATU_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ATU_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ATU_1__PS CYREG_PRT15_PS
#define ATU_1__SHIFT 2
#define ATU_1__SLW CYREG_PRT15_SLW

/* FracN */
#define FracN_FRAC_HI__0__MASK 0x01u
#define FracN_FRAC_HI__0__POS 0
#define FracN_FRAC_HI__1__MASK 0x02u
#define FracN_FRAC_HI__1__POS 1
#define FracN_FRAC_HI__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define FracN_FRAC_HI__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define FracN_FRAC_HI__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define FracN_FRAC_HI__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define FracN_FRAC_HI__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define FracN_FRAC_HI__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define FracN_FRAC_HI__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define FracN_FRAC_HI__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define FracN_FRAC_HI__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define FracN_FRAC_HI__2__MASK 0x04u
#define FracN_FRAC_HI__2__POS 2
#define FracN_FRAC_HI__3__MASK 0x08u
#define FracN_FRAC_HI__3__POS 3
#define FracN_FRAC_HI__4__MASK 0x10u
#define FracN_FRAC_HI__4__POS 4
#define FracN_FRAC_HI__5__MASK 0x20u
#define FracN_FRAC_HI__5__POS 5
#define FracN_FRAC_HI__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define FracN_FRAC_HI__CONTROL_REG CYREG_B0_UDB05_CTL
#define FracN_FRAC_HI__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define FracN_FRAC_HI__COUNT_REG CYREG_B0_UDB05_CTL
#define FracN_FRAC_HI__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define FracN_FRAC_HI__MASK 0x3Fu
#define FracN_FRAC_HI__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define FracN_FRAC_HI__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define FracN_FRAC_HI__PERIOD_REG CYREG_B0_UDB05_MSK
#define FracN_FRAC_LO__0__MASK 0x01u
#define FracN_FRAC_LO__0__POS 0
#define FracN_FRAC_LO__1__MASK 0x02u
#define FracN_FRAC_LO__1__POS 1
#define FracN_FRAC_LO__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define FracN_FRAC_LO__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define FracN_FRAC_LO__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define FracN_FRAC_LO__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define FracN_FRAC_LO__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define FracN_FRAC_LO__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define FracN_FRAC_LO__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define FracN_FRAC_LO__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define FracN_FRAC_LO__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define FracN_FRAC_LO__2__MASK 0x04u
#define FracN_FRAC_LO__2__POS 2
#define FracN_FRAC_LO__3__MASK 0x08u
#define FracN_FRAC_LO__3__POS 3
#define FracN_FRAC_LO__4__MASK 0x10u
#define FracN_FRAC_LO__4__POS 4
#define FracN_FRAC_LO__5__MASK 0x20u
#define FracN_FRAC_LO__5__POS 5
#define FracN_FRAC_LO__6__MASK 0x40u
#define FracN_FRAC_LO__6__POS 6
#define FracN_FRAC_LO__7__MASK 0x80u
#define FracN_FRAC_LO__7__POS 7
#define FracN_FRAC_LO__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define FracN_FRAC_LO__CONTROL_REG CYREG_B0_UDB04_CTL
#define FracN_FRAC_LO__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define FracN_FRAC_LO__COUNT_REG CYREG_B0_UDB04_CTL
#define FracN_FRAC_LO__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define FracN_FRAC_LO__MASK 0xFFu
#define FracN_FRAC_LO__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define FracN_FRAC_LO__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define FracN_FRAC_LO__PERIOD_REG CYREG_B0_UDB04_MSK
#define FracN_PLL_P__0__MASK 0x01u
#define FracN_PLL_P__0__POS 0
#define FracN_PLL_P__1__MASK 0x02u
#define FracN_PLL_P__1__POS 1
#define FracN_PLL_P__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define FracN_PLL_P__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define FracN_PLL_P__2__MASK 0x04u
#define FracN_PLL_P__2__POS 2
#define FracN_PLL_P__3__MASK 0x08u
#define FracN_PLL_P__3__POS 3
#define FracN_PLL_P__4__MASK 0x10u
#define FracN_PLL_P__4__POS 4
#define FracN_PLL_P__5__MASK 0x20u
#define FracN_PLL_P__5__POS 5
#define FracN_PLL_P__6__MASK 0x40u
#define FracN_PLL_P__6__POS 6
#define FracN_PLL_P__MASK 0x7Fu
#define FracN_PLL_P__MASK_REG CYREG_B0_UDB06_MSK
#define FracN_PLL_P__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define FracN_PLL_P__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define FracN_PLL_P__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define FracN_PLL_P__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define FracN_PLL_P__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define FracN_PLL_P__STATUS_REG CYREG_B0_UDB06_ST

/* KEY_0 */
#define KEY_0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define KEY_0__0__MASK 0x08u
#define KEY_0__0__PC CYREG_PRT2_PC3
#define KEY_0__0__PORT 2u
#define KEY_0__0__SHIFT 3
#define KEY_0__AG CYREG_PRT2_AG
#define KEY_0__AMUX CYREG_PRT2_AMUX
#define KEY_0__BIE CYREG_PRT2_BIE
#define KEY_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define KEY_0__BYP CYREG_PRT2_BYP
#define KEY_0__CTL CYREG_PRT2_CTL
#define KEY_0__DM0 CYREG_PRT2_DM0
#define KEY_0__DM1 CYREG_PRT2_DM1
#define KEY_0__DM2 CYREG_PRT2_DM2
#define KEY_0__DR CYREG_PRT2_DR
#define KEY_0__INP_DIS CYREG_PRT2_INP_DIS
#define KEY_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define KEY_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define KEY_0__LCD_EN CYREG_PRT2_LCD_EN
#define KEY_0__MASK 0x08u
#define KEY_0__PORT 2u
#define KEY_0__PRT CYREG_PRT2_PRT
#define KEY_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define KEY_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define KEY_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define KEY_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define KEY_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define KEY_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define KEY_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define KEY_0__PS CYREG_PRT2_PS
#define KEY_0__SHIFT 3
#define KEY_0__SLW CYREG_PRT2_SLW

/* KEY_1 */
#define KEY_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define KEY_1__0__MASK 0x10u
#define KEY_1__0__PC CYREG_PRT2_PC4
#define KEY_1__0__PORT 2u
#define KEY_1__0__SHIFT 4
#define KEY_1__AG CYREG_PRT2_AG
#define KEY_1__AMUX CYREG_PRT2_AMUX
#define KEY_1__BIE CYREG_PRT2_BIE
#define KEY_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define KEY_1__BYP CYREG_PRT2_BYP
#define KEY_1__CTL CYREG_PRT2_CTL
#define KEY_1__DM0 CYREG_PRT2_DM0
#define KEY_1__DM1 CYREG_PRT2_DM1
#define KEY_1__DM2 CYREG_PRT2_DM2
#define KEY_1__DR CYREG_PRT2_DR
#define KEY_1__INP_DIS CYREG_PRT2_INP_DIS
#define KEY_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define KEY_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define KEY_1__LCD_EN CYREG_PRT2_LCD_EN
#define KEY_1__MASK 0x10u
#define KEY_1__PORT 2u
#define KEY_1__PRT CYREG_PRT2_PRT
#define KEY_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define KEY_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define KEY_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define KEY_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define KEY_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define KEY_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define KEY_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define KEY_1__PS CYREG_PRT2_PS
#define KEY_1__SHIFT 4
#define KEY_1__SLW CYREG_PRT2_SLW

/* LRCK1 */
#define LRCK1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define LRCK1__0__MASK 0x10u
#define LRCK1__0__PC CYREG_PRT0_PC4
#define LRCK1__0__PORT 0u
#define LRCK1__0__SHIFT 4
#define LRCK1__AG CYREG_PRT0_AG
#define LRCK1__AMUX CYREG_PRT0_AMUX
#define LRCK1__BIE CYREG_PRT0_BIE
#define LRCK1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LRCK1__BYP CYREG_PRT0_BYP
#define LRCK1__CTL CYREG_PRT0_CTL
#define LRCK1__DM0 CYREG_PRT0_DM0
#define LRCK1__DM1 CYREG_PRT0_DM1
#define LRCK1__DM2 CYREG_PRT0_DM2
#define LRCK1__DR CYREG_PRT0_DR
#define LRCK1__INP_DIS CYREG_PRT0_INP_DIS
#define LRCK1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LRCK1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LRCK1__LCD_EN CYREG_PRT0_LCD_EN
#define LRCK1__MASK 0x10u
#define LRCK1__PORT 0u
#define LRCK1__PRT CYREG_PRT0_PRT
#define LRCK1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LRCK1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LRCK1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LRCK1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LRCK1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LRCK1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LRCK1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LRCK1__PS CYREG_PRT0_PS
#define LRCK1__SHIFT 4
#define LRCK1__SLW CYREG_PRT0_SLW

/* LRCK2 */
#define LRCK2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define LRCK2__0__MASK 0x04u
#define LRCK2__0__PC CYREG_PRT0_PC2
#define LRCK2__0__PORT 0u
#define LRCK2__0__SHIFT 2
#define LRCK2__AG CYREG_PRT0_AG
#define LRCK2__AMUX CYREG_PRT0_AMUX
#define LRCK2__BIE CYREG_PRT0_BIE
#define LRCK2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LRCK2__BYP CYREG_PRT0_BYP
#define LRCK2__CTL CYREG_PRT0_CTL
#define LRCK2__DM0 CYREG_PRT0_DM0
#define LRCK2__DM1 CYREG_PRT0_DM1
#define LRCK2__DM2 CYREG_PRT0_DM2
#define LRCK2__DR CYREG_PRT0_DR
#define LRCK2__INP_DIS CYREG_PRT0_INP_DIS
#define LRCK2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LRCK2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LRCK2__LCD_EN CYREG_PRT0_LCD_EN
#define LRCK2__MASK 0x04u
#define LRCK2__PORT 0u
#define LRCK2__PRT CYREG_PRT0_PRT
#define LRCK2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LRCK2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LRCK2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LRCK2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LRCK2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LRCK2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LRCK2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LRCK2__PS CYREG_PRT0_PS
#define LRCK2__SHIFT 2
#define LRCK2__SLW CYREG_PRT0_SLW

/* P_DMA */
#define P_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define P_DMA__DRQ_NUMBER 0u
#define P_DMA__NUMBEROF_TDS 0u
#define P_DMA__PRIORITY 0u
#define P_DMA__TERMIN_EN 0u
#define P_DMA__TERMIN_SEL 0u
#define P_DMA__TERMOUT0_EN 0u
#define P_DMA__TERMOUT0_SEL 0u
#define P_DMA__TERMOUT1_EN 0u
#define P_DMA__TERMOUT1_SEL 0u

/* USBFS_arb_int */
#define USBFS_arb_int__ES2_PATCH 0u
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBFS_arb_int__INTC_MASK 0x40u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_INTC_PRIOR22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBFS_arb_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Cu)

/* USBFS_bus_reset */
#define USBFS_bus_reset__ES2_PATCH 0u
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBFS_bus_reset__INTC_MASK 0x80u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_INTC_PRIOR23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBFS_bus_reset__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Eu)

/* USBFS_Dm */
#define USBFS_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU15_SNAP

/* USBFS_dp_int */
#define USBFS_dp_int__ES2_PATCH 0u
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define USBFS_dp_int__INTC_MASK 0x10u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_INTC_PRIOR12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define USBFS_dp_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x18u)

/* USBFS_ep_0 */
#define USBFS_ep_0__ES2_PATCH 0u
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define USBFS_ep_0__INTC_MASK 0x01u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_INTC_PRIOR24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define USBFS_ep_0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x30u)

/* USBFS_ep_2 */
#define USBFS_ep_2__ES2_PATCH 0u
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBFS_ep_2__INTC_MASK 0x02u
#define USBFS_ep_2__INTC_NUMBER 1u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBFS_ep_2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* USBFS_ep_3 */
#define USBFS_ep_3__ES2_PATCH 0u
#define USBFS_ep_3__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBFS_ep_3__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBFS_ep_3__INTC_MASK 0x04u
#define USBFS_ep_3__INTC_NUMBER 2u
#define USBFS_ep_3__INTC_PRIOR_NUM 7u
#define USBFS_ep_3__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define USBFS_ep_3__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBFS_ep_3__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBFS_ep_3__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* USBFS_EP_DMA_Done_isr */
#define USBFS_EP_DMA_Done_isr__ES2_PATCH 0u
#define USBFS_EP_DMA_Done_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBFS_EP_DMA_Done_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBFS_EP_DMA_Done_isr__INTC_MASK 0x01u
#define USBFS_EP_DMA_Done_isr__INTC_NUMBER 0u
#define USBFS_EP_DMA_Done_isr__INTC_PRIOR_NUM 7u
#define USBFS_EP_DMA_Done_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define USBFS_EP_DMA_Done_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBFS_EP_DMA_Done_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBFS_EP_DMA_Done_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* USBFS_EP17_DMA_Done_SR */
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__0__MASK 0x01u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__0__POS 0
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__1__MASK 0x02u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__1__POS 1
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__2__MASK 0x04u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__2__POS 2
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__3__MASK 0x08u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__3__POS 3
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__4__MASK 0x10u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__4__POS 4
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__5__MASK 0x20u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__5__POS 5
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__6__MASK 0x40u
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__6__POS 6
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK 0x7Fu
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB12_MSK
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define USBFS_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB12_ST

/* USBFS_ep2 */
#define USBFS_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep2__DRQ_NUMBER 1u
#define USBFS_ep2__NUMBEROF_TDS 0u
#define USBFS_ep2__PRIORITY 2u
#define USBFS_ep2__TERMIN_EN 1u
#define USBFS_ep2__TERMIN_SEL 0u
#define USBFS_ep2__TERMOUT0_EN 1u
#define USBFS_ep2__TERMOUT0_SEL 1u
#define USBFS_ep2__TERMOUT1_EN 0u
#define USBFS_ep2__TERMOUT1_SEL 0u

/* USBFS_ep3 */
#define USBFS_ep3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep3__DRQ_NUMBER 2u
#define USBFS_ep3__NUMBEROF_TDS 0u
#define USBFS_ep3__PRIORITY 2u
#define USBFS_ep3__TERMIN_EN 1u
#define USBFS_ep3__TERMIN_SEL 0u
#define USBFS_ep3__TERMOUT0_EN 1u
#define USBFS_ep3__TERMOUT0_SEL 2u
#define USBFS_ep3__TERMOUT1_EN 0u
#define USBFS_ep3__TERMOUT1_SEL 0u

/* USBFS_EP8_DMA_Done_SR */
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__0__MASK 0x01u
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__0__POS 0
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__1__MASK 0x02u
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__1__POS 1
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK 0x03u
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define USBFS_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* USBFS_sof_int */
#define USBFS_sof_int__ES2_PATCH 0u
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBFS_sof_int__INTC_MASK 0x20u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_INTC_PRIOR21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBFS_sof_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Au)

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBFS_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBFS_USB__USBIO_CR2 CYREG_USB_USBIO_CR2

/* USBFS_VBUS */
#define USBFS_VBUS__0__INTTYPE CYREG_PICU1_INTTYPE7
#define USBFS_VBUS__0__MASK 0x80u
#define USBFS_VBUS__0__PC CYREG_PRT1_PC7
#define USBFS_VBUS__0__PORT 1u
#define USBFS_VBUS__0__SHIFT 7
#define USBFS_VBUS__AG CYREG_PRT1_AG
#define USBFS_VBUS__AMUX CYREG_PRT1_AMUX
#define USBFS_VBUS__BIE CYREG_PRT1_BIE
#define USBFS_VBUS__BIT_MASK CYREG_PRT1_BIT_MASK
#define USBFS_VBUS__BYP CYREG_PRT1_BYP
#define USBFS_VBUS__CTL CYREG_PRT1_CTL
#define USBFS_VBUS__DM0 CYREG_PRT1_DM0
#define USBFS_VBUS__DM1 CYREG_PRT1_DM1
#define USBFS_VBUS__DM2 CYREG_PRT1_DM2
#define USBFS_VBUS__DR CYREG_PRT1_DR
#define USBFS_VBUS__INP_DIS CYREG_PRT1_INP_DIS
#define USBFS_VBUS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define USBFS_VBUS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define USBFS_VBUS__LCD_EN CYREG_PRT1_LCD_EN
#define USBFS_VBUS__MASK 0x80u
#define USBFS_VBUS__PORT 1u
#define USBFS_VBUS__PRT CYREG_PRT1_PRT
#define USBFS_VBUS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define USBFS_VBUS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define USBFS_VBUS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define USBFS_VBUS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define USBFS_VBUS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define USBFS_VBUS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define USBFS_VBUS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define USBFS_VBUS__PS CYREG_PRT1_PS
#define USBFS_VBUS__SHIFT 7
#define USBFS_VBUS__SLW CYREG_PRT1_SLW

/* Status */
#define Status_sts_sts_reg__0__MASK 0x01u
#define Status_sts_sts_reg__0__POS 0
#define Status_sts_sts_reg__1__MASK 0x02u
#define Status_sts_sts_reg__1__POS 1
#define Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Status_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Status_sts_sts_reg__2__MASK 0x04u
#define Status_sts_sts_reg__2__POS 2
#define Status_sts_sts_reg__3__MASK 0x08u
#define Status_sts_sts_reg__3__POS 3
#define Status_sts_sts_reg__4__MASK 0x10u
#define Status_sts_sts_reg__4__POS 4
#define Status_sts_sts_reg__MASK 0x1Fu
#define Status_sts_sts_reg__MASK_REG CYREG_B0_UDB10_MSK
#define Status_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Status_sts_sts_reg__STATUS_REG CYREG_B0_UDB10_ST

/* Control */
#define Control_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Sync_ctrl_reg__0__POS 0
#define Control_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Sync_ctrl_reg__1__POS 1
#define Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Control_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Sync_ctrl_reg__2__POS 2
#define Control_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Sync_ctrl_reg__3__POS 3
#define Control_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Sync_ctrl_reg__4__POS 4
#define Control_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Sync_ctrl_reg__5__POS 5
#define Control_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Sync_ctrl_reg__6__POS 6
#define Control_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Sync_ctrl_reg__7__POS 7
#define Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Control_Sync_ctrl_reg__MASK 0xFFu
#define Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* SyncSOF */
#define SyncSOF_BUFFER__0__MASK 0x01u
#define SyncSOF_BUFFER__0__POS 0
#define SyncSOF_BUFFER__1__MASK 0x02u
#define SyncSOF_BUFFER__1__POS 1
#define SyncSOF_BUFFER__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SyncSOF_BUFFER__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SyncSOF_BUFFER__MASK 0x03u
#define SyncSOF_BUFFER__MASK_REG CYREG_B1_UDB05_MSK
#define SyncSOF_BUFFER__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SyncSOF_BUFFER__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SyncSOF_BUFFER__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SyncSOF_BUFFER__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SyncSOF_BUFFER__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SyncSOF_BUFFER__STATUS_REG CYREG_B1_UDB05_ST
#define SyncSOF_Counter0__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SyncSOF_Counter0__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SyncSOF_Counter0__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SyncSOF_Counter0__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SyncSOF_Counter0__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SyncSOF_Counter0__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SyncSOF_Counter0__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SyncSOF_Counter0__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SyncSOF_Counter0__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SyncSOF_Counter0__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SyncSOF_Counter0__CONTROL_REG CYREG_B1_UDB07_CTL
#define SyncSOF_Counter0__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SyncSOF_Counter0__COUNT_REG CYREG_B1_UDB07_CTL
#define SyncSOF_Counter0__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SyncSOF_Counter0__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SyncSOF_Counter0__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SyncSOF_Counter0__PERIOD_REG CYREG_B1_UDB07_MSK
#define SyncSOF_Counter1__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SyncSOF_Counter1__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SyncSOF_Counter1__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SyncSOF_Counter1__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SyncSOF_Counter1__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SyncSOF_Counter1__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SyncSOF_Counter1__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SyncSOF_Counter1__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SyncSOF_Counter1__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SyncSOF_Counter1__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SyncSOF_Counter1__CONTROL_REG CYREG_B1_UDB06_CTL
#define SyncSOF_Counter1__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SyncSOF_Counter1__COUNT_REG CYREG_B1_UDB06_CTL
#define SyncSOF_Counter1__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SyncSOF_Counter1__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SyncSOF_Counter1__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SyncSOF_Counter1__PERIOD_REG CYREG_B1_UDB06_MSK
#define SyncSOF_Counter2__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SyncSOF_Counter2__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SyncSOF_Counter2__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SyncSOF_Counter2__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SyncSOF_Counter2__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SyncSOF_Counter2__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SyncSOF_Counter2__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SyncSOF_Counter2__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SyncSOF_Counter2__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SyncSOF_Counter2__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SyncSOF_Counter2__CONTROL_REG CYREG_B1_UDB05_CTL
#define SyncSOF_Counter2__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SyncSOF_Counter2__COUNT_REG CYREG_B1_UDB05_CTL
#define SyncSOF_Counter2__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SyncSOF_Counter2__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SyncSOF_Counter2__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SyncSOF_Counter2__PERIOD_REG CYREG_B1_UDB05_MSK
#define SyncSOF_FRAME_POS_HI__0__MASK 0x01u
#define SyncSOF_FRAME_POS_HI__0__POS 0
#define SyncSOF_FRAME_POS_HI__1__MASK 0x02u
#define SyncSOF_FRAME_POS_HI__1__POS 1
#define SyncSOF_FRAME_POS_HI__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SyncSOF_FRAME_POS_HI__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SyncSOF_FRAME_POS_HI__2__MASK 0x04u
#define SyncSOF_FRAME_POS_HI__2__POS 2
#define SyncSOF_FRAME_POS_HI__3__MASK 0x08u
#define SyncSOF_FRAME_POS_HI__3__POS 3
#define SyncSOF_FRAME_POS_HI__4__MASK 0x10u
#define SyncSOF_FRAME_POS_HI__4__POS 4
#define SyncSOF_FRAME_POS_HI__5__MASK 0x20u
#define SyncSOF_FRAME_POS_HI__5__POS 5
#define SyncSOF_FRAME_POS_HI__6__MASK 0x40u
#define SyncSOF_FRAME_POS_HI__6__POS 6
#define SyncSOF_FRAME_POS_HI__7__MASK 0x80u
#define SyncSOF_FRAME_POS_HI__7__POS 7
#define SyncSOF_FRAME_POS_HI__MASK 0xFFu
#define SyncSOF_FRAME_POS_HI__MASK_REG CYREG_B1_UDB06_MSK
#define SyncSOF_FRAME_POS_HI__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SyncSOF_FRAME_POS_HI__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SyncSOF_FRAME_POS_HI__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SyncSOF_FRAME_POS_HI__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SyncSOF_FRAME_POS_HI__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SyncSOF_FRAME_POS_HI__STATUS_REG CYREG_B1_UDB06_ST
#define SyncSOF_FRAME_POS_LO__0__MASK 0x01u
#define SyncSOF_FRAME_POS_LO__0__POS 0
#define SyncSOF_FRAME_POS_LO__1__MASK 0x02u
#define SyncSOF_FRAME_POS_LO__1__POS 1
#define SyncSOF_FRAME_POS_LO__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SyncSOF_FRAME_POS_LO__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SyncSOF_FRAME_POS_LO__2__MASK 0x04u
#define SyncSOF_FRAME_POS_LO__2__POS 2
#define SyncSOF_FRAME_POS_LO__3__MASK 0x08u
#define SyncSOF_FRAME_POS_LO__3__POS 3
#define SyncSOF_FRAME_POS_LO__4__MASK 0x10u
#define SyncSOF_FRAME_POS_LO__4__POS 4
#define SyncSOF_FRAME_POS_LO__5__MASK 0x20u
#define SyncSOF_FRAME_POS_LO__5__POS 5
#define SyncSOF_FRAME_POS_LO__6__MASK 0x40u
#define SyncSOF_FRAME_POS_LO__6__POS 6
#define SyncSOF_FRAME_POS_LO__7__MASK 0x80u
#define SyncSOF_FRAME_POS_LO__7__POS 7
#define SyncSOF_FRAME_POS_LO__MASK 0xFFu
#define SyncSOF_FRAME_POS_LO__MASK_REG CYREG_B1_UDB04_MSK
#define SyncSOF_FRAME_POS_LO__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SyncSOF_FRAME_POS_LO__STATUS_REG CYREG_B1_UDB04_ST

/* BEAT_CLK */
#define BEAT_CLK__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define BEAT_CLK__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define BEAT_CLK__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define BEAT_CLK__CFG2_SRC_SEL_MASK 0x07u
#define BEAT_CLK__INDEX 0x05u
#define BEAT_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BEAT_CLK__PM_ACT_MSK 0x20u
#define BEAT_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BEAT_CLK__PM_STBY_MSK 0x20u

/* CW_Clock */
#define CW_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define CW_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define CW_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define CW_Clock__CFG2_SRC_SEL_MASK 0x07u
#define CW_Clock__INDEX 0x04u
#define CW_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CW_Clock__PM_ACT_MSK 0x10u
#define CW_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CW_Clock__PM_STBY_MSK 0x10u

/* FRAC_CLK */
#define FRAC_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define FRAC_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define FRAC_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define FRAC_CLK__CFG2_SRC_SEL_MASK 0x07u
#define FRAC_CLK__INDEX 0x00u
#define FRAC_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define FRAC_CLK__PM_ACT_MSK 0x01u
#define FRAC_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define FRAC_CLK__PM_STBY_MSK 0x01u

/* CW_Control */
#define CW_Control_Sync_ctrl_reg__0__MASK 0x01u
#define CW_Control_Sync_ctrl_reg__0__POS 0
#define CW_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define CW_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define CW_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define CW_Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define CW_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define CW_Control_Sync_ctrl_reg__MASK 0x01u
#define CW_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CW_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define CW_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* RxI2S_Buff */
#define RxI2S_Buff__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define RxI2S_Buff__DRQ_NUMBER 3u
#define RxI2S_Buff__NUMBEROF_TDS 0u
#define RxI2S_Buff__PRIORITY 1u
#define RxI2S_Buff__TERMIN_EN 0u
#define RxI2S_Buff__TERMIN_SEL 0u
#define RxI2S_Buff__TERMOUT0_EN 0u
#define RxI2S_Buff__TERMOUT0_SEL 0u
#define RxI2S_Buff__TERMOUT1_EN 0u
#define RxI2S_Buff__TERMOUT1_SEL 0u

/* TxI2S_Buff */
#define TxI2S_Buff__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define TxI2S_Buff__DRQ_NUMBER 5u
#define TxI2S_Buff__NUMBEROF_TDS 0u
#define TxI2S_Buff__PRIORITY 1u
#define TxI2S_Buff__TERMIN_EN 0u
#define TxI2S_Buff__TERMIN_SEL 0u
#define TxI2S_Buff__TERMOUT0_EN 1u
#define TxI2S_Buff__TERMOUT0_SEL 5u
#define TxI2S_Buff__TERMOUT1_EN 0u
#define TxI2S_Buff__TERMOUT1_SEL 0u

/* TxI2S_Zero */
#define TxI2S_Zero__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define TxI2S_Zero__DRQ_NUMBER 7u
#define TxI2S_Zero__NUMBEROF_TDS 0u
#define TxI2S_Zero__PRIORITY 1u
#define TxI2S_Zero__TERMIN_EN 0u
#define TxI2S_Zero__TERMIN_SEL 0u
#define TxI2S_Zero__TERMOUT0_EN 0u
#define TxI2S_Zero__TERMOUT0_SEL 0u
#define TxI2S_Zero__TERMOUT1_EN 0u
#define TxI2S_Zero__TERMOUT1_SEL 0u

/* RxI2S_Stage */
#define RxI2S_Stage__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define RxI2S_Stage__DRQ_NUMBER 4u
#define RxI2S_Stage__NUMBEROF_TDS 0u
#define RxI2S_Stage__PRIORITY 1u
#define RxI2S_Stage__TERMIN_EN 0u
#define RxI2S_Stage__TERMIN_SEL 0u
#define RxI2S_Stage__TERMOUT0_EN 1u
#define RxI2S_Stage__TERMOUT0_SEL 4u
#define RxI2S_Stage__TERMOUT1_EN 0u
#define RxI2S_Stage__TERMOUT1_SEL 0u

/* TxI2S_Stage */
#define TxI2S_Stage__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define TxI2S_Stage__DRQ_NUMBER 6u
#define TxI2S_Stage__NUMBEROF_TDS 0u
#define TxI2S_Stage__PRIORITY 1u
#define TxI2S_Stage__TERMIN_EN 0u
#define TxI2S_Stage__TERMIN_SEL 0u
#define TxI2S_Stage__TERMOUT0_EN 1u
#define TxI2S_Stage__TERMOUT0_SEL 6u
#define TxI2S_Stage__TERMOUT1_EN 0u
#define TxI2S_Stage__TERMOUT1_SEL 0u

/* CW_Hold_Timer_TimerHW */
#define CW_Hold_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define CW_Hold_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define CW_Hold_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define CW_Hold_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define CW_Hold_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define CW_Hold_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CW_Hold_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CW_Hold_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define CW_Hold_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define CW_Hold_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CW_Hold_Timer_TimerHW__PM_ACT_MSK 0x01u
#define CW_Hold_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CW_Hold_Timer_TimerHW__PM_STBY_MSK 0x01u
#define CW_Hold_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define CW_Hold_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define CW_Hold_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Debounce_Clock */
#define Debounce_Clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Debounce_Clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Debounce_Clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Debounce_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Debounce_Clock__INDEX 0x06u
#define Debounce_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Debounce_Clock__PM_ACT_MSK 0x40u
#define Debounce_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Debounce_Clock__PM_STBY_MSK 0x40u

/* Iambic_Clock_1 */
#define Iambic_Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Iambic_Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Iambic_Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Iambic_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Iambic_Clock_1__INDEX 0x02u
#define Iambic_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Iambic_Clock_1__PM_ACT_MSK 0x04u
#define Iambic_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Iambic_Clock_1__PM_STBY_MSK 0x04u

/* Iambic_Counter_CounterUDB */
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB14_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB14_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB14_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB14_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB14_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB14_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB15_A0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB15_A1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB15_D0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB15_D1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB15_F0
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB15_F1
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Iambic_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define Iambic_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* Iambic_Clock_Main */
#define Iambic_Clock_Main__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Iambic_Clock_Main__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Iambic_Clock_Main__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Iambic_Clock_Main__CFG2_SRC_SEL_MASK 0x07u
#define Iambic_Clock_Main__INDEX 0x03u
#define Iambic_Clock_Main__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Iambic_Clock_Main__PM_ACT_MSK 0x08u
#define Iambic_Clock_Main__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Iambic_Clock_Main__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 36923076U
#define BCLK__BUS_CLK__KHZ 36923U
#define BCLK__BUS_CLK__MHZ 36U
#define CY_PROJECT_NAME "peaberry"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E093069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x000000FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
