m255
K3
z0
!s11e MIXED_VERSIONS
13
cModel Technology
dC:\Users\lippe\Downloads\PD2 prova 1
Ebregistradores
Z0 w1764587339
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 144
Z5 dC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline
Z6 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd
Z7 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd
l0
L6 1
V[gf1iIOIGO_;e;SW65P593
!s100 7m3^lC^f7]`I`lbiBRef21
Z8 OV;C;2020.1;71
33
Z9 !s110 1765378317
!i10b 1
Z10 !s108 1765378317.000000
Z11 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd|
Z12 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/bregistradores.vhd|
!i113 1
Z13 o-work work -2008 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
R3
R4
DEx4 work 14 bregistradores 0 22 [gf1iIOIGO_;e;SW65P593
!i122 144
l28
L20 26
V>dU6:XMUmV;[TVMCAQ:RQ0
!s100 [85fJS8GDW>k?Q;U:XJ_02
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Econtrole
Z15 w1765374728
R1
R2
R3
R4
!i122 145
R5
Z16 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd
Z17 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd
l0
L6 1
VkIS0;]WUQ96@MT]97ioX92
!s100 d=RlCl0=^4h[;Pf4@IS7O3
R8
33
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd|
Z19 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/controle.vhd|
!i113 1
R13
R14
Abehavior
R1
R2
R3
R4
DEx4 work 8 controle 0 22 kIS0;]WUQ96@MT]97ioX92
!i122 145
l22
L21 173
VnAmX:zQYN3:dk_:HYVY:j3
!s100 o:H==159LiZYJL931XkWY2
R8
33
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Ememoria
Z20 w1765192201
R1
R2
R3
R4
!i122 146
R5
Z21 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd
Z22 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd
l0
L6 1
VLf5Dhk2Wfm7Jz09R54UAa1
!s100 [4^G;mgYEX]JzCN7ThGA72
R8
33
R9
!i10b 1
R10
Z23 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd|
Z24 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/memoria.vhd|
!i113 1
R13
R14
Abehavior
R1
R2
R3
R4
DEx4 work 7 memoria 0 22 Lf5Dhk2Wfm7Jz09R54UAa1
!i122 146
l24
L17 27
Va`8KmgE?QUID?kk9YLi352
!s100 ]hI:MhnK2zJ:zVBcW8B`91
R8
33
R9
!i10b 1
R10
R23
R24
!i113 1
R13
R14
Eprocessador_pipe
Z25 w1765378306
R1
R2
R3
R4
!i122 147
R5
Z26 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd
Z27 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd
l0
L6 1
Vj9[kIBllPhMHcDHK1_[gG3
!s100 NBTc5>cAJE>_HnDn5Fa=k1
R8
33
R9
!i10b 1
R10
Z28 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd|
Z29 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/processador_pipe.vhd|
!i113 1
R13
R14
Abehavior
R1
R2
R3
R4
DEx4 work 16 processador_pipe 0 22 j9[kIBllPhMHcDHK1_[gG3
!i122 147
l149
L13 372
VPIm^S`?]G:5<]DmZl50:<3
!s100 7WDV1bMWUS`6fOI3>n0i[0
R8
33
R9
!i10b 1
R10
R28
R29
!i113 1
R13
R14
Etb
R0
R1
R2
R3
R4
!i122 148
R5
Z30 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd
Z31 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd
l0
L6 1
VG0A8ZBCYnQ]Nl@f_Kfo8L3
!s100 fL5i@EBUm]lHBfoH<5SY>3
R8
33
Z32 !s110 1765378318
!i10b 1
R10
Z33 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd|
Z34 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/tb.vhd|
!i113 1
R13
R14
Abehavior
R1
R2
R3
R4
DEx4 work 2 tb 0 22 G0A8ZBCYnQ]Nl@f_Kfo8L3
!i122 148
l25
L9 38
V2zQVDSEVPh6X0U5QZm83B2
!s100 beW6kEHWl1zNPj_do67Gf1
R8
33
R32
!i10b 1
R10
R33
R34
!i113 1
R13
R14
Eula
R20
R1
R2
R3
R4
!i122 149
R5
Z35 8C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd
Z36 FC:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd
l0
L7 1
VY?OJAdE`E`]oiNI_@ofZ?2
!s100 Ia_dVVjFTgOOEFPS9AiiO3
R8
33
R32
!i10b 1
Z37 !s108 1765378318.000000
Z38 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd|
Z39 !s107 C:/Users/Filipe/Documents/GitHub/VHDL_Reduced_Processor_Pipeline/ula.vhd|
!i113 1
R13
R14
Abehavior
R1
R2
R3
R4
Z40 DEx4 work 3 ula 0 22 Y?OJAdE`E`]oiNI_@ofZ?2
!i122 149
l24
Z41 L19 19
Z42 VkmfmSn1G3;fO<NWjVNPf:1
Z43 !s100 jIGabjL5blQVLHA@n?1MY1
R8
33
R32
!i10b 1
R37
R38
R39
!i113 1
R13
R14
