#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 24 07:39:47 2021
# Process ID: 135438
# Current directory: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1
# Command line: vivado -log top_level_50.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_50.tcl
# Log file: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1/top_level_50.vds
# Journal file: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level_50.tcl -notrace
Command: synth_design -top top_level_50 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 135526
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.906 ; gain = 26.805 ; free physical = 169 ; free virtual = 8640
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_50' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/top_level_50.vhd:20]
INFO: [Synth 8-3491] module 'data_path_2' declared at '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/data_path_2.vhd:27' bound to instance 'data_path_1' of component 'data_path_2' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/top_level_50.vhd:44]
INFO: [Synth 8-638] synthesizing module 'data_path_2' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/data_path_2.vhd:37]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1/.Xil/Vivado-135438-josem/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'block_ram1' of component 'blk_mem_gen_0' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/data_path_2.vhd:58]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1/.Xil/Vivado-135438-josem/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'data_path_2' (1#1) [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/data_path_2.vhd:37]
INFO: [Synth 8-3491] module 'fsm_lab4' declared at '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/fsm_lab4.vhd:16' bound to instance 'fsm_lab4_1' of component 'fsm_lab4' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/top_level_50.vhd:48]
INFO: [Synth 8-638] synthesizing module 'fsm_lab4' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/fsm_lab4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fsm_lab4' (2#1) [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/fsm_lab4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_level_50' (3#1) [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/sources_1/new/top_level_50.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2497.812 ; gain = 70.711 ; free physical = 1005 ; free virtual = 9427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2512.656 ; gain = 85.555 ; free physical = 998 ; free virtual = 9426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2512.656 ; gain = 85.555 ; free physical = 998 ; free virtual = 9426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.656 ; gain = 0.000 ; free physical = 991 ; free virtual = 9419
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_path_1/block_ram1'
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'data_path_1/block_ram1'
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.469 ; gain = 0.000 ; free physical = 923 ; free virtual = 9357
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.469 ; gain = 0.000 ; free physical = 923 ; free virtual = 9357
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 800 ; free virtual = 9413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 800 ; free virtual = 9413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for data_path_1/block_ram1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 803 ; free virtual = 9416
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'fsm_lab4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                      s0 |                              010 |                               01
                      s1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'fsm_lab4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 790 ; free virtual = 9406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 769 ; free virtual = 9393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 663 ; free virtual = 9288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 663 ; free virtual = 9288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 662 ; free virtual = 9288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \data_path_1/block_ram1  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 687 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 686 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 686 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 686 ; free virtual = 9313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 686 ; free virtual = 9313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 686 ; free virtual = 9313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |     7|
|4     |LUT1               |     1|
|5     |LUT2               |    20|
|6     |LUT3               |     3|
|7     |LUT4               |     9|
|8     |LUT5               |     9|
|9     |LUT6               |     3|
|10    |FDRE               |    29|
|11    |IBUF               |     2|
|12    |OBUF               |     8|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 685 ; free virtual = 9313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2666.469 ; gain = 85.555 ; free physical = 737 ; free virtual = 9364
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2666.469 ; gain = 239.367 ; free physical = 737 ; free virtual = 9365
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.469 ; gain = 0.000 ; free physical = 821 ; free virtual = 9449
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.469 ; gain = 0.000 ; free physical = 764 ; free virtual = 9392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2666.469 ; gain = 239.469 ; free physical = 907 ; free virtual = 9535
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment4-group-7/lab4/lab4.runs/synth_1/top_level_50.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_50_utilization_synth.rpt -pb top_level_50_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 24 07:40:38 2021...
