

================================================================
== Vitis HLS Report for 'Transposed_Folded_FIR_HLS'
================================================================
* Date:           Sun Nov 16 16:13:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_Folded_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 3 [1/1] (0.07ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:12]   --->   Operation 3 'read' 'input_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (3.39ns)   --->   "%p_0 = call i16 @FIR_filter, i16 %input_r_read, i32 %p_ZL11H_accu_FIR1_0, i32 %p_ZL11H_accu_FIR1_1, i32 %p_ZL11H_accu_FIR1_2, i32 %p_ZL11H_accu_FIR1_3, i32 %p_ZL11H_accu_FIR1_4, i32 %p_ZL11H_accu_FIR1_5, i32 %p_ZL11H_accu_FIR1_6, i32 %p_ZL11H_accu_FIR1_7, i32 %p_ZL11H_accu_FIR1_8, i32 %p_ZL11H_accu_FIR1_9, i32 %p_ZL11H_accu_FIR1_10, i32 %p_ZL11H_accu_FIR1_11, i32 %p_ZL11H_accu_FIR1_12, i32 %p_ZL11H_accu_FIR1_13, i32 %p_ZL11H_accu_FIR1_14, i32 %p_ZL11H_accu_FIR1_15, i32 %p_ZL11H_accu_FIR1_16, i32 %p_ZL11H_accu_FIR1_17, i32 %p_ZL11H_accu_FIR1_18, i32 %p_ZL11H_accu_FIR1_19, i32 %p_ZL11H_accu_FIR1_20, i32 %p_ZL11H_accu_FIR1_21, i32 %p_ZL11H_accu_FIR1_22, i32 %p_ZL11H_accu_FIR1_23, i32 %p_ZL11H_accu_FIR1_24, i32 %p_ZL11H_accu_FIR1_25, i32 %p_ZL11H_accu_FIR1_26, i32 %p_ZL11H_accu_FIR1_27, i32 %p_ZL11H_accu_FIR1_28, i32 %p_ZL11H_accu_FIR1_29, i32 %p_ZL11H_accu_FIR1_30, i32 %p_ZL11H_accu_FIR1_31, i32 %p_ZL11H_accu_FIR1_32, i32 %p_ZL11H_accu_FIR1_33, i32 %p_ZL11H_accu_FIR1_34, i32 %p_ZL11H_accu_FIR1_35, i32 %p_ZL11H_accu_FIR1_36, i32 %p_ZL11H_accu_FIR1_37, i32 %p_ZL11H_accu_FIR1_38, i32 %p_ZL11H_accu_FIR1_39, i32 %p_ZL11H_accu_FIR1_40, i32 %p_ZL11H_accu_FIR1_41, i32 %p_ZL11H_accu_FIR1_42, i32 %p_ZL11H_accu_FIR1_43, i32 %p_ZL11H_accu_FIR1_44, i32 %p_ZL11H_accu_FIR1_45, i32 %p_ZL11H_accu_FIR1_46, i32 %p_ZL11H_accu_FIR1_47, i32 %p_ZL11H_accu_FIR1_48, i32 %p_ZL11H_accu_FIR1_49, i32 %p_ZL11H_accu_FIR1_50, i32 %p_ZL11H_accu_FIR1_51, i32 %p_ZL11H_accu_FIR1_52, i32 %p_ZL11H_accu_FIR1_53, i32 %p_ZL11H_accu_FIR1_54, i32 %p_ZL11H_accu_FIR1_55, i32 %p_ZL11H_accu_FIR1_56, i32 %p_ZL11H_accu_FIR1_57, i32 %p_ZL11H_accu_FIR1_58, i32 %p_ZL11H_accu_FIR1_59, i32 %p_ZL11H_accu_FIR1_60, i32 %p_ZL11H_accu_FIR1_61, i32 %p_ZL11H_accu_FIR1_62, i32 %p_ZL11H_accu_FIR1_63, i32 %p_ZL11H_accu_FIR1_64, i32 %p_ZL11H_accu_FIR1_65, i32 %p_ZL11H_accu_FIR1_66, i32 %p_ZL11H_accu_FIR1_67, i32 %p_ZL11H_accu_FIR1_68, i32 %p_ZL11H_accu_FIR1_69, i32 %p_ZL11H_accu_FIR1_70, i32 %p_ZL11H_accu_FIR1_71, i32 %p_ZL11H_accu_FIR1_72, i32 %p_ZL11H_accu_FIR1_73, i32 %p_ZL11H_accu_FIR1_74, i32 %p_ZL11H_accu_FIR1_75, i32 %p_ZL11H_accu_FIR1_76, i32 %p_ZL11H_accu_FIR1_77, i32 %p_ZL11H_accu_FIR1_78, i32 %p_ZL11H_accu_FIR1_79, i32 %p_ZL11H_accu_FIR1_80, i32 %p_ZL11H_accu_FIR1_81, i32 %p_ZL11H_accu_FIR1_82, i32 %p_ZL11H_accu_FIR1_83, i32 %p_ZL11H_accu_FIR1_84, i32 %p_ZL11H_accu_FIR1_85, i32 %p_ZL11H_accu_FIR1_86, i32 %p_ZL11H_accu_FIR1_87, i32 %p_ZL11H_accu_FIR1_88, i32 %p_ZL11H_accu_FIR1_89, i32 %p_ZL11H_accu_FIR1_90, i32 %p_ZL11H_accu_FIR1_91, i32 %p_ZL11H_accu_FIR1_92, i32 %p_ZL11H_accu_FIR1_93, i32 %p_ZL11H_accu_FIR1_94, i32 %p_ZL11H_accu_FIR1_95, i32 %p_ZL11H_accu_FIR1_96, i32 %p_ZL11H_accu_FIR1_97, i32 %p_ZL11H_accu_FIR1_98, i32 %p_ZL11H_accu_FIR1_99, i32 %p_ZL11H_accu_FIR1_100, i32 %p_ZL11H_accu_FIR1_101, i32 %p_ZL11H_accu_FIR1_102, i32 %p_ZL11H_accu_FIR1_103, i32 %p_ZL11H_accu_FIR1_104, i32 %p_ZL11H_accu_FIR1_105, i32 %p_ZL11H_accu_FIR1_106, i32 %p_ZL11H_accu_FIR1_107, i32 %p_ZL11H_accu_FIR1_108, i32 %p_ZL11H_accu_FIR1_109, i32 %p_ZL11H_accu_FIR1_110, i32 %p_ZL11H_accu_FIR1_111, i32 %p_ZL11H_accu_FIR1_112, i32 %p_ZL11H_accu_FIR1_113, i32 %p_ZL11H_accu_FIR1_114, i32 %p_ZL11H_accu_FIR1_115, i32 %p_ZL11H_accu_FIR1_116, i32 %p_ZL11H_accu_FIR1_117, i32 %p_ZL11H_accu_FIR1_118, i32 %p_ZL11H_accu_FIR1_119, i32 %p_ZL11H_accu_FIR1_120, i32 %p_ZL11H_accu_FIR1_121, i32 %p_ZL11H_accu_FIR1_122, i32 %p_ZL11H_accu_FIR1_123, i32 %p_ZL11H_accu_FIR1_124, i32 %p_ZL11H_accu_FIR1_125, i32 %p_ZL11H_accu_FIR1_126, i32 %p_ZL11H_accu_FIR1_127, i32 %p_ZL11H_accu_FIR1_128, i32 %p_ZL11H_accu_FIR1_129, i32 %p_ZL11H_accu_FIR1_130, i32 %p_ZL11H_accu_FIR1_131, i32 %p_ZL11H_accu_FIR1_132, i32 %p_ZL11H_accu_FIR1_133, i32 %p_ZL11H_accu_FIR1_134, i32 %p_ZL11H_accu_FIR1_135, i32 %p_ZL11H_accu_FIR1_136, i32 %p_ZL11H_accu_FIR1_137, i32 %p_ZL11H_accu_FIR1_138, i32 %p_ZL11H_accu_FIR1_139, i32 %p_ZL11H_accu_FIR1_140, i32 %p_ZL11H_accu_FIR1_141, i32 %p_ZL11H_accu_FIR1_142, i32 %p_ZL11H_accu_FIR1_143, i32 %p_ZL11H_accu_FIR1_144, i32 %p_ZL11H_accu_FIR1_145, i32 %p_ZL11H_accu_FIR1_146, i32 %p_ZL11H_accu_FIR1_147, i32 %p_ZL11H_accu_FIR1_148, i32 %p_ZL11H_accu_FIR1_149, i32 %p_ZL11H_accu_FIR1_150, i32 %p_ZL11H_accu_FIR1_151, i32 %p_ZL11H_accu_FIR1_152, i32 %p_ZL11H_accu_FIR1_153, i32 %p_ZL11H_accu_FIR1_154, i32 %p_ZL11H_accu_FIR1_155, i32 %p_ZL11H_accu_FIR1_156, i32 %p_ZL11H_accu_FIR1_157, i32 %p_ZL11H_accu_FIR1_158, i32 %p_ZL11H_accu_FIR1_159, i32 %p_ZL11H_accu_FIR1_160, i32 %p_ZL11H_accu_FIR1_161, i32 %p_ZL11H_accu_FIR1_162, i32 %p_ZL11H_accu_FIR1_163, i32 %p_ZL11H_accu_FIR1_164, i32 %p_ZL11H_accu_FIR1_165, i32 %p_ZL11H_accu_FIR1_166, i32 %p_ZL11H_accu_FIR1_167, i32 %p_ZL11H_accu_FIR1_168, i32 %p_ZL11H_accu_FIR1_169, i32 %p_ZL11H_accu_FIR1_170, i32 %p_ZL11H_accu_FIR1_171, i32 %p_ZL11H_accu_FIR1_172, i32 %p_ZL11H_accu_FIR1_173, i32 %p_ZL11H_accu_FIR1_174, i32 %p_ZL11H_accu_FIR1_175, i32 %p_ZL11H_accu_FIR1_176, i32 %p_ZL11H_accu_FIR1_177, i32 %p_ZL11H_accu_FIR1_178, i32 %p_ZL11H_accu_FIR1_179, i32 %p_ZL11H_accu_FIR1_180, i32 %p_ZL11H_accu_FIR1_181, i32 %p_ZL11H_accu_FIR1_182, i32 %p_ZL11H_accu_FIR1_183, i32 %p_ZL11H_accu_FIR1_184, i32 %p_ZL11H_accu_FIR1_185, i32 %p_ZL11H_accu_FIR1_186, i32 %p_ZL11H_accu_FIR1_187, i32 %p_ZL11H_accu_FIR1_188, i32 %p_ZL11H_accu_FIR1_189, i32 %p_ZL11H_accu_FIR1_190, i32 %p_ZL11H_accu_FIR1_191, i32 %p_ZL11H_accu_FIR1_192, i32 %p_ZL11H_accu_FIR1_193, i32 %p_ZL11H_accu_FIR1_194, i32 %p_ZL11H_accu_FIR1_195, i32 %p_ZL11H_accu_FIR1_196, i32 %p_ZL11H_accu_FIR1_197, i32 %p_ZL11H_accu_FIR1_198, i32 %p_ZL11H_accu_FIR1_199, i32 %p_ZL11H_accu_FIR1_200, i32 %p_ZL11H_accu_FIR1_201, i32 %p_ZL11H_accu_FIR1_202, i32 %p_ZL11H_accu_FIR1_203, i32 %p_ZL11H_accu_FIR1_204, i32 %p_ZL11H_accu_FIR1_205, i32 %p_ZL11H_accu_FIR1_206, i32 %p_ZL11H_accu_FIR1_207, i32 %p_ZL11H_accu_FIR1_208, i32 %p_ZL11H_accu_FIR1_209, i32 %p_ZL11H_accu_FIR1_210, i32 %p_ZL11H_accu_FIR1_211, i32 %p_ZL11H_accu_FIR1_212, i32 %p_ZL11H_accu_FIR1_213, i32 %p_ZL11H_accu_FIR1_214, i32 %p_ZL11H_accu_FIR1_215, i32 %p_ZL11H_accu_FIR1_216, i32 %p_ZL11H_accu_FIR1_217, i32 %p_ZL11H_accu_FIR1_218, i32 %p_ZL11H_accu_FIR1_219, i32 %p_ZL11H_accu_FIR1_220, i32 %p_ZL11H_accu_FIR1_221, i32 %p_ZL11H_accu_FIR1_222, i32 %p_ZL11H_accu_FIR1_223, i32 %p_ZL11H_accu_FIR1_224, i32 %p_ZL11H_accu_FIR1_225, i32 %p_ZL11H_accu_FIR1_226, i32 %p_ZL11H_accu_FIR1_227, i32 %p_ZL11H_accu_FIR1_228, i32 %p_ZL11H_accu_FIR1_229, i32 %p_ZL11H_accu_FIR1_230, i32 %p_ZL11H_accu_FIR1_231, i32 %p_ZL11H_accu_FIR1_232, i32 %p_ZL11H_accu_FIR1_233, i32 %p_ZL11H_accu_FIR1_234, i32 %p_ZL11H_accu_FIR1_235, i32 %p_ZL11H_accu_FIR1_236, i32 %p_ZL11H_accu_FIR1_237, i32 %p_ZL11H_accu_FIR1_238, i32 %p_ZL11H_accu_FIR1_239, i32 %p_ZL11H_accu_FIR1_240, i32 %p_ZL11H_accu_FIR1_241, i32 %p_ZL11H_accu_FIR1_242, i32 %p_ZL11H_accu_FIR1_243, i32 %p_ZL11H_accu_FIR1_244, i32 %p_ZL11H_accu_FIR1_245, i32 %p_ZL11H_accu_FIR1_246, i32 %p_ZL11H_accu_FIR1_247, i32 %p_ZL11H_accu_FIR1_248, i32 %p_ZL11H_accu_FIR1_249, i32 %p_ZL11H_accu_FIR1_250, i32 %p_ZL11H_accu_FIR1_251, i32 %p_ZL11H_accu_FIR1_252, i32 %p_ZL11H_accu_FIR1_253, i32 %p_ZL11H_accu_FIR1_254, i32 %p_ZL11H_accu_FIR1_255, i32 %p_ZL11H_accu_FIR1_256, i32 %p_ZL11H_accu_FIR1_257, i32 %p_ZL11H_accu_FIR1_258, i32 %p_ZL11H_accu_FIR1_259, i32 %p_ZL11H_accu_FIR1_260, i32 %p_ZL11H_accu_FIR1_261, i32 %p_ZL11H_accu_FIR1_262, i32 %p_ZL11H_accu_FIR1_263, i32 %p_ZL11H_accu_FIR1_264, i32 %p_ZL11H_accu_FIR1_265, i32 %p_ZL11H_accu_FIR1_266, i32 %p_ZL11H_accu_FIR1_267, i32 %p_ZL11H_accu_FIR1_268, i32 %p_ZL11H_accu_FIR1_269, i32 %p_ZL11H_accu_FIR1_270, i32 %p_ZL11H_accu_FIR1_271, i32 %p_ZL11H_accu_FIR1_272, i32 %p_ZL11H_accu_FIR1_273, i32 %p_ZL11H_accu_FIR1_274, i32 %p_ZL11H_accu_FIR1_275, i32 %p_ZL11H_accu_FIR1_276, i32 %p_ZL11H_accu_FIR1_277, i32 %p_ZL11H_accu_FIR1_278, i32 %p_ZL11H_accu_FIR1_279, i32 %p_ZL11H_accu_FIR1_280, i32 %p_ZL11H_accu_FIR1_281, i32 %p_ZL11H_accu_FIR1_282, i32 %p_ZL11H_accu_FIR1_283, i32 %p_ZL11H_accu_FIR1_284, i32 %p_ZL11H_accu_FIR1_285, i32 %p_ZL11H_accu_FIR1_286, i32 %p_ZL11H_accu_FIR1_287, i32 %p_ZL11H_accu_FIR1_288, i32 %p_ZL11H_accu_FIR1_289, i32 %p_ZL11H_accu_FIR1_290, i32 %p_ZL11H_accu_FIR1_291, i32 %p_ZL11H_accu_FIR1_292, i32 %p_ZL11H_accu_FIR1_293, i32 %p_ZL11H_accu_FIR1_294, i32 %p_ZL11H_accu_FIR1_295, i32 %p_ZL11H_accu_FIR1_296, i32 %p_ZL11H_accu_FIR1_297, i32 %p_ZL11H_accu_FIR1_298, i32 %p_ZL11H_accu_FIR1_299, i32 %p_ZL11H_accu_FIR1_300, i32 %p_ZL11H_accu_FIR1_301, i32 %p_ZL11H_accu_FIR1_302, i32 %p_ZL11H_accu_FIR1_303, i32 %p_ZL11H_accu_FIR1_304, i32 %p_ZL11H_accu_FIR1_305, i32 %p_ZL11H_accu_FIR1_306, i32 %p_ZL11H_accu_FIR1_307, i32 %p_ZL11H_accu_FIR1_308, i32 %p_ZL11H_accu_FIR1_309, i32 %p_ZL11H_accu_FIR1_310, i32 %p_ZL11H_accu_FIR1_311, i32 %p_ZL11H_accu_FIR1_312, i32 %p_ZL11H_accu_FIR1_313, i32 %p_ZL11H_accu_FIR1_314, i32 %p_ZL11H_accu_FIR1_315, i32 %p_ZL11H_accu_FIR1_316, i32 %p_ZL11H_accu_FIR1_317, i32 %p_ZL11H_accu_FIR1_318, i32 %p_ZL11H_accu_FIR1_319, i32 %p_ZL11H_accu_FIR1_320, i32 %p_ZL11H_accu_FIR1_321, i32 %p_ZL11H_accu_FIR1_322, i32 %p_ZL11H_accu_FIR1_323, i32 %p_ZL11H_accu_FIR1_324, i32 %p_ZL11H_accu_FIR1_325, i32 %p_ZL11H_accu_FIR1_326, i32 %p_ZL11H_accu_FIR1_327, i32 %p_ZL11H_accu_FIR1_328, i32 %p_ZL11H_accu_FIR1_329, i32 %p_ZL11H_accu_FIR1_330, i32 %p_ZL11H_accu_FIR1_331, i32 %p_ZL11H_accu_FIR1_332, i32 %p_ZL11H_accu_FIR1_333, i32 %p_ZL11H_accu_FIR1_334, i32 %p_ZL11H_accu_FIR1_335, i32 %p_ZL11H_accu_FIR1_336, i32 %p_ZL11H_accu_FIR1_337, i32 %p_ZL11H_accu_FIR1_338, i32 %p_ZL11H_accu_FIR1_339, i32 %p_ZL11H_accu_FIR1_340, i32 %p_ZL11H_accu_FIR1_341, i32 %p_ZL11H_accu_FIR1_342, i32 %p_ZL11H_accu_FIR1_343, i32 %p_ZL11H_accu_FIR1_344, i32 %p_ZL11H_accu_FIR1_345, i32 %p_ZL11H_accu_FIR1_346, i32 %p_ZL11H_accu_FIR1_347, i32 %p_ZL11H_accu_FIR1_348, i32 %p_ZL11H_accu_FIR1_349, i32 %p_ZL11H_accu_FIR1_350, i32 %p_ZL11H_accu_FIR1_351, i32 %p_ZL11H_accu_FIR1_352, i32 %p_ZL11H_accu_FIR1_353, i32 %p_ZL11H_accu_FIR1_354, i32 %p_ZL11H_accu_FIR1_355, i32 %p_ZL11H_accu_FIR1_356, i32 %p_ZL11H_accu_FIR1_357, i32 %p_ZL11H_accu_FIR1_358, i32 %p_ZL11H_accu_FIR1_359, i32 %p_ZL11H_accu_FIR1_360, i32 %p_ZL11H_accu_FIR1_361, i32 %p_ZL11H_accu_FIR1_362, i32 %p_ZL11H_accu_FIR1_363, i32 %p_ZL11H_accu_FIR1_364, i32 %p_ZL11H_accu_FIR1_365, i32 %p_ZL11H_accu_FIR1_366, i32 %p_ZL11H_accu_FIR1_367, i32 %p_ZL11H_accu_FIR1_368, i32 %p_ZL11H_accu_FIR1_369, i32 %p_ZL11H_accu_FIR1_370, i32 %p_ZL11H_accu_FIR1_371, i32 %p_ZL11H_accu_FIR1_372, i32 %p_ZL11H_accu_FIR1_373, i32 %p_ZL11H_accu_FIR1_374, i32 %p_ZL11H_accu_FIR1_375, i32 %p_ZL11H_accu_FIR1_376, i32 %p_ZL11H_accu_FIR1_377, i32 %p_ZL11H_accu_FIR1_378, i32 %p_ZL11H_accu_FIR1_379, i31 %p_ZL11H_accu_FIR1_380, i30 %p_ZL11H_accu_FIR1_381, i29 %p_ZL11H_accu_FIR1_382, i28 %p_ZL11H_accu_FIR1_383, i28 %p_ZL11H_accu_FIR1_384, i27 %p_ZL11H_accu_FIR1_385, i27 %p_ZL11H_accu_FIR1_386, i26 %p_ZL11H_accu_FIR1_387, i26 %p_ZL11H_accu_FIR1_388, i25 %p_ZL11H_accu_FIR1_389, i26 %p_ZL11H_accu_FIR1_390" [FIR_HLS.cpp:12]   --->   Operation 4 'call' 'p_0' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 5 [2/2] (0.45ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:12]   --->   Operation 5 'write' 'write_ln12' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 0.45>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [FIR_HLS.cpp:6]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:6]   --->   Operation 7 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.45ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:12]   --->   Operation 12 'write' 'write_ln12' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [FIR_HLS.cpp:13]   --->   Operation 13 'ret' 'ret_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.928ns
The critical path consists of the following:
	axis read operation ('input_r_read', FIR_HLS.cpp:12) on port 'input_r' (FIR_HLS.cpp:12) [400]  (0.079 ns)
	'call' operation 16 bit ('p_0', FIR_HLS.cpp:12) to 'FIR_filter' [401]  (3.396 ns)
	axis write operation ('write_ln12', FIR_HLS.cpp:12) on port 'output_r' (FIR_HLS.cpp:12) [402]  (0.453 ns)

 <State 2>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln12', FIR_HLS.cpp:12) on port 'output_r' (FIR_HLS.cpp:12) [402]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
