Warning (10268): Verilog HDL information at wys_1780_5.v(80): always construct contains both blocking and non-blocking assignments File: E:/Quartusexperiment/wys_1780_5.v Line: 80
