{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484503232640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484503232642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 18:00:32 2017 " "Processing started: Sun Jan 15 18:00:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484503232642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484503232642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484503232643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484503232900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233478 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 20 10 " "Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_3_gate-rtl " "Found design unit 8: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_gate-rtl " "Found design unit 9: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_gate-rtl " "Found design unit 10: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_3_gate " "Found entity 8: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_gate " "Found entity 9: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_gate " "Found entity 10: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233485 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_comparator-rtl " "Found design unit 1: address_comparator-rtl" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233495 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_comparator " "Found entity 1: address_comparator" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_output_mux-behavior " "Found design unit 1: register_output_mux-behavior" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233499 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_output_mux " "Found entity 1: register_output_mux" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit_split-rtl " "Found design unit 1: register_12_bit_split-rtl" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233504 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit_split " "Found entity 1: register_12_bit_split" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit-rtl " "Found design unit 1: register_12_bit-rtl" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233508 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit " "Found entity 1: register_12_bit" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_subsystem-rtl " "Found design unit 1: control_subsystem-rtl" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233513 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_subsystem " "Found entity 1: control_subsystem" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233515 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503233515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503233515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484503233634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_data_bus_out top_level.vhd(6) " "VHDL Signal Declaration warning at top_level.vhd(6): used implicit default value for signal \"mem_data_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_bus top_level.vhd(132) " "VHDL Signal Declaration warning at top_level.vhd(132): used implicit default value for signal \"top_bus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MA_register_output top_level.vhd(134) " "Verilog HDL or VHDL warning at top_level.vhd(134): object \"MA_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MD_register_output top_level.vhd(135) " "Verilog HDL or VHDL warning at top_level.vhd(135): object \"MD_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_register_output top_level.vhd(136) " "Verilog HDL or VHDL warning at top_level.vhd(136): object \"PC_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AC_register_output top_level.vhd(138) " "Verilog HDL or VHDL warning at top_level.vhd(138): object \"AC_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LINK_register_output top_level.vhd(139) " "Verilog HDL or VHDL warning at top_level.vhd(139): object \"LINK_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_link_output top_level.vhd(141) " "VHDL Signal Declaration warning at top_level.vhd(141): used implicit default value for signal \"ALU_link_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk top_level.vhd(143) " "VHDL Signal Declaration warning at top_level.vhd(143): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_LOAD_HI top_level.vhd(164) " "VHDL Signal Declaration warning at top_level.vhd(164): used implicit default value for signal \"PC_LOAD_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_LOAD_LO top_level.vhd(165) " "VHDL Signal Declaration warning at top_level.vhd(165): used implicit default value for signal \"PC_LOAD_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233638 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_CLR_HI top_level.vhd(166) " "VHDL Signal Declaration warning at top_level.vhd(166): used implicit default value for signal \"PC_CLR_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_CLR_LO top_level.vhd(167) " "VHDL Signal Declaration warning at top_level.vhd(167): used implicit default value for signal \"PC_CLR_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_LOAD_HI top_level.vhd(168) " "VHDL Signal Declaration warning at top_level.vhd(168): used implicit default value for signal \"MA_LOAD_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_LOAD_LO top_level.vhd(169) " "VHDL Signal Declaration warning at top_level.vhd(169): used implicit default value for signal \"MA_LOAD_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_CLR_HI top_level.vhd(171) " "VHDL Signal Declaration warning at top_level.vhd(171): used implicit default value for signal \"MA_CLR_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_CLR_LO top_level.vhd(172) " "VHDL Signal Declaration warning at top_level.vhd(172): used implicit default value for signal \"MA_CLR_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MD_CLR top_level.vhd(175) " "VHDL Signal Declaration warning at top_level.vhd(175): used implicit default value for signal \"MD_CLR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MD_LOAD top_level.vhd(176) " "VHDL Signal Declaration warning at top_level.vhd(176): used implicit default value for signal \"MD_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AC_LOAD top_level.vhd(178) " "VHDL Signal Declaration warning at top_level.vhd(178): used implicit default value for signal \"AC_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LINK_LOAD top_level.vhd(179) " "VHDL Signal Declaration warning at top_level.vhd(179): used implicit default value for signal \"LINK_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503233639 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit_split register_12_bit_split:MA_register " "Elaborating entity \"register_12_bit_split\" for hierarchy \"register_12_bit_split:MA_register\"" {  } { { "top_level.vhd" "MA_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503233644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit_split.vhd(32) " "Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233645 "|top_level|register_12_bit_split:MA_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503233646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503233664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503233674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit register_12_bit:MD_register " "Elaborating entity \"register_12_bit\" for hierarchy \"register_12_bit:MD_register\"" {  } { { "top_level.vhd" "MD_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503233787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit.vhd(29) " "Verilog HDL or VHDL warning at register_12_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503233789 "|top_level|register_12_bit:MD_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit register_1_bit:LINK_register " "Elaborating entity \"register_1_bit\" for hierarchy \"register_1_bit:LINK_register\"" {  } { { "top_level.vhd" "LINK_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503234077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503234078 "|top_level|register_1_bit:LINK_register"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[0\] GND " "Pin \"mem_data_bus_out\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[1\] GND " "Pin \"mem_data_bus_out\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[2\] GND " "Pin \"mem_data_bus_out\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[3\] GND " "Pin \"mem_data_bus_out\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[4\] GND " "Pin \"mem_data_bus_out\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[5\] GND " "Pin \"mem_data_bus_out\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[6\] GND " "Pin \"mem_data_bus_out\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[7\] GND " "Pin \"mem_data_bus_out\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[8\] GND " "Pin \"mem_data_bus_out\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[9\] GND " "Pin \"mem_data_bus_out\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[10\] GND " "Pin \"mem_data_bus_out\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_data_bus_out\[11\] GND " "Pin \"mem_data_bus_out\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484503234485 "|top_level|mem_data_bus_out[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484503234485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484503234857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234857 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[0\] " "No output dependent on input pin \"mem_data_bus_in\[0\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[1\] " "No output dependent on input pin \"mem_data_bus_in\[1\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[2\] " "No output dependent on input pin \"mem_data_bus_in\[2\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[3\] " "No output dependent on input pin \"mem_data_bus_in\[3\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[4\] " "No output dependent on input pin \"mem_data_bus_in\[4\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[5\] " "No output dependent on input pin \"mem_data_bus_in\[5\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[6\] " "No output dependent on input pin \"mem_data_bus_in\[6\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[7\] " "No output dependent on input pin \"mem_data_bus_in\[7\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[8\] " "No output dependent on input pin \"mem_data_bus_in\[8\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[9\] " "No output dependent on input pin \"mem_data_bus_in\[9\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[10\] " "No output dependent on input pin \"mem_data_bus_in\[10\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_data_bus_in\[11\] " "No output dependent on input pin \"mem_data_bus_in\[11\]\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_data_bus_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_addr_bus_in " "No output dependent on input pin \"mem_addr_bus_in\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|mem_addr_bus_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "not_reset " "No output dependent on input pin \"not_reset\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|not_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|clk_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START " "No output dependent on input pin \"START\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP " "No output dependent on input pin \"STEP\"" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484503234940 "|top_level|STEP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484503234940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484503234941 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484503234941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484503234941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484503234954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 18:00:34 2017 " "Processing ended: Sun Jan 15 18:00:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484503234954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484503234954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484503234954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484503234954 ""}
