#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x188fda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x188ff30 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x18a08d0 .functor NOT 1, L_0x18ce3a0, C4<0>, C4<0>, C4<0>;
L_0x18ce130 .functor XOR 25, L_0x18cdff0, L_0x18ce090, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18ce290 .functor XOR 25, L_0x18ce130, L_0x18ce1f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x18c7b60_0 .net *"_ivl_10", 24 0, L_0x18ce1f0;  1 drivers
v0x18c7c60_0 .net *"_ivl_12", 24 0, L_0x18ce290;  1 drivers
v0x18c7d40_0 .net *"_ivl_2", 24 0, L_0x18cdf50;  1 drivers
v0x18c7e00_0 .net *"_ivl_4", 24 0, L_0x18cdff0;  1 drivers
v0x18c7ee0_0 .net *"_ivl_6", 24 0, L_0x18ce090;  1 drivers
v0x18c8010_0 .net *"_ivl_8", 24 0, L_0x18ce130;  1 drivers
v0x18c80f0_0 .net "a", 0 0, v0x18c3d50_0;  1 drivers
v0x18c8190_0 .net "b", 0 0, v0x18c3e10_0;  1 drivers
v0x18c8230_0 .net "c", 0 0, v0x18c3eb0_0;  1 drivers
v0x18c82d0_0 .var "clk", 0 0;
v0x18c8370_0 .net "d", 0 0, v0x18c3ff0_0;  1 drivers
v0x18c8410_0 .net "e", 0 0, v0x18c40e0_0;  1 drivers
v0x18c84b0_0 .net "out_dut", 24 0, L_0x18ca810;  1 drivers
v0x18c8550_0 .net "out_ref", 24 0, L_0x18a0fb0;  1 drivers
v0x18c85f0_0 .var/2u "stats1", 159 0;
v0x18c86b0_0 .var/2u "strobe", 0 0;
v0x18c8770_0 .net "tb_match", 0 0, L_0x18ce3a0;  1 drivers
v0x18c8830_0 .net "tb_mismatch", 0 0, L_0x18a08d0;  1 drivers
L_0x18cdf50 .concat [ 25 0 0 0], L_0x18a0fb0;
L_0x18cdff0 .concat [ 25 0 0 0], L_0x18a0fb0;
L_0x18ce090 .concat [ 25 0 0 0], L_0x18ca810;
L_0x18ce1f0 .concat [ 25 0 0 0], L_0x18a0fb0;
L_0x18ce3a0 .cmp/eeq 25, L_0x18cdf50, L_0x18ce290;
S_0x18900c0 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x188ff30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1890840 .functor NOT 25, L_0x18c9370, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18a0fb0 .functor XOR 25, L_0x1890840, L_0x18c94c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x189d640_0 .net *"_ivl_0", 4 0, L_0x18c8910;  1 drivers
v0x189df40_0 .net *"_ivl_10", 24 0, L_0x18c9370;  1 drivers
v0x189e840_0 .net *"_ivl_12", 24 0, L_0x1890840;  1 drivers
v0x18c30a0_0 .net *"_ivl_14", 24 0, L_0x18c94c0;  1 drivers
v0x18c3180_0 .net *"_ivl_2", 4 0, L_0x18c8ac0;  1 drivers
v0x18c32b0_0 .net *"_ivl_4", 4 0, L_0x18c8ce0;  1 drivers
v0x18c3390_0 .net *"_ivl_6", 4 0, L_0x18c8f00;  1 drivers
v0x18c3470_0 .net *"_ivl_8", 4 0, L_0x18c9150;  1 drivers
v0x18c3550_0 .net "a", 0 0, v0x18c3d50_0;  alias, 1 drivers
v0x18c3610_0 .net "b", 0 0, v0x18c3e10_0;  alias, 1 drivers
v0x18c36d0_0 .net "c", 0 0, v0x18c3eb0_0;  alias, 1 drivers
v0x18c3790_0 .net "d", 0 0, v0x18c3ff0_0;  alias, 1 drivers
v0x18c3850_0 .net "e", 0 0, v0x18c40e0_0;  alias, 1 drivers
v0x18c3910_0 .net "out", 24 0, L_0x18a0fb0;  alias, 1 drivers
LS_0x18c8910_0_0 .concat [ 1 1 1 1], v0x18c3d50_0, v0x18c3d50_0, v0x18c3d50_0, v0x18c3d50_0;
LS_0x18c8910_0_4 .concat [ 1 0 0 0], v0x18c3d50_0;
L_0x18c8910 .concat [ 4 1 0 0], LS_0x18c8910_0_0, LS_0x18c8910_0_4;
LS_0x18c8ac0_0_0 .concat [ 1 1 1 1], v0x18c3e10_0, v0x18c3e10_0, v0x18c3e10_0, v0x18c3e10_0;
LS_0x18c8ac0_0_4 .concat [ 1 0 0 0], v0x18c3e10_0;
L_0x18c8ac0 .concat [ 4 1 0 0], LS_0x18c8ac0_0_0, LS_0x18c8ac0_0_4;
LS_0x18c8ce0_0_0 .concat [ 1 1 1 1], v0x18c3eb0_0, v0x18c3eb0_0, v0x18c3eb0_0, v0x18c3eb0_0;
LS_0x18c8ce0_0_4 .concat [ 1 0 0 0], v0x18c3eb0_0;
L_0x18c8ce0 .concat [ 4 1 0 0], LS_0x18c8ce0_0_0, LS_0x18c8ce0_0_4;
LS_0x18c8f00_0_0 .concat [ 1 1 1 1], v0x18c3ff0_0, v0x18c3ff0_0, v0x18c3ff0_0, v0x18c3ff0_0;
LS_0x18c8f00_0_4 .concat [ 1 0 0 0], v0x18c3ff0_0;
L_0x18c8f00 .concat [ 4 1 0 0], LS_0x18c8f00_0_0, LS_0x18c8f00_0_4;
LS_0x18c9150_0_0 .concat [ 1 1 1 1], v0x18c40e0_0, v0x18c40e0_0, v0x18c40e0_0, v0x18c40e0_0;
LS_0x18c9150_0_4 .concat [ 1 0 0 0], v0x18c40e0_0;
L_0x18c9150 .concat [ 4 1 0 0], LS_0x18c9150_0_0, LS_0x18c9150_0_4;
LS_0x18c9370_0_0 .concat [ 5 5 5 5], L_0x18c9150, L_0x18c8f00, L_0x18c8ce0, L_0x18c8ac0;
LS_0x18c9370_0_4 .concat [ 5 0 0 0], L_0x18c8910;
L_0x18c9370 .concat [ 20 5 0 0], LS_0x18c9370_0_0, LS_0x18c9370_0_4;
LS_0x18c94c0_0_0 .concat [ 1 1 1 1], v0x18c40e0_0, v0x18c3ff0_0, v0x18c3eb0_0, v0x18c3e10_0;
LS_0x18c94c0_0_4 .concat [ 1 1 1 1], v0x18c3d50_0, v0x18c40e0_0, v0x18c3ff0_0, v0x18c3eb0_0;
LS_0x18c94c0_0_8 .concat [ 1 1 1 1], v0x18c3e10_0, v0x18c3d50_0, v0x18c40e0_0, v0x18c3ff0_0;
LS_0x18c94c0_0_12 .concat [ 1 1 1 1], v0x18c3eb0_0, v0x18c3e10_0, v0x18c3d50_0, v0x18c40e0_0;
LS_0x18c94c0_0_16 .concat [ 1 1 1 1], v0x18c3ff0_0, v0x18c3eb0_0, v0x18c3e10_0, v0x18c3d50_0;
LS_0x18c94c0_0_20 .concat [ 1 1 1 1], v0x18c40e0_0, v0x18c3ff0_0, v0x18c3eb0_0, v0x18c3e10_0;
LS_0x18c94c0_0_24 .concat [ 1 0 0 0], v0x18c3d50_0;
LS_0x18c94c0_1_0 .concat [ 4 4 4 4], LS_0x18c94c0_0_0, LS_0x18c94c0_0_4, LS_0x18c94c0_0_8, LS_0x18c94c0_0_12;
LS_0x18c94c0_1_4 .concat [ 4 4 1 0], LS_0x18c94c0_0_16, LS_0x18c94c0_0_20, LS_0x18c94c0_0_24;
L_0x18c94c0 .concat [ 16 9 0 0], LS_0x18c94c0_1_0, LS_0x18c94c0_1_4;
S_0x18c3ab0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x188ff30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x18c3d50_0 .var "a", 0 0;
v0x18c3e10_0 .var "b", 0 0;
v0x18c3eb0_0 .var "c", 0 0;
v0x18c3f50_0 .net "clk", 0 0, v0x18c82d0_0;  1 drivers
v0x18c3ff0_0 .var "d", 0 0;
v0x18c40e0_0 .var "e", 0 0;
E_0x188cd20/0 .event negedge, v0x18c3f50_0;
E_0x188cd20/1 .event posedge, v0x18c3f50_0;
E_0x188cd20 .event/or E_0x188cd20/0, E_0x188cd20/1;
S_0x18c41a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x188ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x18c9730 .functor NOT 1, v0x18c3d50_0, C4<0>, C4<0>, C4<0>;
L_0x18c97a0 .functor XOR 1, L_0x18c9730, v0x18c3d50_0, C4<0>, C4<0>;
L_0x18c9860 .functor NOT 1, v0x18c3d50_0, C4<0>, C4<0>, C4<0>;
L_0x18c9ae0 .functor XOR 1, L_0x18c9860, v0x18c3e10_0, C4<0>, C4<0>;
L_0x18c9ba0 .functor NOT 1, v0x18c3d50_0, C4<0>, C4<0>, C4<0>;
L_0x18c9c10 .functor XOR 1, L_0x18c9ba0, v0x18c3eb0_0, C4<0>, C4<0>;
L_0x18c9d10 .functor NOT 1, v0x18c3d50_0, C4<0>, C4<0>, C4<0>;
L_0x18c9d80 .functor XOR 1, L_0x18c9d10, v0x18c3ff0_0, C4<0>, C4<0>;
L_0x18c9e90 .functor NOT 1, v0x18c3d50_0, C4<0>, C4<0>, C4<0>;
L_0x18c9f00 .functor XOR 1, L_0x18c9e90, v0x18c40e0_0, C4<0>, C4<0>;
L_0x18ca020 .functor NOT 1, v0x18c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x18ca090 .functor XOR 1, L_0x18ca020, v0x18c3d50_0, C4<0>, C4<0>;
L_0x18ca170 .functor NOT 1, v0x18c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x18ca3f0 .functor XOR 1, L_0x18ca170, v0x18c3e10_0, C4<0>, C4<0>;
L_0x18ca100 .functor NOT 1, v0x18c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x18ca530 .functor XOR 1, L_0x18ca100, v0x18c3eb0_0, C4<0>, C4<0>;
L_0x18ca6b0 .functor NOT 1, v0x18c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x18ca720 .functor XOR 1, L_0x18ca6b0, v0x18c3ff0_0, C4<0>, C4<0>;
L_0x18ca8b0 .functor NOT 1, v0x18c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x18ca920 .functor XOR 1, L_0x18ca8b0, v0x18c40e0_0, C4<0>, C4<0>;
L_0x18caac0 .functor NOT 1, v0x18c3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x18cad40 .functor XOR 1, L_0x18caac0, v0x18c3d50_0, C4<0>, C4<0>;
L_0x18caef0 .functor NOT 1, v0x18c3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x18caf60 .functor XOR 1, L_0x18caef0, v0x18c3e10_0, C4<0>, C4<0>;
L_0x18cb120 .functor NOT 1, v0x18c3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x18cb190 .functor XOR 1, L_0x18cb120, v0x18c3eb0_0, C4<0>, C4<0>;
L_0x18cb360 .functor NOT 1, v0x18c3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x18cb3d0 .functor XOR 1, L_0x18cb360, v0x18c3ff0_0, C4<0>, C4<0>;
L_0x18cb7c0 .functor NOT 1, v0x18c3eb0_0, C4<0>, C4<0>, C4<0>;
L_0x18cb830 .functor XOR 1, L_0x18cb7c0, v0x18c40e0_0, C4<0>, C4<0>;
L_0x18cbc30 .functor NOT 1, v0x18c3ff0_0, C4<0>, C4<0>, C4<0>;
L_0x18cbca0 .functor XOR 1, L_0x18cbc30, v0x18c3d50_0, C4<0>, C4<0>;
L_0x18cbea0 .functor NOT 1, v0x18c3ff0_0, C4<0>, C4<0>, C4<0>;
L_0x18cbf10 .functor XOR 1, L_0x18cbea0, v0x18c3e10_0, C4<0>, C4<0>;
L_0x18cc120 .functor NOT 1, v0x18c3ff0_0, C4<0>, C4<0>, C4<0>;
L_0x18cc190 .functor XOR 1, L_0x18cc120, v0x18c3eb0_0, C4<0>, C4<0>;
L_0x18cc3b0 .functor NOT 1, v0x18c3ff0_0, C4<0>, C4<0>, C4<0>;
L_0x18cc420 .functor XOR 1, L_0x18cc3b0, v0x18c3ff0_0, C4<0>, C4<0>;
L_0x18cc650 .functor NOT 1, v0x18c3ff0_0, C4<0>, C4<0>, C4<0>;
L_0x18cc6c0 .functor XOR 1, L_0x18cc650, v0x18c40e0_0, C4<0>, C4<0>;
L_0x18cc900 .functor NOT 1, v0x18c40e0_0, C4<0>, C4<0>, C4<0>;
L_0x18cc970 .functor XOR 1, L_0x18cc900, v0x18c3d50_0, C4<0>, C4<0>;
L_0x18ccbc0 .functor NOT 1, v0x18c40e0_0, C4<0>, C4<0>, C4<0>;
L_0x18ccc30 .functor XOR 1, L_0x18ccbc0, v0x18c3e10_0, C4<0>, C4<0>;
L_0x18cce90 .functor NOT 1, v0x18c40e0_0, C4<0>, C4<0>, C4<0>;
L_0x18ccf00 .functor XOR 1, L_0x18cce90, v0x18c3eb0_0, C4<0>, C4<0>;
L_0x18cd170 .functor NOT 1, v0x18c40e0_0, C4<0>, C4<0>, C4<0>;
L_0x18cd1e0 .functor XOR 1, L_0x18cd170, v0x18c3ff0_0, C4<0>, C4<0>;
L_0x18cdc30 .functor NOT 1, v0x18c40e0_0, C4<0>, C4<0>, C4<0>;
L_0x18cdca0 .functor XOR 1, L_0x18cdc30, v0x18c40e0_0, C4<0>, C4<0>;
v0x18c4480_0 .net *"_ivl_10", 0 0, L_0x18c9ae0;  1 drivers
v0x18c4560_0 .net *"_ivl_100", 0 0, L_0x18cbf10;  1 drivers
v0x18c4640_0 .net *"_ivl_104", 0 0, L_0x18cc120;  1 drivers
v0x18c4730_0 .net *"_ivl_106", 0 0, L_0x18cc190;  1 drivers
v0x18c4810_0 .net *"_ivl_110", 0 0, L_0x18cc3b0;  1 drivers
v0x18c4940_0 .net *"_ivl_112", 0 0, L_0x18cc420;  1 drivers
v0x18c4a20_0 .net *"_ivl_116", 0 0, L_0x18cc650;  1 drivers
v0x18c4b00_0 .net *"_ivl_118", 0 0, L_0x18cc6c0;  1 drivers
v0x18c4be0_0 .net *"_ivl_122", 0 0, L_0x18cc900;  1 drivers
v0x18c4d50_0 .net *"_ivl_124", 0 0, L_0x18cc970;  1 drivers
v0x18c4e30_0 .net *"_ivl_128", 0 0, L_0x18ccbc0;  1 drivers
v0x18c4f10_0 .net *"_ivl_130", 0 0, L_0x18ccc30;  1 drivers
v0x18c4ff0_0 .net *"_ivl_134", 0 0, L_0x18cce90;  1 drivers
v0x18c50d0_0 .net *"_ivl_136", 0 0, L_0x18ccf00;  1 drivers
v0x18c51b0_0 .net *"_ivl_14", 0 0, L_0x18c9ba0;  1 drivers
v0x18c5290_0 .net *"_ivl_140", 0 0, L_0x18cd170;  1 drivers
v0x18c5370_0 .net *"_ivl_142", 0 0, L_0x18cd1e0;  1 drivers
v0x18c5450_0 .net *"_ivl_147", 0 0, L_0x18cdc30;  1 drivers
v0x18c5530_0 .net *"_ivl_149", 0 0, L_0x18cdca0;  1 drivers
v0x18c5610_0 .net *"_ivl_16", 0 0, L_0x18c9c10;  1 drivers
v0x18c56f0_0 .net *"_ivl_2", 0 0, L_0x18c9730;  1 drivers
v0x18c57d0_0 .net *"_ivl_20", 0 0, L_0x18c9d10;  1 drivers
v0x18c58b0_0 .net *"_ivl_22", 0 0, L_0x18c9d80;  1 drivers
v0x18c5990_0 .net *"_ivl_26", 0 0, L_0x18c9e90;  1 drivers
v0x18c5a70_0 .net *"_ivl_28", 0 0, L_0x18c9f00;  1 drivers
v0x18c5b50_0 .net *"_ivl_32", 0 0, L_0x18ca020;  1 drivers
v0x18c5c30_0 .net *"_ivl_34", 0 0, L_0x18ca090;  1 drivers
v0x18c5d10_0 .net *"_ivl_38", 0 0, L_0x18ca170;  1 drivers
v0x18c5df0_0 .net *"_ivl_4", 0 0, L_0x18c97a0;  1 drivers
v0x18c5ed0_0 .net *"_ivl_40", 0 0, L_0x18ca3f0;  1 drivers
v0x18c5fb0_0 .net *"_ivl_44", 0 0, L_0x18ca100;  1 drivers
v0x18c6090_0 .net *"_ivl_46", 0 0, L_0x18ca530;  1 drivers
v0x18c6170_0 .net *"_ivl_50", 0 0, L_0x18ca6b0;  1 drivers
v0x18c6460_0 .net *"_ivl_52", 0 0, L_0x18ca720;  1 drivers
v0x18c6540_0 .net *"_ivl_56", 0 0, L_0x18ca8b0;  1 drivers
v0x18c6620_0 .net *"_ivl_58", 0 0, L_0x18ca920;  1 drivers
v0x18c6700_0 .net *"_ivl_62", 0 0, L_0x18caac0;  1 drivers
v0x18c67e0_0 .net *"_ivl_64", 0 0, L_0x18cad40;  1 drivers
v0x18c68c0_0 .net *"_ivl_68", 0 0, L_0x18caef0;  1 drivers
v0x18c69a0_0 .net *"_ivl_70", 0 0, L_0x18caf60;  1 drivers
v0x18c6a80_0 .net *"_ivl_74", 0 0, L_0x18cb120;  1 drivers
v0x18c6b60_0 .net *"_ivl_76", 0 0, L_0x18cb190;  1 drivers
v0x18c6c40_0 .net *"_ivl_8", 0 0, L_0x18c9860;  1 drivers
v0x18c6d20_0 .net *"_ivl_80", 0 0, L_0x18cb360;  1 drivers
v0x18c6e00_0 .net *"_ivl_82", 0 0, L_0x18cb3d0;  1 drivers
v0x18c6ee0_0 .net *"_ivl_86", 0 0, L_0x18cb7c0;  1 drivers
v0x18c6fc0_0 .net *"_ivl_88", 0 0, L_0x18cb830;  1 drivers
v0x18c70a0_0 .net *"_ivl_92", 0 0, L_0x18cbc30;  1 drivers
v0x18c7180_0 .net *"_ivl_94", 0 0, L_0x18cbca0;  1 drivers
v0x18c7260_0 .net *"_ivl_98", 0 0, L_0x18cbea0;  1 drivers
v0x18c7340_0 .net "a", 0 0, v0x18c3d50_0;  alias, 1 drivers
v0x18c73e0_0 .net "b", 0 0, v0x18c3e10_0;  alias, 1 drivers
v0x18c74d0_0 .net "c", 0 0, v0x18c3eb0_0;  alias, 1 drivers
v0x18c75c0_0 .net "d", 0 0, v0x18c3ff0_0;  alias, 1 drivers
v0x18c76b0_0 .net "e", 0 0, v0x18c40e0_0;  alias, 1 drivers
v0x18c77a0_0 .net "out", 24 0, L_0x18ca810;  alias, 1 drivers
LS_0x18ca810_0_0 .concat8 [ 1 1 1 1], L_0x18cdca0, L_0x18cd1e0, L_0x18ccf00, L_0x18ccc30;
LS_0x18ca810_0_4 .concat8 [ 1 1 1 1], L_0x18cc970, L_0x18cc6c0, L_0x18cc420, L_0x18cc190;
LS_0x18ca810_0_8 .concat8 [ 1 1 1 1], L_0x18cbf10, L_0x18cbca0, L_0x18cb830, L_0x18cb3d0;
LS_0x18ca810_0_12 .concat8 [ 1 1 1 1], L_0x18cb190, L_0x18caf60, L_0x18cad40, L_0x18ca920;
LS_0x18ca810_0_16 .concat8 [ 1 1 1 1], L_0x18ca720, L_0x18ca530, L_0x18ca3f0, L_0x18ca090;
LS_0x18ca810_0_20 .concat8 [ 1 1 1 1], L_0x18c9f00, L_0x18c9d80, L_0x18c9c10, L_0x18c9ae0;
LS_0x18ca810_0_24 .concat8 [ 1 0 0 0], L_0x18c97a0;
LS_0x18ca810_1_0 .concat8 [ 4 4 4 4], LS_0x18ca810_0_0, LS_0x18ca810_0_4, LS_0x18ca810_0_8, LS_0x18ca810_0_12;
LS_0x18ca810_1_4 .concat8 [ 4 4 1 0], LS_0x18ca810_0_16, LS_0x18ca810_0_20, LS_0x18ca810_0_24;
L_0x18ca810 .concat8 [ 16 9 0 0], LS_0x18ca810_1_0, LS_0x18ca810_1_4;
S_0x18c7940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x188ff30;
 .timescale -12 -12;
E_0x188c910 .event anyedge, v0x18c86b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c86b0_0;
    %nor/r;
    %assign/vec4 v0x18c86b0_0, 0;
    %wait E_0x188c910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18c3ab0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x188cd20;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x18c40e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3e10_0, 0;
    %assign/vec4 v0x18c3d50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x188ff30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c86b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x188ff30;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c82d0_0;
    %inv;
    %store/vec4 v0x18c82d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x188ff30;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18c3f50_0, v0x18c8830_0, v0x18c80f0_0, v0x18c8190_0, v0x18c8230_0, v0x18c8370_0, v0x18c8410_0, v0x18c8550_0, v0x18c84b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x188ff30;
T_5 ;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x188ff30;
T_6 ;
    %wait E_0x188cd20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c85f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c85f0_0, 4, 32;
    %load/vec4 v0x18c8770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c85f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c85f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c85f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18c8550_0;
    %load/vec4 v0x18c8550_0;
    %load/vec4 v0x18c84b0_0;
    %xor;
    %load/vec4 v0x18c8550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c85f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18c85f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c85f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/vector5/iter0/response0/top_module.sv";
