###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:02 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.211
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.345
- Arrival Time                 10.224
= Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.026 |   0.026 |    0.147 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX16M  | 0.021 | 0.025 |   0.051 |    0.172 | 
     | refmux/U1                            | A ^ -> Y ^   | MX2X6M      | 0.116 | 0.186 |   0.237 |    0.358 | 
     | ref_clock__L1_I0                     | A ^ -> Y v   | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    0.432 | 
     | ref_clock__L2_I0                     | A v -> Y v   | CLKBUFX24M  | 0.081 | 0.142 |   0.453 |    0.574 | 
     | ref_clock__L3_I0                     | A v -> Y ^   | CLKINVX40M  | 0.098 | 0.088 |   0.540 |    0.662 | 
     | ref_clock__L4_I1                     | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.102 |   0.642 |    0.764 | 
     | ref_clock__L5_I4                     | A v -> Y ^   | CLKINVX32M  | 0.058 | 0.071 |   0.713 |    0.835 | 
     | RegFile/\mem_reg[1][7]               | CK ^ -> Q v  | SDFFRHQX4M  | 0.172 | 0.360 |   1.074 |    1.195 | 
     | alu/div_36/FE_RC_7_0                 | B v -> Y ^   | NOR2X4M     | 0.154 | 0.153 |   1.226 |    1.347 | 
     | alu/div_36/FE_RC_22_0                | A ^ -> Y v   | NAND2X5M    | 0.094 | 0.093 |   1.319 |    1.440 | 
     | alu/div_36/FE_RC_25_0                | A v -> Y ^   | NOR2X8M     | 0.156 | 0.121 |   1.440 |    1.561 | 
     | alu/div_36/FE_RC_15_0                | A ^ -> Y ^   | AND2X2M     | 0.209 | 0.232 |   1.671 |    1.792 | 
     | alu/div_36/FE_RC_47_0                | A ^ -> Y ^   | AND2X2M     | 0.066 | 0.155 |   1.826 |    1.948 | 
     | alu/div_36/FE_RC_54_0                | AN ^ -> Y ^  | NOR2BX2M    | 0.207 | 0.186 |   2.012 |    2.134 | 
     | alu/div_36/FE_RC_119_0               | B ^ -> Y v   | CLKNAND2X2M | 0.128 | 0.129 |   2.142 |    2.263 | 
     | alu/div_36/FE_RC_52_0                | A v -> Y ^   | NAND2X2M    | 0.355 | 0.234 |   2.375 |    2.497 | 
     | alu/div_36/FE_RC_148_0               | A ^ -> Y v   | CLKNAND2X2M | 0.145 | 0.146 |   2.521 |    2.642 | 
     | alu/div_36/FE_RC_133_0               | B0 v -> Y ^  | OAI2B11X2M  | 0.341 | 0.123 |   2.644 |    2.766 | 
     | alu/div_36/FE_RC_112_0               | B ^ -> Y v   | NAND2X2M    | 0.100 | 0.107 |   2.751 |    2.872 | 
     | alu/div_36/FE_RC_111_0               | B0 v -> Y ^  | OAI2B1X2M   | 0.324 | 0.109 |   2.860 |    2.982 | 
     | alu/div_36/FE_RC_114_0               | A ^ -> Y ^   | XOR2X2M     | 0.252 | 0.160 |   3.020 |    3.142 | 
     | alu/div_36/FE_RC_109_0               | A ^ -> Y v   | MXI2X1M     | 0.201 | 0.168 |   3.188 |    3.310 | 
     | alu/div_36/FE_RC_245_0               | A v -> Y v   | CLKAND2X4M  | 0.120 | 0.214 |   3.402 |    3.523 | 
     | alu/div_36/FE_RC_244_0               | A v -> Y ^   | INVX2M      | 0.082 | 0.084 |   3.486 |    3.607 | 
     | alu/div_36/FE_RC_240_0               | B ^ -> Y v   | CLKNAND2X4M | 0.122 | 0.106 |   3.591 |    3.713 | 
     | alu/div_36/FE_RC_258_0               | C v -> Y ^   | NAND3X4M    | 0.150 | 0.131 |   3.723 |    3.844 | 
     | alu/div_36/FE_RC_266_0               | B ^ -> Y v   | NAND2X6M    | 0.168 | 0.124 |   3.846 |    3.968 | 
     | alu/div_36/FE_RC_299_0               | B v -> Y ^   | NOR2X4M     | 0.207 | 0.178 |   4.025 |    4.146 | 
     | alu/div_36/FE_RC_298_0               | A ^ -> Y v   | INVX2M      | 0.077 | 0.082 |   4.107 |    4.228 | 
     | alu/div_36/FE_RC_294_0               | B v -> Y ^   | NAND2X4M    | 0.075 | 0.073 |   4.180 |    4.302 | 
     | alu/div_36/FE_RC_293_0               | A ^ -> Y v   | NAND2X4M    | 0.104 | 0.064 |   4.245 |    4.366 | 
     | alu/div_36/FE_RC_335_0               | A v -> Y ^   | NAND2X4M    | 0.094 | 0.083 |   4.328 |    4.449 | 
     | alu/div_36/FE_RC_356_0               | A ^ -> Y v   | NAND2X4M    | 0.061 | 0.059 |   4.387 |    4.508 | 
     | alu/div_36/FE_RC_355_0               | A v -> Y ^   | NAND2X4M    | 0.091 | 0.062 |   4.449 |    4.571 | 
     | alu/div_36/FE_RC_354_0               | A ^ -> Y v   | NAND2X4M    | 0.117 | 0.096 |   4.545 |    4.667 | 
     | alu/div_36/FE_RC_413_0               | A v -> Y ^   | NAND2X2M    | 0.253 | 0.175 |   4.720 |    4.841 | 
     | alu/div_36/FE_RC_442_0               | A ^ -> Y v   | NAND2X2M    | 0.206 | 0.189 |   4.909 |    5.030 | 
     | alu/div_36/FE_RC_453_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.241 |   5.150 |    5.272 | 
     | alu/div_36/FE_RC_452_0               | A v -> Y ^   | INVX2M      | 0.065 | 0.068 |   5.218 |    5.340 | 
     | alu/div_36/FE_RC_449_0               | B ^ -> Y v   | NAND3X2M    | 0.131 | 0.106 |   5.325 |    5.446 | 
     | alu/div_36/FE_RC_448_0               | A v -> Y ^   | NAND2X3M    | 0.092 | 0.092 |   5.417 |    5.538 | 
     | alu/div_36/FE_RC_475_0               | A ^ -> Y v   | NAND2X4M    | 0.089 | 0.066 |   5.483 |    5.604 | 
     | alu/div_36/FE_RC_469_0               | B v -> Y ^   | NAND2X2M    | 0.114 | 0.098 |   5.580 |    5.702 | 
     | alu/div_36/FE_RC_468_0               | A ^ -> Y v   | NAND2X4M    | 0.111 | 0.080 |   5.660 |    5.781 | 
     | alu/div_36/FE_RC_511_0               | B v -> Y ^   | NAND3X4M    | 0.228 | 0.168 |   5.828 |    5.950 | 
     | alu/div_36/FE_RC_563_0               | A ^ -> Y v   | NAND2X3M    | 0.185 | 0.153 |   5.982 |    6.103 | 
     | alu/div_36/FE_RC_562_0               | A v -> Y ^   | NOR2X4M     | 0.175 | 0.154 |   6.135 |    6.257 | 
     | alu/div_36/FE_RC_561_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.069 |   6.204 |    6.326 | 
     | alu/div_36/FE_RC_555_0               | B v -> Y ^   | CLKNAND2X4M | 0.071 | 0.054 |   6.258 |    6.379 | 
     | alu/div_36/FE_RC_554_0               | A ^ -> Y v   | NAND2X2M    | 0.082 | 0.060 |   6.317 |    6.439 | 
     | alu/div_36/FE_RC_553_0               | A v -> Y ^   | NAND2X2M    | 0.229 | 0.151 |   6.468 |    6.590 | 
     | alu/div_36/FE_RC_593_0               | C ^ -> Y v   | NAND3X4M    | 0.112 | 0.126 |   6.594 |    6.715 | 
     | alu/div_36/FE_RC_622_0               | C v -> Y ^   | NAND3X4M    | 0.188 | 0.150 |   6.744 |    6.865 | 
     | alu/div_36/FE_RC_637_0               | B ^ -> Y v   | NAND3BX4M   | 0.098 | 0.106 |   6.850 |    6.971 | 
     | alu/div_36/FE_RC_636_0               | A v -> Y ^   | NAND3X4M    | 0.099 | 0.078 |   6.928 |    7.049 | 
     | alu/div_36/U71                       | A ^ -> Y ^   | AND2X8M     | 0.185 | 0.201 |   7.129 |    7.250 | 
     | alu/div_36/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.087 | 0.231 |   7.360 |    7.482 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.185 | 0.504 |   7.865 |    7.986 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.273 |   8.138 |    8.260 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.097 | 0.246 |   8.384 |    8.506 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.255 |   8.639 |    8.761 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.247 |   8.886 |    9.007 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   9.123 |    9.244 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.119 | 0.269 |   9.391 |    9.512 | 
     | alu/U53                              | C0 v -> Y ^  | AOI222X4M   | 0.465 | 0.393 |   9.784 |    9.906 | 
     | alu/U91                              | A1 ^ -> Y v  | AOI31X2M    | 0.212 | 0.195 |   9.979 |   10.101 | 
     | alu/U90                              | B0 v -> Y v  | AO21X2M     | 0.074 | 0.245 |  10.224 |   10.345 | 
     | alu/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.074 | 0.000 |  10.224 |   10.345 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -0.095 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -0.071 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |    0.115 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    0.189 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |    0.241 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |    0.398 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |    0.398 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |    0.466 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |    0.586 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |    0.633 | 
     | alu/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M  | 0.047 | 0.001 |   0.756 |    0.635 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  8.377
= Slack Time                    1.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    1.770 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    1.796 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    1.821 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.007 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.081 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.223 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.311 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    2.393 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    2.475 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    2.836 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    3.347 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.397 | 0.418 |   1.995 |    3.765 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.226 | 0.223 |   2.218 |    3.988 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.731 |    4.502 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.291 |    5.061 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.849 |    5.619 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.410 |    6.180 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.971 |    6.741 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.587 |   5.558 |    7.328 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.880 |    7.650 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.959 |    7.730 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.344 |    8.115 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.619 |    8.389 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.033 |    8.803 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   7.311 |    9.082 | 
     | alu/mult_35/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   7.454 |    9.224 | 
     | alu/mult_35/FS_1/U3       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.184 |   7.638 |    9.408 | 
     | alu/mult_35/FS_1/U7       | B v -> Y v   | XNOR2X2M   | 0.116 | 0.169 |   7.807 |    9.577 | 
     | alu/U86                   | B0 v -> Y ^  | AOI221XLM  | 0.650 | 0.495 |   8.302 |   10.072 | 
     | alu/U85                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.075 |   8.377 |   10.147 | 
     | alu/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.110 | 0.000 |   8.377 |   10.147 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.770 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -1.744 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -1.720 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.534 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.460 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.408 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.251 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.251 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -1.183 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.063 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -1.016 | 
     | alu/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -1.015 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  8.144
= Slack Time                    2.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.005 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.031 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.055 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.241 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.315 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.457 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.545 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    2.627 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    2.710 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.071 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    3.581 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.397 | 0.418 |   1.995 |    4.000 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.226 | 0.223 |   2.218 |    4.223 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.731 |    4.736 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.291 |    5.295 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.849 |    5.853 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.410 |    6.415 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.971 |    6.975 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.587 |   5.558 |    7.563 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.880 |    7.885 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.959 |    7.964 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.344 |    8.349 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.619 |    8.624 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.033 |    9.037 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   7.311 |    9.316 | 
     | alu/mult_35/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.177 | 0.279 |   7.590 |    9.595 | 
     | alu/U84                   | B0 v -> Y ^  | AOI221XLM  | 0.604 | 0.483 |   8.073 |   10.077 | 
     | alu/U83                   | A ^ -> Y v   | INVX2M     | 0.103 | 0.071 |   8.144 |   10.149 | 
     | alu/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.103 | 0.000 |   8.144 |   10.149 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.005 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -1.979 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -1.954 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.768 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.694 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.642 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.486 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.486 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -1.417 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.297 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.250 | 
     | alu/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.755 |   -1.250 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.144
- Arrival Time                  7.956
= Slack Time                    2.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.000 |       |   0.000 |    2.188 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M   | 0.023 | 0.026 |   0.026 |    2.214 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M   | 0.021 | 0.025 |   0.051 |    2.238 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.116 | 0.186 |   0.237 |    2.424 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M   | 0.064 | 0.074 |   0.311 |    2.498 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M   | 0.081 | 0.142 |   0.453 |    2.640 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M   | 0.098 | 0.088 |   0.540 |    2.728 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M   | 0.107 | 0.102 |   0.642 |    2.830 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M   | 0.058 | 0.071 |   0.713 |    2.901 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.172 | 0.360 |   1.073 |    3.261 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.153 |   1.226 |    3.414 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   1.319 |    3.506 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   1.439 |    3.627 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.209 | 0.232 |   1.671 |    3.859 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.826 |    4.014 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.207 | 0.186 |   2.012 |    4.200 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   2.142 |    4.329 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.355 | 0.234 |   2.375 |    4.563 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.145 | 0.146 |   2.521 |    4.709 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.341 | 0.123 |   2.644 |    4.832 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.751 |    4.939 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.324 | 0.109 |   2.860 |    5.048 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.160 |   3.020 |    5.208 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   3.188 |    5.376 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   3.402 |    5.590 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   3.486 |    5.674 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.122 | 0.106 |   3.591 |    5.779 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.150 | 0.131 |   3.723 |    5.910 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.168 | 0.124 |   3.846 |    6.034 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   4.025 |    6.212 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   4.107 |    6.295 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   4.180 |    6.368 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.104 | 0.064 |   4.245 |    6.432 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   4.328 |    6.515 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   4.387 |    6.575 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   4.449 |    6.637 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   4.545 |    6.733 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.253 | 0.175 |   4.720 |    6.908 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.206 | 0.189 |   4.909 |    7.097 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   5.150 |    7.338 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   5.218 |    7.406 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   5.325 |    7.512 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   5.417 |    7.604 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   5.483 |    7.670 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   5.580 |    7.768 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   5.660 |    7.848 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.228 | 0.168 |   5.828 |    8.016 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.979 |    8.166 | 
     | alu/div_36/FE_RC_532_0 | B v -> Y ^  | NAND2X2M     | 0.182 | 0.166 |   6.145 |    8.332 | 
     | alu/div_36/FE_RC_531_0 | C0 ^ -> Y v | OAI211X8M    | 0.109 | 0.119 |   6.264 |    8.451 | 
     | alu/div_36/FE_RC_554_0 | B v -> Y ^  | NAND2X2M     | 0.083 | 0.087 |   6.351 |    8.538 | 
     | alu/div_36/FE_RC_553_0 | A ^ -> Y v  | NAND2X2M     | 0.181 | 0.133 |   6.483 |    8.671 | 
     | alu/div_36/FE_RC_593_0 | C v -> Y ^  | NAND3X4M     | 0.119 | 0.130 |   6.613 |    8.801 | 
     | alu/div_36/FE_RC_622_0 | C ^ -> Y v  | NAND3X4M     | 0.183 | 0.157 |   6.770 |    8.958 | 
     | alu/div_36/FE_RC_637_0 | B v -> Y ^  | NAND3BX4M    | 0.105 | 0.114 |   6.885 |    9.072 | 
     | alu/div_36/FE_RC_636_0 | A ^ -> Y v  | NAND3X4M     | 0.087 | 0.079 |   6.963 |    9.151 | 
     | alu/div_36/U71         | A v -> Y v  | AND2X8M      | 0.104 | 0.193 |   7.156 |    9.343 | 
     | alu/U97                | A0 v -> Y ^ | AOI222X1M    | 0.557 | 0.309 |   7.465 |    9.652 | 
     | alu/U95                | A1 ^ -> Y v | AOI31X2M     | 0.194 | 0.170 |   7.635 |    9.823 | 
     | alu/U94                | B0 v -> Y v | AO21XLM      | 0.132 | 0.321 |   7.956 |   10.143 | 
     | alu/\ALU_OUT_reg[1]    | D v         | SDFFRQX1M    | 0.132 | 0.000 |   7.956 |   10.144 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.188 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.162 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.137 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.951 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.877 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.825 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.669 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.669 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -1.600 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.480 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.433 | 
     | alu/\ALU_OUT_reg[1] | CK ^          | SDFFRQX1M   | 0.047 | 0.001 |   0.756 |   -1.432 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  7.729
= Slack Time                    2.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.419 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.445 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.470 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.656 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.730 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.872 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.959 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.041 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.124 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.485 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    3.996 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.397 | 0.418 |   1.995 |    4.414 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.226 | 0.223 |   2.218 |    4.637 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.731 |    5.150 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.291 |    5.710 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.849 |    6.268 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.410 |    6.829 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.971 |    7.390 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.587 |   5.558 |    7.977 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.880 |    8.299 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.959 |    8.378 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.344 |    8.763 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.619 |    9.038 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.032 |    9.451 | 
     | alu/mult_35/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.113 | 0.155 |   7.188 |    9.607 | 
     | alu/U82                   | B0 v -> Y ^  | AOI221XLM  | 0.600 | 0.465 |   7.653 |   10.072 | 
     | alu/U81                   | A ^ -> Y v   | INVX2M     | 0.106 | 0.076 |   7.729 |   10.148 | 
     | alu/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.106 | 0.000 |   7.729 |   10.148 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.419 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.393 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.368 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.182 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.108 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.056 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.900 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.900 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -1.831 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.712 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.664 | 
     | alu/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.755 |   -1.664 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.150
- Arrival Time                  7.365
= Slack Time                    2.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.785 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.811 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.835 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.021 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.095 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.237 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.325 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.407 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.490 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.850 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    4.361 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.397 | 0.418 |   1.995 |    4.779 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.226 | 0.223 |   2.218 |    5.003 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.731 |    5.516 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.291 |    6.075 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.849 |    6.633 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.410 |    7.195 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.971 |    7.755 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.587 |   5.558 |    8.342 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.880 |    8.665 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.959 |    8.744 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.344 |    9.129 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.619 |    9.403 | 
     | alu/mult_35/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.081 | 0.225 |   6.844 |    9.629 | 
     | alu/U80                   | B0 v -> Y ^  | AOI221XLM  | 0.581 | 0.447 |   7.291 |   10.076 | 
     | alu/U79                   | A ^ -> Y v   | INVX2M     | 0.103 | 0.074 |   7.365 |   10.150 | 
     | alu/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.103 | 0.000 |   7.365 |   10.150 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.785 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.759 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.734 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.548 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.474 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.422 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.265 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.265 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.197 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.077 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.030 | 
     | alu/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.028 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  7.042
= Slack Time                    3.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.106 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.132 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.157 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.343 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.417 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.559 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.647 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.729 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.812 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.172 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    4.683 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.397 | 0.418 |   1.995 |    5.101 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.226 | 0.223 |   2.218 |    5.325 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.731 |    5.838 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.291 |    6.397 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.849 |    6.955 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.410 |    7.516 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.971 |    8.077 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.587 |   5.558 |    8.664 | 
     | alu/mult_35/U11           | B v -> Y ^  | CLKXOR2X2M | 0.126 | 0.322 |   5.880 |    8.987 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v  | NAND2X2M   | 0.076 | 0.079 |   5.959 |    9.066 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v | OA21X1M    | 0.136 | 0.385 |   6.344 |    9.451 | 
     | alu/mult_35/FS_1/U15      | A v -> Y v  | XNOR2X1M   | 0.109 | 0.150 |   6.494 |    9.601 | 
     | alu/U78                   | B0 v -> Y ^ | AOI221XLM  | 0.609 | 0.470 |   6.964 |   10.070 | 
     | alu/U77                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.078 |   7.042 |   10.148 | 
     | alu/\ALU_OUT_reg[11]      | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.042 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.106 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.080 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.056 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.870 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.796 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.744 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.587 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.587 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.519 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.399 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.352 | 
     | alu/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.350 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.150
- Arrival Time                  6.947
= Slack Time                    3.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.000 |       |   0.000 |    3.203 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M   | 0.023 | 0.026 |   0.026 |    3.229 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M   | 0.021 | 0.025 |   0.051 |    3.253 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.116 | 0.186 |   0.237 |    3.439 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M   | 0.064 | 0.074 |   0.311 |    3.513 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M   | 0.081 | 0.142 |   0.453 |    3.655 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M   | 0.098 | 0.088 |   0.540 |    3.743 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M   | 0.107 | 0.102 |   0.642 |    3.845 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M   | 0.058 | 0.071 |   0.713 |    3.916 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.172 | 0.360 |   1.074 |    4.276 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.153 |   1.226 |    4.429 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   1.319 |    4.521 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   1.440 |    4.642 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.209 | 0.232 |   1.671 |    4.874 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.826 |    5.029 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.207 | 0.186 |   2.012 |    5.215 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   2.142 |    5.344 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.355 | 0.234 |   2.375 |    5.578 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.145 | 0.146 |   2.521 |    5.724 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.341 | 0.123 |   2.645 |    5.847 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.751 |    5.954 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.324 | 0.109 |   2.860 |    6.063 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.160 |   3.021 |    6.223 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   3.188 |    6.391 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   3.402 |    6.605 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   3.486 |    6.689 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.122 | 0.106 |   3.592 |    6.794 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.150 | 0.131 |   3.723 |    6.925 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.168 | 0.124 |   3.847 |    7.049 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   4.025 |    7.228 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   4.107 |    7.310 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   4.180 |    7.383 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.104 | 0.064 |   4.245 |    7.447 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   4.328 |    7.531 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   4.387 |    7.590 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   4.449 |    7.652 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   4.545 |    7.748 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.253 | 0.175 |   4.720 |    7.923 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.206 | 0.189 |   4.909 |    8.112 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   5.150 |    8.353 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   5.218 |    8.421 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   5.325 |    8.527 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   5.417 |    8.620 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   5.483 |    8.685 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   5.580 |    8.783 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   5.660 |    8.863 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.228 | 0.168 |   5.828 |    9.031 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.979 |    9.182 | 
     | alu/U54                | C0 v -> Y ^ | AOI222X1M    | 0.591 | 0.495 |   6.474 |    9.677 | 
     | alu/U99                | A1 ^ -> Y v | AOI31X2M     | 0.199 | 0.184 |   6.658 |    9.861 | 
     | alu/U98                | B0 v -> Y v | AO21XLM      | 0.099 | 0.289 |   6.947 |   10.150 | 
     | alu/\ALU_OUT_reg[2]    | D v         | SDFFRQX1M    | 0.099 | 0.000 |   6.947 |   10.150 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.203 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.177 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.152 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.966 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.892 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.840 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.684 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.684 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.615 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.495 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.448 | 
     | alu/\ALU_OUT_reg[2] | CK ^          | SDFFRQX1M   | 0.047 | 0.001 |   0.756 |   -2.447 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  6.926
= Slack Time                    3.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.221 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.247 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.272 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.458 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.532 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.674 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.761 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.843 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.926 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.287 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    4.798 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.397 | 0.418 |   1.995 |    5.216 | 
     | alu/mult_35/U99           | B v -> Y ^  | NOR2X1M    | 0.237 | 0.231 |   2.226 |    5.447 | 
     | alu/mult_35/S2_2_3        | A ^ -> CO ^ | ADDFX2M    | 0.115 | 0.516 |   2.742 |    5.963 | 
     | alu/mult_35/S2_3_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.301 |    6.522 | 
     | alu/mult_35/S2_4_3        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.859 |    7.080 | 
     | alu/mult_35/S2_5_3        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.417 |    7.638 | 
     | alu/mult_35/S2_6_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   4.976 |    8.197 | 
     | alu/mult_35/S4_3          | B ^ -> S v  | ADDFX2M    | 0.157 | 0.593 |   5.569 |    8.790 | 
     | alu/mult_35/U13           | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.271 |   5.840 |    9.061 | 
     | alu/mult_35/FS_1/U33      | B v -> Y ^  | NOR2X1M    | 0.170 | 0.147 |   5.986 |    9.207 | 
     | alu/mult_35/FS_1/U18      | AN ^ -> Y ^ | NAND2BX1M  | 0.112 | 0.158 |   6.144 |    9.365 | 
     | alu/mult_35/FS_1/U17      | A ^ -> Y v  | CLKXOR2X2M | 0.093 | 0.218 |   6.362 |    9.583 | 
     | alu/U76                   | B0 v -> Y ^ | AOI221XLM  | 0.637 | 0.481 |   6.843 |   10.064 | 
     | alu/U75                   | A ^ -> Y v  | INVX2M     | 0.115 | 0.083 |   6.926 |   10.147 | 
     | alu/\ALU_OUT_reg[10]      | D v         | SDFFRQX2M  | 0.115 | 0.000 |   6.926 |   10.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.221 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.195 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.170 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.984 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.910 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.858 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.702 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.702 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.634 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.514 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.467 | 
     | alu/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.465 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  6.533
= Slack Time                    3.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.616 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.642 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.667 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.853 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.927 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.069 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.156 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.239 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.321 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.682 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    5.193 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.397 | 0.418 |   1.995 |    5.611 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.226 | 0.223 |   2.218 |    5.834 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.731 |    6.347 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.291 |    6.907 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.849 |    7.465 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.410 |    8.026 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.971 |    8.587 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.587 |   5.558 |    9.174 | 
     | alu/mult_35/U11           | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.288 |   5.845 |    9.462 | 
     | alu/mult_35/FS_1/U5       | A v -> Y v  | XNOR2X2M   | 0.107 | 0.143 |   5.989 |    9.605 | 
     | alu/U74                   | B0 v -> Y ^ | AOI221XLM  | 0.614 | 0.472 |   6.461 |   10.077 | 
     | alu/U73                   | A ^ -> Y v  | INVX2M     | 0.105 | 0.073 |   6.533 |   10.149 | 
     | alu/\ALU_OUT_reg[9]       | D v         | SDFFRQX2M  | 0.105 | 0.000 |   6.533 |   10.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.616 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.590 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.565 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.379 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.305 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.253 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.097 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.097 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.029 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.909 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.862 | 
     | alu/\ALU_OUT_reg[9] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.860 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.139
- Arrival Time                  6.447
= Slack Time                    3.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.692 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.718 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.743 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.929 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.003 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.145 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.232 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.314 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.397 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.758 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    5.269 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.397 | 0.418 |   1.995 |    5.687 | 
     | alu/mult_35/U101          | B v -> Y ^  | NOR2X1M    | 0.205 | 0.206 |   2.201 |    5.893 | 
     | alu/mult_35/S2_2_1        | A ^ -> CO ^ | ADDFX2M    | 0.112 | 0.509 |   2.710 |    6.401 | 
     | alu/mult_35/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.555 |   3.264 |    6.956 | 
     | alu/mult_35/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.826 |    7.518 | 
     | alu/mult_35/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.385 |    8.077 | 
     | alu/mult_35/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   4.949 |    8.641 | 
     | alu/mult_35/S4_1          | B ^ -> S v  | ADDFX2M    | 0.161 | 0.599 |   5.548 |    9.240 | 
     | alu/mult_35/U23           | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.631 |    9.323 | 
     | alu/mult_35/U22           | B ^ -> Y v  | XNOR2X2M   | 0.110 | 0.097 |   5.728 |    9.420 | 
     | alu/mult_35/FS_1/U4       | A v -> Y ^  | INVX2M     | 0.067 | 0.072 |   5.800 |    9.492 | 
     | alu/mult_35/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.033 | 0.040 |   5.841 |    9.532 | 
     | alu/U88                   | C0 v -> Y ^ | AOI222X1M  | 0.590 | 0.457 |   6.298 |    9.990 | 
     | alu/U87                   | A0 ^ -> Y v | OAI211X2M  | 0.155 | 0.149 |   6.447 |   10.139 | 
     | alu/\ALU_OUT_reg[8]       | D v         | SDFFRQX1M  | 0.155 | 0.000 |   6.447 |   10.139 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.692 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.666 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.641 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.455 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.381 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.329 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.173 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.173 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.104 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.985 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.937 | 
     | alu/\ALU_OUT_reg[8] | CK ^          | SDFFRQX1M   | 0.047 | 0.002 |   0.756 |   -2.936 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  6.354
= Slack Time                    3.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.795 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.821 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.845 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.031 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.105 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.247 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.335 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.417 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.500 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.860 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.781 | 0.511 |   1.577 |    5.371 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.397 | 0.418 |   1.995 |    5.789 | 
     | alu/mult_35/U102          | B v -> Y ^  | NOR2X1M    | 0.219 | 0.216 |   2.211 |    6.006 | 
     | alu/mult_35/S1_2_0        | A ^ -> CO ^ | ADDFX2M    | 0.123 | 0.521 |   2.732 |    6.526 | 
     | alu/mult_35/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   3.290 |    7.084 | 
     | alu/mult_35/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.849 |    7.644 | 
     | alu/mult_35/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.410 |    8.205 | 
     | alu/mult_35/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   4.970 |    8.764 | 
     | alu/mult_35/S4_0          | B ^ -> S v  | ADDFX2M    | 0.150 | 0.583 |   5.552 |    9.347 | 
     | alu/mult_35/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.052 | 0.158 |   5.711 |    9.505 | 
     | alu/U120                  | B0 v -> Y ^ | AOI22X1M   | 0.270 | 0.210 |   5.921 |    9.715 | 
     | alu/U119                  | A1 ^ -> Y v | AOI31X2M   | 0.197 | 0.142 |   6.063 |    9.857 | 
     | alu/U118                  | B0 v -> Y v | AO21XLM    | 0.102 | 0.292 |   6.354 |   10.149 | 
     | alu/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.102 | 0.000 |   6.354 |   10.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.795 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.769 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.744 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.558 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.484 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.432 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.275 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.275 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.207 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.087 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -3.040 | 
     | alu/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -3.040 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  5.987
= Slack Time                    4.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.162 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M  | 0.023 | 0.026 |   0.026 |    4.188 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M  | 0.021 | 0.025 |   0.051 |    4.213 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M      | 0.116 | 0.186 |   0.237 |    4.399 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    4.473 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M  | 0.081 | 0.142 |   0.453 |    4.615 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M  | 0.098 | 0.088 |   0.540 |    4.702 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.102 |   0.642 |    4.804 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M  | 0.058 | 0.071 |   0.713 |    4.875 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M  | 0.172 | 0.360 |   1.073 |    5.236 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M     | 0.154 | 0.153 |   1.226 |    5.388 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M    | 0.094 | 0.093 |   1.319 |    5.481 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M     | 0.156 | 0.121 |   1.439 |    5.602 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M     | 0.209 | 0.232 |   1.671 |    5.833 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M     | 0.066 | 0.155 |   1.826 |    5.989 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M    | 0.207 | 0.186 |   2.012 |    6.175 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M | 0.128 | 0.129 |   2.142 |    6.304 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M    | 0.355 | 0.234 |   2.375 |    6.537 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M | 0.145 | 0.146 |   2.521 |    6.683 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M  | 0.341 | 0.123 |   2.644 |    6.807 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M    | 0.100 | 0.107 |   2.751 |    6.913 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M   | 0.324 | 0.109 |   2.860 |    7.022 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M     | 0.252 | 0.160 |   3.020 |    7.183 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M     | 0.201 | 0.168 |   3.188 |    7.350 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M  | 0.120 | 0.214 |   3.402 |    7.564 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M      | 0.082 | 0.084 |   3.486 |    7.648 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M | 0.122 | 0.106 |   3.591 |    7.754 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M    | 0.150 | 0.131 |   3.723 |    7.885 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M    | 0.168 | 0.124 |   3.846 |    8.009 | 
     | alu/div_36/FE_RC_317_0 | B v -> Y v  | AND2X2M     | 0.101 | 0.234 |   4.080 |    8.242 | 
     | alu/div_36/FE_RC_322_0 | A1 v -> Y ^ | OAI21X2M    | 0.415 | 0.295 |   4.375 |    8.537 | 
     | alu/div_36/FE_RC_355_0 | B ^ -> Y v  | NAND2X4M    | 0.101 | 0.101 |   4.476 |    8.638 | 
     | alu/div_36/FE_RC_354_0 | A v -> Y ^  | NAND2X4M    | 0.158 | 0.118 |   4.594 |    8.757 | 
     | alu/div_36/FE_RC_413_0 | A ^ -> Y v  | NAND2X2M    | 0.205 | 0.164 |   4.758 |    8.920 | 
     | alu/div_36/FE_RC_442_0 | A v -> Y ^  | NAND2X2M    | 0.255 | 0.201 |   4.959 |    9.122 | 
     | alu/div_36/FE_RC_467_0 | A ^ -> Y v  | INVX3M      | 0.127 | 0.134 |   5.094 |    9.256 | 
     | alu/U55                | C0 v -> Y ^ | AOI222X1M   | 0.493 | 0.427 |   5.521 |    9.683 | 
     | alu/U103               | A1 ^ -> Y v | AOI31X2M    | 0.198 | 0.173 |   5.693 |    9.855 | 
     | alu/U102               | B0 v -> Y v | AO21XLM     | 0.104 | 0.294 |   5.987 |   10.149 | 
     | alu/\ALU_OUT_reg[3]    | D v         | SDFFRQX2M   | 0.104 | 0.000 |   5.987 |   10.149 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.162 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.136 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.111 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.925 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.851 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.800 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.643 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.643 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -3.575 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.455 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -3.408 | 
     | alu/\ALU_OUT_reg[3] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.756 |   -3.406 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  5.898
= Slack Time                    4.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.248 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.274 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    4.299 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.485 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.559 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.701 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.789 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.871 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.954 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    5.386 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.797 | 0.558 |   1.695 |    5.944 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.678 | 0.611 |   2.306 |    6.555 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.175 | 0.155 |   2.461 |    6.709 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.945 |    7.193 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.452 |    7.701 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.509 |   3.961 |    8.209 | 
     | alu/mult_35/S1_5_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.510 |   4.471 |    8.719 | 
     | alu/mult_35/S1_6_0        | B v -> S v  | ADDFX2M    | 0.137 | 0.530 |   5.001 |    9.250 | 
     | alu/mult_35/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.158 |    9.406 | 
     | alu/U58                   | A0 v -> Y ^ | AOI222X1M  | 0.504 | 0.266 |   5.424 |    9.672 | 
     | alu/U115                  | A1 ^ -> Y v | AOI31X2M   | 0.198 | 0.173 |   5.596 |    9.845 | 
     | alu/U114                  | B0 v -> Y v | AO21XLM    | 0.112 | 0.302 |   5.898 |   10.147 | 
     | alu/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.898 |   10.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.248 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.222 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.198 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -4.012 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.938 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.886 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.729 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.729 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.661 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.541 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -3.494 | 
     | alu/\ALU_OUT_reg[6] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -3.494 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  5.402
= Slack Time                    4.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.747 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.773 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    4.798 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.984 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.058 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.200 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.287 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    5.369 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    5.452 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    5.884 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.797 | 0.558 |   1.695 |    6.442 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.678 | 0.611 |   2.306 |    7.053 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.175 | 0.155 |   2.461 |    7.208 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.945 |    7.692 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.452 |    8.199 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.509 |   3.961 |    8.708 | 
     | alu/mult_35/S1_5_0        | B v -> S v  | ADDFX2M    | 0.140 | 0.535 |   4.495 |    9.242 | 
     | alu/mult_35/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.056 | 0.159 |   4.654 |    9.401 | 
     | alu/U57                   | A0 v -> Y ^ | AOI222X1M  | 0.508 | 0.268 |   4.923 |    9.669 | 
     | alu/U111                  | A1 ^ -> Y v | AOI31X2M   | 0.201 | 0.179 |   5.102 |    9.849 | 
     | alu/U110                  | B0 v -> Y v | AO21XLM    | 0.109 | 0.300 |   5.402 |   10.148 | 
     | alu/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.402 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.747 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.721 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.696 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -4.510 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -4.436 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -4.384 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -4.228 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -4.228 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -4.159 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -4.040 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -3.992 | 
     | alu/\ALU_OUT_reg[5] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -3.991 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  5.061
= Slack Time                    5.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.044 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.070 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.095 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.281 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.355 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.497 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.584 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.687 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.748 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.286 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.615 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    6.893 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.030 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.430 | 0.295 |   2.280 |    7.324 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.250 | 0.827 |   3.108 |    8.152 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.291 |    8.336 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.598 |   3.890 |    8.934 | 
     | RegFile/U214              | S1 ^ -> Y v | MX4X1M     | 0.228 | 0.408 |   4.297 |    9.342 | 
     | RegFile/U212              | B v -> Y v  | MX4X1M     | 0.161 | 0.416 |   4.714 |    9.758 | 
     | RegFile/U211              | A0 v -> Y v | AO22X1M    | 0.115 | 0.347 |   5.061 |   10.105 | 
     | RegFile/\RdData_reg[3]    | D v         | SDFFRQX2M  | 0.115 | 0.000 |   5.061 |   10.105 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.044 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.018 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -4.994 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.808 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.734 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.592 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.504 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.402 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.334 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.333 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.102
- Arrival Time                  5.033
= Slack Time                    5.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.069 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.095 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.120 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.306 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.380 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.522 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.609 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.711 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.773 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.310 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.640 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    6.918 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.054 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.430 | 0.295 |   2.280 |    7.349 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.250 | 0.827 |   3.108 |    8.177 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.291 |    8.360 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.598 |   3.890 |    8.959 | 
     | RegFile/U241              | S1 ^ -> Y v | MX4X1M     | 0.197 | 0.382 |   4.272 |    9.341 | 
     | RegFile/U208              | D v -> Y v  | MX4X1M     | 0.143 | 0.402 |   4.674 |    9.743 | 
     | RegFile/U207              | A0 v -> Y v | AO22X1M    | 0.130 | 0.359 |   5.033 |   10.102 | 
     | RegFile/\RdData_reg[2]    | D v         | SDFFRQX2M  | 0.130 | 0.000 |   5.033 |   10.102 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.069 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.043 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.018 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.832 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.758 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.616 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.529 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.427 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.359 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.059 | 0.002 |   0.712 |   -4.357 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.104
- Arrival Time                  5.034
= Slack Time                    5.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.070 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.096 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.121 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.307 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.381 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.523 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.610 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.712 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.774 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.311 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.641 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    6.919 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.055 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.430 | 0.295 |   2.280 |    7.350 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.250 | 0.827 |   3.108 |    8.177 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.291 |    8.361 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.598 |   3.890 |    8.960 | 
     | RegFile/U240              | S1 ^ -> Y v | MX4X1M     | 0.165 | 0.354 |   4.244 |    9.314 | 
     | RegFile/U200              | D v -> Y v  | MX4X1M     | 0.180 | 0.431 |   4.675 |    9.745 | 
     | RegFile/U199              | A0 v -> Y v | AO22X1M    | 0.121 | 0.359 |   5.034 |   10.104 | 
     | RegFile/\RdData_reg[0]    | D v         | SDFFRQX2M  | 0.121 | 0.000 |   5.034 |   10.104 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.070 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.044 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.019 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.833 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.759 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.617 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.530 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.428 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.359 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.358 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.106
- Arrival Time                  5.029
= Slack Time                    5.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.077 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.103 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.128 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.314 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.388 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.530 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.617 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.719 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.781 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.318 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.648 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    6.926 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.062 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.430 | 0.295 |   2.280 |    7.357 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.250 | 0.827 |   3.108 |    8.184 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.291 |    8.368 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.598 |   3.890 |    8.967 | 
     | RegFile/U206              | S1 ^ -> Y v | MX4X1M     | 0.212 | 0.396 |   4.285 |    9.362 | 
     | RegFile/U204              | D v -> Y v  | MX4X1M     | 0.143 | 0.407 |   4.692 |    9.769 | 
     | RegFile/U203              | A0 v -> Y v | AO22X1M    | 0.110 | 0.337 |   5.029 |   10.106 | 
     | RegFile/\RdData_reg[1]    | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.029 |   10.106 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.077 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.051 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.026 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.840 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.766 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.624 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.537 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.435 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.367 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.365 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.106
- Arrival Time                  5.025
= Slack Time                    5.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.081 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.107 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.132 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.318 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.392 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.534 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.621 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.723 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.785 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.322 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.652 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    6.930 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.067 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.430 | 0.295 |   2.280 |    7.361 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.250 | 0.827 |   3.108 |    8.189 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.291 |    8.373 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.598 |   3.890 |    8.971 | 
     | RegFile/U243              | S1 ^ -> Y v | MX4X1M     | 0.195 | 0.381 |   4.271 |    9.352 | 
     | RegFile/U216              | D v -> Y v  | MX4X1M     | 0.157 | 0.416 |   4.687 |    9.768 | 
     | RegFile/U215              | A0 v -> Y v | AO22X1M    | 0.108 | 0.338 |   5.025 |   10.106 | 
     | RegFile/\RdData_reg[4]    | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.025 |   10.106 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.081 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.055 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.030 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.844 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.770 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.628 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.541 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.439 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.371 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.370 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  4.890
= Slack Time                    5.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.258 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.284 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.309 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.495 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.569 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.711 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.798 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    5.881 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    5.963 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    6.396 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.797 | 0.558 |   1.695 |    6.954 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.678 | 0.611 |   2.306 |    7.565 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.175 | 0.155 |   2.461 |    7.719 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.945 |    8.203 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.452 |    8.711 | 
     | alu/mult_35/S1_4_0        | B v -> S v  | ADDFX2M    | 0.142 | 0.536 |   3.988 |    9.247 | 
     | alu/mult_35/FS_1/U11      | A v -> Y v  | BUFX2M     | 0.056 | 0.160 |   4.148 |    9.406 | 
     | alu/U56                   | A0 v -> Y ^ | AOI222X1M  | 0.498 | 0.263 |   4.411 |    9.669 | 
     | alu/U107                  | A1 ^ -> Y v | AOI31X2M   | 0.202 | 0.180 |   4.590 |    9.849 | 
     | alu/U106                  | B0 v -> Y v | AO21XLM    | 0.109 | 0.300 |   4.890 |   10.148 | 
     | alu/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.890 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.258 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -5.232 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -5.208 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -5.022 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -4.948 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -4.896 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -4.739 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -4.739 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -4.671 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -4.551 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -4.504 | 
     | alu/\ALU_OUT_reg[4] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.756 |   -4.502 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  4.781
= Slack Time                    5.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.329 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.355 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.380 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.566 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.640 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.782 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.869 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.971 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.033 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.570 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.900 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    7.178 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.315 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.457 | 0.278 |   2.264 |    7.593 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.496 |   2.760 |    8.089 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.218 | 0.214 |   2.974 |    8.304 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.509 |    8.838 | 
     | RegFile/U222              | S0 ^ -> Y v | MX4X1M     | 0.186 | 0.530 |   4.039 |    9.368 | 
     | RegFile/U220              | B v -> Y v  | MX4X1M     | 0.160 | 0.403 |   4.441 |    9.770 | 
     | RegFile/U219              | A0 v -> Y v | AO22X1M    | 0.108 | 0.339 |   4.781 |   10.110 | 
     | RegFile/\RdData_reg[5]    | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.781 |   10.110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.329 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.303 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.278 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.092 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.018 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.876 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.789 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.687 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.616 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.614 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  4.738
= Slack Time                    5.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.372 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.398 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.423 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.609 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.683 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.825 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.913 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.015 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.076 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.614 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.943 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    7.222 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.985 |    7.358 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.457 | 0.278 |   2.264 |    7.636 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.496 |   2.760 |    8.132 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.218 | 0.214 |   2.974 |    8.347 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.509 |    8.881 | 
     | RegFile/U238              | S0 ^ -> Y v | MX4X1M     | 0.165 | 0.510 |   4.018 |    9.391 | 
     | RegFile/U224              | C v -> Y v  | MX4X1M     | 0.146 | 0.385 |   4.403 |    9.776 | 
     | RegFile/U223              | A0 v -> Y v | AO22X1M    | 0.107 | 0.334 |   4.738 |   10.110 | 
     | RegFile/\RdData_reg[6]    | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.738 |   10.110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.372 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.346 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.322 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.136 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.062 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.920 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.832 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.730 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.659 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.657 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.108
- Arrival Time                  4.734
= Slack Time                    5.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.374 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.400 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.424 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.610 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.684 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.826 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.914 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.016 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.077 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.615 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.469 | 0.330 |   1.571 |    6.944 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.150 | 0.278 |   1.849 |    7.223 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.171 | 0.136 |   1.986 |    7.359 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.457 | 0.278 |   2.264 |    7.637 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.679 | 0.496 |   2.760 |    8.134 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.218 | 0.214 |   2.974 |    8.348 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.509 |    8.882 | 
     | RegFile/U230              | S0 ^ -> Y v | MX4X1M     | 0.178 | 0.521 |   4.029 |    9.403 | 
     | RegFile/U228              | B v -> Y v  | MX4X1M     | 0.128 | 0.364 |   4.393 |    9.767 | 
     | RegFile/U227              | A0 v -> Y v | AO22X1M    | 0.117 | 0.341 |   4.734 |   10.108 | 
     | RegFile/\RdData_reg[7]    | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.734 |   10.108 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.373 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.347 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.323 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.137 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.063 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.921 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.833 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.731 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.660 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.658 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[0][4] /CK 
Endpoint:   RegFile/\mem_reg[0][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.475
= Slack Time                    5.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.611 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.637 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.662 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.848 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.922 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.064 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.152 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.254 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.315 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.846 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    6.956 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.259 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.683 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.936 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.808 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.340 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.734 | 
     | RegFile/U251              | A1N v -> Y v | OAI2BB2X1M | 0.186 | 0.352 |   4.475 |   10.086 | 
     | RegFile/\mem_reg[0][4]    | D v          | SDFFRQX2M  | 0.186 | 0.000 |   4.475 |   10.086 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.611 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.585 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.561 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.375 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.301 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.159 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.071 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -4.989 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.906 | 
     | RegFile/\mem_reg[0][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.708 |   -4.904 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.473
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.615 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.641 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.666 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.852 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.926 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.068 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.155 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.257 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.319 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.849 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    6.960 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.263 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.687 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.939 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.811 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.343 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.738 | 
     | RegFile/U248              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.350 |   4.473 |   10.088 | 
     | RegFile/\mem_reg[0][1]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.473 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.615 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.589 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.564 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.378 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.304 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.162 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.075 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -4.993 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.910 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.908 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[0][2] /CK 
Endpoint:   RegFile/\mem_reg[0][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.089
- Arrival Time                  4.470
= Slack Time                    5.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.619 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.645 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.669 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.855 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.929 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.071 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.159 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.261 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.323 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.853 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    6.964 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.266 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.691 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.943 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.815 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.347 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.742 | 
     | RegFile/U249              | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.347 |   4.470 |   10.089 | 
     | RegFile/\mem_reg[0][2]    | D v          | SDFFRQX2M  | 0.171 | 0.000 |   4.470 |   10.089 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.619 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.593 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.568 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.382 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.308 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.166 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.079 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -4.996 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.914 | 
     | RegFile/\mem_reg[0][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.911 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[0][3] /CK 
Endpoint:   RegFile/\mem_reg[0][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.462
= Slack Time                    5.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.628 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.654 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.678 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.864 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.938 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.080 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.168 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.270 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.332 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.862 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    6.973 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.275 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.700 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.952 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.824 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.356 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.751 | 
     | RegFile/U250              | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.339 |   4.462 |   10.090 | 
     | RegFile/\mem_reg[0][3]    | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.462 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.628 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.602 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.577 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.391 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.317 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.175 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.088 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.005 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.923 | 
     | RegFile/\mem_reg[0][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.708 |   -4.920 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.716
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  4.469
= Slack Time                    5.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.628 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.654 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.679 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.865 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.938 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.080 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.168 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.270 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.332 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.862 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    6.973 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.275 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.700 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.952 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.824 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.356 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.751 | 
     | RegFile/U247              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.346 |   4.469 |   10.097 | 
     | RegFile/\mem_reg[0][0]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.469 |   10.097 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.628 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.602 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.577 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.391 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.317 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.175 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.088 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.986 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.915 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M  | 0.058 | 0.003 |   0.716 |   -4.912 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[8][0] /CK 
Endpoint:   RegFile/\mem_reg[8][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  4.425
= Slack Time                    5.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.657 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.683 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.708 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.894 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.968 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.110 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.197 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.299 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.361 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.891 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.002 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.305 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.729 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.981 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.853 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.385 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.742 | 
     | RegFile/U276              | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.340 |   4.425 |   10.081 | 
     | RegFile/\mem_reg[8][0]    | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.425 |   10.082 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.657 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.631 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.606 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.420 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.346 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.204 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.117 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.034 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.959 | 
     | RegFile/\mem_reg[8][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.699 |   -4.958 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[8][4] /CK 
Endpoint:   RegFile/\mem_reg[8][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.427
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.661 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.687 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.712 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.898 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.972 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.114 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.201 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.303 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.365 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.895 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.006 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.309 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.733 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.985 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.858 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.389 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.746 | 
     | RegFile/U280              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.342 |   4.427 |   10.088 | 
     | RegFile/\mem_reg[8][4]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.427 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.661 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.635 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.610 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.424 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.350 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.208 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.121 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.039 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.956 | 
     | RegFile/\mem_reg[8][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.954 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.427
= Slack Time                    5.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.662 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.688 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.713 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.899 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.973 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.115 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.202 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.305 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.366 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.897 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.007 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.310 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.734 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.987 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.859 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.390 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.748 | 
     | RegFile/U284              | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.341 |   4.427 |   10.089 | 
     | RegFile/\mem_reg[9][0]    | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.427 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.662 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.636 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.612 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.426 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.352 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.210 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.122 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.040 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.957 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.955 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[9][5] /CK 
Endpoint:   RegFile/\mem_reg[9][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.423
= Slack Time                    5.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.667 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.693 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.718 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.904 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.978 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.120 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.207 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.309 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.371 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.901 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.012 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.315 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.739 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.991 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.864 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.395 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.753 | 
     | RegFile/U289              | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.337 |   4.423 |   10.090 | 
     | RegFile/\mem_reg[9][5]    | D v          | SDFFRQX2M  | 0.159 | 0.000 |   4.423 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.667 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.641 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.616 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.430 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.356 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.214 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.127 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.045 | 
     | ref_clock__L5_I2       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   0.705 |   -4.962 | 
     | RegFile/\mem_reg[9][5] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   0.706 |   -4.961 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  4.422
= Slack Time                    5.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.670 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.696 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.721 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.907 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.981 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.123 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.210 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.312 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.374 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.904 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.015 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.318 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.742 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.994 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.867 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.398 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.756 | 
     | RegFile/U286              | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.335 |   4.422 |   10.092 | 
     | RegFile/\mem_reg[9][2]    | D v          | SDFFRQX2M  | 0.156 | 0.000 |   4.422 |   10.092 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.670 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.644 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.619 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.433 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.359 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.217 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.130 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.048 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.965 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.963 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.420
= Slack Time                    5.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.670 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.696 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.721 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.907 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.981 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.123 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.210 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.312 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.374 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.904 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.015 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.318 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.742 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.995 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.867 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.398 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.756 | 
     | RegFile/U288              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.334 |   4.420 |   10.090 | 
     | RegFile/\mem_reg[9][4]    | D v          | SDFFRQX2M  | 0.163 | 0.000 |   4.420 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.670 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.644 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.619 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.433 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.359 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.217 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.130 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.048 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.965 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.963 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.091
- Arrival Time                  4.418
= Slack Time                    5.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.673 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.699 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.723 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.909 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.983 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.125 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.213 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.315 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.377 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.907 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.017 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.320 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.745 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    7.997 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.869 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.401 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.757 | 
     | RegFile/U279              | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.333 |   4.418 |   10.091 | 
     | RegFile/\mem_reg[8][3]    | D v          | SDFFRQX2M  | 0.161 | 0.000 |   4.418 |   10.091 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.673 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.647 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.622 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.436 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.362 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.220 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.132 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.050 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.967 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.965 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[9][7] /CK 
Endpoint:   RegFile/\mem_reg[9][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.412
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.676 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.702 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.726 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.912 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.986 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.128 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.216 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.318 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.380 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.910 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.021 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.323 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.748 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.000 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.872 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.404 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.762 | 
     | RegFile/U291              | A1N v -> Y v | OAI2BB2X1M | 0.136 | 0.326 |   4.412 |   10.088 | 
     | RegFile/\mem_reg[9][7]    | D v          | SDFFRQX2M  | 0.136 | 0.000 |   4.412 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.676 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.650 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.625 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.439 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.365 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.223 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.135 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.053 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.978 | 
     | RegFile/\mem_reg[9][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.699 |   -4.976 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[8][5] /CK 
Endpoint:   RegFile/\mem_reg[8][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.717
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.101
- Arrival Time                  4.425
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.676 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.702 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.727 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.913 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.987 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.129 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.216 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.318 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.380 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.910 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.021 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.324 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.748 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.001 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.873 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.404 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.761 | 
     | RegFile/U281              | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.339 |   4.424 |   10.101 | 
     | RegFile/\mem_reg[8][5]    | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.425 |   10.101 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.676 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.650 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.625 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.439 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.365 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.223 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.136 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -5.034 | 
     | ref_clock__L5_I8       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.071 |   0.713 |   -4.963 | 
     | RegFile/\mem_reg[8][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.717 |   -4.959 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[8][7] /CK 
Endpoint:   RegFile/\mem_reg[8][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  4.408
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.677 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.703 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.728 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.914 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.988 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.130 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.217 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.319 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.381 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.911 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.022 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.325 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.749 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.002 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.874 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.405 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.762 | 
     | RegFile/U283              | A1N v -> Y v | OAI2BB2X1M | 0.134 | 0.323 |   4.408 |   10.085 | 
     | RegFile/\mem_reg[8][7]    | D v          | SDFFRQX4M  | 0.134 | 0.000 |   4.408 |   10.085 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.677 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.651 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.626 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.440 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.366 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.224 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.137 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.055 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.980 | 
     | RegFile/\mem_reg[8][7] | CK ^       | SDFFRQX4M  | 0.057 | 0.001 |   0.699 |   -4.978 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[9][6] /CK 
Endpoint:   RegFile/\mem_reg[9][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.415
= Slack Time                    5.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.678 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.704 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.729 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.915 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.989 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.131 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.218 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.320 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.382 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.912 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.023 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.326 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.750 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.003 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.875 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.406 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.764 | 
     | RegFile/U290              | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.329 |   4.415 |   10.093 | 
     | RegFile/\mem_reg[9][6]    | D v          | SDFFRQX2M  | 0.149 | 0.000 |   4.415 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.678 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.652 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.627 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.441 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.367 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.225 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.138 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.056 | 
     | ref_clock__L5_I2       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   0.705 |   -4.973 | 
     | RegFile/\mem_reg[9][6] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   0.707 |   -4.972 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.414
= Slack Time                    5.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.679 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.705 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.730 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.916 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.990 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.132 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.219 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.321 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.383 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.913 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.024 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.327 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.751 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.003 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.875 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.407 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.765 | 
     | RegFile/U287              | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.328 |   4.414 |   10.093 | 
     | RegFile/\mem_reg[9][3]    | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.414 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.679 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.653 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.628 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.442 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.368 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.226 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.139 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.056 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.973 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.972 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[0][6] /CK 
Endpoint:   RegFile/\mem_reg[0][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.348
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.158
- Arrival Time                  4.479
= Slack Time                    5.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.680 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.706 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.730 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.916 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.990 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.132 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.220 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.322 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.384 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.914 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.024 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.327 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.752 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.004 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.876 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.408 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.462 | 0.395 |   4.123 |    9.802 | 
     | RegFile/U253              | A1N v -> Y v | OAI2BB2X1M | 0.186 | 0.356 |   4.479 |   10.158 | 
     | RegFile/\mem_reg[0][6]    | D v          | SDFFRHQX2M | 0.186 | 0.000 |   4.479 |   10.158 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.680 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.654 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.629 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.443 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.369 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.227 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.139 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.057 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.974 | 
     | RegFile/\mem_reg[0][6] | CK ^       | SDFFRHQX2M | 0.057 | 0.001 |   0.706 |   -4.973 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  4.411
= Slack Time                    5.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.682 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.708 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.733 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.919 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.993 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.135 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.223 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.325 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.386 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.917 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.027 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.330 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.754 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.007 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.879 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.411 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.086 |    9.768 | 
     | RegFile/U285              | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.325 |   4.411 |   10.094 | 
     | RegFile/\mem_reg[9][1]    | D v          | SDFFRQX2M  | 0.142 | 0.000 |   4.411 |   10.094 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.682 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.656 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.632 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.446 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.372 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.230 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.142 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.060 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.977 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   0.706 |   -4.976 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[8][1] /CK 
Endpoint:   RegFile/\mem_reg[8][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.705
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.410
= Slack Time                    5.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.683 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.709 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.734 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.920 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.994 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.136 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.223 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.325 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.387 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.917 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.028 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.331 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.755 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.007 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.879 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.411 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.768 | 
     | RegFile/U277              | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.325 |   4.410 |   10.093 | 
     | RegFile/\mem_reg[8][1]    | D v          | SDFFRQX2M  | 0.142 | 0.000 |   4.410 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.683 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.657 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.632 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.446 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.372 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.230 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.143 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.061 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.978 | 
     | RegFile/\mem_reg[8][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.000 |   0.705 |   -4.978 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  4.411
= Slack Time                    5.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.683 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.709 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.734 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.920 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.994 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.136 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.223 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.325 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.387 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.917 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.028 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.331 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.755 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.007 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.879 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.411 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.768 | 
     | RegFile/U278              | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.326 |   4.411 |   10.094 | 
     | RegFile/\mem_reg[8][2]    | D v          | SDFFRQX2M  | 0.144 | 0.000 |   4.411 |   10.094 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.683 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.657 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.632 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.446 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.372 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.230 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.143 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.061 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.978 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.976 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[12][4] /CK 
Endpoint:   RegFile/\mem_reg[12][4] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  4.396
= Slack Time                    5.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.688 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.714 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.738 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.924 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.998 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.140 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.228 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.330 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.392 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.922 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.033 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.335 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.760 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.012 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.884 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.303 | 0.309 |   3.505 |    9.193 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.741 |    9.428 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.035 |    9.722 | 
     | RegFile/U315              | A1N v -> Y v | OAI2BB2X1M | 0.199 | 0.361 |   4.395 |   10.083 | 
     | RegFile/\mem_reg[12][4]   | D v          | SDFFRQX2M  | 0.199 | 0.000 |   4.396 |   10.083 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.688 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.662 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.637 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.451 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.377 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.235 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.147 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.065 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.983 | 
     | RegFile/\mem_reg[12][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.980 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[8][6] /CK 
Endpoint:   RegFile/\mem_reg[8][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.717
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.414
= Slack Time                    5.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.689 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.715 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.740 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.926 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.000 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.142 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.229 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.331 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.393 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.923 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.034 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.337 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.761 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.014 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.196 |    8.886 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.728 |    9.417 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.085 |    9.774 | 
     | RegFile/U282              | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.329 |   4.414 |   10.103 | 
     | RegFile/\mem_reg[8][6]    | D v          | SDFFRQX2M  | 0.150 | 0.000 |   4.414 |   10.103 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.689 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.663 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.638 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.452 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.378 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.237 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.149 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -5.047 | 
     | ref_clock__L5_I8       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.071 |   0.713 |   -4.976 | 
     | RegFile/\mem_reg[8][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.717 |   -4.972 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[13][2] /CK 
Endpoint:   RegFile/\mem_reg[13][2] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.382
= Slack Time                    5.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.704 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.730 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.755 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.941 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.015 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.157 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.244 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.346 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.408 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.938 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.049 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.352 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.776 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.028 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.900 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.303 | 0.309 |   3.505 |    9.209 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.741 |    9.444 | 
     | RegFile/U159              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.290 |   4.030 |    9.734 | 
     | RegFile/U321              | A1N v -> Y v | OAI2BB2X1M | 0.182 | 0.352 |   4.382 |   10.086 | 
     | RegFile/\mem_reg[13][2]   | D v          | SDFFRQX2M  | 0.182 | 0.000 |   4.382 |   10.086 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.704 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.678 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.653 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.467 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.393 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.251 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.164 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.081 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.998 | 
     | RegFile/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.997 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.380
= Slack Time                    5.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.709 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.735 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.760 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.946 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.020 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.162 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.249 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.351 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.413 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.943 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.054 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.357 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.781 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.033 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.905 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.303 | 0.309 |   3.505 |    9.214 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.741 |    9.450 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.035 |    9.743 | 
     | RegFile/U317              | A1N v -> Y v | OAI2BB2X1M | 0.170 | 0.345 |   4.379 |   10.088 | 
     | RegFile/\mem_reg[12][6]   | D v          | SDFFRQX2M  | 0.170 | 0.000 |   4.380 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.709 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.683 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.658 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.472 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.398 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.256 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.169 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.087 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -5.004 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -5.002 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[12][5] /CK 
Endpoint:   RegFile/\mem_reg[12][5] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.377
= Slack Time                    5.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.713 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.739 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.764 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.950 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.024 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.166 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.253 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.355 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.417 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.350 | 0.530 |   1.234 |    6.947 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.111 |   1.345 |    7.058 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.303 |   1.648 |    7.361 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.650 | 0.424 |   2.072 |    7.785 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.222 | 0.252 |   2.324 |    8.038 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.275 | 0.872 |   3.197 |    8.910 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.303 | 0.309 |   3.505 |    9.219 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.741 |    9.454 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.035 |    9.748 | 
     | RegFile/U316              | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.342 |   4.377 |   10.090 | 
     | RegFile/\mem_reg[12][5]   | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.377 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.713 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.687 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.662 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.476 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.402 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.260 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.173 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.091 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -5.008 | 
     | RegFile/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -5.007 | 
     +----------------------------------------------------------------------------------------+ 

