Task "Create Project" successful.
Generated logfile: 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Parallel_LHT_Xilinx_Vivado_run.tcl -notrace
### Create new Xilinx Vivado 2019.1 project <a href="matlab:downstream.handle('Model','parallel_lht').openTargetTool;">hdl_prj_768p\vivado_prj\Parallel_LHT_vivado.xpr</a>
### Set Xilinx Vivado 2019.1 project properties
### Update Xilinx Vivado 2019.1 project with HDL source files
WARNING: [Vivado 12-818] No files matched '*.tcl'
### Close Xilinx Vivado 2019.1 project.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 22:02:39 2020...

Elapsed time is 7.0117 seconds.
