// Seed: 3565097541
module module_0 ();
  bit id_1;
  always @(posedge -1)
    @(posedge id_1 or posedge id_1)
      if ("") id_2 = id_2[1];
      else id_1 <= id_1;
  logic [7:0] id_3;
  assign id_2 = id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  wire id_2, id_3, id_4;
  wire id_5;
endmodule
